# Microsemi NMAT TXT File

# Version: 2022.2 2022.2.0.10

# Design Name: top 

# Input Netlist Format: EDIF 

# Family: PolarFire , Die: MPF300TS , Package: FCG1152 , Speed grade: -1 

# Date generated: Wed Oct 19 20:49:57 2022 


#
# I/O constraints
#

set_io A[0] AL27
set_io A[1] AL26
set_io A[2] AM27
set_io A[3] AN27
set_io A[4] AN26
set_io A[5] AP25
set_io A[6] AL25
set_io A[7] AK25
set_io A[8] AJ23
set_io A[9] AH23
set_io A[10] AJ25
set_io A[11] AJ24
set_io A[12] AL22
set_io A[13] AK23
set_io A[14] AL24
set_io A[15] AL23
set_io BA[0] AE25
set_io BA[1] AD23
set_io BA[2] AD25
set_io CAS_N AF25
set_io CK0 AP26
set_io CK0_N AP27
set_io CKE AF22
set_io CS_N AE22
set_io CTRLR_READY C27
set_io DM[0] AN23
set_io DM[1] AL20
set_io DQS[0] AP23
set_io DQS[1] AH22
set_io DQS_N[0] AP24
set_io DQS_N[1] AJ21
set_io DQ[0] AN22
set_io DQ[1] AN21
set_io DQ[2] AM24
set_io DQ[3] AN24
set_io DQ[4] AP21
set_io DQ[5] AP20
set_io DQ[6] AP19
set_io DQ[7] AN19
set_io DQ[8] AM21
set_io DQ[9] AK22
set_io DQ[10] AK21
set_io DQ[11] AK20
set_io DQ[12] AJ20
set_io DQ[13] AH21
set_io DQ[14] AG21
set_io DQ[15] AM19
set_io GPIO_OUT[0] F22
set_io GPIO_OUT[1] B26
set_io GPIO_OUT[2] C26
set_io GPIO_OUT[3] D25
set_io ODT AF23
set_io RAS_N AE23
set_io REF_CLK_0 E25
set_io RESET_N AG22
set_io RX H18
set_io SHIELD0 AM22
set_io SHIELD1 AM20
set_io SPISCLKO H19
set_io SPISDI C18
set_io SPISDO G19
set_io SPISS A20
set_io TX G17
set_io WE_N AF24
set_io resetn K22
set_io trigger A2

#
# Core cell constraints
#

set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/len_offset_reg[2] 1538 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p2_1_3_2[0] 1787 369
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTl1Il 1333 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_pause_cnt[3] 2031 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[10] 1989 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[59] 1615 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[0] 1943 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGFsu3A9bn2ds0wL[10] 2005 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_1_1_N_4L6 1227 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/wfi_waiting_reg 1252 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IK019dgoLl7lgdBy75 1668 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_first_7[5] 2154 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IumBAhj8bsf 2169 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/addr_out[1] 1481 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[8] 1927 306
set_location scheduler_0/sched_regs_7_[20] 1436 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgdgaADu5AKLaB2KaavcHFcqaFp5Az6oC80l48is263KerAKrc 1968 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_14_0[4] 1260 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[69] 1775 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Iru7G8uj8nzLeLgwt6rnt4434uHmwfccA4efnEysrI2b 1607 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[14] 1172 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntBinary_14_fast[1] 1626 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[10] 1837 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[111] 1643 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/dly_cnt[9] 2182 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[61] 1549 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[47] 1765 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[7] 2141 343
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo12_i_0_m2 511 54
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[3] 1449 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[5] 1174 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IkpD45cL8hd3fbJpCky31fv3y5cJLE5udm0ddkxfBI9hkCr 1829 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[53] 1731 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[1] 1267 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[96] 1885 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[55] 1771 343
set_location reset_syn_0_0/reset_syn_0_0/dff_10 1150 265
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[44] 1440 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[9] 1443 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[24] 1933 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_4 1331 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[3] 792 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[125] 1831 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[47] 1737 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IxiD6aD9p9iHIoqtKFh3c[3] 1964 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[8] 1170 261
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_m2[15] 2087 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/bin2gray_inst/nextGray_1[1] 1550 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[53] 1393 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[29] 1672 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/exu_result_valid_retr 1246 306
set_location scheduler_0/sched_regs_3_[11] 1442 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[13] 1825 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IbajhAlwjG9pB69yHumLFp673K7BG789koyy1cu[4] 1914 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Iqq7Kxe0GG7EBEmrJ210bJ2r[1] 1880 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/state_val_6[0] 1242 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][2] 1535 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[4] 1186 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/resp_dest[1] 1273 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IiAC5hkH7A0abGbiFEfaF76J31wfuDcJjnm18 1678 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[71] 1693 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[53] 1786 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[6] 2066 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bG7L[7] 1969 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[110] 1644 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[6] 1399 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.awe2 1292 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[22] 1190 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p0_1_6_2[1] 1796 372
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_0[7] 1402 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[39] 1786 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[10] 816 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[9] 1443 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[48] 1612 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo[0] 1507 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34 1175 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last[0] 2052 370
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_3 442 3
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[31] 1511 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_14_0[1] 1267 273
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[48] 1475 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[23] 1196 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ibq7CtF0Ck4Bur7d 2033 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmb4Idyqn4bdadA9Hx12j7Kb5[8] 2079 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/un2_rd_src_top_axbxc5 1481 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[14] 1931 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[11] 1793 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[124] 1813 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][16] 1282 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][9] 1288 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last_1_sqmuxa 2029 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Idmsnlsua624EfaccJ4cf5u7xo3Chghcj 2192 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[9] 1703 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state21 2035 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[22] 1062 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[17] 1146 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IBdAkzI0cdovpazbCDvgxB5Euifw3s5ohn133HutqinbkcsAr7a 2127 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/wr_en_data_or 1175 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.visual_rd_dqs_load_nexts2_i_0_a2 1975 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/un13_emi_resp_head_compressed 1337 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[20] 1494 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/full 1610 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[3] 2090 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[122] 1874 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[12] 2269 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw_eye_monitor_clr_flags_0_a2 1993 375
set_location scheduler_0/internal_counter[9] 1538 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[26] 1307 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[41] 1983 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibq7Cps2L0sfAr7b[0] 2204 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[46] 1947 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IGh7dBHjcfmJkeGmygHGDpov4v7d 1691 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[8] 1200 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_DELAY_LINE_LOAD[0] 2107 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[25] 1388 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[1] 1106 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_5 1629 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_end_cycle_2_0_0 1523 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[6] 1296 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[4] 1138 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sbcs_busy_ff13_1_0 1174 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[124] 1647 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ip5ybG0Bqimsq71C2Fy5tkIA 1763 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IrEkjGqsi7j8FyJlycE0K0womIiqcvz77i 2045 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHs657xdpruh4[7] 1715 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[5] 2167 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[15] 1796 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_a2[25] 2170 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/cntGray[1] 1615 310
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/un1_cfg_ssel_1_sqmuxa_1_2_RNI17QA 1391 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iuw7pauqlhv[1] 2201 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[109] 1818 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbgIgxhmFIavdv0npDipt6rjB8x9HL2ECzxAKgu 2177 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u_2[19] 1079 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[110] 2349 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[134] 1913 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel_3 1141 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_2_1[31] 1117 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last[4] 2042 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbLgwu7EpfdKkCvfo16eljwK5sa5Dn0ij8gs 1647 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[17] 1781 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib4JElFhEoCbiarsBI2f9975Brz0zfabv3sb 2229 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[20] 1967 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IfigrH0bF501LEAKtiCu 2111 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbzoinDnrGHaqvJLdiqvkeAtJe[2] 1716 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[11] 1347 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO 1565 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un3_cpu_i_resp_error 1290 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[40] 1920 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/last_beat_wrap[0] 1502 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[37] 1716 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep 1692 169
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.rdAddrGrayReg_w[1] 1016 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[7] 2070 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[13] 1385 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[21] 1415 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IhHvj8fe7sLuwGHIqzolbqw82rj 1715 294
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/countnext_0_a2 514 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[20] 2106 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[90] 1833 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IcBg9vmGg9yIB8b5CtbIcFzvq6vE7Chba[0] 2208 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IzxcpeAB2Jc[10] 2186 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IpfypxFAIDIqCbD58ur2xIrb 2163 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[24] 2117 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_3.delta_delay_3_7[7] 1978 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[1] 1938 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[0] 2016 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[12] 1061 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_2 2004 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[23] 1445 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[10] 1792 364
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_stxs_bitcnt_1 1430 270
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns[5] 1326 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.fire_w_i_0_a3_0_0 1030 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_RNI64MI[2] 2039 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[56] 1618 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 1620 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[14] 1208 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IgDKwABvrGmelshexEcucn8a90EDiy0GlogxvexjFJlCilKs7x[1] 1674 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[11] 1923 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/un1_tap_count_last_1_sqmuxa 2118 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_0[24] 1173 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib4JElFhEoCbiarsBI2f9975Brz0zfabv3sb 2097 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[114] 2350 376
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[31].BUFD_BLK 725 243
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[83] 1799 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[27] 1651 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxCvdF1v1mK 1663 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[62] 1901 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[24] 1679 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_21_RNO 1151 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[28] 1407 298
set_location scheduler_0/prdata_1[8] 1420 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_2.delta_delay_2_7[7] 2060 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un3_access_reg_valid 1111 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[31] 1637 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[1] 1200 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[21] 1739 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/shift_wrap_mask_1.SUM[1] 1497 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IJAFhs1pLFfrjEqDbb[0] 2145 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[3] 1625 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IqBuKrn38I0hrootw0tchfl3zKb0lDi127 2144 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][34] 1417 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[9] 1954 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/un1_addr_12_0 1343 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[0] 1444 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p2_reg[0] 1776 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_7[1] 1258 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_dq_dqs_optimisation_next61_NE_i_RNO_2 1967 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[26] 1756 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[119] 2277 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6[11] 1127 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/stage_state_ex 1264 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[10] 1164 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[17] 1195 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[103] 1795 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/wr_data[0] 1522 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[2] 1584 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un102_10_RNO_2 2124 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[37] 1488 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_req_count_2_a0 1300 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[47] 1771 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_1[23] 1355 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_m_env_call_retr 1266 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[7] 2083 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[11] 2028 361
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/txfifo_datadelay[4] 1444 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[55] 1936 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[2] 1337 289
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[30] 1650 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[74] 1606 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/current_state[0] 2162 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[5] 1393 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[27] 1699 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][22] 1396 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2_1[9] 2085 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[20] 1387 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[4] 1974 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[108] 1629 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex[1] 1204 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNI0IUOL 1289 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[92] 1911 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_o4 1167 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[16] 1985 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I2nfchfy0xg1zGiAei8mqLwHFg1mhdLpmae7t1rH7[2] 2074 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[25] 1157 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[39] 1538 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[22] 1118 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[26] 1055 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[55] 1937 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/bin2gray_inst/nextGray_1[0] 1611 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready_RNIJPUK1 1227 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/dfi_training_complete 2059 349
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state[5] 1413 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[1] 1620 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[29] 1898 342
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxp_pktend8 1375 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data[0][5] 1318 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[18] 1131 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[13] 1899 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbcrcrLLpijCkwC0qzEjp6oGqDpH7 2061 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/gen_buff_loop[1].buff_valid[1] 1293 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[19] 1245 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinBu5BGjnaFfraFgJe[6] 2011 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[0] 1946 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[45] 1883 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt[0] 2107 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_a2_21_4 1317 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[16] 1560 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rtkisIL4vJa95si313FwH396gz[7] 2087 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw_delay_line_move_1 2100 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_move 2043 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_0_0[13] 1054 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][16] 1226 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[12] 1195 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p1_1_3[1] 1784 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[11] 1182 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[9] 1288 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IoltssxBBbkmmp[5] 2057 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[9] 2270 375
set_location scheduler_0/sched_regs_1_[25] 1489 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[87] 1830 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHs657xdpruh4[4] 1727 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjfAznGkdqB4evswK7dzci5ur7b 2159 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[13] 1176 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_steps_180_1.SUM[1] 2048 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ALEN_RNO[2] 1540 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3472_0_a2_4 1343 321
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/pauselow 500 55
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[0] 1788 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[25] 1554 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0uLcGEmhxuKdoBxpDGwL[2] 2108 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[5] 1165 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[4] 2061 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_dummy_slave_0_sx 1257 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNIG6PA1[1] 1163 315
set_location DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD/U0_RGB1 1751 367
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTl10.CUARTO1I4_1 1342 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ii8LjDsiHdybkg9xz[9] 2077 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[70] 1756 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_RNIA7JSON 1227 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_ns_0_1[1] 1858 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[86] 1857 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNIC30M4 1163 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[59] 1660 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[2] 1870 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[108] 1825 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[10] 1608 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_122/ImCr 1855 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[23] 1655 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[8] 1137 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[17] 1802 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[16] 1921 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/N_590_i_1 1898 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[121] 1855 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGDp[7] 1956 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/un1_cpu_d_req_wr_byte_en_int_0_sqmuxa_i_m3 1282 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_6[6] 1208 261
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[25] 1648 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjJoj7qKcIis2bruuwAisuGvcJc7pGBdH6k1A 2134 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[35] 1697 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[3] 1932 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[6] 1385 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[18] 1319 330
set_location reset_syn_1_0/reset_syn_1_0/dff_12 1702 244
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[21] 1010 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[4] 1686 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[11] 1044 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[42] 1530 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB016[14] 2192 318
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_0_22_i_0_0 504 54
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[1] 1035 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[47] 1702 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[5] 1843 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_o2_1 1312 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[12] 1091 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un86_0 2041 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[20] 1186 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[12] 1574 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/noise_detect_flag 2041 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_tcm0_10_0 1262 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_gpr_wr_mux_sel_ex[0] 1224 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[26] 1394 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ibxel4xjyj8EtEnbfrEGC6s3xC[0] 2194 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNI2QFH1[14] 2032 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNIJ8OA1[1] 1162 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[24] 1437 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][14] 1397 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[80] 1993 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[52] 1511 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/buff_wr_ptr_0[0] 1278 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][0] 1300 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current[3] 2065 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIKP3P[0] 1440 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[49] 1933 354
set_location scheduler_0/sched_regs_6_[22] 1450 289
set_location scheduler_0/sched_regs_5_[3] 1467 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2_1 1331 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[17] 1240 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[4] 2006 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[14] 1965 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[6] 1391 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current_RNI9I54[0] 2122 351
set_location scheduler_0/sched_regs_5_[28] 1492 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[5] 1496 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/sm_dq_oor_4 2026 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iddgr8s1L7550KDl89c4vl7 2109 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[16] 1571 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[25] 1163 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[37] 1782 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_2[2] 2189 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[121] 1826 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[13] 1379 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un102_4 2066 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][39] 1378 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ICqwA59uED8zLo54D2[13] 1986 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[13] 1239 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][25] 1446 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[75] 1855 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[41] 1377 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhjF8mB 2190 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_RNO[25] 1154 321
set_location scheduler_0/prdata_1[2] 1396 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEF8gknl4zmbkpzbj 1976 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[4] 2074 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[21] 1340 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_ready_sig_2_1 1295 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1] 1994 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I11rLH59ArbHHF9zK1xnj[0] 2079 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iewlp1fax8[3] 2247 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.rdAddrGrayReg_w[1] 1026 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IrEkj4bCp6hqy4BFKB2mkAm31msvdvzagr 1886 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[7] 2094 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[71] 1585 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IekuGGsKcklfrj85uImp 2157 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[71] 1808 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IinF7od0spqGeLcsm[1] 2089 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[8] 2058 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_n_0 2185 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139I5[0] 2077 286
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_1_10_1 1478 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmanlII34JdnztddjfC1Jbtwq[3] 2088 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[0] 1970 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LmhF4Iai0D8cnc[2] 2004 307
set_location APB3_0/APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[4] 1355 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_61/InLd393DxFnogs[9] 1818 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_gt_error_next_0_sqmuxa_0 2094 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[0] 1978 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[30] 1687 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzldbCrxEkBDm0quEI1KAmzJ[7] 2256 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[34] 1876 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][4] 1289 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IblHGig6pIa7hgbc7r1h3BrAdGlo53rgwv7oyACLfawJHGmmp 2158 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihf3mrzL79mAcaFss[4] 2237 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[27] 1151 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[65] 1836 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[9] 1849 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw85mEgBksFAagJb9tkxA[1] 2040 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_reg[2] 2135 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[47] 1971 349
set_location scheduler_0/sched_regs_2_[0] 1431 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid40_RNI0MSA4 1278 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[2] 1115 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un1_visual_SLAVE_WLAST_next92_1_1 1556 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[28] 1186 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[14] 1403 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IbxIDg2ll7pGI5Jc[5] 2069 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busy_ff14_i 1216 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns[1] 1990 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_LOAD_INTERNAL[1] 2050 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO_0[13] 1111 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/count_en_0_sqmuxa_1_0_a3 1182 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbzoinDnrGHaqvJLdiqvkeAtJe[3] 1696 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[10] 1565 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[13] 1616 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[83] 1795 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_next46_0_a2 2019 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeuJ3buLxLtngLx9j8sm[8] 1973 319
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI01_RNO 1342 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnuq8hw6rcax8[2] 1707 346
set_location scheduler_0/prdata_1[6] 1468 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[22] 1225 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[48] 1385 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[30] 1859 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibp4Htz23rzjlvl9KJDwc1gDFwIxwkGnDe3pBzBnn7mzK6Ex2 1647 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[1] 1432 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IkAe5Jicz7woFvq6FA60cv5IKkFvf6vH62f17 1687 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ib903brqpdF92uKwfugGkGdBl6 2196 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_m4_i_a3_1_0 1263 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I3qasqnDbv8outKJxG2u82ezxmd1zne[8] 2171 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m5_1 1930 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I3qasqnDbv8outKJxG2u82ezxmd1zne[2] 2170 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[37] 1707 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt[4] 2094 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count_0[1] 1286 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/If91bgzABh4v9EGg01CBpCha0n7LH7 2005 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_0_next_4_0_a2_fast[1] 2205 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[44] 1379 289
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[28] 1439 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I436b7IF80xkwhG6mumj5ikL17F6mgr[143] 1795 330
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a2[3] 1326 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[13] 1112 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[15] 1832 337
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[8].BUFD_BLK 633 99
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IyC4qezHfEr5ayBsA2niJpHtAh6lhkwk8buLmq6xEBJDgEeC3qsku2rxABdi0DwA 1693 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[68] 1585 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib903brfasGtjf8vx0dq4vp57b 2122 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][22] 1304 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[45] 1786 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[0] 2103 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[46] 1459 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[16] 1412 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/ImsxKLAeuAFfl6 2134 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[52] 1764 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/extract_os_d_loop_l0.un3_req_os_d_src[1] 1290 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[1] 2181 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/prescale_counter_4[3] 1133 309
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll018_NE_i_1 1322 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[11] 1476 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[6] 2059 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iu7lehj9jss[8] 2162 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ie66rCG9frJd14uC5CglqEdJbgAF7b[0] 2210 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[117] 1621 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IrzxCl9zAJvczpuIbd2F11mB4nx0iHnECx[6] 1667 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IxC8cfe2fD8[4] 2200 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/cmd_flag_reg 2167 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/alloc_str_req_buff_addr_misalign_u 1271 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[25] 1220 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNIKF1FF 1248 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ICqwA59uED8zLo54D2[5] 1983 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[0] 1187 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[80] 1623 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[14] 1234 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ifydx2D6zdhysllz0onBHyn6x8Lb8j 2092 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3] 1979 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[60] 1523 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/tdata2_rd_data[5] 1259 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[22] 1842 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/II3ttGccaqAjsg0ogw[5] 2235 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xr71kHkHrjAf4FqF7LH9[0] 2039 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_RNIQ7RT5 1200 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[65] 1839 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHbL[12] 1968 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[14] 2188 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/len_offset[0] 1544 306
set_location scheduler_0/prdata_1[25] 1490 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iiry48I3q38Inc4cl[2] 2133 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzxp[9] 1990 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[63] 1504 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[101] 1595 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[31] 1185 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/ItCnhDGmyv2vu1fn4l5vLx802AKksBdm0z4KvCmjovl6 2071 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[13] 1583 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntBinary_RNO[0] 1562 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[66] 1890 348
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/counter_q[1] 1357 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ifydx226kJICbng1Fd479sxzhgB3sb 2141 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[50] 1548 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr_5 1546 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7spF97b 1656 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[28] 1737 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns[6] 1984 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGra[42] 1725 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[39] 1757 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/genblk1.preCalcRChan_Ctrl.un4_mask_pre_3 1494 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2 1235 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[16] 1902 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_status_mpie_wr_en 1242 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_fence_1 1255 330
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/counter_d_cry_2_0_RNIHEDK2 1364 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[48] 1764 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[0] 1931 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[39] 1441 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[58] 1787 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[27] 1450 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db6 1878 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[59] 1785 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw[4] 2145 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[28] 1178 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[45] 1953 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[70] 1635 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[58] 1798 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[23] 1388 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[113] 1666 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHm5[6] 1962 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[41] 1535 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[19] 1366 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[53] 1787 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 1622 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/aligned_wrap_2 1530 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[17] 1925 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[100] 1892 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq9ekhn9GCuDm77rg991L7cbFq9Jowr[2] 1948 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_p_0_u_2_0 2110 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[27] 1281 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNO[3] 1423 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IirmgHqx2aLiLlx8h[0] 2147 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_111/ImCr 1824 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[51] 1571 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_0[4] 2000 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHs657xdpruh4[1] 1721 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[21] 1284 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_fence_reg_2 1286 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[24] 1979 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_RNO[9] 1891 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[22] 1392 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_addr[8] 1328 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[29] 1923 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[141] 1886 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[1].write_callibration_offset_RNO[4] 1837 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[5] 1831 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6[0] 1155 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ipe3f8L81ijEBImwrgDobkczDFiissCfgL[5] 2107 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IGh7dBHjcfmJkeGmygHGDpov4v7f 1714 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db1 1891 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IGLu6mem99I0qxw9HJfaAdpeI7cw[6] 2091 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ImffGLweBBCGedju88nw04IvpdeDd2fCGh5a7me9BycHzI22xqwK4rqqbjnApmvLzrb 1984 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[69] 1791 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_3_2[10] 1078 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_o2[0] 1205 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[24] 1356 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[51] 1767 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[74] 1765 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[6] 1333 300
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/un1_wr_pointer_q_1.CO0 1338 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[1] 1243 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[80] 1630 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[1] 1115 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ida5hpbJ9lKALCatlq3c2rb 2147 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[30] 1047 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ift1Auh7dArqb0hxF3sE1r32owAI3oxLvzLxKwgs 1677 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[10] 1424 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[88] 1914 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb92EKAuHf1h8[3] 1600 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_138/MSC_i_139/Ib1A09tuj4257K1D 2169 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ifeg26Hb7zB7Bb9jf1nb 2102 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 1408 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Inr3KfgEw3dgIp[1] 2000 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[27] 1699 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[1] 2145 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[60] 1691 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[4] 2198 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/req_masked_3[0] 1321 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[16] 1299 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[63] 1716 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IHD4a8J3c1yvb3btJd[0] 2169 331
set_location scheduler_0/sched_regs_2_[20] 1451 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_valid 1163 294
set_location APB3_0/APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[7] 1354 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IfxH8bmaHuhv4HzEwk3iw8IFhjI63c[3] 2211 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[9] 1989 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_resume_ack 1149 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBFAtC0ak82GlF7nywihn7FytBl7[45] 1732 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[124] 2190 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/wr_data[3] 1545 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/extend_wrap 1514 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[8] 1367 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[54] 1507 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[16] 2167 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIGQ3S1[27] 1369 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iqdwhak00igah2p4zC8mGBwy[6] 2080 300
set_location scheduler_0/sched_regs_0_[3] 1431 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[83] 1795 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/cpu_regs_req_ready 1312 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[31] 1207 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[18] 1434 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[4] 1190 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[59] 1617 310
set_location scheduler_0/sched_regs_7_[18] 1434 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[52] 1515 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[4] 1203 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[122] 1794 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_RNO[12] 1873 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[81] 1872 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[56] 1363 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_empty_7_iv_0_41 1526 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[13] 1869 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_1[3] 1937 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un9lto31_11 1119 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[30] 1201 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[60] 1900 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_gpr_addr[2] 1121 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[52] 1921 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][31] 1293 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Idmsnlsua624EfaccJ4cf5u7xo3Chghcj 2252 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[59] 1775 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI3KRP2[1] 1588 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[15] 1139 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ib9pByxwxkcJrgq90tDkLue6J3yGLqekHxn7lybJG6BwdjFF7ioxc0ytIC4ag8Kfl4Ao2h8sfK4mdwq 2082 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][2] 1242 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_req_valid_6_1_1 1274 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Iqq7Kxe0GG7EBEfxyoa0xshA[0] 1883 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[0] 2186 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBHcCAuxEd9iw40pbwqlgw1tKxxA[0] 1647 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/req_masked_1[0] 1260 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[11] 1271 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ie58eci1h8[4] 2052 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][4] 1247 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[46] 1458 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[116] 1662 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[8] 1181 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw270_delay_line_load_RNIM3191 2044 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/write_counter_RNINA2[0] 1694 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 1624 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Id31w27wA0FloivowBzad1uyAJHz2Di7ifIfiufghl9 2210 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[9] 1374 297
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel_10_0[4] 1425 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[40] 1673 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[26] 1227 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[1] 1297 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbbxfvH28ctd6aIoCaFb98dyyHxx1 1666 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[33] 1905 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgH38H0k8ds3ch[4] 1724 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[31] 1636 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[77] 1609 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[15] 1561 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/buff_rd_ptr_0[0] 1289 303
set_location scheduler_0/sched_regs_3_[12] 1443 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[12] 1680 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[35] 1708 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[67] 1828 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqbuhx[1] 1639 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[6] 2072 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][40] 1417 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un3_cpu_i_req_ready_0 1259 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[6] 2063 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_ready_sig_0 1250 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p3_p_2 2143 366
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5[7] 1362 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNIVI9971 1273 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/noise_start 2038 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[51] 1765 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[13] 2010 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/next_states2 1070 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3472_0_o2_RNIPI6P3 1223 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IjnqbfeBsL44Ko4oov8h2osjhxA[1] 2190 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IrscElxpna5vo0jdgwpHB23aJG5aAyhIss[10] 2064 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[8] 2053 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_rd_req_cmb_f0_RNIGT601 1222 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[27] 1715 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[7] 1349 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[28] 1209 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[19] 1278 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[20] 1200 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[112] 1667 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[20] 1945 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/ICdgalmI[0] 2002 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ifee1qsqsIH7olxLbolB 2167 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_apb_mstr_0_a3_1_16_0_RNO 1197 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[4] 1138 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iug2ufdvAG4GGCsk04o5CILep4dsas007xe7ou50xIra 1697 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[54] 1780 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[3] 1114 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_p_0 2212 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[6] 1306 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[10] 1609 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[37] 1048 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeF9qdIr13pqiupDGImB 2041 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_m4_0 1264 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[115] 1645 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkg0htxG6s96BxxI18[5] 2061 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[14] 2101 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[1] 1362 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[6] 1939 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_2_1[17] 1134 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[27] 2122 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo[1] 1535 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[32] 1734 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_RNI75MI[3] 2032 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0[0] 1283 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_priv_soft_reset_taken_3_1 1248 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/buff_wr_ptr[0] 1433 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[21] 1652 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[12] 1351 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[3] 1602 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[12] 1547 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dfi_rdlvl_resp_next_2_1_0 1941 375
set_location scheduler_0/sched_regs_7_[16] 1432 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_addr_6_fast_cZ[10] 1122 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[11] 1854 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[2] 1335 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[42] 1724 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/flag 2028 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[21] 1794 355
set_location scheduler_0/sched_regs_5_[22] 1486 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[54] 1786 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180[1] 2132 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.dqsw_flag_reg5_2_0_a2 2123 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ibxel4xjyj8EtEnbfrEGC6s3xC[1] 2184 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.wrAddrGrayReg_w[1] 1013 313
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count[4] 509 52
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[46] 1735 334
set_location scheduler_0/internal_counter[8] 1537 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[47] 1970 348
set_location scheduler_0/prdata_1[0] 1497 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[107] 1639 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[21] 1895 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/cntBinary[0] 1627 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_m1_e_0 1236 315
set_location scheduler_0/sched_regs_7_[12] 1428 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_ignore3_next 2143 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary_RNIIN68[0] 1637 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[24] 1216 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[1] 1232 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[2] 1346 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/ImL8HE05Bus48s[3] 1565 229
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rtkisIL4vJa95si313FwH396gz[4] 2063 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[125] 1921 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[1] 1336 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[6] 1530 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[15] 1172 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/prescale_counter[1] 1137 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IbLgwwdvm01kddAkjJBtmF0ajzHaxhys0Hbe 1910 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[22] 1813 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[52] 1401 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2_1_0[0] 1066 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_visual_dq_dqs_optimisation_current_10_0_a2_0_a2 1920 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_2[2] 2184 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[25] 2118 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[24] 1556 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[108] 1834 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[3] 1338 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I1fErDr9z62e1iCJjqDbb 2165 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[0] 1829 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[44] 1954 351
set_location DDR3_0_0/DDRPHY_BLK_0/CLKINT_CMD 1175 162
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[1] 1366 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_0 1150 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detect_ss 2109 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/move_safe_counter_RNO_0[3] 2016 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[26] 2169 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[19] 1194 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[41] 1712 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[7] 2056 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo[0] 1563 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[54] 1860 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[45] 1461 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ib903bu09t3gna09adIgba6Dbd[0] 2166 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbzoinDnrGHaqvJLdiqvkeAtJe[1] 1723 342
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stx_async_reset_ok 1384 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[20] 1399 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[119] 1645 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/next_state21 1213 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Iiry480Eg9FjskoD2[3] 2133 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If20I5LIqHAlDF32yjCr7G5t73bvl8 2038 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[30] 1927 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[20] 1577 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[82] 1877 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[25] 1835 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[84] 1835 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[20] 1561 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/iog_rddata_en_p0_n 2089 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[52] 1732 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0[9] 1089 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[3] 1619 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[56] 1755 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[21] 1112 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntBinary[2] 1569 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[100] 1799 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_apb_mstr_0_a3_0_14_2 1270 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[3] 1635 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2_0[9] 2196 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[11] 2347 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[50] 1858 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[43] 1969 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[125] 1681 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[41] 1703 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[39] 1950 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic29n1t3LkImH[1] 2076 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IlICirkIHjmKAbt6IkE7dyGgf7Dqak5A5DDzLFD0y7kdjbc 1694 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[15] 1364 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_resp_ready_int 1171 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[6] 2003 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[32] 1763 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[3] 1974 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IbIKu9D0Jtp6vJrxKhK30x9AhEnqhcAKe03bJJAIxs6k17 1831 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[46] 1771 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2_0_m2[4] 1184 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[0] 1293 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[20] 1678 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iu7lehj9jss[1] 2168 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][33] 1390 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinBu5BGd59vAivJECt[2] 2004 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[22] 1126 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IwKq1vK8piHh2En5lxq2D[10] 2143 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNIF3JAE 1232 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkg0hlAa4e2zKvpzgt[0] 2051 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[23] 1052 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[41] 1452 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I320oEqs54cfwv3dEm8d9EDD47sLb8j 2050 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznq1z0Fjs9semHtzjsq3s2aA814Lb7e[1] 2125 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47d[2] 2058 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[74] 1815 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_nearly_full 1493 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/cmderr_ff_cnst_sn_m2_0_a2 1068 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IwKq1vK8piHh2En5lxq2D[8] 2144 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcA1oIhdiI73e[1] 1719 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqs_2_stw_next_fast[7] 1956 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[93] 1867 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_57/ImCq 1754 319
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UDRUPD 410 15
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[11] 2118 360
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_URSTB 491 54
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Imy1G6AuILE1h8[0] 2254 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfwoDgs3kdikyvAfl9J2EElobKd1Bidc3k7aupCL[7] 1964 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/counter_q[0] 1344 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[6] 1661 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[52] 1752 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ii9a1cmC9cubhg41B 2219 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[20] 1378 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[2] 2171 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[23] 1226 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[21] 2032 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk4[0].un18_wr_datalto6 1511 318
set_location UART_apb_0/UART_apb_0/CUARTO1OI[7] 1358 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[14] 1228 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[0] 1727 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_1_sqmuxa_1 1185 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ALEN[0] 1545 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[21] 1576 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[6] 2080 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[27] 1092 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibq7Cr30E0LA0Hcu[0] 2173 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_read 1283 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_2[6] 2193 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[23] 1498 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_clk_sel_next_RNO[0] 2138 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1] 1588 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IqdwgKraDAnBo45us8el1zsz[1] 2170 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[86] 1838 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[50] 1509 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[41] 1782 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[46] 1607 300
set_location scheduler_0/sched_regs_6_[11] 1439 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[73] 1658 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/rd_reset 1016 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I1CkLaCnwv8kLLbDLJzKK2s1F85bLHA 2108 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneDD8kGcaxtIkDlz2hz2EiGogq[41] 1707 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/delay_cnt[2] 2007 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[22] 1802 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[39] 1427 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[83] 1766 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset_move_count[4] 2080 370
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[33] 1416 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[116] 1928 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_d1_RNILFLM 1220 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbzJLwGLiIg9ak18 2123 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/buff_ready_reg_RNINPEN 1252 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfwoDgs3kdikyvAfl9J2EElobKd1Bidc3k7aupCL[3] 1958 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IK019dgoLl7lgdBy75 1657 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbzoinDnrGHaqvJLdiqvkeAtJe[2] 1695 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un8_lsu_req_valid_a0_2 1236 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihf3mrzL79mAbC72p 2206 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[28] 1021 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[104] 1898 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qm5[1] 2109 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][13] 1279 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_p_1_u_2_0 2118 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[35] 1633 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[0] 1914 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[5] 2046 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[2] 1983 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[12] 1955 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[19] 1526 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[46] 1700 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][4] 1213 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[90] 1641 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns[3] 2163 375
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[12] 1369 265
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.dq_dqs_optimisation_comb.visual_start_bad_data_check_next15_0_a2_2_a2 1922 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[4] 1818 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IgrEe7FpLmDzeamJ0slzJgIHKhHb2H9fE14shI18[34] 1655 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[53] 1681 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[16] 2190 370
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/status_byte[1] 1382 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_fault[0]_RNI2DSR1[0] 1276 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[11] 1345 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iou4rI1xIr4qbrkycn7pC9wu[0] 2159 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[10] 1156 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[73] 1774 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_0_sqmuxa_0_0_RNI2JIU 1222 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[46] 1722 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[24] 1302 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/buff_wr_ptr[0] 1320 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_msb_NE_3_1 1490 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[81] 1879 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[96] 1887 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iewlp1fax8[6] 2250 319
set_location scheduler_0/sched_regs_6_[19] 1447 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jqk62dBJ70wdkAg9wr[2] 1731 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[58] 1572 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IdqzHC4rtxoCcIDybuCm6nIhssmoBghws 2251 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[7] 1351 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_first_7[1] 2157 366
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_7 438 6
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[4] 1135 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[30] 1300 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdsHyHhIlpu2qGjHmfl8 1700 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[12] 2268 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/wait_counter[2] 1877 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1mtfF3JBAl10cf[0] 2013 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_1[0] 2092 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[0] 1184 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram3_[0] 1321 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[123] 1626 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[99] 1654 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180[1] 2049 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_rdCtrl_inst/RdCtrl.empty_3_0 1628 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinBu5BGjnaFjIw9Bl6[0] 2019 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[4] 2182 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IewsqDgAIB 2191 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[1] 1988 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_en_retr_RNIOB38C 1246 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[5] 1674 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[29] 1125 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[1] 2036 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc_RNO[0] 2171 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_2[3] 2185 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk5[3].zero_hold_reg_data70_RNIN27R 1547 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/addr_offset[0] 1512 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/pass_data 1549 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[28] 1164 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[23] 1091 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1[1] 1202 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[117] 1823 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[2] 2165 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[13] 1944 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_2 1154 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[35] 1416 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/mask_addr_out_1[0] 1503 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s1[0] 1625 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[57] 1629 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[8] 1126 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[57] 1603 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_refclk[7] 2156 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_1_s_0_RNO_0[1] 1274 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/next_state15_0_a2_1_RNIHIC91 1208 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/ImsxKLAeuAFfl6 2265 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[3] 2133 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[3] 1112 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[67] 1687 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[80] 1704 360
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_1[6] 1351 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[59] 1550 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[38] 1431 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_85/ImCr 1759 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihf3mrzL79mAcaFss[0] 2197 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCyo5lrx2g9wq[1] 2062 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[122] 1883 334
set_location scheduler_0/sched_regs_6_[9] 1437 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[32] 1425 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[11] 1800 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_0_RNI32C11 1268 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[26] 1830 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I0tJqxjug8E1ivh8gw98z[1] 2085 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ik1sysGp7aFEclysjezExGacu13rhG6diGqxG 2123 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnup55KbnnFss[1] 1802 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[28] 1247 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4Jr4g23nEEghba[6] 2071 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[23] 1199 286
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_p_1_u_2_0 2117 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[0] 2167 376
set_location scheduler_0/sched_regs_7_[10] 1426 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iecupio0F4w6y7wBf62CBCEHh9jBuqHgGGEtwam3GteimlyhE7twr[7] 2002 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/cntGray[1] 1614 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[27] 1419 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[19] 1111 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[54] 1942 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[10] 1373 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][35] 1423 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[12] 1261 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[17] 1466 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[40] 1603 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[11] 1609 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[1] 1624 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.wrAddrGrayReg_r[1] 1013 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbzoinDnrGHaqvJLdiqvkeAtJe[9] 1791 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[12] 1093 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[38] 1948 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[1] 1737 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[23] 1399 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[28] 1162 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[25] 1693 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IrEkj4bCAu7wyshkwre8nA6DaKEmKHvvHE 2030 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[19] 1300 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[21] 1517 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_0[31] 1170 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNI9LH7[15] 2198 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_APB_IOG_CONTROLLER_current_RNIQ2QN[2] 1994 366
set_location DDR3_0_0/CCC_0/pll_inst_0_1 2465 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IeJIDzDdgJpI0bKc25HC[2] 2220 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/noise_start 2166 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iu7lehj9jss[3] 2136 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[25] 1156 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IGgdqoa2arv6i7HlKhighy9DI3me[0] 2205 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[6] 1409 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[77] 1832 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IiKcwmH2lp3azy46DzykoGAahmi[0] 2128 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_1_lt_low180_next 2150 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[1] 1565 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270_lm_0[1] 2042 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3_2[0] 1948 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I4eFkibBBfLHIjhExCLEjbFJBc2yyCr 2122 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[2] 1099 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[39] 1776 346
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_i_a2_0[2] 503 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[140] 1902 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[30] 1878 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47c[0] 2088 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[11] 1727 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[54] 1931 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3] 1949 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[81] 1586 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt[1] 1907 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iofh8kbrDzwAbc 2179 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[75] 1601 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[52] 1659 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb92EKAuHf1h8[3] 1636 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI5xEDxlFG3yg9AbjKtBws 2070 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IG5ybacKp0ehlJkID3[6] 2107 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[11] 804 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2_1[26] 1172 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[6] 2168 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[12] 1790 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[95] 1823 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[37] 1052 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_fault[1]_RNIV4TO1[0] 1274 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[4] 1462 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/rdptr_1 1536 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAdKvxmoogncLyaGcf[10] 2010 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Is2Awoczzcfdzi4stz38A6h4Dd4xekGG16 2192 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[110] 1827 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[9] 1202 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.rdAddrGrayReg_r_RNO[0] 1014 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_move_count11 2098 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IcIHyqG8nbFhcco01Iwz9Je[0] 1888 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[13] 2097 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ikomq9mbJchKtt3fB3mt5FyCHEFK1Iy0JDsnk 1753 303
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[11].BUFD_BLK 692 141
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[65] 1604 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[0] 2122 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[16] 1953 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[23] 1435 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[27] 1652 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[2] 1858 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IGh7dBHjcfmJkeGmygHGDhFixkCt 1713 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DLAI9glrFCu5ln87LH7[2] 2092 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[1] 1843 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IHujtF0JxyGhys3kcf5LKD3dhrse[7] 1946 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzxp[8] 2008 322
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_1[3] 1396 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_last_7[3] 2156 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[18] 1430 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1_1_a2_RNILPUP[0] 1198 285
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[7].BUFD_BLK 490 54
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_0[1] 803 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ic4KbuL4iEzIA 1897 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/II3ttGnIy40r91Jmrd[2] 2124 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a3[1] 1379 321
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_o2[2] 1344 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[1] 1355 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[10] 1381 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[9] 1986 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbB8wfripBjgr8pltxvlI5L5H8 2019 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[0] 1989 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[12] 1350 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IhtBIlyBvF4nIkohE[2] 2088 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][35] 1538 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/branch_cond_iv_0_a2[0] 1276 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[13] 1130 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[1] 1701 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[2] 1965 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[46] 1376 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[18] 1878 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3_1[12] 1908 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sDs1K2i[8] 1986 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[67] 1933 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.rdAddrReg_r[0] 1008 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[26] 1298 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[43] 1606 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[41] 1457 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[0] 1928 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[5] 1669 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[43] 1861 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[3] 1972 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_p_2_u_1_0 2095 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[23] 1948 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[57] 1758 325
set_location scheduler_0/sched_regs_1_[3] 1467 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[29] 1130 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][38] 1293 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IEijdBIK 1878 321
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_sresetn_9 1411 270
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/cntBinary_RNO[0] 1609 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[43] 1518 307
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_di_mux 1390 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[21] 1409 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[11] 1084 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_3.delta_delay_3_7[1] 1905 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IbyzAHhKhubtefbjueu8mFmdxz[1] 1788 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_1_RNO 1113 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_apb_mstr_0_0 1271 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/record_extra_dq_delays 1976 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_pready_net 1353 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[4] 2205 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset[3] 2032 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_cmd[1] 2174 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[52] 1928 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m54_2 1925 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[11] 2098 339
set_location scheduler_0/un1_triger_reg123_2_set 1540 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[57] 1392 289
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_count[3] 1408 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[0] 1343 280
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC3_stxp_strobetx 1375 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[123] 1956 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m3FJ3sh8H6Dbc[2] 2120 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][11] 1383 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[18] 1990 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[36] 1575 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_addr[11] 1311 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[14] 1928 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[13] 1542 304
set_location SPI_Controller_0/SPI_Controller_0/USPI/un1_PADDR_2 1331 276
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state[2] 488 52
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[34] 1981 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[6] 1958 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[29] 1736 355
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il_4_u 1335 264
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw_36[2] 1366 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/write_counter_RNINA2_0[0] 1789 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_tick_RNIOM9S 1330 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[7] 1995 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/addr_out[0] 1485 328
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC3_msrxp_pktsel 1373 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_o3_0[16] 2114 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IqAsABiLBfaJpG0HF8ggJkwL 2191 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2[5] 2101 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un8_lsu_req_valid_0 1221 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][3] 1246 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un17_cpu_d_req_is_apb_mstr 1221 288
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/un1_rd_pointer_d_1_sqmuxa 1378 270
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[45] 1442 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[38] 1583 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[14] 1821 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[67] 1773 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_0[27] 2030 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[33] 1616 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_f1 1491 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o2_0 1299 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[36] 1341 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[28] 1020 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_current_1[1] 2141 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNI1618 1266 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IhmFintK2tgeipcnj 2073 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[6] 1198 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[31] 1235 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[19] 1357 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_a3_0[2] 2014 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[9] 1514 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[57] 1492 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[7] 2108 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_61/InLd39uvIwyzbc[4] 1819 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_valid_1_s_a2_1_RNIK7H21 1238 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/to_wrap_boundary_out[2] 1478 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimttFhzADGGCs 2119 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[20] 1162 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IvJfJo7Kxx3[3] 2114 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[3] 1619 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[22] 1054 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[41] 1631 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[17] 1705 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzm5[2] 1932 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt[3] 2100 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_branch_cond_ex[0] 1266 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_1 1692 259
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/un1_gen_apb_byte_shim.apb_st_0_o4 1349 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[93] 1618 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/SLAVE_RREADY 1423 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[26] 1490 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/Tc0_h_En 1362 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3_2[0] 1146 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[57] 1910 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[12] 1183 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[23] 1836 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_n_reg 2144 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I0uLd5eibs4xrxo2zywIp[6] 2225 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[14] 1612 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[15] 1220 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[42] 1376 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IcDLmsKqLCaFIzabumw1x3c[7] 2079 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[56] 1906 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[16] 1050 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[41] 1983 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[13] 1090 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/next_state103_i_a2_5 2183 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_p_0_u_1_0 2121 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[27] 1959 343
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[1] 1329 267
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[73] 1582 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[38] 1726 301
set_location reset_syn_0_0/reset_syn_0_0/dff_5 1149 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_145/Ic4jjp3AKtw9hg3f40xhpJc 1915 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/next_state15_0_a2_1 1162 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[77] 1897 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_wait_rxvalid101_next 1919 366
set_location scheduler_0/sched_regs_1_[15] 1479 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[21] 1188 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[31] 1126 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[8] 2148 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_valid_int35 1168 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4JbL[2] 2081 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[69] 1665 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/IbzoinDnrGHaqvJLdiiJ32m8hA[0] 1769 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/data_0[0] 2096 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNIIBII6 1163 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[0] 2176 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IHujtF0JwgrooakF3aB1c8B3E1cl[1] 1682 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[57] 1911 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[48] 1643 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_4[3] 1055 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl9aldra7Hdpdhbw 2071 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[19] 1355 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[26] 2110 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[37] 1574 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[28] 1840 313
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m6 517 51
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[15] 1299 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[51] 1765 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[4] 1216 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IhqioI9lF3iJzdDrc[2] 2177 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[39] 1804 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[60] 1884 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/InFmismr380Igt 2129 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_a2_0_5 1168 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_44[3] 1065 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/IeDyit7aabpLdG2Chob5[3] 1562 231
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[17] 1301 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState[0] 1591 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[2] 1315 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[15] 1199 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset[2] 2031 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_RNIAGGA1 1322 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[15] 1666 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[61] 1549 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[108] 1628 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[4] 1695 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/cntBinary_9[1] 1627 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[28] 2162 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[20] 1250 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dly_cnt[3] 2084 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/data_0[0] 2153 376
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un1_DUT_TCK_0 492 54
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[7] 1107 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[50] 1465 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_wait_rxvalid101_next_RNO 1987 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[4] 1129 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[56] 1854 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[20] 1569 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[8] 1206 258
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I2D2lhc4vBL3y1e55LvKqKax1GqDDCr[4] 2124 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[10] 1211 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[0] 1859 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[15] 1875 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[47] 1586 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[24] 1223 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_200/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[4] 2178 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[15] 819 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_arb/gnt_0[1] 1343 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[2] 2170 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/cntGray[1] 1626 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState[1] 1584 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[98] 1867 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_ar_req_a0_3_sx[0] 1250 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/un5_dqs_oe_p0_internal 1784 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_1_3_1[1] 1788 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset_move_count[3] 2007 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un1_set_wfi_waiting_4 1237 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_is_opsrv_cfg_3 1231 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[33] 1706 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[7] 2336 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[3] 1259 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/we 1479 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[4] 1867 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/ignore2 2138 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_awe0_a0 1031 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[83] 1867 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ip5Lv8ulF8hnlK5odgaGbrIi 2216 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[40] 1720 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p1_1_1[1] 1797 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un6_instr_is_lsu_op_retr_RNIPOIB 1258 303
set_location scheduler_0/sched_regs_6_[12] 1440 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgEen3a1qmumF6xu42a3vC1aEctyhqyC4soiEgvou0kbI5tBl6[6] 2024 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[13] 1301 283
set_location scheduler_0/sched_regs_5_[18] 1482 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo[4] 1529 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[37] 1706 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[42] 1622 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[85] 1914 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[130] 1841 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/In9l5v1b7dCjss[3] 1562 232
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_Z[1] 1273 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_0_RNI9II06[31] 1159 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[35] 1946 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IbzIaAI6hzxdjdr5 2123 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n_0_u_2_0 2195 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[53] 1767 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[2] 1183 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[17] 1129 295
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/counter_q[5] 1349 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/utimeh_rd_data[7] 1287 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[9] 1067 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[35] 1575 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_debug.init_wr_dcsr_step_en 1282 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[5] 2084 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzldbCrxEkBDm0quEI1KAmzJ[6] 2267 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[11] 1981 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[8] 1290 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbsbI6oBxyu49iD8[5] 1798 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[42] 1906 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_register.current_lane_3_1.N_58_i_i 1792 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[108] 1952 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state45 2116 375
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNO[0] 490 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[5] 1727 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_10[3] 1258 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IicGGcmCs79qJeuxHryFt9s25H7[5] 2084 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[20] 1375 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[16] 1731 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un16_txdly_oor_5 2146 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[10] 1237 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/un2_iog_oe_p2_internal 1787 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ibisc3lsgjpq5dIacmtpcK6xwcFxE7HFw0baDba 2027 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IbB8wfribeJCnFEBKdK1534vl7 1996 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3C72i3vAjh3c[0] 2224 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[18] 1794 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_debug.haltreq_debug_enter_pending6 1204 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[19] 1738 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[68] 1888 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[29] 1247 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_NE_0_RNIKVDO 1956 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[2] 1726 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_reg_plus1[4] 2064 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[121] 1801 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[30] 1524 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IesxzvhJDv 2240 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IhHg4c187dFDzCDu3yck6gn54Dx 2143 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/InaLxt7u37x9G8a04Grgb1fvou1dx2ymJ8ly5GLubqGwcgi65kExHGjmh 2177 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[19] 1173 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][15] 1315 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[62] 1869 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[33] 1574 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[8] 1134 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[30] 1900 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[24] 1306 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IHaG0tf9I9EpJivLoDuD7GAbv017[0] 2172 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][33] 1362 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[25] 1965 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHhp[9] 1985 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un16_gpr_rd_rs1_completing_ex_1 1199 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[68] 1644 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_pause_cnt[2] 2034 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IHujtF0JxyGhys3kcf5LKD3dhrse[3] 1957 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[124] 1934 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IbLgwwdvm01kddAkjJBtmF0ajzHaxhys0Hbh 1909 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/cntBinary_Z[1] 1608 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1iziEk1wt8t5G7r2p[4] 1758 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/req_addr_mux_3[3] 1343 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[33] 1415 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[56] 1567 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IeJ9yoHE7m87J0g6kE75[0] 1685 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[15] 1617 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][7] 1290 277
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/wrptr_RNO[1] 1572 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[11] 1900 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AVALID 1477 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un3_visual_initlDqsOrStw_2_endw_next_ac0_1 1977 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[8] 1058 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IrEkj4bCqd0dEcxm8orpAgHuob0vi8rt7c 2081 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IwLfh79tkse 2161 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[24] 1205 261
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_1[8] 1262 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[44] 1568 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_d1_RNIJCGC3_0 1235 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/addr_out[0] 1514 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[32] 1611 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[119] 1655 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[58] 1735 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/abstractcs_cmderr[1] 1058 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/next_state_assignments.next_state80_4 1845 342
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_i 491 48
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0] 1963 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex_2_0_tz_0 1282 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[15] 1565 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[19] 1037 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_RNO[0] 1291 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/reset_delta 1982 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IhqioI9qlzj1kwjgr 2141 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[18] 1236 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[9] 1471 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[22] 1401 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibq7Cps2L0sfAr7c[0] 2199 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[53] 1513 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[36] 1899 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr[1] 1290 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[105] 1798 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dm_oe_p1[0] 1807 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_123/ImCr 1853 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_index[2] 2164 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[44] 1737 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[26] 1861 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_5_sqmuxa 1164 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinBu5BGjnaFfraFgJe[2] 2007 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0uLcGEmhxuKdoBxpDGwL[1] 2103 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ib1k6mkxJc4pafwz 1876 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv[3] 2175 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_a2_fast[11] 2201 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_o2_0_0[0] 2020 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_sel_i_o2_RNIJUBO[4] 1179 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[57] 1759 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I0tJqxjug8E1ivh8gw98z[1] 2241 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[1] 2043 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[65] 1478 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[25] 1108 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[8] 1378 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_i_o2_0_RNI982S5[1] 1319 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[18] 2174 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ihf3mrxExcAFEp4Dx[0] 2141 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[37] 1442 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[23] 1470 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[0] 1604 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[31] 1399 300
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO1I[5] 1316 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ii8Lj1jsoyE7hgAhx[0] 2106 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[52] 1401 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/If91apq8ufc5tCefBmyBI4ca4EnGrc[34] 1708 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/fifoRd_0 1589 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[2] 1602 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofg65K3B0I73e[10] 2017 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[84] 1824 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[11] 804 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[45] 1979 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[51] 1538 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3AzJvs2ndD3c[5] 2239 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[43] 1578 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/genblk3.gen_ir_and_Instruction_register_active_high.gen_ir_and_Instruction_register_active_low.shiftDR_ne_0 821 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ig3utDD[3] 2131 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[10] 2047 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[20] 1274 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[56] 1797 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[6] 1483 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_opsrv_core_soft_reset_reg/gen_bit_reset.state_val_RNIE7Q7[0] 1298 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[61] 1621 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[10] 1193 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[10] 1388 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[61] 1814 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_valid12_RNIO10S 1122 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iecupio0F4w6y7wBf62CBCGo0390qIkrkCaoA7wyGxwDp1lhaahmv 2035 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[116] 1923 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[7] 1255 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[71] 1840 307
set_location scheduler_0/sched_regs_3_[29] 1460 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_209/ImCq 1565 232
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[12] 1286 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[1] 2002 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[30] 1897 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel[1] 2033 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[27] 1826 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I60hlsnmHpiG88FtkByal4r18oC3CqhKLib8f9Bl7 2165 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt[6] 1542 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[3] 1839 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib2KbL38524bBxlEaotBK15dws[2] 2127 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un1_cpu_d_req_accepted_1 1286 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[13] 1365 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[42] 1583 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][17] 1416 325
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_mtx_alldone_2_sqmuxa_2_i_a2_0 1409 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db2_3 1848 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][1] 1531 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_34/ImCq 1685 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[21] 1079 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/cntGray[2] 1631 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/N_1187_i 1303 315
set_location scheduler_0/internal_counter[61] 1590 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[16] 1927 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0] 1592 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_last_next_0 1471 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[86] 2002 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iiry48zBKGi4plxbh[6] 2240 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n 2091 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[62] 1689 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[26] 1563 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Iz9plrdbIBowmtsw861vyh87fjeAr8s[0] 1732 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[2] 1976 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_31/ImCr 1682 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[45] 1732 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_n_0_u_2_0 2193 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[16] 1300 271
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_2[2] 1345 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[23] 1936 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_oe_p0[1] 1807 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[20] 1206 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[27] 1975 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv[0] 2073 360
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_lastbit_3 1436 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[17] 1729 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[3] 1587 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IxCyClhqFss[0] 2244 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[30] 1205 295
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_sn_m11 1330 276
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2_0_1_0[0] 1347 267
set_location scheduler_0/sched_regs_5_[23] 1487 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[20] 2222 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_d1 1216 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/If91cbpelJG58wI158G06y7JyKz3lA[1] 2008 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[2] 1678 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[1] 1997 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m31_1 1934 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[4] 823 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/valid_out 1440 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_3_a1_7_N_2L1 1234 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[23] 1358 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[97] 1934 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[57] 1544 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_current[1] 2143 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current_RNI7SMM[1] 2120 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[19] 1032 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47c[5] 2095 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[47] 1772 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IxC4mH0p48s[0] 1941 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ib6y1o04yqHAz0moCm5svKkLpDk60Dxgpb7a[5] 2083 333
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitsel_0_sqmuxa_0 1433 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[31] 1315 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/is_locked 1428 316
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_first 1379 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[23] 1307 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_iv_7_2_tz_tz[0] 1188 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/vcophsel_rotate_0_a2_0 2113 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[6] 2186 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/wait_counter[1] 1875 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[20] 1116 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[20] 1093 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/exu_csr_op_wr_data14 1222 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[19] 1276 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[57] 1885 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[33] 1818 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IwKq1vK8piHh2En5lxq2D[5] 2171 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[35] 1922 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[36] 1573 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[69] 1940 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IdqzHC4q6oK2CkJHLxI7G4p90HIHtuKgq 2107 342
set_location scheduler_0/sched_regs_2_[10] 1441 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[95] 1845 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[16] 1795 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I3qasqnDbv8outKJxG2u82ezxmd1zne[6] 2204 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IxiD6aD9p9iHIoqtKFh3c[0] 1915 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0_2[13] 1063 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[21] 1969 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[71] 1836 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Iqq7Kxe0GG7EBEfxqCubL6su[0] 1677 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_o2_0[0] 2023 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[2] 1861 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[47] 1459 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[11] 2162 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_rdCtrl_inst/RdCtrl.empty_3 1639 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[47] 1597 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[0] 2027 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[141] 1886 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbcCj0n9h1rFfhGCAvahdri6keKgt 2045 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/len_offset_pre_RNO[0] 1452 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[123] 1803 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[13] 2177 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[1] 2158 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[88] 1834 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I436b7Fh1kKgr12xthJxL8vEIklc4wr 1669 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/alloc_ld_req_buff_addr_misalign_iv 1262 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[4] 2192 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[21] 1150 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt[0] 1906 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[3] 2034 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_refclk[3] 2152 373
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_inferred_clock_RNIVJK7 1163 162
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/cntGray[0] 1610 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current_ns_o2[9] 2052 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps180_2_lt_low180 2184 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[29] 1343 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[3] 1857 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[2] 1998 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IdLEkjxjgIfrodth2mKs0q8lg6Agj7ow4463cAtE7qjbfit3uCfj6aF7Exnl4HbgjJJLzzBzEzh1A4n9G5bgC00Dl7hCnfgCusAvAshqbI0Fqqhj01eoClAE15AA5y2nFrD025Heiodafqa7qlykfCych8H6Dba 2060 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[24] 1333 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][1] 1429 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[58] 1658 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[26] 1424 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Id8iw6lJBzlLh9DFn3FaCu4xc7Gtya8hBqmwnBJ5cnj 2166 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[114] 1832 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][23] 1307 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m0s2 1283 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[23] 1152 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_empty14_a_v[0] 1547 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 1563 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[69] 1877 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[4] 1926 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][23] 1297 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[31] 1352 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_next_state_0_sqmuxa_3 1072 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[15] 1958 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Iddgr8l1i3hBxnmBE4KwfIn[0] 1933 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_6[3] 1222 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel[0] 2037 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[18] 1366 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[11] 2344 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][26] 1347 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[17] 1913 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If4H9hFE5rdtiCmu1ypFco04b6jf7h 1646 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[74] 1792 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[40] 1753 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[17] 1358 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHnfgvgI4J03ccG5DCxkkE0Dqi75 1763 303
set_location scheduler_0/sched_regs_6_[26] 1454 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[45] 1893 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclth1lcue9uAAm7ioHoBLJkFC49CBA96HvedqIwFDz77b[1] 1672 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcDFwd0JxezE5foHjHp9tn0rKcsKi8bsm 2105 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_113/ImCr 1825 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6dkkDGKvpa9H71brpnHCklf1h8[3] 1678 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[46] 1557 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_114/ImCq 1844 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[27] 1411 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[25] 2101 304
set_location reset_syn_0_0/reset_syn_0_0/dff_15 1157 265
set_location scheduler_0/sched_regs_6_[28] 1456 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7c[37] 1690 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_out[0] 2143 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[90] 1680 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IwKq1vK8piHh2En5lxq2D[1] 2131 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[2] 1125 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7b7fLaw2jmvGll1L5nl6zGG17 2065 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/In91EcEud5EA4GAaxAa9By75 2067 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/we_i_0 1486 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[41] 1605 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un174_shifter_result_1.CO4 1080 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xr71kHkHrjAf4FrBJECq[0] 2064 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_72/ImCq 1812 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[3] 2186 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_valid 1435 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/ICdgalmI[3] 1988 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I3qasqnDbv8outKJxG2u82ezxmd1zne[4] 2155 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[0] 1943 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[5] 819 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[69] 1917 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ik1sxxgxm7Jsm8bm0dxf7v841wk98zbf6up17 2024 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[3] 1366 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[72] 1862 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dqs_pause_next_1_sqmuxa_i_a3 1982 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/gen_m4_0 1256 294
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_10_iv[1] 1450 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[21] 1941 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzrL[5] 1990 325
set_location scheduler_0/sched_regs_5_[12] 1476 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[85] 1915 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IbsbI6oBxyu49iD8[6] 1842 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[54] 1525 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/data_out[2] 1284 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[21] 1302 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/dcsr_rd_data[6] 1258 273
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_5_1[0] 1389 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13925[0] 2099 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[25] 1221 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IvJfJo7Kxx3[4] 2116 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzldbCrxEkBDm0quEI1KAmzJ[0] 2257 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_cnt[0] 1477 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[27] 1412 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_4[8] 1055 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Iqdwhaku7f9FCr0ldgeivv7e[0] 1695 321
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[5].BUFD_BLK 489 54
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[20] 1305 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[30] 796 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[45] 1970 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_1[17] 1355 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I0uLd5eibs4xrxo2zywIp[2] 2173 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbyH6jCqt2dwu 1693 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/move_safe_counter_RNIB92K[0] 2017 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[1] 1175 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_RNI8M1F[2] 1982 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[2] 2006 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat15 1481 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][35] 1405 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IwqBuAIe4ACB5hvxlekfqiBBE91e0AipLFBiHrKvDd4pkhbIww0iH7[4] 1687 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][3] 1212 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[4] 1147 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[9] 1902 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[36] 1030 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[31] 1834 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[16] 1281 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[11] 1178 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[0] 1123 304
set_location scheduler_0/sched_regs_6_[27] 1455 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IoDJGseLCfi1xLxucHkx7v17 2034 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[13] 2050 367
set_location scheduler_0/sched_regs_3_[3] 1434 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[87] 1832 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[2] 1678 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[15] 1510 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][9] 1360 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[5] 2148 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[119] 1589 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[89] 1870 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[26] 1254 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I436b7IF80xkwhG6mumj5ikL17F6mgr[137] 1808 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAdKvxmoogncLyaGcf[5] 2007 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ieo15lxKugwal75lxIsj[0] 2101 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[3] 1668 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retrc 1226 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid37_0 1281 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[22] 1382 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNISQ27I 1260 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrkj2jddoyhBJp0jskogwyibz7Kb5[7] 2265 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[123] 1626 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[29] 1604 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[37] 1496 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeuJ3buLxLtngLx9j8sm[14] 1970 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_o2_0_3_0 1259 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_5_2[3] 1054 300
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_ssel_pos 1392 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[19] 1847 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[25] 1307 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[4] 1936 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[41] 1978 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_instruction_17_0_m2 1330 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[5] 2024 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[0] 1803 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_mode_exit_RNIFFJ9Q 1180 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IhIg6Ks2xqq4y3ocu 1879 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0_0_0[12] 1103 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/un3_fence_i_hold 1236 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[91] 1788 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IofacnKxvkIecs[0] 1685 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[43] 1711 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jqk62dBJ70wdkAg9wq[2] 1735 297
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitcnt_c2 1437 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[40] 1991 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[1] 2192 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[9] 1542 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][29] 1402 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[25] 1135 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[18] 1032 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_next_state_1_0_a3 1180 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[111] 2333 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[25] 1704 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[52] 1566 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[22] 1394 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[10] 2005 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg_proc.out_reg_7_s_7_RNO 1906 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[3] 2074 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[19] 1831 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_2.delta_delay_2_7[5] 1843 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[16] 1370 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[68] 1886 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[78] 1794 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[29] 1230 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IemxFmtJg8rbx4cj8a2D[2] 2187 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[4] 1988 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[93] 1611 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[89] 1625 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_17/ImCr 1719 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_1_7[1] 1774 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[24] 1412 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[24] 1471 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Id8iwwwImm5doo2Kj4Af2gftBgJGk3sE7q4koILCiCt[2] 2213 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[119] 2167 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[10] 1371 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_0 2002 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[17] 1201 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[28] 1667 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st[3] 1361 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_5[0] 1293 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ip3Kb2tkqG0ykjg5J8rcGAGi0z6cGaCchr1lhyr3ahbg2EEDk08pwK19tl4ofv0C5rC58uIDpuKgq 2077 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[24] 1208 258
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3_RNI172J 1327 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_is_lsu_ldstr_reg_ex_RNIVQIURN 1211 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[7] 1494 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[60] 1597 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IqdwgKraDAnBo45us8el1zsz[7] 2165 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[0] 1862 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_RNIBP1F[5] 1981 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[2] 1453 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_0[22] 802 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[37] 1824 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][11] 1445 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_1_7[0] 1815 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[14] 1174 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_req_valid_6 1246 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[5] 2014 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[46] 1513 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[31] 1716 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/II3ttGccaqAjsg0ogw[1] 2255 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IqdwhuzntgDkApjprquitD3j[2] 2168 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[25] 1387 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_access[0] 1085 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_1_1 1163 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/Ic4KbuL4iEzIA 1624 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[18] 1763 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[2] 2040 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[61] 1542 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un3_access_reg_valid_0 1110 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneDD8kGcaxtIkDlz2hz2EiGogr[43] 1713 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiFd3okagy5uImmccywcsbClC2k3D6wJHxIsj 1993 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_o2[20] 2170 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ib1n3A0ryf10xJch[1] 2094 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rd_dqs_load_next_2_0 1978 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[16] 1715 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][29] 1436 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[50] 1774 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[28] 1246 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_state_ns_0[3] 1173 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip5znvIHDnugF6bmz2h9jg8z[8] 2080 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I436b7IF80xkwhG6mumj5ikL17F6mgr[142] 1812 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[3] 1941 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[2] 2190 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xr71kHkHrjAf4FqF7LHB[0] 2032 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_p_2_u_1_0 2202 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[19] 1214 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[57] 1916 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[8] 1691 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_a3_c 1238 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[29] 1228 261
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[4] 2148 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[7] 2150 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_shifted_Z[2] 1531 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[76] 1775 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_0_a1_4_0 1228 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[103] 1631 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[55] 1739 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[53] 1677 345
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[12].BUFD_BLK 508 87
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[34] 1369 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[32] 1091 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[3] 1692 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m3FJ3sh8H6Dbf[2] 2134 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[65] 1763 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[7] 1053 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[9] 1202 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[60] 1903 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns[16] 2190 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[11] 1903 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[19] 1449 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNIQQQH[6] 2193 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_txdly_2_lt_low_txdly_cnt_next 2191 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[106] 1812 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[16] 1655 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[20] 1376 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[89] 1631 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IxC4mH0p48s[2] 1943 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IE0eAucf[6] 2066 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[12] 1165 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[28] 1627 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[13] 1890 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[32] 1410 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[2] 1237 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[60] 1811 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db2_4 1849 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[28] 1526 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[94] 1796 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[32] 1728 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[1] 2191 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[42] 1566 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[99] 1936 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_4.delta_delay_4_7[6] 1881 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[70] 1695 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_addr[9] 1329 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_to_boundary_shifted_5[1] 1526 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dfi_rdlvl_resp_next_1 1934 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[5] 2298 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un7_trap_val 1282 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_apb_mstr_0_a2 1265 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo5zbL[2] 2095 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[123] 1835 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[6] 1955 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmhoF8EE6Fgr[4] 1714 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/reset_cycle_count[2] 2197 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqu3qIGHHDJkKcg3a116wErIBp1xbe[0] 2115 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.dqsw_flag_reg5 2018 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[53] 1922 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ifv6u5Es4Jfckr6E3bdd3as8evlxbb 2101 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[22] 1582 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i[0] 802 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[24] 1410 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBHcCAuxEd9iw40pbwqlgw1tKxxA[4] 1645 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ii8Lj1joKd0e1sb29[2] 1687 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[7] 1920 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps180_3_eq_low180 2175 355
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[2] 1376 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val[0] 1171 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[15] 1041 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw_delay_line_move_2_RNI35IK 2122 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[2] 1138 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[11] 1952 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHbL[10] 1988 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_4[0] 1291 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IcA1oEtLbCh3j 1668 337
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_2 455 6
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[61] 1897 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[34] 1718 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[9] 1933 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[79] 1872 294
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/un1_data_out_dx_31_1 1369 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_uar_err_ff 1201 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGI5[3] 1963 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1I6k17[3] 2122 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinBu5BGjnaFfraFgJe[4] 2009 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_autoincrement_ff_3 1195 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[18] 1380 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[16] 1244 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[29] 1957 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IrscElofjgDa45y14aE2doohKF3HaugBl8[4] 1721 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[12] 2169 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/rdptr[0] 1913 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/Ify9w7AAktk59sbhfulDypI8ocmBr4b5vGEHE1ci[3] 2205 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[26] 1171 261
set_location scheduler_0/writepointer_RNO[0] 1418 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[49] 1667 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk1.reset_sync_reg[0] 1016 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un1_excpt_i_access_fault 1281 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IeIplqtDpzr4r2ogacdaD1s2ssJFbc 1663 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[73] 1793 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IE0eAucf[4] 2048 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[86] 1842 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNI6TVL4 1159 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHm5[14] 1921 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[60] 1574 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[21] 1150 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[58] 1897 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_3_a1_7_2_1_1 1217 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ioffx5gDCn54gu[0] 2147 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[6] 1874 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][19] 1552 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Id5fvAsIE9JyCu0hrtiuCistlA7k7ggdEHnoHvFHxbb 1691 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[58] 1758 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_debug.step_debug_enter_pending6 1238 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[3].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0] 1251 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[38] 1850 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/un2_rd_src_top_axbxc1 1476 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3462_0_a2_2 1336 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[91] 1873 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbcrcrLLpijCkwC0qzEjp6oHndiCx 2053 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full_RNO 1622 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNIL41K[9] 1262 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_reg_plus1[3] 2179 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[8] 1904 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[28] 1634 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_tdata1_2.trigger_match[0] 1300 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[25] 1967 342
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_cZ[0] 1382 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[32] 1757 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[59] 1387 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[52] 1817 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_3 1257 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_RNO[2] 2064 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[15] 1191 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[20] 1180 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[7] 1754 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[23] 1362 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3C72i3v9KLCL 2209 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[79] 1799 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2_5_RNI1IIM1 1212 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n_0_u_2_0 2107 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[25] 1177 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[16] 1375 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[144] 1949 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1iziEk1wt8t5G7r2p[5] 1752 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[56] 1570 298
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_RNO[4] 509 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Iqdwhaku7f9FCr0ldgeivvwq[0] 1895 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][31] 1550 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_14_0[2] 1262 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[21] 2056 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_0_a2_1[4] 1182 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[8] 1922 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[37] 1618 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[20] 1841 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_29/InLd391J29hr7c[8] 1688 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_1_0 1150 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[126] 1886 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[39] 1572 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_no_burst_cnt_r0_next_0_sqmuxa_0 2116 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[96] 1701 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[12] 1909 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[1] 1256 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[26] 1033 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[91] 1652 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[30] 1683 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un15_buff_resp_head_compressed_0 1334 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_clk_pause_cnt_next_v[0] 2107 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[10] 2147 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmireset_RNIKTFL 811 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/aligned_wrap_NE_1 1526 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IbE507FyAthdnADm5DE41qL8bI9eFAmp6Dba 2135 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[2] 1191 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNICAJ82[10] 1370 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[1] 2156 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_byte_en_int[0] 1276 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sCF8zIk[13] 1952 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[39] 1638 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_cnt_lm_0_fast[0] 2145 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjtiCr[143] 1799 330
set_location DDR3_0_0/CCC_0/clkint_4/U0_RGB1 1741 368
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[124] 1754 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dly.dly_cnt_3_RNO[3] 2085 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IcJqK4uyxxKJcws1GfJwFLsDr8zL7tjsz 1606 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IzxcpeAB2Jc[2] 2178 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[10] 2041 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[2] 2087 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[7] 2079 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_int_4_sqmuxa_x 1187 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][9] 1334 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[8] 1652 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[92] 1830 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[1] 2013 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[1] 1104 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_0[26] 1355 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt[7] 2083 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[25] 1554 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dq_dqs_block_fifo_reg[0] 1944 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[7] 2063 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[21] 1562 339
set_location reset_syn_1_0/reset_syn_1_0/dff_11 1701 244
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[117] 1710 355
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_i_RNI8A7D1 482 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ifydx226kJICbng1Fd479sxzhgB3sb 2148 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[2] 2011 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[19] 1379 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IDIpKfdc0kBFvbsch8[1] 1664 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[20] 1752 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[69] 1765 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[62] 1557 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IxCyClhqFss[5] 2261 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[136] 1897 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[57] 1770 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_47_u[24] 1042 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[18] 1814 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[33] 1775 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb91CxlBDrucs[1] 1636 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[1] 1976 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[82] 1634 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[12] 1175 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[3] 1950 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_124/ImCq 1855 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[62] 1401 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[2] 2073 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[3] 1054 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw85mEgBksFAagJb9tkxA[11] 2050 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IekuGGsKcklfrdsgf016 2203 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmstatus_allany_havereset10 1073 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iqa8AbB8uKodGdLrd8Ag8eFCGkF2y1xIrb 2131 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_21_u[31] 1020 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[65] 1942 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnuq8hw6rcax8[6] 1771 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_10[15] 1347 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[55] 1690 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[5] 1934 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[40] 1830 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[53] 1538 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[64] 1941 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ie9yaft5mwK7EHhfI5H6 2120 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[10] 1849 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[49] 1575 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbHhvn28agvx9rJlkj5EfIoF6t2clkhA99CdCAGcnyyyCq 1671 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_5.delta_delay_5_7[5] 2024 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[31] 1128 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[10] 1927 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[59] 1569 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_APB_IOG_CONTROLLER_current[0] 2003 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[24] 1215 261
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[4] 1339 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][16] 1438 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ik1sxxgxm7Jsm8bm21f7daqDIvFp0hGnf0ogr 2086 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[57] 1770 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[98] 1895 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 1420 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[27] 1721 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbeKnelgEcyiDwABbcaaDICpA0HhF 2184 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/rd_src_shift_pre_1[3] 1493 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][13] 1425 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[36] 1898 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iiry48zBKGi4plxbh[3] 2050 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[56] 1609 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[63] 1604 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[8] 2141 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[2] 1973 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[73] 1657 355
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[3] 1352 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0[8] 1054 303
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_1_1[4] 1352 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[62] 1553 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[8] 1693 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNO[2] 1422 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_a2[4] 817 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq9ekhn9GCuDm77rg991L7mbprt0ql7[1] 1897 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_0_o2_1[1] 1224 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_middle[7] 2158 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_0[2] 2183 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[37] 1739 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[1] 1973 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqs_2_stw_next_fast[3] 1990 339
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/endofshift_2_0_a2 496 54
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ic4KbuIfG9BII[1] 1662 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_resp_valid_rd_1_sx 1279 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busyerror_ff_3_f1_RNO 1064 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_0_a1_4_RNO 1215 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I3qasqnDbv8outKJxG2u82ezxmd1zne[12] 2169 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[55] 1548 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhLGlss06p8voaDx9[6] 2151 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_38[9] 1078 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[24] 1410 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p1_reg_2[0] 1772 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[36] 1727 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_72/ImCr 1820 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_tick_18 1304 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[59] 1663 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[51] 1768 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_u[8] 2189 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7f[3] 2150 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[24] 1308 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[30] 1507 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jqk62dBJ70wdkAg9wq[0] 1734 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I436gcFugi8tLka8JAodArDm3GD9jxx 2010 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[8] 806 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[12] 1801 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_empty_0_a2_RNIPJMH5 1304 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNIAR2L2 1267 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[5] 1170 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[2] 1334 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt_3_o2_0[1] 1904 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un4_bcu_op_completing_ex_d_xx_0_RNI1RSGS3 1241 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[34] 1946 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[83] 1872 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align[0] 1281 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/buff_rd_ptr_0[0] 1285 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ips846ukL5pxByeiABCJm63b 2162 330
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UDRCAP 432 3
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ie66rCG9frJd14BKK4LmczlD3yIb2p 2211 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdtokFe1yrkwiiq5F4zrgG7jmJkakg9wr[35] 1703 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[3] 1620 286
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_p_0_u_1_0 2210 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gKt2sELKAdJtAAKgr 2021 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/toggle_core_soft_reset 1298 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[4] 1172 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/stall_retr 1242 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dfi_rdlvl_resp 1992 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[37] 1578 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 1404 336
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/CLK_DIV[0] 1386 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbjqzcyjncxiEAAiaviu1hx4Icoafq4a4pGovl6[2] 1677 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[51] 1781 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u_2[16] 1030 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[36] 1574 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_1[0] 2178 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[37] 1819 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Ib1w9tivlpB643I2eIf5Jgf1mK 1957 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[20] 2137 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiAKAalyFs67aJHAkx3y6b91Bv3kB094EgfgL[8] 1997 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IEy8s2D1[1] 2207 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[12] 1296 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ipe0vp4ainGAetm7q5BiEB6wn5HHgj82ra[4] 1763 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DELAY_LINE_SEL_RD[0] 1974 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rd_dqs_load_next 1926 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gt_pause_next_0_a3 2034 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[4] 1288 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[67] 1851 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IeKz47q1nft6oC667wnuq8hw6rcax8[1] 1798 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[29] 1401 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_1_3[0] 1789 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[31] 1762 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[85] 1757 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[28] 1413 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[5] 2189 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[3] 1331 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjzhBI10fa4p4fp4jDwf86DeFbi 2079 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/exu_op_abort_ex_0_o2 1240 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_51/ImCq 1757 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[76] 1680 325
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2[0] 1354 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[85] 1854 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n_2_u_1_0 2192 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/cmderr_cmb_0_sqmuxa_2 1075 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rtqd78lwKqj0dhbsEg4n4c4ycb 2044 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If7eJe9uLhtEHG7jfDfLgCLwFfqFne[2] 1632 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[18] 1954 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/SYS_RESET_OUT_N 1696 259
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_5[8] 1102 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[114] 1816 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[26] 1879 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_1_RNI20V6A[0] 1232 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[38] 1951 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[16] 1958 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/un2_noise_detect_flag 2114 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[11] 1124 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[50] 1775 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ilzvuudjdiothj3K2k2dDFgtmaoGfrvrncEJ094fqBhklr0[1] 1640 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[5] 1347 282
set_location scheduler_0/internal_counter[39] 1568 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[142] 1893 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un4_dmi_req_abst_data0 1078 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[6] 1525 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out_7_1[0] 2059 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_3.delta_delay_3_7[5] 1907 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/cntBinary[1] 1613 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[49] 1617 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_capture_reg4 1213 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcGvb2sssjLb5nBz3Jm0Jhv[1] 2159 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhLGlss06p8voaDx9[2] 2149 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[6] 1919 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[17] 1358 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw270_delay_line_move_1 2117 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[23] 1731 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[4] 1172 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[12] 2168 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[117] 2335 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[1] 2147 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[36] 1717 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[28] 1737 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[22] 1693 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_0[0] 1195 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO 1620 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[75] 1773 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[24] 1226 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq9ekhn9GCuDm77rg991L7cbFq9Jowr[0] 1900 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un6_master_beat_cnt_to_boundary_shifted_1_CO1 1527 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[11] 1138 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[25] 1106 301
set_location reset_syn_0_0/reset_syn_0_0/dff_14 1156 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[27] 1356 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[120] 1792 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DLAI9glrFCuosj44vl7[3] 2099 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[12] 1884 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[2] 1040 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[26] 1688 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[8] 1664 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGDp[1] 1968 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_o2[10] 2129 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[6] 2083 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Io288no6IjIfhA[1] 1642 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][28] 1428 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[23] 1200 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m9 1955 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/data_0_reg_5s2_0_0 1100 309
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_2 454 3
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[67] 1852 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[11] 1906 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Iiry480Eg9FjskoD2[3] 2148 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[55] 1822 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IeLLu28nK9GCEv9Bzfxu 2014 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[11] 1734 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_3.delta_delay_3_7[6] 1895 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[29] 1364 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_0_sqmuxa_i_0_i 2144 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_180_delay[3] 2071 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[33] 1786 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state82_NE_2 2020 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[118] 1647 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto18_0 1307 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbLgwxvdJcylwH2td6ct0umlFwD60nzf4v7g 1649 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p0_1_6[1] 1793 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mepc_sw_wr_sel_3 1174 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0uLcGEmhxuKdoBxpDGwL[1] 2094 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iewlp1fax8[7] 2143 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[1].write_callibration_offset_RNO[5] 1841 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[56] 1906 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/tap_count[6] 1974 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[37] 1425 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[21] 1297 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[117] 1911 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[0] 1192 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[16] 1381 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_dbgpipe 1148 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_u_i_1[18] 2133 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_138/MSC_i_139/ImCq 2169 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busyerror_0_sqmuxa_0_a2_1_a2 1102 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I2pislhLhJigujgoEukFxpjm2El54gq[7] 2153 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[4] 1086 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1s2_0_a2 1220 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[13] 1738 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/shiftDMI_0_sqmuxa_1 1023 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IdIeLo7LHC[2] 2167 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[53] 1641 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[116] 2165 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ICqwA59uED8zLo54D2[1] 1981 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_RNO[31] 1180 321
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i_1 1434 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR24 839 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/I0yi97E2txCvwjxkHfznFGzstpvaD8m[7] 1615 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzw46Id5sd8bt8nGxx 1679 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[1] 1089 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk2[0].zero_strb_data_reg_8 1519 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_97/ImCq 1781 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[11] 1162 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[17] 1888 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbsbI6oBxyu49iD8[10] 1692 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_o3[16] 2023 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_0_a3[1] 2131 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[8] 1125 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[1] 1198 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[13] 1361 322
set_location scheduler_0/internal_counter[2] 1531 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IGhztItb3r3hbtDbsobumyoc4ycb 2076 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[84] 1922 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[26] 1990 309
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/txfifo_datadelay[0] 1442 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_filled 2053 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[8] 1181 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[23] 2072 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[2] 1334 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[27] 1304 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[3] 809 294
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw_45[5] 1393 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[12] 1131 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][22] 1549 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[26] 1294 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[23] 2034 358
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[19].BUFD_BLK 754 165
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw_select 2037 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr[0] 1919 364
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNI96LJ[2] 1331 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IrscElofjgDa45y14aE2dvqeymieFJFflC[0] 1735 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[36] 1952 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[24] 1399 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[27] 1079 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_load_RNO 2048 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[23] 1655 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/to_wrap_boundary_out[4] 1482 325
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_4[1] 1387 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[0] 1108 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[34] 1515 325
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count[2] 512 55
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[4] 2039 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[0].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0] 1216 262
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[20] 1567 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[89] 1866 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[31] 1664 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[126] 1891 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/InpCi8uCFrzcfAkFE5I3ak16[6] 2228 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[76] 1663 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[0] 1949 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s1[1] 1619 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[46] 1595 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[22] 1125 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[18] 1877 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[5] 1734 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[4] 1897 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2[2] 1180 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[26] 1883 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[54] 1598 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[16] 1220 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IsgHFHis7HDCl2yFKcDlu97c0Ii76a25H7[3] 1666 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IdLEkjxjgIfrodth2mKs0q8lg6Agj7ow4463cAtE7qjbfit3uCfj6aF7Exnl4HbgjJJLzzBzEzh1A4n9G5bgC00Dl7hCnfgCusAvAshqbI0Fqqhj01eoClAE15AA5y2nFrD025Heiodafqa7qlykjgpssm2nmra 2062 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[65] 1850 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_rdCtrl_inst/ptrsEq_rdZone_NE 1557 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IesDFgJtjtA820bzpb7a 2147 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[3] 1990 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[18] 1147 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[9] 1319 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[132] 1884 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[56] 1907 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_84_i 1993 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibq7Cps2L0sfAr7c[1] 2200 321
set_location scheduler_0/writepointer_RNO[1] 1454 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_1 1998 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ib9A89CDtmu7CChvEKjik547LDKmDE1FHvgL[2] 1907 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[30] 1039 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0]2 1289 288
set_location reset_syn_1_0/reset_syn_1_0/dff_0 1684 244
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib903dD1LowgC5ECHa6lpbjabb 2150 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1ltmxi4csCjgJe[2] 2056 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBFEfJFzn4AIpucLmndFjyo1I62I[5] 1714 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dm_oe_p3[0] 1804 376
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/active_1 1414 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[7] 1663 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[43] 1721 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[29] 1429 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][11] 1365 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[9] 1821 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[2] 1207 274
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntBinary_RNO[1] 1560 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[12] 1338 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[53] 1934 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[1] 1805 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[40] 1860 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Id8iwy43smdCzHxeipzrh1yDfi1Bs0Cyt8Dt9II548z[2] 2163 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_branch_cond_exce[0] 1265 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[70] 1766 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/zero_hold_reg_data_i_RNISL7N[0] 1519 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[33] 1042 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/un1_addr_12 1342 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[84] 1656 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I11rLH59ArbHHF9zK1xnj[2] 2222 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[4] 1776 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[11] 1910 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[95] 1848 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[10] 1453 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ib5kuiaHr3sIlx8o 1926 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[22] 1191 271
set_location scheduler_0/internal_counter[6] 1535 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ibfb197Gv5129fxmIJjqI8psqp6orAAfAEHEt7c 2139 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[13] 1029 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[63] 1822 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[6] 1966 367
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/clock_rx_q1 1390 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[18] 1018 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[82] 1799 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[10] 1193 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[35] 1406 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[10] 1345 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[23] 1556 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[9] 1660 361
set_location scheduler_0/sched_regs_3_[19] 1450 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_addr[1] 1318 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un1_pkt_cnt_1.CO1 1550 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[54] 1529 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[2] 1613 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[49] 1930 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjxzIwsCi8BukFdm4uagDyoI9l54GaAouAr7a 2149 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[8] 1296 295
set_location scheduler_0/un1_triger_reg123_10_rs_RNIOAUG 1582 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/cntBinary_RNO[0] 1617 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[10] 1168 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[25] 1220 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[4] 1614 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IyFfB1qLbIA 1669 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][10] 1420 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[48] 1926 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[63] 1509 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iewlp1fax8[2] 2245 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[2] 1625 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4JrL[2] 2109 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abstractcs_busy_cmb_1_iv_0 1079 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[64] 1887 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][39] 1449 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m49 1962 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ifmx5lHsCG55InbIDg305vvm4shKgu 2100 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_o2_1 1313 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbI6wJdm89m90Drqx7fcaj3by5kd3lp6Fbbf 2150 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data[0][2] 1313 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][27] 1230 289
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/cntBinary_Z[1] 1620 316
set_location CFG0_GND_INST 1545 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270[6] 2134 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[27] 1356 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex[0] 1211 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_m4_i_a3_0 1270 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qm5[0] 2104 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iecupio0F4w6y7wBf62CBCGo0390qIkk5vEjmAE2AylpI185G0lCL 2043 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_o2_1_RNISKK01 1316 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IioGd0nGAdi3LH09e1DK0mF9Ecb 2137 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[7] 1782 360
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/counter_d_0_sqmuxa 1365 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[3] 1937 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[15] 1110 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[35] 1895 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[4] 1419 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I3qasqnDbv8outKJxG2u82ezxmd1zne[1] 2191 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNITVRE4 1151 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[5] 1730 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[93] 1822 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_2.delta_delay_2_7[1] 1842 369
set_location scheduler_0/sched_regs_5_[13] 1477 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[3] 1104 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[108] 1754 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[21] 1357 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[23] 1395 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_RNO[0] 2178 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[20] 1214 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[26] 1930 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/un2_noise_detect_flag 2034 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/data_r[0] 1045 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270[2] 2048 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[20] 1579 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[20] 2137 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w_0_a3_0_a3[4] 1035 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjqDba[133] 1788 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[11] 1448 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[59] 1569 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_2_1[18] 1174 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[53] 1782 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m28_0_0 1312 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[44] 1495 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p0_1_7[1] 1764 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[15] 1395 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_5[1] 1259 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[38] 1903 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I1fEsLx5Lkpq1L7spE0se 1675 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[23] 1407 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_loop_cnt_next[1] 2131 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAdKvxmoogncLyaGcf[11] 2005 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[62] 1557 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[37] 1436 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[30] 1127 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[10] 2238 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[25] 1906 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/req_addr_mux_3[7] 1337 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/cntBinary[1] 1628 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[10] 1689 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[1] 1979 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IGgdqpf5o3g53p6u08uC8HzuJkxa 2226 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[7] 1940 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_resp_ready_int_0_sqmuxa_1_i_0_o3 1163 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un80_i_o2_RNII6SL 2104 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[29] 1364 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db3_4 1856 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_1[1] 1213 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[1] 1198 273
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo_0_sqmuxa_i_o2_i_a2 489 51
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[12] 1910 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[25] 1360 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[5] 1928 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[3] 1243 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv[2] 2072 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_3_3_1 1067 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB017[12] 2178 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[14] 1806 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[10] 1201 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_fence_i_ex 1194 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[6] 1963 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ie1wCpzfpvK2i1AGBcx82d9HhlC5rJimwzGKHLGxJawlnJpHdcKekA2sAfbsags 2103 330
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[13].BUFD_BLK 514 87
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1[12] 1067 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IirmgHqul162t2eh6[1] 1874 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[44] 1888 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[46] 1858 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[28] 1162 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHm5[5] 1927 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[14] 1580 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[21] 1631 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_206/Iedx5uDpHA 1791 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out_7[1] 2062 366
set_location scheduler_0/sched_regs_6_[23] 1451 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[50] 1779 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_93/Ic3D672q6B2rd[2] 1782 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[81] 1614 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IxC8cfe2fD8[0] 2196 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[54] 1525 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_state_ns_cZ[5] 1084 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[58] 1754 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[66] 1997 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntGray_0_sqmuxa_0_a2 1626 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/If4H8Ijkgzm42yxxlhsviJi1aug97c 2109 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[21] 1305 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/cntBinary_9[1] 1640 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmhoF8EE6Fgr[2] 1707 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[8] 1506 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_reg.mask_wrap_addr_reg_2_5 1510 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ib9A89CDtmu7CChvEKjiknH5pLd0pLd8ai75[3] 1905 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[3] 1210 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt[2] 2106 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_1_3[1] 1799 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[46] 1595 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[37] 1586 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[83] 1601 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbjqzcyjncxiEAAiaviu1hx4Icoafq4a4pGovl6[1] 1675 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IE0eAucf[2] 2069 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ii8Lj1jsoyE7hgAhx[1] 2121 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[11] 1560 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqDAqy9ve6mJ6jFe99Ff6r1Cwqgu3[1] 2146 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/ICuDGHct[3] 2156 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IrscElxpna5vo0jdgwpivvx2Cf4ooKDpJc 2080 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_rd_byte_en_1[1] 1295 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[3] 1682 334
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_4 453 3
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[9] 1183 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][10] 1358 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[13] 1779 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un2_cpu_d_resp_type[6] 1268 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[38] 1861 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[15] 1416 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[114] 1873 337
set_location scheduler_0/sched_regs_6_[16] 1444 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[15] 1172 267
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[45] 1574 310
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_4[3] 1396 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[108] 1775 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[31] 1412 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IgfDxx90xBK1HGbK7pf7z9ulJmqgtlhKIl4u6LC1xjc8uyhpHB 1686 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[17] 1054 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[3] 1638 361
set_location scheduler_0/sched_regs_6_[18] 1446 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[43] 1580 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[23] 1570 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[24] 2106 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6[7] 1123 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un11_wr_data_ac0_5 1510 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IGgdqoa2arv6i7HlKhighy9Kw4Dg[2] 2167 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[126] 1892 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[27] 2117 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[23] 1632 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[42] 1678 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/havereset_skip_pwrup_4_u 1070 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/ImL8HE05Bus48s[2] 1560 229
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[27] 1066 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rd_dqs_move_next_0_tz 1946 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_nearly_full_RNO_0 1490 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[3] 2294 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/un1_addr_12_10_tz 1333 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[73] 1791 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[97] 1687 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dqs_pause 1953 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IqwqvabI2e14td0swfJw5L6BgvqI9mdkm9 2015 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[47] 1572 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][2] 1530 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/next_buff_valid[0] 1292 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[4] 1439 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneDD8kGcaxtIkDlz2hz2EiGogq[40] 1717 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ik1sy7wlgweyaizgoABArIuc5loy6xL3IdBl7 1667 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/IunsBG033jGDxGaJBnjmFzG3fkqvdzp6JgpCH09vexfFFA2iw3dgIp[123] 2192 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Inqi3AsLBnAayBhidDexyyCz 1719 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_rd_byte_en_1[0] 1294 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_expipe_resp_rd_data_1[14] 1151 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_data_valid_ex_s 1230 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[5] 1259 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[72] 1919 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[66] 1996 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[107] 1807 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[5] 1209 259
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[15] 1714 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[24] 1221 261
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[22] 1177 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[7] 1978 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[55] 1510 334
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTl0Il[0] 1320 268
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[16] 1489 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[10] 1919 301
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1_1 1347 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkg0hlAa4e2zKvpzbf[0] 2052 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3462_0_a2_3 1342 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibp4HvrIGaIJe0maLuDpnBDFJo8ClnnJ94fznfFljtB3ErH7t 1736 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2_7_RNI2A8R1 1233 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iolrm3jog91zsf[2] 2184 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/next_buff_valid[0] 1288 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw[3] 2147 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[26] 1173 261
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[72] 1863 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[45] 1594 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[40] 1798 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo_15_0_iv_0_44 1509 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[118] 2278 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[23] 1838 315
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_2[5] 1399 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_r1[2] 2061 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/II3ttGccaqAjsg0ogw[5] 2086 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_tcm0 1258 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_tick_28 1295 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[32] 1701 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Inqi3AsLBnBisjohgeLrwgb0[0] 1722 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IHujtF0JwgrooakF3aB1c8B3E1cl[0] 1675 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un4_bcu_op_completing_ex_d_xx_0_RNI6R2LS3 1236 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IEyE6Dsn[2] 2169 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[16] 1925 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcA1oIhdiI73e[2] 1737 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib1lnojEkrb3esnc[3] 1763 298
set_location scheduler_0/sched_regs_6_[17] 1445 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[30] 1198 288
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/rd_pointer_q_3[4] 1365 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps180_1_eq_low180_next 2055 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][30] 1293 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Io824H7nIIAtsu 2103 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[39] 1719 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[79] 1915 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[45] 1840 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ImChCwsgBep9kinjlGEIo1KFIlpcD15GCb7EGy8o9s37pEwpw9e79wCcf[1] 2158 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[14] 1487 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[20] 1630 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IHa1oL4gsu5uLlmufnucL0swf2ce[1] 2250 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[1] 806 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_state_RNIIIR11[0] 1277 306
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxp_lastframe_RNO 1375 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[51] 1868 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[11] 1560 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IpAHhlrr6pLEmt53pB6EzlfAvyvLiB2xd6D81wH0D427ax47jcmIKyjA8Ezi9fveq4sKCydg26k1B 2073 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[97] 1776 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcziCAweg44tByKllGGIdx8[7] 2047 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3_2[8] 1169 261
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[40] 1589 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_first6 1425 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[27] 1078 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/last_beat_wrap_RNO[0] 1464 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[1] 1686 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[14] 1646 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[33] 1726 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Irsel5iAFwgD7jvFaCx78AxgcEdwlxur7c 2195 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGDp[12] 1962 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Il9gbed7BHkz3bjjhtzAdsBlp4wpk492IL6jJ83hbG4aFCs 2050 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[26] 1053 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[0] 2044 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[109] 1817 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[27] 1225 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/IcA1oEtLbCh3j 1621 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[11] 2007 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[5] 2062 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_i_m3_1[28] 1306 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_first[5] 2057 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[92] 1891 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[24] 1905 354
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[3].BUFD_BLK 449 6
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_144/Ic4jjp3AKtw9hg3f40xhpJc 1920 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[25] 1236 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[43] 1976 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/tx_in_progress_next_0_sqmuxa 1587 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzrL[9] 1989 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[17] 1403 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.penable 1350 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_burst_detected_next_0_sqmuxa_0_m2 2105 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnuq8hw6rcax8[1] 1826 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ii1H8yto4ym3cLcnj 1563 231
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iecupio0F4w6y7wBf62CBCEHh9jBuqHgGGEtwam3GteimlyhE7twr[8] 1999 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcCbLHD[3] 2052 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40[26] 1034 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcBj0aD4I228vxznzdq5l40vqHHEmp4gv 1982 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un109_0 2051 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/iog_rddata_en_p3_p 2143 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNIC2CS[15] 2182 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_0_a1_4_3 1248 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[14] 1763 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/next_state_assignments.data_match_dec_1_0_a2 1788 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[3] 1880 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[33] 2079 346
set_location CoreGPIO_0_0/CoreGPIO_0_0/xhdl1.GEN_BITS[2].APB_32.GPOUT_reg[2] 1402 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un4_bcu_op_completing_ex_d_xx_0_0 1240 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl8rnqp1knE4Ia7x 2101 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db6_reg 1878 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[4] 1203 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[10] 1144 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IgrEe7FpLmDzeamJ0slzJgIHKhHb2H9fE14shJH8[33] 1654 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ic29nopsm7LHB 2241 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[27] 1105 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LmhF4Iai0D8cnc[0] 2010 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_0_a1_4_5 1249 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[1] 2145 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IhHvj8fe7sLuwGHIqzolbqw82rb 1690 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_6[15] 1368 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_5.delta_delay_5_7[0] 1857 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[6] 1446 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[7] 1978 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ie9yaft5mwK9vFdcaiwr 2123 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_0_a3_4_1[1] 2125 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IchBaDA27vD0k1Go03q74jdl5grygohKaDIApaLF9Exqgs 1690 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/req_buffer_reg_sel_7[3] 1210 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[4] 2075 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[115] 1637 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[9] 1058 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IirsfLodejHL73m3a 2003 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[30] 1418 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGra[44] 1727 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[104] 1904 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_cnt_cry_cy_RNO[0] 1483 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_dbreak_ex 1180 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclth1lcue9uAAm7iob4j55HhdqsaccJ5C4EpaA4ukGG16[6] 1647 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/incr_fuzzy 2027 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/ignore1 2137 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_byte_en[3] 1265 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_7[31] 1341 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg_RNO[1] 2013 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3AzJvs2ndD3c[3] 2087 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[13] 1821 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/last_iab_rd_alignment15 1260 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/bclk_igear_rx_reg[2] 2228 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGI5[4] 1982 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_a2_fast[9] 2196 363
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_0 452 3
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count[0] 1295 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ipe3f8L81ijEBImwrgDobkczDFiissCfgL[4] 2106 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db1_reg 1891 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[19] 1219 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_valid_de_2_2_RNI1SHLBB 1267 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/counter_d_s_5_RNO 1375 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IrEkjGqsi7j8FyJlycE0K0womIiqcvz77j 2047 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IirmgHqx2aLiLlx8h[0] 2132 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[82] 1851 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[33] 1787 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[9] 1263 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[22] 1842 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[53] 1608 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[19] 1168 285
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv_i 1323 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[122] 2194 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[133] 1898 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[85] 1797 334
set_location scheduler_0/internal_counter[18] 1547 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[0] 1261 327
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un1_tckgo_1_sqmuxa_0_o2 498 54
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[67] 1687 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[29] 1703 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofg65K3B0I73e[5] 2012 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbB8whDt5p6wBcfEokCpjeAKgr[0] 2188 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[18] 1138 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[14] 800 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[5] 1340 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[99] 1848 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[17] 1930 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[12] 1689 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[6] 2078 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IqAs9FaAJbKqzv2JEFArAL7c[7] 2192 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IxCyClhqFss[4] 2248 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_213/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afzJ[2] 2015 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IofckKbddpkID1[3] 2189 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_p_0 2123 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[52] 1909 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[11] 1519 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[15] 1829 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[29] 1752 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready_0 1214 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[105] 1949 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/space_in_data_fifo_reg_RNO 1516 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[21] 1698 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[60] 1402 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[64] 1603 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[56] 1573 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[13] 1365 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[5] 2208 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270_lm_0[4] 2050 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current_ns_i_o2[8] 2039 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_wrCtrl_inst/ptrsEq_wrZone_NE_0 1616 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg_proc.out_of_range7 1916 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[0] 1552 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHnfdzmDEwy722l8IDnjcobd0ogr[6] 1655 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][24] 1288 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[7] 1931 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[22] 1555 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[40] 1628 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[23] 1296 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbjqzcyjncxiEAAiaviu1hx4Icoafq4a4pGovl6[3] 1678 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ift1Auh7dArqb0hxF3sE1r32owAI3oxLvzLxKwgx 1656 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gK02wA2mcI7qqtBl9 2085 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[10] 1121 297
set_location scheduler_0/sched_regs_5_[21] 1485 298
set_location scheduler_0/internal_counter[48] 1577 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/we_i_0 1559 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iiry48zBKGi4plxbh[3] 2252 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo_15_iv_32_i_o3 1561 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[21] 1830 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I4q0qzmLHxzGkd6L713w9Ihbalz7twq 1650 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1] 1611 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m52_2_0 1961 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[12] 1733 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IGLu6mem99I0qxw9HJfaAdpeI7cw[4] 2100 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[12] 1460 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[92] 1827 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_0_0[1] 1307 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[12] 1338 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][14] 1447 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[56] 1757 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a3_3[3] 2050 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[33] 1692 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IdelG0AmhD9C05GFBp8G0yxte4yE43ECt 2107 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dfi_rdlvl_resp_next_2 1996 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[31] 1638 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[4] 1161 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_dq_dqs_optimisation_current_15_i_0_a2_0_2 1953 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_ss0_i 1327 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[5] 1111 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[3] 1033 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IqAkeDBcfbmB5qfiJgHtlw3sEvDwkLxzLIjL59EoDIra[1] 2096 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3464_1_0_0_a2_0 1313 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[55] 1594 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iqq8dqf5s4cmLAAdkGp1g9wr 2027 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[18] 1147 303
set_location scheduler_0/sched_regs_7_[21] 1437 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[3] 1936 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[25] 2118 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count[0] 1812 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[22] 1625 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[15] 1539 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[27] 1831 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IxC4mIqkqsl[3] 1724 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_out_7_1[0] 2147 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ip5znvIHEvwfGtHbz3EBzfwt 1736 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[13] 1850 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[5] 1348 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOADPHS_B[0] 2065 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[0] 1633 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_86/ImCq 1770 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[66] 1521 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][38] 1438 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[31] 1167 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.wrAddrGrayReg_r[0] 1015 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[24] 1207 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[26] 2105 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[14] 2030 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[8] 1900 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHnfdzmDEwy722l0GEsqpbuuqDba[3] 1758 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[2] 2025 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[6] 1135 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_18_i 1997 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[40] 1685 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[56] 1905 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/Ibsb0Cs3m9FAI8bb[0] 2102 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][13] 1428 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[110] 1834 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[15] 2175 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_sn_m3 1138 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IG5n1heguJ8vuitBl7 2114 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[28] 1236 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_lsu_emi_resp_rd_data[6] 1150 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[32] 1419 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclth1lcue9uAAm7ioHoBLJkFC49CBA96HvedqIwFDz77c[0] 1668 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[64] 1887 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[4] 2341 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/If4H8LvnaLypBCcofAt7exejsg0oht[1] 2001 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/we_RNIVC29 1483 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[62] 1830 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_i_access_misalign_error_ex 1264 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_5[2] 1053 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[24] 1971 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib40FbnuAmivId8e 2051 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[42] 1464 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[99] 1940 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[14] 1692 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdtokFe1yrkwiiq5F4zrgG7jmJkakg9wr[33] 1702 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[46] 1531 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[18] 1163 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ie9yafqpDcHgg57kf2ne[1] 2090 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[42] 1683 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/un1_count_2_1.SUM[2] 2064 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IcIKdqghpg5DsicxBuhB017[7] 2181 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_wr_byte_en_1[1] 1283 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[124] 1648 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJID0b0ntsIa4abp4gr[2] 2102 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[21] 1409 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bG7L[9] 1998 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[27] 1255 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[23] 1407 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmb4Idyqn4bdadA9Hx12j7Kb5[2] 2092 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[26] 1904 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[12] 1077 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/cntBinary[1] 1641 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntGray[2] 1608 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_1[12] 1102 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[73] 1902 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[9] 1892 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[40] 1523 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[115] 2144 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[18] 1067 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busyerror_ff_3_f0 1067 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IxiD6aD9p9iHIoqtKFh3c[8] 1948 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[124] 1678 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/cntGray_0_sqmuxa 1618 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[78] 1607 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[28] 1136 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_full[0] 1488 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_ns[2] 2165 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[23] 1189 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_3.delta_delay_3_7[1] 1979 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[24] 1713 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[49] 1887 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IxCyClhqFss[4] 2260 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[12] 1524 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[16] 1323 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[34] 1717 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[31] 1161 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[22] 1758 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/cause_excpt_code_excpt_1_0 1280 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dqs_pause_next_1_sqmuxa_i_a3_4 1998 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m28_0_a2_1 1341 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0myhudjrGBqE3lGtyvCtzyLAFbDHg9[13] 1930 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dly_cnt[0] 2136 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo[3] 1526 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_MOVE[0] 2120 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[36] 1878 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_ready_sig 1251 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[44] 1657 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt[7] 1543 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un11_lsu_resp_ready_0 1230 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_4_sqmuxa 1171 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Irsel5iAFwgD7jvFaCx78AxgcEdwlxur7d 2173 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeuJ3buLxLtngLx9j8sm[9] 1976 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_lsu_op_ex_Z[1] 1249 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[5] 1925 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[141] 1884 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[40] 1452 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[9] 1196 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[30] 1602 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I2oipdCL3kaudBu7cF2Jck0ilcEeInyo6mekrkBwr 2188 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/un13_next_buff_ready_i_0 1277 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ig3utDD[2] 2167 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9 1226 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][10] 1427 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[129] 1900 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4Jr4g23nFArLH9[1] 2070 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state35 2141 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[19] 1716 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntBinary_RNO[0] 1561 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[32] 1894 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[1] 1659 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0uLcGEmhxuKdoBxpDGwL[0] 2110 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihf3mr8Kcgz8FeLD1 2152 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[129] 1792 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CMD_DELAY_LINE_MOVE_TRN 2182 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[19] 1357 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IxCyClhqFss[5] 2237 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[46] 1548 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[18] 1153 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[3] 1114 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][12] 1295 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/INIT_PAUSE_INTERNAL[1] 1752 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[1] 2129 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbDjfksqwtdwBej54Aq8HaDob5 1684 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[86] 1817 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[27] 2115 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[46] 1548 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[43] 1778 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Id4f3InLumd2Hia0j616hCr36s7rrEKBcH3axLGnovsr71eFBjfl6 1642 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[5] 2190 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_fault[0]_RNI9OVV[2] 1278 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ic4KbuIfG9BII[0] 1693 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[29] 1393 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[28] 1712 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_dq_dqs_optimisation_current_15_i_0 1954 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[8] 2189 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[41] 1593 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_1_next_4_fast[2] 2192 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNIM1131[19] 1356 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[19] 1531 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IcA1oErFHz8sm[0] 1677 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[1] 1868 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[2] 1845 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[0] 1039 322
set_location scheduler_0/un1_triger_reg123_9 1543 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[37] 1960 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IhtBIlyBvF4nIkohE[3] 2087 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[24] 1044 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[11] 1127 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[11] 2347 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IjnqbfeBsL44Ko4oov8h2osjhxA[1] 2155 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnlf6mnyIajL2re9Gnfkzc17[0] 1993 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[54] 1688 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2_1 1365 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[120] 1664 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/N_104_i_0_o2_0 1055 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_eq_0_out 1472 328
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTll0[1] 1335 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[29] 1246 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[22] 1715 256
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[14] 1405 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[0] 1738 304
set_location UART_apb_0/UART_apb_0/CUARTO1OI[2] 1335 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IcpjqA9K7Kvws 1867 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[97] 1784 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un3_irq_stall_lsu_req 1271 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iiry48zBKGi4plxbh[5] 2101 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[21] 1918 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[5] 1569 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[5] 2001 334
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_i_o2_1[5] 513 48
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_current[3] 2137 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[104] 1678 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ie8KkcxAlH9AGHvp66DF6fyBjcjhxA[2] 2187 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[55] 1774 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[75] 1830 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[75] 1840 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.haltreq_debug_enter_pending 1237 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[19] 1038 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IfdkLBpfDI8FvoKtpqCnsF4sjfxpIF 2132 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[32] 1433 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[14] 2193 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IdqzHC4qm8CsnGvCjlnmE0rDratexzfl6 2074 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/APB_IOG_CONTROLLER_comb.un1_delay_cnt_NE_5 2015 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[25] 1229 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/In3je3yB6x36gsknDICwI8m7[71] 1763 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_1_a2_xx[25] 1265 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91bgzABh76dLzdafbuwirmz7CjmB[5] 1685 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un3_visual_initlDqsOrStw_2_endw_next_ac0_5 1976 369
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_nearly_full_15_iv_0_18_i_a3_0_1 1560 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p2_1_3_1[0] 1786 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[80] 1859 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[20] 1954 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[9] 1164 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_127/ImCq 1837 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[24] 1291 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[23] 1405 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb92EKAuHf1h8[0] 1597 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_i_o2_1[4] 1232 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[10] 1853 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_cnt[5] 2141 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo_RNO[2] 1492 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie58ecaE8u[2] 2031 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[3] 1009 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[15] 1787 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_ignore1_next 2137 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_addr[10] 1309 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[2] 1942 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/reset_data_gone_bad 1969 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Itwn7x00EFrKsI781EsLGaLcqjbAtei9jLiBezyfqk16 2062 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[121] 1967 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_steps180_1_lt_low180_next_3_1.CO2 2148 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IemxFmtJg8rbx4cj8a2D[2] 2172 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[120] 1663 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_o2_3_tz_4 1316 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I3qasqnDbv8outKJxG2u82ezxmd1zne[12] 2179 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_1_1_N_4L6_RNO_0 1236 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_mux.pre_iog_en_output64_0_a2 2180 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_1_a2_yy_RNI2QNS[25] 1261 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IbsbI6oBxyu49iD8[0] 1835 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[20] 1569 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[46] 1607 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_last_next_6 1481 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_valid_reg 1155 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/I0yi97ErvIEIoKooswD2zghFczypcnj 1813 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/buff_rd_ptr[0] 1376 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[39] 1956 339
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_data_out_u_2_0 1422 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ibd6dkkDGKu8d85HkLklAqsdmovlA 2004 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IbDgysLgojnnxyhcamsvd8p4sz[3] 2242 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[5] 1872 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_ss0_i_0_a2_0_a2_0 1063 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IxCyClhqFss[2] 2126 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I2nt4ykoqapjxcverAK3d[3] 2173 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[6] 1390 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[19] 1735 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_sn_N_7_mux_i_i_a2_0_i_o2 1367 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[34] 1492 328
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_nextd4_NE 1404 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/If4H8IjlrGpKndsEux8u41buHeg9HA 2231 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbhuzgoAvqlpqC0zhmmAg8bEthg5Ls706xmnmra[0] 2035 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_instruction_11_0_a2 1329 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ifii67qimzr34b6a25H6 2179 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib903bu09t20m7iyxxk24Kbtwt 2256 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[22] 1626 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[38] 1581 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[36] 1410 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[32] 1721 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[88] 1816 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IirlxqddaxL3sLb7a 2253 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgEen3a1qmumF6xu42a3vC1aEctyhqyC4soiEgvou0kbI5tBl6[1] 2018 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_3 1997 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[21] 1167 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[35] 1423 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[56] 1857 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[3] 2062 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[3] 1694 256
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dm_oe_p1[1] 1766 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0_1[11] 1076 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][14] 1571 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.wrAddrGrayReg_r[0] 1056 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[100] 1647 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25[27] 1008 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/IunsBG033jGDxGaJBnjmFzG3fkqvdzp6JgpCH09vexfFFA2iw3dgIp[125] 2193 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w_0_a3_0_a3[3] 1033 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[25] 2051 313
set_location scheduler_0/_l3.triger_reg83 1527 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[81] 1890 336
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw_27[3] 1403 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[75] 1841 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[111] 2339 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IhKLKKkeieDq6jitd4b6hFfv017[1] 2206 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[4] 1098 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p0_1_7[0] 1803 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[126] 1599 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzxp[4] 1998 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[10] 1958 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[13] 1914 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[32] 1042 322
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UDRCAP 440 3
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_ns_0_RNO[1] 814 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[30] 1507 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40[27] 1055 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m54_1_1 1989 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ImysL5uDjHmfx3[2] 2098 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rd_dqs_load_next_3_1 1923 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_1[27] 1391 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_m7_i_a3_0_3 1272 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[2] 1053 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[30] 1199 318
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/empty_out 1362 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/cntGray_Z[1] 1604 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[55] 1786 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[9] 1227 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/havereset_skip_pwrup 1070 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[13] 1221 265
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/UTDO 507 55
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[11] 1178 273
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[25] 1464 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[16] 1382 300
set_location scheduler_0/prdata_1[13] 1480 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m95_1_0 1960 348
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[18].BUFD_BLK 753 165
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[8] 2088 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[49] 1774 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxCvdF1v1mK 1696 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbcCj0n87pj4Hly5Kan3oHt2825H7 2129 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[10] 1355 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/Ijo9FoKKohvCIGFlo8xmjejF92lKio4Ddjdr5 1813 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset[5] 2034 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[54] 1814 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/sample_reg 2103 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[96] 1821 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_dmcontrol_ndmreset13_4_0_0_a2_RNI5VJF1 1060 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[33] 1031 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int_15_0_iv[8] 1976 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[26] 1183 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[23] 1825 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current_ns_0_a2[0] 1953 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[65] 1522 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[6] 1040 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[7] 1053 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dly_cnt_RNI7ILJ[1] 2078 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr[0] 1546 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_0[26] 1336 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Iqdwhak0JK8jpuFg3x66j77a 2051 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][17] 1253 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[58] 1768 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xr71kHkHrjAf4FrBJECt[0] 2039 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[48] 1554 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IbxIDg2ll7pGI5Jc[8] 2072 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_count_last_6[2] 2123 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][19] 1435 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_2_11 1187 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[36] 1639 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_steps180_2_lt_low180_next_3_1.CO2 2071 363
set_location scheduler_0/sched_regs_6_[5] 1433 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next16_1_0_0_o2 2005 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[105] 1798 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[11] 1171 292
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTl0Il[3] 1325 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[9] 1721 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[26] 2110 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[42] 1821 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I3qasqnDbv8outKJxG2u82ezxmd1zne[12] 2168 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IbajhAlwjG9pB69yHumLFp673K7BG789koyy1cu[0] 1909 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt_3_i_o3[0] 1900 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IILAjb2JqfvceHc2D9[2] 2190 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[65] 1837 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_0[2] 801 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.visual_reset_data_gone_bad_next_0_0_a2_0_RNIBP8P 1949 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/dmcontrol_resumereq 1078 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[15] 1688 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[34] 1619 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[19] 796 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[23] 1352 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[3] 1210 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a1_1_0_a0_1 1235 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_iv[20] 2187 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db2_reg 1854 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[11] 1373 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[57] 1810 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjqcJzmv0GH75rFDL5IjBrG07r2p[1] 2241 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/vref_done8 2072 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[41] 1781 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[81] 1772 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_44[11] 1064 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[21] 1235 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[54] 1732 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un28_valid_dmi_3 1054 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/next_buff_valid_i_a3[1] 1278 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbqAmJaeq2lhxpH6 1673 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[52] 1940 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[65] 1942 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted[2] 1527 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[24] 1937 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[12] 1886 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[13] 1788 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[54] 1832 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[34] 1878 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_m4_i_a3_0 1251 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[3] 2164 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un6_instr_is_lsu_op_retr_RNI1CANB 1260 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/pkt_cnt[2] 1549 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_trap_ret_ex 1193 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[0] 1984 357
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_RNO[0] 505 54
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[20] 1737 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[75] 1906 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[23] 1406 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps_180_0_next_a3[1] 2178 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc1 1977 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[40] 1846 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IekuGGr6Gfjtwf8m9iCt[2] 2152 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIAH9I[8] 1339 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[117] 1916 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[8] 1979 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_refclk[2] 2151 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[39] 1777 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ic2C3f4z4d7ba 2161 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/II2aAEy8ybjHKfrr2p[1] 1671 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/is_locked 1286 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I0uLd5eibs4xrxo2zywIp[1] 2185 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[94] 1829 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IyKm5adqBeDydhy0ts4fil1yFaGdBl6 2229 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[2] 1808 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[106] 1670 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[18] 1581 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][25] 1258 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[14] 1234 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6[2] 1123 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_mode_enter_req 1256 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[37] 1578 342
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_count[2] 1407 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[1] 1725 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[127] 1829 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/I1fErAk8tqtfLKlEEzdr5 2231 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2_1[9] 2198 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[71] 1763 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[13] 1088 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[64] 1604 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[22] 1734 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iba4C4CHvsBbjqLFaIdhffwbCa8wv 2135 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[2] 1847 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[6] 2072 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter[1] 2090 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[7] 1921 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IbajhAlwjG9pB69yHumLFp673K7BG789koyy1cu[7] 1916 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbbInJ80Ash63gvgG53KgDnwFF9ws[5] 1649 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_clk_sel[2] 2060 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IdLEkjxjgIfrodth2mKs0q8lg6Agj7ow4463cAtE7qjbfit3uCfj6aF7Exnl4HbgjJJLzzBzEzh1A4n9G5bgC00Dl7hCnfgCusAvAshqbI0Fqqhj01eoClAE15AA5y2nFrD025Heiodafqa7qlyeegj5diEghbb 2055 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ifydx2D6zdhysllz0onBHyn6x8Lb8j 2121 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[14] 1654 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[40] 1762 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ik1sxxgu7snqIKxcg8hr3E9znrsdml8LotBwt 2110 342
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_0[3] 1397 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv[1] 2181 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[38] 1435 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IikkAKy28m4JsB1cl[2] 2129 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[9] 1158 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_reg_plus1_RNO[4] 2064 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_88/ImCq 1757 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/I4eFk3jFE0GBIspL6gt0q2dDBC6ur7e 1852 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_0_o2 1343 324
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_3 439 3
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[23] 1225 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[6] 826 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_opsrv_core_soft_reset_reg/gen_bit_reset.state_val[0] 1299 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_0[2] 1019 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I3qasqnDbv8outKJxG2u82ezxmd1zne[7] 2188 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqq9FwIDomu0L17d4BAbhxvFljGBu3[1] 2127 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full 1622 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IiFtFoHAhsFBAyBjlkKkEotEyjsFcgmrdz47A 2084 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[24] 1104 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[61] 1595 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[42] 1860 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[38] 1950 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[10] 2177 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/reset_delta 1934 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[63] 1604 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_180_delay[2] 2072 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[6] 1736 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/rd_dqs_load 1970 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_1[8] 1910 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[18] 1678 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_p_0_u_2_0 2105 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[3] 1458 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_6_sqmuxa 1172 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_61/InLd391J29hr7c[8] 1815 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_prescale_counter_1.CO1 1134 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][15] 1398 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[7] 1858 370
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[42] 1600 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I3qasqnDbv8outKJxG2u82ezxmd1zne[9] 2156 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[97] 1881 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[7] 1102 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_csr_valid 1126 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex_2_0_a2_3 1281 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[30] 1693 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w_0_a3_0_a3[5] 1034 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_30_RNO 1125 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[3] 1810 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/dfi_rdlvl_resp_extrnl[0] 2061 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[14] 1580 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[22] 1556 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[13] 1195 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[27] 1835 331
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTl0Il_0_sqmuxa_0_a2 1334 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[38] 1720 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_wr_op_m2_RNIDNI46[0] 1315 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[47] 1578 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcEmJLj8h9[0] 2173 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl9beyk00pJLd9br 2108 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[49] 1773 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][26] 1365 334
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCON/tx_fifo_write_sig14_1 1329 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db7_reg 1875 358
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel7 1380 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[110] 1688 361
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNO_2[1] 502 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Iqq7Kxe0GG7EBEmrJ2zKkCrC[0] 1594 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[52] 1656 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/Ibbz67k12u33tIz2xwKmCtqAyEwricvwbDgoL0aavaxqbyzw2mmxFr9yuwlu7dp5rev9wn272rEtBbtJkK1okxaa25H6[28] 2199 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[72] 1866 351
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_1 438 3
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjqDba[130] 1790 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[113] 1800 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current[1] 1951 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[11] 1810 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr[1] 1545 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_1[9] 1912 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[127] 1794 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output70.pre_iog_en_output70_0_a2 2207 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[9] 1966 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_0 1259 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/II3ttGnIy40r91Jmrd[1] 2118 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_9cf1[31] 1338 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbzoinDnrGHaqvJLdiqvkeAtJe[9] 1717 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[1] 2166 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[62] 1602 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_0[7] 1121 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_34/ImCr 1688 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/I80IIALjmsAho2bJatvix4kqG9orgh4epl9CFJbGatlIucEyyCq 1850 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_lowest_180_delay_next_1_sqmuxa_1 2131 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/last_iab_rd_alignment15_0_0 1270 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I3qasqnDbv8outKJxG2u82ezxmd1zne[7] 2185 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtibvJzd6gs[0] 2036 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/un4_alloc_output_buff_from_slip_i_0_a2 1519 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[15] 1915 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[9] 1936 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[7] 1964 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_RNICQ1F[6] 1985 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7a[3] 2158 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[29] 1820 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/MASTER_BRESP_next_0_sqmuxa 1591 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[28] 1442 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_2[14] 1373 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[90] 1830 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][6] 1248 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[65] 1645 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcIHyqDkxfyeEHJKKKvhGwL[0] 1731 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[50] 1465 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IxiD6aD9p9iHIoqtKFh3c[3] 1908 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[0] 2157 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[2] 1466 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/cntBinary_Z[1] 1620 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If4H8IjlrsI18iwsJrm7nBgFwws2rf 1655 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[17] 1887 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iewlp1fax8[3] 2139 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IumBAhj8bsf 2204 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_LOAD_INTERNAL[0] 2071 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[34] 1613 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][12] 1445 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[45] 1859 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[44] 1757 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[36] 1049 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[19] 1341 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_m2_0_0 1246 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u_1[1] 1088 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[51] 1766 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4Jr4g4y9duKvl9[1] 2060 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_68/ImCr 1814 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[39] 1716 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 1629 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_wr_rd_state_Z[0] 1275 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IcDLmsKqLCaFIzabumw1x3c[9] 2078 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[5] 1394 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[107] 1638 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/cntBinary_RNO[2] 1616 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[57] 1623 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[127] 1829 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[43] 1783 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeF3x6Hba9Jalgmw54gw[3] 2130 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt_RNO[4] 2204 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/If4H91qfKdJywp5u2t88koKm2jHxbe 1812 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.visual_reset_data_gone_bad_next_0_0_a2_0_RNI1Q1I 1951 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[24] 1839 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfeBh2Cz8vmlavt1i85EzxA[2] 1699 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[2] 1921 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[25] 2104 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/we_i_0 1426 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un2_debug_resume_req_comb_i_a3 1081 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[32] 1438 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[58] 1561 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a3_2[3] 2049 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IwBljvx9jx4 2121 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibs427[6] 2128 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/req_addr_mux_3[5] 1351 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbsbI6oBxyu49iD8[4] 1701 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270_lm_0[0] 2040 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[17] 1794 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[16] 1029 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[1] 1101 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][1] 1220 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[9] 1113 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[3] 1732 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihf3mr8Kcgz8FeLD1 2213 322
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state93_0_a2 526 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[43] 1721 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[3] 1163 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[3] 1850 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_5[1] 1332 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[47] 1968 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[17] 1679 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[31] 1404 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/cntGray[1] 1608 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrkj2jddoyhBJp0jskogwyibz7Kb5[6] 2249 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_6_2[0] 1953 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_2_eq_low180_next_1 2185 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[13] 1459 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[0] 1257 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[3] 1160 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gK02wA2mcI7qqtBl8 2043 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[22] 1166 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[140] 1806 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/If4H8Ijmc2Hypyw6BLAH3j23gj7LH7 2092 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_axb_0_i 2024 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbB8wfriydzaAt06ybcx0ow4rj[3] 2087 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3C72i3vAjh3c[4] 2218 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_RNO[1] 2172 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[16] 1504 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_5.delta_delay_5_7[4] 2026 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjqcJzmv0GH75rFDL5IjBrG07r2p[3] 2234 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[45] 1610 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbI6wxk3h62C4hA5mIA5Cjgb63mz2Lfh82Jj 2168 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[24] 1938 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofg65K3B0I73e[9] 2016 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[53] 1828 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[8] 1382 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1iziEk1wt8t5G7r2p[6] 1721 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbzIaI83subhghbc[0] 2169 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sEBkEww[15] 2043 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/un1_tap_count_dqsw270_NE_2 2070 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IesxzvhJDv 2241 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dqs_pause_next_1_sqmuxa_i_a3_3 2002 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[47] 1865 301
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo_2_sqmuxa_1_0_a2_RNIL5RQ1 502 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[1] 1663 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[5] 2085 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[8] 2185 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/read_count[6] 2102 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3C72i3v925HA 2230 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimttEGuwJbt7c 2063 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[4] 1266 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[10] 1961 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[1] 1134 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[19] 1730 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcziCAweg44tByKllGGIdx8[6] 2046 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[121] 2164 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I320oEqs54cfwwcHw46dqyykx78Gogr[0] 2063 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dm_oe_p2[1] 1774 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[30] 1314 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qI3BqG8Hd3Cr5pi6LEwh0Hhoxbc[0] 2022 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_fenci_RNINQIG2 1271 321
set_location scheduler_0/sched_regs_6_[13] 1441 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db0_reg 1892 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_rdCtrl_inst/ptrsEq_rdZone_NE 1599 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[0] 1205 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IILAjb2JqfvceHc2D9[1] 2189 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_14_0_RNO 1166 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[87] 1641 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[9] 1861 313
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC2_stxp_strobetx 1370 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[14] 1403 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[20] 1446 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[15] 1066 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[12] 2091 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/In2DJmzt6zgn7Hf66dIwhG19 1755 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[15] 2201 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[108] 1687 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[13] 1568 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset_f1 1539 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gK02wA2mcI7tyghbi 2038 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ifin9HbrlxCum4KBrtwq[1] 2119 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][3] 1269 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[31] 1118 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dqsw270_delay_line_move[0] 2120 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[17] 1196 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iiry48zBKGi4plxbh[6] 2105 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[31] 1396 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_sn_m2 1138 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[23] 1788 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNI8RD39 1254 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/next_master_beat_cnt[1] 1468 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto18_9 1225 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[38] 1722 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IdqzHC4qmFs60khg7mejJx2tCd1FG7LH6 2214 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[20] 1034 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState[0] 1607 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[61] 1528 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ib9xpKHKAce68JIhr1sJ41xGr1[0] 1590 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[14] 1820 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iv2IqIn5ocyJt8zvKnF4F5r33K320lDlF07498ye83j79blmjGGml9 2054 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcBj0aD4I228vxznzdq5l40vqHHEmp4gu 2007 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][4] 1428 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_cnt[4] 2140 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/wrap_point_6_0 1476 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IyqDmmktrFAjcoc81Ffl6[5] 2141 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[3] 1999 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[27] 1951 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBFEfJFzn4AIpucLmndFjyo1I62I[4] 1712 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[22] 1273 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHqul162twBht[2] 1733 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlfycuzHcykGev3071f6f5n[7] 2250 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[29] 1219 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IzxcpeAB2Jc[0] 2176 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IJAFgdu8K5Ccj46Dbf 2210 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[17] 1203 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbqeqhrvdBqnDsbb 1700 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ii8Lj1jsoyE7hgAhx[0] 2123 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[29] 1547 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IemxFmtJg8rbx4cj8a2D[2] 2194 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxnlCJf1BjoGohz[10] 1904 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/read_count[4] 2100 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[22] 1383 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu2ymd7iEnExrhpKAFts5F9h2 1723 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/bin2gray_inst/nextGray_1[1] 1607 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][28] 1301 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[89] 1953 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[26] 1358 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_4[1] 1267 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0_1[1] 1100 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IgrEeG83oJd7F6rA5jej9FcsILH7aifiFKaxoxbc 1653 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[24] 1632 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[15] 1953 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I3qasqnDbv8outKJxG2u82ezxmd1zne[4] 2159 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/ICuDGHct[5] 2138 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[39] 1890 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[22] 1831 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzm5[9] 1991 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[51] 1773 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[30] 1550 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/ddr4_vref_trainer/current_state[6] 1849 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNO[14] 2201 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_valid_u_1_0 1234 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[0] 1693 259
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[66] 1888 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[11] 1608 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcFmfeHBw8scltnhtsjLhqmnuaCt2dBID 1675 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfvwt 2110 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo32tDir2fl8C4y82sj[12] 2096 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0[6] 1052 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ifydx226kJICbng1Fd479sxzhgB3sb 2127 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[21] 1396 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[23] 1102 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IjfAznGkdqB4evsxaJdh3qw9iDu[0] 2181 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[7] 1113 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[21] 1248 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IGh7dBHjcfmJkeGmygHGDpov4v7c 1715 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[26] 1136 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[1] 1174 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[49] 1568 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[25] 1229 262
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[46] 1874 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IfmwrroH7jCk79eEann2D92jzy3mrf 2176 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][10] 1302 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/IqbEHpJ4D5hozC96aH51BIGk6hgHhIFLx85H0ECue3FtAcsCG528e0AIbdFlwi0Kc5I5E4Dl2I5IF[4] 1642 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db3_reg 1809 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[77] 1771 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jBhJcr 2043 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][7] 1294 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibv2l9[1] 1692 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[8] 1947 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_addr_6_fast_cZ[11] 1116 309
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/counter_q[0] 1356 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[35] 1957 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xr71kHkHrjAf4FqF7LHD[2] 2048 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[11] 1075 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[1] 1869 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzxp[5] 1989 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_gpr_rd_en 1120 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbgIgkjEsBe4ae2DFvjnyt4l5AGLin7nwn20G17 2182 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset_move_count[2] 2006 373
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/wr_pointer_q_3[0] 1361 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[17] 2161 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_branch_cond_ex[1] 1270 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[14] 1215 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO[12] 1130 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[19] 1712 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p0_1_3_2[0] 1785 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[19] 1240 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[2] 1922 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[117] 2329 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[27] 1229 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[18] 1684 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[49] 1773 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[2] 1618 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_21_u 1041 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdtokFe1yrkwiiq5F4zrgG7jmJkakg9ws[38] 1701 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][4] 1350 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Icj2gjA7qhx99gmJpm2IxhHboDbohir4HJm7d3i19fAr7f 2130 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/APB_IOG_CONTROLLER_comb.visual_APB_IOG_CONTROLLER_next36 1994 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_6[29] 1235 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ib9xpKHKAce68JIhr1sJ2qaBCL[1] 1664 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[31] 1756 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[20] 1989 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[33] 1588 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex5 1191 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IcDLmsKqLCaFIzabumw1x3c[10] 2071 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_2_0_RNO 1184 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[4] 2154 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_halt_req 1204 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IeLLu99aJ577kawmI3ry[2] 2037 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[63] 1814 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHs657xdpruh4[6] 1709 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_autoincrement 1122 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[1] 2049 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[20] 1600 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[90] 1879 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[1] 1467 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[21] 1710 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.wrAddrGrayReg_sync[1] 1062 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_ar_req_a0_0_0_sx[0] 1258 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[0] 2140 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_3 1152 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[60] 1905 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[33] 1041 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_data_valid_ex_6_5_3 1202 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[19] 1318 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[15] 1438 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[59] 1737 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][0] 1218 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[14] 1113 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[0] 1115 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[10] 2243 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][2] 1219 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[31] 1156 270
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_direct 1432 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[14] 1303 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[27] 1827 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_expipe_resp_rd_data_RNO[7] 1162 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IhyCeA60w34bhm7olloocn8zJJhJCzBD7IyeBmCDym5qmfK0l9bjzw0rwhbj 2082 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[2] 1168 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IcDLmsKqLCaFIzabumw1x3c[5] 2081 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_cnt[1] 2137 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[27] 1226 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[8] 1206 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/data_0[0] 2122 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[125] 1659 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfv1B 2084 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[86] 1789 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[96] 1860 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[15] 1404 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbzoinDnrGHaqvJLdiqvkeAtJe[4] 1792 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[39] 1804 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_1_next_4_0_a2_fast[9] 2203 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mvendorid_sw_rd_sel_1 1141 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[31] 1518 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[32] 1674 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[6] 1471 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_a2_0_1 1157 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_0_sqmuxa_0_2_1 1255 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[23] 1133 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[1] 1921 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[123] 1789 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_a3[21] 2032 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_arb/gnt_0_tz[0] 1340 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[23] 1827 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_1_3[0] 1794 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[9] 2179 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iou4rI1xIr4qbrkycn7pC9wr[0] 2157 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[30] 1734 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxnlCJf1BjoGohz[11] 1904 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[124] 1932 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_RNO_0[5] 1980 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ip50zbIqgmzliuu91aLrt9r5 2205 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i 1482 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][31] 1391 334
set_location APB3_0/APB3_0/iPSELS_0[0] 1331 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[23] 1724 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[16] 1101 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[31] 1231 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc6 1966 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IeLFjmJtD764rCzynFbg[0] 2104 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ii8C5imnJgC8L6Dba 2178 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[135] 1844 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[81] 1701 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sDadgr0[14] 1933 324
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_cZ[7] 1392 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_6[27] 1232 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_instr_req_de 1298 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Lane_Fifo_Protect_comb.dq_dqs_block_fifo8 1946 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][18] 1272 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_a2_3_0_s_0_d[1] 1279 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[82] 1848 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[72] 1992 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.un4_ex_retr_pipe_sw_csr_rd_op_retr 1212 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg_2_sqmuxa 1904 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[18] 1198 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[5] 1715 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[61] 1899 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[60] 1560 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[8] 1820 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNI8UC0O 1279 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[26] 1214 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[54] 1871 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[31] 1382 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/I0r066IuwxC8FjulIgKBGiliuBpeEHqj4u4JD6f7JlEIg6IGiDdIfA2f7w40AyGyLrfismczbb 2076 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[60] 1904 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrkj2jddoyhBJp0jskogwyibz7Kb5[0] 2244 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[16] 2099 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_ns_0_0_a2_0[1] 1983 369
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state_ns_i_0_a2[1] 1402 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[20] 1678 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270_lm_0[2] 2133 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_p_2_u 2174 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I32vHn11BsJGBvveCD10lnJABexz77f[2] 2188 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_bit_width_next_0_sqmuxa_0_a2_3_a2 2015 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjI6vlFq07hHuzGfepGl5zDI4b5[4] 2180 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][22] 1361 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/buff_wr_ptr[0] 1286 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[35] 1539 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[14] 1776 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[65] 1651 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I4eFk6v466btEdeqt2Cvy054dC0degq 2050 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_1_a3_0_1 1524 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IddBdA1Cp6s3slwqtKaEqkBmafu3b8jpC30kggIw9wr 1675 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_44[14] 1043 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[30] 1718 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBHcCAuxEd9iw35uxrDah2Iz6kCs[1] 1755 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_1_7[1] 1768 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3C72i3v9KLCL 2228 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][35] 1415 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofg65K3B0I73e[12] 2019 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IirmgHqul162t2eh6[0] 1877 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[60] 1762 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[22] 1453 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Icj2gjA8btABjpiCoqluLIFdftIFdDDcx3rw1Ie25Df017 2113 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3472_0_o2_RNIVUHK2 1214 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[60] 1900 367
set_location scheduler_0/sched_regs_5_[11] 1475 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[66] 1774 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[8] 1183 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[38] 1591 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHs657xdpruh4[5] 1717 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][38] 1432 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[7] 1936 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[2] 1964 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_good_cnt_next19_3 1808 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[11] 1801 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/cntBinary[2] 1614 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[0] 2156 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_RNO[14] 1947 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[23] 1188 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/bin2gray_inst/nextGray_1[1] 1615 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_17_0_RNO 1201 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[70] 1641 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Iru7G8uj8nzLeLgwt6rnt4434uHmwfccA4efnEzhI3Cw 1661 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[47] 1622 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n_1_u_1_0 2109 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rd_dqs_load_next 1970 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_reg_2[0] 1769 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[58] 1566 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/buff_rd_ptr_0_0[0] 1419 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[46] 1986 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_ns_0_0_a2[2] 2000 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[21] 1169 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][0] 1570 327
set_location scheduler_0/sched_regs_7_[11] 1427 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[42] 1544 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I3qasqnDbv8outKJxG2u82ezxmd1zne[4] 2167 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[18] 1233 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[26] 1825 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[11] 1775 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_3_a1_7 1200 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/ImrbEKnaelv0Cs 1681 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[114] 1625 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[88] 1622 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[13] 1167 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[122] 1795 366
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/CLK_DIV[1] 1387 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[2] 1168 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_3_0_RNO_0 2072 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][35] 1418 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[27] 1231 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[9] 2070 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[1] 1874 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_1[2] 1948 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[21] 1940 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[47] 1785 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[2] 1200 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[19] 1841 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[9] 811 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_ns_i_m3_0_0[0] 1991 357
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[11].BUFD_BLK 513 87
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[13] 2091 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[114] 1894 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Io288no6IjIfhA[7] 1647 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnlDdpaxow3Hqwe7d 2077 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_implicit_wr_mtval_tval_wr_en_s_a0_1 1254 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int4 1249 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[8] 1437 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[3] 1801 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[67] 1477 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbsbI6oBxyu49iD8[2] 1771 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[50] 1848 355
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/txfifo_datadelay[6] 1425 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[143] 1897 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[23] 1543 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[71] 1682 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I1qrKckF6FtpKsbBx1xHF 1644 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[7] 2067 358
set_location reset_syn_0_0/reset_syn_0_0/dff_12 1155 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IrnbjoFb5k3zy0dHl5lK9mvDLv6BAqFjhinKmD5DhIsj 1955 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/hold_data_valid 1546 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IdIeLoxqhu 2143 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[12] 1691 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_gpr_wr_mux_sel_ex[1] 1227 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/IhtBHL61w4Fbks4cd 1566 229
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[35] 1773 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[42] 1720 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[11] 1117 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGrf[34] 1700 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[13] 1911 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/addr_out[1] 1513 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_112/ImCq 1833 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeuJ3buLxLtngLx9j8sm[1] 1968 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.next_state110 2001 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_irq_stall_lsu_req 1240 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[25] 1671 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IigH2j7xpuBrDBflaHjKhLGGqsu[0] 1835 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[3] 1114 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IfigrH0bF501LEAKtiCu 2112 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2_1[10] 1018 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ida5hpbJ9lKALCatlq3c2rb 2170 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][27] 1331 301
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/wr_pointer_q[0] 1361 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[56] 1854 310
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d1 1438 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbcCj0n9h1rFfhGCAoL1LE9rkdk18 2047 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[33] 1605 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AVALID 1527 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IblHGig6pIa7hgbc7r1h3BrAdGlo53rgwv7oyAEesfHiiIb2p 2156 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p1_1_7[0] 1784 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ij7a2Ibxc7Gs7xLfcEIuL5rDIra 2007 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw[5] 2127 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[124] 1789 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[52] 1521 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IekuGGr6Gfjtwf8m9iCt[0] 2145 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1mtfF3JBAl10cf[4] 2025 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[0] 2349 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_206/MSC_i_208/ImCr 1790 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_RGB1 1744 368
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[5].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0] 1217 262
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/cntGray[1] 1638 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[4] 1844 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[7] 1111 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[37] 1024 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u_2[15] 1066 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_expipe_resp_rd_data_3_2[7] 1161 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IumBAhdsasl[2] 2146 325
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_5_2[4] 1394 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[30] 1585 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[10] 1689 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[29] 1677 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[2] 1697 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de 1206 315
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/txfifo_davailable 1368 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[21] 1110 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[29] 1437 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[41] 1782 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[21] 1972 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmhoF8EE6Fgr[7] 1709 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[22] 1629 301
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_9_u_1[7] 1351 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iewlp1fax8[6] 2142 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[4] 1943 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[41] 1605 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[9] 1681 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un4_gpr_wr_valid_int_2 1175 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[11] 2075 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/cpu_axi_wvalid_RNIBGLI1 1436 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[17] 1368 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[18] 1236 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_0.delta_delay_0_7[7] 1838 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[14] 1819 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/un1_found_one_0_sqmuxa 2188 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted[1] 1531 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[2] 1960 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[25] 1380 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[32] 1672 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[65] 1848 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[0] 2151 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_start_bad_data_check_next24_0_a2_0_o2 2014 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[4] 1210 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[56] 1359 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.trigger_debug_enter_pending 1296 316
set_location scheduler_0/un1_triger_reg123_9_set 1547 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_213/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afzJ[0] 2006 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/mie_rd_data[27] 1251 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0_RNO[1] 1827 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[17] 1068 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl9a89EAcgKsbKgC 2084 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_n_1_u_2_0 2181 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_rd_op_0_a2_4_RNIS2R63 1230 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[22] 1942 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[27] 1398 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[13] 2241 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeuJ3buLxLtngLx9j8sm[5] 1955 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[15] 2186 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/m4_0_03_tz 1476 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IbkDuJoxID3GJEl9tw02LCCuA18qviq2xuK1ctyjmlx9H5bH8 2176 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[87] 1877 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_m2[13] 2219 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val[2] 1260 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHbL[5] 1933 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[8] 2271 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_rdCtrl_inst/ptrsEq_rdZone_NE_0 1548 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_RNISJRT4[1] 1210 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[0] 2171 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][6] 1303 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[66] 1763 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_RNO_0[2] 1949 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IdmxtpieGcpGeoHayqsiaxFoG64a6C9wr 2134 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[5] 2106 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_resp_ready_int_2_sqmuxa_i 1165 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/cntBinary[0] 1637 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IofacnKxvkIecs[1] 1664 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[1] 1896 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset[6] 2095 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/reset_counter[3] 1713 244
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IoDJJ3oFqq6syKazotmdCjso 1817 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[34] 1364 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_RNITT381[0] 1345 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Jm5[1] 2123 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[11] 1798 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_1_1[8] 1340 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[31] 1139 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[22] 1861 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[23] 1388 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[28] 1147 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[17] 1915 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][15] 1252 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj1397L[1] 2111 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[48] 1872 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_valid_de_2_2_RNISG881 1271 318
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_i_o2_3[5] 513 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[54] 1805 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[79] 1779 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[4] 2048 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[79] 1765 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/buff_wr_strb[0] 1330 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_index[1] 2166 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcIHyqDkxfyeEHJKKKvhGwL[3] 1716 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[27] 1979 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntBinary_RNO[2] 1623 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItCnhDGsoc5xmxKv1rJka471CGvnFIDni5LKm0tjhs8b 2057 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_EYE_MONITOR_CLR_FLAGS_1[1] 2093 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[25] 1808 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[26] 1360 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[2] 1040 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[12] 2111 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If4H8IjjpdLpzCl3kxyGf5q92Fzg1C 1969 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[17] 1435 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/cntGray_0_sqmuxa 1634 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[28] 1108 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[105] 1777 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I0uLd5eibs4xrxo2zywIp[2] 2217 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[69] 1696 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHhp[6] 1963 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_1_RNIAIH7 1483 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iecupio0F4w6y7wBf62CBCEHh9jBuqHgGGEtwam3GteimlyhE7twr[2] 1997 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[20] 1955 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[72] 1909 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[53] 1939 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[14] 1560 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHm5[7] 1960 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[8] 2153 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[2] 2046 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[29] 1313 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[80] 1859 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[35] 1694 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[5] 1925 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[1] 1832 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[6] 1152 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[19] 1935 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[63] 1825 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNI8N431[30] 1380 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][20] 1274 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[8] 1207 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_Z[3] 2101 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[8] 1998 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[35] 1938 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[75] 1867 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[32] 1525 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[124] 1793 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[120] 1899 337
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/APB3_0_APBmslave0_PRDATA_m[5] 1353 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibht0bidnomczAAIBjHKBAAw45rw93gao0tLb7a[1] 1652 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[95] 1676 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[82] 1857 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/If4H91qfKdJywp5u2t88koKm2jHxbd 1820 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1iziEk1wt8t5Hessh[3] 1652 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_4[5] 1366 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_i_0[30] 1288 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_count_last_6[2] 2063 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[18] 1762 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[21] 1400 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3_2[5] 1151 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3] 1608 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/last_next_NE_0_RNI9KMV2 1555 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[99] 1634 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[44] 1758 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[1] 2204 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[28] 1131 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[93] 1626 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][1] 1437 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iu7lehj9jss[5] 2146 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IrEkjGqsi7j8FyJlycE0K0womIiqcvz77h 2043 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[60] 1896 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[61] 1605 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_sx_RNO 1240 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_NE_0 1999 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[48] 1612 306
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_4[0] 1380 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_n_0_u_1_0 2116 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/cntGray[1] 1607 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/InG0FpAGr2sq0nIwJiI81xba 2253 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IcIHyqIojxi46cEdfbjxpH6 2064 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_valid_int35_s 1197 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHs657xdpm6x8[2] 1762 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][34] 1420 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_valid_1_a1_1 1213 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[25] 1673 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[26] 1258 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[36] 1723 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IhduDyh5v2K2gekct5HHEdGfIHgKwgFcm4sgr1s5qpBi9fuICJ 1695 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_accepted_retr_2_RNIUMJ8O7 1226 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[101] 1879 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw_lm_0[3] 2147 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[27] 1028 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Iiry48H1sFq19C4rb 2099 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_87/ImCq 1768 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IicGGcmCs79qJeuxHryFt9s25H7[2] 2093 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[34] 1390 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st[5] 1351 301
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state_ns_0_0[5] 1413 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/vcophsel_bclk[0] 2209 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iecupio0F4w6y7wBf62CBCEHh9jBuqHgGGEtwam3GteimlyhE7twr[6] 1998 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[82] 1854 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcGvb2pmI9dDzEsv6nLuKgu[2] 2211 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_register.current_lane_3_1.N_62_i_i 1789 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[20] 1194 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7g[36] 1643 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[27] 1658 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[29] 1224 261
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[6] 2009 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[62] 1485 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[29] 1245 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlfycuzHcykGev3071f6f5n[2] 2265 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt[2] 2206 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dm_oe_p2[0] 1800 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52_2[24] 1043 300
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_10_iv_0[2] 1449 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_state[2] 1202 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_4_tz 1248 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted_2_6_RNO 1528 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[27] 1654 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibw4yyvHHvx99I95plqJwg1cuqmydixBKFgoz5Cjstybv5zpklze00bwdH7 1675 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][5] 1241 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[13] 1964 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[26] 1397 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[23] 1604 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[9] 1934 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un11_q0_1 1174 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[64] 1877 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[34] 1948 346
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.CO0 1372 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[0] 1256 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[5] 1975 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[81] 1883 298
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_1_1[0] 1346 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[57] 1816 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[44] 1498 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl9aqLwJzKanw4rj 2064 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/I0yi97E2txCvwjxkHfznFGzstpvaD8m[8] 1616 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IxiD6aD9p9iHIoqtKFh3c[2] 1918 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[4] 1463 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfvwr 2076 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result224 1202 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[0] 2161 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[43] 1733 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i 1533 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icyb3EojdFytDpJa0f352mp 1687 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNISSQH[8] 2173 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ijn3GD342E1rvsK06uHqft4yyCr 2115 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[55] 1819 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[9] 2078 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[3] 1923 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[51] 1519 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[21] 1837 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un106_0 2007 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m54_1 1985 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m76_1_0 1954 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibp4H21GpwrvjqhyL1FFasA664urBrk426qfjvyguC8efghl8[0] 1684 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/last_iab_rd_alignment_RNIISVI 1364 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0] 1992 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6[8] 1125 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[14] 1123 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[78] 1795 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m48 1959 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_rd_byte_en_2[1] 1269 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns[20] 2161 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next16_1_0_0_a2_0_RNIPJJD1 1919 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmcontrol_dmactive4_0_a2_0_a2_RNIA6B61 1073 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbAeCg224mvpg8iE2uiLig1p3usmylxl7fLed4o76bCFGLHBubfIFfadbzHhrbCzhv4dhdFDe9452bh 2058 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[5] 1355 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_is_opsrv_cfg_2 1277 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[69] 1835 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ibby5utodjErJcfiomLxfIEBraBgL[2] 2139 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[20] 1390 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_gate_training_current_8_i_o3 2040 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[15] 2195 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[140] 1801 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[20] 1606 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/req_addr_mux_3[9] 1339 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[37] 1048 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47d[8] 2085 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3473_0_a2_0_0 1342 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[20] 1908 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibv2l9[6] 1715 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[1] 1615 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/un1_shiftBP15_2_a0 838 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/m27_e_0_a2 1896 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[20] 1779 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[8] 2156 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[18] 1532 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[24] 1288 291
set_location scheduler_0/prdata_1[29] 1463 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk2K3tADIre[4] 2051 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[63] 1716 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[7] 1922 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNO[1] 1453 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_sn_m4 1137 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[14] 2107 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[22] 1092 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_0[3] 1109 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[2] 1399 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[3] 1333 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_oe_p2[1] 1801 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1k6g3vk8JB83H9 2099 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_1_eq_low180_next_1 2149 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[24] 1163 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[4] 1880 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/wrptr[0] 1538 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[1] 1336 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IigH2j7xpuBrDBflaHjKhLGGqsu[8] 1852 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[8] 2048 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[23] 1232 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[24] 1235 262
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_o2_3_tz_3 1319 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[14] 1547 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state70_4 2015 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/Ik1sxwbcHgKfCjcB66v9oGHcuppbnyeifApCL 1682 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[19] 1031 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[2] 2154 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[10] 1650 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_61/Ic3D6GJA1md7c[1] 1800 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[11] 2351 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[19] 1197 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IdnAhrdHg4i1hAo7FcClKcnG8lv4Bghl8 2108 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbcrcrLLpijCkwC0qzEjp6oHndiCw 2017 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[40] 1676 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[13] 1439 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IEyE6Dsn[10] 2136 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2[18] 1354 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[57] 1912 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[31] 1772 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align[1] 1276 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[19] 1841 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[101] 1796 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[12] 1065 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[1] 1544 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjzhBI13e1qf4143EKu2t9mf1wz 1678 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[26] 1399 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_0_RNI42S7A9 1258 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][12] 1418 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iof01Enzefi1h8[3] 2262 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][22] 1394 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[69] 1542 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[9] 1868 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[70] 1784 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_3_eq_low180_next_1 2176 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[21] 1939 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[10] 1139 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_1[2] 1220 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_0.delta_delay_0_7[3] 2047 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHnfdzmDEwy722l0GEsqpbuuqDba[2] 1761 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IyausgtGHcf[3] 2199 339
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/wr_pointer_q_3[1] 1363 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfv1C 2076 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[22] 1220 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[18] 1983 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p0_1_6[1] 1786 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_49/ImCq 1768 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/buff_wr_ptr_0[0] 1292 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[6] 1079 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_first[6] 2126 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_first_7[6] 2155 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/load_dly_cnt.m5_0_a2 2095 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb91CxlBDrucs[2] 1586 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[40] 1690 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[47] 1766 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[25] 1978 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IxiD6aD9p9iHIoqtKFh3c[2] 1958 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_m2_0[10] 1377 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[43] 1378 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[2] 1456 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[20] 1920 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_dmi_req_command_RNIVMP91 1114 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[41] 1672 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[18] 1185 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[14] 1878 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[27] 1365 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[99] 1714 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[68] 1652 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_1[8] 2185 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[57] 1569 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_dq_dqs_optimisation_current_18_i_0 1931 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[21] 1869 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][0] 1445 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[65] 1943 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[6] 2154 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcA1oIhdiI73e[3] 1729 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I3qasqnDbv8outKJxG2u82ezxmd1zne[9] 2179 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[11] 1448 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[16] 1176 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[7] 1664 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/sizeDiff_pre[0] 1506 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[9] 1790 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[0] 2051 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.wrAddrGrayReg_r[1] 1063 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[31] 1407 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_debug_state_1_sqmuxa_3 1071 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[4] 1439 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[13] 1031 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/tcm0_d_req_valid_2 1284 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[1] 1133 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntGray[1] 1623 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_ex[0] 1290 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/cntBinary_Z[0] 1622 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_APB_IOG_CONTROLLER_current_RNO[0] 2003 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_0_a3[1] 2013 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IIx4bh0KzKiqDyHifxAJIhGFlcKxjbgqmqElpJj4nracxn19iFJ3v89v3xjDJprbwo40Fbf 2065 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w_0_a3_1_a3[13] 1052 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[0] 1695 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[30] 1955 298
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_pktsel 1400 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[15] 1372 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[9] 820 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed_i_m2_0_1_1[11] 1373 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[2] 1338 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[51] 1602 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclth1lcue9uAAm7ioHoBLJkFC49CBA96HvedqIwFDz77b[3] 1669 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0[0] 1088 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][17] 1472 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/nextState_0[0] 1585 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0uLcGAKns6lEntc8AsDC 2123 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[3] 1159 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex7 1260 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I32vHn11BsJGBvveCD10lnJABexz77e[2] 2191 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[67] 1871 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_1_0 1211 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IFIgJncr 2103 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[16] 1176 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[33] 1856 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[95] 1826 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current[3] 1948 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/II3ttGccaqAjsg0ogw[6] 2237 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[60] 1862 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[8] 1651 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneCswny3wjbHFhqI0ye5gkzfl9[0] 1701 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_3_0_RNO 2038 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[62] 1767 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ImCw8IaKLvcql6Hzwe5BE5469ijkwBv21gvJDt4tA5EeJb7pgwdz43m18 1972 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][17] 1557 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbjqyGq9LFtt7AcuzJuhFwoul5xdkiaDeu3Ffl7[42] 1726 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[42] 1862 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATE_COUNTER_1_sqmuxa_1 1894 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[41] 1629 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[15] 1211 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ib40ECix4D2w9BID 2117 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[10] 1652 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[52] 1656 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[30] 1206 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_1[1] 1934 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_3_a0_7_2 1231 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[27] 1657 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/next_states2_2 1077 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/counter[4] 1084 280
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[40] 1576 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[71] 1610 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNIGAB271 1274 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[60] 1522 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[17] 2111 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/II2aAF9DmjrAt8ai75 1678 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I0uLcF2BcKBJvxEluhIra 2145 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IbxIDg2ll7pGI5Jc[3] 2067 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_ROTATE[0] 2135 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[69] 1866 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[27] 2108 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[3] 1454 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[86] 1874 301
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0Il[0] 1350 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[22] 1761 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeuJ3buLxLtngLx9j8sm[10] 1977 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHbL[7] 1957 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_0[28] 1391 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0] 1633 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[0] 1845 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IxiD6aD9p9iHIoqtKFh3c[6] 1952 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/dpc_rd_data[8] 1213 261
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_4[1] 1256 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ifin9GB0E2JvulfuuKgt[0] 2101 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[11] 1903 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[59] 1810 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[27] 1393 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/visual_AChan_FSM_next_0_.m3_0_i 1524 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][10] 1223 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[68] 1701 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[1] 1995 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_clk_pause_cnt_next_v_i_a2[1] 2104 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState[1] 1603 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[1] 1342 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IqdwhakyLq0b5di0pK9fF77d 1682 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[55] 1766 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/InpCi8uCFrzcfAkFE5I3ak16[5] 2230 342
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[0].BUFD_BLK 453 6
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/In9l5v1b7dCjss[2] 1564 232
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_1[0] 2115 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IlICg5AIdvG3wneKdiFeK8jjkGIw1AAr7Kl8GigyzzoCBDG[37] 1666 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[19] 1402 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IbsbI6oBxyu49iD8[8] 1843 325
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_inferred_clock_RNIVJK7_1 587 5
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[28] 1159 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/In9l5v1b7dCjss[0] 1561 232
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnuq8hw6rcax8[3] 1828 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_2_0 1162 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_half_i 1353 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[28] 1421 306
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_1[4] 1363 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_0[6] 1130 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_valid_2 1205 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/I8j17LIA 2168 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_tcm0_9 1260 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[1] 1104 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGI5[14] 1938 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[104] 1826 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[6] 1243 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/no_flush_req_os_RNIJKRER 1290 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[127] 1833 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[40] 1375 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[29] 1108 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[67] 1762 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un4_bcu_op_completing_ex_d_xx_0 1239 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel_1_0 1175 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[91] 1646 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/un2_noise_detect_flag 1983 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[10] 2089 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][26] 1441 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[46] 1561 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_p_1_u_2_0 2218 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbgIgxhmFIavdv0npDipt6rjB8x9HL2ECzxAKgw 2159 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_1_next_4_fast[2] 2125 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[46] 1895 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[41] 1587 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I3qasqnDbv8outKJxG2u82ezxmd1zne[0] 2183 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[38] 1594 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ibm7z8GbjGdJt473KmqIx8hDHixu8jkABDpJjoHbvcoFbD27GaCALDnjsLFyfEluhnkLwGE1fywee5pKCc7iqpzroa05unden16H4vx7s3n9JFfnqevuu8E82mfvq82v4zp78JqvsrJ127ak0p49asLtjbc 2061 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[27] 1393 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xr71kHkHrjAf4FrBJECx[0] 2050 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ibfb197Gv5129fxmIJjqI8psqp6orAAfAEHEt7d 2138 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[26] 2074 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[4] 1120 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IbezHipzqIyhhlCnDqi4EhJ0hEaJhra0tuD3D1E[0] 1817 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_priv_soft_reset_taken_1_0_sx 1246 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[0] 1335 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dfi_rdlvl_resp_next_2_1_0 1997 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[82] 1638 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[4] 2075 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IGh7dBHjcfmJkeGmygHGDpov4v7b 1713 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[109] 1914 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[28] 1899 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[117] 1628 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full_RNO 1622 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[18] 1650 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u_1[29] 1065 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[28] 1940 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[18] 1119 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_rdCtrl_inst/fifoRe 1627 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcGvb2sssjLb5nBz3Jm0Jhv[2] 2154 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I0uLd5eibs4xrxo2zywIp[1] 2220 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[3] 1638 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_dummy_slave_0 1267 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[13] 1714 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[1] 2128 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[25] 2104 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt_lm_0_fast[0] 1928 363
set_location scheduler_0/writepointer_RNO[2] 1456 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[1] 2000 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pstrb[0] 1366 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[37] 1572 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[7] 1686 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[3] 1858 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[7] 2205 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[103] 1795 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8v0G1A[37] 1665 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gK02wA2mcI7qqtBl7 2046 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[9] 1163 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[18] 1234 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IexB0huuv5Dqo45k2ik40asAwuyBjFb8H31y0lkJ20A7m6lum9rvBjv8yIghmCs 2048 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_empty_RNO 1424 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[19] 2119 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.un74lto9_3 2099 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abs_cmd_regwr_cmb 1079 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[61] 1592 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[1] 1843 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_47_0[24] 1040 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.push_counter_5[1] 2202 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][3] 1343 298
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/wr_pointer_q[3] 1364 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[28] 1312 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[0] 1481 325
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_1_sqmuxa_2_i 1433 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[34] 1645 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_19/ImCq 1730 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.next_state111 2051 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_4[6] 1051 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[5] 2085 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt_n2_i 2206 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p1_1_7[1] 1766 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[12] 1786 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Iddgr8l1i3hBxnmBE4KwfIn[2] 1940 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[13] 2093 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_rdCtrl_inst/empty 1622 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[5] 2061 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iftomwp53Fol2JeysCEFsd6jmz84cu[2] 1682 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw_lm_0[0] 2124 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[34] 1954 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCy0y2ynfz77i[2] 2055 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_o2_0_RNI0BH01[19] 1182 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[30] 1017 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IghykClbwyEcxanbptvx8pCj4ocoytAc6rphGFb3[2] 1642 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[16] 1338 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I2nt4ykoqapjxcverAK3d[2] 2172 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[13] 1964 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_RNIV6SB[0] 1218 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[2] 1681 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[2] 1484 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[21] 1188 261
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[8] 1353 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sDwjabg[9] 1989 327
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[13].BUFD_BLK 632 99
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_7_RNO 1128 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_2_sqmuxa 1166 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[20] 1382 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_1[24] 1045 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[61] 1908 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/cntGray[0] 1619 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un4_cpu_wstrb_mux_i_o2[2] 1455 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFglEKDJ6HA9eq0wjgr[0] 2046 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/In91EcEud5EA4GAbca8IuKxv 2025 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IksE8iAEacfGhkK8rosBmsq12qnn5r6xj6mrc[0] 2033 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[29] 1535 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[7].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0] 1158 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[26] 1351 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error 1326 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IjzhCdgHiDt4hleu2tsqbG0nECv 2075 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[29] 1200 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBHcCAuxEd9iw40pbwqlgw1tKxxA[2] 1650 315
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_10_iv[4] 1448 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[11] 1209 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ii1cxwpgHFjqnDAnpbljtIKahvztDcc2v3q5csF7KotEwD0irjrr1yjxLt900bsptKxEgz[2] 2227 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places[0] 1161 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][23] 1556 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_210/MSC_i_211/ImCr 1798 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[1] 2328 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[6] 2119 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[7] 2002 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[18] 1126 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_last[6] 2130 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[23] 1224 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[23] 2107 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_DELAY_LINE_MOVE[1] 1994 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[14] 1512 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[30] 1324 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimtt4K8mz6kCs 2061 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[24] 1786 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxgnK8foCFqcAggleq5s5Hxww 1715 300
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_count[4] 1409 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[10] 1240 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m70_2 1940 369
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTll0[0] 1332 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[4] 2346 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/bin2gray_inst/nextGray_1[0] 1602 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqs_2_stw_next_fast[5] 1963 372
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo_RNO 501 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IHaG0tf9I9EpJivLoDuD7GAbtDwu 2175 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ipe3f8L81ijEBImwrgDobkczDFiissCfgL[2] 2090 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel 1161 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IzxcpeAB2Jc[11] 2187 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[12] 1934 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_reg_RNIEFFU[3] 2127 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][4] 1533 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/rdptr[1] 1898 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[101] 1715 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[1] 1783 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[21] 1609 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc5 1964 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[25] 1666 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[33] 1565 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[97] 1932 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[93] 1879 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[20] 1038 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[20] 1304 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[0] 1894 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Id8iwwwId1wwjy9tz9oJzhrfssC5o8Cr6i3oooKdiCu 2190 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcCbLH9[5] 2074 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[120] 2136 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ieo15lxKugwal75lxIsj[6] 2091 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[28] 1754 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ic4Klydf08bxu 2139 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[6] 1847 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_10 1329 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IeJF94ksq0l7v52kghbg[7] 2175 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[15] 1891 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[44] 1818 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/un1_current_state_9 2186 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[0] 1392 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_213/IbqeteiFvGew2vwmDilc7IHqAcA1BdInbHnzplmf0i1ty3Lr5a4s8A7CAh6[0] 2005 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[11] 1436 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI8F9I[6] 1402 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[93] 1674 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I320oEqs54cfwv3dEm8d9EDD5bFghcj 1954 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[1] 1880 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_wait_rxvalid101_next_m2 1985 351
set_location UART_apb_0/UART_apb_0/CUARTO1OI[4] 1361 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[24] 1839 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[33] 1612 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/rd_data_1 1289 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.rdAddrReg_r[1] 1010 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[14] 1399 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[75] 1785 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk5[1].un1_accept_data_0 1521 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[37] 1699 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtibvJzd6gu[0] 2049 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbJxKHK3zvcqnxcp0B9jJ9bui7xJ1opG7r2p[6] 1689 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[57] 1623 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_1[10] 1368 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[9] 1113 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[8] 816 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[19] 1645 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[18] 1736 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[25] 1677 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/I0yi97E2txCvwjxkHfznFGzstpvaD8m[1] 1933 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ijfz2g91F2m1b6HsawdvsmFB016 2127 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[12] 1670 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_0_o2_0[1] 2110 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[16] 1580 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/bin2gray_inst/nextGray_1[1] 1623 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[67] 1640 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_clk_sel_next_0_sqmuxa_1_0_o2 2029 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_data_valid_ex_6_5 1210 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_RNO[22] 1046 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[63] 1909 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[5] 1154 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[21] 1387 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[3] 2010 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_1[4] 1154 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[28] 1709 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[92] 1787 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[7] 1627 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[15] 2203 376
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa_1 1330 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/Ify9w7AAktk59sbhfuCeFas6v7oayfox6r8528hy[7] 2206 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[39] 1760 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/is_locked_RNI7HNI2 1310 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/write_counter[4] 1841 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iu7lehj9jss[6] 2148 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[25] 1444 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a2[0] 2133 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[48] 1931 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbD4i9FtdCmtC7cfd8c7FBdJ0ec7m0009uDuleouKr1Kr9 2181 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/emi_resp_head_uncompressed_half 1331 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Izw63Lr4nLvgHuyunf39ID1B3cFdBwt[2] 1752 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib4Hfaj77uhselKevHh2CIvctaLI9s8I0G17 2183 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[61] 1527 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[25] 1464 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[31] 1207 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[35] 1651 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[13] 2060 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_iv[0] 1284 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IclthlJIm5eLzivI4257IAt89ccqljGDpr6jzGLabaak16[35] 1653 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[5] 1109 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u_2[29] 1078 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid36_RNI6A9O 1149 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][16] 1406 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_m2[7] 2094 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[35] 1642 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IcGvybevvmeD6I4wLx8CfgL 2084 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_reg[1] 2174 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[42] 1708 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNIVEBA4 1273 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_m2_2[27] 1369 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[30] 1412 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IlbcbILDge2D96g3lyDDCvpy7I9spiv7Cpb7a 2164 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[20] 1170 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un10lto31_11 1117 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[99] 1650 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/addr_offset[1] 1513 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[81] 1849 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Io9dJ4D3rhdBJc[2] 2211 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfzCm67xzf0wKeI0rzn1269edhphw8Du4im2c8kBAckzncfFnJeu5Leu95rqtwuJgm4pc1gLepGw1tK7qgr 2062 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I3qasqnDbv8outKJxG2u82ezxmd1zne[5] 2205 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_1_sqmuxa_1 1187 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[73] 1906 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p0_1_6[0] 1783 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[74] 1683 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[5] 1110 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[21] 1391 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][30] 1404 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbzoinDnrGHaqvJLdiqvkeAtJe[0] 1764 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un1_instruction_1_i_o2_RNIUNA61 1251 333
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxp_frames_4[1] 1376 279
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_i_a2[4] 514 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[46] 1558 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[1] 2144 304
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[1] 1389 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid33_RNIVFC92 1174 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[54] 1772 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_load[0] 1968 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[9] 1730 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_cnt[3] 2139 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[10] 1047 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[27] 1140 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNI715P[0] 1457 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt[1] 2011 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[14] 1840 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[26] 1053 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[29] 1103 282
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxp_alldone 1371 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_valid_0 1311 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[122] 1686 355
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[32].BUFD_BLK 822 231
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[28] 1943 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset[0] 2089 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IfxH8bmaHuhv4HzEwk3iw8IFhjI63c[4] 2212 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[15] 1699 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IyFfB04dBD8[1] 1938 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_no_burst_cnt_r1_next_i_o2_0[0] 2121 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_i_m3[29] 1287 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a0_1_1 1257 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/rdptr_RNO[0] 1913 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3_2[8] 1909 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[64] 1877 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val[0] 1269 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[6] 1151 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[15] 795 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[1] 1972 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[21] 1205 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[10] 1470 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_1[0] 1944 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_access_ff[1] 1081 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_m7_i_o3 1303 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_middle[3] 2159 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][38] 1376 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[15] 2172 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[2] 2086 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNO[12] 2196 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/data_1[0] 1983 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcBg9vqrFtavziiByJDD36Lzce6Gx82Jj 2175 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[25] 1783 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[29] 1398 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibv2l9[5] 1700 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_last[0] 2124 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[1] 2169 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[26] 1491 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un10lto31_9 1136 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4rbL[0] 2088 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[29] 1197 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[59] 1388 298
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO1I[6] 1312 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[23] 1727 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[17] 1538 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbcCj0h1a95fFf1wlqiC8DmhClzsf 2121 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[33] 1707 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[29] 1219 262
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_3_a0[28] 1352 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IcA1oEtLbCh3j 1901 316
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo 493 55
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0myhudjrGBqE3lGtyvCtzyLAGe397s[4] 1982 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[2] 2061 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ih4p8srEpJBbzGII7[4] 1793 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/IeKz47q3p5wkbhBrceb91CxlBDrucs[2] 1896 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/If91apq8ufc5tCefBmyBI4ca4EnGrc[35] 1712 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IwKq1vK8piHh2En5lxq2D[4] 2150 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[76] 1863 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCy0y2ynfz77b[0] 2057 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex[4] 1203 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[62] 1754 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI0FOH[13] 1245 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[4] 1338 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[28] 1091 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[1] 1403 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[18] 1084 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1iDjanIGKeD169ebg 1704 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[18] 1879 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_RNO[3] 2022 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[6] 1202 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.visual_rd_dqs_load_nexts2_i_0 1968 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[35] 1652 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[45] 1593 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH0p48s[1] 1887 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[70] 1766 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gKt0uhbbtejaIF77a 2042 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[24] 1181 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][19] 1347 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzldbCrxEkBDm0quEI1KAmzJ[1] 2262 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[22] 1653 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFB5yry5bKb5 1689 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_lsu_emi_req_valid40_1 1268 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_last[4] 2128 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IirmgHqx2aLiLlx8h[1] 2190 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcnnkkA7sLb7a 2083 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[0] 2173 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[10] 1761 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[22] 2165 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3AzJvs2ndD3c[0] 2252 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[44] 1752 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IHD7wvHKr99H2nbt7c[4] 2133 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[98] 1671 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IvJfJo7Kxx3[0] 2116 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[22] 1557 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[28] 1187 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[62] 1866 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_i_0[0] 2111 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[48] 1921 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_m1_0_a2_1_N_3L3_1 1230 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ifmx5lHsCG55InbIDg305vvm4shI18 2093 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[17] 1909 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[57] 1762 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[21] 1618 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihf3mrzL79mAcaFss[4] 2201 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[21] 1114 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[17] 1061 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNO[8] 2225 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[88] 1832 367
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2_1 1355 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[75] 1840 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[14] 1460 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihf3mrzL79mAcaFss[3] 2236 319
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_sresetn_15_0 1418 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p1_1_1[0] 1789 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/buff_wr_ptr_0[0] 1295 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlg9iwcIwru6FyjH2c7gcjJ[8] 2253 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_write_1_1_0_.m3_i 1282 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[3] 1261 282
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/txfifo_datadelay[3] 1440 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[51] 1784 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[2] 1940 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_first[2] 2154 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGFsu3A9bn2ds0wL[8] 2015 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IwKq1vK8piHh2En5lxq2D[0] 2135 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IdmxtpieGcpGeoHayqsiaxFoG64a6C9wr 2146 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_en_retr_RNI1L3Q9 1252 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[22] 1702 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb92EKAuHf1h8[5] 1638 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[57] 1569 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ii88AkwJholFl9Cso 2111 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo_RNO[0] 1552 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[2] 1317 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busy_ff_RNIDDEM_0 1061 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_cnt[2] 2138 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[112] 1785 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/tap_count_RNO[0] 2024 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1[0] 1210 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNIF4OA1[1] 1161 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[28] 1150 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[51] 1640 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a3_7_0[0] 2048 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[18] 1189 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[20] 1579 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[24] 1867 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/pkt_cnt[1] 1552 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[18] 1714 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][29] 1569 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/sticky_13_iv_i[1] 1389 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_valid_dmi_0 1053 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[15] 1048 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[20] 1116 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[106] 1664 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[22] 1726 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[11] 1898 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbjqzcyjncxiEAAiau8iskjkq4lJlqwEao8er7a[2] 1665 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/req_addr_mux_3[4] 1340 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[3] 1811 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[0].write_callibration_offset_RNO[2] 1842 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw_loadphs_b.m4 2074 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][32] 1380 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I5sjo233lGH5qvbEbxLDkv2w0Hgs2enDE97ajDFaKaCishmDI18 2086 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[24] 1411 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[18] 1903 309
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/counter_q[3] 1359 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_2 1149 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p0_1_3_1[0] 1812 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[26] 1137 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[28] 1938 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[15] 1917 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/next_state103_i_a2_6 2180 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[6] 1870 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[14] 2201 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[106] 1669 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjqcJzmv0GH75rFDL5IjBrG07r2p[0] 2241 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[77] 1866 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[23] 1134 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[5] 1857 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7i[36] 1648 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[14] 1173 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[3] 1859 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[43] 1671 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[0] 1614 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[55] 1402 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[71] 1683 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[62] 1869 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/SLAVE_WLAST_RNO_0 1559 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmcontrol_dmactive4_0_a2_0_a2 1062 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[1] 2143 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_shifter_unit_op_sel_ex7_RNIRLU4JK 1224 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current_RNI165L[0] 2115 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[22] 1019 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[7] 1969 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[83] 1873 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[34] 1437 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_146/Ic4jjp3AKtw9hg3f40xhpJc 1801 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_1[0] 1279 327
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/CUARTO1[2] 1376 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[13] 1205 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[31] 1549 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[64] 1574 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[19] 1841 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[38] 1724 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[65] 1696 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[26] 1347 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[13] 1950 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_cmd[0] 2173 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/un1_req_complete_reg11_3_0 1348 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_1_RNO_0 1233 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[22] 1401 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[15] 1055 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[20] 1140 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[5] 1475 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[41] 1858 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_2 1239 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[47] 1784 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_42_iv_0[19] 2217 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[44] 1870 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ib9xpKHKAce68JIhr1sJ446i2l[1] 1585 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[1].un1_lsu_flush 1275 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[36] 1876 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ibfb197Gv5129fxmIJjqI8psqp6orAAfAEHEt7e 2166 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1DrDDpya811riz4CLys0Jrc[1] 1730 297
set_location scheduler_0/internal_counter[55] 1584 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[76] 1840 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un12_log_wrap_len_2_0 1468 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[23] 1043 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[17] 1479 307
set_location scheduler_0/un1_triger_reg123_13 1514 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE_1 1173 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/read_count[0] 2017 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[28] 1307 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_full 1501 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[19] 1161 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_rd_valid 1172 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[53] 1908 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5_1[0] 1255 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[56] 1363 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[75] 1830 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[41] 1860 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[29] 1138 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_lsu_op_ex_Z[0] 1228 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[16] 1419 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[4] 1924 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[4] 808 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[12] 1951 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[3] 1341 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[12] 2173 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_nearly_full_23_iv_0_18_i_a3_0_1 1491 315
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0Il[3] 1348 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[4] 2026 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0myhudjrGBqE3lGtyvCtzyLAFfajrt[14] 1938 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw85mEgBksFAagJb9tkxA[6] 2045 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un7_cpu_d_resp_error_rd_1 1293 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[60] 1890 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[27] 1985 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[77] 1860 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_RNIULU4 1164 162
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[93] 1849 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[5] 1570 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[8] 1058 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[12] 1602 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntGray[0] 1572 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[21] 1665 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/current_state[3] 2163 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[32] 1504 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[5] 1977 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk1[1].wr_en_13[1] 1536 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[27] 1496 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[68] 1869 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[86] 1801 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[12] 1454 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[86] 1610 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de 1142 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[71] 1615 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_165/Ic4jjp3AKtw9hg3f40xhpJc 1950 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[16] 2107 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Icq1qFC76tBl6 2146 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IbbHw4CzDh2ih73hb92j7GJxwpbH9 2197 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[78] 1861 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset[4] 2033 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[29] 1257 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I436b7IF80xkwhG6mumj5ikL17F6mgr[138] 1813 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzrL[6] 1928 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[6] 1936 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjrkG7dqsFGemavdHgtgiv3Dqgs[0] 2103 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_ac0_1 1969 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state70_3 2019 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[88] 1916 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbzoinDnrGHaqvJLdiqvkeAtJe[8] 1725 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[14] 1832 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr[3] 1542 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[27] 1783 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[16] 1202 283
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_inferred_clock_RNIVJK7/U0_RGB1 581 67
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[74] 1818 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxnlCJf1BjoGohz[2] 1921 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ifin9GB0E2JvulfuuKgt[1] 2105 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[58] 1757 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][9] 1289 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[12] 1128 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[70] 1598 322
set_location SPI_Controller_0/SPI_Controller_0/USPI/PRDDATA[2] 1353 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[45] 1869 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[18] 1726 328
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_1 437 3
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_65/ImCq 1797 322
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_5_2[6] 1391 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[144] 1885 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[11] 1346 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91bgzABh76dLzdafbuwirmz7CjmB[4] 1672 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 1624 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[5] 1531 328
set_location scheduler_0/sched_regs_2_[3] 1434 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[6] 1712 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[34] 1702 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[92] 1698 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/alu_op_complete_ex_s_RNI5FPB59 1257 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][1] 1355 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IfodjkHvcfBxHbmd6mLrzr4BhG9r5Bedhh1nmdJbwmwv4e21j7aywtGIbbh4o67iJpCyEz7t440A4FKat4EIjaJdDHxbb[3] 2247 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[28] 1259 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/data_1[0] 2094 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[3] 1786 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_completing_ex_2_RNIAF713 1240 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[62] 1891 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/cntGray_9[0] 1620 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[13] 2009 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[16] 1760 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[31] 1734 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[99] 1794 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[33] 1601 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_expipe_resp_rd_data_3_2[14] 1148 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IDzwe50A38tA1hovwt 2116 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[12] 1181 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmstatus_allany_havereset_3_iv 1076 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[25] 1474 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I1fErDrGf3l9DJ1jldBl7 2120 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IHujtF0JxyGhys3kcf5LKD3dhrse[5] 1912 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/cntBinary_RNIR20N[0] 1616 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[42] 1462 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[95] 1845 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_move_RNO 2043 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_Z[3] 1210 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[49] 1359 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw_delay_line_move_2 2120 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_start_bad_data_check_next24_0_a2_0_a2 1918 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[13] 1567 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps180_2_eq_low180 2186 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[51] 1649 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_5[7] 1101 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[53] 1809 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[31] 1026 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[30] 1184 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[9] 1373 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[4] 1695 256
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[0] 1931 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[15] 2190 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[68] 1864 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[9] 1657 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[61] 1625 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNIET0K[2] 1260 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[7] 1841 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db5_4 1770 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[90] 1643 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState_RNI6EQ21[1] 1483 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[17] 1538 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[10] 1118 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IsgHGutuFoiz24zzJnjyeukd7tJuyLlx8h[6] 1632 289
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s1[1] 1623 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_3[13] 1363 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I0uLd5eibs4xrxo2zywIp[4] 2158 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[10] 1850 343
set_location scheduler_0/prdata_4[13] 1480 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[113] 1860 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_p_2_u 2092 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[56] 1899 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[18] 1759 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_tcm0_9_1 1276 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[2] 1337 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][36] 1440 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/shiftDMI_2_sqmuxa 834 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/II3ttGccaqAjsg0ogw[3] 2253 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[65] 1938 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[35] 1803 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqbuhx[5] 1655 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[8] 1207 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[1] 1620 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_gt_error_next_0_sqmuxa_1_0 2089 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[32] 1655 328
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un6_countnext_0_a2 502 54
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.visual_reset_data_gone_bad_next_0_0 1945 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un105_0 2017 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_addr_6_fast_cZ[3] 1104 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ip5zr3zyHyh2qzn8Eslkwjnc[1] 2113 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/Ik1sxwbcHgKfCjcB66v9oGHcuppbnydDm6i75 1688 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/rdptr[1] 1546 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[47] 1578 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[1] 1213 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[4] 1128 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[15] 1030 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[19] 1822 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2]2 1286 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[27] 2163 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[14] 1713 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib2KbL38524bBxlEamjbAo3nH8[0] 2115 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[5] 2062 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpAJ5dHLCcbjtLbhdKfHpq0jGuv9akzo1F9pj9l8[6] 1690 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_priv_soft_reset_taken_a0_2_1 1247 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/valid_out 1284 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[8] 1062 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Il9gbmigoHwcwewKtEKaIk12CBzB77iqGlyzn6g1bqkB016 2107 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_write_1_1_0_.m3_i_a2 1281 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state82_NE_i 2018 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[9] 1966 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[27] 1217 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[40] 1860 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHhp[13] 1925 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[107] 1908 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IdFvEirl0G45BgycumJAeEnz6FHeI6xfoA5Kt3oyiirq3IqgmwF9wkCKkoL05K8LIFqBfiG88mfH1oBlG8ph58wjoo8DrLsGxJBb7H9r7qavj9GtJECq 2236 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[7] 1852 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_steps180_3_lt_low180_next_3_1.CO2 2050 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_priv_soft_reset_taken_1_a1 1248 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[3] 1802 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[41] 1581 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[103] 1798 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[27] 1414 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[12] 1340 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[100] 1892 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/visual_SEND_DATA_SM_current[0] 1552 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IG5ybacKp0ehlJkID3[5] 2106 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_load_RNO 2123 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_req_resp_state_1_RNI8B892 1284 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[2] 1453 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/rdptr[0] 1536 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[67] 1825 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iv2IqIn5ocyJt8zvKnF4F4H6K9KpKckfB64a4nBpEjzyumoBxpwhbc 2034 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IxCyClhqFss[6] 2262 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[101] 1846 349
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxp_frames[0] 1371 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[7] 1112 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_RNI53MI[1] 2037 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0_2[11] 1062 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[53] 1583 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IrnbjoFb5k3zy0dHl5lK9mvDLv6BAqFjhinKmD5DhpIF 1969 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[43] 1780 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IxC4mIqkqsl[2] 1756 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_9[12] 1018 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[8] 1344 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[1] 1222 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[14] 1333 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_p_2_u 2096 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[18] 1280 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I7t2kkooorD360k2mCtp1CIwFK85GKdKzpbveDpH6[0] 2129 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IL8fy4aou7cew6iAHc7CE6f6audLxJ8E9mhIra[2] 2025 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2_0[10] 2124 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[2] 1551 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IB8pdBohh1gDom0IwJicBw1E54diay1Jzhxid4i6bqh1GcghDr8 1656 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset[1] 2030 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNIMRO15 1260 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m9 1980 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_0_0 2014 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4I7L[0] 2069 286
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dfi_rdlvl_resp_next_sn_m4_1 1993 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ic2IJ8qlsbcjEbjCfraak16 2135 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[12] 1686 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[19] 1807 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1[29] 1066 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_ASIZE_out[1] 1540 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGFsu3A9bn2ds0wL[9] 2004 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[97] 1822 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[10] 1955 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[64] 1886 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[2] 2028 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNIAN231[22] 1394 321
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_4[7] 1403 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[22] 2100 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[32] 1953 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[63] 1800 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3474_0_a2_2_0 1339 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[2] 1212 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[12] 1067 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_addr_6_fast_cZ[4] 1123 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[10] 1644 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzldbCrxEkBDm0quEI1KAmzJ[5] 2267 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[99] 1933 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/I4eFk3jFE0GBIspL6gt0q2dDBC6ur7c 1849 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[7] 1108 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[10] 2046 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel 1160 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IxCyClhqFss[6] 2250 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_2[13] 1362 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[94] 1829 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[67] 1804 343
set_location scheduler_0/prdata_1[31] 1487 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IJ3cJLEexgE57ILHL1easbcIur8j 2145 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[30] 1112 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[11] 2194 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/II2aAF9DmjrAt8ai75 1624 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_access_ff[2] 1084 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[19] 1713 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m68 2000 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[107] 1899 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[47] 1834 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_RNO_0[0] 1296 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[83] 1840 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbsbI6oBxyu49iD8[0] 1794 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w_0_a3_0_a3[6] 1040 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[22] 1170 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IwKq1vK8piHh2En5lxq2D[8] 2152 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[75] 1605 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[25] 1216 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ip5ybGdCBzHv0InhLDrqtDxA[0] 1693 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ib9A89CDtmu7CChvEKjik547LDKmDE1FHvgL[0] 1902 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[46] 1849 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[4] 1927 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0_RNO[1] 2049 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ic4KbuIfG9BII[1] 1587 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[126] 1811 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Izmy0cuJae6j66Ju7t9r5 2021 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[12] 1703 256
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52_2[28] 1042 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][19] 1349 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[9] 1167 274
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntBinary_RNI4PMM[0] 1602 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib9yakcKDgmcbECJ6sf8p7sagu[3] 1708 321
set_location scheduler_0/writepointer[0] 1418 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[32] 1645 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntGray[1] 1614 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[11] 1566 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[3] 1738 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux_0_RNIEU1K[7] 1155 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_lsu_op_ex_Z[2] 1241 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[12] 1182 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[1] 2063 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un6_T_h_En_8_i_o3 1328 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[24] 1977 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[20] 1397 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/wrptr_3 1538 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_2[12] 1101 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_debug.implicit_wr_dcsr_cause_wr_data_1_ss0 1261 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[49] 1917 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1mtfF3JBAl10cf[6] 2024 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/next_state_assignments.data_match_dec_1_0_a2_RNIACCR 1843 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjqcJzmv0GH75rFDL5IjBrG07r2p[5] 2238 330
set_location scheduler_0/internal_counter[25] 1554 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3462_0_a2_1_RNIC3VS 1309 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[7] 1555 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[49] 1389 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][18] 1439 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_addr_align[1][1] 1277 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[15] 1400 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][3] 1534 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[24] 1339 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[0] 1860 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[0] 1994 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[4] 1924 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[1] 1641 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_0[19] 1351 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[100] 1891 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[15] 2088 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[52] 1637 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output66.pre_iog_en_output66_0_a2 2206 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[25] 1379 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/shiftIR_2_sqmuxa 810 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[54] 1603 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IgrEeG83oJd7F6rA5jeiy9aFH2cxjtc2zdy5j9ws 1674 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbB8wfriydzaAt06ybcx0ow4rj[7] 2086 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[5] 1343 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un6_T_h_En_0_a3 1331 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[76] 1849 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[12] 2190 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[0] 1854 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[17] 2183 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_2[18] 1162 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[17] 1892 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][13] 1421 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[26] 1530 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IyEG0iLbvh1[2] 2077 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1ltmxi4csCjgJe[8] 2068 301
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[22].BUFD_BLK 611 141
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[26] 1813 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6dkkDGKvpa9H71brpnHCklf1h8[0] 1673 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un11_q1_1 1159 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiAKAalyFs67aJHAkx3y6b91Bv3kB094EgfgL[4] 2003 324
set_location scheduler_0/internal_counter[11] 1540 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[25] 1302 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[1] 1974 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_i_m3[28] 1298 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_6_RNO 1131 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[23] 1297 276
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m20 1335 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_fence_i_retr 1244 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[9] 2070 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_valid_de_2_2_RNIB0SHR 1225 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr5 1286 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIEK4P[0] 1417 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[49] 1938 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[30] 1357 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[72] 1613 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb91CxlBDrucs[5] 1640 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_RNO[3] 1105 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/tdo_u 827 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib2KbL38524bBxlEamjbAo3m18[3] 2132 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[9] 1132 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[28] 1699 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[9] 1242 273
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[15].BUFD_BLK 691 141
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv[4] 1138 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/genblk1.preCalcRChan_Ctrl.addr_out_2_3_RNO_0 1477 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[31] 1848 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[16] 1067 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[2] 1174 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un15_buff_resp_head_compressed_0_a2_0 1343 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ipe0ubuAqjgLtvpGsuclDoK4v2unkn6k17[3] 1780 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[55] 1770 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Iqdwhaku7fDjrFyHd20JKICu[0] 1694 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[0] 1128 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[26] 1758 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[38] 1424 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[15] 1203 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iv2IqIn5ocyJt8zvKnF4F5kgjlAoyH3ihukGB27F8l37FAkKGkw9wq[1] 2031 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_state_ns_cZ[2] 1202 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntGray[2] 1608 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtibvJzdCCs[0] 2034 330
set_location scheduler_0/internal_counter[41] 1570 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[23] 1839 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[13] 1214 262
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[6] 1607 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/reset_counter_3_1.N_37_i_i 1713 243
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[45] 1380 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt[1] 2088 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[41] 1756 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[0] 1143 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_shifted_5[0] 1526 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[27] 1114 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[12] 1192 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcgELHpiHlL6LDey3E57jJdfvdHHBzaDsmHviJmrmt2dwt 1702 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n_2_u_1_0 2112 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[53] 1844 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[33] 1915 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_18_0_RNO 1183 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[6] 1997 340
set_location scheduler_0/un1_paddr_3_0_a2 1327 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmhoF8EE6Fgr[6] 1713 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/noise_detect_flag 2152 376
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_2[4] 1392 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[15] 1391 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcGvb2sssjLb5nBz3Jm0Jhv[0] 2156 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_iv[1] 1290 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcBj0aD4I228vxznzdq5l40vqHHEmp4gs 2011 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtibvJzd6gq[2] 2047 330
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_dataerr 1429 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2_1[9] 1053 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[6] 2076 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/wrptr[1] 1484 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[140] 1901 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3C72i3vAjh3c[2] 2173 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qI3BqG8Hd3Cr5pi6LEwh0Hhovws[2] 1995 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[2] 1971 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[84] 1662 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[56] 1785 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntGray[2] 1580 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[25] 1378 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns_RNO[13] 1946 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[7] 1459 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[22] 1861 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ify9w7A80hK79x3AInp0AkvFBfcpC50g7jsm56su[2] 1788 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[26] 1990 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[43] 1717 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[37] 1716 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[76] 1853 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[26] 1389 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[8] 1878 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[31] 1396 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_state 1435 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IhtBIlyBvF4nIkohE[1] 2105 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc2 1973 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_p_0 2107 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[83] 1821 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[12] 1755 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3472_0_a2_1 1340 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[1] 2192 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[27] 1039 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzbL[5] 1983 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[16] 1214 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/g0_11 1223 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iecupio0F4w6y7wBf62CBCEHh9jBuqHgGGEtwam3GteimlyhE7twq[0] 1995 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[28] 1633 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[6] 2002 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[139] 1885 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[26] 1904 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[62] 1759 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][2] 1270 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[15] 1206 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/delay_cnt[0] 2005 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdtokJD4HvcoFALIC8aDcI5vhyt07izbc 1729 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[32] 1425 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/req_addr_mux_3[6] 1338 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl9a2D8Dkea3xGg7 2064 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_opsrv_core_soft_reset_reg/gen_bit_reset.state_val_1[0] 1299 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_dq_dqs_optimisation_next61_NE_i_RNO 1971 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un174_shifter_result_1.N_1631_i 1103 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/empty_RNI68DC 1900 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[38] 1034 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[16] 1233 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/rd_src_shift_pre_1[2] 1485 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[26] 1985 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_flush 1285 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[11] 1599 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_wr_op_m2[0] 1314 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[19] 1710 256
set_location scheduler_0/internal_counter[1] 1530 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[13] 1253 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_12_RNO 1117 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[41] 1668 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IinF7od0spqGeLcsm[0] 2096 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u_1[23] 1054 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[98] 1893 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0_0_a2_0[8] 1084 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_a2_1_0 1190 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_first[5] 2154 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[34] 1426 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][16] 1439 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IvJfJo7Kxx3[5] 2141 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[10] 1898 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IbB8wfribeJCnFEBKdK1534vlB 2002 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[21] 1468 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[26] 1403 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[0] 2085 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ib1n3A0ryf10xJch[3] 2130 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[31] 1160 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][31] 1555 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6[6] 1116 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw_lm_0[4] 2145 369
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTlOl_2[7] 1346 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/ImrbFik2jAI6gs 1609 342
set_location scheduler_0/prdata_1[24] 1442 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[5] 1393 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IeJIDzDdgJpI0bKc25HC[4] 2220 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[14] 1916 328
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[33].BUFD_BLK 820 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[30] 1928 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/reset_counter[0] 1704 244
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_state_ns_i_o3[4] 1085 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[18] 1381 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u[3] 1052 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[11] 1171 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ILldmlBq89x52bqkJsv5tqbh87dElE4qAD9gIp[5] 1991 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[12] 1956 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNIAP431[31] 1391 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IyqDmmktrFAjcoc81Ffl6[0] 2116 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[6] 1172 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaxtD0Aa054se 1657 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib2KbL38524bBxlEamjbAo3m18[1] 2146 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[34] 1867 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_148/Ic4jjp3AKtw9hg3f40xhpJc 1892 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[16] 1822 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/SLAVE_WLAST 1558 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[57] 1384 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.wrAddrGrayReg_sync[1] 1018 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[15] 1735 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_RNO[14] 1832 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[12] 2090 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[3] 1235 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[6] 1752 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_3 1314 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ifoy68zI7acEFczf0HmD[0] 2193 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns[13] 1826 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[0] 1193 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_p_0_u_1_0 2113 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busyerror_ff_RNO 1061 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[34] 1026 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv[1] 1133 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[5] 1580 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u[8] 1100 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[2] 1196 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/iog_rddata_en_p1_n 2136 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH0p48s[1] 1658 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[12] 1098 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[72] 1908 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[8] 1946 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[73] 1774 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[128] 1941 346
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_midbit 1432 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/WrCtrl.full_3_0 1614 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[2] 1167 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/cause_excpt_code_excpt_1[1] 1279 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_141_i 1953 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ifoy68zI7acEFczf0HmD[1] 2186 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/buff_wr_strb[0] 1287 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ie9xmdB5C8j98K8dtiCw[4] 2143 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[69] 1831 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[27] 1028 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[69] 1856 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[6] 1065 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[25] 1159 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibqep7mgEgo4CB17[1] 1708 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_79_i 1951 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_u[14] 2173 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un12_sba_req_rd_byte_en_int_0_a3 1199 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[49] 1914 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[14] 1047 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[67] 1937 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_1_3[1] 1785 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[38] 1327 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[31] 1677 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[45] 1823 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[56] 1902 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[18] 2126 364
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTl0Il[2] 1324 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[114] 1845 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270_lm_0[1] 2134 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[12] 1679 349
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/prdata_2[5] 1355 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[4] 1031 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ie1hronJ4ajf1nnp54DA 2101 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_RNI42MI[0] 2036 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/select_i_i_a4_0_a2_5 1849 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[23] 1258 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[12] 1938 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IumBAhdsasl[0] 2126 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid41_RNID9B1E 1261 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw270_flag_reg 2028 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_good_cnt_next19_3 1884 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_nearly_full_RNO_0 1504 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[22] 1230 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db7_3 1866 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/IBdAkzIrJLitj3z6iwd4CGC2yCHuLBliekjI7i6mHfrcIzuByCr 1635 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][31] 1409 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n_0_u_1_0 2104 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[3] 1198 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[0] 2024 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[26] 1404 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[109] 1813 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzm5[6] 1919 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[24] 1556 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[2] 1890 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzbL[13] 1908 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[9] 1127 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[46] 1561 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i 1553 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb91CxlBDrucs[3] 1587 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_valid13_RNIHP2L 1123 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty 1623 289
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/txfifo_read 1370 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I0uLd5eibs4xrxo2zywIp[3] 2157 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_5.delta_delay_5_7[6] 1876 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[33] 1833 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[5] 1403 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[76] 1681 324
set_location UART_apb_0/UART_apb_0/CUARTl0OI[3] 1339 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram0_[0] 1330 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[15] 1720 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IeJID0b0ntsIa4abp4gq[0] 2114 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[7] 1979 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[42] 1869 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n_1_u_2_0 2193 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[24] 1226 277
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[43] 1518 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/next_buff_valid[0] 1373 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_2[0] 1290 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[68] 1702 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux_0[30] 1239 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IcaAFLwm9AFAlJEe5B5bmK4qh6fI1qeitBl6[33] 1653 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_rd_byte_ens2_0_a2_RNI3LRK6 1280 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[15] 1730 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[29] 1846 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[26] 1424 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[3] 1934 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[1] 1332 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[21] 1578 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_44_1[6] 1017 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m31_2_1 1935 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_wr_req_cmb_iv_0_0_a2_0 1101 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw270_delay_line_move 2126 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[33] 1712 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[2] 1164 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[3] 1946 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[93] 1611 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[113] 1789 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IcGvybevvmeD6I4wLx8CfgL 2113 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_hword_high_only_req[0] 1308 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IK019csCqaxmEmd9r5[1] 1903 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IirmgHqx2aLiKw9wq[0] 2143 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_1[18] 1089 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[39] 1784 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[4] 1553 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[29] 1518 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[15] 1066 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcBj0aD4I228vxznzdq5l40vqHHEmp4gt 1985 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[5] 1870 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHhp[8] 1996 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_3[23] 1354 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpAJ5dHLCcbjtLbhdKfHpq0jGuv9akzo1F51c218[3] 1675 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[25] 1936 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un25_cpu_d_req_is_apb_mstr_12 1208 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[11] 1939 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[8] 1078 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][23] 1229 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[13] 1390 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcCbLH8[3] 2059 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[28] 1187 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcBj0aD4I228vxznzdq5l40vqHHEmp4gr 2009 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_1 1330 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[2] 1196 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[33] 1707 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[23] 1540 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[7] 1809 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/cntBinary_9[0] 1637 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[5] 1435 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1_1_a2_RNINRUP[0] 1153 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNO[0] 1446 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[2] 1179 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abs_cmd_regsize_cmb[2] 1115 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][16] 1421 322
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw_33[1] 1381 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[10] 2066 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[9] 1987 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[27] 1337 303
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[12].BUFD_BLK 631 99
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IhHr1xkmBj6CvHzzl4A74sgborc[1] 1710 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un102_10_RNO_0 2047 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[24] 1223 270
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[48] 1612 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_1_1 1350 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[7] 1608 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s2[1] 1615 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[40] 1869 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IyKm5adqBeDydhy0ts4fil1nztcmdwq 2212 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[41] 1984 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3C72i3vAjh3c[3] 2157 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[8] 1488 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_RNO[5] 2024 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[42] 1978 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_5_sqmuxa_4 1186 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[18] 1869 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IbLgwtqj7eJctxDL86xyqwbI8cq1ke6zL4hz 2247 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[45] 1868 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IAvCE09bC8me4nmKdftnenh84G7iI79dA2c5dflL8EeckiAKvlB 2087 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[25] 1904 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcnjbDzgkxJJh 2033 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[33] 1911 309
set_location scheduler_0/sched_regs_4_[9] 1479 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[11] 1853 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/genblk3.gen_ir_and_Instruction_register_active_high.gen_ir_and_Instruction_register_active_low.shiftIR_ne_0 819 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[31] 1852 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[23] 1169 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[2] 1122 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[56] 1564 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[32] 1622 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[41] 1719 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[61] 1525 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IclthlJIm5eLzivI4257IAt89ccqljGDpr6jzGLabadiCq[36] 1678 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IikkAKy28m4JsB1cl[3] 2130 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[29] 1672 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/nextState_0[0] 1586 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iwx7snj9upJBJ6erC2erb 1644 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_wrCtrl_inst/WrCtrl.full_3 1613 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[59] 1813 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbB8wfriydzaAt06ybcx0ow4rj[6] 2094 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[55] 1769 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ips846ukL5pxByeiE2cpmdxB[0] 2169 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnup55KbnnFss[1] 1694 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[58] 1995 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_3[12] 1364 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw81lyKzw2mkvLvfrv2Cr[12] 1983 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[14] 1569 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_0_a1_4 1213 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_gt_error_next_0_sqmuxa_0 2123 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[17] 1759 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IdLEkjxjgIfrodth2mKs0q8lg6Agj7ow4463cAtE7qjbfit3uCfj6aF7Exnl4HbgjJJLzzBzEzh1A4n9G5bgC00Dl7hCnfgCusAvAshqbI0Fqqhj01eoClAE15AA5y2nFrD025Heiodafqa7qlyekBEpymjpb7b 2054 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[4] 1154 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_awe1 1029 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[19] 1148 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][12] 1451 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][24] 1468 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[24] 1944 337
set_location scheduler_0/_l5.triger_reg101 1547 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbbInJ80Ash63gvgG53KgDnwFF9ws[6] 1666 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[23] 2102 312
set_location reset_syn_0_0/reset_syn_0_0/dff_11 1154 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[15] 1407 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[12] 1887 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[33] 1447 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[4] 1868 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[121] 1928 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk1.reset_sync_reg[1] 1020 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw[2] 2146 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[25] 1904 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[138] 1891 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i 1574 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_ba_err_ff_0_sqmuxa_1_2 1160 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IqAs9FaAJbKqzv2JEFArAL7c[1] 2186 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un3_cpu_d_resp_valid_rd_s_0 1288 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_2.delta_delay_2_7[0] 1845 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/cmd_reset_lane_i_a2_0_a2 2200 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[0] 1709 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[2] 2124 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[1] 1907 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[15] 1797 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p2_reg[0] 1802 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_sn_m4 1224 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[19] 1373 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[26] 1093 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[49] 1773 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db3_3 1759 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current_ns_0_a2[0] 2178 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[0] 1123 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_reg[1] 2120 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_op_sel_ss0_i_i_a2_0 1214 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abs_cmd_cmb[5] 1114 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/un1_addr_12_1 1336 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[7] 1123 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[15] 1561 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[24] 1537 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[40] 1717 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DFI_WRLVL_RESP[0] 2016 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[12] 1204 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IGLu6mem99I0qxw9HJfaAdpeI7cw[5] 2102 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[14] 1562 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[32] 1525 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[113] 1808 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[95] 1851 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_3_sqmuxa 1175 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNIOAD4Q 1277 294
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/cfg_ssel[2] 1399 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_count_last_6[6] 2108 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_29/InLd39uvIwyzbc[4] 1680 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[19] 2159 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_0_sqmuxa 2068 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[14] 2208 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3C72i3vAjh3c[1] 2220 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 1414 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand110_RNITJ2N 1215 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready_RNIGRA7C 1245 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo_RNO[0] 1494 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[7] 1935 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[10] 1297 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[23] 1628 301
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m3 525 51
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[33] 1368 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_first[3] 2058 370
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/sticky[0] 1391 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[54] 1584 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/gen_mtime.un3_apb_mstr_int_sel_0_a2_2 1304 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[126] 1798 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[91] 1854 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_good_cnt_next19_4 1837 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_lowest_180_delay_next_1_sqmuxa 2125 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_0_a2_0_0[4] 1248 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][17] 1285 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_1[3] 2182 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[17] 1798 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[25] 1653 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IqdwgKraDAnBo45us8el1zsz[0] 2136 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/IbsbI6oBxyu49iD8[3] 1764 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[0].VALID_GATE_COUNTER_7_0_a2[0] 1915 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[0] 1111 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_wr_rd_state_Z[1] 1283 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I3qasqnDbv8outKJxG2u82ezxmd1zne[1] 2158 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[26] 1235 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[7] 2003 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ida5hpbLq3HKLD7Cbww2dwr 2065 294
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[2] 1346 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_7_0_RNO 1193 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKAodidDI82vwtAlAKDu[2] 2040 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[63] 1909 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[0] 1600 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[102] 1634 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznq1z0Fjs9semHtzjsq3s2aA814Lb7e[0] 2119 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ic29nopsm7LHB 2138 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/alloc_exception 1267 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[74] 1682 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbFrfFAf1kCAiDfH56BbazlKILcs18DFeJceirrjo7Kxbc[2] 2024 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg_proc.out_of_range7_1_0 2004 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb91CxlBDrucs[4] 1639 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][1] 1469 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[33] 1398 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[26] 1364 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntBinary_9_fast[0] 1612 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[85] 1859 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[74] 1681 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[20] 2054 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_RNO[4] 1139 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/I2ayExurdCHizqdAG287dyDa3daIs2duDs3Dmm5H6 2093 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[26] 1227 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[3] 2216 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[69] 1939 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntBinary[0] 1601 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_valid_1_s_a2_1 1216 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[15] 2196 307
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTll0_s2_0_a2 1350 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p2_reg_2[0] 1772 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fetch_valid_de_1 1312 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IGLu6mem99I0qxw9HJfaAdpeI7cw[3] 2096 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzxp[1] 1984 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[89] 1786 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[14] 1929 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s1[2] 1629 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/size_shifted_out[1] 1500 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[3] 1219 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[17] 1763 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][29] 1287 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[15] 1915 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][2] 1278 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzldbCrxEkBDm0quEI1KAmzJ[8] 2265 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[26] 1342 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/read_count[11] 2028 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzxp[3] 1920 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ihf3mrxExcAFEp4Dx[1] 2163 319
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/wr_pointer_q_3[2] 1356 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_a2_3_0_s_0_1[1] 1282 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAdKvxmoogncLyaGcf[1] 1993 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[13] 1810 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st[1] 1353 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/buff_wr_strb[1] 1326 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[34] 1870 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_6[9] 1904 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[22] 1193 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/prescale_counter[2] 1131 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_1_3_1[0] 1782 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv[5] 1110 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNI8L231[21] 1360 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IwJ9w3pKfKxLBkcLlepCL 2068 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[7] 1178 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw_lm_0[7] 2063 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m68_0_1 2001 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_oor 2113 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_1 1310 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_reg_plus1[2] 2183 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ip5Lv8ulF8hnlK5odgbFeFIs 2230 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p0_1_7[0] 1813 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[39] 1801 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IhduDyh5v2K2gekct5HHEdGfIHgKwgFcm4sgr1s5qpBi9i7oxg 1697 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[72] 1860 354
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/counter_q[1] 1345 274
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/space_in_data_fifo_reg 1516 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Iewl6uqFss[3] 2068 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[37] 1938 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid33_RNI4B9O 1160 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[64] 1888 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.dq_dqs_optimisation_comb.visual_start_bad_data_check_next34_0_a2_0_a2_0_RNI9UK51 2013 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[8] 2163 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[39] 1592 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[0] 1360 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[5] 1877 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[5] 1184 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qI3BqG8Hd3Cv53rIdlvJcl9xorb[2] 2001 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[29] 1227 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_fenci_proceed_0 1246 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[18] 1887 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[113] 1665 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/IofE4bwCi9I75wErGAeju8dfr5vunal1KACh61J65ivaunEhauJnDg3qkywhw9p3BgwFLrmzx7LH6[11] 2198 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[15] 1965 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[7] 1494 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ica3yugqA0yC7Fpif10s2ra[1] 2112 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/count[3] 2066 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[0] 1739 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[30] 1551 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[17] 1600 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[15] 1249 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[30] 1054 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/req_wr_hzd_0 1294 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Iddgr8l1i3hBxnmBE4KwfIn[3] 1937 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IjnqbfeBsL44Ko4oov8h2osjhxA[0] 2129 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[28] 1754 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[29] 1711 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[38] 1376 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNIUJNN[8] 2047 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[29] 1428 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[59] 1579 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[24] 1467 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0myhudjrGBqE3lGtyvCtzyLAEHxo7t[11] 1931 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[48] 1608 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_2[20] 1098 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB016[12] 2195 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_3[2] 2012 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LmhF4Iai0D8cnc[1] 2009 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[19] 1579 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[7] 1838 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[1] 1343 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_sn_m2 1229 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IeLK7aizyusGx3qxg72p[2] 2184 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sbcs_busy_ff13 1218 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[41] 1591 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[47] 1590 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[41] 1946 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[116] 1662 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[52] 1913 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[51] 1772 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[10] 1961 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[3] 1998 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[11] 1188 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[10] 1131 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[28] 1246 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IyausgtGHcf[2] 2198 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Id31iEe4aLlw66K30r3xbBcmi13eGpksvDBoAerFfJc 1687 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3B83gq[46] 1752 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[37] 1816 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[36] 1872 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[12] 1566 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iby3gwn7vdEpv2hu 1676 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[109] 1774 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[27] 1405 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a2_6[26] 2091 363
set_location scheduler_0/_l6.triger_reg110 1581 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_18_i 1929 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[8] 1438 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_3[14] 1375 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_alu_op_sel_exce[0] 1215 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[108] 1755 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[41] 1976 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IddgrCyJBAkt898L3C6s218 1726 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/I0r066IuwxC8FjulIgKBGiliuBpeEHqj4u4JD6f7JlEIg6IGiDdIfA2f7w4xlx19sbjBmzem7d 2100 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[5] 1856 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[16] 1370 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[11] 2098 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iewlp1fax8[4] 2188 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[8] 1914 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bG7L[11] 1914 322
set_location reset_syn_1_0/reset_syn_1_0/dff_1 1683 244
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/req_masked_4[0] 1281 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO[8] 1127 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[68] 1875 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[47] 1367 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[29] 1220 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[7] 2188 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[3] 1937 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[23] 1278 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_burst_detected_next_0_sqmuxa_0 2022 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pause_sent_RNIFQ6C1 2095 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[7] 1294 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxnlCJf1BjoGohz[4] 1898 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[7] 2162 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_0_1_0 1211 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IjnqbfeBsL44Ko4oov8h2osjhxA[0] 2132 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCu 2236 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[28] 1730 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[112] 1949 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[60] 1952 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[32] 1028 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[20] 1175 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ie9xmdB5C8j98K8dtiCw[1] 2158 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][11] 1443 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[30] 1693 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[3] 2158 361
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_8 1369 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[100] 1693 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[49] 1617 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[1] 2082 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][25] 1553 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[52] 1611 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[95] 1848 364
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[23].BUFD_BLK 610 141
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_RNO[3] 1982 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un2_instr_inhibit_ex 1267 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[23] 1140 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[92] 1837 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[77] 1842 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IoLetI41pvfphE2qJj4vzAcs[0] 1949 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[67] 1771 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[23] 1140 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_shifted_5[1] 1532 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[5] 1923 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[1] 2103 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_completing_retr_0_RNI607KPN 1247 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[0].write_callibration_offset_RNO[1] 1836 336
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw_1_sqmuxa_0_0 1390 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[27] 1300 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[23] 1353 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdmszzLfLA3wE8JI1mfb7xrh0Kv8dhq2K 1606 345
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/rd_pointer_q_3[2] 1377 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.dq_dqs_optimisation_comb.visual_start_bad_data_check_next15_0_a2_2_a2 1979 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_29_RNO 1144 282
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[0].BUFD_BLK 494 54
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ic4KbuIfG9BII[0] 1888 310
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo_10_iv_0_0_RNO 500 48
set_location reset_syn_1_0/reset_syn_1_0/dff_7 1700 244
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[66] 1889 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIHL2P[0] 1448 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[9] 1703 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/un1_indly_found_1_sqmuxa_1 2160 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9] 2203 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[90] 1666 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[14] 2073 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/Id3Ajfl0aKllqzwgFjGg5oBEKFhiAhHmG5DKdfomB7yi96FhGct5fFK4B9klhlG4ha0w4lDpJd5gCzx2iozbEnFD60k0Kiy5q74D2vI5H6 2154 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IigH2j7xpuBrDBflaHjKhLGGqsu[7] 1838 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_2[1] 2190 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[2] 1556 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[27] 1652 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_o3[5] 2145 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGDp[10] 1985 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.visual_reset_data_gone_bad_next_0_0 1969 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[4] 1333 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[123] 1859 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_0_0[2] 1219 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[8] 1917 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][24] 1414 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfeBh2Cz8vmlavt1i85EzxA[0] 1701 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/second_wrap_burst 1523 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[14] 1110 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid 1259 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[42] 1823 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[42] 1469 334
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/countnext_1_0_i_m2[3] 512 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqbuhx[4] 1645 322
set_location APB3_0/APB3_0/u_mux_p_to_b3/PRDATA_iv_1_cZ[3] 1345 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I3qasqnDbv8outKJxG2u82ezxmd1zne[5] 2175 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[30] 1204 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[54] 1867 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[39] 1593 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_gt_error_next_0_sqmuxa_2_0 2088 363
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count[3] 506 55
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[57] 1615 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[14] 1819 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcIHyqDkxfyeEHJKKKvhGwL[2] 1762 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[110] 1785 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[17] 1374 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_operand1_mux_sel_ex[1] 1203 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_rd_byte_en[1] 1293 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[49] 1614 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[35] 1580 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[12] 2160 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[32] 1942 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_0_0_0 1325 315
set_location SPI_Controller_0/SPI_Controller_0/USPI/SPISS[0] 1388 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[17] 1196 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m5_1 1972 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/APB_IOG_CONTROLLER_comb.un1_delay_cnt_NE_4 2013 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[65] 1703 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IJAFgduAd8vurt3ECs 2089 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/tx_in_progress_RNO 1590 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[39] 1806 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_1 1627 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[46] 1755 337
set_location DDR3_0_0/CCC_0/clkint_4 1166 162
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState_ns_0[1] 1617 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/pass_data 1512 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[66] 1823 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[87] 1634 342
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[4] 1383 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[18] 1194 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IIx4bh0KzKiqDyHifxAJIhGFlcKxjbgqmqElpJj4nracxn19iFJ3v89v3xj8bjujtpxzdwC 2101 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[3] 1842 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclthpdm9dmeeGwIe4DnfGyBg35pmbzDC55yC8kLmghpH9 1650 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[1] 2043 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_next61_NE_3_RNIMCUD1 1978 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/InxEtDtmtpm6x8[4] 2120 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_axi_mstr_0 1265 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_7 1148 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[35] 1800 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[35] 1845 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_3_eq_low180_next 2175 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_first_0_sqmuxa 2030 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un4_cpu_wdata_mux_i_o2[0] 1441 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[7] 1882 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I0uLd5eibs4xrxo2zywIp[4] 2218 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[115] 1834 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[37] 1712 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[26] 1307 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sFbI3wG[10] 1989 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[5] 1051 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270[2] 2133 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinBu5BGjnaFjIw9Bl9[1] 2022 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[15] 1184 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/If0mktEo8sge9s1u62p7tt7fhyGG16[6] 1688 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip5znvIHDnugF6bmz2h9jg8z[9] 2082 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_start_bad_data_check_next22 1943 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[4] 2029 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next10_1_0_0 1994 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IlICg5AIdvG3wneKdiFeK8jjkGIv7nlj3B1jLujDe7wuFCC[42] 1716 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[90] 1872 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_2[14] 2181 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/found_zero 2195 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[29] 1489 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[23] 1495 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[16] 1199 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[21] 1125 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[39] 1538 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[9] 1759 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk5[0].un1_en_write 1522 318
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_pktsel 1393 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[1] 2215 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[67] 1591 322
set_location UART_apb_0/UART_apb_0/CUARTlOlI/genblk1.RXRDY5 1339 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_RNO[31] 1087 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[23] 1087 285
set_location reset_syn_1_0/reset_syn_1_0/dff_2 1682 244
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_3_a0_0[28] 1344 321
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTlOl[2] 1353 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[42] 1857 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IsgHGutuFoiz24zzJnjyeukd7tJuyLlx8h[2] 1671 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[103] 1620 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I0uLd5eibs4xrxo2zywIp[0] 2219 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[4] 1184 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_0[4] 2126 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3C72i3vAjh3c[5] 2228 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[50] 1549 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[44] 1592 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_2_lt_low_txdly_cnt 2191 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[102] 1819 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IiBcaAKh98BuIJw0Cp5AqCf8Cjlasq6svHtCr 1715 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[81] 1880 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_RNO 1147 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[3] 1621 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ill1oE15wocIhLGKsuJBn3Azc0mCI1LGEJc3HzGIdCLH79x9r6cJlGogs 1688 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[39] 1582 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[42] 1978 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/gen_buff_loop[0].buff_data[0][1] 1286 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/II2aADt4jc1b7qz77c 1696 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[36] 1573 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[44] 1875 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_wrCtrl_inst/ptrsEq_wrZone_NE_0 1572 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Iiry480Eg9FjskoD2[0] 2145 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[11] 1916 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[48] 1880 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter[3] 2088 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/m_env_call_retr 1276 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_0[18] 1354 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[3] 1880 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[1] 2074 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[18] 1043 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1BkuHBz8n6BCqG7woI1o7c9gxc1ap3st0LmjHbhdcjf5vj0Ez0nm5BqeiiLepJIcags 2052 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbLgwtqkoI7D57q2yCbkIoF21GGmDswqEyDC[2] 1695 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52[27] 1053 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHqul162twBht[3] 1753 304
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_count_1_sqmuxa 1404 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IeJBueqGod8xGlufrtws 1657 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[82] 1639 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[31] 1183 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[120] 1663 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[1] 1261 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[23] 1825 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_irq_stall_lsu_req_N_2L1 1239 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[1] 1339 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/opsrv_irq_en_reg_rd_data_1[4] 1292 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[26] 1765 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[5] 1856 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_out_7[0] 2143 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IksE8iAEacfGhkK8rosBmsndk2CkiaFFchKgs[2] 2076 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[25] 1212 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ic4KbuL4iEzIA 1893 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNIVFSH4[0] 1412 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[2] 1354 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_trx_os 1293 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[98] 1882 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[22] 1208 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[19] 2055 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[3] 2133 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[10] 2089 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][13] 1550 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u_2[0] 1042 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[59] 1625 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNIBM3B91 1251 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_4_tz_1 1256 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[18] 1437 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_n 2120 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[14] 1401 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[12] 2098 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq9ekhn9GCuDm77rg991L7mbprt0ql7[0] 1950 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_3_lt_low180_next 2180 354
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/cfg_ssel[6] 1383 277
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/tx_in_progress 1590 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IcaAFLwm9AFAlJEe5B5bmK4qh6fI1qeitBl6[34] 1652 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[18] 2055 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de_RNI3QFJA9 1261 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/buff_wr_strb[0] 1283 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[1] 1638 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][17] 1403 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[11] 2075 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[30] 1196 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[9] 1656 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[58] 1897 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbJz4qH6dtKaqB7BCiKGks8ghsuAm9Frs2ra[2] 2026 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[17] 1368 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat5 1485 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IeJIDzDdgJpI0bKc25HC[5] 2224 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][39] 1480 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[16] 1017 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[19] 1195 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[51] 1766 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/N_56_i_i 1897 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_42_iv[17] 2218 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[15] 1164 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_priv_soft_reset_taken_1_sx 1258 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1iziEk1wt8t5Hessh[4] 1645 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_0 1246 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[103] 1789 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3C72i3vAjh3c[2] 2155 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[60] 1541 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sE4Gmbg[13] 1913 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzxp[2] 1932 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_71_u_1[0] 1032 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[25] 1309 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[69] 1940 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk4[0].un18_wr_datalto6_1 1509 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[27] 1972 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihf3mr8Kcgz8FeLD1 2187 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_clk_en_dm_1_i_0 1135 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[5] 2051 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/iog_rddata_en_p1_p 2141 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[62] 1759 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[27] 1311 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[15] 1969 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_i_0 1628 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[33] 1964 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][34] 1420 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I3qasqnDbv8outKJxG2u82ezxmd1zne[7] 2157 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[15] 1177 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[10] 1984 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr[0] 1326 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl8qzD1KjHI8Bvr2 2079 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHm5[1] 1971 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qI3BqG8Hd3Cv53rIdlvIEbdxGCr[1] 1992 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[8] 1728 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_0[4] 1139 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[87] 1831 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[11] 1470 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[20] 1561 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2[5] 1077 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtdb0ptCF30dDprmxjH4q15anm0FJ[0] 2102 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[18] 1298 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Iiry480Eg9FjskoD2[3] 2127 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_ns_0[6] 1854 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[105] 1908 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[56] 1629 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[4] 1868 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[67] 1711 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IcxKh4vhbEtCj0xFpyBrr2p[1] 2146 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_ready_sig_x 1249 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dcsr_debugger_wr_sel_1 1153 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[16] 1228 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[34] 1724 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un7_sba_req_rd_byte_en_int_0_a3 1223 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.push_counter_5[2] 2197 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IwKq1vK8piHh2En5lxq2D[7] 2168 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][12] 1559 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[3] 1701 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_7_3_0 1298 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib3ljtlBLa9Ez77b 2192 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[43] 1581 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[13] 2234 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_10_0_RNO 1182 282
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_7 437 6
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ib7qklaagfk4o4Hxumv579pmmLJL28d7I07b[0] 1831 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[100] 1646 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNIGV0K[4] 1239 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_1_0_RNO 2111 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibs427[12] 2157 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[5] 1963 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IinF7od0spqGeLcsm[3] 2099 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns_a3[9] 1955 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneCswny3wjbHFhqI0ye5gkzfl9[1] 1690 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I0uLd5eibs4xrxo2zywIp[6] 2217 321
set_location scheduler_0/un1_triger_reg123_15 1536 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[63] 1739 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i 1501 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiAKAalyFs67aJHAkx3y6b91Bv3kB094EgfgL[10] 1973 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Icj2gjA70s4nlivobDerxCsaBpIvFfdoyzzhJHgJ6koLH7 1640 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IsgHFHis7HDCl2yFKcDlu97c0IjfpJuKgq[5] 1682 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcziCAweg44tByKllGGIdx8[2] 2042 316
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTOl0l_1_sqmuxa_i 1329 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[37] 1836 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iuw38lbpcse[10] 1969 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_nearly_full 1554 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntBinary_9_fast[0] 1570 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[25] 1233 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[24] 1148 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_a2[4] 2184 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un4_cpu_wstrb_mux_i_o2[1] 1459 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[62] 1594 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[72] 1775 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[52] 1567 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[0] 1472 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IgrEf3rbv3l5juaG8owm7grhi7p7mxFBpwxBz77a[1] 1664 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/genblk1.preCalcRChan_Ctrl.addr_out_2_3_RNO 1484 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[44] 1494 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[12] 1180 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[17] 1070 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[37] 1841 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][19] 1419 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I05IK40Bdz8IwLa88iyCq[6] 2072 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[4] 1804 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[118] 1865 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[27] 1250 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_20_RNO 1151 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I05IK40Bdz8IwLa88iyCt[6] 2073 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][1] 1323 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibv2l9[3] 1696 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_0_a1_1 1206 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[104] 1797 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/IdiqgF4g7igsBDDrJuwt2ooiLxf36dprxAyr6FybK1F[0] 1712 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/debug_gpr_resp_valid 1171 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_msb_NE_3 1477 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un25_cpu_d_req_is_apb_mstr_14 1219 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[48] 1982 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[14] 800 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[43] 1725 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[6] 1520 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[12] 1597 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[58] 1393 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[31] 1684 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[75] 1597 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[107] 1773 334
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_count[1] 1406 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcCbLH7[3] 2048 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_98/ImCq 1778 316
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/UTDODriven[0] 486 51
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_o12 1317 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_29_0_RNO 1232 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[5] 1932 330
set_location scheduler_0/sched_regs_6_[8] 1436 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I3qasqnDbv8outKJxG2u82ezxmd1zne[9] 2166 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[11] 1603 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dly.dly_cnt_3[1] 2077 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[26] 1496 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IemxFmtJg8rbx4cj8a2D[1] 2185 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I2nfchfy0xg1zGiAei5lwrh2CmD2yyEsBLHkoqk16 2078 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[11] 1498 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[124] 1650 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdtokFe1yrkwiiq5F4zrgG7jmJkakg9ws[36] 1711 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_4[16] 1244 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[106] 1828 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ijn3GD342E1rvsK06uHqft4yyCr 2128 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/InaLxkGAblygec1JCHxDtDlrEk5kJ7AquDuo2fr2uf73y2bv82f2BAIH7 2173 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[6] 1959 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[6] 1913 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[111] 1796 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjzhCj8mKK7jIlbJ84im8wqC9wt 2170 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/len_offset_pre[2] 1536 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[20] 1713 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[13] 1949 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abs_cmd_regsize_cmb[0] 1106 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IGgdqpf5o3g53p6u08uC8HzlszCH 2190 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCu 2044 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IwKq1vK8piHh2En5lxq2D[0] 2129 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/out_of_range_reg[0] 1994 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[25] 1229 261
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n_0 2192 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[15] 1361 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[2] 1513 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4Jr4g23nFArLH6[1] 2059 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihf3mrzL79mAcaFss[0] 2197 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_3_lt_low_txdly_cnt 2179 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[50] 1813 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNICF5T5[3] 1411 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_wfi_retr 1246 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[15] 2014 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbLgwu7EpfdKkCvfo16eljwK5sa5Dn0ij8gt 1652 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt_3[3] 1905 375
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_a3[5] 1329 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[9] 1119 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[16] 797 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[35] 1924 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[2] 1674 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_RNO[2] 1969 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13Am5[1] 2084 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJAFi78hfnFEv06Dx1 2166 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[105] 1820 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p0_reg[0] 1780 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[39] 1583 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1mtfF3JBAl10cf[3] 2023 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[12] 2098 342
set_location APB3_0/APB3_0/u_mux_p_to_b3/PRDATA_0_iv[5] 1351 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[61] 1545 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset 1489 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[23] 1189 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_114/ImCr 1836 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[25] 1448 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[73] 1944 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[0] 1264 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/select 1848 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_rd_op_ex_0_sqmuxa 1213 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[2] 1265 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr[1] 1426 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Iiry480Eg9FjskoD2[2] 2124 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[10] 2185 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[2] 1840 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/I3pwBF2xycxftfr488nFDr9FlKHm5H6[0] 1662 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[54] 1870 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[92] 1835 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_valid_RNO[0] 1441 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[33] 1042 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[123] 1628 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[21] 2106 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_gate_training_next256_NE_5 2004 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_csr_addr[5] 1114 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbLgwtqkoI7D57q2yCbkIoF21GGmDswqEyDC[0] 1694 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_last_7[5] 2156 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[31] 1672 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[59] 1911 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/NEXT_STATE_ASSIGN.next_state33 1854 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/rs1_rd_hzd_3_1 1172 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/count_4[1] 2068 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pstrb[1] 1364 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IcfcyFF7gCjEI2ddssixypewwK7nd8sgL8LAwxG6gtj77b 2118 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNI5UQI 1275 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][5] 1568 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_1_0_a2_i_o2 1177 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw85mEgBksFAagJb9tkxA[4] 2043 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/shift_wrap_mask_1.CO2 1511 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_23_0_RNO 1188 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk2K3tADIra[4] 2047 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[16] 1381 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[13] 2122 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbnyC0vfgcpCtDesF9mfzelyxcn6Hvsk0fc2tbvdyudsFdDbd 2057 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[27] 1130 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IcCDfthHhhcvtJvwfrIDKct[2] 2101 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[22] 1079 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/cntBinary_RNO[2] 1612 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_179/IbxnlFh5A6Hn3Hcs[0] 2035 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/sample_reg 2149 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IbcCj0n8Hk9r9q2tresx4temtqDlC 2109 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_is_lsu_ldstr_reg_ex_RNI1JC53 1238 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[18] 1218 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[19] 2100 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg_proc.out_of_range7_1 2015 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m33 1941 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a3_0[1] 1375 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[11] 1912 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_a3[23] 2034 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_a0_0_RNIRO611 1237 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[54] 1607 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNIAVGR1 1262 282
set_location reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB 1163 163
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[113] 1840 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[6] 2342 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ic2C3f4z4cxrd 2119 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCy0y2ynfz77g[2] 2044 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[1] 1728 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[104] 1671 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnlDdpaxow9zxC42e 2085 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[16] 1354 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[25] 1212 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[20] 1494 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.rdAddrGrayReg_sync[1] 1010 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[42] 1530 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[41] 1533 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_6[0] 1285 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[15] 1423 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_6_0_RNO_0 2046 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[82] 1853 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/Ieq7r9tgFlhcEJHegB17[0] 2086 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/next_state_assignments.next_state80_3 1846 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGra[40] 1711 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzbL[9] 1990 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IbIKu9D0Jtp6vJrxKhK30ebcz3D03K3GA3qG12Kqefs2rd 1786 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr[3] 1425 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ida5hrf98q4Ax1AG3p1hpH6 1971 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_1_0_a2_0 1163 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/SYS_RESET_OUT_N9_0_o4 1699 258
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggriHopArbemw1Dn8cGqDdtKDdjdr5[1] 2262 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[26] 1310 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[55] 1402 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_no_burst_cnt_r0_next_i_o2_0[0] 2122 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[8] 1370 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/u_TCM_req_arb/gnt_m2_0_a2_1_0_2 1248 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[18] 1894 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[19] 1360 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[24] 1784 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[19] 1842 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[5] 1702 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlg9iwcIwru6FyjH2c7gcjJ[1] 2245 337
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state7_RNIOHHG 490 48
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[26] 1103 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_44[0] 1040 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/cmd_delay_line_load_i_a2_i 2181 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[57] 1495 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sE17JCw[12] 1988 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[90] 1818 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IGgdqn9Fau5cF4DAKgvCIdIgL4gr[3] 2181 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_clk_pause_cnt_next_v_i_a3[2] 2030 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[1] 2074 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[56] 1651 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/buff_wr_ptr_0[0] 1371 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detect_s 2108 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[36] 1578 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[4] 1943 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[4] 1837 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1[18] 1051 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[2] 1914 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[61] 1760 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[44] 1752 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcIHyqDkxfyeEHJKKKvhGwL[1] 1761 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[57] 1616 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IjzhBI12ugq7Kxbm95FkJx9kJsb 2023 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[6] 1694 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[67] 1632 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Id5fvAsIE9JyCu0hrtiuCistlA7k7ggdEHnoHvFGogq 1664 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary_RNI4Q4F[0] 1546 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[39] 1374 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IE0eAucf[5] 2057 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[2] 2169 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][0] 1567 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_10_iv_0[7] 1425 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][10] 1556 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[44] 1439 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[127] 1598 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.un1_ex_retr_pipe_curr_pc_retr 1227 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_next46_0_a2_3 1871 369
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[17] 1491 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[9] 1602 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[51] 1635 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[45] 1759 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Iru7G8ucy3Jefynx5x9zKv7Bw0ybpyI4ELv3BLc5bLH6 1773 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[17] 2103 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex_2 1262 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_internal[0] 1795 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[11] 1414 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[1] 1471 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][10] 1405 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0myhudjrGBqE3lGtyvCtzyLAEsjebt[10] 1988 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[24] 1551 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_164/Ic4jjp3AKtw9hg3f40xhpJc 1823 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[18] 1430 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stopcount/gen_bit_reset.state_val[0] 1246 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[3] 2199 364
set_location scheduler_0/internal_counter[5] 1534 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IeKz47q1nft6oC667wnup55KbnnFss[1] 1788 310
set_location scheduler_0/_l3.triger_reg83_0 1486 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/gen_m1_0_a2_0 1297 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qDp[2] 2105 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][0] 1322 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[5] 1725 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[23] 2065 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[49] 1794 298
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/full_out_RNO 1363 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IcDLmsKqLCaFIzabumw1x3c[3] 2094 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[23] 1896 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJF94ksq0l7v52kghbg[4] 2183 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/last_iab_rd_alignment 1266 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][2] 1335 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[25] 1129 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IBdAldxIl0zEr6zi30I78F8xx3hujoi34Lcmrgh7F0LfygFF7H9 2100 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNIO5331[29] 1359 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbdGAj1ew3jzqqneJqwBlaJJ6ELK6jhd5KisxLKht5EqzJAgr 2180 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[4] 1951 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_p_1_u_2_0 2182 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[24] 1064 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/wr_en_data_or 1173 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[14] 1124 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[2] 1809 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk1.reset_sync_reg[1] 1017 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[19] 1352 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[49] 1766 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[103] 1667 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_wr_rd_state_RNO[0] 1272 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_load 2123 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[38] 1023 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbJz4qH6dtKaqB7BCiKGks8ghsu98zn154gq[0] 2027 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[8] 1550 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_42_iv_0[17] 2086 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[55] 1630 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[31] 1953 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_tick 1319 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[6] 2009 343
set_location reset_syn_0_0/reset_syn_0_0/dff_2 1148 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/I0yi97E2txCvwjxkHfznFGzstpvaD8m[2] 1934 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[28] 1162 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[44] 1948 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw270_delay_line_move_1 2047 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[49] 1568 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[14] 1924 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[26] 1234 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[17] 1138 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/next_buff_valid_i_a2[0] 1303 306
set_location scheduler_0/sched_regs_7_[9] 1425 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[31] 1431 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[8] 2171 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[25] 1550 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[17] 1035 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/prescale_counter[3] 1133 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[61] 1761 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_reg_plus1[1] 2176 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[90] 1833 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[21] 1091 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I3qasqnDbv8outKJxG2u82ezxmd1zne[7] 2149 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[107] 1699 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[29] 1167 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[86] 1621 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I0uLcF2BcKBJvxEhLCjgq 2050 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.dq_dqs_optimisation_comb.visual_start_bad_data_check_next34_0_a2_0_a2_0 2012 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[26] 1198 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IsgHGut2iCuA31ec2fHwmq27t43Fi8rul6 1696 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[62] 1592 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[94] 1824 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IDzwe50A38tA1hoxbd 2112 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[33] 1710 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p2_1_3_2[1] 1803 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_steps180_1_lt_low180_next_3_1.CO1 2154 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IbgIbFkJloEzxz5dCnLj89Gk4Ef4E6yLiBhkjg9 2071 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[13] 1052 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/req_os_d_src[0] 1302 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[2] 818 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[2] 1204 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Icnjb5KsIly16[2] 2196 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[29] 1903 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[24] 1364 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihf3mrzL79mAcaFss[1] 2162 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/II3ttGccaqAjsg0ogw[6] 2085 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ibhettv5Kwf9lkGrAlEdnD4CtK4vFkcjvgGeeabcvdv0eChbc 1781 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_addr_3[2] 1108 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[0] 1868 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/extend_wrap_out 1514 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[24] 1343 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13ArL[0] 2072 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[7] 2233 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[59] 1551 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[98] 1821 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex_1[1] 1234 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_eq_0 1530 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/IeKz47q3p5wkbhBrceb91CxlBDrucs[0] 1901 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[102] 1891 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[6] 1694 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[13] 2093 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[14] 1282 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/InpCi8uCFrzcfAkFE5I3ak16[1] 2213 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1iDjanIGKeD169ebh 1713 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[93] 1858 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/req_m4_i_m3 1267 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[25] 1353 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/req_buffer_reg_sel_3[3] 1307 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[13] 1945 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next16_3_i_0_tz_0_1 1917 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[6] 1172 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[31] 1854 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[100] 1875 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[4] 1972 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][2] 1339 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IbI6hEzgznLjsu91G42w2ly8dgG0hBuitBl7 2254 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IirmgHD8rnApD7orj 1882 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[112] 2169 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3C72i3vAjh3c[6] 2225 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[8] 1166 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg_RNO[0] 1991 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0[17] 1070 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw81lyKzw2mkvLvfrv2Cr[3] 1974 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[7] 2237 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iks5Gky3wLH2iDvLkLDmJ98x0KBHffIyyGorc[7] 1642 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[86] 1791 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/tap_count[0] 2024 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_visual_start_bad_data_check_next18_2_i_i 1909 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ie66rCG9frJd14uC5CglqEdLgtunbd[0] 2208 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[62] 1567 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][4] 1354 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[24] 1137 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ijn3GDlk8e8gq4x967qbAt8ai75 2040 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[25] 2071 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8v0G19[36] 1644 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[36] 1602 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[6] 1528 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[6] 1762 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[72] 1993 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IigH2j7xpuBrDBflaHjKhLGGqsu[6] 1842 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[3] 1634 360
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_datahold_0_sqmuxa_0_a2 1421 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[86] 1997 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbDjfhFeG9qBpd3u18HeycAm1A[37] 1709 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ieo15lxKugwal75lxIsj[7] 2098 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[1] 2339 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][28] 1415 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[82] 1857 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IirlxqddaxL3sLb7a 2253 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dly.dly_cnt_3[3] 2142 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un1_instruction_1_i_o2 1308 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2_1[29] 1123 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m36_2_0 1938 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n_0 2108 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[38] 1919 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5_RNO[2] 1859 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[32] 1944 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IeHBhn6p4tA6cJ54rLH9[3] 2099 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_start_bad_data_check_next18_2_0_a3_0_a2 1961 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_206/MSC_i_208/ImCq 1792 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[64] 1517 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[3] 2069 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[2] 1964 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[21] 1431 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[2] 1110 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iqa8AbB8uKodGdLrfCzpnqmptBofGtL4gq 2132 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[16] 1209 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNIDS0K[1] 1256 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcCC6cl5ocx0ynw0v3f4vl6 2159 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[5] 1497 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnup55KbnnFss[8] 1869 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[61] 1552 340
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_lastframe 1374 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[25] 1247 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sDm6frg[6] 1968 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_wr_op_m2_RNIEOI46[1] 1308 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_reg.mask_wrap_addr_reg_2_4_RNO_1 1506 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IvJfJo7Kxx3[2] 2143 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzbL[14] 1917 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[20] 1606 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[92] 1891 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4IDp[1] 2071 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/tap_count[3] 2019 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_debug_csr_valid24_3_2_0_i_a2_RNIG3JR 1115 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IhKLKKkeieDq6jitd4b6hFfv016[1] 2202 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[25] 1106 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_i_access_mem_error_retr 1267 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[24] 1685 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[28] 1896 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_RNO 1630 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[3] 1839 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_1[6] 2133 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/II3ttGccaqAjsg0ogw[4] 2251 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgEen3a1qmumF6xu42a3vC1aEctyhqyC4soiEgvou0kbI5tBl6[7] 2016 303
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns[4] 1331 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[122] 1656 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[39] 1493 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[37] 1951 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_3_0_RNO_0 2039 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps180_1_lt_low180 2150 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/ICuDGHct[4] 2147 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[3] 2150 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_resp_ready_int_0_sqmuxa_1_i_0 1181 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[11] 1688 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/clear_extend_i_0 1475 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_steps180_2_lt_low180_next_3_1.CO1 2065 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[3] 1568 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[13] 2200 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un25_cpu_d_req_is_apb_mstr_19 1218 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[25] 1152 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IoC20k8w0BgkydmLrH3ImJwI8gvaKshI18 2179 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[27] 1873 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[8] 1292 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[2] 1579 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[44] 1494 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[40] 1629 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][27] 1233 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfyabxH5578dhrxtGzfi50DG7hdjIA 1697 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[30] 1380 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[4] 1996 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_first_7[2] 2154 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[52] 1566 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[29] 1542 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ieo15lxKugwal75lxIsj[5] 2102 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqbuhx[8] 1644 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxCvdF1v1mK 1674 337
set_location scheduler_0/un1_triger_reg123_8 1576 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[10] 1722 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/I0yi97E2txCvwjxkHfznFGzstpvaD8m[2] 1638 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[126] 1821 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[25] 1135 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IlICg5AIdvG3wneKdiFeK8jjKqu7wHma7Fqbc0Hp632gcbb[7] 1666 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[28] 1676 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[9] 1773 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ip5LvmjJdzJ28dwbiAEKur7e 2269 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/II3ttGccaqAjsg0ogw[2] 2093 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclth1lcue9uAAm7ioHoBLJkFC49CBA96Hvedthlee1xba[4] 1679 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_4[30] 1243 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I3qasqnDbv8outKJxG2u82ezxmd1zne[1] 2156 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[44] 1718 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[12] 1651 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Igm6nHI6szKe9E0156lhvqB6x7cIkcpjhax8s2rb 2189 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ik1sy7wlgweyaizgoABArIuc5loy6xL3IdBl6 1666 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[112] 1826 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[27] 1166 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[23] 1847 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[20] 1578 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_lsu_op_retr_1[2] 1212 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[10] 1699 301
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[9].BUFD_BLK 512 87
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[14] 1921 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[9] 2059 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[36] 1589 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[35] 1490 328
set_location scheduler_0/prdata_4[5] 1471 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[17] 1606 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbeJ774nKrdt5G9ye0zsc9dpm9tB3rxCEudtCI8ynzqIjnECr 2077 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[91] 1686 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[2] 1824 376
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_4_1[1] 1386 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[28] 1164 286
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_stxs_strobetx17 1431 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I2nt4ykoqapjxcverAK3d[7] 2179 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[24] 1251 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[109] 1772 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output66.pre_iog_en_output66_0_a2 2065 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/step_debug_enter_taken 1243 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[35] 1370 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[92] 1910 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_valid 1475 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un8_last_next_5 1464 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[1] 1201 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[14] 1458 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_14/InLd39wpD24vws[5] 1728 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_3 1158 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[61] 1756 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[6] 1876 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IK019dgoLl7lgdBy75 1593 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[85] 1918 337
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[31].BUFD_BLK 821 231
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibv2l9[0] 1699 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcziCAweg44tByKllGGIdx8[9] 2049 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_resp_valid_sig 1300 309
set_location reset_syn_0_0/reset_syn_0_0/dff_6 1147 265
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un2_log_wrap_len_1 1496 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO_0[10] 1118 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[17] 1925 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[84] 1849 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[28] 1843 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ibfb197Gv5129fxmIJjqI8psqp6orAAfAEHEt7b 2168 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a1_1_3 1233 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I03mDkioD0L8IJiqx42us1A8yone3DvcJktbqr5ymG4t7DGCamDDGwEwKCsx9mi2qdoaKK3ogs 2075 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_1[22] 1027 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[38] 1820 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[16] 2054 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[18] 1443 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IrEkj4bHJL7tAH460n1dah7rqAiFtBqFmH[2] 2174 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[4] 1238 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHbL[8] 1993 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_4.delta_delay_4_7[5] 1892 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[8] 1398 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[47] 1382 289
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][14] 1566 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[1] 2337 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/wait_rxvalid101 1984 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/cntBinary_14_fast[0] 1617 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[87] 1794 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[7] 2060 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[94] 1820 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[112] 1664 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[22] 1240 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk2[1].zero_strb_data_reg[1] 1544 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihf3mrzL79mAcaFss[3] 2200 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[34] 1860 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand110 1203 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNI3A4G5 1160 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[36] 1844 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[39] 1591 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntBinary_RNO[2] 1629 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[120] 1804 331
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel[4] 1425 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[44] 1577 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[22] 1534 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3470_0_a2 1331 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_2_1[16] 1173 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[17] 1191 261
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_3_0 1305 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[88] 1882 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Id4f3InLumd2Hia0j616hCr4JJJ4w4a05zH0ismrA5Ctq7pax0G1C 1606 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sEvrrrg[10] 1982 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/cntBinary_RNISFEN[0] 1612 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[35] 1810 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_readondata_ff 1115 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[13] 2206 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[108] 1620 343
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[17].BUFD_BLK 690 141
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_RNIUEIF 1626 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[15] 1947 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[4] 1945 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_initlDqs_2_stw_next8_4 1931 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IhHg4c187dFD0bKsavte5t1Ezbj[1] 2156 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[90] 1680 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ibisc3lstEACbph4Jdo8bsDF37iI562C0dyeKgq 2171 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcziCAweg44tByKllGGIdx8[4] 2044 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[62] 1759 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IikkAKrLBib8tj77b[0] 2131 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_0_3[1] 2019 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/bin2gray_inst/nextGray_1[1] 1628 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[10] 1976 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[6] 1110 316
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[3].BUFD_BLK 488 54
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[1] 1692 256
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[29] 1977 297
set_location scheduler_0/un1_triger_reg123_1 1534 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IofacnKxvkIecs[1] 1863 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I3qasqnDbv8outKJxG2u82ezxmd1zne[6] 2172 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/cntBinary_RNO[1] 1618 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[18] 1581 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_m4_i_a3 1264 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntBinary_9_0_fast[1] 1627 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[134] 1839 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[13] 1897 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[62] 1590 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNIN0EO5 1150 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[31] 1155 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_7 1318 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[50] 1680 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_bcu_op_sel_ex 1273 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[29] 1196 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[57] 1911 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[49] 1601 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzrL[7] 1924 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[121] 1929 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4q7L[1] 2107 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/dmcontrol_ndmreset 1071 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[6] 1856 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[28] 2120 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Id8iwwwJh3GjKlih7LB29kpBpbi6fo9p92mi1q9tiCq 2170 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_a2_0_7 1162 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/done 2121 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_i_0[3] 2106 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_n_1_u_2_0 2112 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_current[3] 2053 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[25] 1706 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[24] 1724 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[95] 1668 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/ILquFlgznLILovrvoIpqA5Dz25H6[6] 2106 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[57] 1931 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[22] 1403 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[7] 1947 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_i_a2_0[4] 1227 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[37] 1614 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s2[1] 1603 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[0] 1992 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][21] 1565 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[10] 1849 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState[1] 1482 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbvvnmbBd39ra0f56CrfdHeFcDepvjjhwD89eoi9omfchItgyd3itlnxHmw 1695 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[22] 1115 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Iqdwhaku7fDjrFyHd20JKI16[0] 1891 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib1k6lb7zkJLj9IE[1] 2112 304
set_location scheduler_0/internal_counter[54] 1583 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[103] 1942 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[5] 1306 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[3] 1036 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr[2] 1543 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNI2SF2_0[3] 1628 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[13] 1665 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[51] 1623 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[9] 1543 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8v0G17[36] 1658 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[20] 1099 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.next_state115_1 2048 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[1] 2148 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sbcs_busy_ff13_2 1206 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.fire_w_i_0_o3 1022 318
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_5_2[0] 1380 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[9] 1111 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[70] 1892 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[33] 1714 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/gen_axi_irq.u_opsrv_irq_axi_ecc_err_en_reg/gen_bit_reset.state_val[0] 1293 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[18] 1553 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[12] 1537 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i 1537 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[16] 1567 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[6] 1874 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[76] 1839 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcCbLHA[3] 2062 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBHcCAuxEd9iw35uxrDah2Iz6kCs[3] 1752 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_118/Iin6r9Brklcc2uLH8[1] 1848 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_state[5] 1084 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0myhudjrGBqE3lGtyvCtzyLAGkxkIc[6] 1969 321
set_location scheduler_0/prdata_4[9] 1424 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[13] 1380 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCs[49] 1884 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo5yI5[1] 2110 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHqul162twBht[0] 1730 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un5_shifter_unit_op_sel_ex[0] 1223 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[30] 1552 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4q7L[0] 2105 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[35] 1390 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I3qasqnDbv8outKJxG2u82ezxmd1zne[5] 2157 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/cmd_oe_0_a2_5 2195 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_26/ImCq 1733 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][19] 1380 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[21] 2071 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[46] 1730 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_42_iv_0[19] 2085 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[4] 1699 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IxCyClhqFss[1] 2125 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/lsu_op_ex_pipe_reg[1] 1238 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[2] 1859 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4q7L[2] 2106 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ0DBbBsp8gKa2y2cags 2068 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[2] 1881 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[49] 1916 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sbcs_busyerror 1102 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IeJ9yoHE7m87J0g6kE75[1] 1863 321
set_location scheduler_0/prdata_4[28] 1491 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m19 1952 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[55] 1607 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_89/ImCr 1851 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[0] 2183 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_1_sqmuxa 1259 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[12] 2095 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[17] 1472 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[30] 1669 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_m2_4_1 1375 330
set_location reset_syn_1_0/reset_syn_1_0/dff_5 1699 244
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_axb_0_i 1970 366
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/rd_pointer_q_3[1] 1372 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[45] 1361 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/wr_data 1438 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[25] 1714 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abs_cmd_regtype_cmb_RNIK0CS[3] 1105 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[19] 1199 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[14] 1786 361
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/rx_cmdsize_4_RNO_0 1372 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[19] 1213 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[87] 1772 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[34] 1726 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/IeKz47q3p5wkbhBrceb92EKAuHf1h8[2] 1907 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/un1_found_one8 2185 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[83] 1605 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[5] 1188 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ib9xpKHKAce68JIhr1sJ4bGCgI[0] 1866 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[16] 2053 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_to_err_ff_0_sqmuxa_2 1151 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_state[3] 1279 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[87] 1784 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[109] 1823 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[21] 1212 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/I0yi97E2txCvwjxkHfznFGzstpvaD8m[4] 1936 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[54] 1395 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[119] 1790 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/II3ttGccaqAjsg0ogw[1] 2229 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_16_0_RNO 1197 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[126] 1813 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt_n2_i_o2_0 2198 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[8] 1551 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/un1_shiftBP15_2_0 837 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1iziEk1wt8t5Hessh[0] 1647 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[23] 1596 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[20] 1179 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[12] 1682 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[16] 1419 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IinF7od0spqGeLcsm[2] 2092 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[9] 2180 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[26] 1144 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/I0yi97E2txCvwjxkHfznFGzstpvaD8m[4] 1636 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[125] 1968 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IG5n1heguJ8vuitBl8 2122 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[5] 1661 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[25] 1614 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/to_wrap_boundary_out[3] 1484 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[113] 1808 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[2] 1693 256
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState_ns_0[1] 1484 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[7] 1073 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.un4_size_shifted_out_9 1508 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1[0] 1192 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinBu5BGjnaFjIw9Bl9[2] 2021 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7a[33] 1666 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7e[37] 1663 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[30] 1040 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abs_cmd_regsize_cmb[1] 1110 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[22] 2067 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/IBdAkzIrJLitj3z6iwd4CGC2yCHuLBliekjI7i6mHfrcIzuLa2n[0] 1640 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[10] 1725 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4Jr4g23nEEghbb[1] 2054 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[7] 1179 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_2 1713 256
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[7] 2147 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[6] 2049 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_0[14] 1374 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[25] 1976 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[11] 1181 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ifin9HbrlxCum4KBrtwr[1] 2102 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr[1] 1453 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[7] 1881 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[46] 1732 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dfi_rdlvl_resp_next_u 1992 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt[9] 2007 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[3] 1564 343
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[11] 1368 265
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_last_7[2] 2153 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fetch_valid_de_1_2 1324 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[3] 1852 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_int[1] 1205 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[11] 1800 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[11] 1960 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IdmGravAw33vBb0zuHv5F8dqbkKylH6rB6Hao0lpdwv 1825 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[63] 1678 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[34] 1921 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[2] 1008 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[38] 1865 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[50] 1752 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[2] 1710 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[0] 2236 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un1_set_wfi_waiting 1224 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/rdptr[0] 1476 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[6] 1132 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[25] 2068 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_7[0] 1289 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/IunsBG033jGDxGaJBnjmFzG3fkqvdzp6JgpCH09vexfFFA2iw3dgIp[124] 2187 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ib1n3A0ryf10xJch[3] 2134 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[16] 1668 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ifee10HtGAt8mixatBl6 2144 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_to_boundary_shifted_5_RNO_0[2] 1528 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_mode_retire_mask_1 1262 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[15] 1127 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[66] 1887 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[11] 1697 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270_lm_0[3] 2051 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps_180_0_next_a3[0] 2187 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[111] 1905 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_1[10] 1379 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][21] 1457 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[7] 1827 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[12] 2090 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/If3J2gh1KcDJA5vxxriK8d9y9fgmtuqmBh8grLJc 2166 337
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state[1] 481 52
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dly_cnt[3] 2142 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un1_cpu_d_req_accepted 1281 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[51] 1939 354
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UDRSH 499 48
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0_RNO[0] 1828 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_0[0] 2066 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I2nt4ykoqapjxcverAK3d[4] 2180 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_byte_en_reg[2] 1264 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[67] 1792 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[4] 2155 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[2] 1917 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][4] 1285 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IcA1oErFHz8sm[0] 1883 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[12] 1533 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[79] 1906 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[94] 1605 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[1] 1177 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[6] 2080 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[2] 1922 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib8bCnm6kBHFF5nqKjcfopdBl6[1] 2161 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2_1[0] 1034 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I5szz38ndm00Jx1ncKlh5GmGLJguKgr 2188 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[67] 1639 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[29] 1974 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[12] 1187 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_RNO[16] 1884 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[2] 1316 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[15] 1410 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un12_log_wrap_len 1495 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[36] 1953 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[10] 1246 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[68] 1700 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[0] 1928 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.rdAddrReg_r_RNO[0] 1008 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[3] 1660 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[21] 1149 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[11] 1403 318
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[11].BUFD_BLK 630 99
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IbajhAlwjG9pB69yHumLFp673K7BG789koyy1cu[5] 1912 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_9[15] 1029 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dly_cnt[2] 2140 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_first_7[0] 2150 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[17] 1205 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[11] 1414 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IEy8s2D1[2] 2202 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[29] 1907 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_0_RNIBKI06[31] 1153 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[2] 2042 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[11] 2181 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IyEG0iLbvh1[0] 2080 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[70] 1597 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][18] 1436 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[5] 1927 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt_RNO[0] 2197 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[7] 1190 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[18] 1643 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/write_counter_RNINA2_1[0] 1795 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Isv11i0D88Gp35jgEcaqvubityqi0vewgeHtBCJHxpJi 2169 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps180_1_eq_low180 2055 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_apb_mstr_0_a3 1263 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[50] 1626 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI1E6S1[31] 1382 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[22] 1306 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb91CxlBDrucs[2] 1637 316
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTll0_s1_0_a2 1337 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/move_delay[2] 1999 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ibby5utodjErJcfiomLxfIEBraBgL[3] 2136 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[19] 2108 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[73] 1900 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0myhudjrGBqE3lGtyvCtzyLAFKnhmc[2] 1985 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/buff_wr_ptr[0] 1321 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbsbI6oBxyu49iD8[2] 1716 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qDp[1] 2109 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[6] 1266 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_0 1316 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[17] 1356 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIFK3P[0] 1435 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[100] 1895 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[27] 1496 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_1[29] 1363 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[92] 1620 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[49] 1790 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[39] 1601 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[31] 1320 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_1_RNI6C1J1[0] 1234 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_0[0] 2123 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[25] 1389 319
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/CUARTl0 1373 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[124] 1698 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_03 1998 375
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNO_0[4] 501 51
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt_3_o2[1] 1901 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][3] 1338 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[2] 1889 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[11] 2100 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[5] 2063 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNI7KRTI2 1237 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ic4KbuIfG9BII[1] 1886 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sbcs_readonaddr_ff7_3_0 1209 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_a3[15] 2103 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_0[17] 1077 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[30] 1380 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_last_1_sqmuxa_1 2117 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/wr_hzd_loop_l0.un5_tmp_wr_hzd_0 1288 315
set_location scheduler_0/internal_counter[24] 1553 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[32] 1391 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[11] 1599 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter_RNO_0[3] 2097 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[4] 1336 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/select_i_i_a4_0_a2_6 1859 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][4] 1532 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_implicit_wr_mtval_tval_wr_en_s_a3_sx_1 1247 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[3] 1886 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk1[1].un41_wr_en_words 1538 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270[7] 2132 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[109] 1913 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[28] 1237 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[3] 1331 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IcIKdqghpg5DsicxBuhB017[1] 2176 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un2_cpu_d_resp_type[10] 1298 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_p_2_u 2182 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[2] 1220 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/cntBinary_Z[0] 1617 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[28] 1393 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IyFfB04dBD8[3] 1937 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/I3tJjedEl0zdJnKAIhcKDs4alc80ljdqdidxnetwt 1758 309
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_stxs_bitsel_1 1439 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If4H8IjlyrLll0bvJqaxhH3LE5j7H8 2093 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[14] 1369 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[122] 1673 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[66] 1754 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[50] 1930 349
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[20].BUFD_BLK 633 195
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_3_0_RNO 2068 369
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntGray[2] 1625 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I05IK40Bdz8IwLa88iyCq[1] 2064 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[36] 1532 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[7] 1904 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntBinary_9_i_o2_0[0] 1629 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[25] 1458 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[52] 1729 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[24] 1608 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO[11] 1136 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[7] 1189 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[70] 1767 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/cpu_axi_wvalid 1294 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[45] 1979 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[14] 1941 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[69] 1867 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihf3mrzL79mAcaFss[1] 2234 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[30] 1389 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[8] 2141 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[29] 1975 297
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[6] 1388 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[62] 1779 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_ns_a3_0_1_RNIGHRA[2] 2161 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ibm7z8GbjGdJt473KmqIx8hDHixu8jkABDpJjoHbvcoFbD27GaCALDnjsLFyfEluhnkLwGE1fywee5pKCc7iqpzroa05unden16H4vx7s3n9JFfnqevuu8E82mfvq82v4zp78JqvsrJ127ak0p4IrG4aDl8 2062 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Icj2gjA7qhx99gmJpm2IxhHboDbohir4HJm7d3i19fAr7j 2131 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[125] 1900 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[127] 1599 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[10] 1153 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[84] 1815 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[78] 1680 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[49] 1864 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo[1] 1488 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbzIaI83subhghbc[3] 2167 321
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0Il[2] 1347 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_addr_6_fast_cZ[5] 1114 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[123] 2185 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[84] 1660 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IDgmp42atiKt25L6l8 2142 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[28] 1384 330
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tmsenb 502 55
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270_lm_0[5] 2045 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/Ik1sx3n6njfwLE94A72sLDJ50Akl51v7FywIp 1854 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3C72i3vAjh3c[4] 2172 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/ImsxKLAeuAFfl6 2253 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_RNI1P4P1[12] 1847 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[89] 1622 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/read_count[4] 2021 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_valid_int_1_sqmuxa 1201 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_empty14_a_v[2] 1541 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_4[2] 1052 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[43] 1593 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[18] 1125 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[0] 1995 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_is_opsrv_cfg 1282 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[14] 1698 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IekuGGsKcklfrdsgf017 2152 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[40] 1708 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[8] 1834 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[16] 1210 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_3[2] 2166 352
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2[3] 1371 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/I1fEskdCevkrq4qADtBl6 2216 339
set_location APB3_0/APB3_0/u_mux_p_to_b3/iPRDATA29 1350 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[53] 1796 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[37] 1844 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/start_dqs_in_bad_data_RNO 1962 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[86] 1789 343
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[8] 1365 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxnlCJf1BjoGohz[12] 1885 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[115] 1842 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[41] 1907 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_addr_6_fast_cZ[7] 1074 309
set_location scheduler_0/sched_regs_6_[6] 1434 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[76] 1862 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_88 1527 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[144] 1808 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[34] 1927 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[31] 1117 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ic8cExul2afDeE2qjjlj9kfH2ybpHtK6eCJqt7Gg8Bbz4cJ8JAB5wFpzx5ohIzj77b 1678 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[17] 1783 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I0uLcF2BcKBJvxEhLCjgq 2235 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[14] 1948 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_o3[9] 2142 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IbajhAlwjG9pB69yHumLFp673K7BG789koyy1cu[1] 1916 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IjzhCdgHuii9Bq4enxp7cq6kiHC 1760 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[3] 2035 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[9] 1049 316
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[4] 1361 265
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_3[1] 2178 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5zcqLHuLvJlhFA8KBJF00jaz3jJ[1] 2130 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a1_1 1255 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqAufnz9DBm7fJpEFnnhfKvmF 1724 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_first_7[7] 2152 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[29] 1339 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][20] 1399 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ii8Lj12iCFjleg4rj 1872 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[15] 1064 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[20] 2068 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][8] 1387 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ipsqixb1jG4e1KEF0k6hq8w9[0] 2094 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[29] 1956 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[27] 1549 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IbkCxmfoKnay0Jwnrgcd2lBuoti5qgwcnq9aAeKD4asst9BJh2xtKf7i0xv[1] 2242 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_104/InLd3J5ht5amrc[8] 1836 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[17] 1246 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[119] 1842 364
set_location SPI_Controller_0/SPI_Controller_0/USPI/PRDDATA[1] 1348 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/II3ttGccaqAjsg0ogw[3] 2087 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[11] 1128 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/un1_wchan_cmd_fifo_full 1540 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/cntBinary_RNIUI7H[0] 1623 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[81] 1895 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[31] 1664 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/command_logic.next_state20_0_a2_0_a2 1078 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[57] 1784 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[20] 1170 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeHBhn6p4tA6cJ54rLH9[1] 2089 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[5] 1292 276
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_10_iv[7] 1421 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ib5kuiaHr5ifIeh4 1762 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[16] 1705 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Iiry480Eg9FjskoD2[1] 2135 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[8] 2015 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[12] 1348 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un1_cpu_d_req_write_mux 1211 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfv1A 2064 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un25_cpu_d_req_is_apb_mstr_5 1215 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[68] 1599 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][12] 1354 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[26] 1785 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[3] 2074 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[51] 1367 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IiAC5hkH7A0abGbiFEfaF76J31wfuDcJjnogs 1676 297
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[21].BUFD_BLK 609 141
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[12] 1067 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt[3] 2005 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaDaA35AA9kH7[1] 1720 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[111] 2167 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[15] 1293 279
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control2[1] 1370 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270_lm_0[4] 2132 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[10] 1141 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[9] 2143 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[8] 1930 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[100] 1936 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/ILqndwc3tnC0sB7JJFBz5verkG18[0] 1965 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[18] 1230 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_sw_csr_wr_op_ex[1] 1233 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[106] 1985 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][19] 1349 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[15] 1379 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[10] 1447 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[107] 1640 358
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns[0] 1320 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[96] 1892 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[13] 1650 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current_RNI7UNC[0] 2205 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[23] 1180 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[109] 1652 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[24] 1204 258
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_rdCtrl_inst/ptrsEq_rdZone_NE 1630 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid33_RNIHHAL1 1171 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1[25] 1024 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IG5ybacKp0ehlJkID3[3] 2100 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[7] 1428 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[10] 1974 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[3] 1113 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[104] 1792 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un8_last_next_3 1465 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/un3_req_is_opsrv_cfg_reg_1_0 1278 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[19] 1361 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_csr_addr[11] 1116 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[78] 1764 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st_ns[2] 1352 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IvK6glC7tmCvsHEJcBqAiJh8mEC1Er20L1zn1iEfk9no79lqt1nhCr[2] 2219 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[63] 1596 360
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTl1Il_4 1333 267
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[59] 1505 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_1[3] 1625 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[11] 1724 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[27] 1231 262
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_rdCtrl_inst/RdCtrl.empty_3 1596 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/rdptr_RNIT0R3[1] 1500 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[78] 1855 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[24] 1677 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/NEXT_STATE_ASSIGN.un1_dq_in_reg_5 1969 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[93] 1853 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/ignore0 2144 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[27] 1986 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad_1_sqmuxa_i 1952 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[23] 1191 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IsgHFHis7HDCl2yFKcDlu97c0IjfpJuKgq[7] 1657 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[17] 2114 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[11] 1962 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I05IK40Bdz8IwLa88iyCy[1] 2052 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un17_cpu_d_req_is_apb_mstr_18 1222 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2_0 1160 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_gpr_wr_en 1123 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[39] 1573 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[29] 1423 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[23] 1424 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib1k6lb7zkJLj9IE[3] 2123 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[42] 1600 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_a2_1_s[1] 1303 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[42] 1662 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[26] 2110 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_reg.mask_wrap_addr_reg_2_4_RNO_2 1502 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_good_cnt_next19_4 1875 357
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stx_async_reset_ok_2_0_a2 1384 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[58] 1900 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibs427[4] 2124 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[20] 1954 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[61] 1898 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[7] 1758 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[28] 1951 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[54] 1613 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[19] 1720 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[85] 1912 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[18] 1363 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[2] 1170 330
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[14].BUFD_BLK 689 141
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][31] 1359 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Ib9A89CDtmu7CChvEKjiknH5pLd0pLd8ai75[0] 1591 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxgnK8foCFqcAggleq5s5Hxwv 1704 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bG7L[1] 1968 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[1] 2144 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[12] 1805 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ip5LvmjJdzJ28dwbiAEKur7e 2109 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IbcCj0n9qi09dqbzueDD9pdwzz3wx 2191 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[5] 1870 313
set_location APB3_0/APB3_0/u_mux_p_to_b3/PRDATA_iv_1_cZ[0] 1344 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[88] 1763 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[39] 1477 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_rdCtrl_inst/ptrsEq_rdZone_NE 1643 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[45] 1562 300
set_location scheduler_0/_l2.triger_reg74 1534 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.rdAddrGrayReg_w[0] 1012 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[28] 1905 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibj8hA 2175 325
set_location APB3_0/APB3_0/u_mux_p_to_b3/PRDATA_iv_1_cZ[2] 1354 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[22] 1229 270
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control113 1330 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[77] 1866 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[101] 1933 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[13] 2099 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[23] 1482 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2_u 1241 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[15] 1809 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_24/ImCr 1717 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[51] 1516 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3_RNIC24G2[30] 1035 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_is_opsrv_cfg_1 1216 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_no_burst_cnt_r1_next_i_o2_0[0] 2022 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[1] 1222 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[0].VALID_GATE_COUNTER_RNO[1] 1918 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnup55KbnnFss[4] 1697 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[5] 1848 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[2] 2206 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a3_2[3] 2112 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_initlDqs_2_stw_next8 1929 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_i_o2_0[0] 2104 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[115] 1832 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ib903bu09t3gna09adIgba6Dbd[2] 2138 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw85mEgBksFAagJb9tkxA[8] 2047 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[111] 1916 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg_RNO[2] 2015 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbsbI6oBxyu49iD8[2] 1789 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[15] 1205 259
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns_a3[9] 1835 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/en_write 1541 318
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control2[3] 1400 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[35] 1028 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibisc3ls04cmFsr8ElIo9xDKaF23f93tKEptjx4 1691 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_38[8] 1090 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][28] 1385 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[27] 1541 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5y8Bz1AueKtpx73gJKz7C0gm0Ln[0] 2115 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[7] 1882 363
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[7] 1402 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_sel_i_o2_RNIRU4Q[4] 1194 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[29] 1195 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbzIaI6Kkkbqz77d[2] 2079 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_0_RNO_1 1288 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[3] 1875 367
set_location scheduler_0/triger_reg[3] 1527 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[15] 1056 291
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[1] 1388 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_9[16] 1028 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_9[2] 1042 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[69] 1809 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/move_out[0] 1995 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_0 1567 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_wait_rxvalid101_next_m2 1910 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[21] 1712 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/next_state68 2166 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[2] 2086 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[13] 1906 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbzImH3yho3cJGJh 2163 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[84] 1923 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJID0b0ntsIa4abp4gq[2] 2129 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CMD_DELAY_LINE_DIRECTION 2066 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[14] 1378 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/gen_mtime.un3_apb_mstr_int_sel_0_a2_1 1303 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[101] 1637 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[72] 1862 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[73] 1614 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[28] 1387 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ib9yakauoEkh8L2GK61pq0lKCr[1] 1875 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[14] 1440 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[8] 1170 273
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNO_0[0] 498 48
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[46] 1531 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[71] 1850 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[4] 2081 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2_6 1327 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_n_0_u_1_0 2183 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[23] 1217 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_RNO_1 1219 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[18] 1362 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/is_locked_RNIDB0Q1 1313 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_89/ImCq 1996 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_lsu_emi_resp_rd_data[14] 1147 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I3qasqnDbv8outKJxG2u82ezxmd1zne[0] 2180 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[62] 1510 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[127] 1596 357
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_RNO_0[3] 511 48
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[4] 1260 274
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTlOl[4] 1352 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ifee1qsqHcx4nw5fansu[10] 2064 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[79] 1625 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_2.delta_delay_2_7[1] 2062 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][17] 1558 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[2] 1854 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[3] 1951 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfjwrBwD3FobBHjI10vcipmjqE18im1Ej5mjF7H8 1950 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[3] 1244 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0myhudjrGBqE3lGtyvCtzyLAEK52Id[12] 1976 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[28] 1065 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a3_7_5[0] 2126 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[52] 1739 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IfodjkHvcfBxHbmd6mLrzr4BhG9r5Bedhh1nmdJbwmwv4e21j7aywtGIbbh4o67iJpCyEz7t440A4FKat4EIjaJdDHxbc[3] 2251 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_clk_sel_RNO[0] 2157 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[20] 1178 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[21] 1383 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[34] 1867 343
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/un1_CUARTI1Il6_1_0 1343 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbcCj0n9lirBKddtpkx3DziiixIra 1677 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[9] 2074 315
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/rd_pointer_q_3[0] 1376 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/If91cbpel0hy4LC0bc68DfhbmakE75 2017 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[0] 1904 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/trigger_debug_enter_taken 1239 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52_2[25] 1052 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[12] 1473 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[91] 1874 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u_1[0] 1019 297
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I14 1329 264
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw_27[2] 1367 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[3] 1990 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_40/ImCr 1686 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/un1_loadphs_b 2065 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt[5] 1541 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[16] 1190 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[26] 1287 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[1] 1342 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/start_dqs_in_bad_data 1981 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[8] 1693 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3_2[2] 1150 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[5] 1817 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IsgHGutuFoiz24zzJnjyeukd7tJuyLlx8h[4] 1675 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter[2] 2099 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[87] 1878 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[18] 1963 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnuq8hw6rcax8[10] 1715 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNIQFNN[4] 2052 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[95] 1677 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[58] 1756 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[11] 1349 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[27] 1657 342
set_location UART_apb_0/UART_apb_0/un1_CUARTl1OI23_0_RNI5FCU 1334 273
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/cntBinary_RNO[2] 1615 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[12] 2133 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ic7F7rrhxlrG5bcnfu1w9xz 2108 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[2] 2190 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[13] 2158 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcpwywC8wiyCt 2143 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[22] 1933 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg_RNO[6] 2005 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[72] 1865 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IcDLmsKqLCaFIzabumw1x3c[8] 2098 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_p_1_u_1_0 2199 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[12] 1434 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][24] 1320 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1iziEk1wt8t5Hessh[1] 1648 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_gt_error_next_0_sqmuxa_1_0 2121 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAdKvxmoogncLyaGcf[3] 1994 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[18] 1272 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[7] 1363 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47c[6] 2091 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_39/ImCq 1696 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_a3[0] 2036 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[19] 1097 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_shifted_5[2] 1531 315
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m12 1378 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[40] 1952 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_0[5] 1366 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[4] 1340 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_load[0] 1968 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[3] 1441 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[27] 1837 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[25] 1551 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r1_RNO[0] 2016 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr_RNI3UA13[2] 1540 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[98] 1882 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Id5i1ntLb5Ar70va6xA2IuaykI4HpnpKH3Dgcxmma7b[0] 2099 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_RNO[1] 1136 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcxKsbwtIIvekt1hkstjg8z 1662 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[16] 1220 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[8] 2055 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[36] 1716 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_lowest_clk_sel_next5 2139 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[21] 1400 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[19] 1567 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ifoy68zI7acEFczf0HmD[7] 2192 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[15] 2011 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_0_0 1974 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt[3] 2203 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[17] 794 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[31] 1674 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt[9] 2099 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/cntGray_9_fast[0] 1616 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[1] 1615 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/I3tJjeeesEEExtzHDj3h4g76arnaboyw5C1gediDz 1641 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IcDIzqi9Ga2mtDaeBIFD6admBleFi2dxz[46] 1758 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IgfDxx90xBK1HGbK7pf7z9ulJ1H28H9pHdwCAf4twyHwdsur7f 1859 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IemxFmtJg8rbx4cj8a2D[1] 2183 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[61] 1551 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[45] 1726 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[15] 2195 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[9] 1777 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[4] 1308 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[15] 1166 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[15] 1388 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_8[30] 1258 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[78] 1862 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[5] 1348 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[65] 1758 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[21] 1705 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[79] 1652 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].un1_lsu_flush 1280 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[0] 1586 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[1] 1108 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[19] 1947 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_1[20] 1037 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270_lm_0[6] 2046 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpAJ5dHLCcbjtKL69KouDCI44sdwLanpFCqt0G17[2] 1661 294
set_location scheduler_0/internal_counter[35] 1564 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihf3mrzL79mAcaFss[0] 2161 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_980_fast 1216 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[37] 1962 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_p_0_u_1_0 2180 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[67] 1939 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[24] 1974 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[97] 1881 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_RNO[3] 2182 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[106] 1812 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[11] 1127 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IxCyClhqFss[1] 2233 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[4] 2063 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_reg.mask_wrap_addr_reg_2_4_RNO_0 1508 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[69] 1657 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[60] 1761 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[29] 1832 298
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[2] 1324 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[78] 1855 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_valid40 1256 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m5_2_0 2003 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNI5C79C 1216 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[16] 1099 294
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTl08 1373 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[10] 2189 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[19] 1844 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[141] 1806 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[42] 1903 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[16] 1048 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[7] 1724 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_2_0_RNO 2040 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO[9] 1119 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a3_0_0[24] 2114 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnup55KbnnFss[10] 1811 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_22_0_RNO 1198 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IG5ybacKp0ehlJkID3[4] 2109 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw_loadphs_b.m4 2094 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[18] 2072 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[87] 1643 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic29n1t3LkImH[0] 2082 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un11_wr_data_axbxc2 1508 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr[3] 1423 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_126/ImCq 1856 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps_180_next_iv[3] 2130 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[1] 1545 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[17] 1930 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_9[4] 1016 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[52] 1915 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[5] 1987 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex[1] 1227 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[28] 1158 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[64] 1607 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[9] 2213 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current[4] 2056 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_4 1171 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt[3] 1539 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][29] 1403 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibo1qfBAs50DH1dn3EJer6vpiiLeu4o2sLi3qptct2oDtw9ws 1674 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[42] 1534 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[3] 1314 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[67] 1851 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[21] 1131 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[0] 1883 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[92] 1631 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_m2_e_0 1317 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[17] 1466 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IBdAkzIpm6nl8eL0DwJztra0L3ec7mLCEFGxgwBGHlE4mjDz77a 2075 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[71] 1584 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR22_1 835 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip5znvIHDnugF6bmz2h9jg8z[10] 2084 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_1[28] 1064 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[5] 1306 282
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[29].BUFD_BLK 724 243
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[114] 1875 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[0] 2172 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[39] 1809 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ib40EChGm2gzHvgL[1] 2063 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[0] 1168 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbDjfumnpyqJynxDJz6nEp4xxA 2010 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_0_o2_1 1338 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk1[0].wr_en[0] 1543 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw81lyKzw2mkvLvfrv2Cr[1] 1972 310
set_location reset_syn_0_0/reset_syn_0_0/dff_0 1146 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw81lyKzw2mkvLvfrv2Cr[7] 1978 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken_s_0 1252 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[22] 1462 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[40] 1674 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[49] 1499 337
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/APB3_0_APBmslave0_PRDATA_m[7] 1358 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt_RNIA5SN[3] 2201 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_valid_1_s_a1_1 1217 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_valid_RNO[1] 1448 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[30] 1732 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[18] 1418 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[13] 1228 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_RNO[15] 1882 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[29] 1676 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_clk_sel[1] 2068 358
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[7] 1364 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[13] 1976 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ihf3mrxExcAFEp4Dx[2] 2161 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IcIGDJKntIznd5IhfCg0ngB[1] 2132 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[11] 1922 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbzoinDnrGHaqvJLdiqvkeAtJe[1] 1766 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[60] 1531 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[5] 1878 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[40] 1560 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[92] 1910 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_refclk[4] 2153 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un3_instr_inhibit_ex_8 1266 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[52] 1686 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps180_1_eq_low180 2157 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[26] 1041 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[13] 2176 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_valid_sn_m4 1232 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk2K3tADIrf[3] 2053 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/iog_rddata_en_p2_n 2137 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Is2AvmI7bnA5djlhquHkhFLi7mx7H3m4b5 2160 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt[1] 2196 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib1lnojEkrb3esnc[1] 1757 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IcILGLt7fAeh1JJfdg3wh8h[3] 2168 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_o3_0[16] 2038 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[26] 1975 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel_4 1147 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[28] 1964 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[90] 1876 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[78] 1854 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_opsrv_core_soft_irq_reg/gen_bit_reset.state_val_RNO[0] 1311 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[1] 1432 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IpBL656a1t7q92jKfh7Fghcj 2195 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Id8iwwwId1wwjy9tz9oJzhrfssC5o8Cr6i3oooKdiCq 2190 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[11] 1528 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[30] 1229 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[23] 1544 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[10] 1884 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[133] 1900 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dqs_oe_p2_internal_reg[1] 1775 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[10] 2293 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/lsu_op_ex_pipe_reg[2] 1246 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][28] 1557 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[39] 1754 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_0_sqmuxa_RNIFF6N 2131 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinBu5BGjnaFfraFgJe[1] 2006 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[103] 1942 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[37] 1436 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2[7] 2205 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_56/ImCr 1753 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[78] 1686 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[131] 1906 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[2] 1845 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IbLgwtqjx7Cz8302yKInJJ4gs6GayJJK3ECq 2175 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_1_lt_low_txdly_cnt 2155 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.rdAddrReg_r[1] 1057 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][25] 1305 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[51] 1537 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47d[3] 2060 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[43] 1563 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[54] 1542 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[4] 1161 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[15] 1918 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[24] 1306 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IekuGGsKcklfrdsgf018 2253 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[2] 1346 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/wrptr[1] 1505 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw_lm_0[6] 2061 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_to_boundary_shifted_Z[1] 1526 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[26] 1399 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_resp_error_rd 1295 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[0] 1191 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IK01AsaLstcf35lvgL[1] 1719 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IqdwhuzntgDkApjprquitD3j[1] 2168 312
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[2] 1378 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[0] 2065 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I0uLcF2BcKBJvxEhLCjgq 2270 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[39] 1045 321
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/clr_rxfifo 1368 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[21] 2109 306
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTIOll[3] 1326 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Iddgr8pFccaq5ezfu7F7v8u[1] 1890 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[7] 1342 289
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0Il[8] 1352 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_ss0_i_0_a2_0_a2 1076 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[9] 1505 301
set_location APB3_0/APB3_0/u_mux_p_to_b3/PRDATA_iv_1_cZ[1] 1351 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[18] 1437 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_6[8] 1202 261
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[9] 820 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_req_ready_0 1199 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[9] 1997 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[0] 1855 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[12] 1681 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IemxFmtJg8rbx4cj8a2D[0] 2188 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IekuGGr6Gfjtwf8m9iCt[1] 2142 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[7] 1037 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/fuzzy_0 2133 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/we 1425 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeuJ3buLxLtngLx9j8sm[6] 1974 319
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_63_i_0_o2_0 510 54
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[6] 1879 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[24] 1423 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[35] 1678 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_RNI97MI[5] 2041 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_emi_req_valid_0 1262 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IxCyClhqFss[2] 2234 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IcJqK4uxneLkmpCIm8z9igaFGnApGGo8z 1827 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IdmGravBDuzFDIEkj7dlxLwiC8nraCJvGKlKzHem73e 1595 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[42] 1950 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[110] 1830 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[0] 1617 289
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/rx_alldone 1383 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[6] 1902 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Ib5kuiaHr3sIlx8o 1663 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[5] 2071 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6c62LA0LAB4pg0uneqqbzDz77a 2056 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ibm7z8GbjGdJt473KmqIx8hDHixu8jkABDpJjoHbvcoFbD27GaCALDnjsLFyfEluhnkLwGE1fywee5pKCc7iqpzroa05unden16H4vx7s3n9JFfnqevuu8E82mfvq82v4zp78JqvsrJ127ak0p45m29hqgs 2063 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_2[18] 1088 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ip5zr3zyHyh2qzn8Eslkwjnc[0] 2123 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iecupio0F4w6y7wBf62CBCEHh9jBuqHgGGEtwam3GteimlyhE7twr[1] 1994 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[24] 1208 259
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11_fast[7] 1344 267
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState_ns_0[1] 1603 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[7] 1597 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47d[5] 2062 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Iqdwhlo4FGyfGj8w9I7JdiCr 2073 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_initlDqs_2_stw_next8_3 1966 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[7] 1963 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[0] 1179 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5_RNO[2] 2025 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[2] 1473 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_d1_1 1205 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[8] 1954 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IrscElofjgDa45y14aE2doohKF3Haug97c[4] 1760 303
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/fifo_mem_d[0]_0_sqmuxa 1342 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/If4H8IjjoHsg16zbJck2rIeFpGFgsw[0] 2216 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/txfifo_datadelay[5] 1427 277
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][3] 1528 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[66] 1718 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[21] 1077 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[14] 1433 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[65] 1699 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[33] 1953 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[114] 1694 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[4] 1844 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[2] 2207 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[3] 1482 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_1_RNI6C1J1_0[0] 1222 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[23] 1841 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[71] 1609 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If4H8IjlrsI18iwsJrm7nBgFwws2re 1648 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IzK4xKAb2c2c2p0pokECL[10] 2143 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[2] 1945 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iirkkcst24rhaqlcf[3] 2186 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjtiCr[142] 1818 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[14] 1360 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I3qasqnDbv8outKJxG2u82ezxmd1zne[0] 2151 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[35] 1405 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/emi_resp_head_uncompressed_full_0_a2 1363 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val_RNO[0] 1166 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilz5kJJKguKj8pDzD3nb7B6lIfttJ4kw9ogC31xI52as5gs 2035 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[13] 1919 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db7 1873 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[31] 1387 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnup55KbnnFss[6] 1807 319
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitcnt[3] 1429 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[100] 1734 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[24] 1408 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[26] 1360 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/reset_counter_3_1.N_346_i 1705 243
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[35] 1531 309
set_location scheduler_0/sched_regs_4_[5] 1475 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_half_i_o2 1374 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/rd_dqs_move 1950 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_3[17] 1336 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 1627 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[14] 1386 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gt_pause 2035 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[13] 1096 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_req_op_i_0[1] 1266 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[20] 1425 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/In2DJmzt6zgn7Hf66dIwhG18 1760 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[121] 1662 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/iog_rddata_en_p2_p 2099 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un3_cpu_i_resp_valid_0 1302 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[83] 1594 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s1[1] 1631 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[61] 1761 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[29] 1088 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[51] 1609 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[49] 1884 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[8] 1052 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[28] 1240 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcviHroKseeGHDfizJwFo6Lo3wAF8j3HgdHCholparFoFxvkFxzu0G17 2064 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][7] 1366 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_96/ImCq 1779 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IiI9s1toy1Anp3fsjvHI1CAI8pf6C31FpdA7sL0blkoo9LoJD3apcCdskt4wuHq4dzKt8lFuu7n8bnkl3hevL0xIra[0] 2260 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbzJLwGLiIg9ak19 2118 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[28] 1834 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2[24] 1136 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[84] 1663 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[32] 1875 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[2] 1351 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][4] 1290 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[38] 1549 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r0_RNO[0] 2025 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[23] 2111 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[29] 1897 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[19] 2159 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHqul162twBht[1] 1736 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/buff_rd_ptr[0] 1272 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ib1n3A0ryf10xJch[1] 2103 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[5] 1201 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_csr_addr[10] 1122 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[36] 1902 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiAKAalyFs67aJHAkx3y6b91Bv3kB094EgfgL[11] 1897 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[33] 1879 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[2] 1557 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[21] 1940 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl9afhldFEdyt8wD 2072 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I0uLd5eibs4xrxo2zywIp[3] 2216 324
set_location scheduler_0/internal_counter[3] 1532 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[28] 1393 294
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_dataerr_5_u 1429 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[52] 1909 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[24] 2102 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNI4JTQM 1276 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/un1_current_state_5_0_0 2201 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[15] 2163 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt[3] 2090 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[29] 1349 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ie58eci1h8[0] 2056 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un6_master_beat_cnt_to_boundary_shifted_1_SUM[1] 1524 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IpCu91laK9AhEA8rr14oEwIp[1] 2189 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_branch_cond_ex_1_1[0] 1268 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IbyzAHhKhubtefbjueu8mFmdxz[0] 1795 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[81] 1890 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[21] 2193 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[11] 1191 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IrEkjGq0DJ96bjJL9jaCeBo9GsfKqgIdwx 1650 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[58] 1902 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[19] 1548 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[25] 1032 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ip5ybGdCBzHv0IucAff0g8ml[0] 1591 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[42] 1590 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[25] 1215 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[4] 1907 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[19] 1034 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[87] 1791 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270_lm_0[0] 2129 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_2_RNIV2HCH7 1241 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[12] 1137 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IikkAKrLBib9iIdxt[0] 2128 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[6] 1941 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/IvIzHKyyzsz 1561 229
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[86] 1873 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbsbI6oBxyu49iD8[9] 1758 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGI5[5] 1940 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_0_tz[1] 1328 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[33] 1693 289
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC1_msrxp_pktsel 1400 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[11] 1162 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[41] 1682 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mscratch_sw_rd_sel 1159 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHhp[14] 1920 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][10] 1299 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[30] 1598 360
set_location scheduler_0/prdata_1[16] 1420 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[28] 1736 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[17] 1195 262
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[17] 1126 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IhyCeA60w34bhm7olloocn8zJJhJCzBD7IyeBmCDym5qmfK0l9bjzw0rwhbg 2085 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iywd38bHK9gKmG0FbayAfrA8Blawc17 1788 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[34] 1856 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[16] 1820 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[7] 1981 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_u[16] 2184 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmb4Idyqn4bdadA9Hx12j7Kb5[0] 2089 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[31] 1187 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[109] 1614 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un4_cpu_wstrb_mux_i_o2[0] 1433 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[23] 1734 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[45] 1736 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbsbI6oBxyu49iD8[3] 1726 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[38] 1576 306
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I8 1328 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIIN3P[0] 1418 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[3] 1117 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[48] 1937 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/genblk1.preCalcRChan_Ctrl.addr_out_2_4_RNO 1483 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[62] 1602 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_last_next_7 1470 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[85] 1914 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3_1[5] 1936 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ijnqbf5F67qkFF59263amanDqgs 1707 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/counter[3] 1083 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[22] 1392 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ex_retr_pipe_fence_i_retr_2 1191 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[101] 1598 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[55] 1530 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_4[2] 1177 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[38] 1866 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[84] 1657 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[3] 2103 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[61] 1811 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ifydx226kJICbng1Fd479sxzhgB3sb 2133 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[8] 1074 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IsgHGutuFoiz24zzJnjyeukd7tJuyLlx8h[5] 1635 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[14] 1018 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[1].write_callibration_offset[3] 1844 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib5Gp35Hv7f6c0dhyFDx8H54gs 2106 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[14] 1924 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/valid_out 1319 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[3] 1165 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ibm7z8GbjGdJt473KmqIx8hDHixu8jkABDpJjoHbvcoFbD27GaCALDnjsLFyfEluhnkLwGE1fywee5pKCc7iqpzroa05unden16H4vx7s3n9JFfnqevuu8E82mfvq82v4zp78JqvsrJ127ak0p4AGofzfws 2055 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_3_1[19] 1064 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[113] 1802 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Iiry480Eg9FjskoD2[0] 2104 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u[31] 1086 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_0[5] 2167 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/wrptr_RNO[1] 1505 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_n_1 2123 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[13] 1785 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[114] 1874 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[105] 1778 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_0[16] 1029 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n_1_u_2_0 2191 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[2] 1352 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[19] 1597 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[26] 1136 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/cmd_flag_reg_RNO 2164 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[3] 1952 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][16] 1570 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[10] 1363 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[5] 1708 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[49] 1662 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_6[1] 1251 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu2ymd7iEpeaquoDkhdbzJnl8 1693 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[20] 1920 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[15] 2199 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_next46_0_a2 1870 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_m7_i_a5_a0 1243 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ik9nslrFsJuou2qHn8I9hqgu[1] 2119 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIDN3S1[26] 1345 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_3[3] 2138 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_0[24] 1338 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[58] 1634 333
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/wr_pointer_q[0] 1341 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[26] 1366 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IiGcv5qqyDEezbhlh3Cnq57z8Du[0] 1816 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IdagyAqdvI648GAcEpf6axa83G4bm6Dbb 2123 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[15] 1957 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u_0_a2_4_RNIOR9S1 1227 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_d1_RNIL2602 1218 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[72] 1649 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_2[2] 2162 352
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_alldone 1415 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state82_NE_1 2013 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/buff_ready_reg_RNIEODHP1 1258 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[11] 1409 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[22] 1862 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[0] 1762 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[8] 2225 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i[6] 813 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/m14_e_4 1974 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[18] 1683 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IbB8wfrhGJf6I4LI5EthdyhpH7 2096 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[15] 1802 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[42] 1544 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IDgmp42w6iAsE8ruh4 2067 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iof01Enzefi1h8[1] 2045 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[66] 1596 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[44] 1663 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI1HPH[23] 1283 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[70] 1764 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ida5hpbJ9lKALCatlq3c2ra 2137 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[80] 1858 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IlICirkIHjmKAbt6IkE7dyGgf7DqakL9sdaKBbzzkmEIdws[5] 1683 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[9] 1536 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_steps_180_next10[0] 2018 360
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_nextd4_NE_2 1409 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.rdAddrGrayReg_r[1] 1064 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[37] 1594 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IwKq1vK8piHh2En5lxq2D[7] 2166 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[25] 1905 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[85] 1590 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.rdAddrReg_r_RNO[0] 1065 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[23] 1580 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[68] 1937 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[47] 1778 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0][1] 1276 319
set_location scheduler_0/triger_reg[4] 1546 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ifoy68zI7acF4siIeKgt 2185 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_2[0] 1347 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/next_master_beat_cnt[8] 1461 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.rdAddrReg_r_RNIPJMO[1] 1057 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][37] 1440 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbsbI6oBxyu49iD8[7] 1724 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/size_shifted_out[2] 1501 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib8bCnm6kBHFF5nqKjcfopdBl6[2] 2170 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[11] 2175 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_int_13_m2_2[1] 1202 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib2KbL38524bBxlEamjbAo3ogs[0] 2153 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m95_1_0 1929 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/I0r066IuwxC8FjulIgKBGiliuBpeEHqj4u4JD6f7JlEIg6IGiDdIfA2f7w4xjyFAu6kgfJg77d 2108 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ig9Drsm[0] 1999 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_lsu_op_ex_Z[3] 1248 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHm5[8] 1995 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1_1_sqmuxa_1_i 2037 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[106] 1800 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[85] 1873 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[17] 1258 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[14] 1710 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[60] 1903 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[22] 1433 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[77] 1774 307
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_0[0] 1382 273
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel_RNO[1] 1423 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iw9yK2cA8fe5dmrJ8aiwr 2082 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[15] 2005 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[30] 1157 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[30] 1386 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][36] 1411 301
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_7 1368 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinBu5BGjnaFfraFgJe[5] 2010 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[43] 1725 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_wait_rxvalid101_next_m2s2_0_0 1917 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[24] 1725 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IemxFmtJg8rbx4cj8a2D[1] 2184 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[17] 1201 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[18] 1830 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[84] 1931 340
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_5_2[7] 1393 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[1] 1887 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/read_count[5] 2101 364
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTIOll[1] 1327 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_autoincrement_ff 1195 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270[5] 2135 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[37] 1444 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[15] 1361 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[96] 1625 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[2] 1559 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IjzhCccGK6ic4BjFvID1t4y0G29[12] 1945 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_lsu_op_ex_1[0] 1228 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[50] 1548 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[126] 1770 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIUHHL[0] 1425 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[1] 2085 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[6] 1197 276
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state_ns_i_0_m2[2] 1409 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset_move_count[4] 2008 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[5] 1915 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[19] 1333 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmiqDaIg8cbb[1] 1649 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[39] 1494 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[3] 2044 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[33] 1488 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[27] 1227 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mstatus_sw_rd_sel_1 1171 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNI5I219 1284 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3472_0_o2_RNIIHOR4 1212 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk1[0].wr_en_4[0] 1543 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Lane_Fifo_Protect_comb.dq_dqs_block_fifo8 1888 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHbL[14] 1937 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[2] 1721 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[11] 1138 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[1] 2128 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[18] 1851 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/un2_iog_oe_p3_internal 1786 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/lsu_op_ex_pipe_reg[0] 1240 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IwKq1vK8piHh2En5lxq2D[0] 2127 310
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_cZ[6] 1390 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3AG5qIwIF6nuK23diCr 2102 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[46] 1584 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bG7L[2] 2004 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[6] 1968 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[1] 1550 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[7] 1152 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[21] 1190 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[18] 1635 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/cntGray_9_fast[1] 1614 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[9] 1199 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iof01Enzefi1h8[1] 2118 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[30] 1232 262
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofg65K3B0I73e[11] 2018 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[48] 1675 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ILldmlBq89x52bqkJsv5tqbh87dElE4qAD9gIp[13] 1917 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[118] 1868 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[43] 1579 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_16/ImCq 1737 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[35] 1831 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib5G9j1Ca63GHDscr4twIFoLCL[1] 2090 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[59] 1388 297
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_mtx_alldone_2_sqmuxa_2_i_0 1405 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_first[0] 2127 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[129] 1795 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_sqmuxa_4_sx 1195 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset_move_count[1] 2077 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_state_ns_0[1] 1089 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[43] 1871 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[31] 1974 307
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5[6] 1349 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p2_1_7[0] 1781 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[0] 1710 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_0_0_RNO 2057 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[50] 1620 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[73] 1880 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[30] 1551 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[5] 1034 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[25] 1195 286
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/bin2gray_inst/nextGray_1[1] 1604 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[97] 1941 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[60] 1543 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[0] 1882 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_ready_sig_0_2_RNO 1291 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un7_empty_r_0 1015 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[11] 1591 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[24] 1725 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Id8iwwwImi3sKFDe2bx8eDyhzav6Ji2G8xqahhs25H6 2060 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[8] 2279 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[37] 1372 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[9] 1697 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie58ecaE8u[3] 2032 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_sel_i_o2_1[4] 1238 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[89] 1873 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I5szz38ndm00Jx1ncKlh5GmGLJguKgs 2191 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25[20] 1076 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3C72i3v9KLCL 2155 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[3] 1563 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[4] 1128 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[3] 1959 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][16] 1569 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[31] 1846 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata_valid 1946 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s1[2] 1626 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/wrap_point_4 1485 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[11] 1436 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[1] 1402 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0[3] 1047 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][23] 1403 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Iiry480Eg9FjskoD2[2] 2143 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[62] 1896 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][25] 1230 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/boundary_reached_NE 1546 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[29] 1222 261
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[4] 1929 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[3] 1314 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IcILGLt7fAeh1JJfdg3wh8h[0] 2138 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[11] 2016 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[10] 1598 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[49] 1573 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[48] 1881 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[37] 1937 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/cntBinary_9_fast[0] 1611 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[63] 1554 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[3] 2219 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IcA1oErFHz8sm[1] 1592 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[126] 1685 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIDH2P[0] 1435 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IuHk4ctdD2B 2162 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[35] 1723 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i 1582 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[142] 1892 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[1] 1976 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[83] 1791 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_steps_180_1.CO1 2044 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[104] 1898 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[16] 2108 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][7] 1221 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[16] 1963 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[93] 1873 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[72] 1765 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB017[11] 2188 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qI3BqG8Hd3Cr5pi6LEwh0Dthr7c[4] 2025 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_emi_req_accepted_0 1321 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ie9xmdB5C8j98K8dtiCw[0] 2139 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_valid_u 1231 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[11] 1059 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[123] 2189 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[17] 1219 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[13] 1377 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db0 1804 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_next46_0_a2_3 2027 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[28] 1393 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[30] 1847 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_16_RNO 1148 276
set_location APB3_0/APB3_0/u_mux_p_to_b3/iPRDATA_0_sqmuxa 1349 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[25] 1670 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/Ic2Ly1nlhilogAhHzkuAKD7 1872 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0_RNO[0] 2051 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[6] 1706 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qI5[2] 2088 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[20] 1015 291
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0Il[5] 1355 268
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[2] 1622 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/ICuDGHct[0] 2145 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[24] 1157 283
set_location scheduler_0/prdata_4[20] 1478 288
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/wr_pointer_q_3[3] 1340 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[72] 1583 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25_1[25] 1016 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[4] 2013 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNI9H5G5 1172 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[16] 1247 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[40] 1567 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/NEXT_STATE_ASSIGN.next_state92_NE_4 2025 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[93] 1857 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkg0hlAa4e2zKvpzbh[0] 2037 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[12] 1063 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiAKAalyFs67aJHAkx3y6b91Bv3kB094EgfgL[5] 1928 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[17] 2064 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_APB_IOG_CONTROLLER_current_RNO[1] 1996 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb91CxlBDrucs[1] 1585 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[82] 1798 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[2] 1927 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[17] 2037 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_oor 2032 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[7] 1614 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbsbI6oBxyu49iD8[4] 1767 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a3_7_6[0] 2132 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[11] 1575 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/rd_data 1323 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[26] 1410 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[2] 1584 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_99/ImCq 1773 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[97] 1670 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[31] 1843 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg_proc.out_of_range7 2005 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[2] 801 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[5] 1950 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_1[6] 2142 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/un1_addr_12_7_0_tz_5 1294 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4I7L[1] 2068 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_40/ImCq 1704 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ixtlwc824b5[5] 2141 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[111] 1912 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[32] 1932 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2[20] 1389 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I0uLd5eibs4xrxo2zywIp[0] 2151 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[39] 1727 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2[13] 2216 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[58] 1359 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[48] 1565 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[49] 1651 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[36] 1560 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IgJ7BKFrkywAAi2haBGwmziAImzfmzF0jpFJglBiqsh96IJECw 2207 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[27] 1254 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[26] 1196 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270[1] 2042 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2[1] 1051 294
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[1] 1358 265
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[123] 1852 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[27] 801 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNIFA7CC4 1260 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbsbI6oBxyu49iD8[10] 1697 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[0] 2121 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[22] 1846 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[25] 2042 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[16] 1434 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbDjfhFeG9qBpd3u18HeycAm1A[33] 1693 288
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[18].BUFD_BLK 632 195
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/Ib5GwcEkt30ocz74o0tyqoc2rh[0] 1823 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0uLcGEmhxuKdoBxpDGwL[0] 2092 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[83] 1875 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][4] 1436 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcCC6cl5ocx0ynw0v3f4vl7 2146 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[2] 1648 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I5gtyFvnb2Furb4uz1s1AgBLiIdou32zqonmsC9ws 2168 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IeJAmqaGl7vv6uhdjdr5[0] 2124 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_7_i 1942 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IoLetI41pvfphE2qJj4vzAcs[2] 1944 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[23] 1249 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[3] 820 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[14] 2096 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_clk_sel_next_RNO[1] 2039 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[19] 1420 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[20] 2108 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/I0yi97E2txCvwjxkHfznFGzstpvaD8m[1] 1634 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[37] 1369 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I7t2kko4zIjwud9DlLEKrm5d6bizL2tqgmjx2m1b5 1692 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNIQB9AT 1260 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m95 1940 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IbajhAlwjG9pB69yHumLFp673K7BG78zECFGIDA[8] 1950 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dqs_pause_next_1_sqmuxa_i_a3 1993 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[14] 1454 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sCIC4lC[1] 1994 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[75] 1693 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[8] 1955 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_addr_6_fast_cZ[0] 1106 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[2] 1677 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/rd_en_cmd_slvs2_RNO 1554 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[13] 1568 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[115] 1692 355
set_location scheduler_0/un1_triger_reg123_8_set 1582 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][19] 1227 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_dmi_req_command 1075 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[15] 1826 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[24] 1537 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlemItaF45bdptbjDd0kje3[3] 2234 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[7] 2168 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[21] 2075 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHs657xdpruh4[2] 1716 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_bit_reset.state_val_1058_fast 1246 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[104] 1902 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[0] 1615 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IdqzHC4rxpL0ktaBhGHr6DiiqzzqAdiCq 2086 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[19] 1189 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[77] 1780 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[30] 1833 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ib7qklaagfk4o4Hxumv579pmmLJL2vCd7G7b[2] 1813 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ij7a2Ibxc7Gs7xLfcEIuL5rDIre 2011 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[110] 2171 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/iog_rddata_en_p0_p 2140 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[66] 1884 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[9] 1055 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibv2l9[7] 1725 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IbFwv2G6klBxtHHfoEqhodH8Bg6lkaEpg9wq 2168 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[97] 1608 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[40] 1753 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IlICirkIHjmKAbt6IkE7dyGgf7DqakL9sdaKBbzzkmEIdwr[5] 1686 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[15] 1410 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[6] 1555 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/command_logic.un2_valid_read 1070 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[8] 1289 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/data_0[0] 1986 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_p 2213 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[26] 1883 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[108] 1835 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[123] 1621 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnlf6mnyIajL2re9GaDmnklC[0] 2007 330
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4_1_0 506 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[22] 1722 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[24] 1028 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[18] 2066 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IfkicDhizkducLDqxLzFC9pxkDxI16 2105 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbgIgxhmFIavdv0npDipt6rjB8x9HL2ECzxAKgv 2154 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[0] 1155 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_is_dummy_slave_0 1283 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[29] 1415 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state82_NE_3 2080 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[70] 1799 331
set_location scheduler_0/sched_regs_5_[9] 1473 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/In3je3yB6x36gsjlquhj837g 1977 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted[6] 1146 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[28] 1432 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[1] 2008 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNIV3OG7 1231 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IqoEefebtxz 2215 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[16] 1122 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Iewl6uqFss[4] 2075 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][3] 1458 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[48] 1671 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ib9pByxwxkcJrgq90tDkLue6J3yGLqekHxn7lybJG6BwdjFF7ioxc0ytIC4agHnjJH7E4nIelwakG16 2106 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[5] 1856 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2_1[1] 1050 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[10] 1801 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[4] 2017 340
set_location scheduler_0/internal_counter[50] 1579 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_valid 1242 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[46] 1855 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex_2_0_o2_RNI1CTG9 1225 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/command_reg_state_4_1_fast[4] 1074 318
set_location scheduler_0/un1_triger_reg123_6_set 1533 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[85] 1602 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib9yhkmfiJr6Gt66L88ccgpcwq 1660 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8v0G19[35] 1665 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IJAFgdvidwqDwtGG17 2112 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJAFgdvd0ujl6hxEgu 2171 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[11] 1346 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IwKq1vK8piHh2En5lxq2D[1] 2124 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/rs2_rd_hzd_3_0 1183 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busyerror_0_sqmuxa_0_a2_1_a2_1 1065 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[23] 1086 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_0[11] 1379 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI4E3S1[23] 1353 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][5] 1400 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbsbI6oBxyu49iD8[9] 1717 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][18] 1553 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int_15_0_iv[17] 1885 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[20] 1124 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/Icva5oBhI6mDA 1915 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ip5ybGy0JA6oGFEbwAJpuEIh 1672 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/noise_detect_flag 2095 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[63] 1555 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[4] 1393 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I1fErDrDuLzb1JpGDafHD 2200 339
set_location UART_apb_0/UART_apb_0/CUARTOOII[6] 1349 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[13] 1180 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IdqzHC4rtxoCcIDybuCm6nIhssmoBghwv 2110 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[70] 1772 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/I0r066IuwxC8FjulIgKBGiliuBpeEHqj4u4JD6f7JlEIg6IGiDdIfA2f7w40BivE4wBfGGg5l7 2083 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IvK6glCEpvy0EGKEiB2ziAzLddbwnFnkhFDwG3nF67q3kDIGDthqgr 2126 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25[19] 1014 291
set_location INIT_Monitor_0/INIT_Monitor_0/I_BEN_6 1750 1
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[102] 1822 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/write_counter[0] 1837 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[0] 1626 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[116] 1725 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[30] 1721 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_5 1146 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[41] 1701 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iiry480Io8xGhJo8s[6] 2227 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[8] 1876 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[9] 1124 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IcaAFLwm9AFAlJEe5B5bmK4qh6fIuhzrKwCs[42] 1722 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ICqwA59uED8zLo54D2[3] 1980 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[24] 1109 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[52] 1912 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_csr_addr[0] 1106 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[3] 1011 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m36_2_0 1991 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr[0] 1446 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/Iru7G8ucy3Jefynx5x9zKv7Bw0ybpyI4EL2mmhszbrl7 1826 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[24] 1469 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IK019dmlhwjIpr6k19 2116 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[0] 2135 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[93] 1849 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IlaIqKIl2kddKgwrGd03fcx1y2afChp5I3aLGH1Ks18Fm1t67omId0orc 2081 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[16] 1808 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[25] 1694 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[27] 1115 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[10] 1097 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[31] 1085 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/dqsw270_direction_mux[0] 1974 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/shiftDR_1_sqmuxa 836 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto18 1279 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_4_tz_0 1254 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[20] 1114 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[30] 1395 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25[28] 1075 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ify9w7A80hK79x3AInp08Eua8hy9ni31Jah9j8su 1862 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[44] 1861 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Io9dJ4D3rhdBJc[0] 2209 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[62] 1533 337
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitcnt[4] 1439 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_fence_reg 1286 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[3] 1977 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[17] 1234 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[18] 1119 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/cause_excpt_code_excpt_cZ[2] 1266 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[115] 1819 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[9] 1131 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[70] 1631 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[22] 1626 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps_180_next_iv[3] 2041 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ILldmlBq89x52bqkJsv5tqbh87dElE4qAD9gIp[1] 2002 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[25] 1207 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[103] 1621 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/we_i_0 1506 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[64] 1760 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[126] 1598 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[25] 1707 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/gnt_0_tz[0] 1267 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[120] 1649 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[29] 1422 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbDjfhFeG9qBpd3u18HeycAm1A[35] 1697 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][10] 1554 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I3qasqnDbv8outKJxG2u82ezxmd1zne[13] 2176 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/nextState_0[0] 1478 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/size_shifted_out[3] 1509 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[0] 1209 300
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/un1_CUARTO00l_1_sqmuxa_0_a2 1321 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[85] 1604 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[9] 1317 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[37] 1574 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[82] 1638 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[63] 1595 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[1] 2050 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[73] 1656 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/I0yi97E2txCvwjxkHfznFGzstpvaD8m[1] 1609 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un174_shifter_result_1.N_1630_i 1088 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/sysReset 1546 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[22] 1047 310
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/wr_pointer_q_3[4] 1359 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNI6MCJK2 1260 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[0] 1696 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_1[1] 1250 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_gt_error_next_0_sqmuxa_2_0 2115 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[9] 1833 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ib7qklaagfk4o4Hxumv579pmmLJL28B0umwr[1] 1812 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[11] 1386 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4_0_a3[4] 823 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[13] 1385 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[37] 1708 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzrL[0] 2040 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[16] 1566 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[122] 1673 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[61] 1913 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/exu_result_mux_sel_0_o2[1] 1321 321
set_location scheduler_0/prdata_1[5] 1471 286
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/clr_dly.clr_cnt_3[0] 2176 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzm5[10] 1987 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[30] 1301 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[31] 1026 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current[0] 1991 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_a3_0_0[3] 2125 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[75] 1773 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un1_cpu_i_req_ready_0_1 1264 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[34] 1527 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[21] 1220 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ib9xpKHKAce68JIhxuzlJgf0Cs[0] 1899 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_79_i 2000 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IgrEe7FpLmDzeamJ0slzJgIHKhHb2H9fE14shKgs[34] 1665 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st_ns_a4[0] 1347 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db0_3 1763 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IoJpeuKGkL3co66pwlnkavbtd1k48EwBbf 1985 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/Ibhettv6ph0BD02JAljkIhloJ1zJo69Jbouv5FnsbChgFF9IE[31] 2204 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[138] 1893 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[41] 1897 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_shifted_5_0[1] 1535 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclth1lcue9uAAm7ioHoBLJkFC49CBA96Hvedthlee1xbc[4] 1689 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[40] 1720 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw270_delay_line_load 2107 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[33] 1710 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[6] 1202 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IzK4xKA82odyczxJvrtws[4] 2193 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[61] 1908 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[1] 2142 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbunjkkBk3amw4pyhBEFzEKx8s0xaGC86EpAIqg0r8x62K48BBCcGd1E118 2033 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[4] 1222 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2 1317 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[9] 1066 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[50] 1817 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_steps180_3_lt_low180_next_3_1.CO1 2049 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/I4eFkizgJlswgiIf6xtGLwBwv0b3mrc 1699 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_fenci_RNICOHK1 1261 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IrEkjGqs42wHcIeFC0c5G7qc933hGu9ksc 1660 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u_0_a2_2_0 1317 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[14] 1846 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[45] 1611 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[1] 1429 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[4] 1035 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IwKq1vK8piHh2En5lxq2D[4] 2162 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[87] 1794 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[28] 1171 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_addr_6_fast_cZ[6] 1117 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlg9iwcIwru6FyjH2c7gcjJ[2] 2252 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_state_ns_1_0_.m14 1189 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_empty_7_iv_0_41_0 1527 321
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/wr_pointer_q[4] 1359 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ida5hpbKpwg21qoGr9ioIHA 2078 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[20] 1085 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2_1[24] 1137 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[21] 1227 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[7] 2148 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_req_valid_6_3 1189 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[39] 1706 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[106] 1669 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[0] 2134 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[31] 1549 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0 1730 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[16] 1900 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGDp[2] 1985 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_cnt[2] 1479 319
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/wr_pointer_q[3] 1340 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw270_delay_line_load 1996 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sDabowE[5] 1931 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[22] 1416 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[44] 1866 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][8] 1568 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[59] 1880 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[13] 2193 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p0_1_3_2[0] 1818 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/II3ttGccaqAjsg0ogw[1] 2101 327
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_o2[0] 1351 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[15] 1966 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IlICirkIHjmKAbt6IkE7dyGgf7DqakL9sdaKBbxowbBJECr[1] 1670 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[19] 2055 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s1[0] 1630 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[21] 1189 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimtt4GKwnurH8 2058 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[2] 1116 306
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_axbxc5 524 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IfigrH0bF501LEAKtiCu 2120 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7c[3] 2114 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfwoDgs3kdikyvAfl9J2EElobKd1Bidc3k7aupCL[1] 1979 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[10] 1945 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ib7qklaagfk4o4Hxumv579pmmLJL2wxIj2wr[3] 1815 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ib2HL4joDcd7bh8bpwBcDjI5H8 1787 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_112/ImCr 1834 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[35] 1707 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[69] 1863 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_0[0] 2161 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ie9xmdB5C8j98K8dtiCw[3] 2142 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data[0][0] 1317 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[127] 1847 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IiBcaAKh98BuIJw0Cp5AqCfC93iHeqpHdI27b 1714 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[20] 2071 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw[4] 2061 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[102] 1632 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3AzJvs2ndD3c[3] 2102 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntGray[1] 1582 334
set_location scheduler_0/sched_regs_0_[9] 1437 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iecupio0F4w6y7wBf62CBCEHh9jBuqHgGGEtwam3GteimlyhE7twr[3] 2003 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_4[5] 1254 273
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_5_2[1] 1387 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_166/Ic4jjp3AKtw9hg3f40xhpJc 1858 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[2] 1894 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[9] 1357 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[3] 1599 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[75] 1786 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[63] 1812 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_steps_180_1.SUM[3] 2050 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/pready 1311 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[41] 1723 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[7] 2006 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/flag 2151 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[1] 1897 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntBinary[2] 1566 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[28] 1628 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IqAs9FaAJbKqzv2JEFArAL7c[4] 2194 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[10] 2122 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iu7lehj9jss[9] 2165 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][15] 1408 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[2] 2124 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8v0G17[35] 1658 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[0] 1587 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ijo9FoLcg8ouoHxA0wqHEE9BrjBJJoxverKb5 1938 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[3] 2051 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzbL[6] 1911 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[12] 1131 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[22] 1393 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IofacnKxvkIecs[1] 1585 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[88] 1919 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[22] 1386 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzhp[7] 1934 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IcaAFLwm9AFAlJEe5B5bmK4qh6fIuhzrKwCs[43] 1718 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib2KbL38524bBxlEamjbAo3m18[0] 2122 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[28] 1709 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[9] 1654 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbbxfvKjKorCzLojnEJEL40z7AKrc 1706 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[70] 1694 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[20] 800 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[26] 1135 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IdnEmkz7fA642p4aBvhflz12qlq8LtlhG[4] 2024 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[22] 1414 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[4] 1614 324
set_location scheduler_0/internal_counter[20] 1549 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_u_i_a2[18] 2189 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[31] 1390 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[4] 1988 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IlICg5AIdvG3wneKdiFeK8jjkGIv7nlj3B1jLujDe72AFCC[43] 1721 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IlICg5Cryn89haEfH67ssouyDIyAo0s5Cx7aaa7IpE86Dba 1790 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[51] 1458 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[0] 1932 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Iiry480Eg9FjskoD2[1] 2146 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[52] 1771 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgEen3a1qmumF6xu42a3vC7JrcDhyh6hwKn4yKzzHC2FtKC97c 2047 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[6] 1531 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_addr_offset_1.ANB0 1514 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[24] 1939 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iqdwih5jkihEqc7zvzmI4xcc[3] 2182 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhBI1ylECByDz1aHbKk9lzaCr[2] 2192 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[33] 1655 333
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_re_RNO 1404 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IbcCj0n8Hk9r9q2tresvK6w3ddBl6 2101 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[32] 1936 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNILAOA1[1] 1161 327
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[17].BUFD_BLK 631 195
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][33] 1450 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[60] 1768 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ILldmlBq89x52bqkJsv5tqbh87dElE4qAD9gIp[2] 1934 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[0] 1857 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[18] 1043 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47c[8] 2081 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[0] 818 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[2] 1889 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_m2_1[27] 1378 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[6] 1209 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[0] 2120 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[0] 2012 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IdqzHC4rtxoCcIDybuCm6nIhssmoBghwv 2277 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iou4rI1xIr4qbrkycn7pC9wv[1] 2113 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/visual_AChan_FSM_next_0_.m3_0_i 1480 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[89] 1866 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[18] 1977 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/IeJ9wL81f9LkyFdpzgI9 1789 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/hold_fifo_block_cnt[1] 1886 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m68_1_1 1997 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.fifo_reset 971 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[8] 2152 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ib63r85oALeIz0F9zh23HFzfl6 2171 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[74] 1765 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[5] 2139 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m28_0_a2_5 1327 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_0[13] 1361 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[11] 1123 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3_2[7] 1126 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/push_counter[2] 2197 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNI0KHL[0] 1417 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrkj2jddoyhBJp0jskogwyibz7Kb5[2] 2252 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[50] 1596 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[13] 1781 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[7] 2008 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdbDpB1FKpmDfhqjufnuKgu 1648 324
set_location scheduler_0/prdata_4[22] 1418 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ill1oE15wocIhLGKsuJBn3Azc0mCI1LGEJc3HzGIdCLH79x9r6cJlGogq 1678 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ibo1qfB9JsCIDfeepk24d5bl4pD0zI83LxFhJpr5BLjEpfzr1 2100 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[34] 1573 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_121/ImCq 1850 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[32] 1719 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[9] 1341 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/data_out[1] 1296 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][24] 1413 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[9] 1820 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/ptrsEq_wrZone_NE_0 1618 294
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_msrxp_strobe 1377 279
set_location scheduler_0/un1_triger_reg123_3_set 1533 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[41] 1522 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[32] 1042 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[10] 1238 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbqeJnFDavlaLdCr[1] 1643 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[15] 1905 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IkAe9g5saBcpD67H1ABxKmI3hIFuC1szfhDrb 2026 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[1] 1105 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[28] 1411 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/buff_ready_reg 1369 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[11] 1378 324
set_location scheduler_0/sched_regs_7_[5] 1421 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[22] 1146 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_2_0_1 1302 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[17] 1968 309
set_location scheduler_0/sched_regs_6_[2] 1430 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IHujtF0JxyGhys3kcf5LKD3dhrse[3] 1917 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_cry_0_RNO 2007 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un5_wrap_reach_boundary_4 1482 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IfmwrroH7jCk79eEann2D92jzy3mrd 2189 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[35] 1572 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[31] 1203 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/I0yi97E2txCvwjxkHfznFGzstpvaD8m[6] 1614 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[69] 1709 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[30] 1739 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[91] 1653 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_2_1[20] 1119 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv[3] 1114 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[24] 1181 322
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC1_msrxp_strobe 1422 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[82] 1848 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[4] 1171 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[56] 1770 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNIVFQH[30] 1238 264
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/we_RNI800H 1504 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/rdptr_RNIHS0O[1] 1485 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxgnK8foCFqcAggleq5s5Hxws 1725 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/If4H91qfKdJywp5u2t88koKm2jHxbb 1806 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_ac0_7 2007 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IcA1oErFHz8sm[0] 1885 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I05IK40Bdz8IwLa88iyCr[1] 2036 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[8] 1644 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdbDpB1FKpmDfhqjttrChbb 1664 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[6] 2129 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[10] 1122 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset[3] 2092 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[13] 2100 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IdGmfx9jxx[0] 2055 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1I6k16[0] 2130 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[27] 1443 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_1[0] 2136 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[38] 1776 295
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control2[6] 1402 277
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[55] 1489 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[10] 1436 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[15] 1806 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_i_a2_1_0[4] 1257 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[30] 1832 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[42] 1724 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[15] 2190 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/next_state21_RNIO6B4A 1214 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[58] 1612 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[0] 2087 354
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTIl0l[2] 1309 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_2[0] 2187 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][26] 1231 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[75] 1917 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_202/MSC_i_203/ImCq 2132 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_wr_rd_state_s0_0_o3 1280 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_valid_1_s_a3 1218 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_15_u_2[31] 1039 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I0uLd5eibs4xrxo2zywIp[5] 2159 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[31] 812 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_u[12] 2193 360
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[26].BUFD_BLK 630 195
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sDgrGIi[6] 1975 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[21] 1932 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[68] 1892 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[38] 1724 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[11] 1090 321
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[6] 1363 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[6] 813 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ib903bu09t3gna09adIgba6Dbd[1] 2162 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[84] 1852 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IApxIdJe[3] 2182 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][8] 1240 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[5] 1713 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[11] 1319 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[37] 1890 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[119] 1841 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[24] 1608 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Iru7G8uj8nzLeLgwt6rnt4434uHmwfccA4efnEyyyw17 1647 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[10] 1119 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[124] 1935 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[97] 1905 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[64] 1602 357
set_location DDR3_0_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL 1967 378
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2[10] 1353 327
set_location scheduler_0/prdata_4[31] 1487 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[32] 1880 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_empty 1305 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCw 2232 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[8] 1927 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3_2[6] 1164 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[14] 1921 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.step_debug_enter_pending 1243 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13ArL[2] 2075 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk2K3tADIrd[4] 2044 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[7] 1832 331
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[6].BUFD_BLK 511 87
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[51] 1640 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.visual_rd_dqs_load_nexts2_i_0 1929 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IrEkj4bJmvn1DvugfLkxb16lCdlHA71xl8 2067 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/gen_m2_0_a2_1 1232 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[45] 1543 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj1397L[0] 2104 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[17] 1041 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNIFS3Q3[0] 1155 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[49] 1555 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ijnqbf0J45lnL67l5ysogJzrtwq[0] 1756 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[4] 1780 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[10] 1566 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[23] 2040 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[11] 1919 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[99] 1936 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcGvb2pmI9dDzEsv6nLuKgu[1] 2214 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[122] 2272 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[28] 1633 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[10] 1864 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[55] 1864 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[60] 1571 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntBinary_RNIR9RG[0] 1622 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[41] 1723 294
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO1I[3] 1329 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[11] 1807 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_count_last_6[1] 2134 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[60] 1675 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[118] 1833 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Id8iwwwJusrcA83E4jtouG7omg47pwiHjE0xfftAr7a 2151 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[28] 1627 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IbDgysLgojnnxyhcamsvd8p4sz[2] 2264 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtibvJzd6gv[0] 2035 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[13] 1602 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[16] 1434 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[71] 1943 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[15] 2163 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[43] 1641 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IbvvnmbArFqh9bfm4LGB0drCoFfGHq5nG874L1wvae7Kzqk9ey6Gx5hzfl6[2] 2208 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][24] 1390 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next17_2_i_0_o2 1956 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[10] 1920 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[43] 1905 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[15] 1358 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[55] 1791 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_0[27] 2121 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_1[25] 1352 324
set_location UART_apb_0/UART_apb_0/CUARTOOII[4] 1359 268
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_mtx_busy_1_sqmuxa_i 1415 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[9] 1213 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHhp[5] 1926 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[4] 2052 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dfi_rdlvl_resp_next_1_sqmuxa_0_a2_0_a2 2011 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[97] 1610 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][33] 1404 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[47] 1726 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[59] 1874 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[126] 1598 351
set_location scheduler_0/prdata_1[11] 1447 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[64] 1480 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[8] 1955 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[52] 1927 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[10] 2146 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[3] 1676 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv[2] 1127 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbEisgnt8bKo4IqJn90isg1A2rEtmzsF50rmyubdAtK9vte93vDFLDEmbdltnEAbhGtfzdkedLLrCiwbb 2053 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/gen_buff_loop[0].buff_data[0][2] 1288 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[11] 1367 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iof01Enzefi1h8[5] 2046 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[40] 1680 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[38] 1368 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][13] 1362 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ie1bzqn16Kg6y8r9jdr5[1] 1567 228
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][9] 1358 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[37] 1578 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IoltssxBBbkmmp[3] 2057 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_command_reg_state_RNIB30S 1063 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[16] 1369 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset[2] 2091 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[38] 1725 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[27] 1182 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[15] 1214 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[19] 1894 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[104] 1833 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[26] 1421 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[67] 1934 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[15] 1966 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_clk_sel_RNO[1] 2140 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[14] 2030 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[12] 2242 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr_RNO[0] 1919 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[32] 1038 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNI0PVI3[0] 1146 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[28] 1502 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][5] 1564 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i_1_RNO_4 1330 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un3_cpu_d_resp_valid_rd_s_0_sx 1300 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IklnhogzF3tnqpvF4a9zIamJbv9u25pyKIbhElGGJD5kogq 1971 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/visual_AChan_FSM_current_RNIE2M3[0] 1484 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxnlCJf1BjoGohz[6] 1903 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_i_o2_0[1] 1331 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[19] 1524 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.rdAddrGrayReg_sync[0] 1011 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ig3utDD[1] 2161 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[52] 1774 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[22] 1049 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IeLLu99aJ5D0qoGG55H8[3] 2073 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/wr_data_0 1437 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[19] 1572 318
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[5] 1362 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[31] 1837 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[47] 1975 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/cntBinary_9_fast[1] 1626 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[7] 1936 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un7_cpu_d_resp_error_rd_0 1286 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un25_cpu_d_req_is_apb_mstr_20 1283 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[19] 1672 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_7_iv_98_i_a3_0_0 1525 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[23] 1543 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[20] 1381 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_n_2_u_2_0 2114 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[25] 1928 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[4] 1880 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/data_0_reg_5_ss0 1115 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/cntBinary[0] 1621 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/cntBinary_9_fast[0] 1627 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[116] 1922 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_21_u_1[31] 1038 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IioGd0nGAdi3LH09crn99lAaFDr 2132 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[66] 1996 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[35] 1923 301
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_5_2[2] 1398 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[73] 1852 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[26] 1220 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IEwbHsDEcKsc99ELnzL8Gc5DIBbwsy5ntzIkaydmLc0z7mqkmlazfbazoC97c 2049 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IeLLu99aJ577kaw6czCE[5] 2050 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIN8DE[1] 1589 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gK02wA2mcI7tyghbh 2036 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[52] 1610 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IcIHyqCut3a1GxgrsBDovws[0] 1886 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[105] 1664 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[15] 1561 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_o2_3 1311 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[11] 1602 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[37] 1697 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofg65K3B0I73e[1] 2008 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[5] 1998 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[64] 1575 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/cntBinary_RNO[2] 1623 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfmyL0Czaemg4C3197keCnpmoKbGCu 1949 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[4] 1900 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[41] 1370 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/un9_syncRstOut_0_a2 1615 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[17] 1325 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[77] 1842 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[1] 1934 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[26] 1183 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un9lto31 1114 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_2_58_a3 1531 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[12] 1645 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[0] 1922 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/wrptr_3 1481 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[26] 1397 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iu7lehj9jss[7] 2169 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[44] 1759 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[62] 1584 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[39] 1867 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iof01Enzefi1h8[5] 2101 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0[7] 1050 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[39] 1999 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw[0] 2124 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[67] 1792 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[29] 1644 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state82_NE_2 2079 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[103] 1919 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[13] 2097 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[24] 1413 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I1fEskd8Bactskpnjov8l[1] 1690 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_next61_NE_3_RNIQMRL 1840 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IdnEmphhty6lnhB5xE91bEc7hKtFxDpH6[0] 2045 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ibby5utodjEbqt58dmakbwrpccc8b 2092 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IxKElx2Jdz7CKdwywlE8G71xEo2md8J9bpsp1ibqvdk5vaj41C22Gbto56LDhkC9 2054 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][0] 1297 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_rd_byte_en_2_1[1] 1292 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IfkicDhizkducLDqxLzFC9pxkDxI1A 2104 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex_2_0_o2 1303 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[55] 1639 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[81] 1849 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[17] 1367 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[33] 1560 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_dmi_valid_0_0_0 1100 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw81lyKzw2mkvLvfrv2Cr[5] 1976 310
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI0I_0_sqmuxa 1353 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex_2_0 1273 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[31] 1664 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[66] 1769 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[9] 1161 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[56] 1600 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/cntBinary_14_fast[2] 1616 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[70] 1694 328
set_location scheduler_0/_l4.triger_reg92 1546 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_a2[8] 2160 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[5] 1848 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[53] 1678 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[102] 1842 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqam8f[4] 1645 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_58/ImCr 1761 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[10] 2146 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[0] 1913 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[106] 1841 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_readonaddr_ff_3 1106 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_sn_m4 1218 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[43] 1757 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[7] 1608 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[1] 2134 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[25] 1615 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[85] 1836 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[6] 1764 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_nearly_full 1417 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[0] 1849 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[9] 1602 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[8] 2000 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/abstractcs_busy 1069 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv5qGeCCna 2144 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel 1149 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Icj2glauCGm6Idmj0aaIKwb4jrJwrE04uDh2a4JH7CDIrc 2160 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2[15] 1378 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IbLgw4niedlcdx9pLvknwmllErFKkyc2nkwL 1805 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[5] 2215 316
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_consecutive_0_sqmuxa_0_a2 1427 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_load_next[0] 1968 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[6] 1166 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[39] 1578 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[14] 2113 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_42_iv[19] 2215 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb92EKAuHf1h8[7] 1604 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u_0_o2 1221 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[9] 2277 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[16] 1086 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[16] 1147 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntGray_14_fast[0] 1573 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[8] 1844 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Igm6nHI6sbqHr2iBnBk9dJLDtjACg8Cw83yBCjDr 2179 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[47] 1577 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/Ijo9FoKKohvCIGFlo8xmjejF92lKio4Ddjdr5 1714 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0] 1932 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/SUM[0] 1136 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/rdptr_1 1510 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][17] 1471 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[58] 1679 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[2] 2162 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[1] 1968 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[18] 1346 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[28] 1397 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current[1] 1985 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un3_instr_inhibit_ex_9_5 1264 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m76_2_0 1946 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_is_lsu_ldstr_ex_0 1246 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[0] 1711 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un16_txdly_oor_4 2084 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[37] 1961 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_minus1_next7_4 1968 354
set_location scheduler_0/un1_presetn_2_0_a2_0 1427 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI3IOH[16] 1238 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/write_counter[5] 1842 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[68] 1649 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[51] 1933 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/transition_check_counter[8] 2229 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[11] 1936 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_3.delta_delay_3_7[3] 1977 342
set_location scheduler_0/sched_regs_1_[9] 1473 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db5_reg 1774 364
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw_39[3] 1401 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25_1[26] 1065 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[39] 1864 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IbzIaAI6hzxdjdr5 2228 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_29/InLd390d3EGorc[7] 1687 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_147/Ic4jjp3AKtw9hg3f40xhpJc 1929 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_168/Ic4jjp3AKtw9hg3f40xhpJc 1855 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[16] 1248 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[34] 1947 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[6] 1873 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busyerror_ff 1067 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_valid_reg 1206 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][10] 1404 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[34] 1717 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[7] 1426 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[4] 1253 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[72] 1795 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[102] 1819 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/cntBinary_RNO[2] 1614 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt[4] 2204 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[12] 1159 267
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[0].BUFD_BLK 487 54
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[14] 1226 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_RNIA8MI[6] 2034 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[0] 1838 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4II5[0] 2075 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_rdCtrl_inst/RdCtrl.empty_3_0 1539 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib903brfasGtjf8vx0dq4vp57b 2234 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[46] 1878 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[62] 1898 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[13] 1222 264
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/un1_wr_pointer_q_1.CO2 1336 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2[6] 1015 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat55 1480 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[3] 2047 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[37] 1496 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_sm0_i_0_a2_1_a2 1074 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[16] 1288 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[6] 2142 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[15] 1776 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_2_0_4 1301 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[7] 1868 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnup55KbnnFss[2] 1695 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt[5] 2081 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_a2_fast[5] 2092 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJF94ksq0l7v52kghbg[3] 2172 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjqcJzmv0GH75rFDL5IjBrG07r2p[7] 2240 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un9lto31_10 1123 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IcILGLt7fAeh1JJfdg3wh8h[3] 2089 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[3] 1407 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[82] 1854 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[30] 1406 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/done_0 2070 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/I3tJjeebhwyFm6gfIGbwrzGvHuJgBxvFhxalaLdIE[11] 2198 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/I1fEr9I6JgiqsJcjrKxbd[0] 2215 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/wr_data 1285 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][6] 1409 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IirmgH7g63Hq3wfgL 2072 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][39] 1478 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[18] 1234 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[3] 1721 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[65] 1851 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[21] 1801 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr_1 1544 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[17] 1704 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[56] 1391 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[24] 1939 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[2] 1865 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlemItaF45bdptbjDd0kje3[2] 2243 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[63] 1885 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[12] 1342 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[43] 1902 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/un5_dqs_oe_p2_internal 1781 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[0] 2098 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[6] 2150 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/tcm0_d_req_valid_0 1289 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[43] 1730 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/un1_addr_12_4 1334 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[98] 1879 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[14] 1460 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un11_wr_data_axbxc1 1507 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/opsrv_cfg_d_resp_ready 1291 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[31] 1519 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IHaG0tf9I9EpJivLoDuD7GAbv018[0] 2182 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[1] 1947 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/buff_wr_strb[1] 1449 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/next_state7 1185 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detected_RNO 2023 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[20] 1376 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[22] 1188 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[2] 1166 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[11] 2036 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/branch_req_fence_i 1282 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[31] 1132 301
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[1] 1323 273
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_full 1479 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo_15_0_iv_0_44 1566 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[62] 1603 352
set_location APB3_0/APB3_0/u_mux_p_to_b3/PRDATA_0_iv_0[6] 1346 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_halt_req_3 1211 306
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[7].BUFD_BLK 629 99
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[17] 1634 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IGltu5pHca4f0x7vss[29] 2118 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139Dp[2] 2097 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_3[1] 1341 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][32] 1408 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzm5[3] 1955 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IcJqK4uxneLkmpCIm8z9igaFGnApGGo8z 1753 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ib3ljvwq6q5DC9ws 1997 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[60] 1902 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[60] 1586 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[10] 1490 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[31] 1395 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[77] 1651 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI4KPH[26] 1253 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[124] 2192 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_136/MSC_i_137/ImCq 2108 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/tcm0_i_req_valid 1264 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IclthlJIm5eLzivI4257IAt89ccqljGDpr6jzHzk2B9iCq[36] 1650 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52_2[26] 1041 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_valid[0] 1328 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_m0[11] 1085 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[127] 1911 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[1] 2000 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_en_cmd_2_sqmuxa 1471 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Id03y5cyjp5ksKKgrs8bm3qLuCqdo4H9fcHnbhpAm1C 2154 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_d1_RNIE2OA2 1233 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[122] 1798 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[10] 1831 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/next_state_1_sqmuxa_2 1097 309
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCON/rx_fifo_read 1328 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[4] 1239 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2[2] 1050 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[10] 1554 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[5] 1198 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_first_7[3] 2151 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3AdflB270JEGoD4 1789 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ILqjmlCjoobktaevE9j9gAmp4L19 2125 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[4] 827 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[18] 1076 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IsgHGutuFoiz24zzJnjyeukd7tJuyLlx8h[3] 1673 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[21] 1564 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[7] 1915 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[29] 1731 351
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m4_2_0 523 51
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[56] 1573 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[88] 1917 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8v0G1B[37] 1672 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_rdCtrl_inst/fifoRe 1602 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNIRTRE4 1151 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/len_offset_pre_RNO[1] 1537 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/gen_axi_irq.u_opsrv_irq_axi_ecc_err_en_reg/gen_bit_reset.state_val_RNO[0] 1310 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_reg[3] 2175 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[57] 1626 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[17] 1701 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[25] 1388 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last[2] 2054 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNITA4AC4 1256 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[21] 1027 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xr71kHkHrjAf4FrBJECr[0] 2058 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[3] 1662 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[47] 1441 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid_9[1] 1272 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[4] 1120 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[20] 1862 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[40] 1941 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[1] 1299 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7d[4] 2118 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[8] 1182 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[5] 1826 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[20] 1843 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbvvnmbBd39rbcybAk2pCzfaojyc3CyI4poFjbbDjknwlKgoqmpiD48j9hF 1681 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/data_1[0] 2114 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[113] 1684 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[35] 1707 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[2] 1621 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[109] 1654 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[6] 1825 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie58ecaE8u[4] 2033 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[15] 1422 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[4] 1285 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[24] 1633 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[60] 1903 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_cmd[5] 2178 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[91] 1652 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7a[36] 1651 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[14] 1353 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzldbCrxEkBDm0quEI1KAmzJ[3] 2265 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last[7] 2059 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[46] 1715 343
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_mtx_alldone_2_sqmuxa_i_0 1403 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibv2l9[4] 1693 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/reset_counter[2] 1711 244
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[77] 1645 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[26] 1826 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[38] 1510 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p1_n_2 2095 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[46] 1981 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[18] 1219 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggriHopArbemw1Dn8cGqDdtKDdjdr5[3] 2265 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[12] 1013 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ibisc3ls04puIBa0lbiuz0fkopBbKhgB5ldKLCL 2027 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[2] 1908 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[69] 1538 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.req_complete_reg 1304 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[16] 1565 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[11] 1842 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[28] 1223 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[14] 1647 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[25] 1944 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IfdkLBpfEatdEGgECby1aCEkuuI6gt 2121 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[2] 1113 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][6] 1331 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[118] 1825 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[27] 1374 328
set_location APB3_0/APB3_0/u_mux_p_to_b3/iPRDATA28 1348 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[76] 1685 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/buff_wr_strb[0] 1450 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ip5ybGsxa88c3wie63oBuKgr[6] 1697 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I6E3fy9DoJDpnJuHqLicBIq9wiGf4H8JF0xL1c4gt 2032 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[10] 1474 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[17] 1142 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[104] 1902 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[117] 1806 369
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[59] 1524 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4q25[2] 2083 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[6] 1341 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[40] 1568 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.un74lto9_3 2013 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[53] 1526 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbhuzgoAvqlpqCz6nh5227JtepAruwpBflFyyCq 2058 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[22] 1198 270
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[21] 1573 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[79] 1918 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[26] 1563 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_3[3] 2172 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[0].IOG_RDDATA_VALID_GATED_i_0_a2 1910 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[29] 1676 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[18] 799 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_RNITOSR[0] 1275 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNILGIPQ 1276 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[96] 1884 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[16] 1927 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfv16 2072 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_count_last_6[0] 2128 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[28] 1755 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[51] 1536 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxCvdF1v1mK 1900 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[6] 2142 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib40ECfigtAfruh7 1680 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[3] 1114 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbzoinDnrGHaqvJLdiqvkeAtJe[0] 1794 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ibby5utodjErJcfiomLxfIEBraBgL[1] 2140 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IdF9zmjwKstHFnCdBkIyfu7nidsfErywy8z73IHukvgycq7Aa2zsJ1oArAxEtIu 2078 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/next_buff_valid[0] 1327 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[18] 1563 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I1fErDr9z62e1iCJjqDbb 2144 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[17] 1197 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[13] 1602 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[58] 1572 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[5] 1844 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I1fEskd8Bactskpnjov8l[3] 1666 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/reset_cycle_count_RNO[2] 2197 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_m3_e_0_2_0 1342 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[23] 1231 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[29] 1977 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][36] 1398 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[34] 1671 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Il9gbed7CKxwoylIbmdvJcvsB1u4vmw1K2LLHxvEIxwpdl9 2133 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IsgHGutuFoiz24zzJnjyeukd7tJuyLlx8h[1] 1674 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[108] 1893 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[71] 1767 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st_ns_i_o4[1] 1354 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[15] 1811 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[0] 1550 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGDp[4] 1984 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[22] 1840 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[24] 1226 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[6] 1872 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[13] 798 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result220_0 1195 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGFsu3A9bn2ds0wL[11] 2006 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IqdwgKraDAnBo45us8el1zsz[2] 2146 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[32] 1892 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m59_1 1989 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[16] 1824 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/un2_cpu_d_req_ready_RNILL0MQ1 1254 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2[8] 1040 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[13] 2194 376
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state_1_sqmuxa_0_a2 1406 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[72] 1651 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbcrcrLLpijCkwC0qzEjp6oHndiCq 2059 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ib903bu09t3gna09adIgba6Dbd[0] 2090 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntBinary_RNO[0] 1624 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/IewwCaetjGF7HhbHh8mp8C4dEAEuK9rHE0796sLejm3wmxBp7vxqkxAs4sAhu3tLE840tJECq[0] 2150 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[30] 1232 261
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/counter_q[2] 1358 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/bclk_igear_rx_reg[0] 2220 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcCbLH8[4] 2042 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/req_os_d_src[7] 1291 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m70_2 1999 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iewlp1fax8[0] 2243 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel 1150 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[2] 1239 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_1_RNI2RFG1[0] 1220 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IjI1po637j46La5yEKBvk37Js4zeam3gcjCamfmwm5GFfws 2077 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[9] 1961 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[9] 2085 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[50] 1450 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_15_0_RNO 1168 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[1] 2061 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Il9gbed7CKxwoylIbmdvJcvsB1u4vmw1K2LLHxvEIxwpbH9 2158 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[13] 1221 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[5] 1711 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[69] 1601 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sba_resp_error_2 1182 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_0_0_a3_0_0[13] 1029 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][27] 1320 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[29] 1974 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[7] 2075 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out_7_1[1] 2054 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Io9b5hpsLr4vl8 1623 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I436b7IF80xkwhG6mumj5ikL17F6mgr[139] 1812 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[7] 1903 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[4] 1167 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un1_cpu_i_req_ready_1_s 1259 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[21] 1196 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[38] 1589 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[4] 1616 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[0] 1710 358
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/txfifo_datadelay[7] 1422 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/Ibhettv5Kwf9lkGrAlEdnD4C90eBzBtimLmhjDFbAIjiLdiCx 1823 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[6] 1711 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iirkkcst24rhaqlcf[1] 2207 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[20] 1043 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[1] 1171 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_39/ImCr 1692 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBHcCAuxEd9iw40pbwqlgw1tKxxA[5] 1654 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[8] 2097 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iug2rl59zLh3pgbFyAHhrj9oqgBpEimEE2p5nkKBghl8 1804 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I3qasqnDbv8outKJxG2u82ezxmd1zne[2] 2165 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimttFln1eg97c 2061 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[115] 2302 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[23] 1854 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_int_13_m2_2[0] 1206 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I1bk4Da5fsfAzCFcgmmwx7yGIdrChba[0] 2119 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_9[9] 1076 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IekuGGr6Gfjtwf8m9iCt[2] 2140 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ij7a2Ibxc7Gs7xLfcEIuL5rDIrg 2009 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[17] 1802 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270[4] 2132 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihf3mrzL79mAcaFss[2] 2235 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[26] 1903 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb91CxlBDrucs[7] 1642 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IHD4a8J3c1yvb3bvm8[2] 2173 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[2] 1026 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[105] 1661 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_4[8] 1951 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[3] 1702 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[6] 1950 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[30] 1039 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[38] 1857 300
set_location reset_syn_0_0/reset_syn_0_0/dff_1 1145 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ibo1qfB9Akgyi0CraDyjqseg2tsxbi9JGpKlBdE2xxrtssxl7 2066 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[7] 2011 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb91CxlBDrucs[6] 1590 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[31] 1709 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[9] 1173 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/gen_tcm0_i_decode.un8_cpu_i_req_is_tcm0lto18_6 1278 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13AbL[0] 2069 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_lsu_op_ex_1[3] 1248 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[107] 1806 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[0] 1174 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[47] 1753 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[2] 1920 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[46] 1849 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[24] 1438 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_4.delta_delay_4_7[3] 2051 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[10] 2066 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3472_0_o2_RNINNM82 1219 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[101] 1598 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[13] 1395 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][10] 1360 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/hold_fifo_block_cnt[0] 1892 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[19] 1197 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[11] 2074 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[14] 2170 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[51] 1449 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/In3je3yB6x36gsknDICwI8m7[86] 1753 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[43] 1711 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[9] 1180 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count_RNO[1] 2229 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[10] 1168 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[2] 1105 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[61] 1969 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[29] 1022 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[9] 1375 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/buff_ready_reg_RNO 1322 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_179/Ib1k6lb7zkJLj9Jc[0] 2119 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[40] 1929 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_o3[5] 2059 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[21] 1903 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt_RNIMBU71[4] 2205 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[17] 2054 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[80] 1951 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[62] 1607 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[0] 1710 337
set_location scheduler_0/internal_counter[34] 1563 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[30] 1602 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[82] 1881 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[46] 1647 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/buff_wr_strb[0] 1294 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[74] 1867 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_p_1_u_1_0 2102 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[8] 1118 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[9] 2275 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[3] 1593 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[93] 1861 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[139] 1895 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_reg_plus1_RNO[3] 2069 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[16] 1146 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[0] 1124 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[25] 1973 298
set_location scheduler_0/prdata_4[27] 1489 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p0_p_2 2140 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ida5hpbJ9lKAJ4B89wtLcsh 2114 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[2] 2174 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I4eFkl7ofvBo5wGHpgiCd3DCk0CJAri 2176 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_reg_plus1_RNO[2] 2068 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iirnwz4aytq3BIemC 2216 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[14] 1677 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[1] 2005 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/cntGray_0_sqmuxa 1609 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[46] 1938 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IKB0Afgjozx558yoIt4mEvEj2c11gE4bnlJh17 1710 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHm5[11] 1927 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IsgHGutuFoiz24zzJnjyeukd7tJuyLlx8h[7] 1642 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_0[11] 1182 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[8] 2035 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/iog_rddata_valid_0_a2[0] 1916 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_2 1315 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busy_ff14_i_RNIO82H3 1203 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[43] 1581 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_minus1_next7_3 1802 366
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[14].BUFD_BLK 628 99
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Iewl6uqFss[1] 2064 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iwx5u8ff1C1m2oehaqk2F 2217 340
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/tx_alldone 1383 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_6_0_RNO 2104 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_4[18] 1231 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlg9iwcIwru6FyjH2c7gcjJ[7] 2265 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[80] 1796 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[63] 1717 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[61] 1927 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[4] 1696 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr18 1219 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un2_next_stage_state_de_0_a2 1271 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[22] 1198 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie58ecaE8u[5] 2034 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/cntGray[2] 1612 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[22] 1242 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[19] 1360 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I11rLH59ArbHHF9zK1xnj[2] 2078 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Io8GLyGet5hpH9[0] 2080 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[6] 1051 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[13] 1135 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/un11_fifo_nearly_emptylto3 1531 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ib9A89CDtmu7CChvEKjik547LDKmDE1FHvgL[1] 1900 306
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_10_iv[5] 1451 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db4 1764 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[66] 1891 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[6] 1385 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[30] 1102 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][30] 1417 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcziCAweg44tByKllGGIdx8[1] 2041 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_state_ns_a3_0_0[3] 1082 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IGgdqoa2arv6jCmn9uiraqkJDrcw 2217 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_clk_sel_RNO[0] 2073 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next17_2_i_0_a2_2 1913 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[18] 1722 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ik1sxxgzc7ihw6joH2iD8nvykCxr8yevJc2rf 2174 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IksE8iAEacfGhkDcwuIrsrzkj0308ppDz25H6 2036 300
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO1I[4] 1325 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[9] 2128 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[46] 1879 297
set_location scheduler_0/prdata_1[4] 1464 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I5L2gCidJIFscoC3p87yzJvsHl5LpGDFAs8bwuFwr 2161 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[9] 1371 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[87] 1788 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[102] 1817 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iu7lehj9jss[10] 2165 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[118] 1868 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[7] 2002 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[35] 1784 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IDzwfpgemEd679qDl9 2143 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ibq8czwCnIcqbuh7[0] 2130 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[49] 1631 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[18] 1255 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_1[4] 1371 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[3] 2163 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[11] 1688 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[22] 1583 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[29] 1612 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][11] 1226 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][26] 1418 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[0] 1879 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[12] 2072 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_2_0 1145 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IgfDxx90xBK1HGbK7pf7z9ulJ1H28H9pHdwCAf4twyHwdsur7e 1864 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps_180_0_next_i_a2[2] 2138 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3_2[3] 1151 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_i_2[0] 2106 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[54] 1814 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state21_1 2115 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_sx 1238 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/register_write_data_path.dqs_oe_p3_4[0] 1795 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[65] 1786 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ib40ECix4D2w9BID 2107 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][20] 1255 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[103] 1789 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0[5] 1049 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/zero_hold_reg_data_i[0] 1522 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[20] 1375 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_2[13] 1095 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[6] 1455 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib8bCnm6kBHFF5nqKjcfopdBl7[3] 2151 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_0[22] 1388 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[11] 1956 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[26] 1902 352
set_location scheduler_0/prdata_1[9] 1424 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_req_resp_state_1 1280 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[68] 1585 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[63] 1834 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/wait_cnt[1] 1758 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[4] 1536 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[8] 1206 259
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IDgIek0oleiLa7ccnc[1] 2118 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbzoinDnrGHaqvJLdiqvkeAtJe[5] 1798 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[10] 1197 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/data_1[0] 2158 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcziCAweg44tByKllGGIdx8[12] 2052 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47d[7] 2084 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_55/ImCr 1763 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpliJ5FEuxEgqB4IeskD37bp9vtHAtnIn2Gx7t7c 1811 327
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTl10.CUARTO1I4_i_0 1333 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbcCj0h1a7fs9rufED4f1mkILGG16 1669 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[28] 1046 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[1] 2117 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[122] 1880 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[1] 1905 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[100] 1794 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un3_alloc_req_buff 1277 315
set_location scheduler_0/un1_triger_reg123_1_rs 1535 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[3] 1899 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[11] 1111 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IsgHFHis7HDCl2yFKcDlu97c0Ii76a25H6[2] 1657 294
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw[5] 1393 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[12] 1400 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[4] 1980 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[74] 1861 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[26] 1759 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[2] 1961 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[3] 1148 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[29] 1830 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt[4] 2080 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_0_next_4_0_a2_fast[9] 2206 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_a2[11] 827 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[21] 1295 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[80] 1947 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iirkkcst24rhaqlcf[0] 2194 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[22] 1222 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[20] 1205 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[23] 1195 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[19] 1711 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[6] 2118 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[89] 1868 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[43] 1641 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[6] 1361 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[9] 1947 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ip5ybF7hHnqzGjrs3stE3mra 1692 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/cntBinary[2] 1619 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_drop_RNI2ANE1[0] 1274 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[144] 1819 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[59] 1503 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[55] 1392 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[32] 1695 357
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNO[4] 485 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IdqzHC4rtxoCcIDybuCm6nIhssmoBghws 2042 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkg0hlAa4e2zKvpzba[2] 2048 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[71] 1619 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ixtlwc824b5[7] 2138 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[16] 1664 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un17_cpu_d_req_is_apb_mstr_10 1234 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iou4rI1xIr4qbrkyc78f9iCu[2] 2121 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[27] 1757 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][21] 1383 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[2] 2050 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_start_dqs_in_bad_data_next_1_sqmuxa 1928 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[64] 1880 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_state_ns_cZ[3] 1088 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[44] 1758 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_65/ImCr 1822 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip5znvIHDnugF6bmz2h9jg8z[7] 2078 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[31] 1357 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2_RNO[2] 1847 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_1_RNICHSU1[0] 1213 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[4] 2050 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[6] 1111 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[17] 1026 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/IBdAkzIrJLitj3z6iwd4CGC2yCHuLBliekjI7i6mHfrcIzuLa2n[2] 1632 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[138] 1804 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[5] 1242 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[87] 1642 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[16] 1953 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[24] 1412 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[22] 1014 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_valid_mux_i_o3 1305 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[31] 1181 264
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[33] 1649 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IL84je5czK9geiyyCq 2191 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[34] 1980 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGDp[3] 1962 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[16] 1991 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/rd_src_top_Z[0] 1491 322
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un4_UTDODRV_4 451 3
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[130] 1889 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata2_sw_rd_sel 1159 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr_RNIE57S[2] 1539 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb92EKAuHf1h8[8] 1605 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[49] 1573 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[61] 1918 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[15] 2075 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_wrCtrl_inst/ptrsEq_wrZone_NE 1608 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IdmszzJDJqnlmBI4dFgFLbK8szpfq3mra[0] 1877 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][13] 1433 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[14] 2191 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_addr_6_fast_cZ[1] 1105 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_0_next_4_0_a2_fast[11] 2204 363
set_location scheduler_0/sched_regs_3_[9] 1440 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[10] 2117 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[42] 1865 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ItCnhDGtkGns2B8BD24ajnBtCGmgFtIu62ga7DImyyDE 1649 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[6] 1230 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset_3 824 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un1_cpu_i_req_ready 1234 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[8] 2224 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[35] 1943 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m54_2_1 1927 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[29] 1120 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntBinary_RNO[1] 1626 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qI3BqG8Hd3Cr5pi6LEwh0Hhovws[5] 1994 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[15] 1216 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[9] 1658 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbnyC0vfgcpCtDesF9mfzekkbwgcaduIjq9qwulFlzB4D9iCs 2085 297
set_location SPI_Controller_0/SPI_Controller_0/USPI/PRDDATA[0] 1347 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IirmgHqul162tjdr5[0] 1696 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEe7GfcB3k2fzG2o3J55GbejcxIga51GdBw9xt 1666 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[21] 1721 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[52] 1926 352
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_10_iv[2] 1446 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[30] 1928 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_i_o2_RNIT9M2691[1] 1193 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[22] 1532 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/dmstatus_allany_resumeack 1068 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[39] 1593 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[6] 1759 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[25] 1707 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[7] 1302 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IghykClbwyEcxanbptvx8pCj4ocoytAc6rn8jdCJ[2] 1659 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/bclk_igear_rx_reg[1] 2223 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibp4H21GpwrvjqhyL2s00dzbfkvBkzIGxc4ndA7wvkLld0G16[0] 1668 291
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_RNO[3] 506 54
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[33] 1090 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[75] 1597 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[61] 1527 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/incr_pkt_cnt_next 1516 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[4] 1184 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[22] 1935 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IILAjb2JqfvceHc2D9[7] 2191 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[45] 1723 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][13] 1278 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[89] 1854 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[122] 1671 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcDFwd0JxezE5foAK1qKhdazF7jaJm4b5[4] 2092 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[98] 1907 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iewlp1fax8[5] 2189 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[2] 1026 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iof01Enzefi1h8[6] 2040 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[69] 1603 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[41] 1856 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[12] 1884 342
set_location scheduler_0/prdata_4[16] 1420 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[6] 2051 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[38] 1812 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[27] 1419 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_p_2_u_1_0 2097 348
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_4[4] 1397 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[30] 1204 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/genblk3.gen_ir_and_Instruction_register_active_high.gen_ir_and_Instruction_register_active_low.shiftBP_ne_0 826 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[4] 2002 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIKO2P[0] 1430 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IE0eAucf[1] 2053 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqx6dtlofC12IJd6a0B9m5E5bpFae3[0] 2137 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[7] 1075 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ic4KbuL4iEzIA 1698 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_108/ImCr 1831 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[23] 2046 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busyerror_0_sqmuxa_1_0_a2 1058 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt[1] 2077 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[1] 1629 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[22] 1380 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5yC6th60Jkfn2ks2HKr5LvEDDzJ[0] 2122 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO_0[9] 1122 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[123] 1855 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[32] 1631 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_1_eq_low180_next 2157 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinBu5BGjnaFfraFgJe[3] 2008 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[11] 1519 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/next_buff_valid_i_a3[0] 1421 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntGray_9[1] 1605 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[33] 1956 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_120/ImCq 1854 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[40] 1374 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[100] 1889 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[13] 1725 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[6] 1926 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[54] 1926 349
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/wr_pointer_d_1_sqmuxa_2 1335 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[50] 1929 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[142] 1809 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/tcm0_i_req_valid_2_0_1_0 1317 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/alloc_output_buff_from_din_0_a2_0 1429 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w_0_a3[40] 1040 312
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_0[2] 1395 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[30] 1707 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[13] 2193 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IhHg4c187dFDzCDu3yck6gn54Dx 2144 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[39] 1427 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata2_sw_rd_sel_7 1144 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[49] 1576 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNI08J6S 1270 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[20] 1422 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3C72i3vAjh3c[4] 2158 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[12] 2008 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[27] 1226 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[55] 1800 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjzhCdgEG5vwd8F5efxHh6bj8nj 1672 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[43] 1971 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IefAbikom993z6CDxDH0ma3vnu66Kl4f22k3HGgDp2fyJbdq9v018 1675 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[5] 2015 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[2] 1111 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_d1_RNITGJC 1229 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[123] 1846 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJF94ksq0l7v52kghbg[11] 2194 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_0.delta_delay_0_7[5] 2051 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m5_0_1 2002 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[4] 1210 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[99] 1694 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int_15_0_iv[8] 1965 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[102] 1813 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ibo1qfB97jc03gzFK6nbo4z06oD0r9sxpu7bjkrIBweLxAHwr 2174 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][7] 1525 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_current[1] 2058 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_data_valid_ex_6_5_1 1209 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[22] 1096 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[24] 1120 321
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw[0] 1384 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtjIIL36Dba[5] 2053 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[3] 1198 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[20] 1606 298
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_pktsel_RNO 1393 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iof01Enzefi1h8[6] 2105 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[2] 2062 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbzoinDnrGHaqvJLdiqvkeAtJe[6] 1772 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[5] 1282 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntBinary_Z[1] 1560 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[7] 1893 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[1] 2214 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[54] 1628 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[20] 1831 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[0] 1615 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqam8f[6] 1649 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[8] 2134 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_reg.mask_wrap_addr_reg_2_4_RNO_5 1504 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[59] 1760 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[21] 1578 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_sn_m4 1084 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/cntBinary[2] 1631 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/dqsw_move_mux[0] 1986 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[34] 1931 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[42] 1868 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[1] 1691 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n_0_u_2_0 2190 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IzK2vA8g0tFhgn5d8j77d[2] 2173 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I60e5yJ9H3q6yyLx5KrdmklixDiCr3bkLK7Llzg8m 1607 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ibb45mpGHtCIIpxK8Jhkj5qLa1GL3blehkxxIra[4] 1898 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un4_cpu_wdata_mux_i_o2[2] 1449 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_1_1[0] 1798 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeuJ3buLxLtngLx9j8sm[7] 1956 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[15] 2136 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_4[7] 1048 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][25] 1342 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[64] 1881 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_ns_0[5] 2202 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/Ibsb0Cs3m9FAI8bc[0] 2097 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2_0[10] 2172 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_3[2] 2078 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/un4_cpu_d_req_ready 1263 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IeuGeagCGf2AtCs5AsDu 1998 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IDIpKfdc0kBFvbsch8[0] 1665 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IirmgHqul162tjdr5[1] 1887 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip5znvIHDnugF6bmz2h9jg8z[0] 2064 298
set_location scheduler_0/sched_regs_3_[30] 1461 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[23] 1245 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IekuGGr6Gfjtwf8m9iCt[0] 2169 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/wrptr_RNO[1] 1541 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_move_delay_next[0] 2001 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Icj2gp0IqsabsisDGjhe9IwaILFpKnjz5ndj2CrnJmAr7d 2209 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[3] 2296 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbmJ8LFE2jAeCpgjaDyolfBAnr1xpx1Gxunsp6xg659v3ytCr 2176 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[1] 1978 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_1_1[1] 1790 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[10] 2178 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqam8f[5] 1646 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[22] 1932 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[5] 2001 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready 1215 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ip5LvmFa46wivfa1a9ngjggx 2135 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[59] 1507 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u_0_a2_6 1218 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Igm6nHI66J3xKhuo65phK9n6kijzeJ6D50ofzfws[1] 2193 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_0.delta_delay_0_7[2] 1825 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[13] 1186 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_gpr_addr[3] 1112 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbsbI6oBxyu49iD8[7] 1759 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNIGJ55H 1261 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[99] 1933 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IkAe6metv9fzduqyIjoEc1B4GdqK9iF633Fbc 1718 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[45] 1869 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[20] 1544 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ie58ebL42H[1] 2128 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[5] 1352 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[12] 1093 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ibo1qg6H5k7255vxfAAC72pd6wDxz6fBuekChgy8kiEbdB018 1969 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI3JPH[25] 1250 267
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][15] 1548 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ioffx5gDCn54gu[1] 2144 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[27] 1184 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[88] 1625 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntGray_9[1] 1633 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_execute/gen_bit_reset.state_val[0] 1267 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[63] 1606 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[43] 1951 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_en_retr_RNIH3CE2 1268 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/tap_count[5] 1973 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[8] 1207 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[56] 1903 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[88] 1969 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IeJAmqaGl7vv6uhdjdr5[1] 2130 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[91] 1853 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbB8wfrh4ya8o5pt3507G0nmrb 2072 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_0[24] 1349 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[5] 1170 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[29] 1423 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[28] 1054 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/II2eoytqezwox2JED8 2211 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnuq8hw6rcax8[8] 1833 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmiqDaIg8cbb[3] 1655 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[53] 1512 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[5] 1697 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[14] 1104 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbzIaI83subhghbc[2] 2098 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[107] 2200 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[10] 2057 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_2[10] 1376 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[5] 1848 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Im4qotkHr6nFcq 1657 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[84] 1831 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[10] 1089 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[72] 1578 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[23] 1596 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[19] 1111 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/un1_tap_count_first_0_sqmuxa 2121 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IDgmp42rcn5yncJGH7 2172 340
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCON/tx_fifo_write_sig_0_sqmuxa 1322 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[7] 823 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbLgwtqkdxCeik1Hkc1DuqBnlfadrwa3bLH6 2167 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IryctI6rvHbped889lAsxefmq86ukpE3aabuqh6jiEfa6ygkeGL03FEs1BbpdG2FrKKuJc6AKEJcfxuEdAu7qgr 2044 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[5] 1901 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[15] 1948 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Io9dJ4D3rhdBJc[4] 2213 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[88] 1834 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[67] 1808 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_i_a2_0[11] 2183 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0_0_0[8] 1088 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[55] 1891 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13Am5[2] 2081 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[16] 2034 366
set_location scheduler_0/internal_counter[52] 1581 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmhoF8EE6Fgr[0] 1718 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_reg.mask_wrap_addr_reg_2_5_1_RNO 1502 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_emi_req_valid 1244 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[25] 1429 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjqDba[131] 1794 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnuq8hw6rcax8[4] 1769 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_42_iv_RNO[17] 2084 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih2grgzwy07sy786FzFJzF4GnnLGFkj7DLxeEHAL421wdpGvqCx08AvFL2l9 2063 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IfodjkHvcfBxHbmd6mLrzr4BhG9r5Bedhh1dBIioJAp2okmucgzd2pv0CidDKhH4mA83wdwALDnvJj3i5xAugEL8mc2rc[0] 2261 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[87] 1873 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[64] 1879 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex[1] 1202 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[4] 1965 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[11] 1479 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_90_i 1943 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LkCD47qFJj0pDA[3] 2094 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current_RNIB8KH[0] 2122 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[27] 1671 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr[2] 1422 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[1] 2026 348
set_location APB3_0/APB3_0/u_mux_p_to_b3/PRDATA_iv_0_cZ[3] 1401 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[0] 2012 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I3qasqnDbv8outKJxG2u82ezxmd1zne[0] 2190 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[66] 1668 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/write_counter_RNIRI1[2] 1692 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IKJn8KAr1rmta6Kvl7 1818 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[12] 1885 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[1] 1622 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[13] 1569 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LmhF4Ij4KvzAcs[1] 2022 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[2] 1859 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[13] 1913 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IHC6zE2z5ABo9fGHgx 2094 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db1_3 1752 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_0_78 1535 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[2] 1952 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_p_0_u_1_0 2106 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2_7_RNI9APH1 1228 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[10] 2073 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[83] 1789 345
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/clr_txfifo_3_sqmuxa_1 1389 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ILldmlBq89x52bqkJsv5tqbh87dElE4qAD9gIp[12] 1982 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/N_7_i 1215 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[28] 1707 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[13] 1649 298
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxp_frames_4[0] 1371 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[26] 1344 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[0] 1147 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/wr_en_data_or 1158 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[47] 1861 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[13] 1194 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IzK2vA8g0tFhgn5d8j77d[1] 2177 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNI8B5BD 1253 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[53] 1527 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[21] 1652 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/rd_src_top_Z[2] 1487 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[93] 1805 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1[6] 1401 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/buff_rd_ptr_0[0] 1296 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7a[0] 2155 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un108_0 2129 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_empty14_a_v_RNII3GM1[1] 1538 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[25] 2000 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[7] 1961 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dly.dly_cnt_3[0] 2136 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/gt_pause[0] 2037 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[46] 1855 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[45] 1573 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_0 1150 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[8] 1165 261
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[8] 1166 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[8] 2173 333
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/rd_pointer_d_1_sqmuxa_1 1377 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[25] 1969 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I11rLH59ArbHHF9zK1xnj[0] 2076 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db6_3 1770 363
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_RNO[2] 512 54
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[18] 1531 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[104] 1667 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[4] 2061 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[144] 1887 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_u_i_0[18] 2131 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[99] 1801 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[17] 1893 334
set_location scheduler_0/un1_presetn_2_0_a2 1460 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[34] 1611 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[3] 1174 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[87] 1793 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[1] 1737 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][5] 1341 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IdmGravAw33vBb0zuHv5FaBBnlp9I16vhBzxE1GjgJe 1786 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_state_ns_1_0_.m5 1158 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_valid_1_s_a0_2_1 1221 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_ns_0[11] 1854 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[15] 1723 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db3_reg 1855 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I3qasqnDbv8outKJxG2u82ezxmd1zne[10] 2159 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_iv_7_3_1[0] 1189 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[3] 1942 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/II2aAEy8ybjHKfrr2p[0] 1896 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[13] 1178 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[8] 1951 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbsbI6oBxyu49iD8[1] 1766 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Icj2gjA7FEDlltdcBIpig5awfq71Ib3D0uop9A2emp3mrc 2166 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[41] 1588 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_branch_cond_ex_1[1] 1270 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_1_next_4_0_a2_fast[5] 2106 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_1[0] 1217 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_v_0_x2[0] 1612 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_17_RNO 1151 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[28] 1961 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/rs1_rd_hzd_4_2 1241 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_3[5] 1361 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IxC4mIqkqsl[4] 1753 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_out_7_1[1] 2136 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/bclk_igear_rx_reg[3] 2221 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/II3ttGccaqAjsg0ogw[0] 2230 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_arb/gnt_0[0] 1333 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[123] 1832 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[14] 1737 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[52] 1927 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Iddgr8l1i3hBxnmBE4Km4gr 1939 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[9] 1786 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[17] 1240 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[15] 2102 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IwKq1vK8piHh2En5lxq2D[5] 2170 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[103] 1800 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[7] 1735 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_a2_4[1] 1229 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfwoDgs3kdikyvAfl9J2EElobKd1Bidc3k7aupCL[4] 1988 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[31] 1372 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gen_bit_reset.state_val[0] 1167 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ip5znvIHEvwfGtHbx9J5tjbd 1730 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ib1k6mkxJc4pafwv 1674 336
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control2[2] 1377 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[21] 1356 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[15] 2197 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[82] 1849 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ii1H8g4Ikb9rhgBcx[0] 1695 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[15] 1548 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[11] 1561 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[2] 1351 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[21] 1837 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/reset_counter[1] 1705 244
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IJAFgdvidwqDwtGG17 2111 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[81] 1596 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbbxfvKjKorCzLojnEJEL26415bH8 1704 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/rd_src_top_Z[1] 1476 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_resp_ready_int_RNO 1171 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/MASTER_RLAST 1473 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[9] 1365 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[24] 1212 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Ib5kuiaHr3sIlx8o 1588 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[0] 2193 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/I0yi97E2txCvwjxkHfznFGzstpvaD8m[2] 1610 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[19] 1143 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[10] 1813 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[112] 1953 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[21] 1092 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[37] 1577 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[116] 1946 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[20] 1122 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO[1] 1253 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[9] 2142 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/loop_cnt[0] 2010 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_i_o2_1_RNI423S[4] 1200 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IcILGLt7fAeh1JJfdg3wh8h[2] 2138 316
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTOl0l 1333 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_21_0_RNO 1190 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[15] 1688 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_valid[0] 1306 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[19] 2109 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[19] 1426 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[82] 1878 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[45] 1610 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[14] 1034 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/IbsbI6oBxyu49iD8[4] 1765 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_reg_RNO[0] 1783 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/If91cbpelJG58wI158G06y8fJvrrrc[1] 2004 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/IJ1E6fyBrld1ra3kJx9vvGwwqDbd 1785 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[70] 1770 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[23] 2060 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/wait_cnt[0] 1753 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[6] 1879 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IeJIDzDdgJpI0bKc25HC[6] 2227 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[52] 1585 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[23] 1675 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[59] 1636 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un1_cpu_d_req_ready_sig_d 1248 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[64] 1688 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[5] 1464 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_149/Ic4jjp3AKtw9hg3f40xhpJc 1810 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_mode_retire_mask 1245 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[14] 1046 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][17] 1302 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_txdly_3_lt_low_txdly_cnt_next 2043 360
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2_0 1340 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_p_1_u_1_0 2115 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[24] 1903 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[16] 2128 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/nextState_0[0] 1616 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[5] 1563 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[3] 1724 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[26] 1298 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/un1_addr_12_6 1341 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IeKz47q1nft6oC667wnuq8hw6rcax8[0] 1792 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Iiry480Eg9FjskoD2[1] 2134 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_0[14] 2182 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[32] 1728 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[29] 1024 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[61] 1566 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[36] 1030 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/count_4[0] 2069 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[15] 1801 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_increment[1] 1173 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[63] 1729 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_3[0] 2137 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib2KbL38524bBxlEamjbAo3ogs[1] 2154 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState_ns_0[1] 1589 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[45] 1838 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[57] 1619 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[5] 1979 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[23] 1127 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I0uLcF2BcKBJvxEluhIra 2254 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result223 1200 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][21] 1563 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdbDpB1FKpo5FH71vah9jx7[1] 1952 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IdhaI7l010qHsl67otd3qG7Bhyt07izbd 2105 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdqzHC4rtjves5Ac02voFB9y9DmgzxDrh[0] 1681 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IcaAFLwm9AFAlJEe5B5bmK4qn5162vcpCiCs[5] 1689 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IeJ9yoHE7m87J0g6kE75[1] 1619 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[15] 2187 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/In3je3yB6x36gsknDICwI8m7[87] 1754 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[17] 1544 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbsbI6oBxyu49iD8[5] 1770 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[31] 1734 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/ignore3 2056 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[16] 1116 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[73] 1658 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IbajhAlwjG9pB69yHumLFp673K7BG789koyy1cu[8] 1908 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[30] 1395 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt_lm_0_fast[0] 1965 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[17] 1933 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current[1] 2067 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKAodidDI82vwtAlAKDu[1] 2049 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[24] 1194 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ib9xpKHKAce68JIhr1sJ4fth75[1] 1900 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][32] 1423 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[10] 1012 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_0.delta_delay_0_7[2] 2050 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI2IPH[24] 1258 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_trig_pipe_reg_ex_retr.ex_retr_pipe_trigger_retr[0] 1240 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic29n1t3LkImH[2] 2079 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[21] 1194 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sbcs_readonaddr_ff7_3 1201 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iiry48zBKGi4plxbh[0] 2257 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[9] 2099 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/next_master_beat_cnt[7] 1473 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_0[0] 2029 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_to_boundary_shifted_5[2] 1530 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[126] 1816 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[46] 1653 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxgnK8foCFwm7b1wa00vxqjwr[5] 1713 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[18] 1432 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[10] 1958 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[8] 1975 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iecupio0F4w6y7wBf62CBCEHh9jBuqHgGGEtwam3GteimlyhE7twr[4] 2001 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RSIZE_out_Z[0] 1479 322
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_first_3_f0 1435 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/loop_cnt[0] 2132 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1s2_0 1210 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[33] 2084 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[22] 1493 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[59] 1626 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IcIHyqIojxi46dmcbcy7twq 2068 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[14] 1704 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[21] 1696 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IG05GwvClj7EH6IB9mFevcvD1zDr 2183 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_p_0 2208 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[8] 1629 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[3] 1864 367
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count[0] 505 55
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[60] 1870 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCw 2043 321
set_location reset_syn_1_0/reset_syn_1_0/dff_4 1681 244
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg 1239 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[11] 1829 331
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UDRCAP 436 3
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt[3] 1905 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[18] 1568 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[23] 1639 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[6] 2178 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[44] 1873 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][26] 1427 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][34] 1380 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[5] 1937 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_118/InLd3Jzz4yxqgs[5] 1858 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[139] 1802 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[55] 1614 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[17] 1136 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdqzHC4rtjves5Ac02voFB9y9DmgzxDrh[4] 1660 315
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo_2_sqmuxa_1_0_a2_0 510 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rD3s0ikyGc6o7CGsBhIeEo5zxkt0CjCqpibBKs7x 1717 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[4] 1981 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[8] 1720 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un2_gpr_rs2_rd_data_valid_2 1163 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[111] 1684 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[61] 1787 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13A25[1] 2092 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[50] 1552 337
set_location UART_apb_0/UART_apb_0/CUARTl0OI[0] 1365 268
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[57] 1495 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/cntBinary[2] 1623 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[8] 1047 303
set_location scheduler_0/sched_regs_4_[30] 1500 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[1] 1855 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_completing_ex_2_0_0 1245 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[36] 1717 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[3] 1877 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IwKq1vK8piHh2En5lxq2D[1] 2128 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ICqwA59uED8zLo54D2[6] 1992 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[66] 1773 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[16] 1399 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[23] 1734 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_3[1] 1099 300
set_location scheduler_0/internal_counter[22] 1551 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_0_a1_4_a0_0 1217 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgEen3a1qmumF6xu42a3vC1aEctyhqyC4soiEgvou0kbI5tBl6[2] 2020 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4I25[0] 2091 292
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_s 1433 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][37] 1433 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[88] 1879 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_steps_180_1.SUM[2] 2051 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[1] 2132 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[101] 1934 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzbL[12] 1983 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[43] 1368 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[28] 1169 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[85] 1878 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_2_1[19] 1132 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[12] 1115 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[3] 1875 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[66] 1872 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/pause.m2 2093 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1Lds30KBDrcggvvJc0rsags 2032 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un3_instr_inhibit_ex_9_4 1267 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_reset_delta_next_0_sqmuxa 1934 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IbDgysLgojnnxyhcamsvd8p4sz[2] 2112 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bG7L[10] 1980 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[82] 1880 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[27] 1191 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IcIKdqghpg5DsicxBuhB016[1] 2187 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[64] 1602 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/genblk1.preCalcRChan_Ctrl.addr_out_2_4_RNO_1 1479 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbB8wfrin1ixaGc2f8HjB05z1D 1702 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[16] 1233 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2_1[2] 1014 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[12] 1396 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[0] 1301 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[7] 2183 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[19] 1641 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/I12jpvt90kxlIx95G7r2p 2000 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdqzHC4rtjves5Ac02voFB9y9DmgzxDrh[6] 1684 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p3_n_2 2091 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAdKvxmoogncLyaGcf[8] 2012 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output[22] 2130 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkg0hlAa4e2zKvpzbc[2] 2049 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq9ekhn9GCuDm77rg991L7mbprt0ql7[3] 1954 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_ex 1229 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][12] 1420 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[10] 1120 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[29] 1428 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH0p48s[0] 1687 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkcsko5Jdhzfq33G18[1] 2040 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[18] 1632 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[29] 1098 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_0[0] 2179 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result220 1206 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[24] 2072 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[13] 1113 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib8bCnm6kBHFF5nqKjcfopdBl7[2] 2150 321
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo_2_sqmuxa_1_0_a2_0_RNIRDRL 500 51
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_0[1] 2075 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[6] 1976 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[113] 1914 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[78] 1773 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[12] 1316 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/cntBinary_RNO[0] 1614 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_m_env_call_ex 1208 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IhyCeA60w34bhm7olloocn8zJJhJCzBD7IyeBmCDym5qmfK0l9bjzw0rwhbf 2070 289
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[32] 1672 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][10] 1250 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[21] 1114 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ICqwA59uED8zLo54D2[12] 1988 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[14] 1647 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[7] 1062 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[17] 1945 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_out_7[1] 2146 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_0[3] 2180 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[48] 1473 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[20] 1191 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[67] 1809 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[20] 2229 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhBHwzskEhGv83FoF3Kz8er7a[1] 2166 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_9[31] 1064 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iftomwp53Fol2JeysCEFsd6jmz84cu[1] 1681 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IwKq1vK8piHh2En5lxq2D[9] 2136 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbDjfhFeG9qBpd3u18HeycAm1A[32] 1701 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[12] 1394 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/un3_req_is_opsrv_irq_en_0 1237 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I3qasqnDbv8outKJxG2u82ezxmd1zne[5] 2203 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[0].VALID_GATE_COUNTER[0] 1915 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_priv_soft_reset_taken_1 1251 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[71] 1790 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[41] 1452 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[57] 1570 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[30] 1827 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_completing_ex_2_RNIV3F3U 1229 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.empty_r 1063 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[16] 1687 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[28] 1432 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[21] 1385 306
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/clk_div_val_reg[1] 1407 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ibxel4xjyj8EtEnbfrEGC6s3xC[3] 2180 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[3] 2138 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_addr_1[2] 1500 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[109] 1682 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[38] 1729 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en[2] 1210 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0[10] 1170 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/un1_wr_pointer_q_1.CO0 1362 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_int_RNO[3] 1204 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[0] 1948 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I3qasqnDbv8outKJxG2u82ezxmd1zne[2] 2154 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_tcm0_10_3 1251 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1iziEk1wt8t5Hessh[6] 1646 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[6] 1118 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihf3mrzL79mAcaFss[5] 2202 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[57] 1524 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[12] 1958 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[52] 1802 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv[26] 1183 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IwqBr2rdLzB3cc41A6gclFa4KFG6dcs6Besk6ClvBaalzjd4mFp2CK[32] 1696 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][23] 1472 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_i_a3_1[2] 2127 375
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[5] 1380 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex[0] 1231 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current_ns[4] 2056 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[39] 1435 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ifydx226kJICbng1Fd464fsf41Igm7 2175 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_0[1] 1138 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[1] 1974 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[3] 1834 361
set_location APB3_0/APB3_0/iPSELS_1_0[1] 1329 279
set_location UART_apb_0/UART_apb_0/un1_CUARTl1OI23_0 1339 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[65] 1853 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[12] 2269 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[8] 2274 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ibm7z8GbjGdJt473KmqIx8hDHixu8jkABDpJjoHbvcoFbD27GaCALDnjsLFyfEluhnkLwGE1fywee5pKCc7iqpzroa05unden16H4vx7s3n9JFfnqevuu8E82mfvq82v4zp78JqvsrJ127ak0p4CAjl5bH8 2057 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[74] 1839 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_ns_0[6] 2227 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[33] 1582 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[97] 1608 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ALEN[1] 1544 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[13] 2050 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNIKEUC81 1254 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[67] 1639 361
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_lastbit 1418 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un10_buff_resp_head_compressed 1326 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[3] 2029 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzbL[7] 1938 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[31] 1139 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][1] 1317 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_gt_error_next_0_sqmuxa_1_0_a2 2032 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IccudD91g6w5p0qwAFerr3BFeK7sJtkExIhAzA0vnpaDbc 1854 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[4] 1818 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Iru7G8ucy3Jefynx5x9zKv7Bw0ybpyI4EL2mmhsvEtCy 1761 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[48] 1559 298
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/clk_div_val_reg[3] 1409 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[26] 1829 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[8] 1961 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[49] 1555 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/cmderr_ff[0] 1067 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[26] 1190 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_steps_180_1.CO1 2125 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un102_10_RNO_0 2112 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IofacnKxvkIecs[0] 1899 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[10] 1448 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[64] 1760 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I1fEskd8Bactskpnjov8l[0] 1689 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[23] 1904 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.wrAddrReg_w_RNID0CI[1] 1015 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IeJIDzDdgJpI0bKc20Cq 2228 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/wait_safe_move_comb.visual_move_safe_done_next8 2024 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[26] 1898 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/empty_RNIF2L7 1899 360
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_strobetx8 1436 273
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_to_boundary_shifted_5[0] 1524 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/I0yi97E2txCvwjxkHfznFGzstpvaD8m[4] 1612 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[18] 2111 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNIBO3Q3[0] 1158 324
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_1[1] 1354 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][24] 1289 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[28] 1738 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_a3_1[0] 2011 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[124] 1805 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1ltmxi4csCjgJe[7] 2066 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/cntBinary[0] 1611 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[15] 1461 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[12] 1426 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[25] 2117 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[13] 1959 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftBP_RNO 815 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/tcm0_d_req_valid 1262 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[118] 1887 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[48] 1950 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[63] 1812 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbzoinDnrGHaqvJLdiqvkeAtJe[5] 1770 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[3] 1839 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_2[2] 2134 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[86] 2001 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[111] 1638 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbLgwu7EpfdKkCvfo16eljwK5sa5Dn0ij8gx 1648 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[67] 1588 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[14] 1113 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[27] 1536 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[28] 1402 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntBinary_14_fast[0] 1601 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneDD8kGcaxtIkDlz2hz2EiGogq[36] 1723 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[12] 1108 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[67] 1808 342
set_location scheduler_0/prdata_1[23] 1421 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/rd_reset 1028 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I31BsiyB2lwjGeJoeAD31qAz07w2aIv[0] 2102 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[96] 1894 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_read_gpr_rs1_ex.gen_rs1_exu_stall.un7_gpr_rs1_stall_exu_NE 1170 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[79] 1651 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[24] 2071 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[47] 1542 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[25] 1945 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/IvIzHnFcchv 1798 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][1] 1296 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[21] 2066 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ic4KbuIfG9BII[0] 1896 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_dq_dqs_optimisation_current_15_i_0_a2_0_1 1950 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_1[14] 2175 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[3] 1516 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[26] 1634 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[2] 1513 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[36] 1709 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_109/ImCr 1835 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IxC6jnBCjmE 2190 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[46] 1553 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[88] 1835 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[36] 1815 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[11] 1445 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/iog_rddata_en_p0_p 2093 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IkAe9g5saBcpD67H1ABxKmI4xdy9bHmj73hrb 2006 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[50] 1506 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[3] 2010 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IigH2j7xpuBrDBflaHjKhLGGqsu[1] 1836 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps180_2_lt_low180 2064 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IrzC7ija494dhdqeh6BHJythsvG7w9267a[3] 2023 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IeKz47q1nft6oC667wnup55KbnnFss[3] 1797 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[15] 1220 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[0] 1166 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[24] 1651 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IK019dmlhwjIpr6k19 2117 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[14] 1158 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/register_write_data_path.dqs_oe_p0_4[1] 1774 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[76] 1869 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_gpr_addr_6_fast_cZ[0] 1107 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[31] 1500 327
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTl0Il_1_sqmuxa_0_a2 1338 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[35] 1380 297
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_2[1] 1332 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/i_access_misalign_error_retr 1277 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[61] 1397 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[6] 1296 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_a3[4] 2169 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI82TQ_0[1] 1594 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_0_RNO 1235 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[1] 2143 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_first_0_sqmuxa 2113 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[6] 1990 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_Z[4] 2100 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/rdptr_RNIK5EN1[1] 1575 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[17] 1214 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[5] 1117 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo_23_iv_32_i_o3 1558 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[2] 1556 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[4] 1703 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_56/ImCq 1761 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][26] 1324 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[29] 1063 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[31] 1179 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/I12jpvt90kxlIx11dJmra 1670 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_RNO[2] 1944 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_0[20] 800 294
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m8 1349 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[117] 1926 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[11] 1383 303
set_location scheduler_0/internal_counter[57] 1586 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_expipe_resp_rd_data_3[14] 1145 315
set_location scheduler_0/sched_regs_5_[5] 1469 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7e[4] 2156 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjtiCr[139] 1811 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_46/InLd39wpD24vws[5] 1753 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/reset_counter_3_1.N_345_i 1711 243
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[100] 1635 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[15] 1842 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[29] 1856 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[17] 1674 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db0_4 1806 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[46] 1648 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNIAO4Q3[0] 1160 327
set_location DDR3_0_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL 1823 378
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[1] 1105 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s1[0] 1620 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_cnt_r0[0] 2113 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IcaAFLwm9AFAlJEe5B5bmK4qh6fI1qwqbtwq 1702 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iiry48zBKGi4plxbh[2] 2261 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[2] 2338 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[6] 2343 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[65] 1842 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r0_RNO[2] 2019 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[28] 1764 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[1] 2149 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_2[6] 2135 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_expipe_resp_rd_data_3[6] 1144 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[11] 2037 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ie9yafqpDcHgg57kf2ne[0] 2095 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel 1168 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[21] 1215 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzhp[0] 2011 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[26] 2073 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo_23_iv_32_i_o3 1495 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrkj2jddoyhBJp0jskogwyibz7Kb5[1] 2245 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_ignore0_next 2144 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[7] 1903 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[0] 2156 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzrL[10] 1968 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[17] 2090 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current[2] 1945 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[10] 1237 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/delay_line_sel_rd[0] 1970 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[16] 1468 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IrEkjGqsi7j8FyJlycE0K0womIiqcvz77g 2041 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_pause_cnt_RNI7P9F1[0] 2036 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/IdiqgF4g7igsBDDrJuwt2ooiLxf320J4bCogn9Eiwrw[0] 1732 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[23] 1066 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_3_1[1] 1340 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[36] 1342 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[28] 1492 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_readonaddr_ff 1106 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbD4i9FtdCmtC7cfd8c7FBdJ0ec7m0009uDuleouKium2n 2178 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[34] 1363 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[9] 1186 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_65_i 2003 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iou4rI1xIr4qbrkycn7pC9wr[3] 2151 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.dqsw_select15 2037 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[22] 1676 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_2.delta_delay_2_7[6] 1846 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I0uLd5eibs4xrxo2zywIp[4] 2231 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_m2 1237 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNI935P[0] 1436 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihf3mrzL79mAcaFss[3] 2164 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[58] 1501 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_a2[3] 1995 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[22] 1042 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_3_a0_7_3 1232 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[31] 1135 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[0] 2116 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[14] 1039 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Inrxo6k6g63hl6 1892 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/bvalid_buff 1374 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[30] 1201 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[79] 1806 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel_1_2 1160 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iewmsg0oD7 2168 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[26] 1881 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[54] 1627 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next17_2_i_0_o2_RNI0GCU 1957 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state_RNO[0] 2017 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[57] 1850 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[22] 1404 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 1624 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_sw_csr_wr_op_m2[1] 1318 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfwoDgs3kdikyvAfl9J2EElobKd1Bidc3k7aupCL[12] 1964 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[38] 1432 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IHujtF0JxyGhys3kcf5LKD3dhrse[2] 1956 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[29] 1783 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[1] 1972 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[91] 1951 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[4] 1682 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCt 2044 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[20] 1203 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m95 1963 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[37] 1940 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibnx8cfwmFpIdk7CFz4nAmhBsbhHEIDnaqmcqi9muLymds0wL 1688 288
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTlOl_1_sqmuxa 1336 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[13] 1851 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[64] 1572 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[11] 1897 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeuJ3buLxLtngLx9j8sm[0] 1972 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[77] 1830 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[94] 1994 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[2] 1243 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[3] 1163 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[13] 1231 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[22] 1878 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_r1[0] 2147 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/wr_hzd_loop_l1.un17_tmp_wr_hzd 1291 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ih731y6EAcqFckqx8[3] 1780 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_4.delta_delay_4_7[5] 2040 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m19 1995 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busyerror_5 1066 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/start_bad_data_check 1952 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5_1_sqmuxa_1_i 1973 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[53] 1581 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_0[5] 2084 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[37] 1726 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[9] 2004 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[3] 1110 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[2] 1847 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[11] 1121 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IjzhCi3j8vDl7KqjeJn9jK1Kvl6[2] 2135 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[119] 1825 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[83] 1822 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[22] 1095 295
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[0] 1370 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ic4KvtBahALDA[2] 2162 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[9] 1055 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[15] 1385 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[11] 1186 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvs4spBkHnh3iB9bJBfkqaJJ8a8jJ[1] 2141 304
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO1Il 1337 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ies2CtFflC[1] 2202 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/read_count[2] 2098 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52[28] 1040 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_state_ns_1_0_.m13 1195 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt_RNO[3] 2100 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IfmwB81wlh3evJgdc9uHwpkLl9C9wx[0] 1816 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[43] 1874 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[11] 1849 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[17] 1785 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_3[3] 2079 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IG05GwvClj7EH6IB9k40klu7E127 2135 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[7] 1893 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[55] 1809 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4Jr4g23nF4c2rb[1] 2056 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/fuzzy 2013 367
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/rx_cmdsize 1369 280
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[19] 1448 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_9[6] 1015 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[2] 2078 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][29] 1431 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[57] 1807 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[8] 1200 258
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[2] 1737 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[31] 1841 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_RNI7JJH[2] 2065 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[17] 1968 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un9_cpu_d_resp_valid_sig_x 1285 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib903bu09t20m7iyxxk24Kbtwt 2230 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[28] 1170 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_x2[0] 1306 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[26] 1672 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[1].write_callibration_offset[4] 1837 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNIO8032[0] 1410 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_a2_3_a0_1[1] 1276 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_3[1] 2163 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/rdptr[1] 1485 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[5] 1428 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[41] 1783 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[35] 1528 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[64] 1885 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnlf6mnyIajL2re9GgC6lvbb[8] 2009 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iof01Enzefi1h8[1] 2253 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg_state_4_fast[5] 1069 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[16] 1950 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5y8Bz1AueKtpx73gJKz7C0gm0Ln[1] 2124 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[79] 1803 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ic7F7rrhxpo7amkKyu1mfl8[0] 2176 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[2] 1623 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IcviHroKsgAnceFGqoDjqL7b5dsJtheCve0BonqFvhJpyAsfk35x7H17[2] 2219 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[28] 1027 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw[3] 2060 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IrscElxpna5vo0jdgwpHB23aJG5aAyhIss[3] 2096 307
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state[0] 490 52
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m21 2001 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[31] 1418 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcKkpE8KB87C53In7yHEzx4 2062 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[16] 1885 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I1bk4Da5fsfA0a8g0rilKzvvxCaB2rc 2134 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[8] 2069 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_steps_180_next_0_sqmuxa_a3[0] 2114 357
set_location scheduler_0/prdata_4[11] 1447 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[59] 1559 337
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_2[6] 1394 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IxCyClhqFss[4] 2236 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_i_o2_RNIABV3JK[1] 1192 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un4_cpu_wdata_mux_i_o2[18] 1443 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/Icva5oBhI6mDA 1953 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[20] 1379 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/transition_check_counter[9] 2230 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[13] 1758 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[0] 1952 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt[3] 2079 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNIFU0K[3] 1159 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[28] 1241 277
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_nearly_full 1508 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[0] 1989 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[30] 1384 319
set_location UART_apb_0/UART_apb_0/CUARTO1OI[0] 1366 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[8] 2121 349
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/rd_pointer_q[3] 1339 280
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[22] 1514 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[35] 1833 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current[9] 2063 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out_37_u[34] 1515 324
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/txfifo_dhold_dec_0_0_a2 1418 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[62] 1891 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[57] 1773 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0myhudjrGBqE3lGtyvCtzyLAFDI0C8[0] 1937 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_2[15] 1095 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[13] 1095 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][10] 1301 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[79] 1701 363
set_location scheduler_0/un1_prdata20_0_o2 1326 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[46] 1876 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[7] 2008 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[59] 1738 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[53] 1610 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[2] 2125 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[1] 1827 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_18/ImCq 1738 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_strb_to_addr_cpu_d_rd/N_95_mux_i 1355 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[23] 1543 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[29] 1824 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_RNO[2] 1824 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/read_count[1] 2097 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfwoDgs3kdikyvAfl9J2EElobKd1Bidc3k7aupCL[11] 1919 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk5[2].un1_accept_data 1520 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_RNIA9OE1[1] 1308 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iecupio0F4w6y7wBf62CBCEFelBoh9Kd3I8v8o8aFG4tcizis0GCt 2083 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[0] 1803 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[6] 1467 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[26] 1096 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[36] 1878 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtibvJzd6gt[0] 2031 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ib9xpKHKAce68JIhr1sJ4iywgy[0] 1866 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[12] 2196 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[39] 1987 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[5] 1249 273
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg[0] 1445 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_9[2] 1180 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[28] 1964 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAdKvxmoogncLyaGcf[7] 2008 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[41] 1900 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IcILGLt7fAeh1JJfdg3wh8h[1] 2162 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[54] 1591 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_clk_sel_next_RNO[1] 2147 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IeLDlGffACz7o7l9rHl9[1] 2168 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[7] 1260 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[16] 1986 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_0 1169 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_200/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[2] 2140 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2[21] 1128 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LyI5[6] 1918 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.full_w_0 1012 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[31] 1827 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[1] 1883 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/req_flush 1296 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abs_cmd_cmb[3] 1104 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[121] 2346 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[37] 1835 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ip5ybF7hHnq22A60ac35unrf 1694 306
set_location scheduler_0/sched_regs_0_[5] 1433 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r0_RNO[1] 2027 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[26] 1757 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[8] 1877 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[4] 1630 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[115] 1831 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[59] 1737 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset[5] 2094 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNI9T7CT 1257 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[12] 1950 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[28] 1405 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abs_cmd_cmb[1] 1112 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[66] 1728 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[37] 1942 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[40] 1796 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_200/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[0] 2178 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un6_shift_op_complete_ex 1221 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl8rtmvycqEv1vmg 2100 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[6] 1092 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[27] 1985 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IbDjfhHipu9AzzC7L9ioor7pbb[1] 1592 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2[25] 1124 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[104] 1930 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[109] 1913 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNIVFC92 1150 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv[29] 1195 324
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/sticky_10_iv_i[0] 1391 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/soft_reset_taken_retr_i_i_o2 1254 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[68] 1886 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[26] 1643 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_state[1] 1275 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_RNO[2] 2177 351
set_location reset_syn_0_0/reset_syn_0_0/N_39_i 1714 243
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib3ljvwqfLb9tBD8[2] 2206 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[0].VALID_GATE_COUNTER[1] 1918 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[32] 1022 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_2[1] 2161 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_req_op_i_0[0] 1258 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/next_master_beat_cnt[6] 1470 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_move_safe_counter_next_iv[0] 2096 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[0] 2243 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbcCj0n9mxt840rj78loznhwmGogq 1669 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db5 1860 357
set_location scheduler_0/sched_regs_4_[8] 1478 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[42] 1868 315
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_state6 1381 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneDD8kGcaxtIkDlz2hz2EiGogr[45] 1719 300
set_location scheduler_0/internal_counter[27] 1556 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Id4f3InLumd2Hia0j616hCr4709Fe7f7CIunbduzt27gpb27FI5HB 1666 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[19] 1199 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[4] 1418 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[61] 1627 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2_RNO[2] 2061 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[24] 1554 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[20] 1163 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimtt5jJ5otBws 2069 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IikkAKy28m4JsB1cl[0] 2125 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p0_1_4[1] 1795 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[11] 1803 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[61] 1680 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[17] 1066 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[35] 1816 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[125] 1826 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[61] 1534 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[9] 1338 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[30] 1673 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count[1] 1294 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p1_reg[0] 1791 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[5] 1911 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[7] 2042 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[32] 1625 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gKwLybEAaLLu7aDba 2063 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[9] 1682 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[15] 1412 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[26] 1904 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_RNO[0] 1108 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt[2] 2078 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.next_state115 2049 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Izx2l1HtGruvehKIEzhBnjtkuElAr7a 2055 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[6] 2076 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[20] 1180 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ida5hpbJ9lKAJ4B89wtLcsh 2140 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/buff_wr_strb[1] 1375 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1] 2110 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[31] 1834 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Id4f3InLumd2Hia0j616hCr4JJJ4w4a05zH0ismrA5Ctq7pax0G1B 1607 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_RNO[16] 1953 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[19] 1934 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[21] 1332 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[44] 1759 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[21] 1411 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[0] 1912 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[12] 1537 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[9] 2158 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m76_2_0 1992 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/next_buff_valid[0] 1328 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2[12] 1377 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat65 1618 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[134] 1907 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_m5_i_a3_0 1238 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[16] 2070 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[19] 1855 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/un1_current_state_12_1 2194 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[87] 1831 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns[12] 1897 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/wrptr[0] 1902 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[9] 1536 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/un14_i_a3_0_1 2053 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimtt4IErt0orc 2056 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[20] 1471 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/genblk1.preCalcRChan_Ctrl.addr_out_2_4_RNO_0 1482 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[28] 1387 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_txdly_3_lt_low_txdly_cnt_next 2179 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[27] 1644 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxgnK8foCFwm7b1wa0xpx6f7b[1] 1715 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO[0] 1269 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcBx2DjzJr3CyGKx6imy127 1978 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/If4H8Ijmwn41bByh1ka8rw0FHjKqlA 2162 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[37] 1823 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[38] 1951 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[24] 1305 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IGgdqoa2arv6i7HlKhighyAeJCgI[0] 2240 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_1[6] 2070 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[12] 1354 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/we 1536 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[7] 1053 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[28] 1158 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[9] 1605 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/finished_iterating_0_0_a4 1715 243
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][7] 1352 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[81] 1884 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[14] 1157 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbsbI6oBxyu49iD8[6] 1720 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db3 1855 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[61] 1919 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[20] 1520 310
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw[7] 1394 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[2] 1969 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IxKElx2Jdz7CKdwywlE8G8ecx3uaiagfn1pCBmsnsJgg18A0n7hc3Fbz23zJDIra 2040 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[17] 1759 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.rdAddrReg_r_RNITEQO[1] 1010 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNIES4Q3[0] 1159 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][11] 1280 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[23] 1434 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[48] 1808 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_0[7] 1351 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[24] 1968 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LyI5[0] 2009 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_r1[3] 2146 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[66] 1702 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/I0yi97E2txCvwjxkHfznFGzstpvaD8m[7] 1639 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/bin2gray_inst/nextGray_1[0] 1620 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[9] 1218 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/stage_state_de 1271 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IiJx5knAt7eCGgB8z 2195 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[6] 1143 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IrEkj4bJmvn1Dvugkd5itj2jerBp8pChl8 2044 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbsbI6oBxyu49iD8[3] 1796 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[25] 1695 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[1] 2027 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNIJNC81[1] 1409 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Icj2gjA8txmnqy6zLseerD9K2DhwL8w8tFAAJAn57pIdwq 1677 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.visual_wait_rxvalid101_next_sn_m5_0 1986 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[8] 1120 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[38] 1506 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_35/ImCq 1697 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iqq7Kw7Ia4gLD6zn4IicId8h 1688 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/buff_wr_ptr_0[0] 1321 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][14] 1273 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[11] 1685 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IqAs9FaAJbKsrHLIs2wn6Dce 2165 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[101] 1790 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[59] 1636 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/out_of_range_in_RNO[0] 1993 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dly_cnt_RNI45S01[1] 2139 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[38] 1481 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/buff_rd_ptr[0] 1305 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_4[5] 1046 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[55] 1806 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_6[30] 1247 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[30] 1717 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[103] 1795 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[24] 1640 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[133] 1915 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25[21] 1012 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcziCAweg44tByKllGGIdx8[3] 2043 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw270_delay_line_load_0_0 2010 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_apb_mstr_0_a3_0_2 1266 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntGray[0] 1611 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[25] 1444 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LyI5[4] 2001 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[17] 1137 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[56] 1877 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[40] 1572 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IirmgHqx2aLiLlx8h[0] 2141 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_m2_2[20] 1374 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IwKmqBCD1DFdkA9rqs3co 1703 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[9] 1206 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_fenci_RNIQSAV 1266 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[2] 1713 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[37] 1613 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[24] 1726 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[34] 1528 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiFd3okagy5uImmccywcsbClC2k3D6wJH0G2F 1982 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LkCD47qFJj0pDA[7] 2102 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[17] 1065 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_ar_req_a0_0_0[0] 1254 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[95] 1846 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt_RNO[3] 2203 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[13] 2194 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_m2_1[15] 2083 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[63] 1913 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][31] 1408 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I3qasqnDbv8outKJxG2u82ezxmd1zne[10] 2150 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[9] 1389 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/aligned_wrap_out 1525 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[119] 1653 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/buff_wr_ptr_0[0] 1281 297
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[9].BUFD_BLK 688 141
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[16] 1343 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_6_i 1937 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_ignore2_next 2138 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbcrcrLLpijCkwC0qzEjp6oHndiCy 2022 336
set_location scheduler_0/internal_counter[30] 1559 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[28] 1867 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[30] 1505 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[29] 1359 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bG7L[8] 1992 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps_180_next_iv[1] 2132 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[8] 1197 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0 1233 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_0[0] 1354 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[8] 1844 313
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[8].BUFD_BLK 510 87
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[7] 2336 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/cmd_oe_0_a2_2 2185 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LyI5[14] 1911 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjqcJzmv0GH75rFDL5IjBrG07r2p[6] 2235 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[40] 1033 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[2] 2035 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[17] 1427 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[106] 1815 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/ebreak_debug_enter_taken 1241 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[18] 1183 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[27] 1950 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjfAznGkdqB4evswK7dzci5ur7a 2153 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/move_delay[0] 2001 367
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTIl0l[4] 1310 274
set_location scheduler_0/prdata_4[2] 1444 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_implicit_wr_mtval_tval_wr_en_s_0_2 1261 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_m2[7] 2204 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbsbI6oBxyu49iD8[0] 1764 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_1_68_a3_0 1525 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I3qasqnDbv8outKJxG2u82ezxmd1zne[11] 2189 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[8] 1791 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[12] 1350 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[47] 1363 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un8_last_next_4 1466 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[84] 1922 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_i_a3[2] 2130 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[16] 1967 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[3] 1150 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[26] 1634 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[49] 1759 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNIF23A[9] 2199 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[12] 1334 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[27] 1096 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[22] 1094 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/nextState_0[0] 1591 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHbL[2] 2005 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[20] 1908 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ifee1qsqHcx4nw5fansu[4] 2093 306
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitsel_6_f0[0] 1438 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un3_cpu_d_resp_valid_rd_s_0_x 1301 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IbsbI6oBxyu49iD8[2] 1849 328
set_location scheduler_0/un1_triger_reg123_10_rs 1583 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[36] 1421 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][26] 1354 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[2] 1207 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DLAI9glrFCuosj44vl7[12] 2074 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclth1lcue9uAAm7ioHoBLJkFC49CBA96HvedqIwFDz77b[2] 1676 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib4JElFhEoCbiarsBI2f9975Brz0zfabv3sb 2120 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[68] 1883 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns_a3_0[1] 1989 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[10] 2117 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[11] 1127 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/stage_ready_ex_fc_0 1283 315
set_location DDR3_0_0/DDRPHY_BLK_0/DFN1_CMD 2200 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_reg_plus1[4] 2177 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[17] 1217 277
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntGray_0_sqmuxa 1568 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/reset_cycle_count_RNO[1] 2196 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_107/ImCr 1827 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex_1[0] 1231 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[1] 2060 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_csr_addr[8] 1077 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[0] 2049 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un2_visual_initlDqs_2_stw_next_c2 1986 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[12] 1688 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjAD1ohGbzqDxwb3eLbqgAKcj5CL[3] 2267 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db4_reg 1764 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[2] 1942 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[33] 1366 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_1 1617 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[26] 1643 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnuq8hw6rcax8[6] 1711 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_3[0] 2183 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[17] 1852 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[20] 1066 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg_proc.out_reg_7_s_7_RNO 2014 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[42] 1785 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[23] 1224 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[51] 1738 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[28] 1774 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_2[3] 2163 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNI3CEI[22] 2141 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4IDp[0] 2091 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mcause_sw_wr_sel 1173 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_command_reg_state 1064 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_42[23] 2172 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[8] 1333 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[2] 2043 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[2] 1858 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IGLu6mem99I0qxw9HJfaAdpeI7cw[2] 2089 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[114] 1682 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[31] 1736 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[67] 1694 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[27] 1337 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[84] 1855 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[21] 1360 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIREHL[0] 1427 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[4] 2015 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[14] 1217 264
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[3] 1482 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/NEXT_STATE_ASSIGN.un1_dq_in_reg_4 1957 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[4] 1157 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5yKwgpyE37zjBlJyDKb2rnnKq5n[0] 2119 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/move_delay[1] 2002 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][8] 1567 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/dqsw270_load_mux[0] 2092 372
set_location CoreGPIO_0_0/CoreGPIO_0_0/GPOUT_reg_0_sqmuxa 1328 279
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l[4] 1331 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO_0[1] 824 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[0] 1377 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Id8iwwwIhFjd0Dl8IEtcyitFrbd784Jj5ma0ferGG16 2028 312
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[4].BUFD_BLK 486 54
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[77] 1903 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[64] 1879 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[66] 1818 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[30] 1653 328
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI01_0_sqmuxa 1333 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un23_trap_val 1278 273
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l[0] 1320 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_4_1[1] 1339 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I3qasqnDbv8outKJxG2u82ezxmd1zne[10] 2162 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[38] 1872 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busyerror_ff_3_f1 1059 324
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/full_out 1363 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_i_a3_2[2] 2129 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[73] 1854 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[34] 1427 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[2] 2152 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[1] 1021 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[23] 1232 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[91] 1850 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[19] 1106 304
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/counter_q[5] 1361 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[37] 1578 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[50] 1616 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2[10] 1030 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[42] 1753 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/buff_rd_ptr[0] 1296 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[6] 1165 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[36] 1709 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current_ns_0_a2[0] 1893 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[52] 1812 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Icj2gjA7vuK99k2EDs9oE61tnkidJADu0yb37hG6diGqH9[0] 2254 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbFrfFAf1kCAiDfH56ADw3i2AxAsw0zi0jFAu7wkKDB017 2098 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[3] 1458 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[3] 1563 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[5] 2052 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_2[7] 2167 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ii1H8sxfC1rxL3Fsz 1699 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_o2_0_RNI2DH01[19] 1173 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAdKvxmoogncLyaGcf[9] 2009 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[18] 1636 358
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_1_1[2] 1353 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush_RNO[1] 1289 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[6] 1154 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/next_buff_valid[1] 1292 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_29/Ic3D6FdFvghl8[0] 1694 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_3_sqmuxa_0 1191 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[28] 1151 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[32] 1874 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[113] 1925 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ib1n3A0ryf10xJch[2] 2124 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_RNI9N1F[3] 1988 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p2_1_3_1[1] 1765 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_steps_180_next_0_sqmuxa_a3[1] 2046 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[23] 1051 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[99] 1875 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[92] 1662 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[3] 2090 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][8] 1290 280
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[36] 1535 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[13] 1174 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[12] 1213 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_2_eq_low180_next_0 2188 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iu7lehj9jss[4] 2170 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m11 1995 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_rdCtrl_inst/fifoRe_0 1642 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[7] 1598 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[2] 2149 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdqzHC4rtjves5Ac02voFB9y9DmgzxDrh[1] 1664 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[9] 1110 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_RNIJLMV3S 1241 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[18] 2095 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IcA1oErFHz8sm[1] 1669 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[17] 1137 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IbxIDg2ll7pGI5Jc[0] 2064 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IirlxqddaxL3sLb7a 2147 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IdIeLo7LHC[3] 2131 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_3[31] 1372 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[7] 1169 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/vcophsel_bclk[3] 2212 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_4[14] 1230 267
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[37] 1497 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntBinary_9_fast_RNO[2] 1564 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IeJ9yoHE7m87J0g6kE75[0] 1867 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val_4_0[0] 1268 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[28] 1390 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[17] 2064 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st_ns[4] 1345 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3AzJvs2ndD3c[5] 2086 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_1_3_1[0] 1788 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I2nt4ykoqapjxcverAK3d[5] 2182 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state82_NE_i 2078 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][10] 1307 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_0 1327 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[24] 1902 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_valid_dmi_0_o2_0_RNIJ7CK1 1052 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[2] 2174 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Igxi1cz 2083 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/buff_ready_reg_RNO 1313 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2[3] 2201 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[14] 1643 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[54] 1594 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/extend_tx_out 1522 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ib9xpKHKAce68JIhr1sJ4ckFwL[0] 1906 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/I4eFkizgJlswgiIf6xtGLwBwv0b3mrf 1681 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[36] 1819 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[53] 1505 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[3] 1099 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un102_7 2128 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_rd_op_0_a2_4_RNI4EL01 1226 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntGray_9_fast[0] 1579 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[7] 1121 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_i_o2[1] 1314 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[22] 1441 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnuq8hw6rcax8[5] 1710 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[8] 1511 307
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/rd_pointer_q[0] 1337 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_mask_wrap_addr_1_2 1507 324
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO1Il_1_sqmuxa_i 1327 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeF3x6Hba9Jalgmw54gw[0] 2125 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7g[35] 1664 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[60] 1592 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[3] 1853 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[40] 1575 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_o2[10] 2043 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw81lyKzw2mkvLvfrv2Cr[11] 1982 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[30] 2070 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[109] 1651 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_0[0] 2085 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[1] 1206 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/boundary_reached_NE_2 1547 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[99] 1792 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[29] 1096 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[9] 1960 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IioGd0nGAdi3LH09dw0FgAoGqI7 2128 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_addr_1[9] 1326 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[18] 2095 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[63] 1586 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Iru7G8ucy3Jefynx5x9zKv7Bw0ybpyI4ELv3n0xz5b8j 1753 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][25] 1302 277
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/data_rx_q2 1391 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un80_i_o2_RNIK7381 2038 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IekuGGsKcklfrdsgf018 2193 324
set_location APB3_0/APB3_0/u_mux_p_to_b3/PSELSBUS_cZ[0] 1327 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[27] 1370 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[9] 1830 373
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_state_1_sqmuxa 1432 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_a3[21] 2106 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IxCyClhqFss[3] 2235 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][16] 1329 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw_lm_0[2] 2062 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[0] 2237 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/If91apq8ufc5tCefBmyBI4ca4EnGrg[38] 1700 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/ICdgalmI[0] 1999 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[13] 1952 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/req_masked_a0_0[0] 1266 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbzoinDnrGHaqvJLdiqvkeAtJe[8] 1790 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[80] 1881 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[15] 1224 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[36] 1727 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[61] 1785 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[8] 1885 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_valid_RNO[1] 1273 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_a2_0_2 1166 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqCwc5u8Dmr4o723utHCntansjaA3[0] 2119 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNIUTJV5 1158 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[20] 1170 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[38] 1635 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[73] 1659 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[30] 1949 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[5] 1349 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[31] 1819 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/I4eFk3jFE0GBIspL6gt0q2dDBC6ur7f 1853 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[56] 1651 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[27] 1774 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[32] 1880 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[0] 1997 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_1[8] 1350 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[1] 1811 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/next_state_assignments.data_match_dec_0_0_a2_0_0_a2 1795 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270[0] 2040 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][15] 1426 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_p_0_u_2_0 2203 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[11] 1795 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_p_1_u_2_0 2176 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[7] 1866 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNIECG0PK 1223 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][28] 1306 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[66] 1669 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/dpc_rd_data[12] 1194 264
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[37] 1588 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_increment[0] 1167 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[92] 1620 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_0_0_a2_RNIVA1R5 1232 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52[29] 1041 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[30] 1168 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[23] 1836 318
set_location scheduler_0/sched_regs_1_[5] 1469 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_ignore2_next 2054 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[119] 1866 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[12] 1434 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_0_RNIEB8GU 1226 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNICH3P[0] 1434 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[22] 1192 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[28] 1737 331
set_location DDR3_0_0/CCC_0/hs_io_clk_11 1750 380
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[70] 1593 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.rdAddrGrayReg_r[0] 1059 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram1_[0] 1320 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[36] 1635 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/read_count[3] 2099 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/I0yi97E2txCvwjxkHfznFGzsvu1nmJj 1938 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[14] 1725 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[4] 1308 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI5LPH[27] 1281 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[19] 1836 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7f[35] 1663 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[6] 1606 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[25] 1553 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[5] 1209 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/tcm0_i_req_valid_2_1 1312 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[2] 1400 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_pause_cnt_RNO[3] 2031 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ip5ybGy0JA6oGFEbwAJpbqHF 1676 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_14/InLd391J29hr7c[8] 1734 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IwKq1vK8piHh2En5lxq2D[5] 2141 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[31] 1224 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[120] 1975 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[5] 1681 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[126] 1922 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[48] 1734 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[46] 1879 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ib1n3A0ryf10xJch[3] 2096 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[47] 1782 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[27] 1396 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[31] 1382 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[37] 1854 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[12] 1813 307
set_location scheduler_0/prdata_4[6] 1468 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I0as78H595az8BjcyCp2f8Gx1lw0G16 2251 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[31] 1860 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data_RNIML26[1] 1457 309
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0Il[6] 1345 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IrzxCl9zAJvczpuIbd2F11mB4nx0iHnECq[7] 1687 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[9] 2049 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[24] 1538 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IwKq1vK8piHh2En5lxq2D[6] 2145 310
set_location APB3_0/APB3_0/u_mux_p_to_b3/PRDATA_iv_0_cZ[0] 1395 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[33] 1031 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[127] 1704 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[23] 1782 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[102] 1793 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_ready_sig_1_sn 1255 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[6] 2191 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH0p48s[1] 1584 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[27] 1736 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[14] 1943 328
set_location APB3_0/APB3_0/u_mux_p_to_b3/PRDATA_iv_0_cZ[2] 1402 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[56] 1904 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[20] 1121 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13ArL[1] 2074 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IdnEmkz7fA642p4aBvhflz12qlqCakG1D[4] 2018 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[7] 2185 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[10] 2195 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un41_trap_val 1277 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzhp[11] 1942 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[5] 1968 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[22] 1302 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbsbI6oBxyu49iD8[1] 1723 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[31] 1665 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[7] 1111 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[9] 1241 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ida5htjyhFvCuy1Faak54rc[0] 2191 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[0] 1828 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk4[2].un61_wr_datalto1 1506 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IcviHroLhcs8LkfjCoEygo8G1aqhCFIgwjLc0dmjKorE1FBjtEgCghba 2121 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_160/Ic4jjp3AKtw9hg3f40xhpJc 1954 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_priv_soft_reset_taken 1250 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7d[34] 1654 291
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxp_strobe 1376 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un3_cpu_d_resp_valid_rd_s 1287 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[20] 1383 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_0_RNIA0D21[11] 1176 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[23] 1214 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IdqzHC4rxpL0ksLefzxtcH4k14IFu1xba 2091 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI1B3S1[22] 1382 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[4] 1348 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/II3ttGnIy40r91Jmrd[1] 2115 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[22] 1248 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[99] 1819 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_valid13 1101 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[81] 1850 352
set_location DDR3_0_0/CCC_0/pll_inst_0 2460 377
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_210/Iedx5uDpHA 1794 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[17] 1933 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps180_2_eq_low180 2070 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[53] 1780 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[56] 1906 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[1] 1935 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_addr_6_fast_cZ[8] 1077 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/read_count[8] 2025 370
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntBinary_14_fast[0] 1630 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[23] 1825 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjtiCr[141] 1791 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270_lm_0[3] 2135 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/wait_cnt_RNO[2] 1754 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[16] 1468 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[100] 1891 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[8] 1268 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IcH8wevKhEv1649iJnmxJcy[2] 2176 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_tick_19 1291 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_cnt_r1[0] 2123 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busy_ff15_0_a3_0_RNIVI2K 1215 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[79] 1783 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel_2 1157 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1[4] 1049 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[49] 1888 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEe7GfcB3k2fzG2o3J55GbejcxIga51GdBw4rb 1667 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[16] 1982 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[30] 1838 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_2[2] 2009 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detected_next_2_sqmuxa 2016 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[127] 1704 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[0] 1923 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[3] 1090 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[7] 1111 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ik1sxxgzc7ihw6joH2iD8nvykCxr8yevJc2rg 2188 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_filled_next_1_sqmuxa 2072 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[41] 1535 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I2pislhLhJigujfFr7H6KqjucKlEzbd 2105 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[16] 1050 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IewsqDgAIB 2155 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[3] 1337 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/start_dqs_in_bad_data_RNO 1936 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[33] 1736 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[51] 1861 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[25] 1550 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[120] 2293 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[16] 1439 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I20A22gcn9ELsdffibzAunmxEE4B4IEimcpu7dhrh 1682 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[30] 1882 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[7] 1794 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[27] 1778 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iczxk5t7gI6sl 2038 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb91CxlBDrucs[0] 1632 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[13] 1522 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[1] 2191 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[0] 814 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[73] 1850 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[114] 1818 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo_RNO[0] 1507 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[31] 1663 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[96] 1943 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk09Fgnum16[1] 2054 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[1] 2131 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_no_burst_cnt_r0_next_0_sqmuxa_0_a2 2026 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[62] 1589 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[1] 1036 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ibhettv5Kwf9lkGrAlEdnD4CtK4vFkcjvgGeeabcvdv0eChba 1776 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[4] 1903 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[34] 1539 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[33] 1577 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib4JElFhEoCbiarsBI2f9975Brz0zfabv3sb 2232 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_1[0] 2064 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState[0] 1585 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbzoinDnrGHaqvJLdiqvkeAtJe[2] 1789 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_r0[1] 2137 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[43] 1579 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[55] 1819 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/sel_reg[0] 1295 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qxp[2] 2100 286
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[23] 1597 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[24] 1126 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[16] 1687 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[30] 1686 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[30] 1818 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/register_rx.un3_transition_detected_0 2223 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[1] 1124 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[3] 1235 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[17] 1775 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[5] 1778 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB016[11] 2186 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[0] 2055 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[105] 1908 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dfi_rdlvl_resp_next_u 1933 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[123] 1824 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[19] 1114 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/rd_en_cmd_slvs2 1553 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[18] 1211 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Iohm421LfKdf9zLtxBBhFgse 1957 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[18] 1837 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_last_7[0] 2157 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/un1_shiftBP15_2_a1 835 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[13] 1704 256
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/asize_mst[0] 1467 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[31] 1663 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[41] 1671 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I11rLH59ArbHHF9zK1xnj[0] 2233 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[27] 1959 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_2.delta_delay_2_7[7] 1844 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IumBAhdsasl[3] 2183 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[1] 1397 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/rdptr[0] 1581 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_175/Ic4jjp3AKtw9hg3f40xhpJc 1817 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[22] 1730 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[35] 1406 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbzoinDnrGHaqvJLdiqvkeAtJe[6] 1788 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IcA1oErFHz8sm[1] 1880 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[37] 1952 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[3] 1634 286
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_0_a3_2[1] 2108 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dqs_oe_p3_internal_reg[1] 1771 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IGgdqn9Fau5cF4DAKgvCIdIgL4gq[0] 2172 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1[1] 1202 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de_RNIHBG5BB 1262 324
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[3] 1385 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[3] 1963 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/req_addr_mux_3[12] 1347 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlemItaF45bdptbjDd0kje3[4] 2242 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNIJ21K[7] 1255 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[52] 1791 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibisc3ls04cmLvrKsmptoHGl9cs2FiguB9rC9wv 1665 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/empty_RNIIT8J 1903 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[2] 1827 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[6] 2169 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw_lm_0[7] 2133 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_n_0 2173 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[15] 1913 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[10] 1562 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_106/ImCr 1830 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[30] 1648 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1[17] 1064 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[6] 1633 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IhHr1xkmBj6CvHzzl4A795ragrc[1] 1713 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IeJIDzDdgJpI0bKc25HC[0] 2229 330
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0Il[7] 1344 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m48 1926 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmstatus_allany_resumeack_3_f0 1068 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ImCw8IaKLvcql6Hzwe5BE68vvwKpibmyh0JIpbkJpwvfu9AzeegzG6k17 2031 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr_RNIMN4N1[3] 1408 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/vcophsel_bclk[2] 2211 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_reg_plus1[1] 2066 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p0_1_4[1] 1787 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[42] 1974 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ighyj8tJ6A5CEE6gurrleuhcwEIdbHqmybazHxbd 1686 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[105] 1915 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/If0hEAnz6EwlzdkL2x3bsHfz3yz78j 2200 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[4] 1878 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ik1sxxgwwLaJ0Jqr4xthifp7njhzy8xf0eKgq 2152 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xrHwm3Gmate8n0BoaDl8 2059 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[40] 1860 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/sizeDiff_i_0_m2[1] 1543 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[21] 1438 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[15] 1388 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[68] 1855 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[14] 1685 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcziCAweg44tByKllGGIdx8[5] 2045 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[2] 1612 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IcA1oErFHz8sm[1] 1666 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[27] 2067 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_valid_int_2_sqmuxa_i 1207 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1_RNO[83] 1840 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_6[7] 1254 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[0] 2129 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ibm7z8GbjGdJt473KmqIx8hDHixu8jkABDpJjoHbvcoFbD27GaCALDnjsLFyfEluhnkLwGE1fywee5pKCc7iqpzroa05unden16H4vx7s3n9JFfnqevuu8E82mfvq82v4zp78JqvsrJ127ak0p5af6Gm6gs 2054 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[25] 1373 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[17] 1240 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IfmwrroH7jCk79eEann2D92jzy3mri 2193 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[20] 1981 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IbcCj0n8KGcmbfl9e3j23szplnECu 1986 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[12] 1873 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[14] 1212 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Icj2gjA70s4nlivobDerxCsaBpIvFfdoyzzhJHgJ6koLH8 1637 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/dly_cnt[1] 2174 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ip5LvmFa46wivfa1a9ngjggx 2139 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[13] 1134 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[5] 1931 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[7] 1056 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_compressed_i_RNIRU681 1321 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[53] 1766 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][8] 1344 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_debug.trigger_debug_enter_pending6 1299 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[12] 1964 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[42] 1623 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IhtBIlyBvF4nIkogr[0] 2080 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output68.pre_iog_en_output68_0_a2 2203 357
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_2[0] 1356 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibxnmi7xzEeEeKgt 1885 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[5] 1871 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[3] 1777 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ijnqbf0J45lnL67l5ysogJzrtwq[1] 1757 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_3[7] 1360 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[24] 1107 318
set_location INIT_Monitor_0/INIT_Monitor_0/I_INIT 508 2
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[17] 1417 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/dmcontrol_dmactive 1066 322
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_1[0] 1357 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[12] 1392 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[9] 1176 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][3] 1274 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimttEKinjnm18 2060 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[15] 1825 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[22] 1092 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[22] 1693 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[31] 1642 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_i_access_misalign_error_retr 1261 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo5yI5[2] 2103 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[34] 1720 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[7] 1848 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/cmd_oe_0_o2 2194 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[75] 1805 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[16] 1055 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[100] 1902 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0_0_a2[8] 1080 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[5] 1987 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[67] 1806 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/cntBinary[2] 1616 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[42] 1862 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_1 1200 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iof01Enzefi1h8[5] 2239 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][0] 1296 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[9] 1171 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270_lm_0[5] 2135 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_RNI2DLI[3] 2066 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[3] 1990 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a1_1_4 1230 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[54] 1807 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntBinary[1] 1626 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[14] 1113 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][36] 1402 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[2] 1196 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[59] 1769 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/IbsbI6oBxyu49iD8[0] 1769 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3] 1608 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xr71kHkHrjAf4FqF7LHC[0] 2041 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[53] 1938 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[2] 1991 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[13] 1583 318
set_location scheduler_0/un1_triger_reg123 1524 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[17] 1494 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[11] 1181 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqs_2_stw_next_fast[6] 1980 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/Ibhettv6ph0BD02JAljkIhloJ0DFxC5vHGveK72KGjLymlzmE[28] 2199 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[7] 1940 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[12] 2268 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[40] 1952 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[7] 1517 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[53] 1767 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[31] 1437 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_lowest_clk_sel_next5 2052 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[10] 2070 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[0] 2118 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_7[2] 1179 264
set_location scheduler_0/un1_triger_reg123_1_rs_RNIV15U 1533 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ii88AkwJholFl9Cso 2112 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IsgHIxbuDk2paKdKrgimwhnmBh7IxCq87f 2218 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibisc3ls04cmLvrKsmptoHGl9cs2FiguB9rC9wt 1664 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat25 1571 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[24] 1102 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Ixp[1] 2073 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[30] 1660 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[16] 1351 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[70] 1892 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[37] 1868 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[21] 1366 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iug2rl59zLh3pgbFyAHhrj9oqgBpveAtcibLon0b1xl8 1806 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[6] 2164 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[8] 1137 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/shiftDMI_2_sqmuxa_RNI1FHA 807 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[11] 818 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[26] 1706 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[29] 1824 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[3] 1519 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][21] 1431 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[6] 2030 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[13] 2158 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv[0] 2176 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzm5[13] 1910 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[12] 2195 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmiqDaIg8cbb[7] 1647 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[39] 1639 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[0] 1965 355
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[25].BUFD_BLK 629 195
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[17] 1842 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNILGKI6 1157 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[22] 1572 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[26] 1420 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[18] 1431 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[10] 1768 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IwKq1vK8piHh2En5lxq2D[1] 2131 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[33] 1812 316
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/un1_CUARTI11_0_sqmuxa 1326 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[31] 1282 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[3] 1975 358
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[3] 1369 274
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC1_stxp_strobetx 1377 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qhp[2] 2087 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[86] 1874 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_next_stage_state_ex_i_RNO[0] 1278 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[17] 1339 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI6LOH[19] 1240 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[6] 1854 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/len_offset[1] 1542 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[87] 1874 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[7] 1965 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState_RNIKEQS[1] 1477 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[13] 1845 316
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI00 1334 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ify9w7A80hK79x3AInp0Bsx4cdpmEaq2fitH6mDA[2] 1794 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[42] 1376 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[22] 1938 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[42] 1903 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[40] 1447 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHm5[13] 1924 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ib9A89CDtmu7CChvEKjiknH5pLd0pLd8ai75[1] 1904 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[21] 1457 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[10] 2239 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/select_rank_1_gt 2092 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[4] 1681 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I32bhzCKvu0uDrFtJtz1hnppInHxpH6[6] 1638 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[4] 1129 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iou4rI1xIr4qbrkycn7pC9wq[0] 2156 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[36] 1891 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[35] 1581 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[6] 1211 258
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_0[23] 1346 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_82/Ic3D672q6B2rd[2] 1754 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I1fErDr9z62e1iCJjqDbb 2138 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_RNO[14] 1878 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_m2[13] 2082 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_0_RNIFBE7F8 1255 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_rd_req_cmb_f0_RNIRV2H 1182 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IgfDxx90xBK1HGbK7pf7z9ulJ1H28H9pHdwCAf4twyHwdsur7g 1858 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[52] 1642 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_good_cnt_next19 1885 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[46] 1859 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[6] 2227 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[48] 1983 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[68] 1847 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[7] 2149 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv5qGe1vgL[7] 2141 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[14] 1926 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_0_sqmuxa_RNIJQ771 2069 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntBinary[2] 1623 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[21] 1801 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/cntGray[2] 1632 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IjnqbfeBsL44Ko4oov8h2osjhxA[0] 2141 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER[5] 1891 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[32] 1830 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihf3mrzL79mAbC72p 2242 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns_a3_0[10] 1819 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IiGb9okh9bzycIlhywtJ5dc2ecz 2190 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[16] 1653 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[67] 1486 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[6] 1106 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/II3ttGccaqAjsg0ogw[4] 2228 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][14] 1359 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_u[12] 2127 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[17] 1316 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[8] 816 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IG05GwvClj7EH6IB9qiHzHncJG18[1] 2200 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sDgpyHC[4] 1989 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[22] 1719 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[15] 1723 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[109] 1911 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dly.dly_cnt_3[2] 2082 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_128/ImCq 1848 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_125/ImCq 1838 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.push_counter_5[3] 2205 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_steps180_1_lt_low180_next_3_1.CO2 2052 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][22] 1458 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ifoy68zI7acEFczf0HmD[5] 2186 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_start_bad_data_check_next30 1948 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Icosc18q6Hxcv[0] 2178 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ib1lnojkmf5ArKb5[4] 2075 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IekuGGr6Gfjtwf8m9iCt[3] 2159 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[3] 1956 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[47] 1578 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[10] 1300 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I1bk4Da5fsfA0a9oa75Imnp6BnIcagt 2134 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcziCAweg44tByKllGGIdx8[11] 2051 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[29] 1967 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/valid_out 1422 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[43] 1783 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[28] 1426 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/hold_data_valid 1293 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un8_last_next_2 1469 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Immz5gyf169Cse 1977 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/II3ttGccaqAjsg0ogw[0] 2111 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_xx[22] 1226 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_data_valid_ex_6 1205 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13AbL[2] 2064 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IE0eAucf[1] 2039 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_ns_i_i_a2[4] 1853 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[60] 1772 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[9] 1893 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_valid_int 1204 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IxCyClhqFss[0] 2232 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihf3mrzL79mAcaFss[2] 2199 325
set_location APB3_0/APB3_0/u_mux_p_to_b3/PRDATA_iv_0_cZ[1] 1403 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/InwD435gdztgh69m6s66j77a 1656 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[116] 1829 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[17] 1943 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db4_4 1765 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[27] 1196 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][38] 1434 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[8] 1379 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[19] 1447 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IhfGtyphdyFsEIb2p 1679 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[18] 1179 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[98] 1639 364
set_location scheduler_0/sched_regs_7_[8] 1424 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO[14] 1136 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk2[0].zero_strb_data_reg[0] 1519 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[144] 1808 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[123] 1620 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[13] 1176 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[33] 1579 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_a2_fast[1] 2090 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][30] 1414 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u_0 1230 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_n_0_u_2_0 2121 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[38] 1635 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[8] 1651 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[4] 1463 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[5] 1442 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[29] 1242 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[18] 1640 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[6] 1902 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[52] 1915 333
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_1_sqmuxa_1 1435 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[10] 1955 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[14] 1975 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LkCD47qFJj0pDA[10] 2108 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[12] 1916 330
set_location UART_apb_0/UART_apb_0/CUARTOOII[1] 1332 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[15] 2103 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/IeKz47q3p5wkbhBrceb92EKAuHf1h8[3] 1899 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p1_1_1[0] 1780 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[27] 2064 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[1] 1882 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[62] 1830 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IFesl6304b8cfxxIH7 2103 319
set_location scheduler_0/sched_regs_4_[6] 1476 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][27] 1417 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbB8wfrivFgbc9i9267Fp7v218 1658 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/rd_pointer_q_3[3] 1371 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m56_i 1952 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ih731y6EAcqFckqx8[2] 1779 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[32] 1533 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/hold_data_valid 1546 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[7] 1290 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4_RNO[1] 1882 369
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[35] 1651 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_3_0 1148 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[1] 1256 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[55] 1820 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[49] 1555 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_tick_RNIJNKF 1323 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[4] 1352 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_RNO[3] 1975 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[1] 1974 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[58] 1530 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps180_1_lt_low180 2056 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3473_0_a2 1319 321
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO1I[1] 1315 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[14] 2190 364
set_location reset_syn_0_0/reset_syn_0_0/dff_8 1144 265
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[1] 1616 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[2] 1847 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[41] 1760 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[29] 1245 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ihf3mrxExcAFEp4Dx[3] 2159 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[1] 2064 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[6] 1332 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_129/ImCq 1848 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[48] 1383 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[50] 1760 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps_180_next_iv[0] 2045 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IcIKdqghpg5DsicxBuhB016[15] 2189 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[29] 799 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[13] 2137 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I4eFkibB93Fp3GhbdIy4rHDfmK1diCq 1679 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[20] 1208 300
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTIl0l[5] 1318 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[45] 1839 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Iqdwhak0JK8jpuFg5qzldiCq 2027 339
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_i_a2_0[5] 515 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[3] 2172 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I2nt4ykoqapjxcverAK3d[6] 2183 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[12] 1270 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[25] 1129 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IImH2LGD2Iz6mrd 2198 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[31] 1185 273
set_location scheduler_0/un1_triger_reg123_7_rs 1545 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/sample_reg 2088 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[39] 1861 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/In37nvAKJmxIss 2174 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next16_1_0_0_a2_0 2011 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IirlxqddaxL3sLb7a 2193 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bG7L[13] 1908 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a2 1325 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][25] 1385 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB016[8] 2173 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/u_TCM_req_arb/gnt_i[1] 1323 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IjzhCi3j8vDl7KqjeJn9jK1Kvl7[2] 2130 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[14] 1357 294
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_strobetx 1435 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[4] 1171 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/Ieq7r9tgFlhcEJGG56l7[0] 2085 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[16] 1824 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[12] 1683 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_dummy_slave_0_x 1265 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[20] 1824 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1ltmxi4csCjgJe[3] 2058 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_gt_pause_next_1_sqmuxa_i_a2 2028 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[19] 1844 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[33] 1962 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntGray_14_fast[1] 1614 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/step_debug_enter_taken_RNIB0ES 1237 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_implicit_pseudo_instr_ex_2 1269 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IgfDxx90xBK1HGbK7pf7z9ulJmqgtlhKIl4u6LC1xjc8uyhpHC 1680 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/IbzoinDnrGHaqvJLdiiJ32m8hA[2] 1777 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_200/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[3] 2181 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_58/ImCq 1763 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[66] 1596 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[30] 1040 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[9] 1119 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[66] 1649 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ihf3mrzL79mAcaFss[2] 2209 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmb4Idyqn4aJdJELb9f8Id9r5[12] 2074 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/IbDjfhHipu9AzzC7L9itJsit7b[1] 1629 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[20] 1100 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzrL[11] 1921 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2[19] 1362 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[36] 1990 313
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw[1] 1381 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[107] 1646 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata18 1318 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[27] 1728 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[31] 1678 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[7] 1762 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[0] 1205 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[0] 1711 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[52] 1563 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[6] 2097 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_u[8] 2134 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[11] 1716 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps180_1_lt_low180_next 2056 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If4H9hFE5rdtiCmu1ypFco04b6jf7d 1643 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/wait_cnt_RNO[0] 1753 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[42] 1568 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IK01AsaLwqwEDwrvhA[0] 1724 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/cntGray[2] 1608 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[6] 1200 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[0] 1957 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_is_dummy_slave 1281 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count[4] 1816 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[62] 1753 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5zkg9dnngu5ecCnG7JzwIav6gpn[0] 2118 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[87] 1790 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/MASTER_RLAST_1_sqmuxa_i 1468 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[21] 1860 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m28 1996 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[19] 1928 349
set_location scheduler_0/prdata_1[7] 1466 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[25] 1402 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[10] 2041 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcgELHo3HAz0se5IbauErEB5y6lnLet1wwrtkED4pDqBl8 1668 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0_RNO[0] 1051 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[111] 1634 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[4] 1924 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IK01AsaLwqwEDwrvhA[1] 1716 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[27] 2075 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[41] 1626 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/ICdgalmI[1] 2001 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznq3EohKkq0C30zpsEmJJJ90Liuf01A[0] 2114 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/gen_buff_loop[0].buff_data[0][3] 1291 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[120] 1898 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/reset_counter_3_1.SUM_i_o4[0] 1697 258
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[29] 1339 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[27] 1976 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/vcophsel_bclk[6] 2215 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ijnqbf0J45lnL67l5ysogJzrtwq[3] 1763 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[143] 1807 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[29] 1498 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_0[15] 1075 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[97] 1776 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[0] 1969 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.wrAddrReg_w_RNI958I[1] 1024 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[28] 1399 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJID0b0ntsIa4abp4gr[0] 2107 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_implicit_wr_mtval_tval_wr_en_s_0_2_N_5L8 1265 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IclthlJIm5eLzivI4257IAt89ccqljGDpr6jzHzk2BAKgq[36] 1668 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[13] 1223 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[95] 1849 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Iqdwhak0JK8jpuFg3zee0ogq 2025 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfjwrBwD3FobBHjI10vcipmjqE18im1ErgE8rt7c 1945 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[4] 1722 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_1_eq_low180_next_0 2156 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2[13] 2081 351
set_location scheduler_0/sched_regs_3_[5] 1436 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[114] 1848 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[103] 1942 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un4_exception_taken_5 1272 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IsKzecw6e38IzxDynfrlHLk4nop37llDpebuww7usuCE9IHc6DeKrc 1668 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/IxuH3fxeq0f5mBxh2Hznj 1850 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_oe_p3[0] 1815 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[24] 1055 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/next_buff_valid[1] 1325 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[30] 1096 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[73] 1693 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[29] 1133 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ifydx226kJICbng1Fd464fsf41Igm7 2124 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25[17] 1039 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I7t2kko0vrqxBcFxs6JKEf5o2GxFnCdtD2n6koLH7 1693 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[3] 2029 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState[1] 1479 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[25] 1304 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[16] 797 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[72] 1867 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][5] 1396 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_data[1][0] 1308 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[12] 1304 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[85] 1918 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[73] 1851 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[22] 1356 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_ba_err 1148 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[23] 1087 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[10] 1617 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[62] 1755 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[45] 1891 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/un2_iog_oe_p0_internal 1783 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_minus1_next7 1842 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[9] 1681 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_int_13[1] 1205 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[1] 1537 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[43] 1804 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[9] 1877 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[14] 2101 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[47] 1574 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[17] 1901 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[44] 1575 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u[10] 1074 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[49] 1430 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/load_dly_cnt.m5_0 2119 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un18_lsu_op_str_ex_2 1241 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_3_eq_low180_next_0 2183 354
set_location DDR3_0_0/CCC_0/clkint_4_1 1742 377
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJF94ksq0l7v52kghbg[10] 2182 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][27] 1367 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[52] 1610 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxp_alldone_4 1371 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw[5] 2063 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclth1lcue9uAAm7ioHoBLJkFC49CBA96HvedqIwFDz77e[0] 1671 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[0] 1217 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[14] 2184 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[15] 1200 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I7LfJI0D9lKgskA9Dkp95ffGeHEJEd1bK99kCIdwq[0] 1674 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IHa1jf64LmCbmFEe2gDBKw9s262D 1648 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[8] 1125 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynB13B08bxu 1698 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IbI6hEzgznLjsu91G42w2ly8dgG0hBuitBl7 2144 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_compressed_i 1365 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[47] 1580 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/noise_detect_flag 1981 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjqDba[135] 1814 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw_48[6] 1398 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[19] 1524 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbLgwu7EpfdKkCvfo16eljwK5sa5Dn0ij8gw 1649 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[39] 1573 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_2 1971 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_addr[3] 1313 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg_0_sqmuxa 2099 372
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/un1_counter_d_0_sqmuxa[0] 1366 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[34] 1026 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ijnqbf0J45lnL67l5ysogJzrtwq[2] 1754 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/cntGray_9[1] 1626 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91bgzABh76dLzdafbuwirmz7CjmB[2] 1661 295
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTI10l.CUARTll0l_3_i_o2[1] 1321 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbjqyGq9LFtt7AcuzJuhFwoul5xdkiaDeuAiyCq[42] 1712 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[115] 1803 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[14] 1236 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270_lm_0[6] 2134 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[49] 1772 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqam8f[8] 1651 319
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_sresetn_10_0_a2 1416 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[16] 1272 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo[2] 1550 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[14] 1094 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[20] 1914 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[40] 1674 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[11] 1820 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[46] 1735 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[26] 1395 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps_180_next_iv[0] 2126 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[6] 1349 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ib40EChGm2gzHvgL[3] 2055 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IofacnKxvkIecs[1] 1619 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[6] 1816 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2[22] 1179 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IxC8cfe2fD8[9] 2205 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[24] 1041 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_n 2191 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[8] 1731 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_22_RNO 1145 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_loop_cnt_next[0] 2132 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][13] 1363 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[60] 1753 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[6] 2342 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1[23] 1032 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_4[5] 1111 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[20] 1043 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ib1lnojkmf5ArKb5[0] 2074 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[4] 1857 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ILqjmlCjoobktaevE9j9gAmp52bf 2134 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[18] 1318 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr[2] 1309 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[15] 819 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][10] 1474 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[3] 1864 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_i_a2_xx[31] 1292 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[15] 1882 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_1_RNO 1235 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[15] 1041 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbCLfJs72w9xz 2195 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[0] 1255 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[13] 1178 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[1] 2191 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ic4KvtGmqtBmA 2181 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I1fEskd8Bactskpnjov8l[2] 1663 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[70] 1841 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I3qasqnDbv8outKJxG2u82ezxmd1zne[1] 2192 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ifin9HbrlxCum4KBrtwq[0] 2122 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[5] 1907 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[2] 1241 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[25] 1516 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnuq8hw6rcax8[7] 1712 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[6] 1387 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[32] 1818 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[22] 2066 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[30] 1137 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[34] 1531 340
set_location scheduler_0/prdata_4[3] 1398 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel 1171 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[0] 1446 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IcA1oEtLbCh3j 1593 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[114] 1626 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_reg_plus1[2] 2068 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[6] 2210 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_delay_cnt_next_1_sqmuxa 1904 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[12] 1794 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IqoEdtyj78j 2115 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[59] 1816 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[6] 1642 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[43] 1369 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[40] 1456 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[22] 2069 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[11] 2162 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg[3] 1156 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/next_buff_valid_i_a3[1] 1443 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_1[7] 2164 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[21] 1188 268
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/clock_rx_fe_0_a2 1419 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/refclk_delay_line_load_i_a2_i 2158 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[5] 1581 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Ibo1qfB9DrA2nAyjKvAIqL9Ceng1lfDry2woayHbBhqaF82rb[2] 2246 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[6] 1601 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[24] 798 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/IBdAkzIrJLitj3z6iwd4CGC2yCHuLBliekjI7i6mHfrcIzuLa2n[4] 1633 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[20] 1795 355
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_5_2[5] 1400 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[4] 2088 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[23] 1278 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8v0G16[37] 1661 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_fenci_RNIO9M85 1268 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qxp[1] 2111 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ipe3f8L81ijEBIoBirGwf6cFKqLDabovmF[1] 2069 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[6] 1045 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnup55KbnnFss[6] 1699 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dqs_oe_p1[0] 1788 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_0[0] 1179 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[118] 1646 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IqdwgKraDAnBo45us8el1zsz[3] 2148 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[63] 1600 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/dly_cnt[7] 2180 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpAJ5dHLCcbjtLbhdKfHpq0jGuv9akzo1F51c5gs[3] 1632 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s2[0] 1610 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[2] 1918 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[48] 1927 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][36] 1443 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_mode_exit 1245 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[37] 1615 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IxC8cfe2fD8[1] 2197 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[5] 2092 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinA4f8je5Kqp2IGBwz 2096 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_192/IrscEku1Lpa9FpkyejJJpsJkwlp2DFnogt[0] 2137 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[21] 1835 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[0] 1156 297
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/rx_cmdsize_4 1369 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[71] 1934 346
set_location scheduler_0/internal_counter[19] 1548 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[7] 1841 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IcA1oErFHz8sm[0] 1656 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[28] 1171 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[34] 1820 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[44] 1866 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[10] 808 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib903brfasGtjf8vx0dq4vp57b 2091 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IrEkl6wyBHn2yost4Id8slJEw8dx4Exrxs 1663 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_current[0] 2060 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[16] 1100 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdbDpB1FKpo5FH71vah9jx7[0] 1948 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzbL[0] 2010 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/cntBinary_RNIT5PG[0] 1625 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/len_offset_pre[1] 1537 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux_0[10] 1300 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[2] 1699 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[8] 1883 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we 1628 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1_1_a2[0] 1316 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmcontrol_ackhavereset_4_u 1072 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[28] 1640 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv[25] 1160 321
set_location scheduler_0/_l0.triger_reg56 1513 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[0] 1208 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un8_gpr_rd_rs2_completing_ex_0_RNIAN6UH7 1228 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_1[1] 1346 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[30] 1504 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[32] 1945 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_n_reg 2128 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCx 2041 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ij7a2Ibxc7Gs7xLfcEIuL5rDIrb 2012 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current_RNI9K6Q[0] 2180 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[17] 1565 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[20] 1781 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[81] 1795 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I320oEqs54cfwwcHw46dqyykx78Ffl6[0] 2035 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[75] 1905 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/IbsbI6oBxyu49iD8[4] 1781 310
set_location scheduler_0/internal_counter[49] 1578 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IfovJtqb2KqlhEH4AB4upiHk8qyn5lIn1HeKaDbb[2] 2088 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[69] 1670 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[27] 1095 291
set_location UART_apb_0/UART_apb_0/CUARTl0OI[6] 1342 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[101] 1597 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current[3] 1980 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[12] 1129 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IfdkLBpfEatdEGgqlvqrnpiu3muKrd 2148 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ib903bu09t3gna09adIgba6Dbd[3] 2140 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[72] 1998 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_7[31] 1158 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IcA1oEtLbCh3j 1889 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkcDn6eBD5Ec4xJxmoCtC9wy[1] 2049 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[1] 1806 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[36] 1575 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[94] 1818 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[8] 1845 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[1] 2140 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[35] 1412 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_0_RNICLI06[31] 1207 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I11rLH59ArbHHF9zK1xnj[2] 2105 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[24] 1163 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[25] 1303 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][32] 1435 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1_2[1] 1098 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[91] 1874 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmanlII34Jdnztddjf05JFdr5[1] 2110 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[29] 1239 265
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/tap_count[1] 2017 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/to_boundary_out[3] 1526 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHhp[4] 1980 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[27] 1197 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[54] 1774 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[132] 1887 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnuq8hw6rcax8[3] 1708 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un13_trap_val 1282 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[7] 1179 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_142/Ic4jjp3AKtw9hg3f40xhpJc 1857 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[10] 1761 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[5] 1991 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[25] 1783 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m76_1_0_1 1951 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[2] 1008 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/Tc0_h_En_RNICDJF 1374 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2[10] 2174 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IemxFmtJg8rbx4cj8a2D[0] 2176 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[94] 1597 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_lsu_op_ex_1[2] 1241 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ib9xpKHKAce68JIhr1sJ4iivwK[0] 1616 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[17] 1557 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[15] 2117 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[113] 1652 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[69] 1767 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ie9xmdB5C8j98K8dtiCw[7] 2155 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[86] 1786 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[8] 1052 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[2] 1166 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex 1198 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[1] 1952 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[65] 1518 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I0uLd5eibs4xrxo2zywIp[1] 2210 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3_1[4] 1945 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[19] 1527 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[26] 1077 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/un1_req_flush 1268 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_byte_en[0] 1262 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IcH8wevKhEv1649iJnmxJcy[1] 2181 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[58] 1768 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[5] 2072 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[81] 1875 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[39] 1871 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IwKq1vK8piHh2En5lxq2D[2] 2126 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[58] 1530 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[95] 1678 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[6] 1967 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[96] 1888 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[16] 1444 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/un2_cpu_d_req_ready 1301 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_reg.mask_wrap_addr_reg_2_5_RNO_0 1508 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[54] 1770 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt[2] 1538 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_a0_0 1294 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ImawrFzjHem0HD 2180 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[14] 1161 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzldbCrxEkBDm0quEI1KAmzJ[4] 2264 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Ik1sxxgthim87CkeDdAw5z4AHIz96uaymlxl9[1] 2230 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s1[1] 1612 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/IcA1oErFHz8sm[1] 1629 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ibo1qg6H5k7255vxfAAC72pd6wDxz6fBuekChgy8kiEbdB017 1974 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ioffx5kzfxxK2E[5] 2149 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[47] 1460 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un2_visual_initlDqs_2_stw_next_c4 1983 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[52] 1928 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[48] 1638 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBHcCAuxEd9iw40pbwqlgw1tKxxA[1] 1648 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/InFmismr380Hct[6] 2120 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[6] 1051 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[0] 2128 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[33] 1818 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IG05GwvClj7EH6IB9jzneDIgLexr 2126 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[48] 1659 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdqzHC4rtjves5Ac02voFB9y9DmgzxDrh[5] 1662 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_m7_i 1276 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[37] 1959 339
set_location scheduler_0/prdata_4[1] 1400 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ifee1tG84yvEyFA75exA[4] 2091 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s1[1] 1551 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un9lto31_8 1136 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[123] 1713 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[19] 1729 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[27] 1167 261
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sbcs_uar_err_ff_0_sqmuxa 1211 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][35] 1388 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_dq_dqs_optimisation_next61_NE_i_RNO 2012 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[7] 1101 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[69] 1831 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iqq7Kw9HgxkfIuIoJ4rqv016 1798 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[39] 1707 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted_2_4_0 1530 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/IxDF06xwuA4uCf0gjkEvm7fheu13spBEu00skfAGqdcr1dxp1e10k4f00Hv0BomzD6u5fC82ra[7] 2206 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[115] 1664 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[14] 1456 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[90] 1878 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][31] 1437 325
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/clk_div_val_reg[5] 1408 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[119] 1824 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[20] 1946 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[9] 1463 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_RNILLKR[1] 1611 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qhp[1] 2079 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[12] 1136 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/noise_start_RNO 2163 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current[1] 2106 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns_a2[9] 1822 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[28] 1903 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[18] 2106 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/ignore2 2054 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_1_c_0 1203 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzrL[1] 1983 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[20] 1662 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][20] 1424 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[43] 1580 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[13] 1455 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[22] 1614 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg[2] 2006 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[8] 1192 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_expipe_resp_rd_data_1[6] 1143 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/un1_shiftBP15_2_a0_RNIFN6Q 834 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIFJ2P[0] 1428 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[104] 1670 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_steps_180_1.SUM[0] 2133 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[16] 1237 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[16] 1945 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[62] 1761 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I3qasqnDbv8outKJxG2u82ezxmd1zne[3] 2164 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[18] 1650 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/tap_count[4] 1972 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[25] 1017 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sDta7Cw[8] 2006 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[2] 1621 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_fault[1][0] 1276 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[27] 1444 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.next_state115_1 2118 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[85] 1710 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/cntBinary_9[2] 1621 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[21] 2100 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_wr_byte_en_ss0 1282 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_1[32] 1027 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[17] 1865 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[25] 1832 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st_ns_i_o3_1[3] 1367 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[1] 1107 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ImffGLweBBCGedju88nw04IvpdeDd2fCGh5a7me9BycHzI22xqwK4rqqbjnAjnKI317 1987 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ALEN_RNO[0] 1545 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_ns_a2_0_a2[7] 2197 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[61] 1508 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_5_0_x2 1957 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/buff_ready_reg 1322 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[0] 2182 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[66] 1592 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IyqDmmktqba37wDdyAubi 2101 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/buff_wr_strb[0] 1272 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[40] 1865 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[30] 1139 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntBinary[2] 1599 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IjzhBHwzskEhGv83FoF3Kz8er7b[2] 2141 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[3] 1324 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHhp[11] 1926 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][18] 1393 325
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_i_a2_0[3] 1322 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iecupio0F4w6y7wBf62CBCEHh9jBuqHgGGEtwam3GteimlyhE7twr[5] 2000 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_is_hword_high_only_0_sqmuxa 1307 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[15] 1899 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[66] 1724 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[63] 1888 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[4] 1050 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[68] 1874 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][25] 1448 325
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UTDI 445 6
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u_0_a2_4 1234 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[108] 1622 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IjvnE056Cs7wK4simaaa93856xy[11] 2040 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_4[9] 1083 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current_RNO[1] 1951 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[11] 1916 309
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTll0_0_sqmuxa_0_a2 1353 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[21] 1722 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_ready_1 1261 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[7] 1848 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1_1_a2_RNIGLVP[0] 1194 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[21] 1110 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IcCC5kBF1eFr8nrAg00Idx8[0] 1823 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_apb_mstr_0_a3_1_16 1263 300
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_mtx_alldone_2_sqmuxa_2_i_a2_0_0 1406 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[113] 1720 358
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_2[4] 1359 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_rd_req_cmb_1_sqmuxa_1_0_0 1099 324
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO1I[0] 1322 274
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw[6] 1398 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[10] 1911 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[48] 1923 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[81] 1778 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[22] 1802 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[56] 1501 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iu7lehj9jss[0] 2138 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_3_a2_1 1225 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw81lyKzw2mkvLvfrv2Cr[10] 1981 310
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO1I[2] 1331 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[18] 1336 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntGray[0] 1626 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[6] 1398 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[36] 1434 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_a2_0_9 1155 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un3_cpu_d_resp_error_rd 1293 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[54] 1920 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[56] 1856 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[22] 1183 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[41] 1787 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_a2_5_1 1324 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[54] 1817 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[7] 1627 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[61] 1812 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[11] 1386 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxnlCJf1BjoGohz[8] 1928 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ib9yakauoEkh8L2GK61ipu3917[1] 1701 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[73] 1656 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHm5[12] 1966 319
set_location CCC_C0_0/CCC_C0_0/pll_inst_0 2460 5
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[5] 805 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[27] 1406 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[2] 1954 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[8] 1134 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[9] 1202 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[56] 1877 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ifoy68zI7acEFczf0HmD[6] 2187 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNIGP684 1264 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[2] 1972 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[1] 2205 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_7[15] 1364 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IGltu5pHca4f0x7vss[12] 2183 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[10] 816 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHm5[3] 1965 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IofckKbddpkID1[1] 2188 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][11] 1325 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdtokFe1yrkwiiq5F4zrgG7jmJkakg9wr[37] 1707 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[6] 2191 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[19] 1835 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[60] 1606 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_5.delta_delay_5_7[7] 1858 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[26] 1693 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[18] 1257 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[7] 1323 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3_1_sqmuxa_1_i 1972 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[2] 1174 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_3[29] 1365 321
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNIAA211[2] 497 54
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/len_offset_pre[0] 1452 310
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTIl0l[0] 1308 274
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][7] 1527 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[93] 1867 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[46] 1933 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_3[2] 2182 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_210/Ih2er7d 1788 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abstractcs_cmderr_cmb_0_sqmuxa_RNISQNF1 1072 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrkj2jddoyhBJp0jskogwyibz7Kb5[5] 2267 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bG7L[4] 1986 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[1] 2028 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IbDgysLgojnnxyhcamsvd8p4sz[2] 2042 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[9] 1891 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[41] 1565 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_53/ImCr 1756 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ic4KbuIfG9BII[1] 1875 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimtucFGx24vws 2057 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[5] 2040 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_42_iv[19] 2080 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_fenci_RNI9400C4 1261 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg_state_4_1[5] 1057 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[9] 2136 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[13] 1076 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IfttF5qfKu3t3ov33vseitqEy7Chba 2155 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[20] 1381 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/clr_txfifo 1374 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[34] 1723 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[42] 1724 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/addr_offset_reg[0] 1538 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I0uLd5eibs4xrxo2zywIp[0] 2224 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_2 1238 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[44] 1629 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[25] 1378 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[1] 2126 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[22] 1225 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IoltssxBBbkmmp[4] 2048 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/IdmGravBDuzFDIEkj7dlxLwiC8nraCJvGKlKzHem73e 1641 286
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[127] 1827 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbzoinDnrGHaqvJLdiqvkeAtJe[1] 1795 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[43] 1900 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[26] 1770 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_55/ImCq 1773 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last[3] 2055 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IqdwhakxcwdirCKgljdiJmJc[1] 2115 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/N_296_i 1242 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_13[3] 1210 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[75] 1864 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvrqewwy3FmnDnw04vhGJcsu3F2zJ[0] 2133 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[1] 1688 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un4_cpu_wdata_mux_i_o2[17] 1447 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[132] 1884 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[120] 1792 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][31] 1439 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/next_buff_valid[1] 1324 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2[30] 1184 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_RNO[16] 1820 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[19] 2100 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[11] 1169 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[5] 1169 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IcILGLt7fAeh1JJfdg3wh8h[3] 2140 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dpc_debugger_wr_sel_1 1147 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[122] 1937 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iof01Enzefi1h8[6] 2240 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IoCdJbu69JuKFxHrmHiai0l32lyHhgqBgL 2209 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[1] 1021 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[54] 1542 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[6] 1300 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[113] 1802 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m59_2 1991 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBHcCAuxEd9iw40pbwqlgw1tKxxA[3] 1652 315
set_location scheduler_0/_l6.triger_reg110_0 1482 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/abs_cmd_transfer_ff 1072 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un1_cpu_d_req_read_mux_0 1209 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[60] 1761 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[13] 1351 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_0_1_tz_0 1215 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[19] 1429 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[30] 1295 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sDdhk7g[3] 1946 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[29] 1097 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[29] 1768 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnuq8hw6rcax8[9] 1774 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m68 1936 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[91] 1837 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IrscElxpna5vo0jdgwpHB23aJG5aAyhIss[9] 2077 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ic4KbuIfG9BII[1] 1907 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/IbsbI6oBxyu49iD8[1] 1782 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m31_2_1_1 1967 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[0] 1564 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ic5FC3nGqsFepB8ycw5jkd9ea185GGijrJd21ayeLuqIx5g32e6xnwLpblAeaDeKrd 2060 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IeJIDzCsJ0Bfzbwz1xbb 2121 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IbxF94tG2mynkp8iBDjk4iCCcf 2082 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[14] 1025 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[27] 1842 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LkCD47qFJj0pDA[5] 2098 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_bit_width_next_0_sqmuxa_0_a2_3_a2_0 1932 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[9] 1939 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[9] 2196 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[18] 1216 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[6] 1220 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[86] 1917 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Ida5h56d1Ffb9kntpE5j7H9[6] 2217 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[112] 1667 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[54] 1860 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_illegal_instr_ex 1279 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/buff_ready_reg 1299 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[20] 1666 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[19] 1371 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[33] 1596 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie58ecaE8u[1] 2030 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[6] 1065 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[18] 1958 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[45] 1771 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IeF3x6BADxjv83hg1x3c[1] 2214 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[8] 1605 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/I436gcFugiFBq3A7kHtJbsns08ameh8[0] 2221 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_m2_0_a3 1238 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggriHopArbemw1Dn8cGqDdtKDdjdr5[7] 2256 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[31] 1665 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_2[17] 1135 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[12] 1086 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/IcA1oErFHz8sm[0] 1630 292
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UDRSH 503 48
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st_ns[0] 1344 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_internal[0] 1798 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_rd_op_0_a2_4 1239 327
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UTDI 451 6
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[22] 1361 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/dqsw270_load_mux[1] 1908 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/m0_0_03_1_1_tz 1478 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_0[0] 2068 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[28] 1921 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjnyfCzrBBcBIKByB6pfyhdqDl8[5] 2185 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[16] 1669 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw_lm_0[5] 2127 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[21] 1932 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[6] 2068 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNII11K[6] 1167 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_3[10] 1372 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ip5ybG0Bqimsq5o1dta3eKgr 1705 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[20] 2053 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Id8iwwwKcGl8yF4HEJyHsed744d3CziqdzxcrklcxlE 1790 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[57] 1806 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/ImrbF2w3yLakCs 1584 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iewlp1fax8[5] 2248 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[43] 1836 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[23] 1134 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/prescale_counter6_4 1091 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[44] 1756 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/I4eFkizgJlswgiIf6xtGLwBwv0b3mrg 1683 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ip3Kb2tkqG0ykjg5J8rcGAGi0z6cGaCchr1lhyr3ahbg2EEDk08pwK19tl4fCqEz7DAzy8DpJwhba 2107 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IcaAFLwm9AFAlJEe5B5bmK4qh6fI1qeitBl6[36] 1664 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IbajhAlwjG9pB69yHumLFp673K7BG78zECFGIDA[7] 1946 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhBI1ylECByDz1aHbKk9lzaCr[0] 2184 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[2] 1012 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270[1] 2134 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[26] 1227 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[63] 1733 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[4] 2015 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[22] 2103 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[10] 1376 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI7NPH[29] 1239 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[2] 1995 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns_a3_0[10] 1950 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[15] 1782 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Iqdwhak0JK8jpuFg3y9lwhba 2058 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[8] 1730 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IbsbI6oBxyu49iD8[1] 1836 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[27] 1391 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2[2] 1182 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[38] 1549 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb92EKAuHf1h8[6] 1603 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[31] 1756 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[5] 2297 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[25] 1132 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset[4] 2093 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpAJ5dHLCcbjtLbhdKfHpq0jGuv9akzo1F51c218[1] 1670 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_RNINE6S[1] 1587 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[22] 1414 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_tick_17 1316 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_ns_a2_0_a2[1] 2204 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[2] 1914 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[3] 1858 319
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/wr_pointer_q[4] 1335 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[24] 2072 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[7] 1782 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntGray_9_fast[1] 1582 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ib1n3A0ryf10xJch[0] 2122 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNICJ4G5 1156 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_o2[18] 2027 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][10] 1473 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[5] 2033 319
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/APB3_0_APBmslave2_PRDATA_m[5] 1347 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/no_flush_req_os 1292 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[26] 1861 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m64_2_0 1926 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/cntGray_14_fast[1] 1608 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_m8_0_m3 1265 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3431_3_0_a2 1241 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[59] 1775 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[4] 1052 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][29] 1291 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/un1_push_counter_1.CO1 2196 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[7] 2042 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IikkAeKlyhHdf9CIH 2195 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[27] 1845 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_clk_sel_answer_next6_NE 2006 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[65] 1591 319
set_location scheduler_0/un1_triger_reg123_11_set 1545 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[35] 1405 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel_1_2 1170 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IeBsgAoAzGL6JuB0DKB6Gu3DgCLdh2 1761 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[8] 1950 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[18] 1026 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[0] 1045 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/cntGray[2] 1613 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[4] 2089 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqam8f[2] 1647 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_1_s_0[1] 1277 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[39] 1793 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IwJ9r12ou4jt91F85uImp[0] 2062 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiAKAalyFs67aJHAkx3y6b91Bv3kB094EgfgL[2] 1916 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[17] 1314 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgygcgE7GBcLaiy2wCdlACnFanwIw9wq[45] 1735 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_state_ns_1_0_.m12 1192 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_uar_err_ff_6_iv_i 1201 318
set_location scheduler_0/internal_counter[32] 1561 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4Jr4g23nEEghbb[6] 2065 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_1_3_1[1] 1790 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I7LfFe2vmesBBrvcI7n0qAL21htimbbw7eqrFer7a[3] 1663 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[39] 1843 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/cntBinary_9[0] 1624 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[7] 1115 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[47] 1722 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[25] 1903 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[73] 1907 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[7] 1152 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[7] 1402 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.un4_size_shifted_out_4_fc 1507 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_clk_sel_next_0_sqmuxa_1 2070 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[51] 1774 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[118] 1619 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IflHbi0rD4he8sm57h1tLv4Cufec3Cl7L88BBx7b[1] 2203 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[120] 1683 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[94] 1826 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[66] 1483 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[90] 1632 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv[2] 2174 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[15] 1767 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[36] 1576 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/bin2gray_inst/nextGray_1[0] 1598 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Iqdwhaky3vejDk04qjKlnECq 2142 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[26] 1872 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[61] 1812 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IbAmK37kw6cucAyxtniyFuL12g[3] 2185 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[3] 1333 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[114] 1844 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/un1_tap_count_last_1_sqmuxa 2039 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[5] 1817 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[110] 1840 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[10] 1879 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[2] 2149 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ies3hgytCz[2] 2144 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[4] 1284 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[10] 1738 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[46] 1595 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[0] 1896 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][24] 1437 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I3gLa8dlB6HEcua1K59jFyaExd2p8qvywoBgwp4gq 1973 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][23] 1256 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[75] 1833 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfwoDgs3kdikyvAfl9J2EElobKd1Bidc3k7aupCL[14] 1922 324
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/empty_out 1353 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_p_2_u_1_0 2091 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_1_next_4_0_a2_fast[1] 2103 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ixiw6cwgAcz 1563 232
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[3] 2094 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_reg_2[0] 1796 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pstrb[2] 1363 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IoaJ43ovcb0th8mzmga3wfgL[0] 1665 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnup55KbnnFss[2] 1863 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbB8wfriydzaAt06ybcx0ow4rj[0] 2099 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[4] 1617 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[25] 797 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1_1[1] 1097 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib3ljvwqfLb9tBD8[1] 2186 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[4] 1042 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ighyj8tJ6A5CEE6gurrleuhcwEIdbHqmybbwhpH6 1699 294
set_location scheduler_0/sched_regs_7_[6] 1422 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[17] 2082 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_13[2] 1204 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[50] 1441 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[38] 1486 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[14] 1202 258
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/II3ttGnIy40r91Jmrd[3] 2096 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[143] 1897 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_o2_2 1329 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[38] 1588 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[15] 1090 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_valid_RNO[1] 1420 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/load_dly_cnt.m5 2073 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_97/ImCr 1785 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[69] 1695 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/req_masked_a0_3[0] 1261 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IwKq1vK8piHh2En5lxq2D[3] 2145 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gK02wA2mcI7tyghbe 2079 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[67] 1938 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[63] 1814 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[105] 1913 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns_a2_1[9] 1821 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/I12jpvt90kxlIx11dJmrb 1675 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[29] 1436 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[74] 1776 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[38] 1486 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHhp[12] 1965 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[12] 2011 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[22] 1706 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3AzJvs2ndD3c[1] 2084 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ifilt5jcz9eK88cLzfl8 2076 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[27] 1054 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IbsbI6oBxyu49iD8[5] 1844 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_44[13] 1042 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_shifted_Z[1] 1532 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB017[4] 2181 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset[1] 2090 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[3] 2058 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Imkgj41lc3nqFy7q0g1mA4gbAI8otgdfy9odu8cj5hgfIHpm2uIaoisKBsgKmAHKtbr6irs7zeHL5rGeyJutiDEgIJ9eruAcEGg1akjG38H1gLc8ky7kdjbd 2251 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[50] 1674 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IrEkj4bCpeJw1bxcfJq0lkmHiFcb7gHyCt[1] 2204 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/sizeDiff_pre[1] 1539 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AVALID_RNI26MH 1478 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/un7_next_buff_ready_i_0 1447 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[23] 1193 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[88] 1858 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IHa1oL4gsu5uLlmufnucL0swf2ce[0] 2249 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IDgmp42rcHqJe71x8o 2054 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/buff_rd_ptr[0] 1276 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[60] 1630 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[4] 1600 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[58] 1994 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/tap_count[4] 2020 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r0[0] 2025 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[14] 1793 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un4_dmi_req_dmcontrol_0_a2_0_a2_0 1050 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel_2_0_1 1142 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[2] 2028 364
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_stxs_strobetx17_1 1434 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[9] 2270 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[23] 1360 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[14] 2036 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/count[0] 2069 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[123] 1822 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB016[2] 2172 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[4] 2085 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][39] 1451 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat45 1597 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_RNO[5] 1987 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[17] 2114 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[1] 1017 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_state[0] 1282 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/In2DIex5t0Fq60plmeGDhogs 1783 309
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel[3] 1420 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_valid[0] 1276 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[5] 1350 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[107] 1911 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_valid_iv 1215 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[129] 1884 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3473_0_a2_RNIOUPC5 1296 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[21] 1703 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IB8picotDIfvz11mjtwzfB9r0Idurpjl53eJpq9dfjhLqGkxIrc[4] 1680 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IEyE6Dsn[0] 2171 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[29] 1685 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[83] 1875 354
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg[4] 1448 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[43] 1730 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[98] 1672 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IcIKdqghpg5DsicxBuhB016[7] 2175 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][23] 1407 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I0uLcF2BcKBJvxEis0Bwt 2236 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[16] 1888 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/write_counter[6] 1843 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/gen_mtime.un3_apb_mstr_int_sel_0_a3_9 1316 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/next_master_beat_cnt[5] 1478 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/buff_ready_reg_RNIQA4EC 1255 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IGLu6mem99I0qxw9HJfaAdpeI7cw[7] 2098 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[58] 1365 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Iof01EHzkDAKDu 2095 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[6] 1434 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[70] 1885 349
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/wr_pointer_q[2] 1356 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHbL[1] 1970 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[7] 2077 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/Ify9w7AAktk59sbhftEfxD2l6oLFaA2bob73bv8i[0] 2150 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[8] 1402 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IsgHFHis7HDCl2yFKcDlu97bvbeHA4z77b[44] 1720 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[5] 1158 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/cntBinary[2] 1620 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdtolqpmHqK3KzGslA5fy5bm1D260z9D5 2061 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[25] 1903 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ALEN_RNO[1] 1544 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[19] 1844 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg[6] 2010 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_167/Ic4jjp3AKtw9hg3f40xhpJc 1926 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[53] 1635 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted_2_5 1531 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_a2[22] 2165 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibisc3ls04cmLHq6yejp7ivuwEBvvCcI2g0esgq 1644 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[106] 1680 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[34] 1572 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[59] 1617 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/cntBinary_RNO[1] 1641 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_rdCtrl_inst/empty_RNILCLF 1643 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Ij7a10n5f2fmDdgz0yAj428Gjxd 1993 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_2 1631 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_1_next_4_0_a2_fast[11] 2107 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiAKAalyFs67aJHAkx3y6b91Bv3kB094EgfgL[9] 1988 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iiry480Io8xDfI5HA 2222 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_strb_to_addr_cpu_d_rd/m79 1344 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[116] 1659 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[1] 1615 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un4_cpu_wdata_mux_i_o2[3] 1442 315
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_63_i_0_a2_2 510 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[135] 1810 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ip5uvfgD0nwB90lvK7mgzbbb[3] 2263 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_0_RNI6VJO11 1231 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[41] 1376 289
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/txfifo_datadelay[2] 1443 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_0_RNO[4] 1052 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[119] 1828 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[19] 1213 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[55] 1593 351
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1 1375 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[139] 1924 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[57] 1931 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ICqwA59uED8zLo54D2[10] 1984 319
set_location APB3_0/APB3_0/iPSELS[0] 1346 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IDzwfpgemEd679qECt 2133 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[44] 1664 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_o2_0_RNIR2BC1[19] 1186 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[23] 1178 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[86] 1801 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_1[0] 1345 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_35/ImCr 1701 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcCbLH7[5] 2072 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[13] 2048 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntBinary_9_fast[2] 1616 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[7] 1153 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_3[0] 2076 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[7] 1376 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IpIAJdrB3tsKyEAnaEeA9jbc 2087 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[28] 1945 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dly.dly_cnt_3[1] 2137 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[44] 1579 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_48/ImCq 1762 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[0] 2178 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_m2_1[11] 2084 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[44] 1884 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[59] 1618 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[26] 1643 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3AzJvs2ndD3c[3] 2231 325
set_location scheduler_0/sched_regs_6_[1] 1429 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ILldmlBq89x52bqkJsv5tqbh87dElE4qAD9gIp[8] 2012 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntGray[1] 1609 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[47] 1629 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[6] 1320 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IbsbI6oBxyu49iD8[9] 1857 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[5] 1880 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[4] 1190 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/write_counter_RNITO[1] 1937 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[5] 1342 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][20] 1228 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[27] 1206 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ijnqbf0J45lnL67l5BJ4nmmF5CL[6] 1646 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ie1wCpzh0mjCLixDpy1HuudK1e0lEm7Aif8y7mifq6x2l8LhLld0f19kaHCHsgz 1668 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u[6] 1099 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[20] 2220 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneLev98tI1iqeD9ak7o4xgB3sb 1679 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[2] 1193 262
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[18] 1065 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[77] 1700 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[8] 1192 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IfodjkHvcfBxHbmd6mLrzr4BhG9r5Bedhh1dBIioJAp2okmucgzd2pv0CidDKhH4mA83wdwALDnvJj3i5xAugEL8mc2rb[0] 2266 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_4[6] 1175 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[61] 1731 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/dqsw_move_mux[1] 1911 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[4] 1851 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ib1n3A0ryf10xJch[2] 2125 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[0] 1712 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[105] 1778 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bG7L[12] 1967 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[12] 1024 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[8] 1114 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[17] 1126 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][30] 1423 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib3ljtlBLa9Ez77b 2154 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[25] 2070 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[50] 1778 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/APB_IOG_CONTROLLER_comb.visual_APB_IOG_CONTROLLER_next37 1998 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[1] 2063 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IdnEmkz7fA642p4aBvhflz12qlqCIw9wr[4] 2022 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IHD4a8J3c1yvb3bvm8[0] 2180 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[7] 1967 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4rbL[1] 2101 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I3qasqnDbv8outKJxG2u82ezxmd1zne[13] 2181 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[4] 1599 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[22] 1225 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][25] 1352 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[18] 1691 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[12] 1962 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_1[3] 2003 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/vcophsel_bclk_sel_0_a2 2168 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IcxKh4zct1H2HgD15zDI4b5 2177 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_1[1] 2067 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/select_rank_1_gt 2093 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[47] 1783 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[40] 1939 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iddf7nr2lJfegKhii9mnnch[7] 1712 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ictkm0miCGJvcjihBgFKe4iGBLzI8bysJFjLzhG8w36Ifru8hJhfJECr 2019 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[16] 1522 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntBinary_9_fast[1] 1617 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[11] 1811 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][26] 1286 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[131] 1858 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[3] 1781 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/buff_wr_strb[1] 1285 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[26] 1876 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[17] 1368 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[4] 1960 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[2] 1604 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_wrCtrl_inst/full 1613 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I1fErDrDx1D79cjukKvmF 2056 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_71/ImCq 1808 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[18] 1465 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ii8LjDsiGGfgbbLH8 2078 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/cntGray_9[1] 1638 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[28] 1112 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[54] 1584 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4[2] 1016 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[9] 2182 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IeJIDzDdgJpI0bKc25HC[1] 2225 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[30] 1418 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[15] 2087 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[19] 1341 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[0] 1879 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[40] 1944 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[13] 1906 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[61] 1590 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[5] 1503 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[42] 1862 343
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/un1_rd_pointer_q_1.CO2 1339 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/wrap_flag_out_2 1477 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/next_state103_i_a2 2179 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.visual_record_delta_delays_next_1_sqmuxa_0_a2_0_a2 1955 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_104/InLd3Jzz4yxqgs[5] 1835 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[26] 1673 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[4] 2048 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_ar_req_5_4[0] 1255 297
set_location scheduler_0/sched_regs_2_[9] 1440 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_reset_delta_next_0_sqmuxa_1 1988 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnup55KbnnFss[0] 1693 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db2 1777 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[25] 1973 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[25] 1215 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[13] 1711 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[21] 1714 316
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCON/tx_fifo_write_iv 1326 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[74] 1865 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IK019dmlhwjIpr6k19 2123 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[77] 1857 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_174/Ic4jjp3AKtw9hg3f40xhpJc 1823 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[59] 1736 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[22] 1056 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[11] 2153 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad_1_sqmuxa_i 1943 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[27] 1386 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_UpConv_Hold_Reg_Ctrl/hold_data_valid 1513 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/vcophsel_bclk[5] 2214 370
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[20] 1536 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[45] 1838 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset_move_count[3] 2079 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IcDLmsKqLCaFIzabumw1x3c[11] 2065 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_1_0_tz_1_RNIFCE31 1313 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[50] 1441 334
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_strobe 1425 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IumBAhdsasl[1] 2135 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4_RNO[1] 2028 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnuq8hw6rcax8[1] 1766 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[31] 1132 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[26] 1100 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[48] 1758 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3C72i3v925HA 2156 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[25] 1649 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[69] 1867 307
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/un1_data_out_dx_31 1372 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][38] 1438 307
set_location APB3_0/APB3_0/iPSELS[3] 1325 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[9] 1729 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[23] 1359 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[53] 1672 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_RNO[2] 1125 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/rdptr_1 1476 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[122] 1820 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iirkkcst24rhaqlcf[2] 2191 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[11] 1406 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjqDba[134] 1809 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[31] 1357 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IbeKnbpmyoqGoktqJw3yCyor0dkmA 2160 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_p_1_u_1_0 2100 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IeKz47q1nft6oC667wnuq8hw6rcax8[3] 1796 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r1_RNO[1] 2020 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[2] 1309 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneDD8kGcaxtIkDlz2hz2EiGogr[41] 1709 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IApxIdJe[1] 2189 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[47] 1787 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[26] 1108 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[8] 1876 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[47] 1973 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_clk_sel_RNO[0] 2136 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[35] 1706 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][14] 1455 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un4_cpu_wdata_mux_i_o2[1] 1426 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbcrcrLLpijCkwC0qzEjp6oGqDpHE 2023 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[11] 1173 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[12] 1182 271
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/CUARTll 1322 270
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[28] 1673 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output68.pre_iog_en_output68_0_a2 2083 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[26] 1441 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_byte_en_reg[1] 1270 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[43] 1866 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/valid_out_RNIBC6Q 1466 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[3] 1501 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[18] 1048 300
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_first_RNO 1396 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[13] 1230 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Ii1H8g4IkmKtv6Dcn[3] 1988 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[25] 1865 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iftomwp53Fol2JeysCEFsd6jmz84cu[5] 1685 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[92] 1889 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_init_delay_next_1_sqmuxa_1 1938 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[21] 1384 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_valid_int35_s_RNISORH 1184 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[11] 2067 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[7] 2056 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ib9A89CDtmu7CChvEKjik547LDKmDE1FHvgL[3] 1899 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[12] 1886 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[23] 1231 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_4[11] 1187 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[14] 2185 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[51] 1772 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[122] 1800 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_rdCtrl_inst/fifoRe 1528 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un1_cpu_i_req_ready_0 1271 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[71] 1803 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHbL[11] 1917 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dly_cnt[1] 2137 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.cmd_flag_reg_3 2167 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ImCw8IaKLvcql6Hzwe5BE6zG5muq1nAkzG2c7wf3jjtKv3qsxCgc8jfl6 2045 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[25] 1478 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st_ns_i_2[1] 1350 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[7] 2025 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_empty_RNIMOU7 1482 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[23] 1045 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dfi_rddata_valid_reg 1951 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFllKH1c78pw6s4nc 2086 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[41] 1712 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/I0yi97E2txCvwjxkHfznFGzstpvaD8m[5] 1937 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[35] 1802 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[16] 1981 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[13] 1054 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[46] 1768 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk4[1].un39_wr_datalto6 1505 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[40] 1930 301
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count[1] 513 55
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[35] 1812 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[6] 1931 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/un1_PADDR 1327 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[29] 1752 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[43] 1591 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[53] 1838 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[29] 1358 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[48] 1772 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[25] 1121 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[5] 1820 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[4] 1348 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[61] 1605 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[22] 1866 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IwKq1vK8piHh2En5lxq2D[8] 2139 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[25] 1739 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[30] 1362 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_ns_0_0[2] 1982 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[114] 1621 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IrzC76Chyd5sz7DaIc28azt6mezpwd4JgH 2020 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4JbL[1] 2104 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[18] 1912 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_oe_p3[1] 1809 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[0] 1188 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[38] 1023 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2[4] 1372 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[16] 2053 316
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_midbit_3 1432 270
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntBinary_Z[0] 1561 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[17] 1466 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[120] 1683 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][28] 1384 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_200/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[2] 2174 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un2_log_wrap_len 1494 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[20] 1680 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/move_safe_counter[0] 2020 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_access_misalign_error 1323 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihf3mrzL79mAcaFss[4] 2165 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[4] 1895 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[0] 1944 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_3_a0_7_2_1 1224 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_RNO[6] 1134 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_17/ImCq 1721 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[39] 1720 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ii8Lj1jsoyE7hgAhx[1] 2105 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IicGGcmCs79qJeuxHryFt9s25H7[4] 2092 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IrEkj4bHJL7tAH460n1dah7rqAiFtBqFmH[1] 2183 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IkAe9g5saBcpD67H1ABxKmI5CkibnlfGocxrb 2024 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[124] 1951 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiAKAalyFs67aJHAkx3y6b91Bv3kB094EgfgL[3] 1946 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ib903bu09t3gna09adIgba6Dbd[2] 2171 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk5[0].un1_accept_data 1519 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[8] 1204 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[1] 2011 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[58] 1772 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I05IK40Bdz8IwLa88iyCx[1] 2022 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[5] 2062 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrkj2jddoyhBJp0jskogwyibz7Kb5[8] 2253 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[19] 2181 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvrAFelucpG8Jf08t0xadrH2LlKu3[1] 2139 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[3] 1244 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[117] 1825 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ieq2lehK8b[12] 1799 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[13] 1202 291
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_txready_at_ssel 1437 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[5] 1149 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_a2_9_1_0 1301 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_8 1177 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_wait_safe_move_current[0] 2094 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[47] 1904 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[19] 1837 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un6_log_wrap_len 1493 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_p_1_u_1_0 2103 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqs_2_stw_next_fast[7] 1985 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[38] 1585 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[55] 1941 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[46] 1986 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][24] 1330 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_38[7] 1075 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[2] 1630 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[89] 1771 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2[27] 1388 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[62] 1907 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[42] 1593 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[10] 1207 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[115] 1831 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count[5] 1817 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LmhF4Ij4KvzAcs[2] 2021 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[4] 2057 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[14] 1228 267
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[2].BUFD_BLK 450 6
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_fault[0][2] 1278 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_p_1_u_1_0 2200 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[23] 1577 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IqAs9FaAJbKqzv2JEFArAL7c[6] 2187 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ib40ECix4D2w9BID 2116 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_full_0 1371 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[7] 1921 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[69] 1600 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[17] 2110 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[4] 1877 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ib3ljtlBHpcI0G19 2091 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IwKq1vK8piHh2En5lxq2D[7] 2159 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/shiftDMI_1_sqmuxa 833 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/load_dly_cnt_i_a2_1 2164 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IzK2vA8g0tFhgn5d8j77d[0] 2180 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_write_top_hold_reg 1540 318
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/counter_d_0_sqmuxa_1_0 1364 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[7] 1964 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[16] 1389 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_4[7] 1118 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_m2_e_2_5 1232 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib3ljuiJqi2g9iCq[8] 2131 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[15] 1736 327
set_location scheduler_0/un1_prdata20_0_a2 1416 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB016[6] 2186 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IqAs9FaAJbKqzv2JEFArAL7c[0] 2193 339
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/UTDODRV 486 52
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[13] 1440 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[9] 1944 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[41] 1896 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[125] 1830 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[5] 1095 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_valid_iv_1_a1_0 1213 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Jxp[1] 2106 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[119] 1691 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_rd_byte_en[2] 1291 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary_9[2] 1639 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[17] 1217 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGra[41] 1724 291
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTIlIl[3] 1352 265
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/current_state[2] 2165 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[2] 805 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IeKz47q1nft6oC667wnup55KbnnFss[2] 1788 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[62] 1762 343
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UDRUPD 409 15
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Ik1sxxgthim87CkeDdAw5z4AHJFaonEzAqDba[2] 2216 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps_180_0_next_a3[1] 2067 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/IbsbI6oBxyu49iD8[1] 1772 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_3_2[22] 1037 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/done_RNIMJOH 2166 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_64/ImCq 1803 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[6] 2062 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/full 1917 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[34] 1386 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ibrrr5fmhqr9utsu[1] 2059 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[71] 1850 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IwKq1vK8piHh2En5lxq2D[3] 2138 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[24] 1235 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[37] 1713 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/fuzzy 2133 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[11] 2051 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[11] 1963 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[27] 1844 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[5] 1979 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[8] 1456 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[2] 1733 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[23] 1904 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sE8c0lC[14] 1917 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGI5[13] 1909 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJF94ksq0l7v52kghbg[12] 2190 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dfi_wrdata_en_p3_reg 1778 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un14_offset[0] 1517 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_cmd[7] 2180 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[65] 1843 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_4[3] 1113 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_0.delta_delay_0_7[6] 1829 372
set_location scheduler_0/internal_counter[37] 1566 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/clear_extend 1473 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[6] 1398 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[38] 1373 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][22] 1447 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[32] 1800 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[5] 1824 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iiry48zBKGi4plxbh[1] 2256 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[48] 1643 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[22] 1120 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iqq7Kw7Ia4gLD6yFj0dEyurh 1677 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[6] 1289 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[12] 1893 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ip5LvmlHbj6xzAe6vz04aEhC[0] 2156 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCw 2275 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_step/gen_bit_reset.state_val[0] 1245 295
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_RNO[0] 1445 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[66] 1483 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[62] 1829 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1_1_sqmuxa_1_i 1873 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[16] 1644 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/un4_abstractcs_busy_cmb 1124 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IcIGDJKntIznd5IhfB9JAw7[1] 2254 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[33] 1366 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[26] 1100 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][27] 1365 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[63] 1555 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[16] 1144 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[5] 2086 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/IofE4bwCi9I75wErGAewcmudsp41si7fyEfty7Gh35kd0oGk1Fcx5Alzd2DHd4wcBDyI7gwHCp4gq[15] 2200 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Id03y5cyjp5ksKKgrs8bm3qLuCqdo4H9fcHnbhsHKri 2170 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns[12] 1755 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ihf3mrzL79mAcaFss[0] 2212 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IHujtF0JxyGhys3kcf5LKD3dhrse[0] 1909 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/sm_dq_oor 1863 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[22] 2067 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ihf3mrzL79mAcaFss[6] 2228 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gKt2sELKAdJtAAKgq 2033 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/apb_mstr_d_req_valid_3_0 1292 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/dly_cnt[2] 2175 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[76] 1837 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[45] 1612 346
set_location scheduler_0/prdata_4[25] 1490 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[7] 1867 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[3] 1843 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[117] 1801 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IkwLljF1F55JIxusambzKk6G6qDeHLB22nC7d 2063 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_1[0] 2089 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count[3] 1815 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[2] 1148 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[12] 1963 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[44] 1728 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[10] 1866 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[12] 1576 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/req_addr_mux_3[11] 1344 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[8] 1959 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ie66rCFpk8of5of2krC5khnuzsdiCt 2164 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[9] 2212 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[65] 1604 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_cmd[3] 2176 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[5] 2141 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[2] 1862 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[21] 2104 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[11] 1319 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[3] 1939 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ida5hpbJ9lKAJ4B89wtLcsh 2132 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[1] 1185 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_RNO[3] 2101 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[89] 1857 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[85] 1794 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[4] 1456 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IEyE6Dsn[1] 2167 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[7] 1973 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[5] 1779 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db6_4 1773 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_is_lsu_ldstr_reg_ex_RNINM1T2 1222 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNIA10M4 1148 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[49] 1665 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[39] 1573 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[45] 1500 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[12] 1223 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[57] 1892 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[6] 2172 313
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[6] 1384 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[8] 1618 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[7] 1170 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_yy_cZ[22] 1290 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_59[0] 1038 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt_RNO[1] 2196 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[3] 1923 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[101] 1880 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IkAe7wz9vwlcF3cKLE1kHzig1xDdIhG8c6k18 2089 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[7] 1940 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[5] 1099 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_RNO[26] 1184 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[15] 1736 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[31] 1663 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[2] 1659 295
set_location scheduler_0/sched_regs_4_[2] 1472 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_0_sqmuxa_0_RNIUAS72 1210 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][34] 1426 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/alloc_output_buff_i 1430 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[57] 1814 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2_1[25] 1122 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[104] 1793 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IbI6hEzgznLjsu91G42w2ly8dgG0hBuitBl7 2251 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[19] 1191 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un6_instr_is_lsu_op_retr_RNICJRF5 1266 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[22] 1038 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_xx[21] 1229 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[106] 1795 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db1_4 1794 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiAKAalyFs67aJHAkx3y6b91Bv3kB094EgfgL[12] 1958 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[9] 1160 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gt_pause_next_0_o2 2116 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[3] 1173 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[25] 1086 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[7] 2050 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Inqi3AsLBnBisjohgeJf3jrC[1] 1720 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[4] 1633 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_3_1[13] 1062 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[0] 1043 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[85] 1836 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[6] 2060 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[77] 1650 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IeKz47q1nft6oC667wnuq8hw6rcax8[2] 1794 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[63] 1832 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[32] 1022 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[21] 1915 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[40] 1033 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[53] 1908 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[33] 1650 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][12] 1557 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_2_tz 1312 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p2_1_3_1[0] 1820 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IwKq1vK8piHh2En5lxq2D[9] 2151 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[78] 1923 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[9] 2007 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/size_shifted_out[5] 1508 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_ba_err_ff_7_f0 1149 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[98] 1671 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/II3ttGccaqAjsg0ogw[4] 2122 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[74] 1805 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata8_0_a3 1324 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[15] 1757 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[2] 2053 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[23] 1776 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I3gLa8dlB6HEcua1K59jFyaExd2p8qvywoAB3lxba 1976 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_empty_RNINPNB 1293 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/If4H8IjjoHsg16zwLmn6ouoJHFxpH6[0] 2218 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][22] 1272 277
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState[1] 1590 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_33/ImCq 1684 349
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_re_q2 1417 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[9] 1368 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[9] 1284 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_RNIH453 1893 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[28] 795 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[3] 1455 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[15] 2058 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DLAI9glruCiLrkJ52mp 2082 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[59] 1624 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[58] 1862 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[6] 1979 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[110] 1685 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_csr_addr[4] 1123 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnlf6mnyIajL18e30Jg3yyCq[4] 1996 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Jhp[1] 2116 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[30] 1407 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[26] 1561 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rCGaGFjifkdueytH37HehcChbb 2109 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[8] 1878 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[96] 1616 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ic4KvtBahALDA[5] 2165 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[65] 1699 357
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_1_1[3] 1354 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[32] 1410 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iewlp1fax8[1] 2244 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[1] 2168 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_increment[2] 1172 318
set_location scheduler_0/un1_triger_reg123_12_rs 1541 286
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[65] 1604 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[14] 1378 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_3[1] 2077 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_a2[18] 2174 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IigE5BuungaA9EvzaLHCwkeKvJb 1683 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IsJJtvBaqbfr0Jzr2c9bbi7DksesmmDC3DaLCLE1w4lF 2027 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_66/ImCq 1815 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[10] 1989 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[16] 1676 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[17] 1928 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Ibisc3lsggmdFelBF6ucyEiEjpg4Clitmcv0G2F[2] 2216 333
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_i_a2_0[3] 509 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbB8wfrin1ixaGc2f91cADGBwu 1698 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I0uLd5eibs4xrxo2zywIp[6] 2158 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[3] 1600 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitcnt[2] 1436 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_0[1] 2075 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[53] 1579 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_i_a2[7] 2160 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un102_2 2127 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][28] 1298 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[113] 1661 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_tcm0_10_4 1260 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[44] 1755 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGra[43] 1711 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[27] 1783 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[60] 1753 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I43sjpkAGleL6E91EBBlKt47vmqcx1F 2081 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[52] 1777 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[70] 1771 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[33] 1960 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[55] 1777 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IbsbI6oBxyu49iD8[1] 1848 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[21] 1937 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un21_gpr_rd_rs2_completing_ex 1235 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dqs_oe_p0[1] 1774 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IxKElx2Jdz7CKdwywlE8G71xEo2md8J9bpsp1ibqvdk5vaj41C22Gbto56L6C4rt 2056 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[9] 1167 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg[4] 2008 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[16] 1199 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[26] 1826 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current[4] 1947 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][13] 1251 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_v_0_x2[0] 1611 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[24] 2169 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[16] 1116 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns_a2_1[9] 1951 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[63] 1554 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[4] 1880 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_71/ImCr 1807 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[10] 1211 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[11] 2231 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[19] 1219 264
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntBinary[0] 1630 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[18] 1126 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[74] 1783 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[13] 1693 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[5] 1036 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/I436gcFugiFBq3A7kHtJbsns08ameh8[4] 2225 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[15] 1950 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[115] 1648 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset_move_count[6] 2010 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[18] 1973 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[100] 1890 342
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1 583 314
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_nextd4_NE_0 1410 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[45] 1727 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[12] 1195 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHm5[9] 1991 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[18] 1345 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[30] 1863 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCu 2104 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[0].write_callibration_offset[2] 1842 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[1] 2060 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_2_lt_low180_next 2184 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_2[12] 1383 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ie9xmdB5C8j98K9c4wgy 2137 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DLAI9glrFCuosj44vl7[10] 2103 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IjvnE056Cs7wK4simaaa93856xy[2] 2031 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/iog_rddata_en_p2_n 2090 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntGray[2] 1612 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[48] 1608 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[3] 1390 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en[1] 1208 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iqdwih5jkihEqc7zvzmI4xcc[1] 2176 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/InaLxvoKIG4JhoAu64r5L7b17Bntxvgjetq35xLC1qFDnbx9HdiG3weH7 1972 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjqcJzmv0GH75rFDL5IjBrG07r2p[4] 2242 333
set_location scheduler_0/sched_regs_6_[4] 1432 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_rd_req_ff 1221 322
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCON/APB3_0_APBmslave0_PRDATA_m[4] 1365 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IfraFrngu9IuiK3uD2fpmt4tpFekc7GoquFD3mra 1910 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_49/ImCr 1755 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_200/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[4] 2181 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/Ib7pwehqw7f342lJbnjIA9wjp91chBdyL41C 1945 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_86/ImCr 1771 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index_RNIULE41[0] 2167 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][26] 1287 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mvendorid_sw_rd_sel 1147 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip5znvIHDnugF6bmz2h9jg8z[1] 2066 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[10] 2132 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[121] 1662 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[12] 1954 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_4[25] 1285 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[12] 1675 310
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo_0_sqmuxa_i_o2_i_a2_RNI62K01 499 51
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_0_next_4_fast[2] 2188 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gK02wA2mcI7tyghbb 2084 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[1] 1883 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_63_RNIB7OC 1215 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/dly_cnt[4] 2177 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IjnqbfxmnshhvqCcEdjHrd5amre 2099 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[46] 1879 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iof01Enzefi1h8[4] 2273 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_valid_int_9 1204 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_valid[1] 1324 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fetch_valid_de_a0 1320 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_d1_RNI6P0P6 1231 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxgnK8foCFqcAggleq5s5Hxwu 1708 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vco_phsel_refclk_sel_0_a3 2170 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[18] 1532 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[59] 1782 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[14] 1053 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un102_6 2135 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s1[0] 1642 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Ihlqf8fw0uHwvcjew2Bx1bEH8pDGoG7E2Gl8oq6o2ez3zCxJjzCjrjoiIcf5I5Ii7pD3cjyIprvC2igJp54jbxudAA10rt2Lhe6sxilKvqowsn6Le1oGhj4diCs 2258 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I05FaaJycmA83IxJm6Dba[3] 2195 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[48] 1884 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[98] 1895 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[29] 2121 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[0] 1838 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4[5] 1074 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[4] 1700 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4JbL[0] 2092 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[1] 2142 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[8] 1294 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[48] 1470 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_o2_0 1302 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[36] 1640 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[1] 2079 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[24] 1721 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihf3mrzL79mAcaFss[2] 2163 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IhKLKKkeieDq6jitd4b6hFfv016[0] 2201 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_200/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[0] 2144 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[26] 1922 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[125] 1830 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[24] 1939 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[67] 1603 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_13[0] 1220 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[11] 1184 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_empty_0_a2_RNION5L31 1302 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[9] 1622 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_o2[15] 1352 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_d1_RNIVDAS 1164 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[65] 1847 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[17] 1646 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid33_RNIIJS83 1170 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[62] 1737 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[8] 1780 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_38[3] 1087 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_valid_iv_0 1214 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ii8LjDsiGGfgbbLH7 2084 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/un1_out_reg_2_sqmuxa[1] 1905 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_full_1_sqmuxa_1_i 1503 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[29] 1698 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[0] 2036 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_2[2] 1954 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_213/IGhp7rvw6Aosud65vLs9yJvxacjkIGa23ynKEx880ff7zuCebvoLHqurLHf1jBDBfGxz5Cs[0] 2005 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[10] 1663 310
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_2[0] 1388 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[5] 1050 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_0[1] 1252 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[7] 1286 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[1] 1849 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel_1 1146 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[43] 1737 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_23/ImCr 1727 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ii8Lj12iCFjleg4rb 1697 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I1bk4Da5fsfAzCFchb9Id5lCpG63mrb[2] 2147 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_38/ImCq 1703 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IbFsdLkAfakxtrh6n33uFDI4b5[0] 2168 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[29] 1761 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_current_1[2] 2061 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/ImCr 1563 229
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[1] 1268 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[28] 1644 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Io9dJ4D3rhdBJc[3] 2212 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_rd_byte_en_3[1] 1263 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_init_delay_next_1_sqmuxa_1_RNIIKL61 2045 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[29] 1605 355
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_datahold[2] 1417 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LyI5[8] 2006 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[0] 1464 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary[2] 1542 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state82_NE_1 2086 369
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/counter_d_s_5_RNO 1355 273
set_location scheduler_0/prdata_1[3] 1398 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[25] 1380 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.rdAddrReg_r[0] 1065 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[22] 802 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[69] 1603 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[3] 1107 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_valid_dmi_0_o2_0 1049 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/dly_cnt[5] 2178 370
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[1] 1406 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[82] 1768 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_next_stage_state_ex_i[0] 1264 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/rd_pointer_q[3] 1371 274
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[51] 1449 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iqq8dqf5s4cmLAAdkGp1g9wv 2021 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[20] 1834 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[16] 1176 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_a2_1_s_RNO[1] 1302 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[28] 1619 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[63] 1532 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[16] 1674 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[56] 1563 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[58] 1561 337
set_location scheduler_0/sched_regs_5_[8] 1472 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[13] 1777 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[28] 1408 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IcH8wevKhEv1649iJnmxJcy[0] 2178 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s1[2] 1621 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_access_ff[0] 1086 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggriHopArbemw1Dn8cGqDdtKDdjdr5[8] 2265 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[1] 2003 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IcA1oErFHz8sm[1] 1903 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[94] 1624 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb92EKAuHf1h8[2] 1599 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[17] 1702 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r1[0] 2016 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[73] 1854 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1I6k18[0] 2136 339
set_location scheduler_0/un1_triger_reg123_14_rs_RNI21TS 1512 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[35] 1813 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/visual_AChan_FSM_current[0] 1524 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[2] 1945 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un4_bcu_op_completing_ex_0_RNIMTL21 1242 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[18] 1165 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[27] 2122 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[20] 1083 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Iiry48H1sFq19C4rb 2122 315
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i_RNO_3[2] 488 48
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/gen_m1_0_a2 1273 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[63] 1532 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_valid_1_s_a0_2_1_RNI2IFK3 1216 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[60] 1506 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iddgr8s1L7550KDl89c4vnf 2142 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[107] 1910 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/gt_pause[1] 2033 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/buff_wr_ptr[0] 1281 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntGray[1] 1545 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[32] 1704 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iqd2056oFbhaL4u5JiJLnori 2170 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_first[4] 2155 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgEen3a1qmumF6xu42a3vC1aEctyhqyC4soiEgvou0kbI5tBl6[8] 2017 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p0_1_3_2[1] 1804 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/register_write_data_path.dqs_oe_p0_4[0] 1796 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[62] 1934 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[32] 1025 310
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5[5] 1355 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_full_0_a2_1 1367 324
set_location scheduler_0/sched_regs_6_[7] 1435 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[100] 1876 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ifv6u5Es4Jfckr6E3bdd3as8evlxcv 2155 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState[1] 1584 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[113] 1943 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[1] 1855 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[4] 1490 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNI2V5M1[2] 1407 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[55] 1781 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_w_req 2001 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IdnEmphhty6lnhB5xE91bEc7hKtFx82ra[0] 2070 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IzK2vA8g0tFhgn5d8j77d[3] 2179 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[11] 1997 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_minus1_1.SUM[4] 1528 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/N_46_i 1274 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[4] 1906 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[47] 1579 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/hold_data_valid 1417 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[28] 1302 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[92] 1943 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_0[1] 2173 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[6] 2195 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IirmgHqx2aLiLlx8h[1] 2155 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[68] 1700 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[1] 1353 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_1_1_N_3L4 1228 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[33] 1397 295
set_location scheduler_0/prdata_1[30] 1483 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/N_106_i_0_a2 1033 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[30] 1540 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[34] 1814 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[19] 1429 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_resp_ready_int_1_sqmuxa_i_o3_i_a2_RNIGLLT 1186 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_9[7] 1027 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IewqJFalsu[1] 2123 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[123] 1835 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[3] 2218 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Icj2gs2F6Eud0Jj1yGlBpsAa7IbvuD9usJp5cuc6pcer7c 2197 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[93] 1613 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_a2_13_0 1297 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_214/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afzJ 1914 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[136] 1907 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ib9xpKHKAce68JIhr1sJ4yggbu[1] 1687 342
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/counter_d_0_sqmuxa 1351 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/next_state28 1180 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1I6k16[1] 2126 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I0tJqxjug8E1ivh8gw98z[1] 2118 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[8] 1184 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[19] 1847 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bG7L[5] 1942 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_ramout[22] 1063 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/wrap_point_5 1487 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[17] 1123 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[15] 1539 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_o3[7] 2063 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[55] 1554 300
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/UCLKMUX1/clkout 1390 270
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[32] 1419 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IcGvbnCbzCzm36m38Ids0wL 2195 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IEijdBIK 1963 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_lsu_emi_req_fence_1_i_1_1 1264 333
set_location scheduler_0/internal_counter[56] 1585 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw[2] 2062 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IigH2j7xpuBrDBflaHjKhLGGqsu[2] 1837 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state35 2083 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[101] 1847 349
set_location scheduler_0/sched_regs_2_[26] 1457 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[0] 1629 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7a[5] 2139 339
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/counter_q[4] 1348 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_s_31_RNO 1210 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[38] 1506 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_p_0 2101 351
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_4[5] 1400 273
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[9] 1622 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ib9A89CDtmu7CChvEKjiknH5pLd0pLd8ai75[0] 1901 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[23] 2109 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[78] 1686 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[25] 1291 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[14] 1569 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnuq8hw6rcax8[0] 1705 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[79] 1805 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane[0] 1791 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_addr_reg[1] 1483 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_m2_e_2_4 1256 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[34] 1049 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[50] 1851 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[2] 1523 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[39] 1949 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[10] 1302 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IbsbI6oBxyu49iD8[9] 1846 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[23] 1836 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[6] 1681 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IgrEeG83oJd7F6rA5jej9FcsILH7aifiFKaxovws 1649 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[7] 1156 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[50] 1924 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[3] 2124 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[29] 1685 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[2] 1176 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4_RNO[0] 1894 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/IBdAkzIrJLitj3z6iwd4CGC2yCHuLBliekjI7i6mHfrcIzuLa2n[3] 1634 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[26] 1663 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iddf7nr2lJfegKhii9mnnch[1] 1706 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[20] 1682 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[21] 1470 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[38] 1722 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[8] 2182 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[7] 1979 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[5] 1975 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJF94ksq0l7v52kghbg[13] 2186 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iun1juo4vDF 1674 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[16] 1877 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[19] 1845 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[17] 1605 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[40] 1620 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[7] 1978 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[0] 1333 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_0_RNIMH3C98 1254 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdjD0HJvskGnc7npIko87LBep7cpAIhfaptmuukJECt 1659 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[13] 1139 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[47] 1626 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[91] 1850 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/wr_en_fifo[1] 1545 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[78] 1694 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[7] 1492 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[11] 2218 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[29] 1406 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/is_locked_2 1286 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[55] 1559 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[48] 1925 337
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[0] 1320 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IrEkjGq0DJ96bjJL9jaCeBo9GsfKqgIdwr 1654 318
set_location scheduler_0/sched_regs_3_[24] 1455 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iby1JGs2enA2ig8259xzhdur7b 1670 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[53] 1545 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/ignore1 2053 367
set_location SPI_Controller_0/SPI_Controller_0/USPI/PRDDATA[4] 1345 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7c[1] 2126 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[62] 1587 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntBinary_14_fast[2] 1620 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_op_0_a2_1[1] 1249 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[31] 1384 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_byte_en_1[3] 1281 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[1] 2062 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_byte_en_int_0_sqmuxa_2_0_a3 1278 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output70.pre_iog_en_output70_0_a2 2082 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[7] 2067 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[21] 1194 262
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/SYS_RESET_OUT_N9_0_o4_6 1695 258
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[2] 1898 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IxC8cfe2fD8[2] 2198 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[30] 1099 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[27] 1229 274
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[33] 1612 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibd6dcGgvAJxG8gBdLq5fr4sfB018[34] 1692 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_2[4] 1040 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[40] 1604 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sFbGB2i[1] 1974 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_6[1] 1299 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[14] 1303 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex6 1234 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIBF2P[0] 1419 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[35] 1609 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/abstractcs_cmderr[2] 1056 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfjwrBwD3FobBHjI10vcipmjqE18im1ElzhpL4rc 1952 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_empty 1526 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[60] 1773 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter_RNI99FD[0] 2091 360
set_location scheduler_0/sched_regs_0_[25] 1453 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/cause_excpt_code_excpt_ss0 1276 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[81] 1916 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[39] 1322 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNIC3CAI2 1256 315
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitcnt[1] 1438 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzm5[12] 1984 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[11] 1842 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[23] 1564 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[11] 1263 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_rotate_i_o2 2165 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBFEfJFzn4AIpucLmndFjuvbzfl7 1668 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[22] 1737 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p2_1_7[1] 1801 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current_ns_a3[3] 2065 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[48] 1734 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[35] 1638 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_2[15] 1371 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[3] 2086 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcziCAweg44tByKllGGIdx8[8] 2048 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2_1[23] 1173 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNI3NHL[0] 1439 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[6] 1103 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[1] 2328 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[6] 2195 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1[22] 1039 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][36] 1372 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IeF3x6BADxjv83hg1x3c[2] 2211 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[38] 1853 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p0_internal[0] 1778 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[41] 1586 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_Z[0] 1297 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[5] 2073 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IvJfJo7Kxx3[1] 2135 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/buff_rd_ptr_0[0] 1277 309
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/cfg_ssel[3] 1396 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[29] 1604 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/we 1501 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbCtAaIKj6h2ys1sbmaEF0GG3i 1634 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[70] 1697 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_no_burst_cnt_r0_next_0_sqmuxa_0_a3 2024 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[3] 1807 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[7] 1844 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_rd_op_0 1330 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[82] 1853 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/bin2gray_inst/nextGray_1[1] 1605 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jqk62dBJ70wdkAg9wq[3] 1733 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[93] 1873 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[20] 1041 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[2] 1996 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IdnEmphhty6G19EvmsgDjpEHsqEhLbLH6 2058 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[10] 1757 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[27] 1645 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[47] 1861 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_reg.mask_wrap_addr_reg_2_4_RNO_3 1498 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IdmGravAw33vBb0zuHv5FaBBnlp9I16vhBzxE1GjgJe 1829 322
set_location scheduler_0/prdata_4[8] 1420 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[87] 1814 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[26] 1825 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbD2L2ydHw9ef6kFpI4DFKsfmvh9aj35zDiGdAsGC25yH7 2009 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbLgwu7Drdf4zp6ykD9lH5sx6gcgnzv3Dqgs 2002 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[79] 1872 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Iof01EHzkDAKDu 2104 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[3] 2069 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[19] 1379 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgJ7BKFqGFroJ3h02K25ijj38sLsfftmpJzLB52tnwcdyyoI7i 2024 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_r0[0] 2140 361
set_location scheduler_0/sched_regs_0_[8] 1436 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I2nt4ykoqapjxcverAK3d[1] 2181 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_txdly_load_next_i_o2 2115 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Iof01EHzkDAKDu 2077 319
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/un1_wr_pointer_d_1_sqmuxa 1358 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[20] 1648 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[29] 2069 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Io8GLyGet5hpH9[1] 2078 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[14] 1386 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IioGd0nGAdi3LH09f7fdJBu3phr 2115 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IchBav1k179Frvdc2emfkizgdtKrad4mJ1uatxhCw8Kvl6 1687 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[7] 1871 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[7] 2087 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[28] 1230 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Idj8GwfLLdoDG2aDFerm8LAamIA1xgh3j 2167 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[35] 1580 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[50] 1779 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[23] 1283 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[29] 1409 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlfycuzHcykGev3071f6f5n[1] 2244 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[13] 1650 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_169/Ic4jjp3AKtw9hg3f40xhpJc 1947 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[28] 1782 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][32] 1433 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ie66rCG9frJd14uC5CglqEecoikiH7[3] 2243 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I3qasqnDbv8outKJxG2u82ezxmd1zne[13] 2137 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpAJ5dHLCcbjtLbhdKfHpq0jGuv9akzo1F51c218[2] 1678 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I5g1hjfbuD1Iw6Es595wKc53bsqa78zovxp3Bwebu 2109 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[19] 1032 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[7] 1965 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[64] 1778 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[24] 1991 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[27] 1700 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[10] 2242 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Io288no6IjIfhA[2] 1640 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNICPKE3 1269 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_88/ImCr 1755 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[2] 1541 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[56] 1535 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/shift_wrap_mask_1.ANB1 1492 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[30] 1755 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][19] 1278 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[131] 1903 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[5] 1964 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[117] 1628 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3AzJvs2ndD3c[2] 2081 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[20] 1186 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_valid_1_s_a3_RNI0B3K2 1212 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNI86TK6 1189 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmiqDaIg8cbb[5] 1654 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][14] 1325 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_last[2] 2123 370
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[23] 1543 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_0.delta_delay_0_7[5] 1824 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[5] 1674 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[122] 1791 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[5] 1392 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/utimeh_rd_data[29] 1244 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ic4KvtGmqtBmF 2181 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/access_reg_valid 1111 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ie9wEqBCcp9D8l2Fw4ra 2126 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibs2Dy 2172 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[69] 1543 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg[2] 1163 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[6] 2343 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbB8wg2oxshuHILy5nc9DmHzbb 1659 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I1fErDrDx1D79cjukIdwq 2097 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[7] 1189 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/debug_reset_pending_2 1193 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnuq8hw6rcax8[5] 1830 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_a3[23] 2111 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvuCju3Ab4pCBKhEDp69L41DyI15n[1] 2138 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[62] 1887 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[28] 1112 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_0[7] 1375 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[43] 1693 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[6] 2188 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[29] 1698 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IbLgwtefebpyy1Gx1Dstf1sKeuAe4hL0xIre 2178 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbsbI6oBxyu49iD8[4] 1719 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[17] 1603 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[31] 1837 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/haltreq_debug_enter_taken 1236 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[46] 1467 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[26] 1145 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IvziEq082rd[0] 2187 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ic4KbuIfG9BII[0] 1672 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[20] 1105 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[58] 1566 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[1] 1596 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abs_cmd_cmb[7] 1115 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13A25[2] 2080 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[4] 1696 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_last[7] 2133 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[28] 1920 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[0] 1984 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[43] 1578 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[11] 1793 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][39] 1371 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/transition_check_counter[5] 2226 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[34] 1422 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_axi_mstr 1269 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[1] 2161 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[4] 2120 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iqdwih5jkihEqc7zvzmI4xcc[2] 2175 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[12] 1884 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzhp[12] 1988 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IznjDjz0ItLdC3FJi7LH6 2142 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[1].write_callibration_offset[5] 1841 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_5_1[3] 1047 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_r0[3] 2144 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[12] 1524 300
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control2[4] 1392 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_lsu_op_retr_1[3] 1219 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][19] 1381 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/load_dly_cnt.m5_0_a2_1_0 2096 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[4] 1197 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[16] 1120 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[10] 2150 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGDp[11] 1916 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][27] 1427 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCy0y2ynfz77c[2] 2038 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[40] 1587 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[62] 1588 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[25] 1724 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[42] 1586 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc3 2010 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[79] 1778 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[48] 1561 301
set_location scheduler_0/sched_regs_0_[29] 1457 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[59] 1707 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0jwgEtEgvEazx8KiIehx 2079 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/read_count[9] 2026 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[2] 1675 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[59] 1524 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[23] 1349 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[20] 1837 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/push_counter[3] 2205 373
set_location scheduler_0/internal_counter[26] 1555 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LyI5[3] 1947 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_RNI86MI[4] 2033 345
set_location scheduler_0/sched_regs_3_[23] 1454 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[35] 1832 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[25] 1890 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[65] 1848 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[10] 1644 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iewlp1fax8[7] 2250 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[5] 1708 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/cmderr_cmb_0_sqmuxa 1076 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IekuGGsKcklfrdsgf017 2187 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[49] 1501 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_reg_plus1_RNO[1] 2066 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[2] 2084 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[101] 1837 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[10] 1566 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[11] 1911 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[0] 1254 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[129] 1889 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un17_cpu_d_req_is_apb_mstr_21 1233 291
set_location scheduler_0/sched_regs_3_[25] 1456 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[62] 1548 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[24] 1717 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[4] 1252 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[30] 1044 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIU94P1[12] 1396 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][8] 1382 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[12] 1669 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[1] 1035 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[11] 1648 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[27] 1830 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[7] 1551 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[2] 2020 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[42] 1663 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I3qasqnDbv8outKJxG2u82ezxmd1zne[13] 2191 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_2 1627 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[60] 1402 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[6] 1602 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk4[2].un61_wr_datalto6_1 1504 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_cnt_r1[1] 2116 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[15] 1135 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IvziEq082rd[1] 2189 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[34] 1613 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfwoDgs3kdikyvAfl9J2EElobKd1Bidc3k7aupCL[10] 1976 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI7KED[2] 1587 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo[0] 1404 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[0] 1175 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_44[4] 1038 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_1[8] 2125 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntGray_9[0] 1604 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ii1H8g4Ikb9rhgBcx[7] 1726 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_52/ImCr 1753 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m5_1_1 1967 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_first[0] 2056 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][12] 1345 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[32] 1380 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[6] 1929 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p1_1_7[1] 1769 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IE0eAucf[0] 2052 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[64] 1574 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[138] 1804 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[17] 1885 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0] 1632 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[63] 1832 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[6] 1957 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[14] 1349 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un3_instr_inhibit_ex_9 1265 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[0] 2154 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[66] 1758 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[6] 1844 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IikkAKy28m4JsB1cl[1] 2128 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[6] 1829 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjzhBI10fa4p4fp4jDwf86DeFbc 2099 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[8] 1857 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[37] 1831 316
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTIl0l[7] 1311 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/IdiqgF4g7igsBDDrJuwt2ooiLxf3zc1G1EdGG4ioJr2[0] 1730 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[21] 1010 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[31] 1880 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[22] 1642 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[112] 1666 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[50] 1775 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlg9iwcIwru6FyjH2c7gcjJ[6] 2249 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[38] 1431 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[11] 1277 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[59] 1658 337
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[23].BUFD_BLK 752 165
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[0] 1653 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[59] 1549 336
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.TGT_TCK_GLB 1154 162
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[40] 1579 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_implicit_wr_mtval_tval_wr_en_s_a3_RNIA847P 1262 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[10] 1683 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[29] 1429 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[29] 1971 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25_1[24] 1074 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_DELAY_LINE_LOAD[1] 1996 376
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_i_a2[5] 505 51
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][30] 1295 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[13] 2061 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Icj2gjA70s4nlivobDerxCsaBpIvFfdoyzzhJHgJ6kyx73[4] 1636 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[69] 1656 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[28] 1046 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[7] 1597 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_13_RNO 1145 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[49] 1774 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_op_0_a2_0_0[0] 1230 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_debug.un2_haltreq_debug_enter_taken 1201 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/INIT_PAUSE[1] 1752 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[27] 1975 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_full7_a_v[0] 1545 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_p_0 2175 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_r0[0] 2138 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iof01Enzefi1h8[2] 2261 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[13] 1230 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[23] 1828 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/un2_rd_src_top_axbxc4 1489 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[32] 1935 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[112] 1838 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[10] 1133 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[17] 2067 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[140] 1903 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[62] 1679 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[117] 1629 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p2_reg_RNO[0] 1776 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[50] 1536 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[50] 1924 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[28] 1109 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[64] 1603 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[18] 1043 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IC9iFhx7BkgcjoDID1 2104 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[28] 1515 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[72] 1993 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[42] 1375 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[14] 1290 273
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/rd_pointer_q[0] 1376 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IcxKh4zct1H2HgD15zDI4b5 2218 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/IcJqK4uyxxKJcws1GfJwFLsDr8zL7tjsz 1641 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH0p48s[0] 1886 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1s2_0_1 1209 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IAvCE09bC8me4nmKdftnek26EhsAa9Hc0Ju8e2ivc4eHyyEghcj 1976 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6dcGm8to7i5tpauKi2n2Guz219 1796 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[5] 1049 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[50] 1771 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/gen_bit_no_reset.state_val[0] 1242 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[18] 1219 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[83] 1876 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_0_RNII5FK[31] 1192 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib9ygJLFh9ykyFrFfK6DDapb7c 2154 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[3] 1801 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[15] 1119 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.tdata1_sw_rd_sel_2_0 1145 306
set_location scheduler_0/internal_counter[53] 1582 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[0] 2075 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[24] 1337 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_0_0[1] 2027 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places55 1228 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIH3FF[10] 1374 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[13] 1139 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[85] 1845 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_RNO_0[13] 1061 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib2KbL38524bBxlEamjbAo3m18[4] 2120 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IclthlJIm5eLzivI4257IAt89ccqljGDpr6jzGLabaer7c[37] 1660 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[20] 1600 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IirmgHqx2aLiLlx8h[0] 2129 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Idf4a9xIIsie7q32qdIi6FhmDqe7zpb7b 2088 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfjwrBwD3FobBHjI10vcipmjqE18im1EpmJ2lxl8 1953 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[28] 1215 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next16_3_i_0_tz_0_RNIBJMQ 1915 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Iu5h7Djz5GHB8dwI287BAL4HfxmfI3d4ouFqxvysG6HwtE1ntbhL9EgFmhdi80wL[2] 2249 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1ltmxi4csCjgJe[6] 2064 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[8] 2123 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[16] 1761 352
set_location UART_apb_0/UART_apb_0/CUARTl0OI[7] 1364 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[85] 1813 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_priv_soft_reset_taken_1_0 1268 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk4[1].un39_wr_datalto6_2 1503 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzrL[8] 2007 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[78] 1694 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_answer[2] 2159 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[21] 1915 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_ns_0_a3_0_0[0] 809 297
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/cfg_ssel[1] 1381 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_69/ImCq 1804 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[9] 1852 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[12] 2241 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_full7_a_v[1] 1543 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_14_0[0] 1261 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_ignore1_next 2053 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[117] 1806 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[26] 1099 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[9] 1185 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[62] 1826 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LyI5[11] 1941 322
set_location scheduler_0/sched_regs_6_[30] 1458 289
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[47] 1586 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3C72i3vAjh3c[3] 2227 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2_7 1332 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[9] 1124 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[7] 2175 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[31] 1123 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IcIHyqCut3a1GlckLF1ougJ[4] 1934 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7g[1] 2131 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[28] 1054 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[26] 1234 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[14] 1690 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[88] 1628 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[71] 1808 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_6_0_RNO_0 2107 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[28] 1701 301
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/clk_div_val_reg[6] 1410 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[10] 1356 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][12] 1224 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/dmcontrol_ackhavereset 1072 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[53] 1767 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[63] 1884 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[23] 1118 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_move_safe_counter_next_iv[0] 2020 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[40] 1948 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iqq8dqf5s4cmLAAdkGp1g9ws 2006 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[5] 1843 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_int_13[0] 1207 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNI6E83G 1266 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_autoincrement_0_sqmuxa_0_a2_0_a2_RNIQHUT 1097 324
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_5_1[4] 1396 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[4] 1854 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[19] 1134 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[55] 1529 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ie66rCFpk8of5of2krC5khnuzsdiCt 2143 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjAD1ohGbzqDxwb3eLbqgAKcj5CL[1] 2244 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_2[0] 2171 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_3[25] 1344 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.rdAddrGrayReg_sync[0] 1058 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[22] 1887 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[6] 1381 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[38] 1711 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IfdkLBpfEatdEEn7tioqu2KE1JkGCs[0] 2152 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Iz9plrdbIBowmtsw861vyh87fje9BmF[0] 1994 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/data_out[7] 1287 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[31] 1431 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[4] 1334 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[9] 1508 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[7] 1377 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaI1gi7p1c4wr[0] 1640 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[67] 1825 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[16] 2101 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[24] 1898 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[14] 1113 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI82TQ[1] 1591 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iftomwp53Fol2JeysCEFsd6jmz84cu[0] 1680 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/buff_wr_ptr[0] 1371 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ip5LvmlHbj6xzAe6vz04aEhC[0] 2104 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/abstractcs_cmderr[0] 1064 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_first[7] 2062 370
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[20].BUFD_BLK 751 165
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[21] 1198 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5zcqLHuLvJlhFA8KBJF00jaz3jJ[0] 2114 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[27] 1401 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_0[3] 2073 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[24] 1046 310
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTll0_s0_0_a2 1355 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un102_4 2135 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[109] 1818 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[16] 2167 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[20] 1203 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IefAbikom993z6CDxDH0ma3vnu66Kl4f22k3HGgDp2fyJbdq9v016 1672 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[127] 1598 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[72] 1900 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[24] 1332 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_addr_RNI5PUL[0] 1303 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[68] 1774 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a3_7_0[0] 2119 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzrL[4] 1999 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I3pzh53CjKryLaJGkqJLH51bkB3Ezsz 2190 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[28] 1843 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[61] 1542 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[18] 1366 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[18] 1156 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[3] 1958 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0myhudjrGBqE3lGtyvCtzyLADB1Kw8[8] 1987 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[58] 1659 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un6_alu_op_complete_ex 1207 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.dq_dqs_optimisation_comb.visual_start_bad_data_check_next32_0_a2_0_a2_RNI9PF64 2010 348
set_location scheduler_0/sched_regs_7_[2] 1418 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState[1] 1484 337
set_location CoreGPIO_0_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg65_2 1315 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/un4_exu_res_req_retr 1229 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_accepted_retr_2_RNO 1233 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[67] 1680 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg[0] 1162 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_bit_width_next_0_sqmuxa_0_a2_3_a2 1941 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_steps_180_1.SUM[1] 2128 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[3] 2144 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[38] 1910 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3_2[15] 1170 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un291_rv32i_dec_sw_csr_wr_op_i_i_a2 1335 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[31] 1366 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[4] 2348 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[125] 2191 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[17] 2032 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[23] 1195 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[30] 1112 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[10] 1470 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[5] 1050 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[129] 1890 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[27] 1380 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sbcs_busy_ff13_1 1164 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[26] 1732 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[72] 1653 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ICqwA59uED8zLo54D2[14] 1985 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNITK231[3] 1586 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[23] 1836 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[109] 1783 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[27] 1632 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[26] 1440 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IznmauiF4wtK0zkKcwbHE 2157 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCy0y2ynfz77i[0] 2032 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[44] 1949 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[4] 1162 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_state[2] 1272 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u[2] 1046 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb91CxlBDrucs[5] 1589 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[10] 1386 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[4] 1870 372
set_location CoreGPIO_0_0/CoreGPIO_0_0/xhdl1.GEN_BITS[1].APB_32.GPOUT_reg[1] 1403 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[2] 1132 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[6] 1972 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[49] 1787 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/un1_count_2_1.CO1 2070 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_filled 2125 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[16] 1986 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[10] 1122 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_sqmuxa_4 1194 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[48] 1670 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[5] 1169 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_73/ImCq 1813 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.per_trigger_debug[0] 1240 303
set_location scheduler_0/sched_regs_3_[20] 1451 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw_lm_0[0] 2062 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13AbL[1] 2068 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[15] 1722 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane[1] 1790 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[14] 1834 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[22] 1230 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_apb_mstr_0_a3_1_8 1230 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/read_count[0] 2096 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4JrL[1] 2101 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[110] 1655 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[16] 1169 303
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTIl0l[3] 1313 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_29/InLd39yj88ArH8[6] 1686 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un102_10_RNO 2046 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/currState[1] 1589 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ihf3mrzL79mAcaFss[4] 2229 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[77] 1841 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[46] 1895 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[38] 1558 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_n_1_u_1_0 2195 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_118/InLd3JvBEmlxl8[3] 1855 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[42] 1621 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[13] 2168 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[26] 1228 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[12] 2065 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_is_apb_mstr_1 1272 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4_0_a3[3] 822 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/gen_tcm0_d_decode.un8_cpu_d_req_is_tcm0lto18_8 1235 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_1_3[0] 1780 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/N_1032_i_i_a2 1986 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[21] 1850 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[9] 1600 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un11_wr_data_c2 1502 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/we_i_0 1542 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[25] 1250 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[86] 1703 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ibo1qfBAhJx1rKpGmcy05Kg09kb7lh2wCGnH2Lwnu4nJLbKb5 2132 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_44[12] 1043 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/I0yi97E2txCvwjxkHfznFGzstpvaD8m[6] 1638 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_0[2] 1124 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[25] 1521 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_r1[1] 2060 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg_RNO[3] 1965 360
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_10_iv[6] 1426 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[95] 1761 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iddf7nr2lJfegKhii9mnnch[2] 1707 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[112] 1827 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[8] 1062 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IHujtF0JxyGhys3kcf5LKD3dhrse[0] 1960 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[5] 1098 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[56] 1771 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[3] 1204 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[118] 1843 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[41] 1780 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/cntBinary[1] 1615 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[20] 1127 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[60] 1770 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_3[19] 1063 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[24] 1356 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[6] 2002 373
set_location scheduler_0/sched_regs_1_[8] 1472 283
set_location UART_apb_0/UART_apb_0/CUARTO1OI[6] 1337 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st_ns_i_o3[3] 1359 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[38] 1716 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_byte_en_1[2] 1280 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Im8x 2168 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un174_shifter_result_1.N_1632_i 1087 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[17] 1134 276
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state93_0_a2_RNIIBGU 487 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8v0G18[36] 1654 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibv2l9[8] 1727 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[24] 1198 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[7] 1157 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_clk_pause_cnt_next_v_i_a2[1] 2032 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[4] 2145 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBHsqAKfcJC4sGcn4ap8BBHw0ogq 1688 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_first[7] 2152 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_22/ImCr 1716 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[19] 1034 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gKtzfar9hAq8Ezfl6 2026 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[108] 1835 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[64] 1899 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[75] 1870 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[22] 2043 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpquyxixsIl66tEangI9C6ibE9o22iluiFpAz9ws 1636 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IhHr1xkmBj6CvHzzl4A7960nBCt[1] 1708 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iiry480Io8xDfI5H6 2226 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[60] 1860 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinBu5BGjnaFfraFgJe[0] 2005 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_RNO 1623 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_0[0] 2066 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iiu8zIE2mtwIEGG16 2198 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[24] 1805 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_branch_cond_ex_1[0] 1266 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/I0yi97E2txCvwjxkHfznFGzstpvaD8m[3] 1935 316
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/wr_pointer_q[1] 1363 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/un3_req_is_opsrv_cfg_reg_1 1236 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_RNO_1[0] 1254 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IiI9s1toy1Anp3fsjvHI1CAI8pf6C31FpdAIbInqcBwblEJfGeC60hdt23E91xkGeiuCzaFsHrw61h3ipDdzbLuKgq[2] 2263 333
set_location scheduler_0/internal_counter[23] 1552 292
set_location scheduler_0/trigger_4 1525 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGI5[2] 1980 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[14] 2186 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[56] 1755 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_nearly_full_RNO 1493 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI0GPH[22] 1282 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IcdjsruKqgFtv7blxh5wwjLA8y54k58pChl8 2165 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[27] 1719 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_1[3] 1410 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[64] 1752 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzrL[2] 1933 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[18] 1875 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[71] 1596 318
set_location scheduler_0/prdata_4[7] 1466 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[15] 1784 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_byte_en[1] 1270 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Ibhettv6vk1s7H26nILAlptK3ztrGGyB8lGLnHlEdHjAA1vgL 1665 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[5] 1702 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[83] 1872 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[62] 1759 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo[1] 1414 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_dmi_req_command_1 1048 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_93_i 1993 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[89] 1620 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[116] 1831 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IicGGcmCs79qJeuxHryFt9s25H7[3] 2093 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[83] 1613 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IGltu5pHca4f0x7vss[11] 2176 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[60] 1586 298
set_location scheduler_0/sched_regs_0_[26] 1454 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_0[1] 2124 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[14] 1955 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n_0_u_1_0 2106 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[45] 1442 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[121] 2171 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[77] 1896 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m31_2_1 2000 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[16] 1550 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_ns_0_0_a2_0[1] 1976 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ioffx5kzfxxK2E[1] 2148 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[22] 1242 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m31_1 1997 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[73] 1579 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_3_4_1 1062 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un8_last_next_6 1469 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[39] 1949 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[90] 1843 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_2[0] 1305 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_rdCtrl_inst/ptrsEq_rdZone_NE_0 1603 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_resp_valid_i_i_a2_0_0 1062 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[64] 1878 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[41] 1783 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNISKVI3[0] 1142 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[122] 1814 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[1] 2141 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p0_n_2 2138 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[19] 1527 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_pause_cnt[1] 2029 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfwoDgs3kdikyvAfl9J2EElobKd1Bidc3k7aupCL[13] 1913 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[25] 1400 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/IxDF06xwuA4uCf0gjiwHpyxbc8l4CnLJC7pFeBwidfwlr6DiCf8I5KvE91Bg7dDD15b7lLC9wq[3] 2205 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5] 1967 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[4] 1136 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHm5[10] 1972 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IclthlJIm5eLzivI4257IAt89ccqljGDpr6jzHzk2B9Bl7[36] 1669 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggriHopArbemw1Dn8cGqDdtKDdjdr5[5] 2267 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[3] 1390 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Iu5h7Djz5GHB8dwI287BAL4HfxmfI3d4ouEDGmGGej4ycm3vKhoKLHd7fAEBrr2p[0] 2263 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[7] 1959 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnup55KbnnFss[1] 1862 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[9] 1120 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/next_buff_valid_i_a3[1] 1418 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/IbsbI6oBxyu49iD8[2] 1775 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnup55KbnnFss[8] 1701 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[61] 1508 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/buff_ready_reg 1289 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IbsbI6oBxyu49iD8[7] 1838 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjzhBI12tk7tLa8blboxiH99Bww 2126 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/rdptr[1] 1577 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_APB_IOG_CONTROLLER_current[2] 1992 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[83] 1598 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/ImsizfGksv0ogu[1] 2003 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw[6] 2130 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_4_0 1144 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[21] 1940 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[14] 1922 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[102] 1905 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_r0[1] 2145 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[52] 1637 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[60] 1534 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un14_offset_1[1] 1535 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[125] 1771 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_ramout[22] 1049 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[37] 1702 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[9] 2151 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[9] 1089 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DLAI9glrFCu5ln87LH7[12] 2086 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[19] 2109 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[0] 1202 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Icj2gjA7qfeKCvk88s5DA4yLfI8iELA6uuJbF1xwpqL4gq 2057 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[96] 1608 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCy0y2ynfz77f[2] 2034 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[4] 1395 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/I3tJjeebhwyFm6gfIGca4G0HF22ia3JfL7xeA9lci[15] 2200 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[1] 2088 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[27] 1226 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[2] 1997 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[10] 1243 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[23] 1245 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[5] 2214 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_BCLK90_SEL[0] 2164 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[15] 1182 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[66] 1758 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ibby5utodjEbqt58dmakbwrpccc8b 2241 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/cntGray_14_fast[0] 1619 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_expipe_resp_rd_data_3[7] 1159 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[7] 1831 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[22] 1063 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[3] 1865 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[17] 1096 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[44] 1574 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdBlpliJ5FEuxBcHaBfo3u6a4IwDdbB88omHzFeAr7e 1662 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[114] 1873 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][28] 1422 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGrf[33] 1699 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[0] 1944 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[8] 1929 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed_i_m2_0[11] 1377 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_csr_addr[9] 1126 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[16] 2128 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib3ljtlBLa9Ez77b 2222 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[67] 1626 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter_RNO[0] 1693 258
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[51] 1461 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[48] 1823 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[29] 1025 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[71] 1806 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw[1] 2144 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvEJzuHbnBgFzomdwq[41] 1723 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][15] 1416 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[25] 1353 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[12] 1923 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7spF97c 1662 321
set_location scheduler_0/sched_regs_5_[6] 1470 298
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i_RNO_5[2] 487 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[6] 1816 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a2_6[26] 2029 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[7] 1958 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Id8iwwwId1wwjy9tz9oJzhrfssC5o8Cr6i3oooKdiCv 2184 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[26] 1733 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_0[20] 1387 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[109] 1911 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[100] 1875 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/data_1[0] 2034 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[3] 2002 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO_0[8] 1117 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[12] 822 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[57] 1568 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a3[3] 2045 363
set_location scheduler_0/trigger_3 1547 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1[16] 1063 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un9_increment_0_a3 1181 327
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTll1 1323 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_minus1_next7_3 1976 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimtucHAs8ArH8 2060 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iof01Enzefi1h8[0] 2046 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.wrAddrGrayReg_w[0] 1009 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[1] 1401 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg_RNO[0] 2026 342
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_lastframe_1_sqmuxa_1_0_a2_0 1426 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[0] 2117 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_meie/gen_bit_no_reset.state_val[0] 1152 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[44] 1595 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_0.delta_delay_0_7[6] 2049 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dqs_oe_p3[0] 1795 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[15] 1383 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[10] 1948 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[97] 1940 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[29] 1209 318
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m6_RNIO0EH 496 48
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_req_count_1 1294 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_3[7] 2165 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[12] 1165 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][23] 1470 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[12] 1788 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[5] 2073 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[87] 1754 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[61] 1594 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_lsu_expipe_req_ready 1280 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[35] 1849 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[83] 1606 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[0] 1874 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_39[7] 1081 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_rd_byte_ens2_0_o2 1279 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IzK4xKA82odyczxJvrtwq[4] 2166 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[28] 1503 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[40] 1523 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IeuGeagCGf2AtALxIecz 1898 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_count_last_6[0] 2054 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IIx4bh0KzKiqDyHifxAJIhGFlcKxjbgqmqElpJj4nracxn19iFJ3v89v3xjqmD37krmLagv 2094 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_179/IirmgHAwxo8ra2f8s[3] 2054 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iewlp1fax8[0] 2184 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un102_10_RNO_1 2044 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un14_offset_1[2] 1532 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[24] 1681 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.dq_dqs_optimisation_comb.visual_start_bad_data_check_next32_0_a2_0_a2 1914 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IdqzHC4qm8CsnGvCjlnmE0rDratex0G16 2064 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo_RNO[2] 1550 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ic4KbuIfG9BII[1] 1701 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnup55KbnnFss[10] 1703 343
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8.m5_1_0 1325 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IcA1oEtLbCh3j 1697 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1_1_a2_RNIKOUP[0] 1195 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/shifter_result510 1212 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IxC8cfe2fD8[3] 2199 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[8] 1011 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJir2aia0d62joFE4iK2hucer7a[0] 1999 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_r0[0] 2059 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[23] 794 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][24] 1429 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[19] 1935 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[10] 1126 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_o2 1312 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/buff_rd_ptr_0[0] 1326 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_1[2] 2064 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/cntBinary_Z[0] 1623 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[9] 1661 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/select_i_i_a4_0_a2_7 1858 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2_7_RNINSPU2_0 1235 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNO[10] 2207 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc0 2012 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[20] 1455 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[42] 1863 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[19] 1242 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[77] 1771 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][27] 1357 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[0] 2046 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[34] 1536 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[11] 1400 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IiI9s1toy1Anp3fsjvHI1CAI8pf6C31FpdBbrs4Lw1bGxBAjHq7FnD1un8JGgBiaex5LItrsg71hEeC47hdc1jHxba[3] 2248 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_1_7[1] 1805 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[55] 1735 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfv17 2071 289
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state[3] 483 52
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxp_frames[2] 1378 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[11] 1115 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[14] 1433 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[4] 1906 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihf3mrzL79mAbC72p 2204 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[35] 1705 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqam8f[7] 1648 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[92] 1883 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[68] 1682 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[12] 1675 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[3] 1015 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/II1CyFdF95lD3Im5H6 2131 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntGray[2] 1598 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtdwoJi8oeiyJhvumpk9wHii44IA3[0] 2105 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[82] 1797 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[11] 1950 346
set_location scheduler_0/sched_regs_2_[16] 1447 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ICqwA59uED8zLo54D2[15] 1990 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[42] 1675 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[15] 1317 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[43] 1642 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BjflB[47] 1834 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_no_burst_cnt_r1_next_1_sqmuxa_0_a3 2021 366
set_location scheduler_0/sched_regs_4_[20] 1490 280
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[67] 1514 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[60] 1862 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[2] 2086 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[2] 1973 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IJAFgdu8HqhLLbAFgy 2035 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[26] 1041 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/II1CyFdF95lD3Im5H6 2239 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iof01Enzefi1h8[0] 2115 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/read_count[10] 2027 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ic5bLoo60z77d 2227 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ijn3GDmxau43CKG9rn07exwqk2F 2228 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[74] 1772 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[49] 1943 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[40] 1452 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[121] 1797 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntBinary_Z[0] 1562 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinBu5BGjnaFfraFgJe[8] 2013 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[25] 1723 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[0] 1898 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[15] 1915 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[2] 2073 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ipsqixb1jG4e1KEF0k5e2agF[0] 2086 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[30] 1196 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[58] 1616 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[5] 1149 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[18] 1416 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_0[2] 2171 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IJAFhs1pLu2e3zpb7a[2] 2205 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[42] 1708 301
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTll1_RNO 1328 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[28] 1428 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[67] 1515 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[29] 1770 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_87/ImCr 1767 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[4] 1837 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[117] 1665 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[17] 1196 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[7] 1927 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[34] 1669 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[118] 1647 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[74] 1771 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/If91cbpel0hy4LC0bc68DfhaHhg72p 2016 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[26] 1872 336
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state_RNO[3] 1407 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[27] 1098 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[11] 2204 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[49] 1935 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[2] 1409 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/un24_fifo_nearly_emptylto3 1524 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbJz4t4HyateHrbpwjIpmvn3ko2rtz633Fbc 2049 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m70_1_1 2002 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13Ahp[1] 2090 295
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[3] 1327 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[61] 1924 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[22] 1241 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_shifter_unit_operand_sel_ex[1] 1199 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ICqwA59uED8zLo54D2[11] 1987 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[9] 1239 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0[7] 1088 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntGray[0] 1613 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_RNO[27] 1185 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[20] 1842 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/NEXT_STATE_ASSIGN.next_state92_NE 1977 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[17] 1241 267
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCON/tx_fifo_write_sig14 1324 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_rdCtrl_inst/empty 1636 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[3] 1215 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib1lnojEkrb3esnc[2] 1754 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[121] 1825 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/data_out[5] 1318 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntGray[1] 1605 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3C72i3vAjh3c[2] 2229 319
set_location scheduler_0/sched_regs_3_[14] 1445 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[25] 1385 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[11] 2160 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg[4] 1159 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[76] 1896 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[5] 2000 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[63] 1596 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[0] 1983 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4JrL[0] 2104 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_0_0[3] 1195 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[24] 1037 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[12] 1780 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrPtr_s2[1] 1631 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[13] 1217 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[28] 1941 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IekuGGr6Gfjtwf8m9iCt[1] 2163 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[7] 2001 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[5] 2081 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhCi3j8vDl7KqjeJn9jK1Kvl7[1] 2133 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[3] 1958 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[15] 1207 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un24_m1_0_a2 1270 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r1_RNO[2] 2017 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[9] 1514 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_63/ImCq 1789 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[66] 1798 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[11] 1779 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[57] 1910 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[46] 1361 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[2] 1464 306
set_location scheduler_0/sched_regs_0_[15] 1443 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/IEijdBIK 1622 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IfxGabxpf4mCjq2AJvmumwAh2wqBgL 2218 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I5db8DllpfHDnl8zijn7ut70Da7JqBllLAuAky06a2sjg9Bxlbh 1990 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.rdAddrGrayReg_r[0] 1014 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_1[7] 2071 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_implicit_wr_mtval_tval_wr_en_s_0_2_N_3L4 1237 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If4H9hFE5rdtiCmu1ypFco04b6jf7g 1652 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[36] 1876 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[81] 1586 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhBHwzskEhGv83FoF3Kz8er7b[3] 2140 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ijn3GD342E1rvsK06uHqft4yyCr 2133 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[30] 1868 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xr71kGvtH3Cu4GAh7LH6[1] 2053 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[10] 1126 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IiFkez2Cq5h9pl691bd50stuCy17zxqrnxJD2 1661 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[9] 1339 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[49] 1778 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[12] 1171 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IGgdqn9Fau5cF4DAKgvCIdIgL4gq[2] 2173 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_wr_byte_en_m1_cZ[2] 1279 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LyI5[12] 1985 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/IbzoinDnrGHaqvJLdiiJ32m8hA[1] 1782 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[5] 1198 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/req_wr_hzd_0_1 1289 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[0] 1205 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iiugx5zyjgEKF20d8wL374qo1s0J6b9m8ipIbeBwf6l64h7cLiimg9zujjHIKpp1tHeKgq 2056 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[92] 1950 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_73/ImCr 1817 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfwoDgs3kdikyvAfl9J2EElobKd1Bidc3k7aupCL[8] 2000 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_0_1[1] 2104 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_answer[1] 2051 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4IDp[2] 2069 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/buff_rd_ptr_0_0[0] 1307 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofg65K3B0I73e[3] 2010 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[117] 1910 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u_2[18] 1025 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[11] 1181 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[0] 1367 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[58] 1608 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IbLgwtqkpeIpwbEBHklu9Ah3zqg1J4rhko1B 2229 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[71] 1685 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[88] 1855 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneDD8kGcaxtIkDlz2hz2EiGogr[40] 1704 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Imkgj41lc3nqFy7q0g1mA4gbAI8otgdfy9ok7KaciaF1xdL7mffn0mlL4Hu5JKvimuj2mjcyG7heunJnz7J4hxxBkH9sCwegxDAyHAE9l2fgEcb92tLAz7H9 2255 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If4H9hFE5rdtiCmu1ypFco04b6jf7e 1636 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[2] 1309 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[12] 1128 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1mtfF3JBAl10cf[2] 2020 304
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/wr_pointer_d_1_sqmuxa_2_1 1365 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[11] 1383 304
set_location scheduler_0/sched_regs_0_[6] 1434 280
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_1[5] 1347 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[139] 1824 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un4_cpu_wdata_mux_i_o2[16] 1442 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[13] 1598 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25[24] 1073 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjqcJzmv0GH75rFDL5IjBrG07r2p[8] 2239 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[23] 1388 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjqcJzmv0GH75rFDL5IjBrG07r2p[2] 2243 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilz5kJJKguKj8pDzD3nb7ABf9e7EwAymdC5mhFeFj0kw9xz 2046 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[1] 1214 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[47] 1542 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[13] 1174 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/noise_start_RNO 2112 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I3L9gaEvgeEhu8im4rAq0lsawH4dD7i6ztB5Dkjbc[1] 2106 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_1_sx 1225 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[67] 1824 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[15] 2068 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[40] 1579 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ijn3GD342E1rvsK06uHqft4yyCr 2130 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/I1bk4Da5e0DHg8sciyyxdJx82vJ3Fbc[1] 2141 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[1] 1934 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[5] 2136 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[0] 1881 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[78] 1781 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[71] 1833 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[5] 2008 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/reset_cycle_count_RNO[0] 2203 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqs_2_stw_next_fast[2] 1960 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib3ljtlBLa9Ez77b 2214 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[11] 1399 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnuq8hw6rcax8[4] 1829 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[22] 1192 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[41] 1868 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[14] 2211 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[9] 1512 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_6[8] 1928 333
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11_fast[8] 1352 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[18] 1196 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[9] 1729 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib5Gw0kweBby23pgB7my1howsw 2140 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[15] 1134 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[56] 1618 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_1_3_1[1] 1777 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[44] 1713 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[39] 1020 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[10] 1649 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/cntBinary[2] 1603 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbcCj0n87pj4Hly5Kan3oHt2825H7 2120 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/ICuDGHct[7] 2150 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_reg.mask_wrap_addr_reg_2_5_1 1505 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state_Z[2] 2022 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbzoinDnrGHaqvJLdiqvkeAtJe[4] 1767 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbLgwtqj2osKFB4n5ChzDveAwiKtgAKcsxl7 2065 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[119] 1645 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_26_RNO 1164 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6dcGm8to7i5tpauKi2n2Guz3gq 1811 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IordqCrGsm8c8q 2087 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[20] 1243 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_155/Ic4jjp3AKtw9hg3f40xhpJc 1924 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[36] 1421 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[0] 2131 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_expipe_resp_rd_data[7] 1158 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[53] 1582 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Ijo9FoLcg8ouoHxA0wqHEE9BrjBJJoxverKb5 1597 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[13] 1685 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3AzJvs2ndD3c[6] 2082 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlfycuzHcykGev3071f6f5n[6] 2266 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcziCAweg44tByKllGGIdx8[10] 2050 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[8] 1365 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[13] 1872 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntBinary_14_fast[2] 1576 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_wrCtrl_inst/WrCtrl.full_3 1617 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_3[11] 1177 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3474_0_a2_2 1338 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ibby5utodjEbqt58dmakbwrpccc8b 2116 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[73] 1881 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg_2_sqmuxa 2012 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/lsu_op_ex_pipe_reg[3] 1247 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[3] 1571 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[35] 1708 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current_ns[1] 2067 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[59] 1816 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n_0 2190 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_wait_safe_move_next[0] 2094 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/reached_wrap_boundary_accepted_2 1521 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.wrAddrReg_w[1] 1024 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[37] 1493 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_RNO[0] 1297 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[68] 1784 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[65] 1839 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[7] 1936 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/extend_wrap_tx_1_sqmuxa_i 1469 321
set_location scheduler_0/un1_triger_reg123_set_RNII5UK 1531 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/cntGray[1] 1675 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmireset_3 821 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[2] 1168 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Id03y5cyjp5ksKKgrs8bm3qLuCqdo4H9fcHnbhjuFbc 2169 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/II3ttGccaqAjsg0ogw[2] 2254 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_error_i_o2_0[0] 1330 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[9] 1393 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[19] 1952 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IrscElxpna5vo0jdgwpHB23aJG5aAyhIss[7] 2077 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/counter_1_sqmuxa 1136 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_start_bad_data_check_next24_0_a2_0_a2 2015 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[1] 817 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[45] 1868 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[48] 1924 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[90] 1836 297
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/rd_pointer_q_3[4] 1338 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[19] 1194 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_sel_reg[1] 1161 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[7] 1700 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[6] 2169 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[52] 1660 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1ltmxi4csCjgJe[0] 2052 301
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[1] 1345 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_0_next_4_fast[2] 2116 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[64] 1602 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[6] 1202 262
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][30] 1261 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[103] 1935 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[96] 1874 361
set_location reset_syn_0_0/reset_syn_0_0/dff_7 1143 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/opsrv_cfg_d_req_valid 1293 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ie9yafqpDcHgg57kf2ne[2] 2091 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_0_RNIK7P3F8 1253 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[11] 1199 270
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg[2] 1446 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/next_state21_RNIIO2F7 1223 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_last_7[6] 2150 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary_9[2] 1542 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IxC8cfe2fD8[6] 2202 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/Ieq7r9tgFlhcEJHaLdCs[0] 2078 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IIx4bh0KzKiqDyHifxAJIhGFlcKxjbgqmqElpJj4nracxn19iFJ3v89v3xkdB1k72nvq8wD 2084 288
set_location reset_syn_1_0/reset_syn_1_0/dff_9 1698 244
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[11] 1909 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNIGT231[25] 1389 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[15] 1646 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[124] 1966 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_1 1416 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/buff_wr_strb[1] 1432 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBFEfJFzn4AIpucLmndFjuvbzfl8 1676 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IxC8cfe2fD8[8] 2204 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[68] 1644 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[2] 1853 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_i_o2[27] 2163 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[49] 1772 321
set_location DDR3_0_0/DLL_0/dll_inst_0 2462 377
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/In91EcEsfeG0ACIbktg3dgIp 2054 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[13] 1933 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbcCj0n87pj4Hly5Kan3oHt2825H6 2126 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4_RNO[0] 2041 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[48] 1922 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iewlp1fax8[1] 2185 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un4_cpu_wdata_mux_i_o2[4] 1418 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[142] 1890 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[51] 1937 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_1_0_RNO 2059 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[30] 796 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[75] 1809 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4I7L[2] 2067 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_a2_0[0] 1999 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[20] 1192 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[65] 1610 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[18] 1735 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[7] 1187 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[5] 1220 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sbcs_busy_ff13_3_0_RNIV0V82 1184 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[17] 2103 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[42] 1583 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[1] 1111 307
set_location scheduler_0/sched_regs_0_[19] 1447 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[25] 1134 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[1] 1957 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_RNO[3] 1948 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[26] 1027 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_visual_start_bad_data_check_next18_3_1_i_0_a2 1940 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1iziEk1wt8t5Hessh[5] 1654 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[36] 1902 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_m0[28] 1094 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[3] 1676 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[39] 1820 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimttFjt5KaDl8 2059 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/un13_emi_resp_head_compressed_RNIFR3M1 1327 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[0] 1739 300
set_location scheduler_0/sched_regs_3_[13] 1444 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[0] 1596 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_217/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[0] 2060 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][11] 1385 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m76_1_0 1998 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[37] 1582 301
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/sticky[1] 1389 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[29] 1208 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjtiCr[137] 1805 327
set_location scheduler_0/sched_regs_3_[15] 1446 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][34] 1366 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3_2[9] 1911 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_214/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afu3 1919 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[8] 1432 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[29] 1097 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/read_count[6] 2023 370
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[27] 1644 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid[0] 1289 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ib903bu09t3gna09adIgba6Dbd[1] 2139 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[17] 1133 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNI2MHL[0] 1416 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[6] 1910 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[3] 1030 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[30] 1598 361
set_location scheduler_0/sched_regs_3_[8] 1439 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbzoinDnrGHaqvJLdiqvkeAtJe[0] 1722 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iiu7lcc49eB8Ltkrd[1] 2207 339
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitsel_0_sqmuxa 1431 276
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state[4] 485 52
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[16] 2101 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[1] 2131 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[7] 815 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[13] 1951 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[21] 1832 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbDjfhJ8D8B4EtsyLHt7xaqDmD 1678 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[41] 1944 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state21 2122 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_RNO[29] 1176 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_4_0_RNO 2041 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[31] 1107 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p0_1_7[0] 1779 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_first_7[4] 2155 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[31] 1237 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[26] 1447 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270[5] 2045 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IcIGDJKntIznd5IhfAbunha[0] 2133 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[54] 1614 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result225 1208 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[11] 1453 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[7] 1847 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[8] 2227 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[20] 1712 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[5] 1125 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[29] 1433 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[143] 1908 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2_1[21] 1139 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/g0_7_0 1239 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detect_ss 1919 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[56] 1599 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[16] 1206 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[4] 1900 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[12] 1691 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[52] 1387 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[6] 2140 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[6] 2048 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJID0b0ntsIa4abp4gr[1] 2100 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[22] 1272 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[9] 1986 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState_ns_0[1] 1584 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[4] 2162 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busy_ff14_i_o3_0 1185 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/genblk1.preCalcRChan_Ctrl.un4_mask_pre_5 1484 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/cntGray[0] 1622 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[63] 1400 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2_RNO[4] 1817 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbzoinDnrGHaqvJLdiqvkeAtJe[3] 1796 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[26] 1758 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[20] 1014 315
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/un1_CUARTI1131_1 1341 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.dq_dqs_optimisation_comb.visual_start_bad_data_check_next32_0_a2_0_a2_RNINP6V1 1913 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[5] 1250 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/record_delta_delays 1953 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[96] 1617 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[22] 2035 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iewlp1fax8[4] 2248 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[46] 1855 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_RNO_0[5] 2026 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[6] 2003 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[84] 1828 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps180_2_eq_low180_next 2070 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[8] 1127 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I0uLd5eibs4xrxo2zywIp[6] 2188 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un9_gpr_rd_rs2_completing_ex 1210 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[46] 1730 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[10] 1561 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[48] 1565 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[14] 1099 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_42_iv_RNO[17] 2214 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[36] 1819 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[51] 1873 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk09Fgnutws[6] 2046 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_m2_1[20] 1375 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmcontrol_haltreq_4_u 1075 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI8EKB1[8] 1335 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[66] 1771 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detect 2108 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[15] 1950 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][23] 1434 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IdgBGHvJsJltcGaK6wog3hlyz2eticHtFJ2jKB3Dr7c[1] 2062 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[10] 1717 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[16] 1985 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[17] 1627 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHhp[7] 1958 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[3] 1481 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[16] 1279 276
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel_10_0_o2_2[4] 1407 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[1] 2064 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[19] 1716 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_int[2] 1200 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25[22] 1026 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[9] 1165 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abs_cmd_transfer_ff_3_u 1072 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[25] 1229 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbxIDg6CLHkov1mD 2025 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[28] 1932 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[14] 1646 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[23] 1387 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[142] 1809 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IK019csCqaxmEmd9r5[1] 1666 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_move_safe_counter_next_0_sqmuxa 2019 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_rd_req_cmb_1_sqmuxa_1 1104 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][6] 1414 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[23] 1637 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_reset_delta_next_0_sqmuxa_1 1942 363
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/un1_wr_pointer_d_1_sqmuxa 1334 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[45] 1361 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[41] 1581 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[43] 1731 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/size_out[2] 1511 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[119] 1809 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_42_iv_0[17] 2213 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[23] 1907 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihf3mr8Kcgz8FeLD1 2231 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[61] 1594 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/req_masked_128_i_a7 1326 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I7t2kko0vrq2s157DDo4p6mgu3ox1G3KGLwhjer7f 1651 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[2] 1601 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[24] 1157 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_p_0_u_1_0 2174 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[106] 1826 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a3_3_0[3] 2133 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[19] 1603 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[45] 1687 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[10] 1372 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gKtzfar9hAq8Ezfl7 2020 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[32] 1932 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCy0y2ynfz77j[2] 2032 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[8] 2004 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[20] 1559 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiFd3okagy5uImmccywcsbClC2k3D6wJHzfmF 1980 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_200/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[3] 2183 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[65] 1703 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[77] 1785 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[5] 1348 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/full 1903 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I1bk4Da5fsfA0a9oa75ImnpznBh7vl9 2102 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un11_q1 1160 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[12] 1242 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntBinary_RNO[0] 1624 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_rd_byte_en_m0[2] 1290 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[28] 1451 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[19] 1472 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[5] 1354 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[29] 2119 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If7eJe9uLhtEHG7jfDfLgCLwFfqFne[1] 1639 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[120] 1788 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[6] 1950 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/cntGray[1] 1611 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[22] 1983 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_176/Ic4jjp3AKtw9hg3f40xhpJc 1816 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_gate_training_next256_NE 2012 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][15] 1287 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[57] 1738 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n_1_u_1_0 2187 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/IbsbI6oBxyu49iD8[2] 1777 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[66] 1601 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[9] 2128 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detected_next_2_sqmuxa 2106 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[74] 1681 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IoJpeuKGkeBye58D0zkq2AGkHHtq0tLb7h 1996 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[26] 1875 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[8] 1057 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_1[10] 1921 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[46] 1376 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[59] 1579 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[2] 1627 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[100] 1890 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid33_RNI1EI31 1157 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib903bu09t20m7iyxxk24Kbtwt 2121 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[34] 1980 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[21] 1217 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IxC8cfe2fD8[7] 2203 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_steps180_1_lt_low180_next_3_1.CO1 2053 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbzoinDnrGHaqvJLdiqvkeAtJe[7] 1759 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/alu_op_complete_ex_s_RNI335S11 1264 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[1] 1628 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ILldmlBq89x52bqkJsv5tqbh87dElE4qAD9gIp[3] 1928 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[19] 1063 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[36] 1410 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[24] 1662 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[1] 1411 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[4] 1355 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlfycuzHcykGev3071f6f5n[8] 2246 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbzoinDnrGHaqvJLdiqvkeAtJe[9] 1758 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/sm_dq_oor 1999 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/rd_src_top_Z[3] 1490 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt[4] 1540 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[31] 1738 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[4] 1833 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIUA6S1[30] 1385 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_14_0[3] 1271 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1_1_a2_RNIOSUP[0] 1188 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[26] 1632 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex_1[4] 1222 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_sx_RNO_3 1236 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[58] 1567 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[12] 2192 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[24] 1639 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25[26] 1062 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[23] 1389 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[0] 1872 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[5] 1978 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I32bhzCKvu0uDrFtJtz1hnppImLlxba[5] 1634 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqCGDnj4l9aduz6BjzkHt8zv91s5n[1] 2127 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNICR0K[0] 1261 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[40] 1571 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[14] 1356 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_67/ImCq 1811 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[58] 1996 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[28] 795 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_3[6] 2147 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IofckKbddpkID1[2] 2192 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_RNO 1192 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_shifter_unit_operand_sel_ex[0] 1225 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[5] 1661 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IwKq1vK8piHh2En5lxq2D[2] 2133 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_0_o2_0[0] 1178 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_busy 1408 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[48] 1670 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[26] 1345 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[47] 1630 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[7] 1979 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][22] 1462 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI4JOH[17] 1244 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[6] 1879 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[21] 1910 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlemItaF45bdptbjDd0kje3[8] 2239 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[29] 1676 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DLB7gmbll5AykEBzfIK 2080 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[4] 2182 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[35] 1891 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_2[2] 2071 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[9] 1315 318
set_location scheduler_0/prdata_1[26] 1488 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[68] 1777 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Idmsz0f4K8npf9H3i4h3m365xBC3ddBl7[5] 1755 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[8] 2058 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[3] 1603 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1[24] 1036 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[15] 2059 315
set_location scheduler_0/sched_regs_2_[5] 1436 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m28_0_2 1318 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[20] 1982 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IyayfkGDIrb[2] 2170 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[17] 1041 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count[2] 1814 373
set_location scheduler_0/pready_RNO 1419 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[11] 1734 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib1lnojEkrb3esnc[6] 1721 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a2_0_0[16] 2018 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[113] 1913 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iiry480Io8xGhJo8s[4] 2220 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[30] 1417 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[23] 794 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st_RNO[1] 1353 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_20/ImCr 1728 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_3_a0cf0[28] 1349 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO_0[12] 1132 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[33] 1655 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[0] 1640 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[20] 1338 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[19] 1947 297
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0_RNO 1323 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[111] 1797 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[11] 2118 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_wrCtrl_inst/WrCtrl.full_3_0 1615 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2_8_RNIOT3R 1316 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[7] 2082 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[1] 1091 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[12] 1675 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[19] 1112 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[45] 1974 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iewlp1fax8[2] 2186 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_fault[1][2] 1273 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[13] 1335 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[7] 1700 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[3] 1983 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[20] 1186 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiAKAalyFs67aJHAkx3y6b91Bv3kB094EgfgL[1] 1976 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw270_flag_reg 2116 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntBinary[1] 1581 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[41] 1781 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ibo1qgzgLI2EEqhkLt1k5eid6k4xIqIkIqex8h6zHha0n54hE 2169 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sFinjIk[11] 1943 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[7] 2055 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[14] 2184 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un25_cpu_d_req_is_apb_mstr_21 1241 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IwqBuAIe4ACB5hvxlekfqiBBE91e0AipLFBiHrKvDd4pkhbJivrGH7[5] 1688 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[11] 2175 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[1] 1205 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[69] 1538 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[110] 1921 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[62] 1752 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[116] 1894 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mepc_sw_rd_sel_3 1141 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[45] 1843 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/cntBinary[2] 1635 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[54] 1396 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[69] 1601 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_53/ImCq 1759 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[4] 2029 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[53] 1916 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[3] 1920 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busy_ff_RNIDDEM 1064 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IzxcpeAB2Jc[9] 2185 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_118/InLd3JqigFF7H8[0] 1839 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[27] 1044 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_33/ImCr 1683 349
set_location scheduler_0/sched_regs_3_[10] 1441 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[62] 1532 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[33] 1858 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[62] 1507 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_39[6] 1016 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IekuGGsKcklfrj85uImp 2221 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[1] 1465 306
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/clock_rx_re_i_0_o2 1424 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[30] 1862 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iou4rI1xIr4qbrkycn7pC9wt[1] 2129 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[138] 1927 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGDp[9] 2006 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[7] 1956 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[12] 1950 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[19] 1600 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count[1] 1813 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimttFdBK15bH8 2118 291
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel_RNO[2] 1421 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IGgdqoa2arv6i7HlKhighyAut973[3] 2231 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[34] 1051 318
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/dut_tms_int 501 54
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[34] 1817 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[17] 1121 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[40] 1628 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[33] 1579 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IjzhBHwzskEhGv83FoF3Kz8er7b[4] 2157 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[58] 1687 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[2] 1999 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntBinary_14_fast[1] 1581 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[14] 1046 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_2[3] 1363 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[23] 1673 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[3] 2097 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/IofE4bwCi9I75wErGAvhg3EJmH9w8FitykB1e0k0eBl8a7fJqJJaGJ6luGoxC7wFjz9yrF8ggzfl6[23] 2203 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[11] 1875 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_expipe_resp_rd_data[6] 1142 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib5G9j1Ca63GHDscr4twIFoLCL[4] 2092 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[27] 1224 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[2] 1037 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/cntBinary_9_fast[2] 1619 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[7] 1735 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[33] 1851 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/rdptr[1] 1500 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[32] 1783 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p2_n_2 2137 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[74] 1822 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[16] 1499 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[12] 1184 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[127] 1830 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IbcCj0n8KGcmbfl9e3j23szplnECt 1990 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IfxH8bmaHuhv4HzEwk3iw8IFhjI63c[2] 2210 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3_RNO[0] 1904 363
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state_RNO[4] 1410 267
set_location scheduler_0/sched_regs_1_[6] 1470 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/dly_cnt[6] 2179 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[57] 1567 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[2] 1598 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[7] 1156 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jqk62dBJ70wdkAg9ws[2] 1738 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[14] 1935 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_lsu_resp_valid38_1 1276 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[25] 1297 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNITGHL[0] 1451 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[24] 1933 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[4] 2184 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[43] 1861 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[26] 1490 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNI11J31[1] 1157 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.rdAddrGrayReg_sync[1] 1060 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current[0] 2112 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[6] 1132 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IApxIdJe[2] 2176 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ighyj8tJ6A5CEE6gurrleuhcwEIdbHqmybbwhpH8 1645 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[22] 1615 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[127] 1829 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/If91apq8ufc5tCefBmyBI4ca4EnGrg[36] 1708 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_hit/gen_bit_reset.state_val_4_iv_i[0] 1171 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_error_i_a2[0] 1327 330
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTIlIl[1] 1345 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbB8wfrivFgbc9i9267Fp7v216 1666 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_op_sel_ss0_i_i_o2 1275 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3_1[13] 1918 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[0] 2144 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[20] 1446 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_csr_wr_en 1124 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_wr_req_ff 1219 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[4] 2049 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbzoinDnrGHaqvJLdiqvkeAtJe[4] 1719 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[2] 1841 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Io9b51v7arc5hA 2081 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[57] 1916 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gKqebf0azE0oighbb 2084 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_Z[0] 2134 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[11] 2038 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimtt5lD0uz7H8 2112 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2_5 1318 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m28_0_a2_0 1315 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/dmstatus_allany_halted 1069 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[16] 1833 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qI3BqG8Hd3Cr5pi6LEwh0Hhovws[3] 2002 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][27] 1299 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[14] 1107 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/wrptr[1] 1572 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[0] 1860 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xr71kHkHrjAf4FqF7LH6[0] 2026 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[137] 1800 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[10] 1954 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[2] 2013 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[28] 1424 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[48] 1875 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[21] 1216 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[29] 1689 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/cntBinary_9_fast[1] 1613 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ihf3mrxExcAFEp4Dx[1] 2156 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1]2 1284 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[1] 1132 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_gpr_addr_6_fast_cZ[1] 1110 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.rdAddrGrayReg_r_RNO[0] 1059 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[32] 1722 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/exu_result_valid_retr_RNI572S 1239 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[51] 1915 354
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[26].BUFD_BLK 750 165
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[7] 1948 319
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/counter_q[4] 1360 271
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[2] 1359 265
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_ns_0_0[1] 1985 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[52] 1820 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbzoinDnrGHaqvJLdiqvkeAtJe[8] 1752 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[20] 1082 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[3] 1974 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[3] 1452 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/full_RNI503D 1908 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[80] 1665 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/gen_mtime.un15_apb_mstr_int_sel_9_i_o3 1300 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[7] 1636 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_6 1187 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/currState[0] 1586 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_req_valid_6_5 1239 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[35] 1926 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I4eFkl7fpH2f93a8phnkKLkJhDcC9wq 2165 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_lsu_op_ex_1[1] 1249 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[18] 1735 327
set_location scheduler_0/sched_regs_0_[16] 1444 280
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[49] 1632 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/rank0_sel 1968 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[30] 1381 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Idf3mdhcBuoI0lgmr8l12h6yvmxlkwiCw 2129 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[60] 1562 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[1] 1974 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[7] 1210 259
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzhp[6] 1912 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a2[0] 2037 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[116] 1827 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHnfdzmDEwy722l0GEsqpbuuqDba[1] 1759 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[4] 1994 369
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[36] 1578 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/size_shifted_out[4] 1506 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[7] 1454 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[80] 1770 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[67] 1826 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[6] 1201 258
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH0p48s[1] 1690 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mip_sw_rd_sel 1156 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/II150e0KJ3bo5Kghbd[0] 2114 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[7] 2159 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ic4KvtBahALDA[0] 2160 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[16] 1177 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_143/Ic4jjp3AKtw9hg3f40xhpJc 1804 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[34] 1833 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/ImawrF2FxIyyDu 2221 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[10] 1185 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[20] 2161 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/If3J2gh1KcDJA5vxxriK8d9y9fgo91fy0zfhghbb 2150 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbsbI6oBxyu49iD8[8] 1702 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[32] 1874 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[16] 1707 256
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IcA1oEtLbCh3j 1657 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[29] 1739 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_1 1162 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[12] 1218 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[14] 1118 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[22] 1708 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[9] 1986 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[51] 1784 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[54] 1592 340
set_location scheduler_0/sched_regs_5_[24] 1488 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[5] 1177 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[117] 1710 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_0[1] 1353 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[5] 1473 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[20] 1374 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[49] 1776 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/cntBinary_RNO[2] 1631 315
set_location CoreGPIO_0_0/CoreGPIO_0_0/xhdl1.GEN_BITS[3].APB_32.GPOUT_reg[3] 1401 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sDjxDgw[5] 1981 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[62] 1754 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[1] 2128 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Ib5kuiaHr5ifIeh4 1607 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[1] 1207 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[51] 1785 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0[0] 1168 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[107] 1788 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ALEN_RNO_0[0] 1547 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_38/ImCr 1700 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdtokFe1yrkwiiq5F4zrgG7jmJkakg9wr[34] 1698 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[18] 2073 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[29] 1739 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[61] 1908 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCv 2108 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[89] 1674 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_122/ImCq 1853 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_strb_to_addr_cpu_d_rd/m73 1344 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib8bCnm6kBHFF5nqKjcfopdBl6[0] 2165 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[4] 1923 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/iog_rddata_en_p3_n 2142 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/last_next_NE_1 1560 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[49] 1441 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[43] 1448 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGI5[9] 1999 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[30] 1412 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[29] 1115 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg_RNO[7] 1979 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp_1.ramout_1[0] 1322 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfvwv 2067 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un4_bcu_op_completing_ex_0_RNIAMTHK2 1238 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[76] 1765 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[34] 1421 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[20] 1378 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[31] 2048 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[21] 1785 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[64] 1721 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[18] 1832 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[31] 1673 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[10] 1348 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.rdAddrGrayReg_r[1] 1012 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/counter_lm_0_fast[0] 1090 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[2] 1484 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[6] 1042 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[3] 1645 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[12] 1192 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0_1_sqmuxa_1_i 2032 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[77] 1830 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[6] 2024 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[10] 1365 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52[16] 1037 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[59] 1961 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[14] 2209 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[70] 1820 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[50] 1547 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[11] 1274 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[5] 1901 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[38] 1643 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[15] 1700 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[42] 1675 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_a3_4_0[0] 2026 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[18] 1380 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[20] 1970 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[3] 1887 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[20] 1394 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_1[17] 1073 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[21] 1470 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntGray_9_0_fast[0] 1611 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m92_2_0 1932 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[1] 1996 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[13] 1395 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[87] 1790 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_9[8] 1025 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[55] 1766 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[36] 1375 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaI1gi7p1c4wr[2] 1633 295
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i_RNO_4[2] 498 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IbIKu9D19CEk1k1sxyI2hy9tocpw8vGGK9p7j49tex25H6 1643 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_first[3] 2151 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[122] 1686 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[3] 1620 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IIx4bh0KzKiqDyHifxAJIhGFlcKxjbgqmqElpJj4nracxn19iFJ3v89v3xkj77hz5m5997f 2070 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Iiry48H1sFq19C4rb 2079 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[135] 1904 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][13] 1558 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I05IK40Bdz8IwLa88iyCz[1] 2031 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_mode_enter 1242 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[14] 1646 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbbInJ80Ash63gvgG4o733Fzl5bH8[2] 1650 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db5_reg 1860 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[64] 1476 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/SLAVE_WLAST_RNO 1558 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[44] 1657 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[15] 1317 283
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_5_1[7] 1399 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHhp[10] 1971 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p2_p_2 2139 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk4[0].un18_wr_datalto6_2 1501 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[19] 1939 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[28] 1411 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[3] 2083 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_sn_m4_RNID6EC3 1139 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_addr_offset_1.CO1 1521 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[76] 1905 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[30] 1886 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ifee1qsqHcx4nw5fansu[8] 2089 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[82] 1856 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sDpEt1C[7] 1934 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_m4_0_a2 1248 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[45] 1573 310
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel_RNO[0] 1417 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[26] 1716 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_1[0] 1081 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IcILGLt7fAeh1JJfdg3wh8h[0] 2144 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_penable 1326 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[94] 1999 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p0_p_2 2093 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a2[26] 2092 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[20] 1780 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1[21] 1035 303
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitcnt_n4 1439 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/cause_excpt_code_excpt_cZ[4] 1263 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[19] 1243 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[9] 1145 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[11] 1190 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[3] 1141 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_o2_0_2_tz 1328 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ib1n3A0ryf10xJch[2] 2097 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_1_3_1[0] 1792 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_RNO[24] 1186 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][38] 1373 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[4] 1364 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[71] 1848 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[1] 1205 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid40 1273 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_DELAY_LINE_MOVE[0] 2102 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_is_opsrv_cfg_5 1214 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ighyj8tJ6A5CEE6gurrleuhcwEIdbHqmybazHxbc 1659 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_csr_addr[1] 1105 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st_ns_a4[5] 1351 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[12] 1099 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[18] 1988 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/buff_rd_ptr[0] 1419 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/alloc_output_buff 1474 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[96] 1616 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[10] 2167 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[59] 1784 334
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI115 1324 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[5] 2189 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[46] 1735 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[10] 2177 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][7] 1364 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_rdCtrl_inst/RdCtrl.empty_3_0 1633 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1iziEk1wt8t5Hessh[2] 1650 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[14] 2149 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[64] 1721 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[15] 1205 258
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[15] 1523 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[7] 1341 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[10] 1957 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[5] 1856 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[9] 1218 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[18] 1175 286
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m77 2001 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iqq8dqf5s4cmLAAdkGp1g9wt 2012 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps180_3_lt_low180 2180 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[22] 1864 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[97] 1839 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_5_2[5] 1034 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IeJID0b0ntsIa4abp4gq[1] 2112 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[3] 1104 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_206/IgFGIcg 1791 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/accept_req 1338 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[7] 2330 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IcCC5kBF1eFr8nrAg00Idx8[0] 1959 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntBinary[2] 1597 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[14] 1922 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[4] 2081 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val_0_sqmuxa 2169 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[11] 1365 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[53] 1932 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[76] 1955 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_gpr_addr[1] 1110 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[50] 1854 297
set_location scheduler_0/sched_regs_4_[10] 1480 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[7] 1641 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_empty 1579 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[26] 1647 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/cause_excpt_code_excpt_cZ[3] 1265 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/In2DIex5t0Fq60plmeGDhogt 1776 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/InaLxvoKIG4JhoAu64r5L7b17Bntxvgjetq35xLC1qFDnbxAfc4Hndg7b 1969 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwrite_RNO 1360 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[58] 1759 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/rd_en_data 1550 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/data_out[0] 1308 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[7] 1176 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25[23] 1024 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[29] 1526 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[64] 1786 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcviHx9vsk5mJ3487wze8hLFdttf2EhA7GitcaCh5AjxnC0njB3Laggt 2172 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[23] 1870 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2[26] 1172 261
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][38] 1291 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgeGFH4jC02yot546fIq8pD9i1ohsbFxnzC6uKhC[3] 1674 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[13] 1941 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[4] 1340 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[15] 1545 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/dly_cnt[8] 2181 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_1_next_4_0_a2_fast[10] 2132 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6_1_sqmuxa_1_i 1970 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[9] 2104 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_rvalid_i_m3[1] 1306 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[11] 1061 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[49] 1578 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[17] 1270 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[23] 1178 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[57] 1616 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ies3hgyt7a[6] 2129 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic0tJi2u3rphjpp2whLuImp 2082 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_instruction_18_i_0 1315 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data_RNIHSAF[2] 1539 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[51] 1538 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[4] 1209 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[67] 1939 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNI6LTU[22] 2049 366
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[22].BUFD_BLK 749 165
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[131] 1789 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_9[14] 1011 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p0_1_4[0] 1782 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt[1] 2101 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[13] 1219 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[103] 1799 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_req_valid_6_1_0 1244 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[4] 1622 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[20] 1206 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[18] 1041 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[0] 1931 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[2] 1310 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[0] 1853 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_count_en_0_sqmuxa_1 1179 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_1 1235 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[18] 1826 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata34_0_a2_0_a2_RNILOB6 1098 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_1_s_0_RNO[1] 1281 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[5] 1165 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[1] 2050 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/rs1_rd_hzd_4_2_0 1208 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[49] 1489 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[5] 2179 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][33] 1442 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[8] 1904 346
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/data_out_d[8] 1374 270
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[34] 1536 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/transition_check_counter[6] 2227 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[75] 1835 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_to_err 1143 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p2_1_7[1] 1775 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[13] 1785 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IjvnE056Cs7wK4simaaa93856xy[10] 2039 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_index_RNO[2] 2164 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[33] 1727 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[8] 2279 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[44] 1732 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[10] 1358 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3C72i3vAjh3c[0] 2219 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[25] 1821 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/len_offset_reg[0] 1471 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_m0[7] 1094 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[1] 1474 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Iby0bGutjyp4ivDExgnDxjHx8r 2082 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntGray_0_sqmuxa 1630 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_4.delta_delay_4_7[7] 2042 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[35] 1792 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[3] 1883 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_o2_0_RNI1CH01[19] 1175 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[11] 1716 324
set_location scheduler_0/sched_regs_1_[27] 1491 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][2] 1272 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/II3ttGnIy40r91Jmrd[0] 2122 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[20] 1918 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[97] 1935 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_clk_sel_RNO[1] 2148 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[7] 1617 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux_0_RNI77H71[7] 1154 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[11] 2344 375
set_location scheduler_0/sched_regs_4_[31] 1501 280
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/MASTER_BVALID 1587 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][20] 1281 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[17] 1922 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[21] 792 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ibs4h6 1994 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52_10 1039 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[14] 1411 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[67] 1591 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[109] 1813 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[6] 2033 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_p_2_u_2_0 2216 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[138] 1892 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcLrdydcpjI93w9hK0u0Hcl 1674 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][21] 1391 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[20] 1536 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I20A22gcn9ELsdffibzAunmxEE4B5cAoiGssiJjgz 1688 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH0p48s[0] 1667 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[11] 1806 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_nearly_full_RNO 1508 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[104] 1684 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[35] 1865 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[21] 1143 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[36] 1448 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_ready_sig_2_1_0 1285 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[45] 1511 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Ify9w7AA6owaKpI8bkDwnf2Iy730oEax3CBD3ECx 1958 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][24] 1291 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un4_exception_taken_2 1269 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db4_3 1754 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I1fErDrDx1D79cjue54gq 2080 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/ICuDGHct[2] 2148 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detected_RNO 2111 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_RNO[4] 1947 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntBinary[2] 1576 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/extract_os_i_loop_l0.un3_req_os_i_src[5] 1315 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[92] 1894 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[9] 1967 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_RNIAB573[0] 1299 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[29] 1177 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ib9xpKHKAce68JIhr1sJ4fhlwI[1] 1868 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[90] 1770 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[36] 1602 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Il9gbedBxzugr6KImw2LL5la2GpleuqnnI3iuHiyF633H18 2119 330
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control2[7] 1399 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_1_1[8] 1268 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR23 833 294
set_location UART_apb_0/UART_apb_0/CUARTl1II.CUARTl0OI5 1337 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[62] 1894 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[34] 1723 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnuq8hw6rcax8[9] 1834 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[22] 1142 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/next_state_0_sqmuxa 1075 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[10] 1354 315
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state_ns_i_0_o2[3] 1388 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places56 1230 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[55] 1506 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnup55KbnnFss[3] 1804 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl8rbyd70hF7othg 2106 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/un9_syncRstOut 1547 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[4] 2085 355
set_location scheduler_0/sched_regs_1_[23] 1487 283
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitcnt[0] 1434 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3AzJvs2ndD3c[4] 2080 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/InpCi8uCFrzcfAkFE5I3ak16[3] 2227 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[15] 1430 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[50] 1360 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[11] 1730 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[43] 1904 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_1[2] 1621 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[36] 1581 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[33] 1530 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[46] 1925 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/command_reg_state_4_fast_cZ[3] 1079 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/m17_i_o2 1901 360
set_location APB3_0/APB3_0/iPSELS_2[2] 1321 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[25] 1836 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[12] 1941 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[31] 1169 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IwKq1vK8piHh2En5lxq2D[2] 2125 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_0 1286 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p1_1_3[1] 1771 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[13] 1133 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[34] 1572 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_op_complete_ex_xx_mm_N_2L1 1236 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[62] 1593 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_2[3] 2069 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_o3[9] 2060 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[16] 1680 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[11] 1125 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IyKm5adqBeDydhy0ts4fil0fjvrc2ra 2159 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[14] 1677 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IwKq1vK8piHh2En5lxq2D[7] 2148 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1_2[30] 1052 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1DrH9FCxmiv1Kbg2Fxz4vxx 1696 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ItCnhDGtkGns2B8BD24ajnBtCGmgFtIu62ga7DImxpH6 1661 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_7_iv_98_i_a3_0 1535 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[14] 1447 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhCi3j8vDl7KqjeJn9jK1Kvl7[0] 2127 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[16] 1710 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[67] 1762 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un1_instruction_1_i_o2_RNI2LMK2 1221 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ih731y6EAcqFckqx8[0] 1777 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IbsbI6oBxyu49iD8[3] 1845 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[17] 1545 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[20] 1383 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[14] 1405 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[34] 1575 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[46] 1654 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[30] 1775 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/cmderr_ff_cnst[1] 1066 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_5.delta_delay_5_7[1] 1859 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[7] 1162 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[59] 1917 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[21] 1198 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[1] 1351 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Iz9plrdbIBowmtsw861vyh87fjeAKh8[0] 1712 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].un12_IOG_RDDATA_VALID_GATED_i_0_a2 1885 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][19] 1548 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[3] 1392 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_wait_rxvalid101_next_RNO_0 1989 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_wrCtrl_inst/WrCtrl.full_3 1574 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[58] 1788 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[29] 1899 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[55] 1823 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_n_0 2121 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_first[7] 2131 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_valid_RNO[0] 1416 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_clk_sel_next[0] 2136 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[10] 2071 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[2] 1677 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][0] 1245 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnup55KbnnFss[9] 1702 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[55] 1777 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[8] 1855 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl8rhuj4skFios79 2067 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_resp_valid_sig_0 1271 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current_ns_0_a2[0] 2112 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeuJ3buLxLtngLx9j8sm[2] 1975 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNIBLHT5 1255 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dfi_rdlvl_resp_next_1_sqmuxa_0_a2_0_a2_RNO 1912 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv[28] 1158 321
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI00_1_sqmuxa_0_a2 1334 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count_RNO[0] 2224 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_delay_cnt_next_1_sqmuxa 1977 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_at_flush20 1295 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[24] 2064 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[1] 1113 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[39] 1573 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[39] 1494 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[4] 2127 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[89] 1890 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiAKAalyFs67aJHAkx3y6b91Bv3kB094EgfgL[13] 1949 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[19] 1169 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[84] 1755 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgH38H0k8ds3ch[0] 1722 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IgJ7CBkBnBqmFEzcLK0BwHzjxwnfelDJ0t527menj2JgxLChba 2230 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5_1_sqmuxa_1_i 1873 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[62] 1816 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[4] 812 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[5] 1978 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IwKq1vK8piHh2En5lxq2D[3] 2144 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[11] 1110 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[27] 1028 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iqdwhak00igah2p4zC8mGBwy[7] 2082 300
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/empty_out_RNO 1362 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IG5ybacKp0ehlJkID3[2] 2101 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbzoinDnrGHaqvJLdiqvkeAtJe[3] 1726 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2_0_RNI1QO92 1300 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/to_boundary_out[2] 1535 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns_a3[8] 1756 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sba_req_valid_int_1_sqmuxa_RNIQ1AP 1203 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[11] 1952 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CLK_SEL[1] 2147 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[133] 1797 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[69] 1540 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[16] 1752 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/II2aAF9DmjrAt8ai75 1586 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[50] 1385 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[12] 2161 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbzoinDnrGHaqvJLdiqvkeAtJe[5] 1718 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[13] 1105 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[83] 1793 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[33] 1023 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_162/Ic4jjp3AKtw9hg3f40xhpJc 1818 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[44] 1759 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[11] 1687 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[8] 1557 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/zero_hold_reg_data_0_a2_RNIP0NN[2] 1523 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIDI3P[0] 1417 324
set_location scheduler_0/sched_regs_0_[27] 1455 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IznjDjz0ItLdC3FJi7LH7 2128 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iuw38lbpcse[12] 1968 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/data_03 2149 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[32] 1722 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[12] 1519 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_4.delta_delay_4_7[4] 2029 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[6] 2075 357
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/un1_data_out_dx_31_0 1369 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ic5bLoo60z77d 2211 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p0_1_7[1] 1807 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[13] 1850 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IIx4bh0KzKiqDyHifxAJIhGFlcKxjbgqmqElpJj4nracxn19iFJ3v89v3xkvzJbjBncxngv 2082 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3_1[14] 1931 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[55] 1564 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[29] 1734 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[2] 2062 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][5] 1289 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a3 1319 279
set_location scheduler_0/sched_regs_3_[6] 1437 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ImChCwsgBep9kinjlGEIo1KFIlpcD15GCdhfcKmiGzGviuB5wqr8wlz2B[2] 2149 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[4] 2164 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_clk_sel_next[1] 2145 363
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_out 1388 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[8] 2096 312
set_location scheduler_0/sched_regs_5_[29] 1493 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][15] 1404 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_4[12] 1195 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_21/ImCr 1720 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[24] 1155 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzbL[1] 1994 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[2] 1845 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[39] 1693 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_clk_sel_RNO[1] 2057 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[76] 1698 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[4] 1722 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[30] 1147 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IyqDmmktrFAjcoc81Ffl6[3] 2114 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[8] 1507 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqso34geo5kGoIqt05lfff16i0uKgu[1] 2131 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[70] 1885 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[22] 1040 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[76] 1665 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[102] 1792 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_hword_high_only_req[1] 1319 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[16] 1686 315
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il5 1332 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[7] 1362 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[9] 1767 367
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw[2] 1366 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[96] 1898 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[16] 1122 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[28] 1089 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IjzhCccGK6ic4BjFvID1t4y0G29[11] 1950 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[28] 1673 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnuq8hw6rcax8[9] 1714 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[13] 1433 306
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_lastbit_RNI13LD 1427 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie9gFKhHn6Dsby28kjebeg9gAbDGxa 1674 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IdmxtpieGcpGeoHayqsiaxFoG64a6C9wr 2150 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dqs_oe_p2[1] 1767 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNI2SF2[3] 1624 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[11] 1516 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[18] 2073 315
set_location CCC_C0_0/CCC_C0_0/clkint_0/U0_RGB1 1747 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iiry48zBKGi4plxbh[2] 2247 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJAFgdvd0ujl6hxD7i 2167 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[28] 1940 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IekuGGsKcklfrdsgf016 2170 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[34] 1860 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[40] 1719 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_3_2[21] 1061 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[5] 2062 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/currState_ns_0[1] 1584 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[24] 1059 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/un1_WRITE_CALLIBRATION_PATTERN_PARAM_1_13 1787 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IvziEq082rd[2] 2176 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGrf[41] 1704 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mstatus_sw_rd_sel 1170 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[74] 1702 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[20] 1183 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IK019csCqaxmEmd9r5[1] 1669 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iiry48zBKGi4plxbh[3] 2119 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[19] 1310 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[33] 1442 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ic0txxqA6JwB5i4kH5odhbc 1768 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[5] 2001 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ItCnhB7ljvv5x5Ie37x7eKf6JLh8KbBD44qaCiijtiCq 2158 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntBinary[0] 1612 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[19] 1064 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][14] 1232 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[58] 1738 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/cntGray_9[2] 1632 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[11] 2181 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_0_next_4_0_a2_fast[5] 2102 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st[4] 1345 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[11] 2006 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en[3] 1207 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[7] 1958 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[29] 1107 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib5G9j1Ca63GHDscr4twIFoLCL[3] 2094 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IwqBr2rdLzB3cc41A6gclFa4KFHjdD6rrrzIG3g55pjhIEzLBaC4wH[36] 1636 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[52] 1663 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[64] 1872 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[87] 1829 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/II3ttGccaqAjsg0ogw[5] 2227 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[78] 1794 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_iv_7_1[0] 1209 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[19] 1061 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[13] 1799 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_9[31] 1342 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[17] 1139 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p1_reg_2[0] 1776 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[25] 1015 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8FCuDAn0xzxDl7 2039 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_3_a0_a2 1229 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_4[8] 1926 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[22] 1221 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO[13] 1112 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_valid_iv_1_0_a0 1222 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[64] 1589 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_oe_p0[0] 1813 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[5] 1856 313
set_location scheduler_0/sched_regs_7_[27] 1443 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_9[15] 1335 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[29] 1669 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[94] 1825 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[118] 1869 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntBinary[0] 1570 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/wrptr[0] 1481 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iof01Enzefi1h8[3] 2050 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[9] 1854 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[16] 1889 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[13] 2034 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[48] 1487 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.fire_w 1010 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw_loadphs_b.m2_1 2041 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[83] 1789 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/pause.m2 1909 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg[7] 2011 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/count_en_0_a3_RNIB2AF1 1205 321
set_location scheduler_0/sched_regs_5_[25] 1489 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i_1_RNO_1 1326 324
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTll0l[2] 1328 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[25] 1199 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[66] 1773 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s1[0] 1616 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[8] 2012 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[29] 1718 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s2[1] 1577 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Igh3wb48rC32xCgkn17dJjaexBCsrHoDy26Jd62i 2077 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[18] 1122 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[8] 1142 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[40] 1624 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[18] 1846 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IoxeCd4CkekG19 2217 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/InpCi8uCFrzcfAkFE5I3ak16[4] 2229 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[12] 1132 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[34] 1704 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[29] 1542 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntGray_0_sqmuxa 1540 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbsbI6oBxyu49iD8[9] 1692 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[58] 1897 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[95] 1849 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[29] 1349 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[131] 1789 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_ready_sig_0_2_RNO_1 1276 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[1] 1897 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[12] 1733 310
set_location scheduler_0/prdata_1[18] 1423 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[44] 1698 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[7] 1159 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_implicit_wr_mtval_tval_wr_en_s_a3_sx 1267 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[57] 1813 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[3] 1452 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_ns_a3_0_1[2] 2171 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[35] 1723 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_start_bad_data_check_next24_0_a2_0_o2_RNI397U2 2009 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[59] 1917 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IfxHnfbqhIz1zdElKegmAbwwkkzfl6 2102 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO[0] 1295 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[44] 1585 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[58] 1622 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[84] 1850 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[4] 1466 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[5] 1171 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dly_cnt[1] 2077 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mpie/wr_en_data 1162 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_i_a3_2[3] 2107 372
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel7_0_0 1387 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ibq7CpuGJsdsrorc[0] 2124 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[30] 1125 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][18] 1229 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_RNO[10] 1850 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/If4H8Ijmc2Fi8I199DkivnjFzyoI7h 1702 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[39] 1895 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[1] 1849 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[0] 1999 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[8] 2228 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IwKq1vK8piHh2En5lxq2D[5] 2142 310
set_location scheduler_0/sched_regs_3_[27] 1458 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[5] 2195 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[44] 1946 351
set_location scheduler_0/sched_regs_5_[2] 1466 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ie1IDpL57d 2130 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[99] 1805 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[5] 1117 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/InwD435gdztgh69m6s94whba 1665 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[30] 1246 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[15] 1251 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2_RNO[3] 1841 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[15] 1916 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xr71kHkHrjAf4FqF7LH8[2] 2061 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[4] 1996 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[9] 1917 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[5] 1569 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt[2] 1899 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[77] 1696 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ii1H8g4H2doG4i1cf 1789 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[33] 1830 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[31] 1418 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_consecutive 1427 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_o2_0_a0_0 1258 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[32] 1668 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_load 2048 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[96] 1889 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[59] 1507 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_61/InLd39yj88ArH8[6] 1822 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[1] 1176 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next17_2_i_0_a2_RNICEM31 1911 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_int_RNO_0[3] 1212 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[10] 1520 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[21] 1363 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNIM3331[28] 1393 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/req_addr_mux_3[10] 1350 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Inl84eeCo6wLj1ziu6H8KhdaithEIz3zawpGCidch9thJwhKfe8k6GD77[5] 1691 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[26] 1533 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[9] 1058 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I7f6zICK202798pCz67pevIeyaL9ezxbFcqw6fwlD 2023 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[4] 1255 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[22] 1629 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[4] 1995 322
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state_RNO[1] 1394 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[7] 1800 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[12] 1347 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iof01Enzefi1h8[3] 2119 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[13] 1560 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxCvdF1v1mK 1892 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Ixp[0] 2067 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[57] 1630 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IdgKGvAarnGmy3d9KcdmoA2B66msHHub0 2161 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Icj2gjA7vuK99k2EDs9oE61tnkidJADu0yb34Ga3L7sbwt[2] 2245 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[19] 1045 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[34] 1510 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[31] 1893 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[50] 1808 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[19] 1232 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[68] 1843 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un1_cpu_d_req_accepted_2_0 1274 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IoJGy8hEawEy83CA1JyaoapxqDEDm24vl6 2079 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[10] 2006 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[66] 1775 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[23] 1673 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[99] 1714 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[4] 1532 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[50] 1616 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[38] 1640 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/un3_req_is_opsrv_irq_en 1234 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Icj2glauCGm6Idmj0aaIKwb4jrJwrE04uDh2a4JH7CDIrb 2171 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.dq_dqs_optimisation_comb.visual_start_bad_data_check_next34_0_a2_0_a2_1 1927 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_4.delta_delay_4_7[7] 1893 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IzK4xKAb2c2c2p0oo7o77[6] 2128 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_current_1[0] 2063 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[42] 1950 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rd_dqs_move_next 1960 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[24] 1098 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[19] 1601 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iiu7lcc49eB8Ltkrc[2] 2202 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/iog_rddata_en_p3_n 2091 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[27] 1844 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[23] 1566 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[106] 1832 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[14] 1113 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdqzHC4rtjves5Ac02voFB9y9DmgzxDrh[3] 1667 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_0[5] 1115 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[35] 1812 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_RNI98V78B 1232 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib8bCnlomKIqCH2r4h29vuqkCw 2111 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[75] 1867 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_0[2] 2067 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[68] 1668 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IcxKh4zct1H2HgD15zDI4b5 2223 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_reg[3] 2130 352
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_nextd4_NE_3 1411 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IjzhCccGK6ic4BjFvID1t4y0G29[0] 1945 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[20] 1991 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_reg_plus1_RNO[1] 2176 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[36] 1371 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8v0G18[35] 1662 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[5] 2085 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[7] 1855 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_a3_3_0[0] 2072 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[9] 1807 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_0 1422 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[11] 1234 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[10] 1051 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_4_0_RNO_0 2106 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[81] 1874 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_124/ImCr 1852 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_move_delay_next[1] 2002 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbzIaI6Kkkbqz77d[1] 2076 321
set_location scheduler_0/prdata_1[21] 1482 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[115] 1833 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[36] 1573 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_200/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[0] 2138 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_0_sqmuxa_0_0_RNIJ7HN1 1212 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[8] 1858 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IjzhBHwzskEhGv83FoF3Kz8er7a[0] 2146 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/rd_dqs_load 1926 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ij9qK5mBAmcj4qlldB4u4BBcHf4rsJ342LclHgIL1bm4I7b 2174 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[91] 1759 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[5] 1943 298
set_location scheduler_0/_l7.triger_reg119_0 1481 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[77] 1825 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/Ib7pwehqw7f342lJbnjIA9wi91DaIA1Jxr7i 1961 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[28] 1524 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_24/ImCq 1721 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfvwu 2106 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[26] 1228 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[8] 1953 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_21_u[9] 1014 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[21] 1732 352
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTIlIl[2] 1346 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[25] 1301 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO[10] 1126 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6dcGgvAJxE951dvFrc0ksg2gm7 1683 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[112] 1920 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmhoF8EE6Fgr[1] 1712 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[11] 1943 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I3qasqnDbv8outKJxG2u82ezxmd1zne[12] 2161 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r1[1] 2020 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_ns_0_0_a2[2] 1988 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[81] 1855 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[21] 2067 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/data_out[3] 1314 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[20] 1661 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IjzhBI12ugq7KxbmDHLrIgzHvgL 2082 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[47] 1767 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[25] 1139 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[19] 1190 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[69] 1757 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2_RNO[4] 2063 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[71] 1840 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzw46Id5lDgIooF3b2 1672 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[5] 1307 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/pkt_cnt[0] 1548 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[21] 1443 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[3] 1826 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/dmstatus_allany_havereset 1076 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[6] 1975 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[1] 1989 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_completing_retr_0 1253 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[2] 1132 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[71] 1811 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvtdgJ0gp9Cco3Dj8Gupwqxgdtee3[1] 2137 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IejhaugJh0kc1GgnmpLEa3Hvsxtrgge8w434qEydpFtkehvLietws 1699 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[66] 1891 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[26] 1404 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[1] 1825 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[46] 1517 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[14] 1172 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[15] 2094 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_no_burst_cnt_r0_next_0_sqmuxa_0_a2 2109 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiFd3okagy5uImmccywcsbClC2k3D6wJHxpIF 1994 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_ar_req_5[0] 1254 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[29] 1200 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkcDn6eBD5Ec4xJxmoCtC9wy[0] 2048 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_n_0 2123 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_rd_byte_en[0] 1289 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[95] 1835 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[19] 1232 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[14] 1175 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state70 2017 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState_ns_0[1] 1479 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[53] 1581 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfv1E 2108 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[31] 1379 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[12] 1656 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[0] 1187 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_a2_2_s[1] 1303 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[6] 1925 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[17] 1181 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeF3x6Dfj1FHKiqnF77a[0] 2125 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[21] 1361 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[121] 1832 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][21] 1284 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIQDHL[0] 1444 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IikmeE3qCJGLA2fce 2108 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[77] 1846 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[26] 1778 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db5_3 1771 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[26] 1042 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[15] 1332 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IumBAhj8bsf 2206 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbcCj0n9h1rFfhGCAuEsfq1CC8b7c 2019 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][17] 1400 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbnyC0vfgcpCtDesF9mfzemryjzqtzvbto6086762eDHjGogq 2061 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[39] 1639 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[7] 2072 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[124] 1799 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[16] 1347 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[57] 1760 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8v0G19[34] 1661 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[2] 2134 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[6] 2000 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/req_masked_a1[0] 1262 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[2] 2133 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[6] 1169 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[43] 1592 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgJ7BKFsdypeEqry5kqxonb6H5Hh4b3Dvl3IxcfyrovpdKC5gv 1674 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[10] 1959 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IbajhAlwjG9pB69yHumLFp673K7BG78zECFGIDA[5] 1947 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/rdptr[0] 1897 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpAJ5dHLCcbjtLbhdKfHpq0jGuv9akzo1F51c4gs[3] 1639 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_0[4] 2100 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[48] 1927 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[20] 1138 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_minus1_next7_4 1836 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[41] 1672 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNO[11] 2160 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[113] 1720 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_sel_i_o2_RNIITBO[4] 1196 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[90] 1873 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/apb_mstr_d_req_valid_3 1293 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[6] 2350 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[36] 1878 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[71] 1936 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_5_0_x2 1992 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_0_RNIDMI06[31] 1196 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current[0] 1995 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n_1_u_1_0 2194 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt_3[1] 1907 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnup55KbnnFss[5] 1698 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[103] 1795 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_wait_rxvalid101_next 1984 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[6] 1130 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[131] 1896 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[6] 1092 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_cmd[2] 2175 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[1] 2126 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[34] 1380 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[80] 1612 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_3_RNI2HEC[11] 1184 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[20] 1492 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/ImawrF2FxIyyDu 2190 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3463_0_a2 1329 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[34] 1925 301
set_location scheduler_0/sched_regs_6_[24] 1452 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[11] 1124 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[29] 1242 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[17] 1194 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[0] 1232 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val_1044 1262 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[1] 1206 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[7] 1201 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_int[0] 1207 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[1] 1938 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[17] 1193 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[31] 1180 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/IBdAkzIrJLitj3z6iwd4CGC2yCHuLBliekjI7i6mHfrcIzuLa2n[1] 1638 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[76] 1664 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[57] 1759 322
set_location scheduler_0/sched_regs_0_[2] 1430 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnuq8hw6rcax8[0] 1765 319
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[23].BUFD_BLK 628 195
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[77] 1902 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[8] 1462 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[19] 1218 264
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/addr_offset[2] 1515 318
set_location scheduler_0/internal_counter_RNO[0] 1485 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_wait_rxvalid101_next_RNO_0 1908 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_2[20] 1386 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[6] 1959 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current_ns_i_1[6] 2062 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[19] 1366 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed[3] 1359 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[91] 1851 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[11] 1352 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[10] 1983 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[29] 1395 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_154/Ic4jjp3AKtw9hg3f40xhpJc 1815 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[0] 1996 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[14] 1346 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_fenci 1204 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[35] 1540 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/InxEtDtmtpm6x8[5] 2117 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db5_4 1860 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[110] 2351 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[55] 1941 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[25] 1559 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[1] 2212 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[106] 1800 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGI5[8] 1997 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[12] 2091 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un5_alu_op_sel_ex[2] 1210 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[123] 1833 346
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxp_lastframe_5 1379 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n_2_u_2_0 2189 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_nearly_full 1565 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[112] 1890 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGrf[35] 1697 285
set_location scheduler_0/internal_counter[36] 1565 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3473_0_a2_5 1330 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ijfz2g91F2m1b6HsawdvsmFB017 2134 321
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitsel_RNO[2] 1430 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un7_cpu_d_resp_error_rd 1294 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[66] 1487 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52_1[16] 1036 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[0] 1930 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_req_op_i_0[2] 1278 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[121] 1920 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/un2_fetch_ptr_sel 1241 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[6] 1469 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[18] 1410 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_rdCtrl_inst/ptrsEq_rdZone_NE 1621 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[3] 2016 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[50] 1850 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iddf7nr2lJfegKhii9mnnch[4] 1709 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimttFbIdvzfws 2074 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m59_2 1950 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_0_a3_2[1] 2021 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][0] 1282 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[17] 1203 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcCbLHC[5] 2060 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_RNO[5] 1957 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[12] 1394 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[23] 2052 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[7] 2166 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_register.current_lane_3_1.SUM[0] 1791 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[86] 1621 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[25] 1160 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[63] 1875 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[21] 2032 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_8[31] 1333 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[39] 1867 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[4] 1615 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count[0] 1291 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[12] 1537 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/wr_hzd_loop.tmp_wr_hzd[1] 1290 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[6] 1396 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width_RNO_0[7] 2031 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[21] 1407 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db7_4 1764 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[74] 1768 349
set_location scheduler_0/sched_regs_5_[14] 1478 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IG5rm8cKmtD70A1x8h 2140 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[3] 1623 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ic7ClrJ7LGyk8KaulfuzAhA 1787 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGDp[13] 1913 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[30] 1848 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNI36S4B 1224 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][25] 1307 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[2] 1967 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntBinary[1] 1563 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[44] 1570 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[13] 821 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[0] 1895 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][32] 1411 307
set_location SPI_Controller_0/SPI_Controller_0/USPI/PRDDATA[3] 1352 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnlf6mnyIajL2re9GhzeL1wr[4] 1998 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270_lm_0[7] 2049 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[47] 1621 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[91] 1843 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][1] 1238 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[12] 1130 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzrL[3] 1921 319
set_location scheduler_0/un1_triger_reg123_set 1531 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_instruction_18_i_a2_0 1322 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[4] 2183 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[19] 1672 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[2] 1983 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[15] 1847 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[12] 1295 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[14] 1692 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_1[31] 1386 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[24] 1132 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[17] 1605 352
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTIl0l[1] 1314 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[29] 1245 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[86] 1790 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[6] 2192 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7e[3] 2137 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0myhudjrGBqE3lGtyvCtzyLAGhoI7s[5] 1940 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[16] 1202 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_a2_2_0_0 1311 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[17] 1705 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[3] 1398 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_39[8] 1023 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IDgmp42rcn5yncJGH8 2138 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNI0R1JI 1249 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IwKq1vK8piHh2En5lxq2D[6] 2169 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[90] 1642 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[28] 1222 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[9] 1289 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_first[4] 2041 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_m2_1[13] 2079 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ify9w7A80hK79x3AInp0AkvFBfcpC50g7jsm56su[4] 1778 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI8NA22[3] 1614 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[0] 1944 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[7] 2083 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[53] 1635 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex 1230 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[37] 1618 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[36] 1532 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last[5] 2061 370
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/hold_data_valid 1559 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/I436gcFugiFBq3A7kHtJbsns08ameh8[5] 2226 337
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_5_1[2] 1400 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_strb_to_addr_cpu_d_wr/size[0] 1427 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[52] 1585 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_1_7[1] 1809 372
set_location scheduler_0/sched_regs_0_[28] 1456 280
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[42] 1592 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[16] 1079 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/InaLxmpJ61900xh4ygdKtzFAzf9f6E3gehrrkH6ehejjwDo8Lvuq6lxbd 2229 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ip5Lv8ulF8hnlK5odgbg9873 2189 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr[3] 1541 325
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/data_rx_q1 1386 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[16] 1131 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][27] 1451 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnup55KbnnFss[4] 1805 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[33] 1726 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/InxEtDtmtpm6x8[1] 2116 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/register_rx.un3_transition_detected_1 2228 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_8 1314 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[64] 1695 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[15] 1958 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib1lnogyfJnpDJcr 1693 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[25] 1076 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[91] 1653 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[21] 1563 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[1] 1260 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[27] 1497 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3_RNO[0] 1978 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_m2_1[15] 2212 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270[0] 2129 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a2[26] 2032 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sba_rd_req_cmb_1 1190 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[14] 1804 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_at_flush_Z[1] 1287 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/bin2gray_inst/nextGray_1_0_x2_cZ[1] 1612 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[7] 1252 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeuJ3buLxLtngLx9j8sm[3] 1954 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[55] 1771 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IHujtF0JxyGhys3kcf5LKD3dhrse[5] 1947 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iw9yG6bzlJFnsKlys54gt 1659 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_oe_p1[1] 1805 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[76] 1897 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[72] 1777 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[42] 1670 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[27] 1645 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/extract_os_d_loop_l1.un9_req_os_d_src[5] 1286 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[22] 1221 319
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_nextd4_NE_1 1405 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[31] 1344 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpquyxixsIl66tEangI9C6ibE9o22iluiFpAzAws 1634 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[15] 1898 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter[1] 2117 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[29] 1649 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_95/ImCq 1780 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[49] 1441 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ib9xpKHKAce68JIhxuzlJgf0Cs[0] 1592 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[151] 1913 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[5] 1345 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[31] 1021 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl8q597HbKIgvygH 2076 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset_move_count_RNO[0] 2014 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_71_u[0] 1060 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[4] 2199 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[13] 1421 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[5] 2047 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbjqyGq9LFtt7AcuzJuhFwoul5xdkiaDeu3Ffl7[43] 1710 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[51] 1765 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[139] 1890 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkg0hlAa4e2zKvpzbg[0] 2047 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[40] 1666 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/un9_syncRstOut 1555 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[51] 1652 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/Ibhettv5Kwf9lkGrAlEdnD4C90eBzBtimLmhjDFbAIjiLdiCv 1830 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbxKBGCJKFrhghcj 2127 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.wrAddrReg_w_RNO[0] 1027 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[22] 1941 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbE3fL0vmk34AiaGKlkwyzfBlos49DC3kIrd 2020 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[60] 1762 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[27] 1281 271
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_1[3] 1348 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_clk_sel[1] 2148 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[23] 1838 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqs_2_stw_next_fast[4] 1957 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IcAobBEkfLhofsAhudgCp7ADzqEHHwxCzfx5IbEJpj0uqAvF3Ixrh3DnoAf5Gn68rb 1703 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[96] 1888 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[11] 1963 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[117] 1807 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[15] 1380 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[13] 1932 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Id8iwwwIq1lHsG1D4cill1j05t8uLAEiIr6cbtH4Jwv 1670 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[5] 1137 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[126] 1682 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_rdCtrl_inst/ptrsEq_rdZone_NE_0 1628 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_m2_1[7] 2202 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mcause_sw_rd_sel_1_2 1169 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[4] 2204 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/nextState_0[0] 1476 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IlICg5AIdvG3wneKdiFeK8jjKqu7wHma7Fqbc0Hp0pkLz17[6] 1662 297
set_location scheduler_0/prdata_4[0] 1497 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[19] 2057 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_p_0_u_1_0 2111 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_123/ImCq 1859 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I1gdiLvzcFzefzl637vwy 2102 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[6] 1352 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[57] 1711 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[12] 1340 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_minus1_1.SUM[1] 1528 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[31] 1209 264
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][34] 1566 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[4] 1984 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[19] 1192 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Iewl6uqFss[2] 2066 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[38] 1636 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[7] 2162 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[26] 1892 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[45] 1975 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_debug.debug_active_retr5 1253 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_2[16] 1168 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un109_0 2125 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[20] 1189 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[14] 1224 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[7] 1127 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjAD1ohGbzqDxwb3eLbqgAKcj5CL[8] 2246 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[21] 1082 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[15] 1134 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[20] 2106 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[14] 1719 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ii8Lj1joKd0e1sb29[0] 1689 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/buff_ready_reg_RNO 1289 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[10] 1645 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[31] 1191 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/start_bad_data_check 1991 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_capture_reg 1215 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[121] 1820 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_operand1_mux_sel_ex[0] 1222 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[9] 1448 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[15] 1422 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[125] 1681 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/g0_10 1232 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[3] 2014 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/fuzzy_0 2013 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[16] 1372 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/If4H91qfKdJywp5u2t88koKm2jHxbc 1801 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[4] 1976 364
set_location APB3_0/APB3_0/iPSELS[1] 1324 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand19_RNIQ3EC_0 1170 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[125] 1923 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[13] 2187 333
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m16 1336 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_m5_i 1244 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[8] 1197 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[14] 1776 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_65_i 1931 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ImawrFzjHem0HF 2173 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[61] 1896 312
set_location scheduler_0/un1_triger_reg123_12_rs_RNILPVP 1540 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[20] 2105 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[6] 1917 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detected 2022 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[16] 1640 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[5] 1917 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IbcCj2wEkkb0GgHFl3gG0y8staDbc 1995 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[60] 1574 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i_1_RNO_2 1269 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[56] 1566 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIAH0S1[16] 1328 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntBinary[2] 1616 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[1] 1197 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[14] 1440 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_p_0 2179 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[22] 1984 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.wrAddrReg_w[1] 1015 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[21] 1939 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_98/ImCr 1784 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[17] 1940 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[29] 1022 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[0] 1357 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[2] 1934 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[53] 1526 333
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i[2] 488 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[59] 1788 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/visual_SEND_DATA_SM_next_2_sqmuxa 1551 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0_1_0[10] 1061 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IoDJGseLCfi1xLxucHkx7v18 2025 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[15] 1214 270
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_rdCtrl_inst/empty 1596 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[88] 1818 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][18] 1434 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHhp[3] 1970 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_a3_0_0[3] 2036 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[21] 1036 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[4] 1135 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[28] 1714 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[108] 1791 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/transition_check_counter[7] 2228 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_0 1269 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[113] 1909 340
set_location scheduler_0/_l1.triger_reg65 1534 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[0] 1166 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr[1] 1547 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntBinary[2] 1544 334
set_location scheduler_0/sched_regs_1_[17] 1481 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHbL[9] 2005 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[14] 1400 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_ns_a2_0_6[4] 2231 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I1fErDr9z62e1iCJjqDbb 2147 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ibfb197Gv5129fxmIJjqI8psqp6orAAfAEHEt7h 2169 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iqdwhak00igah2p4zC8mGBwy[8] 2081 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IjnqbfxmnshhvpwIiAK1yCwHxlA 2099 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[21] 1841 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[10] 1952 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[24] 1687 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[115] 1645 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[7] 1293 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_5_fast[0] 1544 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[10] 1453 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_0[0] 1294 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[84] 1792 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[125] 1922 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[31] 1732 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHbc4a0hwHaHkrAqaAk7G222yyCz 2184 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[0] 2189 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_9_0_RNO 1197 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dq_dqs_block_fifo_reg[1] 1890 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[7] 2236 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ILldmlBq89x52bqkJsv5tqbh87dElE4qAD9gIp[4] 1994 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[35] 1054 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdbDpB1FKpmDfhqjufnuKgt 1647 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_apb_mstr_0_a3_1_11 1274 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3C72i3v925HA 2176 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_0[31] 1388 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IbsbI6oBxyu49iD8[5] 1855 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[4] 1848 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[14] 1571 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[36] 1710 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_empty 1486 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[15] 1295 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlemItaF45bdptbjDd0kje3[1] 2241 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/WrCtrl.full_3_0 1619 315
set_location APB3_0/APB3_0/iPSELS_1[3] 1323 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlemItaF45bdptbjDd0kje3[0] 2241 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibq7Cps2L0sfAr7b[1] 2199 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[27] 1720 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IquuIqy9hm1Bdcb9LrBwF7sLpKv1bC0Ikfb7kayi8zb8 2004 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[16] 1760 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[23] 1692 337
set_location reset_syn_0_0/reset_syn_0_0/un1_PLL_POWERDOWN_B_i 1682 3
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcCCurcEp2G1enLp6K15bH6 2103 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[96] 1890 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/req_addr_mux_3[8] 1336 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ie1bzqn16Kg6y8r9jdr5[3] 1565 228
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_RNI47DD[2] 2182 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[31] 1671 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv_0_0[4] 1214 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/buff_wr_ptr_0[0] 1433 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[86] 1842 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_i_o2[0] 2132 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[28] 1891 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[16] 1676 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJir2aia0d62joFE4iK2hubs2ra[4] 1997 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[42] 1942 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_1_3[0] 1792 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[3] 1692 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[14] 2033 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_3[0] 1288 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[46] 1645 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[47] 1626 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[16] 1369 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ii8Lj1jsoyE7hgAhx[0] 2101 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[21] 1160 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[28] 1241 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IK01AsaLstcf35lvgL[2] 1737 297
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTIOll[0] 1328 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[33] 1814 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[57] 1783 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[9] 1697 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_valid[1] 1448 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/pass_data 1291 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_1[0] 1287 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[15] 1205 267
set_location scheduler_0/sched_regs_1_[13] 1477 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IeJ9yoHE7m87J0g6kE75[1] 1868 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeF3x6Dfj1FHKiqnF77c[0] 2135 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state_Z[0] 2017 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntGray[0] 1614 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_27_RNO 1146 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[67] 1794 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ioffx5kzfxxK2E[2] 2157 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtepEi8zhbvtiD39CzEJ90kzrt6zJ[0] 2130 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[2] 1825 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[43] 1580 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[13] 2122 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[26] 1227 262
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[4] 1468 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnup55KbnnFss[5] 1866 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[69] 1848 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[125] 1902 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/I05l7vIj3w3K5l8aKJ9Ln[0] 2151 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[91] 1769 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[29] 1110 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNI6631_0[3] 1405 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[4] 1834 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IK01AsaLstcf35lvgL[0] 1739 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbLgwtqj45nFcGIHKrqAc7tv0dBLfdxv9iCr 2069 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[2] 1996 369
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_holdsel_RNO 1405 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ii0v03KyEy6jxHLfrrajr3Hw9wr[0] 2151 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IcIGDJKntIznd5IhfCqtAbz[0] 2266 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[6] 2061 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[1] 2174 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_1 1226 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_fault[0]_RNIMFNS[0] 1273 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAdKvxmoogncLyaGcf[0] 1977 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[1] 1850 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[21] 1943 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[71] 1915 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[30] 1670 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntGray[1] 1583 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[52] 1511 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ib63r85oALeIz0F9zh23HFzfl7 2160 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[135] 1824 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_9_1 1334 300
set_location DDR3_0_0/DDRPHY_BLK_0/LANE_0_IOD_READ_TRAINING/I_IOD_0 1956 378
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ImysL5uDjHmfx3[3] 2078 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_a2_0[10] 2126 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[91] 1797 346
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw_51[7] 1394 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/fence_i_hold 1242 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[26] 1636 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[13] 1223 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_61/InLd390d3EGorc[7] 1817 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_o2_3_tz_2 1324 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[61] 1911 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[14] 1876 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[4] 1848 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/valid_out 1379 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[19] 1626 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_8[15] 1368 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[5] 2026 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[15] 1831 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[0] 1678 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IHujtF0JxyGhys3kcf5LKD3dhrse[4] 1914 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo_23_0_iv_0_44 1488 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[0] 2189 333
set_location scheduler_0/internal_counter[33] 1562 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[20] 1195 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[4] 2150 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[103] 1686 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[59] 1505 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[53] 1504 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[1] 1989 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[33] 1583 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel 1169 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[20] 1657 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[25] 1382 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/cause_excpt_code_excpt[1] 1264 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[20] 1914 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[40] 1570 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[13] 1106 327
set_location scheduler_0/un1_triger_reg123_11 1537 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[38] 1831 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[32] 1944 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IIx4bh0KzKiqDyHifxAJIhGFlcKxjbgqmqElpJj4nracxn19iFJ3v89v3xjwiJ0znspp1rf 2107 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[21] 1573 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IbajhAlwjG9pB69yHumLFp673K7BG78zECFGIDA[2] 1956 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[59] 1904 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_p_2_u_1_0 2175 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[0] 1334 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[56] 1477 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[10] 1047 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[0] 1899 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[55] 1554 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[5] 1109 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfv1F 2103 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/move_safe_counter_RNO[2] 2023 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ida5hpbJ9lKALCatlq3c2ra 2157 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/cntGray[2] 1631 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[13] 2105 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_Z[2] 2126 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState[1] 1617 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_data_valid_ex_6_5_2 1204 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_r1[1] 2141 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_wait_rxvalid101_next_m2_1_0 1980 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_reg_2[0] 1794 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/full_RNO 1917 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[0] 1864 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[85] 1895 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[1] 2088 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[9] 1618 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[11] 1901 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/II2aAEy8ybjHKfrr2p[0] 1661 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI6Q3B5[1] 1608 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[69] 1856 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p0_1_4[0] 1793 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[8] 1956 301
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO1I[7] 1319 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[67] 1937 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/un1_tap_count_first_0_sqmuxa_1 2123 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_stg_0 1144 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[39] 1576 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2[11] 2201 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[14] 1046 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_0[28] 2029 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[54] 1783 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iqdwhak00igah2p4zC8mGBwy[5] 2056 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[3] 1203 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[26] 1307 330
set_location scheduler_0/sched_regs_1_[2] 1466 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[68] 1618 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_82/Ic3D63Ew6s218[0] 1767 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un1_instruction_1_i_o2_RNIFMEQ1 1318 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/wrptr_3 1578 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[14] 1933 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNIUDPH[20] 1172 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m3FJ3sh8H6Dba[2] 2150 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[12] 1285 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IrscElxpna5vo0jdgwpHB23aJG5aAyhIss[8] 2089 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[2] 1627 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[12] 1789 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[0] 2035 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].un1_buff_req_wr_ptr_1 1287 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[40] 807 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ibisc3lsgi0zx5sCAfFExA31bHzAt1F87rIDI18[0] 2104 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_UpConv_Hold_Reg_Ctrl/pass_data 1518 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/II2aAEy8ybjHKfrr2p[1] 1662 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[25] 1087 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_52/ImCq 1775 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzxp[10] 1969 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IeJ9yoHE7m87J0g6kE75[1] 1689 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[3] 1864 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqs_2_stw_next_fast[5] 1987 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ic4KbuL4iEzIA 1678 337
set_location scheduler_0/sched_regs_0_[17] 1445 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[82] 1880 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[101] 1842 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[77] 1829 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/cntBinary_RNO[2] 1603 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlemItaF45bdptbjDd0kje3[6] 2235 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/found_one_RNO 2191 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[48] 1598 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[10] 1398 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[0] 1858 343
set_location scheduler_0/sched_regs_3_[26] 1457 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[61] 1914 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[37] 1706 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[1] 806 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGrc[36] 1710 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[3] 2090 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[6] 1328 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[0] 2076 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/last_beat_wrap_RNO[0] 1502 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[20] 1671 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[5] 1939 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_3[1] 1262 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[13] 1301 282
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/wr_pointer_q[2] 1337 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/register_rx.un2_transition_detected 2230 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[11] 1600 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[12] 1952 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[1] 1353 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[10] 2207 376
set_location scheduler_0/sched_regs_5_[19] 1483 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[14] 1235 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un4_cpu_d_resp_valid_rd_1 1283 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[136] 1809 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[37] 1430 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_apb_mstr_0_a3_1_16_3 1271 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[47] 1442 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[2] 2153 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[5] 1611 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[28] 1502 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[30] 1717 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/ImrbFszbtvzfws 1665 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[11] 1169 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[59] 1898 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_gt_pause_next_1_sqmuxa_i_a2 2102 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_is_apb_mstr 1280 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current[1] 2001 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][20] 1465 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[0] 1394 325
set_location UART_apb_0/UART_apb_0/CUARTOOII[5] 1355 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_2 1415 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[42] 1862 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_1[21] 1357 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un4_dmi_req_dmcontrol_0_a2_0_a2 1047 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[1] 2003 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_ns_a4_0_a2[12] 1856 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[112] 2338 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB016[3] 2171 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[39] 1020 316
set_location scheduler_0/sched_regs_6_[25] 1453 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_4 1151 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ie58eci1h8[2] 2057 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[28] 1169 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneCswny3wjbHFhqI0ye5gkzfl9[2] 1699 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][15] 1552 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_1[11] 1907 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[19] 796 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/load_out[0] 1993 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[19] 1216 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbcCj0n87pj4Hly5Kan3oHt2825H6 2126 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[68] 1914 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[8] 2189 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[62] 1757 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n_2_u_1_0 2195 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntGray[0] 1638 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[15] 1037 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[1] 1854 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IcIKdqghpg5DsicxBuhB017[15] 2191 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_RNO[0] 1244 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[35] 1714 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[66] 1782 349
set_location scheduler_0/sched_regs_4_[22] 1492 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[120] 1790 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[23] 1129 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[21] 1018 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt_RNO[2] 1899 375
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_data_out_u_2_0_RNO 1424 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[25] 1107 300
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state[3] 1407 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[2] 1862 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo[2] 1492 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.un3_branch_cond_ex[1] 1263 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[37] 1818 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[8] 1208 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[4] 1362 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][0] 1273 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntGray_0_sqmuxa 1630 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[40] 1752 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps180_3_lt_low180_next 2040 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[26] 1451 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_valid12_RNIO10S_0 1126 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[94] 1798 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Iddgr8pFccaq5ezfu7F7v8u[0] 1885 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[1] 1629 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[9] 2163 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0_RNING99[1] 1160 282
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNO_1[1] 495 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[12] 1756 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[12] 1575 322
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNO_3[0] 486 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[78] 1816 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db3_3 1850 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[2] 1176 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m7 1928 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[16] 2032 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[1] 1122 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[15] 1206 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[7] 1183 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_4[4] 1133 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dpc_debugger_rd_sel 1157 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[17] 1865 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_1[3] 1358 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[0] 1999 346
set_location scheduler_0/sched_regs_7_[17] 1433 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_0[2] 2067 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IgJ7BKFqGs37LDe7qnsKkwcK1BzblyxF5r0i03gD4b0vlFzfl7 2117 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[105] 1777 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[104] 1683 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.dq_dqs_optimisation_comb.visual_start_bad_data_check_next32_0_a2_0_a2 2008 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_awe0 1013 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IHD4a8J3c1yvb3bvm8[1] 2177 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntBinary[1] 1596 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[4] 1621 306
set_location scheduler_0/sched_regs_5_[15] 1479 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/buff_ready_reg_RNIB5OSP1 1257 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[6] 1990 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb91CxlBDrucs[8] 1592 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[4] 2348 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IgfdL9H7Ikvqt0e7zDfqobHbb3aI9wwsDjredBl7 2125 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_2[3] 1626 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[54] 1823 345
set_location scheduler_0/prdata_4[29] 1463 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[64] 1688 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_burst_detected_next_0_sqmuxa_0 2104 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IikmeE3qCJGLA2fce 2076 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_0[14] 1022 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[6] 1235 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[7] 2330 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[5] 1939 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[13] 1567 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[3] 2022 346
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_RNO[5] 507 51
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_lsu_op_retr_1[1] 1218 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[27] 1131 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[14] 1931 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db6 1767 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I2nt4ykoqapjxcverAK3d[0] 2176 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0_0_0[30] 1087 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[23] 1935 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_13_sn_m2_1 1201 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p0_1_6[0] 1797 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_msie/gen_bit_no_reset.state_val[0] 1241 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/len_offset_reg[0] 1545 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3AzJvs2ndD3c[5] 2100 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/IK019dgoLl7lgdBy75 1621 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[57] 1503 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_shifted_5_RNO_0[2] 1534 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st[0] 1344 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[107] 1913 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[16] 1236 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[0] 1656 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[27] 1393 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/pass_data_0 1476 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/register_write_data_path.dqs_oe_p2_4[0] 1794 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIAK3S1[25] 1384 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_1[0] 2068 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[67] 1632 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[119] 1834 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_i_a3_0[2] 2111 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[10] 1860 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[15] 1954 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[90] 1825 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[23] 1225 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[27] 1446 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[31] 1180 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/wait_cnt_3[3] 1759 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[45] 1599 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_rd_op_0_a2_7 1326 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[89] 1856 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[35] 1705 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[39] 1781 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un1_visual_SLAVE_WLAST_next92_1_1_RNIF5HN 1552 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_5_0_RNO 2056 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[90] 1641 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[9] 1555 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[17] 2090 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[0].write_callibration_offset[0] 1840 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqbuhx[0] 1633 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[144] 1891 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibp4H21GpwrvjqhyL2s00dzbfkvBkzIGxc4ndCa9a5hsKFa7d 1667 294
set_location scheduler_0/sched_regs_3_[17] 1448 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db1 1801 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current_i_0[3] 2008 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmhoF8EE6Fgr[5] 1704 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IfxH8bmaHuhv4HzEwk3iw8IFhjI63c[6] 2214 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[14] 2210 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[2] 1879 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw[0] 2062 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ILldmlBq89x52bqkJsv5tqbh87dElE4qAD9gIp[10] 1970 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[27] 1237 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnup55KbnnFss[0] 1861 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xr71kHkHrjAf4Fr54vl6[0] 2031 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[17] 1857 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[49] 1776 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7c[4] 2157 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_expipe_resp_rd_data_0[27] 1186 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[15] 1183 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[6] 1374 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[51] 1699 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[1] 1271 307
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_5_1[1] 1381 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iv2IqIn5ocyJt8zvKnF4F56bfHFssn1028FH8xawl1innqurvez9wt 2055 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[48] 1765 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[42] 1580 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[18] 1671 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_valid[1] 1273 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[28] 1095 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[23] 1173 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[4] 2035 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[24] 1805 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[44] 1568 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Icj2gjA7FEDlltdcBIpig5awfq71Ib3D0uop9A2emp3ECq 2165 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[25] 2071 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_a2_fast[9] 2089 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/un1_addr_12_10_tz_0 1338 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IicGGcmCs79qJeuxHryFt9s25H7[1] 2069 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IbkCxmfoKnay0Jwnrgcd2lBuoti5qgwcnq9cki1oi1wBhbxljD9qJvb1y8f[3] 2254 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IwKq1vK8piHh2En5lxq2D[6] 2164 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_last[3] 2113 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Itwn7x00EFrKsI781EsLGblEKKulc133aJe6Iat2ghba 2043 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[54] 1613 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[15] 1668 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[44] 1630 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[18] 1131 318
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/counter_d_0_sqmuxa_1 1350 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Iz9plrdduABL4HufjFEI1H1ilkeCBDv 2070 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[35] 1388 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_access[2] 1083 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[1] 2149 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[12] 1884 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/load_dly_cnt.m5_0_a2_0_0_0 2116 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_25/ImCr 1739 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCx 2238 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNIH01K[5] 1259 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][34] 1391 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex[0] 1210 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IbLgwtqjx7CzAbL6Jmg66rekGhopLxjx7LH6 2192 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[33] 1956 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[27] 1093 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][23] 1296 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m54_1 1935 363
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/wr_pointer_d_1_sqmuxa_2 1356 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8B9628zveJI5H6[2] 2041 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[22] 2111 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifee1qspzycshb414I7i 1970 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqam8f[1] 1635 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[31] 1241 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ifilt5jcz9eK88cLzfl9 2079 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[8] 1723 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[1] 1853 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0mrmxz78Duj2eIcACc1AoB4GBGy0mB 1661 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/Ic0tJi2vfLDLKCv5HI5L4rd 2079 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[46] 1562 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[14] 1171 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[19] 1111 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][23] 1428 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/m14_e_5 1962 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_valid43_0_a2 1265 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_0[18] 1021 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_answer[0] 2046 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[4] 1870 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntGray[0] 1573 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[2] 1347 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[8] 1244 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/clr_cnt[0] 2176 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[7] 1140 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[110] 1689 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_i_access_mem_error_ex 1262 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_valid 1257 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[40] 1579 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[9] 1861 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_RNO[5] 1107 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[19] 1832 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][33] 1357 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/cntBinary_RNO[1] 1620 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_a2_fast[10] 2122 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[140] 1806 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_timer/interrupt_taken_s_0 1236 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[66] 1668 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[6] 1856 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_a2_3_0_s_0_0[1] 1305 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhLGlss06p8voaDx9[3] 2142 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_206/Icr 1790 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGrc[39] 1709 288
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_5_1[6] 1383 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[30] 1390 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m70_1 1938 369
set_location scheduler_0/internal_counter[60] 1589 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[24] 1332 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_ar_req_a0[0] 1253 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_fault[0][0] 1274 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IIHs4iibaA0zJEldDG3Ktmvmldw28LEydjEq66Jca9afql59Aisr0emF7LrcJ176Gn5tk18 2060 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[26] 1633 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[25] 1352 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt[1] 1537 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[56] 1680 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[35] 1432 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[41] 1668 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[24] 1625 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_lowest_180_delay_next_1_sqmuxa 2071 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNI5MNF 1423 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[13] 1960 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib7qdbgs5lxg54KHxI1lJlt8347s7gkehpH6 1687 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[8] 2139 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[0] 1186 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[72] 1648 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[97] 1941 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[57] 1621 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary[1] 1543 334
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/clk_div_val_reg[7] 1406 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p1_n_2 2136 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[21] 1185 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[0] 2154 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO[15] 1129 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_127/ImCr 1841 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_fast[4] 2187 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[5] 1392 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.wrAddrReg_w[0] 1008 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[28] 1931 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_10 1155 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_clk_sel_next[0] 2037 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[28] 2068 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[21] 1443 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[22] 2056 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_APROT[1] 1529 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_2[14] 1093 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[3] 2186 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[72] 1868 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[54] 1920 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/data_out[0] 1300 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p0_1_6_2[0] 1809 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_clk_sel_RNO[1] 2068 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkg0hrBaJpt6abizbc[0] 2046 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[10] 1967 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[4] 2098 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[2] 1903 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[13] 1669 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[24] 1471 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[45] 1891 306
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/CUARTO1[1] 1377 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_m2_1[4] 1377 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[2] 1713 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25[18] 1061 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbdjIvG4IEs86lak6x529s3xE7twr 1646 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[3] 2140 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[110] 1830 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3_1[15] 1898 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IrEkj4bCpeJw1bxcfJq0lkmHiFcb7gHyCt[0] 2219 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[15] 1639 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IjvnE056Cs7wK4simaaa93856xy[1] 2030 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[8] 1417 295
set_location UART_apb_0/UART_apb_0/CUARTOOII[7] 1362 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbzoinDnrGHaqvJLdiqvkeAtJe[2] 1771 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCu 2278 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[27] 1391 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[27] 1972 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[73] 1898 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_84/ImCq 1785 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[48] 1728 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[1] 1857 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[54] 1812 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI2HOH[15] 1251 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[21] 1191 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/dpc_rd_data[25] 1284 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IyEG0iLbvh1[1] 2078 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IeJIDzCsJ0Bfzbwz1xbb 2051 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter[1] 2217 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][5] 1292 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[27] 1384 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[122] 1797 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IwKq1vK8piHh2En5lxq2D[0] 2128 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[16] 1930 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/N_44_i 1275 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Imkgj41lc3nqFy7q0g1mA4gbAI8otgdfy9nAGkgy3t5kEzKtnezvCa6Jcp10GrF06l7Ea8dcBIvCfz98xurJlyyGrb8xxsdH0KG5jeIjsaytAFe5w8efghl9 2259 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHbc4a0hwHaHkrAqaAk7G222yyCy 2174 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[4] 1880 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[7] 2180 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[14] 1955 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IkAe5Jg9KA47pAvEFyBwBi7CiHp376ix8JFbc[43] 1709 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[45] 1613 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[15] 1689 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_wr_req_cmb7 1109 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_completing_ex_2 1251 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[29] 1209 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/ICdgalmI[2] 1997 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_m6_1_0_1 1219 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[2] 1177 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[10] 2067 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntGray_RNO[1] 1610 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Iqdwhak0JK8jpuFg14Efqk16 2077 336
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[5].BUFD_BLK 452 6
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_a2_3_3_RNI8HFF 1311 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IbsbI6oBxyu49iD8[2] 1837 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[1] 2127 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbzoinDnrGHaqvJLdiqvkeAtJe[6] 1720 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[61] 1927 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[38] 1692 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt_lm_0_fast[0] 2085 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/gen_buff_loop[0].buff_data[0][0] 1289 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[13] 2235 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_206/Ih2er7d 1796 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmcontrol_resumereq_4_u 1078 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][18] 1280 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata8_0_a3_11_4 1313 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw81lyKzw2mkvLvfrv2Cr[4] 1975 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iqdwhak0Ivcs8qjubBtyjfl6 2204 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Jm5[0] 2093 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[0] 2126 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdrEmygBpxJ0bf95KtdnjqnBtaC9lFebb 1671 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_full[1] 1485 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[17] 1197 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IjzhCccGK6ic4BjFvID1t4y0G29[4] 1947 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[4] 1215 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[5] 805 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[30] 1176 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_clk_sel_next[1] 2033 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[37] 1940 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][35] 1414 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[26] 1668 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IILAjb2JqfvceHc2D9[0] 2191 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[48] 1773 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 1562 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_u_1[14] 2131 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbqeJ9Lfmem5L6l7 1679 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iof01Enzefi1h8[0] 2246 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_i_a3[3] 2109 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2_RNO[3] 2029 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[12] 1644 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_3[7] 2083 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[18] 1242 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[68] 1874 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ifee1tG84yvEyFA75exA[5] 2082 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][10] 1321 295
set_location scheduler_0/sched_regs_6_[14] 1442 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ib1n3A0ryf10xJch[0] 2119 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[21] 1110 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I2DzKhr4nE9xD6BJGvavzD4l7ofrr2p 2052 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[15] 2012 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[3] 1235 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/I4eFkizgJlswgiIf6xtGLwBwv0b3mrb 1700 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[6] 2005 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_179/IbxnlFh5A6Hn3Hcs[2] 1955 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_count_last_6[7] 2043 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_ar_req_5_2[0] 1252 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[7] 2170 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_nearly_full_23_iv_0_18_i_a3_0_1 1549 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr_RNO[0] 1418 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[139] 1802 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[28] 1197 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[31] 1231 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[101] 1837 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[16] 1282 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iiry480Io8xGhJo8s[3] 2230 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[13] 1133 303
set_location scheduler_0/prdata_4[30] 1483 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[21] 1144 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IpAHhlrr6pLEmt53pB6EzlvH48GGCHbchykElkjcwrCeugrunJpz6qhBhpKLBILBcEk1Iqd4lrHgt 2046 300
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_63_i_0_a2_4 508 48
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[8] 1596 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Igm6nHI8jFukDaEBar4vxuu3KqL4iJF31c60whl9 2164 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_index[0] 2161 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[51] 1815 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un4_dmi_req_abst_data0_1 1072 324
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_re_q1 1414 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_0_0_a3_0[0] 1029 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IeJF94ksq0l7v52kghbg[15] 2187 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[43] 1632 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[13] 1933 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr[2] 1540 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[1] 1171 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[10] 1738 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2_1[8] 1035 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IdmGravBDuzFDIEkj7dly69907IfqgJsyF3xbmF9k17 1641 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[15] 2087 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[27] 1659 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[24] 1687 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[117] 1800 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un4_cpu_wdata_mux_i_o2[29] 1439 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[21] 1036 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][16] 1281 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[30] 1310 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[8] 1953 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_valid_10_1 1278 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[2] 1180 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibp4HtzJcnjx0ch81B7kcqG0wsfdHgmhGzuFtKJIgaCdf9BDF 1878 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_m3_a0_N_4L6 1243 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState[0] 1616 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[8] 1112 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[12] 2192 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][20] 1340 298
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[8].BUFD_BLK 485 54
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_2[0] 2024 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][12] 1288 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[30] 1550 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbCtAaIKj6h2ys1saDIpx8tBl6 1657 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2[7] 2081 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_0[15] 1378 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dfi_rdlvl_resp_next_1_sqmuxa_0_a2_0_a2 1942 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[4] 1951 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/prescale_counter6_3 1088 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[3] 1216 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset_move_count[1] 2005 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[25] 1430 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[5] 1991 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/Tc0_l_En_RNIGPVJ 1342 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[110] 1825 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_RNO[0] 818 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rd_dqs_load_next_3_1 1976 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IJAFgdvidwqDwtGG17 2098 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[18] 1709 256
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[7] 1981 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[5] 2005 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[17] 1123 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[121] 1929 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25_1[27] 1009 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I6E3fy9DoJDpnJuHqLicBIq9wiGf4H7E2vewJbt7c 2030 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_iv_RNO[0] 1225 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjzhBI10fa4p4fp4jDwf86DeFbd 2082 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[20] 1379 304
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[1].BUFD_BLK 499 54
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[12] 1826 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a2_8[26] 2093 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_u_i_0[18] 2186 357
set_location scheduler_0/prdata_1[10] 1460 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mie_sw_wr_sel_2 1167 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[15] 1826 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[69] 1757 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[1] 1652 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_0[2] 2087 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfvwz 2107 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[70] 1642 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ib1n3A0ryf10xJch[3] 2106 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[22] 1730 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_8[0] 1296 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IrEkkH09F4dF2EEb8iIt28DIFJFIplv2hs 1661 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[104] 1829 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6derLzpoJmaJdffwdjJny8s3lE 1643 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[36] 1508 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_0_sqmuxa 1128 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[24] 1627 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI23TP[2] 1348 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7j[36] 1663 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[41] 1712 298
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[22].BUFD_BLK 627 195
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m70_1 1996 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[16] 1562 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/ImL8HE05Bus48s[0] 1562 229
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[30] 1300 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/InF2CFcC4mdChv 2167 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[80] 1782 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[2] 1865 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_BCLK_SEL[0] 2168 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IvziEq082rd[3] 2182 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[24] 2105 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[3] 2049 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[27] 1738 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO 1417 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i_1_RNO_3 1325 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[22] 1342 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[36] 1590 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[19] 1148 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[54] 1799 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gt_pause_next_0_o2 2033 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][23] 1408 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_cmd[6] 2179 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[68] 1864 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/alu_op_complete_ex 1280 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcBqk16[1] 2039 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u_0_1_tz 1233 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[4] 1780 348
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI1Il[1] 1378 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/gen_buff_loop[1].buff_data[1][0] 1287 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p2_n_2 2090 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i_1_RNO 1265 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[47] 1575 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_debug_enter_req_ex 1263 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/cntGray[0] 1636 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[37] 1614 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs1_rd_hzd_2 1168 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[121] 1824 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[4] 1927 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/wait_cnt_RNO[0] 1906 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[1] 1218 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[14] 1335 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[97] 1785 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[41] 1525 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[76] 1769 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IewsqDgAIB 2209 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[116] 2171 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcnnjDJhpL4D4 1658 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_RNIOL3D1[0] 2003 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[4] 2102 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNI3KD6R 1279 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[31] 1407 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_refclk[1] 2150 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_d1_RNICCJR1 1180 297
set_location scheduler_0/sched_regs_1_[29] 1493 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[12] 1509 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_2_58 1526 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_wr_op_i_o2_0_RNIBA2S5[1] 1330 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ifee1tG84yvEyFA75exA[10] 2068 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[9] 1073 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[4] 1997 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/If4H91qfKdJywp5u2t88koKm2jHxbf 1821 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[28] 1020 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ighyj8tJ6A5CEE6gurrleuhcwEIdbHqmybbwhpHA 1651 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[6] 2139 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt[0] 2197 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_valid47_0_a2 1270 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[3] 1465 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_1[16] 1075 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idlvk9B7oELzB2G9fiFlA3qexHdhdDh88wKw9HxkG16 1970 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/we_RNI7RNB 1418 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/alu_op_complete_ex_s_RNIAMQAR 1227 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IoxeCd4CkekG18 2216 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IrEkj4bHJL7tAH460n1dah7rqAiFtBqFmH[3] 2172 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[67] 1852 306
set_location scheduler_0/sched_regs_3_[2] 1433 298
set_location scheduler_0/sched_regs_0_[18] 1446 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[58] 1759 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_rd_op_0_o2 1321 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcA1oIhdiI73e[0] 1739 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/cntBinary[2] 1615 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2_8 1319 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[61] 1622 343
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw[4] 1393 280
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_10_iv_0[6] 1427 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[112] 1664 361
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[0] 1357 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/buff_wr_strb[1] 1279 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[39] 1053 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[6] 1966 322
set_location scheduler_0/internal_counter[15] 1544 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/tap_count_RNO[0] 1975 336
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[7].BUFD_BLK 509 87
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[19] 1660 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/wr_en_data 1166 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Icj2gjA8lELkHuiJw5GI60C2boE65evcL5cjFs2BnvIfl9 2206 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[25] 1688 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[2] 1475 310
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_lastbit 1436 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[1] 2125 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[4] 1043 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Io288no6IjIfhA[8] 1648 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[55] 1489 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[125] 1922 346
set_location scheduler_0/sched_regs_4_[1] 1471 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[143] 1918 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[41] 1586 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[4] 1705 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LmhF4Ij4KvzAcs[0] 2019 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ifin9GLusvr7FGzlparv[0] 2059 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[18] 1562 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iq3IaqB4EKzEvJzwrdtCGlybkE6iGup0H7 2160 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[16] 1198 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/IJ1E6fyBrld1ra3kJx9vvGwwqDbe 1786 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjAD1ohGbzqDxwb3eLbqgAKcj5CL[5] 2252 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[1] 1953 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[3] 2192 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[84] 1804 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[21] 1212 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/ImawrF2FxIyyDu 2193 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[31] 1203 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/command_logic.un1_cmderr_cmb18 1077 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[13] 1952 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[24] 798 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[108] 1831 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[26] 1335 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/IdmGravBDuzFDIEkj7dlxLwiC8nraCJvGKlKzHem73e 1927 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IdmGravBDuzFDIEkj7dly69907IfqgJsyF3xbmayyDz 1646 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg[5] 2009 370
set_location scheduler_0/internal_counter[45] 1574 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[2] 2188 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.wrAddrReg_w[0] 1027 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[17] 2155 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[108] 1782 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8plxba[34] 1649 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/move_safe_counter_RNO[3] 2022 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[36] 1711 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_161/Ic4jjp3AKtw9hg3f40xhpJc 1853 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_213/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afu3[0] 2004 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[6] 1941 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[12] 1116 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/I0yi97E2txCvwjxkHfznFGzsvu1nmJj 1597 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[18] 1721 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[80] 1791 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[47] 1722 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[27] 1972 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCy0y2FufgbH7[0] 2043 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGrc[37] 1714 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iolrm3jog91zsf[3] 2195 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_autoincrement_0_sqmuxa_0_a2_0_a2 1096 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_ready_sig_2_a0 1253 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_6_i 1999 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[22] 1415 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[6] 1947 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[53] 1943 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u_0 1052 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[25] 1297 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/ImaDa0wzsg4vl7 1695 306
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_tick 1413 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[25] 1015 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[12] 1961 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IhHvj8fe7sLuwGHIqzolbqw82rd 1707 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[2] 1970 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Ib9A89CDtmu7CChvEKjiknH5pLd0pLd8ai75[0] 1632 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_0[3] 2180 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_m1_e_1 1256 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db4_reg 1881 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[1] 1849 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtvec_sw_rd_sel 1168 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[5] 1171 277
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_datahold[1] 1424 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[21] 1863 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[26] 1447 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[28] 1405 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un3_csr_complete_retr 1219 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[26] 1383 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[61] 1752 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[76] 1681 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[12] 1218 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[65] 1692 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[7] 1241 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iof01Enzefi1h8[6] 2276 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_n 2128 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/to_boundary_out[1] 1534 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[5] 2141 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last[1] 2060 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[14] 1769 364
set_location scheduler_0/_l4.triger_reg92_0 1480 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[61] 1758 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Idmsz0f4K8npf9H3i4h3m365xBC3ddBl6[4] 1759 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[31] 1500 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNIK31K[8] 1209 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[1] 1174 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[1] 1475 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[0] 1533 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5yG1m927BvDl69icFKj4ir1tee3[0] 2120 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/req_os_d_src[8] 1307 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[61] 1592 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IwqBsluDCFv3I8zw4tusvj6DCGJFymbpA46899Hd6zLg9CjbAu68bb 1676 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[40] 1625 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_m6_i_a1_1_4_1_0 1274 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[5] 1345 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m56_i 1988 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_i_m2[22] 1150 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[54] 1527 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un5_lsu_emi_req_rd_byte_en 1277 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[12] 1791 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[85] 1854 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[20] 1889 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[26] 1249 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[18] 1144 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[1] 1214 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[31] 1766 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[11] 1987 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iiu7lcc49eB8Ltkrc[4] 2196 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/tap_count[6] 2022 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntBinary_14_fast[0] 1578 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[6] 1388 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[2] 1551 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[29] 1373 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps180_2_eq_low180_next_1 2069 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[24] 1720 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_addr[5] 1317 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[12] 1354 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_179/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1td73rGL8vqxDIGzFqInkw8zFFztxDjJ[3] 2115 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/tcm0_i_req_valid_2 1250 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_m2_0 1254 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[78] 1821 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[5] 2024 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggriHopArbemw1Dn8cGqDdtKDdjdr5[4] 2264 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_8_0_RNO 1186 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[11] 1346 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[1] 2127 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IEy8s2D1[0] 2201 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ihir8rvLnyiDh96mnweuwHkqiIyiIBLG2zFxzbEgLfr87gFDL3ps9AJlnhnxkEn2ktKvl6 1989 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[18] 1722 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.found_one9_1 2198 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ic0txmEuGyCrjIxaGHwApH7 1794 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[143] 1908 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[87] 1675 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[44] 1736 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_dq_set_error_next_3 1939 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[78] 1792 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IwqBr2rdLzB3cc5h8ph6ra5n2JnmoE9sAaG1Cl73dhu713fAdKC97c 1694 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[23] 1633 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[30] 1890 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[20] 1779 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[49] 1664 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IoDJJ3oDBCG75C29ajHn3FJg 1879 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[141] 1894 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[42] 1868 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3_1_sqmuxa_1_i 1883 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/to_boundary_master_reg[0] 1465 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[24] 1300 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[26] 1254 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[6] 2002 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/to_boundary_out[0] 1529 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[22] 1488 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[12] 1946 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[10] 1526 301
set_location scheduler_0/un1_triger_reg123_5 1529 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_u_i[18] 2132 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[9] 1179 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][20] 1400 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/II3ttGnIy40r91Jmrd[3] 2130 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1mtfF3JBAl10cf[1] 2018 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0[16] 1188 324
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l[5] 1326 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[1] 1855 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps180_3_eq_low180 2041 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_a2_6_2_1 1326 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[19] 1579 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/II3ttGccaqAjsg0ogw[5] 2100 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/we 1548 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[16] 1422 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p0_1_4[0] 1791 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmhoF8EE6Fgr[3] 1706 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[4] 1801 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[10] 1240 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[1] 1327 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/un11_q0 1167 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[11] 1116 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[6] 1110 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state82_NE_0 2012 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[32] 1878 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[0] 1913 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[32] 1734 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result220_RNIE1TC01 1212 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[3] 1600 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/Ib9yakauoEkh8L2GK61nJyywwr[1] 1628 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[38] 1729 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6[10] 1122 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[26] 1636 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[31] 1378 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state_Z[4] 2000 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[13] 1205 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib1k6lb7zkJLj9IE[2] 2116 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[62] 1507 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[137] 1800 325
set_location scheduler_0/sched_regs_2_[25] 1456 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbyH6jCqusa2D 1696 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ib3ljtlBHpcI0G19 2086 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[79] 1910 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_first[3] 2121 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[25] 1672 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIJ5FF[12] 1392 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iddf7nr2lJfegKhii9mnnch[8] 1713 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.un2_rd_src_top_c1_i 1491 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[107] 1807 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/u_TCM_req_arb/hipri_req_ptr[3] 1257 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_2[6] 2169 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[24] 1420 310
set_location scheduler_0/sched_regs_6_[0] 1428 289
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntGray[0] 1554 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ibhettv6vk1s7H26nILAlptK3ztrGGyB8lGLnHlEdHjAA1vgL 1927 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n_0_u_1_0 2188 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[21] 1036 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[15] 2086 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[126] 1682 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[71] 1686 327
set_location UART_apb_0/UART_apb_0/CUARTOOII[3] 1338 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[14] 1332 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[24] 1103 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[25] 1400 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[17] 1646 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s1[2] 1625 322
set_location scheduler_0/sched_regs_7_[23] 1439 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/vref_done 2072 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[79] 1703 364
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo_2_sqmuxa_1_0_a2 497 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfv18 2065 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[14] 1820 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I05IK40Bdz8IwLu9yeKhz 2052 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[121] 1631 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/wrptr[1] 1914 364
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[30].BUFD_BLK 723 243
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTll0ce[1] 1342 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO_0[14] 1135 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/data_register.data_match31_and 1770 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/loop_cnt[1] 2131 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[27] 1830 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[42] 1702 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[30] 1394 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iqq7Kw7Ia4gLD6yFj0dEyuri 1698 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary[2] 1639 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntGray[2] 1611 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_wrCtrl_inst/fifoWe 1608 321
set_location scheduler_0/sched_regs_4_[23] 1493 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[45] 1731 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ii8LjDsiHdybkg9xz[7] 2076 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I0uLcF2BcKBJvxEluhIra 2255 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[32] 1947 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state_Z[3] 1992 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ImChCwsgBep9kinjlGEIo1KFIlpcD15GCb7EGy8o9s37pEwpw9e79wCcf[0] 2155 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_9[5] 1069 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[36] 1636 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IGgdqpf5o3g53p6u08uC8HzbDFgC 2208 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[30] 1927 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current[6] 2060 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNIL9TQ[1] 1613 285
set_location UART_apb_0/UART_apb_0/CUARTOOlI.CUARTO1OI5_2 1343 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IcIHyqCut3a1GxgrsBDovws[0] 1687 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[5] 1871 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[30] 1383 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count_0[5] 1294 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[81] 1878 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[77] 1832 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[17] 1146 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[18] 1901 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[70] 1770 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_2[17] 1071 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[23] 2065 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[14] 1104 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[43] 1977 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[18] 1042 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclth1lcue9uAAm7iob4j55HhdqsaccJ5C4EpaA4ukGG18[5] 1637 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[130] 1885 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[39] 1449 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw_lm_0[2] 2146 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un16_txdly_oor_5 2086 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_first[1] 2157 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IiFtFoHAhsFBAyBjlkKkEotEyiuoooGc1Gogu 2084 303
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_10_iv_0[5] 1444 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/data_out[3] 1281 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7a[34] 1656 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[21] 1616 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[99] 1651 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[22] 1863 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IhHg4c187dFDzCDu3yck6gn54Dx 2164 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[33] 1027 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ip5zr3zyHyh2qzn8Eslkwjnc[3] 2055 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[23] 1060 310
set_location scheduler_0/sched_regs_5_[26] 1490 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[20] 1084 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[45] 1542 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[9] 1099 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IdmGravBDuzFDIEkj7dlxLwiC8nraCJvGKlKzHem73e 1665 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0uLcGAKns6lEntc8AsDC 2096 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[50] 1621 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_reg.mask_wrap_addr_reg_2_5_1_RNO_0 1511 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[6] 1167 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[9] 1049 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[80] 1770 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3474_0_a2_5 1337 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzbL[8] 1991 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[36] 1948 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IbsbI6oBxyu49iD8[6] 1851 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtgcG5CgEHLh6hKsGLfsmEpkCJie3[0] 2129 298
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_lastframe_1_sqmuxa_1_0_a2 1416 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0 1297 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[11] 1994 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.un1_dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset 832 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset_move_count[7] 2011 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[22] 1118 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IbajhAlwjG9pB69yHumLFp673K7BG78zECFGIDA[1] 1959 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_minus1_1.SUM[2] 1529 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][22] 1273 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[76] 1680 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[13] 1513 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[33] 1885 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_debug.init_wr_dcsr_step_en_RNICA7C1 1259 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_vcophsel_index[0] 2167 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7a[1] 2119 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[35] 1880 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[9] 1945 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IrscElxpna5vo0jdgwp0a126mnoL60Bawu 2080 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[115] 1647 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[56] 1648 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_8_RNO 1130 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[26] 1694 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_clk_pause_cnt_next_v_i_a3[3] 2033 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/un9_syncRstOut 1597 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[118] 1845 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[4] 1924 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/buff_rd_ptr_0_0[0] 1442 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[13] 1243 310
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/counter_d_cry_1_0_RNIG6PH1 1367 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[8] 1558 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[27] 1324 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][11] 1551 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_i_a3_1[0] 2105 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[39] 1581 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bG7L[3] 1973 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iv2IqIn5ocyJt8zvKnF4F4vnc7pEsj1cL04ALDok1vbpBCHL4l3Al7 2031 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/cntGray[1] 1629 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[35] 1926 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/count[1] 2068 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[70] 1756 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/genblk3.gen_ir_and_Instruction_register_active_high.gen_ir_and_Instruction_register_active_low.shiftDR_ne_0_3 821 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[30] 1357 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[62] 1588 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[4] 1543 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[27] 1644 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25[25] 1010 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[67] 1802 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[28] 1226 262
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[80] 1624 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[107] 1793 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ib3ljtlBHpcI0G19 2103 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[10] 1120 300
set_location scheduler_0/sched_regs_3_[16] 1447 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icj2gjA7s7Is2K1hxg3AGt6pCigiGzsxdi7kesH4BxaDba 1673 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_clk_pause_cnt_next_v_i_0[2] 2105 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_1 1264 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/we 1580 294
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[0] 1390 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[29] 1105 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[3] 1923 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[14] 1764 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[22] 1396 289
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[21].BUFD_BLK 748 165
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_1_a0[1] 1283 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[4] 2059 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_24_0_RNO 1234 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[121] 1656 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val[0] 1247 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_m5_i_3 1220 309
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitsel[2] 1430 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LkCD47qFJj0pDA[4] 2096 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out_51_u[35] 1539 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[94] 1604 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Ibhettv6vk1s7H26nILAlptK3ztrGGyB8lGLnHlEdHjAA1vgL 1595 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[50] 1768 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_reg_plus1_RNO[2] 2183 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][21] 1406 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IrEkj1FJxBpJ1Kppfk5HrCvo63Lf47s2rb 2115 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52_2[27] 1051 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[25] 1073 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qm5[2] 2111 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[17] 1732 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[23] 1577 318
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[4] 1401 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[120] 1898 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[5] 1836 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_4[7] 1241 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzbL[4] 1989 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_valid_1_s_a0_2_1_RNICMVS2 1236 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[5] 1415 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[34] 1829 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_3[6] 2082 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[9] 2000 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[46] 1733 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex_2_0_a2_s 1277 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_180_delay[1] 2075 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[2] 1109 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[4] 1431 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[20] 1663 358
set_location scheduler_0/prdata_1[12] 1450 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[85] 1603 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iewlp1fax8[3] 2246 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_arb/gnt_0_0_0_0[1] 1258 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_64/ImCr 1802 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[10] 1401 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I3qasqnDbv8outKJxG2u82ezxmd1zne[9] 2182 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[13] 1094 288
set_location scheduler_0/sched_regs_6_[15] 1443 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/utimeh_rd_data[12] 1262 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_refclk[6] 2155 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[78] 1860 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[29] 799 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270[7] 2049 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][31] 1382 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/cntGray_9_fast[1] 1611 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ifee10HtGAt8mixatBl8 2140 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[51] 1558 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[57] 1552 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[99] 1872 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I6E3fy9DoJDpnJuHqLicBGJpcq1ccLm6yayLKaECt 2029 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[16] 1425 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB019[5] 2195 318
set_location scheduler_0/prdata_4[18] 1423 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[62] 1585 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IoC20k8w0BgkydmLrH3ImJwI8gptmLChl8 2183 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IekuGGr6Gfjtwf8m9iCt[3] 2146 318
set_location scheduler_0/sched_regs_4_[12] 1482 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[12] 1675 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[11] 1804 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][24] 1464 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[5] 1457 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Id8iwwwJh3GjKlih7LB29kpBpbi6fo9p92mi1q9tiCs 2163 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[8] 1923 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_o2[2] 2008 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBFEfJFzn4AIpucLmndFjyo1I62I[9] 1722 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[67] 1477 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IgfdL9H7Ikvqt0e7zDfqobHbb3aI9wwsDjredBl6 2132 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[6] 1607 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[38] 1785 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[10] 1420 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[8] 1296 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[8] 1291 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps180_3_lt_low180 2040 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[18] 1359 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[12] 1445 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[71] 1806 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_170/Ic4jjp3AKtw9hg3f40xhpJc 1778 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[8] 1549 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimttEIosdhqgs 2058 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[28] 1414 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNIRHNGU 1261 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a1_1_0_a2 1228 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/dfi_training_complete_RNO 2054 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[1] 1170 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/next_buff_valid_i_a2[1] 1305 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_0[4] 2166 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[5] 1936 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[9] 1196 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[100] 1891 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If7eJe9uLhtEHG7jfDfLgCLwFfqFne[7] 1651 321
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/clr_rxfifo_5 1368 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[10] 1453 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[15] 1380 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[28] 1720 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/empty_RNO 1909 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_206/Ic611qmn6kwDcsBI2FHnmsj 1797 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[25] 2101 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[8] 2021 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[42] 1592 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[5] 2209 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[17] 1920 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_current_1[3] 2052 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en[0] 1206 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[19] 1070 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_sx_RNO_1 1240 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LkCD47qFJj0pDA[8] 2104 301
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[3] 1397 274
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[25] 1646 334
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel[1] 1423 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[57] 1625 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IbxIDg2ll7pGI5Jc[2] 2066 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_0[16] 1352 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0myhudjrGBqE3lGtyvCtzyLAGn5zg8[7] 1958 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[8] 1146 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[46] 1874 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[34] 1609 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[6] 1599 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJF94ksq0l7v52kghbg[14] 2193 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIM04S1[29] 1358 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[69] 1706 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[116] 1882 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[84] 1955 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/iog_rddata_en_p1_p 2094 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_0[0] 1114 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[11] 1692 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[24] 1059 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB016[0] 2177 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_trap_ret_ex_2_0_o2 1263 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[4] 1542 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[34] 1821 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps_180_next_iv[2] 2042 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[51] 1766 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand19_RNIQ3EC 1154 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[10] 2193 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[6] 1525 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[68] 1755 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[2] 1129 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/cntBinary[1] 1640 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[30] 1684 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_1_next_4_0_a2_fast[9] 2104 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un10_next_buff_resp_wr_ptr 1295 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[3] 1637 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][8] 1249 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/Ibhettv5Kwf9lkGrAlEdnD4C90eBzBtimLmhjDFbAIjiLdiCw 1824 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[2] 1621 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[38] 1591 328
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/countnextzero_m2_0_a2 512 51
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_gpr_addr_6_fast_cZ[3] 1112 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[1] 1688 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[110] 1650 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IeKz47q1nft6oC667wnup55KbnnFss[4] 1778 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][20] 1422 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNISHNN[6] 2058 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[124] 1646 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[9] 2226 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[0] 1376 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_iv_RNO[20] 2194 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IEyE6Dsn[12] 2194 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[5] 1185 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNIVEPH[21] 1248 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhBI1ylECByDz1aHbKk9lzaCr[1] 2188 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbznAv5hq1kcKAp0CGIBKHv1mK 2081 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[82] 1792 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[15] 1719 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ic8cExul2afDeE2qjjlj9kfH2ybpHtK6eCJqt7Gg8Bbz4cJ8JAB5wFpzx5ohIBAKgs 1669 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[16] 1897 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[2] 1881 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[31] 1177 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un106_0 2130 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbLgwtqkoI7D57q2yCbkIoF21GGmDswqEyDC[3] 1698 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_n_3_tz 2177 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[19] 1347 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/m3 1983 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[18] 1346 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[19] 1128 318
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_tick_4 1413 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[23] 1632 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbzIaI83subhghbc[1] 2168 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_0[4] 1186 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[4] 2145 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ic8pGFwH6bLH6 2134 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[118] 2225 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[13] 1236 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[47] 1782 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_found 2194 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p0_n_2 2089 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[12] 1202 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[138] 1806 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbzoinDnrGHaqvJLdiqvkeAtJe[7] 1724 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[21] 2100 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_NE_0_RNIG9C51 1993 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[13] 1202 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlemItaF45bdptbjDd0kje3[5] 2238 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/InadzdsqGr0jbg 2123 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/cntGray[1] 1605 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/aligned_wrap_NE_3 1531 306
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_midbit 1420 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[105] 1665 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih2grgzwy07sy786FzFJzF4GnnLGFkj7DLxeEHAL421wdpGvqCx0887LGl1A 2061 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IxCyClhqFss[1] 2245 316
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_spi_data_out 1420 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ib903bu09t3gna09adIgba6Dbd[2] 2099 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iewlp1fax8[4] 2140 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[20] 1607 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[1] 1859 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_answer[1] 2153 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/fifoRd 1585 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_cnt_r1_RNO[0] 2123 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_54/ImCr 1752 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[12] 2193 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[23] 2171 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int_15_0_iv[0] 1992 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[20] 1570 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[7] 1323 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Igm6nHI6sbqHwc99Ku2kDvtGeb9kDE89Dozvghl8 2191 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[31] 1692 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[98] 1847 351
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_10_iv_0[3] 1443 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[0] 2128 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I3Ep4k520jrpe3JEbem43DczyLGrtwr 2060 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_illegal_instr_retr 1273 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzbL[2] 1937 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[12] 2020 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[111] 1638 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjI6vlFq07hHuzGfepGl5zDI4b5[3] 2173 342
set_location scheduler_0/sched_regs_4_[4] 1474 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[1] 1890 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13Am5[0] 2077 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un2_delay_exceed_max_dqslto7_i_a2_5 1907 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[45] 1717 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[13] 1231 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[26] 1145 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[6] 2146 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter_RNO[2] 2099 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[4] 2341 376
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI1115 1323 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[17] 1285 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[6] 1502 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/full_RNO_0 1912 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0_1 1324 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_66/ImCr 1818 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[73] 1774 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[43] 1584 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[26] 1101 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[0] 2080 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/hipri_req_ptr[0] 1306 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IghtsffoD466jni2ur8zbyouJGgKLDcqhdp3Jhgr 2203 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IB8pdBohh1gDom0IwJicBw1E54diay1Jzhxid4i6bqh1GcBuIgu 1662 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][10] 1335 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[24] 1824 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[6] 1175 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[19] 1773 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_i_a2[3] 2105 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I1fErDrGf3l9DJ1jldBl7 2090 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IemKczqDce 2192 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[33] 1966 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[10] 1051 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ixtlwc824b5[3] 2137 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ieo15lxKugwal75lxIsj[1] 2109 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][21] 1305 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr[2] 1421 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[4] 1210 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LyI5[10] 1990 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[61] 1782 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/buff_wr_ptr[0] 1278 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[14] 1816 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[22] 1987 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[2] 1552 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[93] 1865 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2_7_RNIHNUI2 1219 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4[6] 1013 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[57] 1384 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IoJpeuKGkeBye58D0zkq2AGkHHtq0tLb7g 2036 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_no_burst_cnt_r1_next_1_sqmuxa_0 2117 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_1 1968 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[17] 1287 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[12] 1184 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[1] 2088 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/gen_buff_loop[1].buff_data[1][2] 1284 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[12] 1354 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[6] 2217 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[13] 1826 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_awe0_0 1025 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfvwy 2095 289
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNO[3] 483 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2Cg09p4xlAD5Cjgr 2102 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_0_a1_4_a2 1251 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[124] 1932 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[4] 1216 319
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[3] 1374 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_3_a0cf1[28] 1348 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[20] 1567 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/un1_tap_count_dqsw270_NE_1 2069 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iuw38lbpcse[7] 1971 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr4 1292 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[5] 1956 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/count_4[3] 2066 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv_RNO[7] 1130 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][1] 1308 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IyC4sHr1mjfAneF3BasqiDs6Fa8baL3G6lIFdcjFf1Gx8okv9cjhinrpfdCqkBH7[4] 1660 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[13] 2187 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[3] 1815 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/apb_mstr_d_req_valid_2 1291 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ILldmlBq89x52bqkJsv5tqbh87dElE4qAD9gIp[7] 1922 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[9] 1515 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[2] 1884 367
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/rd_pointer_q_3[2] 1341 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[63] 1908 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[6] 1198 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IbsbI6oBxyu49iD8[8] 1852 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[2] 1898 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Iqdwhak0JK8jpuFg5s4snECq 2060 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_reg.mask_wrap_addr_reg_2_4_RNO_4 1507 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[18] 1273 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/dfi_rddata_en_p0_2 2000 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[73] 1874 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[19] 1831 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[37] 1576 310
set_location scheduler_0/prdata_4[24] 1442 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[12] 1130 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[85] 1872 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[9] 1186 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[23] 1407 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[15] 2104 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel[1] 2145 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[98] 1865 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[88] 1680 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[66] 1777 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[90] 1875 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[27] 2115 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_NE_5 1975 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En_2 1315 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_200/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[2] 2179 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[129] 1890 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_27_0_RNO 1199 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_a2_3_1 1302 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0uLcGAKns6lEntc8AsDC 2077 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[1] 2148 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[24] 1226 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg[3] 2007 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IdnEmphhty6lnhB5xE91bEc7hKtFxAKgr[0] 2061 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ihf3mrxExcAFEp4Dx[0] 2155 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_first[5] 2132 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[72] 1868 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[127] 1830 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[19] 1341 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[25] 1693 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[1] 1890 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][2] 1309 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[40] 1787 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_fenci_RNIFNCQA4 1270 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/InGp0pBEo47LH3fKtqKour7c 2139 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_rd_op_0_a2_4_RNI4OEO 1213 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_to_boundary_shifted_5_RNO[2] 1525 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNIT1EB6 1147 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJir2aia0d62kcIyrm3hfuAw4lD[14] 2014 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_m2[10] 2178 357
set_location UART_apb_0/UART_apb_0/CUARTlOlI/genblk1.RXRDY 1340 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[81] 1858 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[33] 1715 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[22] 1706 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_bit_width_next_0_sqmuxa_0_a2_3_a2_0 1991 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[17] 2161 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlekCu1Fv1h6J8ltd31nFrm00Fhrb[0] 2062 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbzoinDnrGHaqvJLdiqvkeAtJe[0] 1699 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGDp[8] 1987 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n_2_u_2_0 2187 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfvwx 2100 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[10] 1016 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[112] 1920 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IjzhBHwzskEhGv83FoF3Kz8er7b[7] 2146 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_1_RNIJJMJ4[0] 1244 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/II2hEi5JiDCfa06Dba 2206 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[75] 1896 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjI6vlFq07hHuzGfepGl5zDI4b5[7] 2179 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3474_0_a2_3 1329 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/register_write_data_path.dqs_oe_p1_4[0] 1788 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[107] 2207 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[3] 1934 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IigH2j7xpuBrDBflaHjKhLGGqsu[0] 1871 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw_flag_reg 2032 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[42] 1621 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[7] 1549 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[1] 1897 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_44[15] 1059 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[15] 2193 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[52] 1500 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[55] 1554 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[7] 1807 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[5] 1727 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[15] 1514 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[57] 1503 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_rd_req_ff_4 1221 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[103] 1941 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg[3] 1899 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[29] 1130 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ip5zqImK6yphJ7giJystjfJa 1660 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/visual_AChan_FSM_next_0_.m3_0 1477 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/register_rx.un9_transition_detected 2220 375
set_location scheduler_0/sched_regs_4_[7] 1477 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[25] 1628 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[6] 1093 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_move_count11_1 2109 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un4_cpu_d_req_is_opsrv_cfglto19_3_0_4 1271 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_96/ImCr 1782 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/aligned_wrap_NE_5 1533 306
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxp_lastframe 1379 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[1] 1213 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[32] 1668 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[4] 2024 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ic6cm68ke9d7a[0] 2201 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[4] 1872 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_0[9] 1347 324
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UDRSH 494 48
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[31] 1403 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7e[36] 1662 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[14] 2195 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[18] 1298 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/DWC_DownConv_Calc_Hold_Reg_Ctrl/pass_data 1464 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[26] 1070 300
set_location scheduler_0/sched_regs_2_[8] 1439 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.wrAddrGrayReg_w_RNO[0] 1029 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzxp[7] 1923 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un25_cpu_d_req_is_apb_mstr_2 1205 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[72] 1653 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ifee1tG6tFBIxLKlE0D3 2085 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[0] 2116 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxgnK8foCFwm7b1wa022gw8l9[1] 1725 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[2] 1666 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0jwgEtEgvEazx8KiIehx 2122 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places[2] 1155 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ifmx5l4Lb1xwIi0kzIgjDDGkrjxD7b 2113 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[53] 1622 349
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo_2_sqmuxa_1_0_a2_0_0 496 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[13] 1949 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[49] 1914 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full95_a_v_0_x2[0] 1588 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[0] 1859 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p0_1_4[1] 1796 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntGray[1] 1610 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[14] 1814 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[25] 1648 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbbxfvHjwiz3zh7rk8siqKyFEhK7i 1667 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0[10] 1073 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhLGlss06p8voaDx9[7] 2155 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[44] 1822 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[97] 1687 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[2] 1632 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[113] 1909 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[106] 2200 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_2_RNI8H3D2[0] 1299 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4[1] 1307 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[37] 1612 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[24] 1759 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][6] 1306 289
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/visual_SEND_DATA_SM_next_0_sqmuxa_RNI40N11 1548 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IclthlJIm5eLzivI4257IAt89ccqljGDpr6jzHzk2B9iCq[35] 1660 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[133] 1899 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IGgdqn9Fau5cF4DAKgvCIdIgL4gr[2] 2172 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfvws 2102 289
set_location CoreGPIO_0_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg[0] 1395 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ib9pByxwxkcJrgq90tDkLue6J3yGLqekHxn7lybJG6BwdjFF7ioxc0ytIC4arHlJobJCvxA8xGn54gq 2083 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbsbI6oBxyu49iD8[6] 1693 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[10] 2182 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/ignore0 2055 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[17] 1539 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[20] 1094 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/If91bgzABh4v9EGg01CBpCha0ov1mD 2008 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[21] 1194 261
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p0_reg_RNO[0] 1780 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[15] 2008 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[6] 1931 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[12] 1851 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_first[2] 2063 370
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTll0l_RNO[2] 1328 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[34] 1417 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[14] 2104 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IIx4bh0KzKiqDyHifxAJIhGFlcKxjbgqmqElpJj4nracxn19iFJ3v89v3xjJFvnFzp6HulB 2070 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[81] 1888 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[40] 1780 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel[0] 2136 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[65] 1650 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1] 1961 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[4] 2103 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[24] 1409 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/N_1032_i_i_a2 1918 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[21] 1584 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[26] 2074 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[55] 1864 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[30] 1949 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[30] 1813 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[13] 1349 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_o2[18] 2118 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_ns_0_a2_1_0[1] 1856 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IbDgysLgojnnxyhcamsvd8p4sz[2] 2265 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[9] 1852 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw_lm_0[3] 2060 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91bgzABh76dLzdafbuwirmz7CjmB[0] 1684 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_error 1290 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[32] 1622 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_Z[0] 1298 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/len_offset_reg[1] 1543 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I60hlsnmHpiG88FtkByal4r18oC3CqhKLib8f9Bl6 2170 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_5_0_RNO 2105 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[10] 1796 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntBinary[1] 1617 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/delay_line_move_i_a3 1963 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[52] 1525 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps180_1_eq_low180_next_1 2059 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[99] 1650 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[6] 1328 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/reset_cycle_count[0] 2203 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/load 1994 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntGray[1] 1550 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhBHwzskEhGv83FoF3Kz8er7b[1] 2155 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv[7] 1123 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[12] 1644 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/cntBinary_RNO[1] 1620 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb91CxlBDrucs[0] 1591 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un8_cpu_d_req_is_opsrv_cfglto2 1280 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[49] 1389 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_p_0_u_2_0 2176 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_RNO[30] 1153 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_1_sqmuxa_2 1180 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_good_cnt_next19 1843 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IqAkeDBcfbmB5qfiJgHtlw3sEvDwkLxzLIjL59EoDpH7[1] 2050 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ic8cExul2afDeE2qjjlj9kfH2ybpHtK6eCJqt7Gg8Bbz4cJ8JAB5wFpzx5ohIBAKgu 1677 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[139] 1890 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbsbI6oBxyu49iD8[2] 1695 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[14] 1939 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_interrupt/gen_bit_reset.state_val[0] 1268 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Iqdwhaky3vejDk04qjKlnmrb 2198 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places55_RNINDJ 1160 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[4] 1959 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[3] 1976 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[120] 1907 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_d1_2_i_o2 1282 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_cnt_r0_RNO[0] 2113 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_first[0] 2150 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[15] 1137 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[32] 1626 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Iiry480Eg9FjskoD2[1] 2150 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[66] 1768 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/cntGray_14_fast[1] 1611 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[43] 1471 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/wrptr[0] 1578 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_1_sqmuxa 1169 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un102_10 2129 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_hword_high_only_req[2] 1317 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps180_3_eq_low180_next_1 2048 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk4[3].un83_wr_datalto6 1510 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/un1_tap_count_dqsw270_NE_3 2068 372
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_i_a2_2[5] 507 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[26] 1926 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeLxtqH0BucJ0uw1eu9pDxjJbeK9LoJ8addwu1fkbd8wmjkgJ3uaebhdAaKDan5II2Blt7Kb7 2047 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_0[8] 1341 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[29] 1824 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[1] 1971 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[3] 809 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntBinary_Z[1] 1626 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnup55KbnnFss[8] 1809 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.un74lto9_4_0 2098 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[51] 1939 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHHlEut6fk3Ftvn0caqnqjz7vAtiCu 2014 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[14] 1581 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IbDjfksqwygwkorqC9yBDmDICt 2077 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb91CxlBDrucs[4] 1588 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[126] 1812 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[103] 1640 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqso34geo5kGoIqt05lfff16i0uKgu[0] 2118 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IbyzBbsDyFiiemkCwoL1cmtBmF[3] 1757 309
set_location CoreGPIO_0_0/CoreGPIO_0_0/xhdl1.GEN_BITS[0].APB_32.GPOUT_reg65 1316 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ic4KbuL4iEzIA 1586 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[37] 1967 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[0] 1895 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[24] 1971 297
set_location scheduler_0/sched_regs_7_[1] 1417 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[4] 1945 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[77] 1646 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIFQVO[1] 1609 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/delay_line_move_i_a3 1827 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ig5sb1uJxmo0l8AKlFvxImhazjxK5GFJktquvp5hqdAx69Jm16 2116 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb92EKAuHf1h8[0] 1633 319
set_location scheduler_0/sched_regs_1_[19] 1483 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[4] 1902 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/rdptr_1 1581 294
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_datahold[0] 1416 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u_4_1 1060 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[2] 1944 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/wait_counter_register.wait_counter_3_i_0_0[3] 1873 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8 1323 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[25] 1731 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCt 2250 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current[2] 1982 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[9] 1735 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/currState[0] 1478 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3C72i3vAjh3c[4] 2231 319
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_i_a2[2] 509 54
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un5_shifter_unit_op_sel_ex[1] 1219 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[6] 1842 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IefAbh9qfIIo10bcalHqptfveynB1uBfif0dCtAG81ccsAHdcCixF 1692 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_1_RNO_0 1260 321
set_location reset_syn_1_0/reset_syn_1_0/N_40_i 1706 243
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[24] 1628 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_1056 1243 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[28] 1027 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[2] 2043 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[2] 2334 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IJAFhs1pLFfrjEqDba[0] 2134 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[18] 1196 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[44] 1946 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[114] 1876 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[19] 1938 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntGray_9_fast[1] 1611 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[86] 1611 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[19] 1939 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[63] 1914 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[5] 1973 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/un1_ifu_expipe_req_branch_excpt_req_ready_0_0 1262 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[28] 1197 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[18] 1830 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[3] 2303 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[5] 2299 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un7_shift_op_completing_ex 1251 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IbajhAlwjG9pB69yHumLFp673K7BG78zECFGIDA[0] 1960 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_a2_0 1165 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[12] 1951 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[0] 1642 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_wrCtrl_inst/ptrsEq_wrZone_NE 1609 321
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitcnt_n3 1429 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][29] 1264 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[10] 1141 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iddf7nr2lJfegKhii9mnnch[5] 1710 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/start_dqs_in_bad_data 1940 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneDD8kGcaxtIkDlz2hz2EiGogs[41] 1709 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IikmeE3qCJGLA2fce 2114 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[23] 1103 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_mask_wrap_addr_1 1509 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[15] 1127 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[24] 1651 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[19] 1432 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[10] 1372 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[2] 1148 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcDFwd0JxezE5foAK1qKhdazF7jaJm4b5[5] 2084 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_data[1][5] 1312 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[29] 1644 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[11] 1445 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[88] 1680 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[6] 1207 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[79] 1878 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[8] 1179 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Id4f3InLumd2Hia0j616hCr5krhtE0HtyhsDp7ekf8H6srbpfjfl9 1928 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[9] 2211 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_a2_fast[11] 2096 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_1[19] 1083 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][23] 1395 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IjvnE056Cs7wK4simaaa93856xy[8] 2037 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_0[30] 1169 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[3] 1183 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset_move_count[7] 2083 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIJQ0S1[19] 1357 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[125] 2188 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[52] 1954 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/command_reg_state_4_fast_cZ[2] 1073 309
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/wr_pointer_q[1] 1336 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[22] 1846 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[3] 1294 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihf3mrzL79mAbC72p 2169 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_state_ns_1_0_.m13_1_0 1193 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[38] 1325 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4_1_sqmuxa_1_i 1977 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[0] 2004 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[65] 1698 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[72] 1913 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DLAI9glrFCuosj44vl7[7] 2098 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc7 1995 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6dcGm8to7i5tpauKi2n2Guz3lA 1800 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[26] 1635 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_156/Ic4jjp3AKtw9hg3f40xhpJc 1921 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjzhBI10fa4p4fp4jDwf86DeFbf 2091 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ifoy68zI7acEFczf0HmD[4] 2194 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[3] 1979 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[110] 1825 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IILAjb2JqfvceHc2D9[6] 2185 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[13] 1693 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/genblk3.gen_ir_and_Instruction_register_active_high.gen_ir_and_Instruction_register_active_low.shiftDMI_ne_0_RNO 816 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3472_0_o2_RNI60SS2 1214 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[14] 1105 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr 1241 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[32] 1803 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[24] 1805 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[28] 1230 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[30] 1734 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[21] 1670 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xrHw5wF22vx90oFl5bH8 2062 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[15] 1139 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/Ic4KbuIfG9BII[0] 1623 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[66] 1815 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[38] 1598 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m32 1314 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[44] 1719 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[12] 1576 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihf3mrzL79mAcaFss[5] 2202 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_UpConv_Hold_Reg_Ctrl/get_next_data_src 1517 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[8] 1168 261
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex[1] 1229 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[7] 2077 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[110] 1827 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[8] 2096 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[51] 1873 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[6] 1835 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[0] 1882 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[81] 1790 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[28] 1209 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[8] 1757 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[1] 1901 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[20] 1682 336
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_sn_m13 1325 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/read_count[11] 2107 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[26] 1196 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_addr_reg[2] 1484 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[18] 2113 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[2] 1318 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[12] 1292 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[11] 1111 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_trig_de.un11_csr_trigger_wr_hzd_de_5 1178 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[5] 1979 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_hold_fifo_block_cnt_next[1] 1954 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_n_3_tz 2113 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux_0_RNO[30] 1060 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[21] 1396 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[127] 1766 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[18] 1756 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnup55KbnnFss[4] 1865 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_200/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[4] 2177 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[22] 1990 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3AzJvs2ndD3c[1] 2101 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[17] 1696 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[26] 1146 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_1_0_tz_1 1310 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[22] 1659 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[50] 1627 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/Ib7pwehqw7f342lJbnjIA9wjp91chBdyL419 1957 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IddeLj2wEg1FjzatED2m0Cs[2] 2099 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[33] 1488 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/clock_rx_q3 1419 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[29] 1545 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[2] 1922 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IjzhBHwzskEhGv83FoF3Kz8er7a[2] 2170 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[76] 1896 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpquyxd2FtrttJhhCD0edyctlKvJLfKznh0qDpH6 1651 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[7] 1109 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[15] 795 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IbajhAlwjG9pB69yHumLFp673K7BG78zECFGIDA[4] 1954 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[22] 1148 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[37] 1695 360
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_data_out_u 1423 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[89] 1873 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un15_buff_resp_head_compressed_0_0 1339 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[9] 1074 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[56] 1902 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I05IK40Bdzd7fs4zldfwr[3] 2089 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[24] 1410 288
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[16].BUFD_BLK 608 141
set_location scheduler_0/sched_regs_6_[20] 1448 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I7t2kko0vrq2s157DDo4p6mgu3ox1G3KGLwhjer8y 1675 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IB8pc6ED9kywawv2EGkjCakene7Gp3bp9x1BjKu614HgBlIIa7z 1694 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[17] 1912 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[7] 1363 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9dgins3fsw7C67LH8 2073 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr_RNO[2] 1421 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ib9pByxwxkcJrgq90tDkLue6J3yGLqekHxn7lybJG6BwdjFF7ioxc0ytIC4agJqLgwJlf8jtrqkeKgq 2070 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[6] 1975 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[2] 1193 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][30] 1416 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_0[29] 1370 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNIS2R0Q 1280 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[114] 2162 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary_9[0] 1537 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[61] 1396 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[55] 1893 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/set_wfi_waiting 1245 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[0] 1997 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_fast[4] 2120 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[25] 1629 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcBqk16[6] 2066 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IK01AsaLwqwEDwrvhA[3] 1681 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[13] 1279 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[14] 2039 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[87] 1656 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[5] 1808 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[6] 1928 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[2] 1127 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[60] 1621 346
set_location scheduler_0/sched_regs_7_[29] 1445 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[93] 1791 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[13] 1568 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/INIT_PAUSE_INTERNAL[0] 1896 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata2_match_data_wr_en_0 1156 294
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[15].BUFD_BLK 607 141
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[0] 1874 348
set_location UART_apb_0/UART_apb_0/CUARTl0OI[2] 1341 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IdIeLo7LHC[1] 2161 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][27] 1300 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[0] 1877 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_no_burst_cnt_r0_next_0_sqmuxa_0_a3 2120 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[36] 1826 315
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/counter_q[3] 1347 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idlvk9B7oELzB2G9fiFlA3qexHdhdDh88wKw903uKgq 1979 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_0_next_4_0_a2_fast[1] 2108 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/resp_buff_ready 1305 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[15] 1899 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[2] 1965 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_RNO[11] 1981 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ibm7z8GbjGdJt473KmqIx8hDHixu8jkABDpJjoHbvcoFbD27GaCALDnjsLFyfEluhnkLwGE1fywee5pKCc7iqpzroa05unden16H4vx7s3n9JFfnqevuu8E82mfvq82v4zp78JqvsrJ127ak0p4KlBAg97c 2059 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[16] 1236 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/In9l5v1b7dCjss[1] 1560 232
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCy0y2ynfz77e[2] 2060 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[120] 1793 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[51] 1883 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I7LfJI0D9lKgskA9Dkp95ffGeHEJEd1bK99kD3ECq[4] 1669 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_clk_sel[0] 2052 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IjzhCccGK6ic4BjFvID1t4y0G29[2] 1963 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[16] 1715 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[92] 1908 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[1] 1700 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[20] 1355 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IicGGcmCs79qJeuxHryFt9s25H7[0] 2105 337
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg[7] 1421 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IbI6hEzgznLjsu91G42w2ly8dgG0hBuitBl7 2195 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/If91cbpel0hy4LC0bc68Dfha0oc0wL 2022 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ImChCwsgBep9kinjlGEIo1KFIlpcD15GCdhfcKmiGzGviuB5wqr8wlz2B[1] 2148 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[17] 1708 256
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[21] 1191 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/select_RNO 1848 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/mask_pre_Z[0] 1494 322
set_location scheduler_0/sched_regs_7_[24] 1440 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IjzhBHwzskEhGv83FoF3Kz8er7b[5] 2149 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n 2000 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un17_cpu_d_req_is_apb_mstr_16 1204 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_99/ImCr 1783 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[57] 1885 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw_eye_monitor_clr_flags_0_a2 2103 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[16] 1792 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[37] 1907 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[53] 1504 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[26] 1633 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[38] 1034 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[56] 1531 334
set_location scheduler_0/un1_presetn_4_0_a2 1453 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[18] 1346 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_4[6] 1134 327
set_location scheduler_0/sched_regs_2_[15] 1446 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[78] 1779 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[18] 1981 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[27] 2075 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[19] 2061 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[108] 2199 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_strb_to_addr_cpu_d_rd/N_94_mux_i 1320 300
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state[4] 1410 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[17] 1062 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[48] 1818 300
set_location scheduler_0/sched_regs_2_[24] 1455 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/IeKz47q3p5wkbhBrceb92EKAuHf1h8[4] 1906 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[14] 2013 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[110] 1830 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IyFfB04dBD8[4] 1935 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[4] 1965 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_RNO[3] 1980 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[1] 1210 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[4] 1988 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IunrDI6aD3j 1686 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnuq8hw6rcax8[4] 1709 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqAol02j6Hju7zhC0Fqm3Bst1nhpn[1] 2129 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4Jr4g23nEEghba[1] 2038 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_cmd[4] 2177 373
set_location scheduler_0/sched_regs_7_[13] 1429 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbzImH3yho3cJGJh 2110 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_sel_i_o2_RNISV4Q[4] 1181 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib9ygJLFh9ykyFrFfK6DDapb7b 2152 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[18] 1903 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[12] 1223 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][3] 1281 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[125] 1833 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_valid[0] 1285 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[55] 1892 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/buff_ready_reg_RNO 1286 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[8] 1360 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[79] 1653 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_m1[6] 2194 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[5] 1108 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[15] 1048 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iu7lehj9jss[2] 2168 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[29] 1386 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ipe0ubuAqjgLtvpGsuclDoK4v2unkn6k16[4] 1787 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I2nfchfy0xg1zGiAei5lwrh2CmD2y0g8FF2Fu1xba[1] 2073 333
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[0] 1367 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current_ns_0[0] 1884 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_addr_1[4] 1510 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[64] 1932 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][17] 1421 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[6] 1962 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[75] 1834 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p1_1_3[0] 1778 369
set_location scheduler_0/prdata_1[17] 1422 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IigH2j7xpuBrDBflaHjKhLGGqsu[6] 1851 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/rs2_rd_hzd_3 1158 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Io288no6IjIfhA[4] 1653 321
set_location scheduler_0/sched_regs_4_[13] 1483 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[102] 1637 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[40] 1579 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IekuGGr6Gfjtwf8m9iCt[2] 2161 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IdEmK1IfhA[0] 2116 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush[1] 1285 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I05IK40BdzEjH7bI9hqgs 2070 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg[0] 2015 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ib1lnojkmf5ArKb5[2] 2066 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[17] 2110 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[80] 1929 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IcA1oErFHz8sm[0] 1905 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[9] 1229 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_p_2_u_1_0 2177 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[19] 2036 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[33] 1855 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][18] 1555 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw_delay_line_move_RNI1UKE 2002 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[5] 2202 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[93] 1758 292
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l[1] 1327 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[12] 1543 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[122] 1880 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_taken 1279 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[1] 1839 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[3] 1709 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iof01Enzefi1h8[3] 2252 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/alloc_output_buff 1372 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[3] 1106 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_m1_e 1260 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_valid[1] 1288 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[45] 1457 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[19] 1704 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[4] 2003 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[16] 1734 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[90] 1880 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw[7] 2133 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[6] 1881 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/InpCi8uCFrzcfAkFE5I3ak16[0] 2212 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[105] 1786 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[27] 1945 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[70] 1699 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[2] 1962 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[57] 1893 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[4] 1957 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[12] 1881 376
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_ac0_5 522 51
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[14] 1392 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[26] 1102 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[39] 1893 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_sx_RNO_2 1202 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[10] 1372 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIEJ3P[0] 1439 324
set_location scheduler_0/sched_regs_5_[16] 1480 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_RNO[13] 1059 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/record_delta_delays 2008 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[5] 1098 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un13_instr_is_lsu_ldstr_ex 1240 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[38] 1041 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[17] 1973 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[3] 1238 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.awe0 1297 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[20] 1381 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[3] 1206 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IwKq1vK8piHh2En5lxq2D[9] 2158 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[18] 1143 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][3] 1292 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[25] 1965 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[17] 794 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Im4t33bwa3FgDD 1976 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IcFlenasCjymagqfHjqeJks6sw8yEkogr 1708 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[38] 1041 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rtkisIL4vJa95si313FwH396gz[5] 2057 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzrL[13] 1908 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[24] 1843 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[99] 1941 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter_RNO[3] 2088 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnuq8hw6rcax8[6] 1831 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[12] 1060 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[65] 1939 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un25_cpu_d_req_is_apb_mstr_18 1234 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IJAFgdvidwqDwtGG17 2136 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IDgA95I9lch95Hetnh 1977 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_rdCtrl_inst/RdCtrl.empty_3 1538 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/read_count[3] 2020 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[6] 1174 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[84] 1831 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[5] 2061 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ib9A89CDtmu7CChvEKjiknH5pLd0pLd8ai75[2] 1896 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_is_hword_high_only_u_0 1319 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a3_5[3] 2043 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[7] 1403 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/II3ttGnIy40r91Jmrd[3] 2134 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iuw38lbpcse[8] 1976 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IhyCeA60w34bhm7olloocn8zJJhJCzBD7IyeBmCDym5qmfK0l9bjzw0rwhbi 2070 292
set_location scheduler_0/internal_counter[62] 1591 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[32] 1513 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_5_1[5] 1096 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.fifo_reset_2 825 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_capture_reg4 1220 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un102_10_RNO_1 2147 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_4_0_RNO_0 2047 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBFAtC0af4eJe6mxswgp9d1Jenb0 1717 303
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/wr_pointer_q_3[3] 1364 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[83] 1819 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_byte_en_1[0] 1276 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_3[30] 1369 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[6] 1491 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[26] 1100 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/wait_cnt[3] 1759 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[8] 1102 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_state[0] 1073 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_addr[7] 1325 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[1] 1993 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[3] 1729 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR22_0 832 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_dq_dqs_optimisation_current_16_0_i 2007 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][25] 1435 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[7] 1941 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl9bkuqxssIwm17r 2103 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[123] 1832 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/II2aAF9DmjrAt8ai75 1897 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[8] 2173 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pause_sent 2092 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IhtBmu83sGqKshKgt 2127 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[51] 1609 328
set_location scheduler_0/un1_triger_reg123_12 1539 285
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns_a3[1] 1327 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[4] 2012 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbjqyGq9LFtt7AcuzJuhFwoupjDy5d2clJi82rd[7] 1667 297
set_location scheduler_0/trigger 1538 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[88] 1803 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/InaLxvoKIG4JhoAu64r5L7b17Bntxvgjetq35xLC1qFDnbx97d8FJFdgr 1975 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[51] 1458 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ii8Lj1joKd0e1sb29[1] 1691 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[114] 1852 355
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[17].BUFD_BLK 606 141
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[89] 1869 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[60] 1735 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_69/ImCr 1805 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Id8iwwwJlBlqCt0A7L28InBGyfDKfBI2gCn9s81F2HF 2174 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[36] 1643 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IbvvnuaKoFowLitl4IBxcA7I9fsGtstgLJm3eApgBfe57alHw0v4yu1md7d[0] 2231 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/NEXT_STATE_ASSIGN.next_state33_4 1849 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][2] 1475 307
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_1_1[1] 1344 270
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[10] 1367 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un6_instr_is_lsu_op_retr_0 1220 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[0] 1229 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[3] 822 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib1k6lb7zkJLj9IE[5] 2113 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[71] 1610 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[14] 1739 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.un3_ex_retr_pipe_sw_csr_wr_op_retr 1218 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/sel_reg[1] 1296 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[30] 1095 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[9] 2074 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[113] 1838 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/g0_2_0 1279 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[128] 1808 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[7] 1926 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[114] 1682 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCx 2102 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[108] 1627 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[34] 1427 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[12] 1313 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[15] 1169 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[18] 1215 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un5_cpu_d_resp_error_sig 1289 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[0] 1996 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[39] 1581 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[7] 1763 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/cause_excpt_code_excpt_cZ[0] 1269 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[31] 1381 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIHOH52[8] 1341 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[4] 2050 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IHujtF0JxyGhys3kcf5LKD3dhrse[7] 1916 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[3] 1519 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[65] 1941 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[9] 1194 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_fence_ex 1214 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IdqzHCjI1Clirxc7BJwcmtkLBxaHCHxl8 2175 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_13_m2_2[0] 1213 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[51] 1769 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I7t2kkopfmvah79Iab6efhboG0rLz60yiBnmsB016 2080 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[53] 1932 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I3qasqnDbv8outKJxG2u82ezxmd1zne[11] 2152 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[21] 1489 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IE0eAucf[3] 2057 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/no_flush_req_os_RNIVA432 1323 324
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[21].BUFD_BLK 626 195
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/delay_cnt[4] 2009 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[52] 1667 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ie66rCFpk8of5of2krC5khnuzsdiCt 2144 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3C72i3vAjh3c[5] 2175 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[11] 1182 306
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_pktsel 1432 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[23] 1133 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.wrAddrGrayReg_w_RNO[0] 1009 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[127] 1805 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[9] 1375 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState_RNIUPK51[1] 1593 297
set_location scheduler_0/sched_regs_5_[27] 1491 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_ns_a3_0_2[2] 2138 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[29] 1889 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbzoinDnrGHaqvJLdiqvkeAtJe[3] 1765 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/delay_cnt[5] 2010 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[4] 1572 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iewlp1fax8[5] 2249 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[90] 1872 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcCbLH6[3] 2087 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.un1_SLAVE_RVALID 1427 336
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_shiftreg[2] 1381 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[84] 1848 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un105_0 2092 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[15] 1344 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[18] 1347 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[22] 1229 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[6] 1925 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[64] 1781 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[38] 1573 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[23] 2028 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[12] 1058 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/I4eFkizgJlswgiIf6xtGLwBwv0b3mrd 1693 345
set_location scheduler_0/un1_triger_reg123_7 1544 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[1] 1855 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggriHopArbemw1Dn8cGqDdtKDdjdr5[0] 2257 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggriHopArbemw1Dn8cGqDdtKDdjdr5[6] 2267 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][0] 1301 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[24] 1055 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[103] 1791 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IcGvybevvmeD6I4wLx8CfgL 2093 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iqdwhak00e2qsCwwr4f09j7i 1671 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_yy_cZ[21] 1274 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ic4KbuIfG9BII[1] 1671 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I320oEqs54cfwv3dEm8d9EDD47m9iDz 2025 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[9] 1946 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/un1_wr_pointer_q_1.CO2 1357 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[63] 1894 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[11] 1382 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_a3[3] 2007 375
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I29 1322 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneDD8kGcaxtIkDlz2hz2EiGogq[43] 1706 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[14] 1935 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Is2AwnJEjmK29IlJ6ehowdc194qH8diyDz 2190 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u_0_0 1231 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IhfGtyphdyFsFpcsh 1670 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[15] 1217 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[32] 1626 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[11] 1057 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[70] 1699 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/visual_AChan_FSM_current[0] 1480 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[7] 1349 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[23] 1719 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8FCs4vLx0rtd7b 2037 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I05IK40Bdz8IwLu9yiyCr[5] 2045 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_move_count11 1917 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IfGt99r0xlciGdJqynxKvCHBzufiqy9GCfKIJCE846LLrw8b7c 2094 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_sn_m4_RNIFSJR 1220 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw85mEgBksFAagJb9tkxA[0] 2027 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[15] 1964 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_is_lsu_ldstr_reg_ex_RNI87O59 1243 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_0_0_o2 1323 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/IeKz47q3p5wkbhBrceb91CxlBDrucs[3] 1905 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p0_1_6_2[1] 1772 375
set_location CCC_C0_0/CCC_C0_0/pll_inst_0_DELAY 2467 4
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[52] 1739 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[13] 1457 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][19] 1432 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[20] 1013 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_6[31] 1376 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[42] 1757 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2[15] 2211 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[6] 1434 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/data_03 2088 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ieo15lxKugwal75lxIsj[2] 2089 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/access_valid_i_o3 1157 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[72] 1925 355
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw_1_sqmuxa 1388 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_7[7] 1242 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[102] 1816 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[26] 1228 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/flag 2094 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw81lyKzw2mkvLvfrv2Cr[2] 1973 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iof01Enzefi1h8[7] 2048 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw85mEgBksFAagJb9tkxA[9] 2048 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[98] 1893 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[2] 1799 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[26] 1280 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_50/ImCr 1754 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[21] 2193 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[1] 2124 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[0] 2110 358
set_location scheduler_0/sched_regs_7_[4] 1420 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/req_wr_hzd 1288 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[21] 2104 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[25] 1156 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[14] 1517 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns[13] 1952 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[21] 1125 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6dcGm8to7i5tpauKi2n2Guz21E 1803 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[5] 1159 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Iqq7Kxe0GG7EBEfxjoDzxK3e[0] 1692 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[38] 1825 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCw 2107 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfvwq 2080 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[5] 1125 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_next61_NE_3 1800 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_RNIULU4/U0_RGB1 1740 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[22] 1154 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[5] 2023 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[12] 1213 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[10] 1247 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[18] 1151 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary[0] 1632 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[38] 1844 352
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i_RNO_1[2] 495 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/I436gcFugiFBq3A7kHtJbsns08ameh8[1] 2222 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_158/Ic4jjp3AKtw9hg3f40xhpJc 1856 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ic29nopsm7LHB 2134 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[31] 1735 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_i_a2_yy[31] 1296 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[12] 1450 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IekuGGsKcklfrdsgf017 2231 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2[2] 1351 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[25] 1707 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[52] 1729 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[39] 1720 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[63] 1767 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dqs_pause_next_1_sqmuxa_i_a3_RNI1GG71 1999 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[4] 1359 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntBinary[0] 1578 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnup55KbnnFss[7] 1808 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[13] 1669 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[7] 2150 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[19] 1711 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[7] 815 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[92] 1918 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_next46_0_a2_4 1869 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[67] 1806 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[3] 1841 370
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/cntGray[2] 1611 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ic5bLk1lrc4cu[3] 2223 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset_move_count[5] 2009 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[0] 1555 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][21] 1291 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[8] 1146 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[135] 1904 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[74] 1864 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iiry48I3q38Inc4cl[3] 2111 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[13] 1888 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[21] 2071 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[24] 1847 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[9] 1902 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[3] 1970 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[11] 1406 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[72] 1691 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[10] 1879 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[47] 1574 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/sm_dqs_oor 1860 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_minus1_1.CO2 1534 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[29] 1105 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[29] 1489 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_1_0_RNO 1173 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[54] 1614 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo_23_0_iv_0_44_RNO 1555 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_rdCtrl_inst/empty 1639 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[18] 1671 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[21] 1633 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[12] 1599 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_0[1] 1181 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IKAkd6tKw3mxEFzAel3yE07uh79tjpryDvAKgr 2179 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_2_sqmuxa 1172 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ijnqbfissv17ah578gfdJdpkIwy 1671 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[45] 1970 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[35] 1581 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_m6_0_a3_1_0 1267 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ip5LvmlHbj6xzAe6vz04aEhC[0] 2145 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[10] 1877 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqs_2_stw_next_fast[3] 1958 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].fifo_reset_n_RNO 2000 366
set_location SPI_Controller_0/SPI_Controller_0/USPI/PRDDATA[7] 1344 279
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/rd_pointer_q_3[1] 1340 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[108] 1761 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNI3RCUM 1257 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iof01Enzefi1h8[7] 2100 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[23] 1200 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_3[22] 1036 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[22] 1556 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[31] 1145 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[1] 817 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[48] 1555 339
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTOOll_0_sqmuxa_0_a2 1338 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[137] 1952 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_first[6] 2155 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[25] 1156 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[67] 1674 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/req_masked_4_2[0] 1331 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[89] 1860 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[7] 2166 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[4] 1048 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[83] 1863 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iiry480Io8xGhJo8s[2] 2220 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER_RNO[5] 1891 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[34] 1782 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_clk_sel[0] 2157 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[18] 1141 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[41] 1831 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtdHd0J380CKcLz2buzE3k7rabo5n[0] 2127 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[32] 1038 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[3] 2150 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LyI5[13] 1913 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_priv_soft_reset_taken_0 1257 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jqk62fs2C3yrz1wB8l[1] 1670 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_2[9] 1359 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[14] 1228 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[20] 1115 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[7] 2335 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ie58ebL42H[3] 2115 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_current[2] 2144 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/wrptr_RNI3IFM1[1] 1543 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ASIZE_out[0] 1456 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4_0_a3[1] 820 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGI5[1] 1971 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_m2_1[11] 2200 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/read_count[9] 2105 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[21] 1845 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_training_complete_reg 1998 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[38] 1698 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I05IK40Bdz8IwLa88iyCs[1] 2030 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_1_a0_1[1] 1242 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[23] 1896 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[0] 1184 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[2] 2015 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[29] 1415 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[16] 1198 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[36] 1698 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[4] 1108 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[6] 1520 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[10] 1388 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid33_RNIR5IM 1169 315
set_location UART_apb_0/UART_apb_0/CUARTO1OI[1] 1334 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dm_oe_p3[1] 1768 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[11] 1176 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[16] 1660 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_rd_byte_en_m1_i[3] 1288 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_4 1143 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p0_1_3_2[1] 1769 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[98] 1689 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[42] 1989 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[14] 2110 312
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[29].BUFD_BLK 796 237
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[52] 1771 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[89] 1627 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[112] 1925 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/rd_src_top_Z[4] 1489 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqam8f[3] 1652 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_209/ImCr 1564 229
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[23] 1658 307
set_location scheduler_0/sched_regs_7_[7] 1423 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_163/Ic4jjp3AKtw9hg3f40xhpJc 1854 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[0] 1810 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[7] 1920 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int_RNO[10] 1971 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IcIHyqCut3a1GlckLF1ougJ[1] 1936 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[58] 1565 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbJz4qH6dtKaqB7BCiKGks8ggdiiorf6tiCq[4] 2018 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[2] 1355 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[27] 1946 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[0] 1112 324
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_re 1404 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCv 2047 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[68] 1700 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[10] 1011 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3AzJvs2ndD3c[0] 2083 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[14] 1273 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhCi3j8vDl7KqjeJn9jK1Kvl6[0] 2126 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IGgdqpf5o3g53p6u08uC8HxcAJbB 2156 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[33] 1604 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IeJIDzCsJ0Bfzbwz1xbb[2] 2263 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[9] 1432 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk09Fgnum17[1] 2059 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[23] 1433 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[4] 1810 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[17] 1909 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[123] 2192 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.dqsw_select15 2103 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[22] 2112 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[6] 2012 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[95] 1668 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bG7L[14] 1929 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[30] 1607 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_Z[1] 2124 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places[4] 1133 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_ar_req_5_0[0] 1251 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_reg_2[0] 1791 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[15] 1229 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/InFmismr380Hct[0] 2124 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntGray_9[2] 1598 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[5] 1872 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[14] 1570 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[0] 1024 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[6] 1931 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntBinary_RNO[1] 1567 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[111] 1790 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[21] 1943 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/transition_check_counter[4] 2225 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[40] 1419 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ip5ybGdCBzHv0IucAfe081mm[1] 1587 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[31] 1155 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_2[1] 1344 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[1] 1884 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1_1_a2_RNIGKUP[0] 1194 285
set_location scheduler_0/sched_regs_2_[6] 1437 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IrzxCl9zAJvczpuIbd2F11mB4nx0iHnECy[6] 1661 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr_2_iv 1220 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[91] 1788 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[38] 1899 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[0] 1967 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_arb/hipri_req_ptr[0] 1339 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[18] 1657 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[34] 1674 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_RNO[9] 1859 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/dmcontrol_haltreq 1075 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[0] 2001 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/un1_vcophsel_bclk_1 2217 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[59] 1821 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[45] 1460 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IksE7GiHckvrFzej15GbhtCaDso4ygFGxf017[3] 2020 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[120] 1797 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[45] 1974 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[20] 1680 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[0] 2135 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][17] 1287 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/NEXT_STATE_ASSIGN.next_state33_5 1843 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/InpCi8uCFrzcfAkFE5I3ak16[2] 2209 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[2] 1978 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[17] 1182 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_rd_req_cmb_f0 1108 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_pause_cnt_RNO[0] 2035 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[35] 1952 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3474_0_a2_0 1336 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[25] 1025 300
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTO00l 1325 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/un2_iog_oe_p1_internal 1794 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[71] 1809 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[5] 1978 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[20] 1281 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[55] 1588 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[6] 1133 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_RNO[15] 1948 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/buff_rd_ptr_0_0[0] 1272 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[16] 1389 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand10 1233 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[47] 1972 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m28 1941 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[4] 2001 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2_5_RNIRO1F3 1224 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3C72i3v9KLCL 2191 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr_RNIPSUJ[1] 1537 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_sresetn_15_0_a2 1426 270
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[7] 1429 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_1[15] 1238 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Ii1H8g4IkmKtv6Dcn[0] 1999 297
set_location scheduler_0/prdata_4[10] 1460 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[53] 1551 298
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state[1] 1394 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IkwLljF1F55JIxusambzKk6G6qDeHLB22otgv 2055 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[26] 1097 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[36] 1049 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[106] 1832 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/clr_wfi_waiting_0 1244 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ih8rw6jrLed30wFmizkbrsp1DkIkJnkJcb7zilC8sJBzczxD6hLBgh9KCBbc 2070 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/un1_m2_e_c_0_a0 1244 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[1] 1196 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p1_p_2 2094 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[6] 1138 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_en_data 1465 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw81lyKzw2mkvLvfrv2Cr[0] 1971 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[58] 1634 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[12] 1436 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[34] 1495 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IHujtF0JxyGhys3kcf5LKD3dhrse[8] 1908 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[24] 1729 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_37/ImCq 1702 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i 1266 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_RNO[1] 1273 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[69] 1764 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[0] 1698 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[1] 1134 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[28] 1529 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[39] 1701 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNI3805[4] 2207 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rtkisIL4vJa95si313FwH396gz[2] 2058 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[38] 1898 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[6] 2051 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[8] 1142 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcaAFLwywDniBBnr9opnebcv6krF0KzEruII 1826 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_rdCtrl_inst/RdCtrl.empty_3 1622 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[32] 1437 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[2] 1485 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[7] 1360 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrPtr_s1[1] 1597 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_ns_0_0[2] 1945 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[37] 1572 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current_ns_0_a2_1[0] 2209 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[110] 1650 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[0] 1394 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[33] 1911 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2[6] 1373 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[4] 2022 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IcIHyqCut3a1GlckLF1ougJ[0] 1941 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[73] 1692 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[9] 1649 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihg4wIB[20] 2209 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[48] 1564 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[17] 1161 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][9] 1217 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[18] 1882 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[18] 1624 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/push_counter[0] 2203 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_3[4] 2144 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[28] 1387 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbLgwu7EpfdKkCvfo16eljwK5sa5Dn0ij8gv 1646 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGra[39] 1706 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[3] 1721 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[8] 1184 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[98] 1670 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_1_7[0] 1814 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Icj2gjA70s4nlivobDerxCsaBpIvFfdoyzzhJHgJ6kyx73[3] 1632 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[20] 2054 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[55] 1548 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][6] 1300 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un16_txdly_oor_4 2144 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[18] 1230 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[10] 1157 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[8] 1629 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[18] 2157 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[13] 1372 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IigH2j7xpuBrDBflaHjKhLGGqsu[2] 1849 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[42] 1546 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[6] 1818 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[60] 1959 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2[8] 1334 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_opsrv_core_soft_irq_reg/gen_bit_reset.state_val[0] 1305 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[36] 1590 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_8[7] 1253 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/If4H8IjlrGpKndsEux8u41buHeg9H9 2221 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_RNO_1[0] 1155 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[20] 1755 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[12] 1190 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[8] 1207 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_end_cycle_2 1518 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[108] 1658 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_access[1] 1080 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[149] 1917 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ie66rCFpk8of5of2krC5khnuzsdiCt 2145 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[25] 1020 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_ns_i_m3_0_0[0] 1995 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[4] 2002 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_4[9] 1965 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[116] 1831 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[64] 1783 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_move_safe_counter_next_0_sqmuxa 2098 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/Ieq7r9tgFlhcEJHaLdCr[0] 2080 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[27] 1039 313
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTI10l.CUARTll0l_3_a3[0] 1330 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p0_1_3_2[0] 1811 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IrzxCl9zAJvczpuIbd2F11mB4nx0iHnECv[6] 1685 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_32/ImCq 1703 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_comb.next_master_beat_cnt_3[7] 1465 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/data_1[0] 2151 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_addr_6_fast_cZ[9] 1126 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_cnt[6] 2142 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[19] 2022 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_1_RNICHSU1_0[0] 1225 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[30] 1423 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[52] 1729 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_N_2L1 1199 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/II2aAEy8ybjHKfrr2p[0] 1623 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_177/Ic4jjp3AKtw9hg3f40xhpJc 1851 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[25] 797 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/mask_pre_Z[1] 1492 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ic4KvtBahALDA[1] 2161 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[122] 1881 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[12] 1246 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[35] 1678 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][9] 1555 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_29/InLd39q8gkm6gs[2] 1695 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[126] 1886 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[6] 1972 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[44] 1665 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[50] 1770 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ih731y6EAcqFckqx8[4] 1781 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[16] 1871 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdqzHC4rtjves5Ac02voFB9y9DmgzxDrh[2] 1659 315
set_location scheduler_0/internal_counter[14] 1543 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[22] 1085 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[25] 1993 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/next_state103_i_a2_RNIQC0R 2182 366
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_URSTB 484 54
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[8] 1173 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[3] 1164 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iewlp1fax8[7] 2191 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbCtAaIKj6h2ys1sbmaEF0IdxE 1645 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdtokFe1yrkwiiq5F4zrgG7jmJkakg9wr[36] 1710 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[4] 1994 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[7] 1936 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un25_cpu_d_req_is_apb_mstr_11 1227 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.visual_rd_dqs_load_nexts2_i_0_a2 1921 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIQ54P1[10] 1376 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_rd_op_0_a2_4_RNISMG21 1216 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[15] 1395 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[17] 1942 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNI92M8D 1265 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[40] 1589 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/I80okox3[2] 2205 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[2] 1603 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ifin9GB0E2JvulfuuKgt[0] 2106 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[5] 1859 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[52] 1529 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[22] 1420 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LyI5[1] 2003 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/m17_e_5 1836 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[20] 1107 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[2] 1920 354
set_location scheduler_0/sched_regs_0_[24] 1452 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[54] 1925 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[74] 1775 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[79] 1861 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_46/InLd391J29hr7c[8] 1760 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[37] 1436 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[19] 1106 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo5yI5[0] 2102 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[11] 1897 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCy0y2ynfz77a[2] 2036 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[15] 1953 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[27] 1140 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxerCj8Itk8xJrF3m67Fpghbd 1662 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[129] 1792 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[51] 1382 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IcIHyqCut3a1GlckLF1eIrb 1932 306
set_location scheduler_0/internal_counter[44] 1573 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[38] 1368 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_state_ns_i_o3_RNILH9J[4] 1083 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[22] 1941 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[86] 1790 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_m1_e_0_1 1268 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_i_a2_yy_RNICPCR_0[31] 1291 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNIK1331[27] 1373 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_1_RNIIIMJ4[0] 1228 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detected 2104 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_0[28] 1384 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Ifo26DK0g34uEl6dCeo6Gl0aEtI25xo9op7z9gxd[1] 2250 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_gpr_addr_6_fast_cZ[4] 1119 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[0] 1926 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[24] 1829 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/transition_check_counter[0] 2221 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][25] 1430 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_63/ImCr 1823 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[25] 1548 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[141] 1908 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ib40EChGm2gzHvgL[2] 2057 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/cause_excpt_code_irqs2 1280 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[14] 1733 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_clk_sel[1] 2063 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[6] 2013 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/empty 1909 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db2_3 1762 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/finished_iterating_0_0 1714 255
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/cntBinary_RNO[1] 1610 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/DWC_DownConv_Calc_Hold_Reg_Ctrl/pass_data_0 1538 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[23] 1692 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[23] 1718 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[11] 2019 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw_select 2098 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[15] 1400 304
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[19].BUFD_BLK 605 141
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_210/ImCt 1788 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_1_3_1[0] 1802 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_wrCtrl_inst/full 1574 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_valid_iv_1_a0 1216 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[6] 1326 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_shifter_unit_op_sel_ex[1] 1234 334
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel_1_sqmuxa_1_0_a2 1414 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_RNIQ2U35O 1222 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_lsu_emi_req_fence_1_i_1 1261 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[12] 1384 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[27] 1094 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[10] 1236 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[56] 1906 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state_RNO[3] 1992 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[89] 1854 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[116] 1658 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[39] 1640 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IxCyClhqFss[5] 2249 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[133] 1838 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IbxIDg2ll7pGI5Jc[4] 2068 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[3] 1104 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[82] 1873 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[3] 1604 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[9] 1432 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_0[1] 1073 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_RNO[4] 1981 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[20] 1841 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IxiD6aD9p9iHIoqtKFh3c[8] 1919 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st[2] 1352 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[12] 1454 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/to_boundary_out[4] 1532 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Inr3KfgEw3dgIp[0] 2002 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[119] 1784 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/next_buff_valid_i_a3[0] 1446 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[136] 1803 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[74] 1861 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel_2 1174 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[77] 1650 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_0[2] 2183 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[19] 1135 295
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCON/tx_fifo_write_sig18 1322 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[102] 1886 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[47] 1577 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/found_one_0_sqmuxa_0_299_a2 2187 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I7t2kko0vrqxBcFxs6JKEf5o2GxFnCdtD2n6koLH8 1699 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sbcs_ba_err_ff_0_sqmuxa 1144 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[2].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0] 1248 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_i_m3_1[30] 1293 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[108] 1834 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_14/InLd39q8gkm6gs[2] 1727 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[17] 1312 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_18_RNO 1141 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[5] 2105 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un76_i_a2[4] 2029 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I7t2kkoyD9J7rE037epi4yCxdw9HE9GgsdA5fjhbe 1690 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[33] 1389 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IcILGLt7fAeh1JJfdg3wh8h[1] 2139 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ib40ECix4D2w9BID 2123 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[68] 1755 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/extend_wrap_tx 1470 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IcIGDJKntIznd5IhfB9Lar0[3] 2251 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[0] 1912 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abstractcs_cmderr_cmb_0_sqmuxa 1069 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Irsel5iAFwgD7jvFaCx78AxgcEdwlxur7i 2185 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[24] 1898 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[29] 1908 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ic7F7rrhxlrG5bcnfu1w9x8 2110 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IjzhBHwzskEhGv83FoF3Kz8er7b[0] 2136 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[79] 1867 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[5] 1185 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_gate_training_next256_NE_4 2093 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IeJIDzCsJ0Bfzbwz1xbb[2] 2047 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[24] 1064 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[23] 2109 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[1] 1882 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[15] 1767 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[26] 1755 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[64] 1888 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[15] 1398 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[3] 1534 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_0[12] 1372 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[5] 1892 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[14] 1831 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2] 1614 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[2] 1733 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[69] 1587 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[37] 1425 327
set_location scheduler_0/sched_regs_6_[10] 1438 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[8] 1638 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/DWC_DownConv_Calc_Hold_Reg_Ctrl/hold_data_valid 1482 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/NEXT_STATE_ASSIGN.next_state92_NE_4 1976 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_hold_fifo_block_cnt_next[1] 1886 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[21] 1855 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO 1530 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[19] 1875 361
set_location scheduler_0/internal_counter[58] 1587 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[6] 1349 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[100] 1652 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[92] 1630 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[1] 2140 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[17] 1356 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/In3qwkIso82p0ffvHyeHpb8s[0] 2180 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/cmderr_ff_cnst[2] 1059 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/un9_syncRstOut 1610 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCv 2233 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[63] 1509 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[8] 1057 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/un3_req_is_opsrv_irq_en_3_0 1203 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[17] 1137 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnlBAirjdhaE10Ewr 2085 288
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/clk_div_val_reg[4] 1405 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en[0] 1205 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[7] 2085 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[18] 1275 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[41] 1624 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[0] 2127 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[22] 1582 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[12] 2179 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][33] 1565 324
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/CLK_DIV[2] 1398 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[37] 1838 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state82_NE_0 2084 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[14] 1155 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[112] 1691 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IjzhCdgHiDt4hleu2tsqbG0nECu 2074 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_strb_to_addr_cpu_d_rd/N_93_mux_i 1298 297
set_location reset_syn_1_0/reset_syn_1_0/dff_13 1697 244
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_Z[1] 1200 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdbDpB1FKpo5FH71vah9jx7[2] 2019 313
set_location scheduler_0/sched_regs_7_[19] 1435 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/InxHEDzaAKm7lE 2038 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[21] 1297 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[15] 2043 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[93] 1889 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofg3qq35bKvxu 2051 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk2[0].zero_strb_data_reg16 1516 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p0_1_3_1[1] 1806 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[40] 1516 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[115] 1818 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[9] 1194 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ib9yakauoEkh8L2GK61keeAnl7[1] 1886 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_ASIZE_out[0] 1542 307
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/CUARTO1[0] 1370 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[124] 1943 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[24] 1545 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[28] 1147 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[8] 1194 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][9] 1289 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[5] 1461 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_0_RNIULLN5 1257 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[44] 1779 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntGray_14_fast[1] 1583 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[39] 1777 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex9_0 1225 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_resume_req_3 1080 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/cmderr_ff_cnst[0] 1056 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH0p48s[1] 1881 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[118] 1836 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][14] 1277 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ifoy68zI7acFyIIz9BmA[0] 2168 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full 1626 316
set_location scheduler_0/sched_regs_7_[14] 1430 292
set_location scheduler_0/internal_counter[0] 1485 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_9[3] 1248 276
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg[1] 1450 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[115] 1803 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m68_1_1 1933 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_s 1243 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/wrptr[1] 1541 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_at_flush_Z[0] 1284 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[140] 1906 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr_2_u_1 1119 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ii8LjDsiHdybkg9xz[11] 2069 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[4] 1208 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[7] 1893 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_valid_int_0_sqmuxa 1210 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[64] 1885 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/fence_i_hold_2 1242 309
set_location scheduler_0/sched_regs_2_[14] 1445 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_RNO[0] 2020 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[23] 1203 258
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/wait_cnt_3_o2_0[1] 1757 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[112] 1825 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1I6k19[1] 2112 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_28_0_RNO 1211 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[3] 1928 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[7] 2183 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Iiry48H1sFq19C4rb 2109 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[115] 1840 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[78] 1692 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_sqmuxa_3_1 1196 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[6] 1984 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[7] 1831 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abstractcs_busy_cmb_0_a2_2_a2 1070 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[55] 1617 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[54] 1500 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[71] 1701 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj 1167 162
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_o2_0[27] 2033 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][32] 1564 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next10_1_0_0 1938 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_bcu_op_sel_ex_2_0_o2_RNIREK74 1231 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[24] 1634 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[14] 1109 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m54_1_1 1942 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[27] 1164 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[21] 1715 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[26] 1552 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/war_hzd_d_0[1] 1315 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[27] 1443 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl8qH1JA8eHhjbbC 2110 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ImChCwsgBep9kinjlGEIo1KFIlpcD15GCdhfcKmiGzGviuB5wqr8wlz2B[0] 2152 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[4] 1896 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IekvmuwD4EbKeoKvqE8e 1678 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IxKElx2Jdz7CKdwywlE8G71xEo2md8J9bpsp1ibqvdk5vaj41C22Gbto56L9KI2d 2052 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIDJ4P[0] 1451 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[9] 1735 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[0] 1343 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ida5hpbJ9lKAJ4B89wtLcsh 2141 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gKqebf0azE0oighba 2079 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[15] 1412 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[24] 2039 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/gen_mtime.un3_apb_mstr_int_sel_0_a2 1299 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un3_instr_inhibit_ex_9_RNIV1SK1 1260 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/csr_trigger_wr_hzd_de 1268 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[13] 1195 300
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTll0l[0] 1330 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un17_cpu_d_req_is_apb_mstr_0 1239 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_85/ImCq 1762 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[11] 1372 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[29] 1897 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHs657xdpruh4[0] 1719 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIS1KB1[2] 1350 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[13] 1850 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6dcGm8to7i5tpauKi2n2Guz3l9 1795 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGra[37] 1705 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[0] 1698 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/cntBinary_9[2] 1635 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ib1lnokvvl1CKvl9 1893 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3AzJvs2ndD3c[2] 2110 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[19] 1352 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps_180_next_iv[1] 2049 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[32] 1501 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[21] 1970 309
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxp_frames_4[2] 1378 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_2[16] 1086 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[9] 1161 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_1[4] 1293 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un3_visual_initlDqsOrStw_2_endw_next_ac0_5 2014 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_hold_fifo_block_cnt_next[0] 1950 360
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/rd_pointer_q_3[0] 1337 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[49] 1650 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[31] 1550 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[112] 1924 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[28] 1874 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[93] 1857 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m31_2_1_1 1930 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_oe_p1[0] 1814 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[79] 1807 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[18] 2045 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[106] 1668 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_44_1[5] 1072 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzxp[11] 1920 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[0] 2114 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_0_sqmuxa_0 1257 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[7] 1893 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_resume_req 1080 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[31] 1021 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpAJ5dHLCcbjtLbhdKfHpq0jGuv9akzo1F9pj9ws[4] 1693 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IvK6glCIdKCLC7dGw8m7oK5w4s6m2uzhnauodt7gLKdyLypFcdhqgt 2215 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un4_cpu_wdata_mux_i_o2[6] 1416 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If7eJe9uLhtEHG7jfDfLgCLwFfqFne[0] 1633 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state_valid[1] 1283 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[25] 1322 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[66] 1679 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbfLklp3bv4KHgAaLitbHkwj24D0Bco2rkGwhba 2157 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiAKAalyFs67aJHAkx3y6b91Bv3kB094EgfgL[7] 1953 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_0[3] 1185 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[13] 1800 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/wait_cnt_3_o2[1] 1763 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.found_one8 2195 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iiry480Io8xGhJo8s[0] 2229 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/shiftBP_0_sqmuxa_1 831 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[2] 1664 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[30] 1983 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_3[27] 1385 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[13] 1164 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[7] 1291 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][16] 1329 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntGray_0_sqmuxa 1598 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ijrw11s6HspofcfcgkDBcB90G17[2] 2029 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[116] 1922 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[53] 1538 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbbxfvJyB7cr6c1pJq3e4o3A4yyCt 1710 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[86] 1802 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[10] 2031 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNI4B9I[2] 1352 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un4_dmi_req_abst_data0_RNID2T5 1085 321
set_location scheduler_0/prdata_4[12] 1450 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[6] 1752 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[63] 1717 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_cnt_r1[2] 2112 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[23] 1566 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[16] 1560 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_last_next_5 1474 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[15] 1532 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_valid_1_s_a0_2_1_RNI3JTV 1237 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[28] 1814 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/N_52_i 1255 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofg65K3B0I73e[8] 2015 307
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTlOl[5] 1347 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[12] 1660 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[42] 1592 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_implicit_wr_mtval_tval_wr_en_s_0_2_N_4L6 1249 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[62] 1558 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[20] 1012 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[37] 1392 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[5] 1861 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[43] 1680 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[21] 1039 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNICP231[23] 1350 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/wr_en_data_or_1 1167 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[49] 1386 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[33] 1966 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[18] 1886 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_wrCtrl_inst/fifoWe_0 1590 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[4] 1368 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/IofE4bwCi9I75wErGAe85CBbsLD8xrg5cHu5qDC42fLg6pIohnh7yrF7I7j46z2xCy0LsH7oeJmra[19] 2202 333
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/rd_pointer_q[1] 1340 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[105] 1794 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[46] 1886 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[51] 1519 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[56] 1739 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset_move_count[6] 2082 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ic4KvtBahALDA[3] 2163 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[15] 2047 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[38] 1327 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][14] 1361 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ibby5utodjEbqt58dmakbwrpccc8b 2238 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/gen_mtime.un3_apb_mstr_int_sel_0_a2_3 1298 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[43] 1572 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_wr_byte_en_m0[2] 1275 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I0uLd5eibs4xrxo2zywIp[3] 2174 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IhHg4c187dFD0bKsavte5t1Ezbj[0] 2155 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[40] 1944 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_req_valid_6_RNIRPO8C 1280 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iuw38lbpcse[9] 1975 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/current_state[4] 2127 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[27] 1093 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[40] 1696 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[38] 1576 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[69] 1707 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[42] 1592 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcDFwd0JxezE5foAK1qKhdazF7jaJm4b5[3] 2093 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_sx_RNO_4 1244 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IclthlJIm5eLzivI4257IAt89ccqljGDpr6jzGLababLH8[37] 1660 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ILqjmlCjoobktaevE9j9gAmp4tgr 2102 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[10] 1803 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_i_0[28] 1301 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[24] 1729 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[14] 1945 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk2K3tADIsj[4] 2045 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[4] 1688 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IbxIDg2ll7pGI5Jc[7] 2071 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Ixp[2] 2075 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IHD4a8J3c1yvb3bvm8[3] 2179 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAKBarKE2Ezx6xcvH2D9vzfws 2019 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[47] 1721 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IfxHneCqtywqa2aoAyu2EspEbm8ybb[0] 1874 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[6] 1124 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[28] 1299 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[127] 1834 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dm_oe_p0[1] 1764 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Iqdwhaky3vejDk04qjKlnECq 2145 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[26] 1784 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[114] 1660 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[18] 1184 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IxiD6aD9p9iHIoqtKFh3c[4] 1949 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGFsu3A9bn2ds0wL[7] 2003 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/un1_addr_12_10_tz_1 1332 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[0] 2065 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[26] 1922 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db0_3 1888 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[58] 1758 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][15] 1422 319
set_location scheduler_0/sched_regs_1_[30] 1494 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcaAGnkD5bidzCv0CK3fch8zlhwp9nxasxl8 2051 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg_RNO[4] 1969 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m7 1998 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[29] 1973 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[79] 1917 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/incr_fuzzy 2122 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ic4KbuL4iEzIA 1882 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[5] 1289 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[32] 1934 309
set_location scheduler_0/internal_counter[28] 1557 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[21] 1384 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full 1620 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I3qasqnDbv8outKJxG2u82ezxmd1zne[11] 2153 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib903brfasGtjf8vx0dq4vp57b 2233 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_rd_byte_en[3] 1287 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ida6qLJcB7kpiI7FLw63Fx7 2170 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/II3ttGnIy40r91Jmrd[0] 2119 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[8] 1218 262
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/II3ttGccaqAjsg0ogw[6] 2243 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[7] 1924 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db2_4 1776 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[12] 822 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Il9gb9c4haLKHHxFfl1JuCes2xasszq3t256nprhn162fDG 2164 324
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTIlIl[0] 1348 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[51] 1869 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I5sjo233lGH5qvbEbxLDApzyh1l2ydLulpHJytCtms2GairLb7b 2080 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[8] 2225 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[94] 1915 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[11] 1738 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[1] 1333 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[21] 1291 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[83] 1821 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[10] 1792 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_4.delta_delay_4_7[2] 2035 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNI4F97B 1269 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[50] 1778 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc4 2013 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[9] 1124 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/I1fErAhkb2JhB8FeeKtr5 2212 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_67/ImCr 1819 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[15] 1189 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[1] 1912 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[10] 1647 298
set_location scheduler_0/sched_regs_5_[17] 1481 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_active_retr 1241 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_alu_op_sel_ex[4] 1222 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[6] 1759 328
set_location scheduler_0/un2_internal_counter_1_cry_63_RNIUTE01 1423 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[99] 1794 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNI33J31[1] 1161 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_ALEN[2] 1540 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[77] 1833 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[4] 1437 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[19] 1722 315
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_cZ[4] 1402 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntGray[2] 1575 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_debug_csr_valid24_3_2_0_i_a2 1117 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibht0bidnk5ywpcvlIfl0Bj7km298t8H8ofniby[5] 1635 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[19] 1830 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[9] 2143 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iuw7pauqlhv[0] 2124 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[5] 1838 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_burst_detected_next_0_sqmuxa_0_m2 2021 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][30] 1562 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IeD18jJ583u6EcdlB1ok5F9m7a2dHD 1944 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[1] 1120 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[24] 1633 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[48] 1475 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[45] 1612 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt[5] 2008 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][6] 1524 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[1] 1992 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jqk62fs2C3yrz1wB8l[2] 1674 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[31] 1118 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IrzxCl9zAJvczpuIbd2F11mB4nx0iHnECs[6] 1686 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[69] 1665 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[2] 2047 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current[5] 2058 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB017[6] 2193 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[30] 1238 265
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[8] 2160 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[28] 1215 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[21] 1332 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[24] 1866 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IclthlJIm5eLzivI4257IAt8F7dGnofmgqAajxcfJcs1gI[5] 1680 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[23] 1144 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/If91cbpel0hy4LC0bc68DfgLx8CfgL 2023 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[6] 1814 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[12] 1354 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[30] 1205 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un24_m2_0_a2 1272 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_dq_dqs_optimisation_current_15_i_0_a2_0_0 2014 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[2] 1084 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[139] 1884 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1ltmxi4csCjgJe[1] 2054 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/cntGray[0] 1610 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IGLu6mem99I0qxw9HJfaAdpeI7cw[1] 2109 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[66] 1728 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[2] 2046 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[47] 1541 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/un3_req_is_opsrv_cfg_reg 1306 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwrite 1360 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[71] 1615 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvvkKcs5weKlHCma2uLFfKeLGoJzJ[0] 2141 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[18] 2063 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[12] 2069 316
set_location scheduler_0/sched_regs_0_[31] 1459 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[0] 1168 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[63] 1774 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw_lm_0[1] 2053 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[17] 1223 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[80] 1770 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCy0y2ynfz77g[0] 2059 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[47] 1580 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ify9w7A80hK79x3AInp0Bsx4cdpmEaq2fitH6mDA[0] 1792 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[131] 1900 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_req_resp_state_1_RNI4N242 1283 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[17] 1378 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[32] 1810 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[7] 1697 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[10] 1016 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[0] 1975 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_initlDqs_2_stw_next8_4 1964 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[65] 1605 322
set_location UART_apb_0/UART_apb_0/CUARTlOlI/un1_CUARTOOl 1338 273
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[47] 1577 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhBI1ylECBrK5phs15F9DKqba 2183 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_70/ImCq 1809 322
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/CLK_DIV[6] 1391 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfwoDgs3kdikyvAfl9J2EElobKd1Bidc3k7aupCL[2] 2015 321
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_checkorun_0_sqmuxa 1428 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[7] 1251 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ie8KkcxAlH9AGHvp66DF6fyBjcjhxA[2] 2182 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[101] 1870 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count_0[2] 1285 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[7] 1361 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGDp[6] 1956 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_first[1] 2053 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_6_2[9] 1900 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IeKz47q1nft6oC667wnuq8hw6rcax8[4] 1766 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[88] 1781 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[38] 1582 343
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel_10_0_o2_1[4] 1424 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[0] 2101 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[27] 1830 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I3qasqnDbv8outKJxG2u82ezxmd1zne[11] 2184 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/rd_src_top_Z[5] 1481 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[63] 1754 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[47] 1760 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[111] 1690 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[8] 2097 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_csr_addr[2] 1121 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[39] 1477 303
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[28].BUFD_BLK 747 165
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If7eJe9uLhtEHG7jfDfLgCLwFfqFne[8] 1644 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[60] 1399 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[35] 1800 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[1] 1979 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[29] 1234 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[26] 2107 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg_state[1] 1076 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/II3ttGccaqAjsg0ogw[2] 2231 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/ImrbFsiipotBws 1862 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[15] 1472 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[112] 1926 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/wait_counter[0] 1876 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[93] 1871 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/fifoWe 1595 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[30] 1107 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IcIGDJKntIznd5IhfBCI2HC[0] 2252 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_6_2[1] 1938 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_u[16] 2135 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IbB8wfgotKb9mfqhkflHg90pH9[6] 2214 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[16] 1202 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m70_1_1 1939 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un3_visual_initlDqsOrStw_2_endw_next_ac0_1 2009 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[29] 1055 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/If4H8Ijmc2Fi47gDv6Hk3rD4an6h76 2131 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p2_p_2 2099 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Icj2gp0IqsabsisDGjhe9IwaILFpKnjz5ndj2CrnJmAr7a 2217 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[31] 1391 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[21] 1180 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/I9LbI7rg 1999 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[49] 1916 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip5znvIHDnugF6bmz2h9jg8z[2] 2068 298
set_location DDR3_0_0/DDRPHY_BLK_0/LANE_1_IOD_READ_TRAINING/I_IOD_0 1812 378
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2_1[7] 1058 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[84] 1713 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[28] 1242 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/gen_mtime.un3_apb_mstr_int_sel_0_a3_0_0 1322 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[14] 1814 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneDD8kGcaxtIkDlz2hz2EiGogq[42] 1705 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[23] 1392 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ifin9GB0E2JvulfuuKgt[1] 2108 315
set_location scheduler_0/sched_regs_1_[24] 1488 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[7] 1133 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[106] 1814 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IeJBuesi7an6jci2nh19 1723 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[34] 1954 349
set_location scheduler_0/sched_regs_2_[28] 1459 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[31] 1409 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[112] 1826 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhBHwzskEhGv83FoF3Kz8er7a[4] 2162 312
set_location UART_apb_0/UART_apb_0/CUARTO1OI[5] 1340 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[24] 1848 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[63] 1556 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[5] 1978 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/I05l7vIj3w3K5l8aKJ9FJ[0] 2155 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[1] 1869 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n_0 2101 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqbuhx[3] 1637 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_2[3] 1412 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_RNISS7L 1625 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[23] 1408 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][5] 1288 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[60] 1568 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[16] 1149 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3C72i3vAjh3c[1] 2210 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_m5_i_3_0 1194 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[25] 1038 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState[0] 1476 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[8] 1652 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[3] 1970 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[41] 1659 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[5] 2071 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk2K3u7aDbb[3] 2058 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggriHopArbemw1Dn8cGqDdtKDdjdr5[2] 2266 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[14] 1271 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IemxFmtJg8rbx4cj8a2D[2] 2182 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[42] 1464 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busy_ff15_0_a3_0 1156 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ICqwA59uED8zLo54D2[2] 1993 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[29] 1228 262
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ABURST[0] 1472 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dfi_rdlvl_resp_next_1 1995 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_rdCtrl_inst/fifoRe_0 1630 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[9] 1849 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[17] 1324 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[29] 1092 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[4] 1718 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbLgwu7EpfdKkCvfo16eljwK5sa5DgeHcxl9 1651 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m92_2_1 1940 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_26_3 1312 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_d1_RNIJCGC3 1227 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[0] 2020 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IbvvnuaKoFowLitl4IBxcA7I9fsGtstgLJm3eApgBfe57alHw0v4yyptk18[2] 2224 330
set_location scheduler_0/sched_regs_0_[30] 1458 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[30] 1732 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[18] 1185 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[6] 1135 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count[0] 2224 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[2] 1467 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[21] 1221 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdtokFeLoynlD9vktkocl5lcbGcLr9jIA 1699 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[22] 1120 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[76] 1904 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[18] 1311 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[1] 2076 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[3] 1935 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[1] 1624 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[42] 1932 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[30] 1279 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[4] 1618 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib0Bxb3JEAgylt4BBpu71C99r5[7] 1956 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcCbLH9[3] 2044 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IxiD6aD9p9iHIoqtKFh3c[6] 1911 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[29] 1415 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/shift_wrap_mask_1.SUM[0] 1490 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[21] 1395 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][36] 1370 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[107] 1694 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/Iqq7Kxe0GG7EBEmrJ207bHmr[0] 1630 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int_1_sqmuxa 1972 372
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_axbxc1 521 51
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[24] 1289 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[83] 1767 307
set_location scheduler_0/sched_regs_4_[25] 1495 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[0] 1914 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current_RNO[6] 2060 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[21] 1837 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_count_last_6[7] 2122 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[75] 1695 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_0 1630 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[17] 1695 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ii8LjDsiHdybkg9xz[6] 2087 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[41] 1588 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[54] 1507 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[8] 1211 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][20] 1473 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IGLu6mem99I0qxw9HJfaAdpeI7cw[0] 2101 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[93] 1951 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_wait_rxvalid101_next_RNO_1 1981 351
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_10_iv_0[1] 1442 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][35] 1369 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/IcJqK4uyxxKJcws1GfJwDy1pjHcAcgbH6 1639 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[117] 1623 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzbL[3] 1946 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[4] 1136 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.wrAddrGrayReg_sync[0] 1011 310
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[28].BUFD_BLK 722 243
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[3] 1172 297
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTl0ll.CUARTI11_12_iv 1343 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[57] 1624 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[15] 1165 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[13] 1737 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[40] 1620 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[88] 1881 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_byte_en_sel[0] 1275 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_RNICCJS[5] 2017 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[36] 1448 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[35] 1572 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[56] 1902 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[17] 1400 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_0[25] 1059 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[49] 1613 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[54] 1603 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH0p48s[0] 1873 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps_180_next_iv[2] 2131 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[75] 1693 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[4] 2184 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IquuIqy9hm1Bdcb9LrBwF7sLpKv1bC0IeiHArJwIw4xb 1985 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNISEOG3 1271 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[51] 1940 354
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_1 1341 267
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[2] 1535 328
set_location scheduler_0/sched_regs_4_[21] 1491 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[59] 1912 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m64_2_0 2000 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[64] 1607 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[58] 1500 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[56] 1789 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIFGEV1[3] 1610 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[73] 1809 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IG05GwvClj7EH6IB9l9Dp4Jm8c8b 2146 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[51] 1772 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[24] 1639 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[19] 1195 267
set_location UART_apb_0/UART_apb_0/CUARTlOlI/un1_CUARTOOl_1 1340 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux_0[25] 1298 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_14_RNO 1134 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/data_match[1] 1857 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[20] 1578 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg[0] 1332 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEe7GfcB3k2gt9oKva1ntgwhCj8H4JiurkdkH7 1793 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzxp[12] 1981 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[84] 1790 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[25] 1836 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/I0r066IuwxC8FjulIgKBGiliuBpeEHqj4u4JD6f7JlEIg6IGiDdIfA2f7w4xnwn8psj9EyrHl7 2095 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzhp[9] 1981 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[28] 1618 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[22] 1420 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/buff_wr_ptr[0] 1444 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_o3[16] 2115 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[11] 1116 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[87] 1877 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[3] 2303 376
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state_RNO[2] 1410 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[25] 1668 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1ltmxi4csCjgJe[9] 2070 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ie58eci1h8[3] 2055 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[4] 1927 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_1_RNIFBAB_0 1485 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_1[0] 1284 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_count_last_6[5] 2100 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[5] 1936 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[29] 1754 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_state_ns_a3_0_0[1] 1172 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ib40ECin5n89dBl9 1889 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty 1628 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next17_2_i_0_a2 1915 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ihf3mrxExcAFEp4Dx[1] 2146 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[0] 1124 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[10] 1405 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[50] 1551 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[14] 1049 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][34] 1563 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_empty 1542 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_sn_m3 1213 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_full7_a_v[2] 1542 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_r1[1] 2136 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[12] 1888 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_RNO[11] 2016 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[59] 1764 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_dfi_rdlvl_resp_next_0 2119 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[24] 1154 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n_2_u_2_0 2090 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[4] 2002 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[1] 1175 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[11] 1695 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw85mEgBksFAagJb9tkxA[10] 2049 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[63] 1589 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[10] 1447 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[51] 1543 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id31w27wAvjCezp56qlCeI4k8qvu427gCukAq9mf019[1] 2080 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[6] 2145 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ALEN_RNO[0] 1469 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[89] 1636 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[3] 2217 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0_0_a2_0[9] 1091 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[8] 1999 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[10] 1799 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[13] 1278 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[8] 1723 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[134] 1801 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_1_next_4_fast[4] 2184 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[15] 1189 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[82] 1851 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[24] 1728 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[0] 1969 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/dqsw270_move_mux[1] 1908 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[27] 1830 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzxp[0] 2048 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IdLEkjxjgIfrodth2mKs0q8lg6Agj7ow4463cAtE7qjbfit3uCfj6aF7Exnl4HbgjJJLzzBzEzh1A4n9G5bgC00Dl7hCnfgCusAvAshqbI0Fqqhj01eoClAE15AA5y2nFrD025Heiodafqa7qlykkl2xBBhg9wq 2062 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p2_1_3_2[1] 1766 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][4] 1285 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[19] 1754 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[42] 1622 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux_788_tz_tz 1143 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[27] 1197 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/MUX.delay_line_sel_rd_4[0] 1970 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[4] 1951 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[7] 1152 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtjIIL37tws[5] 2071 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[32] 1501 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[32] 1780 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IsgHFHJlbsn8rz0oCsmtjGctzwxHrIorIu 2139 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6dkkDGKvpa9H71brpnHCklf1h8[2] 1677 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[13] 2092 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][28] 1430 325
set_location scheduler_0/_l2.triger_reg74_0 1479 285
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitcnt_n2 1436 270
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][29] 1561 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[7] 2091 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_ba_err_ff_0_sqmuxa_1_0_0 1141 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbsbI6oBxyu49iD8[1] 1698 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_lsu_op_retr[0] 1221 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_206/ImCt 1796 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IhqioI9qlzj1kwjgs 2147 376
set_location scheduler_0/sched_regs_5_[1] 1465 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[76] 1688 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[3] 1113 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[1] 2131 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IfovJtqb2KqlhEH4AB4upiHk8qyn5lIn1HeKaDba[2] 2097 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[6] 1947 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w_1[3] 1084 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ifmx5lHsCG55InbJb52r90tuuibJmi[0] 2180 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IILAjb2JqfvceHc2D9[4] 2188 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinBu5BGd59vAivJECq[0] 2010 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[13] 1135 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/rs1_rd_hzd_3 1166 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[1] 1970 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ida5hpbLq3HKLD7Cbww2dwq 2069 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[1] 1401 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel_8 1143 300
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitsel_RNO[1] 1428 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IgrEe7FpLmDzeamJ0slzJgIHKhHb2IIy5GCq2fl8 1707 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_mux 1151 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I11rLH59ArbHHF9zK1xnj[0] 2238 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[126] 1891 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[3] 1729 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[75] 1901 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_mux.pre_iog_en_output121_0 2188 357
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l[2] 1324 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2[23] 1182 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[106] 1814 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ii1H8g4Ikb9rhgBcx[4] 1701 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[26] 1227 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[17] 1245 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[2] 1923 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[15] 2191 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_8cf1[31] 1334 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ibm7z8GbjGdJt473KmqIx8hDHixu8jkABDpJjoHbvcoFbD27GaCALDnjsLFyfEluhnkLwGE1fywee5pKCc7iqpzroa05unden16H4vx7s3n9JFfnqevuu8E82mfvq82v4zp78JqvsrJ127ak0p4GxLxGGCs 2058 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[30] 1599 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IHC6zE2z5ABo9fGHgx 2114 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[92] 1828 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[24] 1302 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[7] 2015 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[5] 1851 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[19] 1192 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_p_0_u_2_0 2119 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[5] 2010 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[14] 1785 361
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTI0 1372 265
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[18] 1450 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/last_beat_wrap[0] 1464 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[45] 1587 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCy0y2ynfz77f[0] 2029 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[6] 1201 259
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[72] 1734 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[25] 1382 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ie58ebL42H[2] 2137 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_rdCtrl_inst/RdCtrl.empty_3 1636 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_move_next_2_sqmuxa 1992 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IdmGravBDuzFDIEkj7dly69907IfqgJsyF3yFcaf02F 1606 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/data_matchce[0] 1849 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[5] 1975 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[68] 1896 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[17] 1942 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/II2aAE40ilFf8dkHwx 1676 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/buff_wr_strb[0] 1434 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[1] 1853 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_state[1] 1087 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[3] 1857 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/last_next_NE_3 1558 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[21] 1216 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaDaA35AA9kH7[0] 1715 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[2] 2116 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[6] 1846 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclth1lcue9uAAm7iob4j55HhdqsaccJ5C4EpaA4ukGG17[6] 1647 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtc2B74HvgH47xne8e2zkmfDHGiLn[1] 2139 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/shiftDR_2_sqmuxa 831 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[73] 1780 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[21] 1988 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[2] 1615 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[114] 1874 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/u_TCM_req_arb/gnt_m2_0_a2_1_0_RNIUE0B1 1273 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I7t2m3yCoxbDy3vKB5kdovs85nqqepwgBlkfJJmrb 2188 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[28] 1330 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[9] 1242 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[6].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0] 1257 265
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI0ll.CUARTI0Il_2 1337 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/u_TCM_req_arb/hipri_req_ptr_RNO[0] 1259 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[32] 1646 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbdjIvG4IEs86lak691iktxLuhpH7 1644 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiAKAalyFs67aJHAkx3y6b91Bv3kB094EgfgL[6] 1958 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[10] 1424 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNIU3KB1[3] 1361 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB017[0] 2179 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_2[3] 1132 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ixtlwc824b5[12] 2118 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbnyC0vfgcpCtDesF9mfzelcyngBug0yfIuDaH4r7xn0ejfmF 2005 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[28] 2031 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[14] 1234 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[24] 1617 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/wr_en_data_or 1194 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[4] 1395 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[133] 1797 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_0[25] 1348 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I32bhzCKvu0uDrFtI4cgG2hE6316Dba[2] 1662 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[7] 1628 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Ida5h56d1Ffb9kntpE5j9wt[3] 2214 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[17] 1452 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[87] 1801 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[22] 1054 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/delay_cnt[6] 2011 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[16] 1580 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[2] 1972 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvtxH1pbAkuxuvHrxL9u26aouBvLn[1] 2136 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbqeqcJihq9srv17 1695 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[22] 1275 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[12] 2113 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlfycuzHcykGev3071f6f5n[4] 2264 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[71] 1768 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[19] 1275 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[82] 1639 352
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un4_UTDODRV 435 3
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[15] 1668 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Iiry480Eg9FjskoD2[2] 2149 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[31] 1668 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_0_a2_4_0 1217 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_i[4] 812 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzm5[14] 1912 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[16] 1061 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[44] 1576 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.visual_record_delta_delays_next_1_sqmuxa_0_a2_0_a2 2013 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[11] 1903 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un17_cpu_d_req_is_apb_mstr_20 1224 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ist17d7p2yEjcy867osB2e0LG6ufzJivpFgKqGLCzlxk9LFAGelxbc 1988 318
set_location scheduler_0/sched_regs_0_[14] 1442 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IcA1oErFHz8sm[1] 1890 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[50] 1536 297
set_location scheduler_0/un1_presetn_5_0_a2 1452 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[16] 1121 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[14] 1394 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[6] 2080 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Iqdwhaku7f9FCr0ldgeivvHE[0] 1881 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[9] 1649 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_1[20] 1384 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[57] 1615 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i 1536 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][18] 1345 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_is_opsrv_cfg_7 1278 291
set_location scheduler_0/_l7.triger_reg119 1545 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_91/ImCr 1871 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[25] 1671 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/cmderr_ff_4_cZ[0] 1067 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg[1] 2005 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[76] 1681 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dly.dly_cnt_3[3] 2084 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[5] 1362 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[36] 1640 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[19] 1714 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[30] 1929 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_29/InLd393DxFnogs[9] 1689 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_p_0 2114 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_rd_byte_en_m1[2] 1286 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_o2_0_RNIS3BC1[19] 1171 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[63] 1400 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3C72i3vAjh3c[5] 2219 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[15] 2030 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_13_sn_m2_1_0 1220 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/len_offset[2] 1546 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[24] 1427 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_2_RNO_0 1244 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[17] 1244 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Id8iwwwJh3GjKlih7LB29kpBpbi6fo9p92mi1q9s2ra 2162 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[18] 1176 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[16] 1050 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[24] 1235 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjAD1ohGbzqDxwb3eLbqgAKcj5CL[7] 2250 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbcCj0n87pj4Hly5Kan3oHt2825H6 2131 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_instruction_17_0_a2 1325 327
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNO_4[0] 485 48
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[13] 1082 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_N_4_mux_i 1255 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[134] 1898 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk5[0].un1_end_cycle_1 1517 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/clr_wfi_waiting_0_RNINMTC 1252 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary[1] 1640 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IqAs9FaAJbKqzv2JEFArAL7c[2] 2194 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_70/ImCr 1806 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sFo1KwE[3] 1952 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count[2] 2231 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[28] 1828 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[3] 1863 361
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/full_out 1354 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IigH2j7xpuBrDBflaHjKhLGGqsu[7] 1856 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_full 1548 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Icj2gjA70s4nlivobDerxCsaBpIvFfdoyzzhJHgJ6kyx73[1] 1634 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[123] 1826 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[5] 1601 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IrzC76Chyd1Igjl6egcJanaGpxFsqnDr7c[1] 2078 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[7] 1942 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbcCj19CnFktAAIlmflB0Frn80Ird 1688 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[55] 1936 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un2_cpu_i_req_ready 1269 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[7] 1476 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Icj2gjA7qhx99gmJpm2IxhHboDbohir4HJm7d3i19fAr7c 2125 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/nextState_0[0] 1615 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/cntGray[2] 1599 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[63] 1400 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ijfz2g91F2m1b6HsawdvsmFB03f 2131 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ii1H8g4Ikb9rhgBcx[8] 1724 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_m2_e_c_d_a1_0 1253 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[6] 1866 367
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/clr_txfifo_5 1374 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[57] 1921 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IjnqbfeBsL44Ko4oov8h2osjhxA[1] 2152 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[36] 1342 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IjzhCccGK6ic4BjFvID1t4y0G29[3] 1956 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[10] 1973 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[60] 1609 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[1] 1849 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[25] 2038 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[51] 1381 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[13] 1856 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[137] 1891 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_4 1165 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[15] 1401 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IG5n1heguJ8vuitBlA 2125 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[12] 1600 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/next_master_beat_cnt[0] 1464 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[82] 1640 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[39] 1374 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[59] 1804 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[7] 1210 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[31] 1838 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[72] 1908 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[39] 1641 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[112] 1663 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[3] 1972 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[2] 1394 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/loop_cnt[1] 2011 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[21] 1194 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3[6] 1895 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[41] 1862 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_o2_0_RNIT4BC1[19] 1183 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qI5[1] 2092 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[9] 2166 307
set_location scheduler_0/sched_regs_5_[30] 1494 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic6g4r86eyzx8[5] 1994 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[34] 1717 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_15_0_iv[8] 1955 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[80] 1880 310
set_location scheduler_0/sched_regs_0_[1] 1429 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[90] 1931 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db3_4 1752 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[30] 1277 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdEtomhIse 2019 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset[7] 2036 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[5] 1957 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt[5] 2105 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[4] 2015 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][0] 1444 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[8] 1873 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[100] 1640 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[35] 1609 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[58] 1738 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcBj0aD4I228vxznzdq5l40vqHHEmp4gq 2010 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IqdwgKraDAnBo45us8el1zsz[5] 2162 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[27] 1393 333
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[27].BUFD_BLK 721 243
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[21] 1910 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[1] 2015 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_RNO[2] 1615 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[64] 1863 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3C72i3v925HA 2215 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/Ic4KbuIfG9BII[1] 1628 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_115/ImCq 1842 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iewlp1fax8[3] 2187 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[54] 1526 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IxCyClhqFss[3] 2247 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dqs_oe_p2[0] 1794 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[17] 1068 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ik1sx4urHa4cDd3rj9HLyDs4lqlrcwqmjF7H8 2015 300
set_location scheduler_0/un1_triger_reg123_14_rs 1512 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[83] 1793 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[63] 1586 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[16] 1058 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/zero_hold_reg_data_0_a2[1] 1517 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[28] 1242 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IirmgHqul162t2eh6[0] 1662 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[66] 1810 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[35] 1046 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[24] 1252 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntBinary_Z[0] 1624 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[26] 2073 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[8] 1488 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[13] 1829 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[67] 1711 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[26] 1277 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[23] 1729 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_15_RNO 1150 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[51] 1878 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[16] 1345 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_20_0_RNO 1198 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[42] 1676 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[46] 1817 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[1] 1597 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmb4Idyqn4aJdJELb9f8Id9r5[2] 2096 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ih731y6EAcqFckqx8[5] 1782 319
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_6 450 3
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.misa_sw_rd_sel_2 1142 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/cntGray_9[0] 1636 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IkAe5Jg9KA47pAwgoKhF9t743HC1jE179utJd 1694 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[115] 1655 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[9] 1682 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[51] 1644 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[8] 1915 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[47] 1586 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[15] 1378 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[30] 1181 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[25] 1296 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[2] 1999 352
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/CLK_DIV[4] 1394 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[9] 2092 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[8] 1686 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[1] 1689 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[34] 1049 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[14] 2112 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[0] 1913 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_1[3] 2070 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/found_zero_RNO 2190 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/cntGray[2] 1619 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/transition_found_RNO 1829 375
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/clk_div_val_reg[0] 1411 277
set_location scheduler_0/prdata_4[17] 1422 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNIKGC971 1281 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_1 2009 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/II3ttGccaqAjsg0ogw[3] 2231 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[6] 2178 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[46] 1935 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/N_50_i 1277 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[72] 1862 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib1k6lb7zkJLj9IE[4] 2121 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un1_fifo_nearly_empty[0] 1555 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[21] 1358 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/I0yi97E2txCvwjxkHfznFGzstpvaD8m[2] 1634 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[35] 1832 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_1_a2_yy[25] 1262 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][26] 1449 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNIVBOO1[15] 2183 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2_1_sqmuxa_1_i 1975 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv[3] 2071 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[4] 1699 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[30] 1425 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[32] 1391 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo5zbL[1] 2107 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw_select_RNO 2037 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[5] 1933 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/IxCvdF1v1mK 1627 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][22] 1303 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[62] 1567 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[70] 1764 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNIVUI31[1] 1147 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[56] 1633 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[9] 1692 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[102] 1813 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntGray_9[1] 1545 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][16] 1412 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[63] 1727 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][7] 1293 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[35] 1953 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[20] 2105 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[8] 1201 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[13] 1860 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[9] 811 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[40] 1830 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_wait_rxvalid101_next_RNO_1 1939 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52[24] 1034 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[33] 1714 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[23] 1140 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Iu5h7Djz5GHB8dwI287BAL4HfxmfI3d4ouF2CbDhnIzJ240jfweyfC6vpqistgIp[3] 2254 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_int_RNO_0[2] 1211 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[3] 1397 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[43] 1969 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAdKvxmoogncLyaGcf[4] 2004 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[35] 1537 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[17] 1071 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw81lyKzw2mkvLvfrv2Cr[6] 1977 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ICqwA59uED8zLo54D2[9] 1989 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[24] 1176 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNI3BV2A 1263 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[64] 1572 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[55] 1616 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[10] 1121 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[42] 1377 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[116] 1725 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[84] 1887 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux_0[9] 1235 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[22] 1453 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_ignore3_next 2056 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[16] 1238 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[45] 1723 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/ICdgalmI[1] 2000 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[78] 1793 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[49] 1489 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_1_sqmuxa_2_RNIIULI 1179 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[39] 1718 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_ns_i_i_a2[13] 1826 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbLgwtqj2v8Hev3mdCI2uaAD2kEbl7laLbH8 2051 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[43] 1471 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbcrcrLLpijCkwC0qzEjp6oGqDpH6 2018 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[51] 1871 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[106] 1822 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_ns_0[5] 1857 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[102] 1789 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2_0 1312 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[58] 1674 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbJz4qH6dtKaqB7BCiKGks8ggdigyz38GG16[4] 2019 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[18] 1249 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[88] 1831 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[16] 1937 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/interrupt_could_commit 1222 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[56] 1899 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[21] 1615 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[84] 1755 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[55] 1604 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[36] 1824 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[7] 2003 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[2] 1863 349
set_location UART_apb_0/UART_apb_0/CUARTO1OI[3] 1336 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[45] 1876 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[55] 1614 306
set_location scheduler_0/sched_regs_4_[27] 1497 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[126] 1601 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IjvnE056Cs7wK4simaaa93856xy[7] 2036 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[9] 1790 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][22] 1446 322
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[2].BUFD_BLK 515 87
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/m0_0_3_0 1503 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkg0hlAa4e2zKvpzgx[0] 2021 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNIEHTF[15] 826 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dm_oe_p0[0] 1803 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq9ekhn9GCuDm77rg991L7mbprt0ql7[2] 1918 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[65] 1646 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Igm6oamdx8hhacg9dLJ3II6rIcyyp6Cd6y8plxbf 2014 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_0[4] 2086 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abstractcs_busy_cmb_0_a2_2_a2_0 1077 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2_0_m2[3] 1183 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][29] 1401 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[41] 1968 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next16_3_i_0_tz_0_1 2006 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCx 2271 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_apb_mstr_0_a3_1_16_0 1263 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[49] 1501 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[7] 1107 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjAz8rajLEGchlpjrD4mtB7cFH7GlJ81jGG16 2101 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_int[3] 1204 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3AzJvs2ndD3c[6] 2111 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IK019dmlhwjIpr6k19 2107 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[30] 1414 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[40] 1665 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[115] 1718 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_4_3 1322 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[117] 1916 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[37] 1836 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/wr_en_data_or_0 1172 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IwKq1vK8piHh2En5lxq2D[3] 2140 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_2[5] 1358 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[10] 2143 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/NEXT_STATE_ASSIGN.next_state33_4 1975 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[5] 1926 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[54] 1539 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt_RNO[2] 2106 354
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/txfifo_datadelay[1] 1449 277
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_first_2 1379 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IcxKh4zct1H2HgD15zDI4b5 2153 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[14] 1443 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[98] 1868 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[65] 1753 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[1] 1697 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[2] 1108 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset 824 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[74] 1769 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[2] 1455 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[26] 1882 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ifin9GB0E2JvulfuuKgt[1] 2121 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detect_s 1918 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ibo1qfB9BAswqA0umm38DF57J0qdE0Ejducn5lGjgyi6hxI18 2057 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/un1_addr_12_7_0_tz 1296 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNIIV231[26] 1344 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[10] 1356 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo[0] 1494 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[8] 1371 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_1_sx_RNO 1211 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[31] 1419 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IfttF5qfKu3t3ov33vseitqEy7Chbb 2164 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbLgwtqkrsryusslrgcaBkoFhik4sb7gHxl8 2063 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IEy8s2D1[5] 2203 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iiugx5zyjgEKF20d8wL374hAKFsEbov9J04AfKJz9EmLrBAv7DAII6h3oAC4qo6316d97b 2034 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_0[1] 1153 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_hold_fifo_block_cnt_next[0] 1892 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/cntGray_0_sqmuxa 1628 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IigH2j7xpuBrDBflaHjKhLGGqsu[1] 1848 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty_RNIQ4PH 1620 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IigH2j7xpuBrDBflaHjKhLGGqsu[5] 1855 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[42] 1695 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[1] 1959 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Igm6nHI6sbqHwc99Ku2kDvtGeb9kDE89DozvgiCt 2189 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/data_out[2] 1316 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IK019csCqaxmEmd9r5[0] 1905 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[15] 1784 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[8] 1992 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ic4KbuIfG9BII[0] 1879 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjAD1ohGbzqDxwb3eLbqgAKcj5CL[0] 2248 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjAD1ohGbzqDxwb3eLbqgAKcj5CL[6] 2266 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[0] 2012 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[31] 1484 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ihf3mrxExcAFEp4Dx[2] 2137 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[4] 1297 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_2[19] 1096 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0_1_sqmuxa_1_i 1856 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IzxcpeAB2Jc[1] 2177 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IeBv4acHxGfuCxo7Bubje9iyycAm16 2194 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[4] 1334 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_0[27] 1168 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[16] 1406 306
set_location APB3_0/APB3_0/u_mux_p_to_b3/PSELSBUS_cZ[1] 1320 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[26] 1879 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[102] 1633 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[12] 1045 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpquyxd2FtrttJhhD01GoBpJvqeC4hehtgCzyyCq 1646 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[27] 1356 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[61] 1566 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_1_a2_xx[28] 1243 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[8] 1183 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbzIaI6Kkkbqz77d[0] 2082 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5_RNO[3] 1858 372
set_location scheduler_0/sched_regs_2_[2] 1433 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IcILGLt7fAeh1JJfdg3wh8h[2] 2139 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[29] 1246 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmanlII34Jdnztddjf05JFdr5[0] 2104 330
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control2_1_sqmuxa 1387 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[16] 1686 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[12] 2066 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB017[9] 2183 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_23_RNO 1112 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[12] 1939 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[16] 1331 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52[23] 1050 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbgaFc8BIzhttiFboIEj03Db2ex9eF18kyABCK92aGKzrs2ra 1676 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IFFjjh5qFi9ty9qBw8I8v6buJjiI0r5sGhnJu39B106FnqBwdnewEpeju0G16 1686 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[106] 1668 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[25] 1245 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/dfi_rddata_valid 1899 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzhp[8] 1990 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[14] 2030 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/abs_cmd_regtype_cmb[3] 1104 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb91CxlBDrucs[6] 1641 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[28] 1828 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_m9_0_a4_0 1229 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[58] 1897 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[38] 1828 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[33] 1397 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[16] 1050 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_ba_err_ff 1149 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_rd_req_cmb_1_sqmuxa 1105 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[5] 2297 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iqq8dqf5s4cmLAAdkGp1g9wu 2024 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[118] 1813 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/wr_en_data_or 1177 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[97] 1617 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[46] 1527 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[63] 1600 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[115] 1718 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[24] 1889 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u_0_a2_4_RNIKTIN7 1229 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie58euJFsz 1644 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[35] 1860 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[5] 2085 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_a3_2[2] 2006 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[7] 1854 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[50] 1760 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_84_i 1949 369
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[62] 1588 298
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/rx_cmdsize_4_RNO 1370 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/cntGray[2] 1610 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[11] 1033 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][15] 1295 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i_1 1267 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_txdly_load_next_i_o2 2051 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[56] 1947 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_a2_6_2 1327 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_wait_rxvalid101_next_m2s2_0_0 1990 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[15] 1843 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[3] 2005 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[9] 1988 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[55] 1556 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/dly_cnt[3] 2176 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCs[29] 1669 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[18] 2045 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[48] 1555 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[3] 1264 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[111] 1916 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[92] 1837 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftBP 815 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_next46_0_a2_4 2020 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[24] 1685 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IofacnKxvx6Dbd 1892 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_resume_req_3_0 1074 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[53] 1793 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[35] 1957 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_RNO[15] 1831 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_strb_to_addr_cpu_d_rd/m76 1300 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_2[3] 1940 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[13] 1371 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibq7Cr30E0LA0Hcu[2] 2199 319
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI1Il[0] 1371 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][3] 1277 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I3qasqnDbv8outKJxG2u82ezxmd1zne[3] 2167 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[2] 2000 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2[5] 2207 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[29] 1301 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_ns_a2_0_a2[13] 2206 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[13] 1419 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/un1_vcophsel_bclk_1_4 2216 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ify9w7A80hK79x3AInp0Bsx4cdpmEaq2fitH6mDA[4] 1766 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[25] 1305 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/timeout_4 1132 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].un6_req_buff_load_os 1266 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_2[1] 2065 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/un9_syncRstOut 1624 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/I436gcFugiFBq3A7kHtJbsns08ameh8[6] 2227 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[79] 1766 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[11] 1187 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][4] 1284 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IDgIek0oleiLa7ccnc[0] 2113 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/incr_fuzzy_next_1_sqmuxa_0_a3 2024 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhBHwzskEhGv83FoF3Kz8er7a[3] 2163 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[144] 1886 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[2] 1179 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_0[11] 1179 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[25] 1905 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[12] 1455 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2_lt_low_txdly_cnt 2068 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[0] 2118 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dfi_rdlvl_resp_internal 2030 360
set_location scheduler_0/sched_regs_5_[4] 1468 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbsbI6oBxyu49iD8[8] 1725 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[6] 1980 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[27] 1130 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[11] 1057 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[94] 1820 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[1] 1728 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_44_1[3] 1067 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[3] 2294 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_state_ns_o3[3] 1086 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qDp[0] 2103 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeF3x6Dfj1FHKiqnF77b[0] 2115 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][9] 1444 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[30] 1438 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_39[9] 1083 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[124] 1934 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[70] 1889 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un8_lsu_req_valid_a0 1247 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[1] 1977 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_fast[6] 2188 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtibvJzd6gr[2] 2049 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[66] 1598 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[50] 1609 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][7] 1286 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[11] 1648 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt_n4_0_a2_0 2202 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[30] 1044 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[122] 1881 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Ii1H8g4IkmKtv6Dcn[5] 1993 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13Ahp[2] 2087 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[90] 1819 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[11] 1373 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[58] 1862 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[1] 1541 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[0].write_callibration_offset[1] 1836 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_1[0] 1980 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[28] 1178 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[23] 1905 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr_Z[1] 1285 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[22] 1141 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[3] 1396 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[83] 1813 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[46] 1722 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[27] 1281 289
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk2[0].un1_end_cycle 1520 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_m6_i_a1_a0_0 1301 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IigH2j7xpuBrDBflaHjKhLGGqsu[5] 1844 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[1] 1842 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270_lm_0[7] 2132 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6_1_sqmuxa_1_i 1878 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/cntGray[0] 1620 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ic5bLk1lrc4cu[0] 2231 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_u_i[18] 2191 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_wr_byte_en[1] 1274 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][3] 1294 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[7] 1782 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[31] 1873 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/ImsxKLAeuAFfl6 2255 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_debug.implicit_wr_dpc_pc_en 1219 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIBIH52[6] 1403 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[45] 1711 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/buff_wr_ptr[0] 1295 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2[3] 2099 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[12] 1393 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[11] 1561 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[124] 1647 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[31] 1953 343
set_location reset_syn_0_0/reset_syn_0_0/dff_9 1142 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[57] 1850 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[50] 1771 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcbkJmL1icB8L9cCIu2emc42xgCvgxwf6H0bDk8iAGCrEvxp5nrzp4gq[2] 1944 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/req_addr_mux_3[13] 1335 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ie66rCG9frJd14uC5CglqEed8pkDrb[2] 2207 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][34] 1364 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb92EKAuHf1h8[1] 1598 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpAJ5dHLCcbjtKL69KouDCI44sdwLc6kcbqnDr7c[5] 1687 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[34] 1508 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[3] 1401 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[17] 1427 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[17] 1286 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[46] 1513 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_reg_plus1_RNO[4] 2177 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/pause.m5 2090 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7d[37] 1679 288
set_location scheduler_0/_l0.triger_reg56_0 1478 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_54/ImCq 1769 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I3qasqnDbv8outKJxG2u82ezxmd1zne[8] 2148 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary_9[1] 1543 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[8] 1986 322
set_location scheduler_0/internal_counter[10] 1539 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3C72i3vAjh3c[6] 2217 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_uar_err 1146 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[60] 1597 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNIDC3DE 1234 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_RNIU8K61[0] 1292 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[9] 2089 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibw4yyvHHvx99I95plqJwg1cuqmydixBKFgoz5Cjstybv5zpklze1lCqiwr 1672 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[69] 1711 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][2] 1302 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RSIZE_out_Z[1] 1495 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[13] 1364 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][21] 1435 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[103] 1686 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][21] 1322 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[28] 1128 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/If4H8Ijkgzm42yxxlhsviJi1aug97g 2108 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[14] 1573 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[8] 1550 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un8_req_addr_mux[1] 1299 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[15] 1174 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I7t2m3yCoxbDy3vKB5kdovs85nqqepwgBlkfJJmra 2175 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH0p48s[0] 1691 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[38] 1946 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m33 1965 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[34] 1386 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_15_0_iv[0] 1969 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/data_matchce[1] 1857 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[52] 1525 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IbB8wfribeJCnFEBKdK1534vlD 1992 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdsHyHhIroGqzh8FdDbc 1692 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbdjIvG4IEs86lak691iktxLuhpH6 1638 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[13] 1907 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IAvCE09bC8me4nmKdftnen6ev2Emyb2kAzgsjvvhsB3ghwgzfl6[1] 2028 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[45] 1542 337
set_location scheduler_0/internal_counter[40] 1569 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un4_last_next[1] 1475 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p0_reg[0] 1806 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/rd_load_m[0] 1978 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[13] 1800 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_8 1151 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_i_o2[11] 2178 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[5] 1294 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_index_RNO[1] 2166 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[18] 1635 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[12] 1690 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IgeHrguxtxBzn49uv1tHoppadJAhD4tIwEghqlxv[37] 2078 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[8] 1036 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I11rLH59ArbHHF9zK1xnj[2] 2246 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[22] 1572 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbnyC0vfgcpCtDesF9mfzemryjzqtzvbto60869HgqcJfz77a 2048 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[22] 1092 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[7] 1696 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[26] 793 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[5] 1393 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[51] 1536 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p0_1_6_2[0] 1799 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[30] 1199 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBFEfJFzn4AIpucLmndFjyo1I62I[6] 1716 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IhyCeA60w34bhm7olloocn8zJJhJCzBD7IyeBmCDym5qmfK0l9bjzw0rwhbc 2089 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][37] 1377 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnlf6mnyIajL18e30Jg3yyDz[1] 1992 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_plus1_1_1.CO2 1534 321
set_location scheduler_0/sched_regs_1_[14] 1478 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[44] 1591 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[8] 1686 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[27] 1623 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db0 1892 360
set_location scheduler_0/sched_regs_2_[18] 1449 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ib7qklaagflnAGlKreztxxJJ3FxCsIIthpH6[0] 2061 333
set_location scheduler_0/sched_regs_5_[7] 1471 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[10] 1866 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg_0_sqmuxa 1912 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmb4Idxsvg02uriBqaBah3ECq[1] 2071 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p0_1_6[0] 1806 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un7_shift_op_completing_ex_RNO 1257 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_visual_start_bad_data_check_next18_3_1_i_0_a2 1995 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[64] 1677 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_1[11] 1383 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.dq_dqs_optimisation_comb.visual_start_bad_data_check_next32_0_a2_0_a2_0 1914 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[3] 2014 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_3[9] 1357 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iddf7nr2lJfegKhii9mnnch[0] 1705 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[92] 1613 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[64] 1476 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[4] 1850 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[24] 1110 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo[2] 1562 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[56] 1808 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[69] 1831 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntBinary_9_i_o2[0] 1625 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[2] 1180 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnup55KbnnFss[6] 1867 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I1fErDrGf3l9DJ1jldBl7 2091 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[104] 1677 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[31] 1116 291
set_location scheduler_0/sched_regs_1_[1] 1465 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_13_m2_2[2] 1209 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[5] 1945 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbB8wfriydzaAt06ybcx0ow4rj[8] 2083 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[8] 1220 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[5] 1869 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[23] 1469 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_bcu_operand0_mux_sel_ex[0] 1192 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[14] 1418 310
set_location scheduler_0/un1_triger_reg123_14 1526 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[77] 1700 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[4] 1927 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_p_1_u_2_0 2108 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[7] 2050 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB017[13] 2177 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[33] 1530 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdbDpB1FKpmDfhqjufnuKgs 1661 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinBu5BGd59vAivJECt[1] 2009 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_rd_req_cmb_2_sqmuxa 1113 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/wrap_flag_out 1521 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[46] 1584 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[119] 1706 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbB8wfriydzaAt06ybcx0ow4rj[9] 2085 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/delay_cnt[1] 2006 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[19] 1730 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_0[0] 1319 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_0[27] 1056 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/wait_counter_register.wait_counter_3_i_0_0[1] 1875 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[25] 1404 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[3] 1036 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][21] 1330 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[60] 1762 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[31] 1147 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[69] 1943 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_RNIUO1E[3] 2172 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[16] 2062 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[7] 1985 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/cntBinary_9_fast[2] 1622 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_move_RNO 2116 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[21] 1704 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[130] 1798 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/InaLxmpDqAbv1jLrCLbbG4plucE482jDfdF5hk1pzIaBh0knnrJgtiyCq[2] 2213 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_3_lt_low_txdly_cnt 2043 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[0] 1396 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ic0txmEuGyCrjIxaGHwApH8 1790 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[30] 1134 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m31_2 1994 348
set_location scheduler_0/sched_regs_4_[15] 1485 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/un1_tap_count_dqsw270_NE_0_RNI2O8Q 2067 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_a2[10] 2167 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iewlp1fax8[6] 2190 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/NEXT_STATE_ASSIGN.next_state33_5 1956 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/move_safe_counter_RNO[1] 2021 357
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_6 449 3
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[1] 1880 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[4] 1698 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IcIHyqCut3a1GlckLF1ougJ[3] 1942 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_no_burst_cnt_r1_next_1_sqmuxa_0_a3 2122 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJF94ksq0l7v52kghbg[9] 2180 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_1_a2_yy_RNI80OS[28] 1266 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[44] 1712 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0[16] 1077 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][32] 1381 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[9] 1834 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[0] 1334 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[14] 1201 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_fenci_RNIQ5466_0 1270 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[6] 1175 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[16] 1187 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IbsbI6oBxyu49iD8[3] 1850 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[8] 1604 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv[24] 1181 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[12] 1371 324
set_location scheduler_0/sched_regs_0_[4] 1432 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr[1] 1215 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[19] 1818 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[76] 1775 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[2] 2126 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_0_RNIMIU2F8 1224 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[8] 1727 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[15] 1655 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[0] 1948 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB017[10] 2174 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ida5hpbJ9lKALCatlq3c2rb 2139 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_load_next[0] 1968 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[12] 1923 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[59] 1535 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_cnt_r0_RNO[2] 2119 366
set_location scheduler_0/sched_regs_4_[11] 1481 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IwKq1vK8piHh2En5lxq2D[8] 2156 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m34 1937 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[40] 1752 345
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_datahold_0_sqmuxa_0_a2_0 1422 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.next_state110 2115 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[9] 1850 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzrL[12] 1980 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[3] 2192 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[1] 1596 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[1] 2012 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[1] 2003 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[71] 1584 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[33] 1827 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram2_[0] 1322 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[2] 1970 361
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_4 448 3
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Idf3mdhcB68E2fzBjj48nIhylb4btbJ75 2171 330
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[4] 1375 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[29] 1888 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_last[5] 2129 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un6_instr_is_lsu_op_retr 1217 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[52] 1610 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[34] 1824 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[10] 1109 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[8] 1493 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[41] 1897 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[122] 1874 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[8] 1267 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[64] 1868 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[1] 1887 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_0[1] 2169 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[31] 1638 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[3] 1970 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[11] 2201 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[27] 1849 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[22] 1862 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_current_1[0] 2139 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[14] 1216 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2 1165 162
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[12] 1218 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_RNO[4] 1958 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0_RNO[4] 1823 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[47] 1833 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[37] 1594 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[33] 1416 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[56] 1756 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[38] 1825 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[65] 1678 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[28] 1557 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb91CxlBDrucs[3] 1638 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IjHEjsmceGFDBeLLyh4DLkC8vpnfargpqfbFH7AKgd7waHzACdjglb5Dc8esv8DaxctrKBaBKxulhb9ouICs9Dbr2q7jCy6dB01A[1] 2233 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[101] 1880 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dqs_oe_p0[0] 1796 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_m2_0_a2 1230 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/dqsw270_load_mux_1[0] 2089 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_37/ImCr 1694 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[132] 1837 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[29] 1098 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Inrxn4ntEyHyHD 1894 306
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[2] 1395 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[0] 1334 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/data_out[0] 1287 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[1] 1231 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[44] 1498 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IigH2j7xpuBrDBflaHjKhLGGqsu[8] 1843 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[102] 1689 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/cause_excpt_code_excpt_m5s4 1275 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[76] 1867 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_steps180_2_lt_low180_next_3_1.CO2 2189 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[40] 1424 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[33] 1856 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current_ns_i_o2[6] 2057 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m31_2 1943 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_reset_pending 1193 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[65] 1479 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[13] 1830 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n_0_u_2_0 2111 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[12] 1881 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[6] 2146 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IewsqDgAIB 2228 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[3] 1207 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjzhBI10fa4p4fp4jDwf86DeFbb 2095 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[10] 1860 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[0] 1043 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[68] 1873 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_2.delta_delay_2_7[6] 2062 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[111] 1635 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[19] 1417 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vco_phsel_bclk90_sel[0] 2164 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[2] 2125 349
set_location reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_RGB1 586 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[0] 1186 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u_0_a2_4_RNIFCPM2 1235 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[116] 1929 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iiry48zBKGi4plxbh[6] 2276 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_42[23] 2073 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[91] 1654 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[46] 1938 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[25] 1446 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[14] 1719 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_19_0_RNO 1194 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[13] 1712 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[59] 1899 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un9_cpu_d_resp_valid_sig 1291 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[75] 1604 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[18] 1131 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][11] 1553 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[30] 1675 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_data_valid_4_2 1156 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted_2_6 1527 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGrc[38] 1696 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[10] 1185 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ib9A89CDtmu7CChvEKjik547LDKmDE1FHvgL[4] 1906 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[64] 1863 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iof01Enzefi1h8[2] 2041 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[12] 1949 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[18] 1348 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_sx_RNO_5 1209 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IcaAFLwm9AFAlJEe5B5bmK4qh6fI1qeitBl6[35] 1659 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_strb_to_addr_cpu_d_rd/N_92_mux_i 1346 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[122] 1794 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[58] 1502 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[64] 1689 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[5] 2047 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[123] 1631 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_last_7[7] 2149 366
set_location scheduler_0/un1_triger_reg123_10 1579 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_3.delta_delay_3_7[6] 1979 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[130] 1873 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_a2_fast[5] 2181 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[104] 1824 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[136] 1944 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[60] 1884 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[28] 1903 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][12] 1324 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IbdGAjz9eH8gEnuGLr2JmetufzLIJ9bbsHasrDsemDw3gf0Ct 2212 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[33] 1815 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[14] 2177 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[8] 2137 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/next_master_beat_cnt[2] 1467 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Imy1G6AuILE1h8[1] 2247 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[55] 1506 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[32] 1438 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/un1_dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset_1 830 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[8] 1900 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[17] 1564 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[15] 1518 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un25_cpu_d_req_is_apb_mstr_15 1282 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbzoinDnrGHaqvJLdiqvkeAtJe[1] 1698 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[0] 1847 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr_RNIHNG31[3] 1537 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[48] 1675 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/I0yi97ErvIEIoKooswD2zghFczypcnj 1756 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbCtAaIKj6i7fnv6mvu1Ky7LH8[2] 2019 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[22] 1216 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[70] 1697 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un102_10 2042 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[68] 1890 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[4] 1988 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][26] 1294 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[28] 1737 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib8bCnkD5Eqxu5cciwy04GIdwq[2] 2212 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[14] 1940 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/register_rx.un7_transition_detected 2222 375
set_location scheduler_0/sched_regs_0_[7] 1435 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[3] 2156 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_0[6] 1370 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_30_0_RNO 1203 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_26_0_RNO 1235 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270[4] 2050 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns[10] 1898 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un2_visual_initlDqs_2_stw_next_c2 1962 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/cmderr_ff_4_cZ[1] 1065 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntBinary_9_fast[2] 1566 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[20] 1072 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[31] 1946 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[59] 1821 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[125] 1666 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_state_1_sqmuxa_i 1071 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][29] 1434 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rCGaGFjifkdueytH37HehcChba 2110 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_1_a0_0[1] 1301 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IbzIaAI6hzxdjdr5 2239 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[80] 1887 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[31] 1040 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[8] 1179 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/burst_detected_next_2_sqmuxa_1 2109 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/command_reg_state_4_fast_cZ[1] 1076 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ILldmlBq89x52bqkJsv5tqbh87dElE4qAD9gIp[6] 1910 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_32/ImCr 1693 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbsbI6oBxyu49iD8[5] 1694 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_3[0] 1336 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel_10_0_o2_0[4] 1422 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[38] 1822 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[14] 1166 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[11] 1170 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_reg_plus1[3] 2069 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[25] 1969 294
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_alldone_RNO 1415 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_cnt[0] 2145 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[24] 1235 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[71] 1682 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[19] 1844 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IwKq1vK8piHh2En5lxq2D[10] 2193 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntBinary[0] 1624 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8v0G1B[36] 1659 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current[4] 1981 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[8] 1756 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNIULEG[3] 1621 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[17] 1162 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/noise_detect_flag 2101 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/I0yi97E2txCvwjxkHfznFGzstpvaD8m[3] 1635 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqDp1GKz6j4y0rAIK40a0cc4eJAzJ[0] 2100 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[23] 1424 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IzxcpeAB2Jc[6] 2182 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.brespCtrl/tx_in_progress_RNO_0 1588 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[29] 1105 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][19] 1420 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[38] 1722 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[17] 2021 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[19] 1193 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib4Hfaj77uhselKevHh2CIvctaLI9s8I0G19 2176 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[1] 2043 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[36] 1932 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/un9_syncRstOut 1603 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ibq8czwCnIcqbuh7[0] 2134 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][7] 1259 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0_RGB1 1743 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[1] 1977 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHm5[2] 2010 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IqAs9FaAJbKqzv2JEFArAL7c[5] 2186 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_13_0_RNO 1170 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_ns_0[3] 1852 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ic2C3f4z4cxrf 2114 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[3] 1801 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I0uLcF2BcKBJvxEhLCjgq 2106 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[1] 1232 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[8] 1901 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[65] 1753 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[9] 1933 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_150/Ic4jjp3AKtw9hg3f40xhpJc 1815 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IGgdqn9Fau5cF4DAKgvCIdIgL4gq[1] 2157 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[7] 2147 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un8_req_addr_mux[0] 1301 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iof01Enzefi1h8[2] 2114 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[119] 1824 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/I436gcFugiFBq3A7kHtJbsns08ameh8[2] 2223 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IkwLljF1F55JIxusambzKk6G6qDeHLB22nkl7 2025 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[3] 1238 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntGray_14_fast[1] 1609 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[89] 1752 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count_0[0] 1293 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_wait_safe_move_current[0] 2018 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr_RNIB4KD[0] 1536 327
set_location scheduler_0/un1_triger_reg123_15_rs 1546 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_rd_byte_ens2_0 1277 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[24] 1245 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[118] 1879 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[0] 1619 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ies3hgyt7a[10] 2142 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[19] 2052 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[40] 1424 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_wfi_ex 1191 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[12] 1801 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[103] 1627 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3465_3_0_1 1252 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3AzJvs2ndD3c[5] 2227 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][12] 1299 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/reset_cycle_counter.reset_cycle_count_4_i_o2[2] 2202 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un4_cpu_d_req_is_opsrv_cfglto19_3_0_3 1267 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un2_delay_exceed_max_dqslto7_i_a2_5 2013 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[22] 1793 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_213/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afu3[1] 2005 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IwKq1vK8piHh2En5lxq2D[4] 2154 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/m0_0_1_0 1504 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[18] 1691 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db1_3 1894 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[7] 1186 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[68] 1884 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_0[26] 1167 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[28] 1135 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ic7F7rrhxpo7agrEkdHq8xd[0] 2127 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[45] 1571 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbB8wfriydzaAt06ybcx0ow4rj[5] 2097 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[3] 2145 306
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[33].BUFD_BLK 793 258
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_cnt_r0_RNO[1] 2120 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_valid 1475 304
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxp_pktend 1375 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IeJF94ksq0l7v52kghbg[1] 2179 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IojKJIkbDu1hejianiCrfAjy2kpwyvoJHEAmmIGbnBo4KcDB6Aav3flrlayAmGJEyDz 2062 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[7] 1525 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ibisc3lsvmvufCJy16vDwm1e7tIeb3yuo0x7vl9 2145 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_pause_cnt_RNO[2] 2034 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[10] 1369 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[28] 1298 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][23] 1303 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ihf3mrxExcAFEp4Dx[2] 2140 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[28] 1413 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbJxKHK3zvcqnxcp0B9jJ9b0j8Ixsehgyzbc[1] 1667 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[135] 1901 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[1] 1994 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[2] 1262 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[69] 1666 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[36] 1729 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[31] 1733 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[24] 1641 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[26] 1135 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[14] 1648 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[105] 1666 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[9] 1385 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[22] 2111 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[21] 1911 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[14] 1611 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/u_TCM_req_arb/hipri_req_ptr[1] 1248 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[6] 1042 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/I1fErAk8tqtfLKmj73kwL 2212 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNIE9KI6 1155 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[28] 1136 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibht0bidnk5ywpcvlG5bvuKhC6wCACsdvx54s74[2] 1671 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[20] 1197 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I5sjo233lGH5qvbEbxLDApzdsJ0u4Dqjp9DLApumuC5oyFixr7c 2032 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[7] 1824 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db6_3 1879 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[26] 1926 298
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[24].BUFD_BLK 625 195
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_rd_req_cmb_2_sqmuxa_1 1111 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iou4rI1xIr4qbrkyc78f9iCs[2] 2133 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][26] 1367 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[40] 1375 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[30] 1900 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IewqJFalsu[2] 2112 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclth1lcue9uAAm7ioHoBLJkFC49CBA96HvedqIwFDz77c[3] 1635 294
set_location SPI_Controller_0/SPI_Controller_0/USPI/PRDDATA[6] 1349 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IcILGLt7fAeh1JJfdg3wh8h[3] 2136 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[6] 1252 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[4] 1536 339
set_location scheduler_0/un1_triger_reg123_4_rs_RNI4M0U 1533 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.visual_reset_data_gone_bad_next_0_0_a2_0 1948 363
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/rd_pointer_q[2] 1341 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_clk_sel_answer_next6_NE 2127 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[4] 2160 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[18] 1076 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/noise_start 2112 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[65] 1837 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[9] 2018 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[18] 1172 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_26[31] 1023 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[39] 1601 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[11] 1692 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state[0][1] 1281 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IjzhCccGK6ic4BjFvID1t4y0G29[6] 1960 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/IbsbI6oBxyu49iD8[0] 1789 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[4] 1137 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_state_ns_1_0_.m10 1155 330
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_4 447 3
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_valid_de_2_2 1307 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[6] 2194 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[64] 1602 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfwoDgs3kdikyvAfl9J2EElobKd1Bidc3k7aupCL[5] 1925 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbB8wfripBjgr8pltxtsbzF7H8 2072 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/fifoWe 1606 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[95] 1826 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[10] 1205 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/clk_en_dm 1073 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[34] 1725 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13Ahp[0] 2082 289
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][24] 1554 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dqs_pause_next_1_sqmuxa_i_a3_RNIUB5V 1986 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[47] 1970 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[23] 1984 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[20] 1717 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IbsbI6oBxyu49iD8[0] 1871 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[54] 1772 297
set_location scheduler_0/sched_regs_1_[26] 1490 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[10] 1616 325
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg4_3 1431 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_valid 1370 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk2[1].zero_strb_data_reg_31[1] 1544 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNILQ3P[0] 1434 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_addr_align[1][0] 1255 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[16] 1239 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[27] 1717 325
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[3].BUFD_BLK 507 87
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_o2[1] 1230 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[87] 1839 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/shift_wrap_mask_1.ANB0 1489 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[107] 1803 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHs657xdpm6x8[0] 1731 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeuJ3buLxLtngLx9j8sm[4] 1969 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m62 1930 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[16] 1674 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_o2_3_RNIGGS13 1281 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo_23_0_iv_0_44 1557 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mDE2JFFA5j5qk54IF[1] 2034 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNI67K31[1] 1140 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[82] 1856 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[31] 1854 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[15] 1918 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current_ns_0[0] 1952 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[35] 1537 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntBinary_RNO[2] 1544 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Ida5h56hAfmKyd7afdo54gq[2] 2211 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/alloc_ld_req_buff_addr_misalign_iv_RNO 1276 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iiry48zBKGi4plxbh[2] 2041 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[3] 1030 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IgfDxx90xBK1HGbK7pf7z9ulJmqgtlhKIl4u6LC1xjc8uyhpHD 1691 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ies2CtFflC[3] 2203 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBHcCAuxEd9iw35uxrDah2Iz6kCs[0] 1760 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Ii1H8g4IkmKtv6Dcn[4] 2003 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[16] 1055 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IJAFhs1pLu2e3zpb7b[2] 2177 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_2[31] 1118 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[36] 1412 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[97] 1617 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbeJ774nKrdt5G9ye0zx8eokbAAK1e49bhfDE50fAGq639Bl6 2097 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][14] 1392 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[50] 1669 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[30] 1407 307
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[18].BUFD_BLK 604 141
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[14] 2104 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ibq7CtF0Ce6h3F8o 2003 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbcCj0n88zE64aotd2K5s6nEptjbc 2174 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IkAe5Jg9KA47pAwgoKho9x01yLwk91m2zJphr 1686 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mie_sw_rd_sel 1154 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_valid12 1118 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[0] 1394 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[74] 1696 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][13] 1349 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg_4_0_a3[2] 824 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnup55KbnnFss[7] 1700 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[91] 1632 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[57] 1956 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[55] 1868 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush[1] 1287 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we 1626 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_or[0] 1266 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[20] 1919 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u_1[2] 1012 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[5] 2157 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[72] 1909 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/II3ttGccaqAjsg0ogw[6] 2111 327
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[30].BUFD_BLK 794 237
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[28] 1131 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[4] 1537 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iqdwih5jkihEqc7zvzmI4xcc[0] 2181 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[4] 1572 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[53] 1845 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_a2_3_3 1306 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vco_phsel_rotate[0] 2135 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[113] 1914 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[3] 1204 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_1[16] 1335 318
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_sresetn_10_0 1419 270
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntGray[2] 1634 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_register.current_lane_3_1.N_55_i_i 1790 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/register_write_data_path.dqs_oe_p2_4[1] 1767 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHnfdzmDEwy722l8IDnjcobd0ogq[6] 1653 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[48] 1948 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ic4KbuIfG9BII[0] 1591 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/I0yi97E2txCvwjxkHfznFGzstpvaD8m[5] 1637 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[24] 1101 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_2[5] 2165 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[7] 2232 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_byte_en_reg[0] 1345 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[13] 1716 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[75] 1782 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/is_locked_8 1428 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[53] 1732 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[26] 1351 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[68] 1655 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[1] 2062 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IxiD6aD9p9iHIoqtKFh3c[4] 1902 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/next_state15_0_a2_1_RNI47R61 1209 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_iv[0] 1197 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[3] 1105 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_r0[3] 2053 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[39] 1374 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_7_i 1985 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[7] 1011 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[2] 1585 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[65] 1935 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[0] 1372 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[92] 1629 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ih731y6EAcqFckqx8[6] 1783 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[65] 1692 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[76] 1689 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[16] 1825 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[5] 2204 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_en_retr10 1216 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[18] 1169 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbsbI6oBxyu49iD8[0] 1722 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[5] 1288 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[24] 1936 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirmgHqx2aLiKw9wr[1] 2140 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_counter_RNIRCSJ[0] 2172 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[4] 1872 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][28] 1424 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw81lyKzw2mkvLvfrv2Cr[9] 1980 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[4] 2001 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram0_[29] 1362 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[7] 1716 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[93] 1851 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[82] 1610 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[0] 2115 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_sel_i_o2_RNIHSBO[4] 1197 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl8qB5DDGbF4qjwH 2102 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_i_m3_1[29] 1291 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[60] 1762 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[16] 1884 373
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_first 1396 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/cntBinary_Z[1] 1596 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[59] 1760 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih2grgzwy07sy786FzFJzF4GnnLGFkj7DLxeEHAL421wdpGvqCx08HFKeEHD 2053 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[10] 2114 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[45] 1500 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_no_burst_cnt_r0_next_0_sqmuxa_0 2035 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[66] 1771 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_byte_en_reg[3] 1265 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[39] 1640 349
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTll0l[3] 1327 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[38] 1727 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3AzJvs2ndD3c[4] 2122 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[116] 1787 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[7] 2017 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[9] 2059 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[17] 2037 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[57] 1910 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[12] 1545 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[56] 1633 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[21] 1121 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[7] 1112 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[8] 1774 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[7] 1170 286
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[80] 1913 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Iu5h7Djz5GHB8dwI287BAL4HfxmfI3d4ouFeiFj4xvmLlc2r62lxrF3niJJLbKb5[1] 2242 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[74] 1818 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_i_0[29] 1285 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I436b7IF80xkwhG6mumj5ikL17F6mgr[141] 1797 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[12] 2029 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[46] 1468 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/genblk3.un23_tdo 830 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_refclk[0] 2149 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[86] 2001 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[87] 1641 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNIIRRUO 1283 294
set_location scheduler_0/sched_regs_1_[4] 1468 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[1] 1897 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Iof01EHzkDAKDu 2123 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[132] 1889 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[13] 1391 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ib1n3A0ryf10xJch[2] 2108 322
set_location scheduler_0/sched_regs_4_[17] 1487 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbnyC0vfgcpCtDesF9mfzemryjzqtzvbto60868BFkltA9Bl6 2056 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_1_next_4_fast[4] 2103 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[118] 1655 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[50] 1609 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[10] 1199 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[23] 1414 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_RNO[6] 1963 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[0] 1559 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ib1k6mkxJc4pafwr 1696 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[48] 1982 303
set_location scheduler_0/sched_regs_3_[1] 1432 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_i_retr 1247 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[71] 1859 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex 1237 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg_proc.out_of_range7_1 1910 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/boundary_reached_NE_1_0 1545 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[99] 1817 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n_2_u_1_0 2113 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6dkkDGKvpa9H71brpnHCklf1h8[6] 1691 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib1lnojEkrb3esnc[0] 1756 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/lowest_180_delay[3] 2175 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Iiry480Eg9FjskoD2[0] 2110 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91axpHh8j9HBcaIwy7FbsFBDz8sh 1676 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4q25[1] 2086 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[6] 1601 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/II3ttGccaqAjsg0ogw[2] 2110 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNIA8IV5 1156 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[1] 2200 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dqs_oe_p2_internal_reg[0] 1797 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg_RNO[5] 1966 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Idxrb3E3HLuEDh6jBxLLeb8EaErnEavmHIuGs8j2C8dkaaI5GFfws 2096 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[64] 1756 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[27] 1427 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[6] 1662 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[31] 1381 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IdEmlJnFss[0] 2194 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count[1] 1253 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_gpr_addr[4] 1119 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbezCIJIGL77Hq9Aq5hkqDLwe4cr1qBJgAyerH9 2161 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_last_7[1] 2148 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[16] 2020 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st_ns_i_o3[1] 1356 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_gate_training_next256_NE_5 2092 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[31] 1030 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[47] 1968 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[18] 2019 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[37] 1580 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_4 1961 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[0] 1221 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[123] 1713 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[12] 1719 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7j[1] 2128 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[19] 1593 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[47] 1459 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[63] 1403 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[102] 1894 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[23] 1133 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ib1n3A0ryf10xJch[0] 2092 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/register_write_data_path.dqs_oe_p1_4[1] 1773 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[6] 1138 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un14_offset[1] 1520 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.next_state111 2114 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_6[11] 1154 270
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_empty_RNIA9EF 1559 318
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/counter_d_cry_0_0_RNI3O7E1 1352 273
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitsel[0] 1438 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_5_0_RNO_0 2055 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_2_RNO 1245 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfv7b 2071 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current[0] 1884 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[26] 1827 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ifin9GB0E2JvulfuuKgt[0] 2123 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[3] 1367 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[5] 1877 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/genblk1.preCalcRChan_Ctrl.addr_out_2_4 1481 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[61] 1623 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[127] 1596 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Icj2gjA70s4nlivobDerxCsaBpIvFfdoyzzhJHgJ6kyx73[2] 1638 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[43] 1977 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[1] 2151 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_o2_10_1 1323 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[87] 1635 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_gate_training_next256_NE_4 2010 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ip5LvmjJdzJ28dwbiAEKur7e 2234 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgygcgE7GBdbzjyIKwEG3HtLBI19jfl6 1723 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[3] 1365 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/Ip7Gy8nqGr3umcs4JkIohn0lx17Hfri1ci[0] 2154 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[5] 1696 256
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iof01Enzefi1h8[7] 2242 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IqdwhakxcwdirCKgljdiJmJc[0] 2113 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[1] 2130 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IirmgHqx2aLiLlx8h[1] 2186 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_wr_byte_en_m1_cZ[3] 1273 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4II5[2] 2072 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[7] 1342 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[138] 1888 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180[0] 2126 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/req_masked_a1_0[0] 1268 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_Z[0] 1220 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[63] 1720 322
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[10].BUFD_BLK 506 87
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_110/ImCq 1840 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[81] 1789 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_rdCtrl_inst/empty 1538 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[7] 1056 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[12] 1063 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_p_2_u_1_0 2088 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbzImH3yho3cJGJh 2081 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[15] 1832 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[7] 1790 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IhyCeA60w34bhm7olloocn8zJJhJCzBD7IyeBmCDym5qmfK0l9bjzw0rwhbe 2066 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[23] 1332 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][18] 1432 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[29] 1188 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IwKq1vK8piHh2En5lxq2D[10] 2178 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.fire_r 1009 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next17_2_i_0_a2_0 1959 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[62] 1590 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzxp[14] 1911 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[123] 1677 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ib40EChGm2gzHvgL[4] 2052 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_txdly_1_lt_low_txdly_cnt_next 2155 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_126/ImCr 1849 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_filled_next_1_sqmuxa_1 2057 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/wrptr[0] 1508 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ik1sxxgttCI86kAnpbl6A2EBq1AoCwjh5kG1B 1970 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[29] 1044 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[10] 1299 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[3] 2029 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[99] 1804 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_resp_valid_i_i_a2_1 1032 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/command_logic.next_state50 1118 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjAD1ohGbzqDxwb3eLbqgAKcj5CL[2] 2265 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv[0] 1115 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[104] 1901 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg_state[0] 1068 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[34] 1576 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_mux.pre_iog_en_output71_0_a2 2199 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGI5[7] 1961 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[2] 1183 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[49] 1887 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[23] 1495 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[6] 1784 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[2] 1019 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[20] 1889 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[16] 1369 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Idmsz0f4K8npf9H3i4h3m365xBC3ddBl6[5] 1756 303
set_location scheduler_0/sched_regs_1_[7] 1471 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[69] 1766 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[0] 2014 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[9] 1137 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[7] 1930 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busy_ff15_0_a3_0_RNIF8OH1 1214 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[53] 1782 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[47] 1624 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbsbI6oBxyu49iD8[7] 1797 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Izkwwxtflcdn5FzA9A0wa0lmuel4I18 1992 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[19] 1356 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/m2_0_0_0 1533 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[46] 1377 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IsgHFHis7HDCl2yFKcDlu97bvbfpBtAr7a[42] 1705 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[10] 1198 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busy_ff 1187 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[25] 1445 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[86] 1813 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[23] 1828 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfv1D 2083 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[17] 1364 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[39] 1760 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[100] 1734 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[12] 2029 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[5] 2165 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[148] 1945 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[17] 2087 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/excpt_ebreak 1244 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][0] 1336 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_steps_180_next10[0] 2107 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][11] 1332 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I320oEqs54cfwwcHw46dqyykx78B016[0] 2053 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[118] 1688 355
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTllll.CUARTll018_NE_i 1323 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qI3BqG8Hd3Cv53rIdlvIFvDg6H7[0] 1994 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[84] 1912 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[63] 1812 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Iqq7Kxe0GG7EBEmrJ2zGKt77[1] 1702 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI4U1L2[1] 1585 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[8] 1437 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_debug_state_1_sqmuxa_1 1071 315
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state_ns_0_0_a2[5] 1408 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[29] 1410 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv[27] 1182 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/counter[7] 1087 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[8] 1397 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/done 2167 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ijrw11s6HspofbKa9i2jFCaBvwu[1] 2040 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][28] 1405 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[107] 1638 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[12] 1682 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][36] 1412 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo_15_0_iv_0_44_RNO 1564 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[12] 1959 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IvK6glC7sAIckpK2Fzn9K8l5Hkyn2bowrEI7ovAzGHsjxn0afrizbc 2053 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[17] 1590 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[0] 1956 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fetch_valid_de_1_0 1329 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[32] 1530 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHbL[6] 1972 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[18] 1497 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[21] 1705 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[20] 1377 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_valid[1] 1325 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib8dE933aJcJ1HDjeeB78pLbII 2052 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[15] 1897 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIGN0S1[18] 1353 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[22] 1842 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[14] 1715 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB017[2] 2178 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/IeDyit7aabpLdG2Chob5[1] 1560 231
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[49] 1552 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[25] 1049 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/gen_buff_loop[1].buff_data[1][1] 1295 316
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_63_i_0_o2_3 511 51
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_15_u[31] 1035 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[31] 1403 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_nearly_full_RNO_0 1551 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpliJ5FEuxEgqB4IeskD37boiwy9EJxe4LmjF7H8 1801 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/rxvalid_wait_done_reg 1983 370
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.un4_size_shifted_out_5 1500 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_50/ImCq 1762 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[20] 1105 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_3[21] 1057 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2Cg09p4xlAD5Cjgs 2078 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dfi_rdlvl_resp 2028 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[36] 1638 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[7] 1882 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/register_write_data_path.dqs_oe_p3_4[1] 1764 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IirmgHqul162t2eh6[1] 1665 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_m4_i_a3_1 1263 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IxCyClhqFss[6] 2130 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[28] 1624 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[62] 1401 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[26] 1042 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[20] 1488 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmbH72HG9caciJtie8xzo4LCL 2080 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/buff_ready_reg 1417 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[122] 1672 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[25] 1020 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[11] 1035 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_2[14] 1154 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IK01AsaLwqwEDwrvhA[2] 1690 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[69] 1824 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_trig_pipe_reg_de_ex.de_ex_pipe_trigger_ex[0] 1269 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_3.delta_delay_3_7[5] 1977 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[4] 1353 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IxiD6aD9p9iHIoqtKFh3c[0] 1962 312
set_location CCC_C0_0/CCC_C0_0/clkint_0 1152 162
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[38] 1887 334
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC2_stxp_dataerr 1396 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbLgwtqkoI7DIddpmCBL2icnChbs7w8Fd67c 1660 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[1] 2018 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[58] 1943 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo[4] 1420 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_eq_0_3 1467 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[78] 1795 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[15] 1684 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[51] 1768 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IofacnKxvkIecs[0] 1867 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/wrptr_RNI3IFM1_0[1] 1539 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[36] 1882 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un5_wrap_reach_boundary_3 1484 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/buff_rd_ptr[0] 1442 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_full 1628 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[38] 1906 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IjrhlBkEqunzvowpp6nDrcztiCr 2205 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[4] 1125 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhBI1ylECByDz1aHbKk9lzaCr[3] 2186 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_2.delta_delay_2_7[5] 2063 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[63] 1769 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[4] 1924 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[17] 1401 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[0] 1784 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeF3x6Hba9Jalgmw54gw[1] 2128 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[127] 1600 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3_RNO[4] 1906 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_o2_0_RNIV9H01[19] 1177 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IIx4bh0KzKiqDyHifxAJIhGFlcKxjbgqmqElpJj4nracxn19iFJ3v89v3xj2fdxrqqdAF2h 2088 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[49] 1934 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvsj38apwCzicJ4Gi5Cfj7uBq4qpn[0] 2126 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[29] 1909 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un76_i_a2_0[4] 2121 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[3] 1954 316
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_3 434 3
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LkCD47qFJj0pDA[6] 2100 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[36] 1862 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxnlCJf1BjoGohz[7] 1892 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db0_4 1873 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][30] 1560 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[11] 1687 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[14] 825 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[44] 1585 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4Jr4g23nEEghbc[1] 2028 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_138/MSC_i_139/ImCr 2166 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[16] 1837 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[1] 2337 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[17] 1714 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[4] 1614 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/req_addr_mux_3[2] 1334 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IHC6zE2z5ABo9fGHgx 2108 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iiry48I3q38Inc4cl[1] 2109 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][27] 1304 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[13] 1362 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5_RNO[3] 2028 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJF94ksq0l7v52kghbg[2] 2174 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib2KbL38524bBxlEamjbAo3ogs[5] 2145 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[101] 1933 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[9] 1262 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[12] 1971 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[23] 1932 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IofckKbddpkID1[0] 2187 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IHatmCAEFcJiyHqyAgxvI6sdkHwr 1703 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg_RNO[3] 2004 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[9] 1912 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[71] 1686 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[120] 1944 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/wrptr_RNI0MVT1[1] 1477 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iewlp1fax8[5] 2141 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHbL[3] 1967 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IjzhBI12ugq7KxbmDHrt0e1vvwr 2043 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[2] 1824 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbsbI6oBxyu49iD8[3] 1765 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180[0] 2045 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[2] 1400 309
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[26].BUFD_BLK 816 231
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_apb_mstr_0_a3_1_16_4 1264 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0[0] 1046 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[40] 1447 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[18] 1353 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_BCLK_TRAINING/I_IOD_0 2388 378
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][9] 1549 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[88] 1855 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r1[2] 2017 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[102] 1637 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[33] 1579 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO[1] 1263 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[97] 1940 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[2] 2120 357
set_location scheduler_0/internal_counter[51] 1580 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[3] 1857 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[87] 1874 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_first[6] 2047 370
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_2 446 6
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[13] 2018 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_found_1_sqmuxa 2193 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][13] 1348 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[14] 1172 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[13] 1694 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[15] 1648 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_0_0_a2 1223 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr[1] 1288 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IchCFc335jI5DuKtEuxvpqg5k0x1GGkIux6yleI1aGm6gs 2042 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IxC4mH0p48s[4] 1934 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[35] 1705 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_8[11] 1152 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[2] 1953 334
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[25].BUFD_BLK 603 141
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_5.delta_delay_5_7[7] 2025 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[24] 1303 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_m2 1322 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/flag 2119 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[5] 2102 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_middle[2] 2159 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_o2_3_1 1309 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[23] 1782 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13Axp[1] 2066 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3_2[9] 1140 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mcause_sw_wr_sel_3 1154 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[18] 1562 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[107] 1639 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[51] 1766 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/ptrsEq_wrZone_NE 1608 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNISSJ31[1] 1154 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[8] 1730 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[0] 1831 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3_2[13] 1128 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52[25] 1048 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfv19 2099 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[7] 1824 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[24] 1632 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/IbzoinDnrGHaqvJLdiiJ32m8hA[3] 1784 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[43] 1949 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_3[4] 2080 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[27] 1835 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane[3] 1789 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[0] 1197 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[13] 1615 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[61] 1913 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr5 1229 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_rd_ptr_Z[0] 1288 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[36] 1872 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[16] 1897 309
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/un1_CUARTl0Il_1.CO1 1321 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnlf6mnyIajL18e30Jg3yyCq[6] 2000 330
set_location scheduler_0/un1_triger_reg123_4_rs 1535 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[5] 2299 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[35] 1805 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[17] 1326 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[29] 1172 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[32] 1365 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNI6D4G5 1152 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[50] 1925 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[38] 1820 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ijro31xaDtvfwjKnLI35nrznECq[5] 1633 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[44] 1864 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[9] 1149 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_0_tz 1191 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[81] 1597 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_middle[6] 2158 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[11] 1414 315
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/empty_out_RNO 1353 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[8] 1993 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[22] 2103 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata34_0_a2_0_a2 1060 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[10] 1930 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI5KOH[18] 1257 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7_1_sqmuxa_1_i 1974 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/to_boundary_master_reg[0] 1503 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[27] 1092 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbjqyGq9LFtt7AcuzJuhFwoul5xdouj2e3i7twr[34] 1648 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER_RNO[4] 1887 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[10] 1245 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.wrAddrGrayReg_w[1] 1025 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un14_offset[2] 1518 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[0] 1211 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/tap_count[5] 2021 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3C72i3vAjh3c[0] 2151 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13A25[0] 2076 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[52] 1586 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[126] 1595 352
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[25].BUFD_BLK 746 165
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_RNIPMKR3[0] 1287 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ib9xpKHKAce68JIhr1sJ4l6Ari[1] 1860 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[0] 2345 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[37] 1778 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[34] 1886 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_to_err_ff_10_f0 1150 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[30] 1109 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/ICdgalmI[5] 1993 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n_1_u_2_0 2105 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_RNI21B2H7 1238 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[7] 823 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IbajhAlwjG9pB69yHumLFp673K7BG789koyy1cu[2] 1919 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB017[8] 2177 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_RNO_0 1193 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBFEfJFzn4AIpucLmndFjyo1I62I[7] 1718 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[3] 1292 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[25] 1429 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[53] 1608 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/bin2gray_inst/nextGray_1[0] 1554 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[100] 1894 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[25] 1688 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[55] 1942 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[5] 1707 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[4] 1437 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[39] 1578 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qI5[0] 2096 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dly.dly_cnt_3[0] 2076 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_3[1] 2069 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[0] 1906 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IgeHs1wA508qssIheqIsiI1AjhK503FF3xKBgbHB 2158 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[23] 1358 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATE_COUNTER_1_sqmuxa 1953 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][9] 1326 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[6] 1973 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[35] 1705 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_empty_0_a2 1346 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ic7j4hjqJuucd 2019 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[46] 1594 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/tap_count[2] 1970 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[0] 1179 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sCLKIww[2] 1932 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[30] 1400 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IirmgHqx2aLiKw9wr[0] 2125 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[7] 1720 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_ba_err_ff9 1145 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[1] 1401 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un1_set_wfi_waiting_8 1257 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_cnt_r0[2] 2119 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7g[37] 1657 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[9] 1053 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_valid 1239 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[89] 1878 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3472_0_a2 1327 321
set_location reset_syn_1_0/reset_syn_1_0/dff_6 1696 244
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[12] 1856 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[17] 1844 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_flush_i_i 1291 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[142] 1894 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[66] 1853 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][1] 1465 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_48/ImCr 1758 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IikmeE3qCJGLA2fce 2094 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[1] 2023 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][21] 1257 292
set_location scheduler_0/triger_reg[6] 1581 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IrEkj4bIDf99CdqEy03LFlL2vBroo8lzDr 2037 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[13] 2092 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[4] 1844 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[50] 1793 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current[1] 2192 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_access_mem_error_ss0_i_a3 1350 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[11] 1608 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I6E3fy9DoJDpnJuHqLicBH5sJplKukc9tE3C25b7a 2059 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][3] 1454 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[49] 1935 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[12] 1977 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3427_0_a2_RNI692H 1298 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbJz4qH6dtKaqB7BCiKGks8ghsuAm9Frs2ra[3] 2017 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[31] 1684 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[30] 1138 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_sw_enable 1241 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[26] 1029 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[5] 1108 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[81] 1592 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[4] 1948 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[65] 1478 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[5] 1106 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[31] 2045 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[88] 1659 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[22] 1839 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[10] 1850 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Igm6nHI8jFukDaEBar4vxuu3KqL4iJF31c60whl8 2160 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[50] 1859 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_ns_0[1] 807 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_steps180_2_eq_low180_next 2186 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[60] 1837 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[61] 1571 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Ijo9FoLcg8ouoHxA0wqHEE9BrjBJJoxverKb5 1645 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ih731y6EAcqFckqx8[1] 1778 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IyqDmmktrFAjcoc81Ffl6[1] 2135 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/cntGray[1] 1612 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[0] 1836 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IirmgHD8rnApD7orb 1698 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[18] 2106 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IcIHyqCut3a1GxgrsBDovws[0] 1586 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_1_next_4_0_a2_fast[5] 2204 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[29] 1044 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[57] 1758 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[54] 1627 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/data_0[0] 2091 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[6] 1857 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iof01Enzefi1h8[1] 2256 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[20] 1126 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiFd3okagy5uImmccywcsbClC2k3D6wJHz78j 1992 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxCvdF1v1mK 1588 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next16_1_0_0_a2_0 1911 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52[22] 1038 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[40] 1796 355
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_resetn_rx 1383 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[14] 1814 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[27] 1348 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_sel_i_o2[4] 1191 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_lowest_180_delay_next_1_sqmuxa_1 2054 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[5] 1147 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_3.delta_delay_3_7[7] 1893 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IbIKu9D19CEk1k1sxyI2hy9tocpw8vGGK9p7j49tex25H9 1642 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibv2l9[2] 1702 309
set_location reset_syn_0_0/reset_syn_0_0/dff_4 1141 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[22] 1555 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[118] 1683 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en[1] 1204 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_csr_rd_data_ready_3 1120 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.visual_wait_rxvalid101_next_sn_m5_0 1912 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[2] 2120 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[2] 2192 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[4] 2007 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ii8Lj1jsoyE7hgAhx[1] 2108 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IbDgysLgojnnxyhcamsvd8p4sz[3] 2236 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iiry48zBKGi4plxbh[1] 2045 324
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTIOll_RNO[0] 1328 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_tdata1_2.gen_per_trig_tdata1[0].machine_sw_wr_tdata1_mcontrol_execute_wr_en_1 1143 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IwKq1EAm3fa5D4hLD82Jj 1670 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[4] 1994 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[29] 1386 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7f[37] 1685 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[3] 1974 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[13] 1962 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHbc4a0hwHaHkd6mbjClzfqk9iCt[0] 2130 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_RNILQET[0] 1980 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[34] 1508 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[21] 1698 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[2] 1554 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[9] 1112 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[27] 1383 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[69] 1696 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[12] 1420 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib1k6lb7zkJLj9IE[0] 2114 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/buff_wr_strb[0] 1323 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[105] 1909 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un1_cpu_d_req_ready_sig_c 1250 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[9] 1450 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntGray_9[0] 1536 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[23] 1673 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[2] 1037 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[9] 1647 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[7] 1953 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_nearly_full_RNO 1554 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IqAs9FaAJbKqzv2JEFArAL7c[3] 2188 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGFsu3A9bn2ds0wL[15] 2012 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[41] 1669 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[106] 1685 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_last[1] 2125 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[23] 1538 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCt 2260 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4Jr4g23nEEghbd[6] 2069 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/cntBinary_9_fast[1] 1563 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[19] 1314 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[15] 1616 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/SYS_RESET_OUT_N9_i 1696 258
set_location scheduler_0/sched_regs_4_[29] 1499 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[27] 2030 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[6] 2038 319
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw_30_f0[0] 1384 270
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[27].BUFD_BLK 819 231
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[14] 1201 292
set_location scheduler_0/sched_regs_3_[4] 1435 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[68] 1586 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/II3ttGccaqAjsg0ogw[3] 2102 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[98] 1815 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_4.delta_delay_4_7[4] 1895 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ibq7CtF0Cfb3m8hA 2032 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IfovJtqb2KqlhEH4AB4upiHk8qyn5lIn1HeKaDba[7] 2094 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[39] 1718 318
set_location scheduler_0/internal_counter[38] 1567 292
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitcnt_RNO[0] 1434 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[6] 1083 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmstatus_allany_halted_3_f0 1069 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[14] 1647 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[10] 1269 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[0] 2231 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IoCdJbqkiKApydFi9dz0HAD20t3f7IDI19[0] 2141 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_wr_req_ff_4 1219 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[20] 2031 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_1[16] 1104 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[1] 1605 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdPtr_s2[2] 1618 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[31] 1259 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[10] 1335 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_1_0 1243 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[41] 1681 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_dq_set_error_next_3 1998 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[30] 1675 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IigH2j7xpuBrDBflaHjKhLGGqsu[4] 1858 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IcA1oEtLbCh3j 1872 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntGray[1] 1549 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_fast[6] 2119 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset_move_count[0] 2014 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[4] 1078 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[79] 1882 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[80] 1850 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/genblk1.preCalcRChan_Ctrl.addr_out_2_3 1485 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m34 1987 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[17] 1906 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m5_0_1_i 1990 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[27] 801 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[1] 1207 265
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_last[5] 2156 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][24] 1389 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[29] 1433 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib8bCnm6kBHFF5nqKjcfopdBl7[0] 2153 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[76] 1904 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/visual_SEND_DATA_SM_next_0_sqmuxa 1557 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw_delay_line_move 1994 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[12] 1811 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jqk62fs2C3yrz1wB8l[4] 1671 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ii8LjDsiGGfgbbLH9 2081 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgEen3a1qmumF6xu42a3vC1aEctyhqyC4soiEgvou0kbI5tBl6[5] 2026 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[120] 1897 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[71] 1799 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[7] 1210 258
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_3[21] 1356 321
set_location scheduler_0/internal_counter[21] 1550 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[49] 1632 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[2] 1627 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_awe0_a0_1 1021 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_valid[0] 1327 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[86] 1708 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[11] 1118 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_sel_0[2] 1176 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_a2[2] 2005 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/data_out[2] 1304 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_count_last_6[5] 2066 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_dmcontrol_ndmreset13_4_0_0_a2 1076 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[7] 1616 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[20] 1189 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[136] 1803 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IkfEIgazsx5x8aE80rmjIDwnjmmAwmC6rovIA 2059 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[41] 1675 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/genblk3.gen_ir_and_Instruction_register_active_high.gen_ir_and_Instruction_register_active_low.shiftIR_ne_0_RNO 819 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[7] 1371 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[94] 1998 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[123] 1834 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[53] 1846 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[8] 1922 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[89] 1864 337
set_location scheduler_0/sched_regs_6_[3] 1431 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[26] 1753 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/second_wrap_burst_out 1523 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p0_1_3_1[1] 1770 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[7] 1963 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[6] 1840 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IrEkj4bJk9zqn3etlEF7zkIyB6LtmLChl9 2125 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[14] 1235 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Jxp[2] 2094 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[51] 1861 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[23] 1157 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_wr_byte_ens2 1272 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Iz9plrdbIBowmtsw861vyh87fje9Bnc[0] 1730 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[3] 1924 327
set_location scheduler_0/sched_regs_4_[0] 1470 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[25] 1374 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[76] 1805 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[27] 1826 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[17] 1731 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter[0] 2096 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[43] 1670 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[33] 1829 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[104] 1833 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntBinary[1] 1600 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ipe3f8L81ijEBImwrgDobkczDFiissCfgL[6] 2095 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_1_sqmuxa_1 2064 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[2] 1196 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][19] 1276 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IGgdqn9Fau5cF4DAKgvCIdIgL4gq[3] 2177 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[82] 1878 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[1] 2213 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[15] 1575 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNI9G4G5 1149 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[45] 1893 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbsbI6oBxyu49iD8[10] 1756 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[2] 2188 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m59_1 1949 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_count_last_6[3] 2121 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_addr[6] 1321 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IGltu5pHca4f0x7vss[28] 2123 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[60] 1627 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[8] 1370 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_4_0_RNO 2103 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[46] 1767 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_o2[11] 2031 360
set_location scheduler_0/triger_reg[5] 1547 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_counter_RNO[1] 2090 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[6] 1159 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[7] 1982 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_47_u[26] 1037 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[21] 1255 268
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[1] 1607 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[31] 1155 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_apb_mstr_0_a3_0_14 1263 297
set_location scheduler_0/triger_reg[7] 1545 286
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[15] 1575 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiFd3okagy5uImmccywcsbClC2k3D6wJH0ohz 1983 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[132] 1935 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[26] 1214 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[64] 1690 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_steps_180_1.ANB0 2047 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/data_out[9] 1290 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IHujtF0JxyGhys3kcf5LKD3dhrse[8] 1950 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[61] 1752 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[23] 1819 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/rxvalid_wait_done_reg 1976 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0_RNO[4] 2050 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[74] 1728 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[126] 1885 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[114] 1834 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[4] 1958 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IofacnKxvkIecs[0] 1592 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[54] 1739 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ida5hpbJGwzjG8FafcmdiCq 2058 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db4 1881 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[143] 1823 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[93] 1612 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[34] 1674 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[66] 1520 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[10] 1265 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][18] 1254 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4Jr4g23nEEghbe[6] 2083 330
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/wr_pointer_q_3[0] 1341 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_rdCtrl_inst/fifoRe 1625 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[91] 1850 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/N_45_i_i 1902 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_current[2] 2055 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/timeout_RNO 1130 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/we_RNI3OVQ 1576 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[30] 1174 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[55] 1729 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[18] 1716 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[56] 1609 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[0] 1549 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IjvnE056Cs7wK4simaaa93856xy[6] 2035 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[33] 1041 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_found_RNO 2189 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[1] 1969 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[5] 2178 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[11] 1646 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[11] 1753 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[44] 1769 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[1] 2140 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_ns_0[8] 1855 342
set_location scheduler_0/sched_regs_3_[7] 1438 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ioffx5kzfxxK2E[3] 2159 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/II2eysdjijl6JIno3e 1667 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[142] 1892 322
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTll0_ns_1_0_.m18_2 1332 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_29/Ic3D6GJA1md7c[1] 1692 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ic0xiuzrtlk9z9qsr0G7uIB 1669 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[3] 1965 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[27] 1540 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/cntBinary_14_fast_RNO[2] 1580 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzbL[11] 1940 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[16] 1809 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_reg_2[0] 1782 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][13] 1333 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/un1_tap_count_dqsw270_NE_0 2044 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][1] 1327 301
set_location UART_apb_0/UART_apb_0/CUARTl0OI[1] 1333 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[26] 1560 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m21 1936 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[12] 1304 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[41] 1955 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[0] 802 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbLgwu7EpfdKkCvfo16eljwK5sa5Dn0ij8gu 1645 318
set_location scheduler_0/sched_regs_1_[16] 1480 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[58] 1502 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_p_0_u_2_0 2207 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IJAFgduAd8vurt3ECs 2080 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[2] 1204 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[44] 1575 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand19 1204 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtgx5n1cns32Cac06euxthEtipzLn[1] 2138 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un2_visual_initlDqs_2_stw_next_c4 1961 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[73] 1850 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[111] 1768 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntGray[1] 1618 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IjzhCccGK6ic4BjFvID1t4y0G29[9] 1946 300
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_9_u_2[7] 1348 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3_RNO[2] 1894 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_0[2] 1345 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[13] 1848 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[26] 1647 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/len_offset[0] 1470 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[22] 2031 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[11] 1806 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[10] 1387 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[0] 1995 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/next_buff_valid[1] 1304 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_23/ImCq 1718 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[107] 1788 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4[4] 1010 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_2_1[14] 1141 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[18] 1898 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/wrptr_RNIVSIE[1] 1539 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_19/ImCr 1735 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[44] 1980 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[7] 2110 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ii1H8g4Ikb9rhgBcx[2] 1697 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw270_delay_line_load_1 2108 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_4[15] 1361 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[30] 1868 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/bin2gray_inst/nextGray_1[0] 1622 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[11] 1191 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.fire_w_i_0_o3_RNIE4FP 1026 318
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI0I_1_sqmuxa_i_0 1326 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[74] 1866 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[7] 1321 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[137] 1885 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[0] 1635 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[10] 1103 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[19] 1380 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[22] 1840 358
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo12_i_0_0_RNI99SG 493 51
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[18] 1410 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI74A65[1] 1618 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3462_0_a2_1 1308 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[68] 1788 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[15] 1064 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IgJ7BKFrkywAAi2haBGwmziAImzfmzF0jpFJglBiqsh96IJECs 2206 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[73] 1614 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[14] 2113 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/gen_buff_loop[1].buff_data[1][3] 1290 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[27] 1224 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[48] 1554 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/cmd_oe_0_a2_4 2187 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[22] 1991 312
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTlOl[0] 1346 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[24] 1720 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_172/Ic4jjp3AKtw9hg3f40xhpJc 1930 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv[1] 2075 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIGK2P[0] 1429 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[5] 1610 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[2] 1190 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIR43S1[20] 1378 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbqeJnFDavlaLdCr[0] 1635 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[46] 1722 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_valid_int 1164 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_29/InLd39wpD24vws[5] 1682 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1__RNI4AKB1[6] 1399 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[111] 1916 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib2KbL38524bBxlEamjbAo3ogs[3] 2159 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[26] 1227 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv[30] 1156 321
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_URSTB 483 54
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimtt5cwcBId7c 2056 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[21] 1853 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][6] 1526 327
set_location scheduler_0/prdata_1[15] 1444 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[11] 1659 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[77] 1903 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[13] 1276 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[63] 1733 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IjzhCccGK6ic4BjFvID1t4y0G29[5] 1958 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[10] 1836 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[127] 1828 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/cntBinary[0] 1617 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[50] 1923 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_210/Ic611qmn6kwDcsBI2FHnmsj 1795 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ifydx228KwHb6sFrhiop2n798Iy127 2221 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Jhp[2] 2122 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/cntBinary_RNO[0] 1601 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[57] 1511 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][29] 1397 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LyI5[9] 1980 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_5.delta_delay_5_7[0] 2027 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_1_lt_low_txdly_cnt 2054 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[61] 1758 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_gt_error_next_0_sqmuxa_3_0 2087 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_p_1_u_1_0 2202 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[11] 1938 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[84] 1855 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/I4eFkizgJlswgiIf6xtGLwBwv0b3mre 1698 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[13] 1961 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[101] 1932 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[17] 1399 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[14] 1175 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[42] 1630 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_2[4] 2170 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[58] 1577 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[41] 1818 295
set_location scheduler_0/sched_regs_7_[25] 1441 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[13] 1650 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[21] 1712 256
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[20] 1305 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0_0_0[9] 1082 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER[4] 1887 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[91] 1875 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[4] 1778 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[13] 2185 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_next_state_0_sqmuxa 1058 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[14] 1909 376
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTlOl[1] 1344 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[52] 1771 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[19] 1473 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[4] 1169 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[59] 1904 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_0[22] 1386 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[18] 1180 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_p_1_u_1_0 2198 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_iv_7[0] 1191 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dfi_rdlvl_resp_next_2 1935 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un2_exception_taken 1233 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[25] 1032 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[79] 1802 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[102] 1886 351
set_location scheduler_0/sched_regs_1_[22] 1486 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_rd_op_0_a2_6 1256 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3_2[11] 1126 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][23] 1342 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[10] 1683 319
set_location scheduler_0/internal_counter[12] 1541 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_csr_addr[3] 1104 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[91] 1844 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IHujtF0JxyGhys3kcf5LKD3dhrse[6] 1918 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/un11_next_buff_ready_i_0 1417 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[24] 1204 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_RNO[28] 1155 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[34] 1527 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr_5 1586 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p3_p_2 2098 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqteA2Cxu1ydEo57H15icFF978Ccu3[0] 2125 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/we_RNI8FH6 1532 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6dkkDGKvpa9H71brpnHCklf1h8[4] 1687 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[31] 1853 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[7] 1858 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IeJIDzCsJ0Bfzbwz1xbb[2] 2244 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val[1] 1263 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[25] 1247 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][19] 1254 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw[6] 2061 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[125] 1834 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_error_i[0] 1330 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IzxvuKyKIKBr1HLaajw28tFKF8di1cu[8] 2144 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[57] 1383 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[2] 2086 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNI67TP[6] 1398 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[17] 1574 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[26] 1622 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_12_0_RNO 1189 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[28] 1159 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNI77SE2[2] 1406 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ip5ybGdCBzHv0InihoJEHzne[0] 1672 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[30] 1669 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I7LfJI0D9lKgskA9Dkp95ffGeHEJEd1bK99kD3ECq[5] 1677 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IiKcwmH2lp3azy40bnIax2z6mrd 2110 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_clk_sel[1] 2140 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/req_addr_mux_3[14] 1333 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_steps_180_1.SUM[3] 2127 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[54] 1613 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ihf3mrzL79mAcaFss[3] 2227 343
set_location scheduler_0/internal_counter[42] 1571 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state82_NE_3 2016 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[12] 1189 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[5] 2001 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_i_m3_1[31] 1295 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[6] 1965 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[53] 1916 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_dummy_slave 1250 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m5_2_0 1933 363
set_location scheduler_0/un1_triger_reg123_11_set_RNI61KL 1546 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[85] 1609 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[0] 2004 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[99] 1936 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[66] 1724 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibp4H21GpwrvjqhyL1FFasA664urBrk426qfqwHlilAwwHyCs[4] 1690 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a2_7[26] 2031 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IekuGGsKcklfrdsgf017 2213 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[7] 2065 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcCbLH9[4] 2046 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbsbI6oBxyu49iD8[3] 1696 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_3[5] 2143 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_start_dqs_in_bad_data_next_0_sqmuxa 1963 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[84] 1789 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[90] 1873 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[19] 1753 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_1[2] 1346 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_to_err_ff 1150 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[4] 1897 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[34] 1422 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IqdwhI0JwBGs8iLiEu6rkoDx 1664 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IHCzvhpKCkFm8qaDcj 2162 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[68] 1693 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[45] 1544 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[108] 1628 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw[1] 2053 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[4] 1204 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[26] 1693 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][27] 1549 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[43] 1721 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[11] 2221 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[21] 1190 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[17] 1221 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[30] 1157 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IclthlJIm5eLzivI4257IAt89ccqljGDpr6jzHzk2BAr7a[35] 1658 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[113] 1814 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IApxIdJe[0] 2187 322
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/rd_pointer_q[1] 1372 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[0] 1394 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[14] 1111 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[14] 1224 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw81lyKzw2mkvLvfrv2Cr[8] 1979 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid36 1168 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[26] 1174 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ipe0vp4ainGAetm7q5BiEB6wn5HHgj82ra[1] 1765 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/iab_resp_alloc 1288 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[17] 1340 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/cntGray_9_fast[0] 1610 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[7] 1881 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhLGlss06p8voaDx9[4] 2143 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ip5ybF7hHnq22A6Kvu7FDI2D 1754 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40[24] 1039 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[136] 1897 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/wr_en_data 1165 294
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/cfg_ssel[4] 1395 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[66] 1794 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[44] 1884 300
set_location scheduler_0/triger_reg[2] 1534 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IwKq1vK8piHh2En5lxq2D[4] 2160 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[14] 1344 330
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[9].BUFD_BLK 627 99
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[17] 1189 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[19] 1472 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[11] 1553 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IKB0Afgjozx558yoIt4mEvEj0dF2jx4dsp50H7 1718 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[45] 1979 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[13] 1513 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[41] 1627 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[9] 1393 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ii88AkwJholFl9Cso 2120 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[99] 1653 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[0] 1962 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[38] 1424 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n 2186 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m92_2_0 1998 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_u[14] 2130 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IofacnKxvkIecs[1] 1868 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGFsu3A9bn2ds0wL[12] 2011 330
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_strobetx_5_iv 1435 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr_2_f0_0_a2[1] 1233 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_6[25] 1229 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[22] 1283 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[35] 1706 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/cntGray_14_fast[0] 1617 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[1] 1135 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[30] 1897 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[54] 1396 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[4] 1977 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_RNI5E93[2] 2125 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr_RNIBNJQ[3] 1405 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ip5ybGdCBzHv0InioC0rtlcu[0] 1879 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[3] 1602 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52[26] 1034 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[2] 1861 349
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_1_i_o2 484 48
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[10] 1369 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[79] 1701 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxgnK8foCFwm7b1wa0w4vj47d[2] 1706 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IoJpeuKGkeBye58D0zkq2AGkHHtq0tLb7i 1993 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_1_10_1_RNO 1479 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[23] 1539 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[26] 1759 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p2_1_3_1[1] 1802 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/un1_tap_count_first_0_sqmuxa 2032 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlg9iwcIwru6FyjH2c7gcjJ[4] 2250 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_drop[1] 1275 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vco_phsel_rotate_1[0] 2120 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out_9_u[32] 1513 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[8] 1874 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclth1lcue9uAAm7ioHoBLJkFC49CBA96HvedqIwFDz77f[0] 1679 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[1].req_buff_resp_state[1][1] 1275 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_cnt_r0[1] 2120 367
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[4].BUFD_BLK 447 6
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkg0hlAa4e2zKvpzbc[0] 2028 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNIGR031[16] 1323 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[28] 1981 303
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_rxbusy 1415 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[1] 1200 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[121] 1671 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[8] 1914 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/sizeDiff_pre[0] 1457 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_implicit_pseudo_instr_ex 1260 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[2] 1182 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/Ib0dmBxEsw51IGA6Kowz8CdCse 2087 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[17] 1149 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[0] 1338 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2[29] 1119 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[27] 1654 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_dfi_rdlvl_resp_extrnl_next_0[0] 2061 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_13_m2_2[3] 1202 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][22] 1228 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/If91apq8ufc5tCefBmyBI4ca4EnGrg[37] 1715 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[28] 1921 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[2] 1799 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_0[28] 2119 357
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/full_out_RNO 1354 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[29] 1659 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[61] 1823 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[56] 1781 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iiry48zBKGi4plxbh[7] 2048 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[6] 1346 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[2] 2004 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[31] 1192 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un2_rd_src_full 1470 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IkpD45cL8hd3fbJpCky31fv3y5cJLE5udm0ddkxfBI9hkCz 1861 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw_flag_reg 2119 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[36] 1398 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[23] 1529 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.found_one9_1_1 2204 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[3] 1807 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_1_RNIN2832 1502 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[41] 1721 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[23] 1388 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[22] 1302 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_empty 1506 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[118] 1816 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/mnemonic418_0_a2 1285 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/cntGray[2] 1603 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/prescale_counter_4[2] 1131 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/counter[6] 1086 280
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[24] 1427 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[15] 1689 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvuruCEE3h7r6gd7ckr4Fpc5h0jA3[0] 2113 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_RNO 1186 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iof01Enzefi1h8[4] 2042 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ip5uvfgD0nwB90lvKCxsJC17[3] 2131 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IbLgw4niedlcdx9pLvknwmllErFKkx79jdr5 1820 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_157/Ic4jjp3AKtw9hg3f40xhpJc 1891 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[34] 1871 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqCbob5DsB9jiFyv5o27hdxfaC4FJ[0] 2115 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[2] 2331 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IwKq1vK8piHh2En5lxq2D[6] 2139 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[18] 1032 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m5_0_1_i 1939 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[73] 1899 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I1fEskd8Bactskpnjov8l[5] 1658 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[8] 1596 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_1[2] 2168 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[28] 1942 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m28_0_a2_0_0 1324 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Ify9w7AA6owaKpI8bkDwnf2Iy730oEax3CBD3ECv 1959 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/rdptr[0] 1544 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_a2_2[2] 1308 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[25] 1340 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[18] 1878 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_1 1153 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbeJ774nKrdt5G9ye0zx8eokbAAK1e49bhfCu2n4xAiLGnmra 2099 333
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[14].BUFD_BLK 602 141
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_dq_dqs_optimisation_next61_NE_i 1966 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[97] 1815 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ijro31xaDtvfwjKnL6Ao02B9iCr[2] 1677 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[109] 1653 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[13] 1366 282
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/un1_rd_pointer_q_1.CO1 1378 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[6] 1174 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/current_state[1] 2161 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IxCyClhqFss[4] 2128 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[2] 1852 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[28] 1426 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[43] 1755 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[0] 1937 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IxCyClhqFss[1] 2257 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_RNI0D8IK7 1248 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[101] 1788 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/If4H8Ijjv7DEiAa9edpdq5kEzrt62p 2213 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[0] 1050 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib9y7iBGKicDEE1GAaGtFlFh3j 1677 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[31] 1203 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[43] 1902 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[27] 1190 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/I7t2liszq44ah47knoHAKLjeqjEg0w5tyEFcjB1bd 1917 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/I0yi97E2txCvwjxkHfznFGzstpvaD8m[0] 1608 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[30] 1365 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1[27] 1021 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/I05l7vIj3w3K5l8aKJ95n[0] 2156 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[4] 1207 262
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[121] 1896 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/zero_hold_reg_data_0_a2_RNINUMN[1] 1520 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ijn3GDlk8e8gq4x967qbAt8ai75 2258 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_11_RNO 1127 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[10] 1858 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNI53P6C 1285 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[32] 1389 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jqk62fs2C3yrz1wB8l[6] 1668 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbzoinDnrGHaqvJLdiqvkeAtJe[6] 1693 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_p_0_u_2_0 2179 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[81] 1884 337
set_location DDR3_0_0/DDRPHY_BLK_0/LANECTRL_ADDR_CMD_0/I_LANECTRL 2111 378
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[98] 1885 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[58] 1502 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_1[12] 1400 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[23] 1355 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I4eFkibBBfLHIjhExCLEjbFJBc2yyCq 2112 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[30] 1225 261
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[2] 1851 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[65] 1604 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_0_1 1308 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[21] 1408 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dqsw270_delay_line_move[1] 2043 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/rdptr[0] 1510 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_data[1][2] 1310 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p2_reg_2[0] 1804 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[54] 1926 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/rd_en_cmd_slv 1551 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[9] 1344 325
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_1_sqmuxa_1_2 1437 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_dbreak_retr 1265 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_121/ImCr 1850 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzhp[4] 2002 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[41] 1462 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[29] 1851 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/If4H8IjlrGpKndsEux8u41buHeg9HC 2223 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/counter[2] 1082 280
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_10_iv[3] 1441 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[48] 1734 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180[3] 2130 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjtiCr[144] 1810 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Icj2gjA7sC9iLsmqnsdv7hhargvfnAiClqCs1foJyoDF1A 2211 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNI1LHL[0] 1421 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[29] 1556 322
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[29].BUFD_BLK 818 231
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[1] 2206 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[45] 1562 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[114] 1834 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ib903bu09t3gna09adIgba6Dbd[3] 2089 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iof01Enzefi1h8[4] 2103 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/In3je3yB6x36gsknDICwI8m7[81] 1772 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3AzJvs2ndD3c[1] 2229 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[68] 1843 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[0] 1175 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_2_0_RNO_0 2075 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_loop_cnt_next[0] 2010 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width_RNO_0[7] 1990 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[29] 1544 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_m4_e 1262 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][11] 1240 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[18] 1043 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[7] 1803 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[32] 1534 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_5_2 1315 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IJAFhs1pLFfrjEqDcv[0] 2116 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[13] 1694 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4I25[2] 2090 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ii8Lj1jsoyE7hgAhx[1] 2114 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[12] 1059 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw85mEgBksFAagJb9tkxA[12] 2051 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I320oEqs54cfwwcHw46dqyykx78DIra[0] 2030 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[56] 1647 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IyqDmmktrFAjcoc81Ffl6[4] 2116 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[47] 1784 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[66] 1718 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_clk_sel[0] 2073 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[35] 1638 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_4_0_RNO 1208 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntGray[2] 1541 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[48] 1921 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m11 1948 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IbxIDyrEHgjfp4rd 2138 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next16_3_i_0_tz_0 2010 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[46] 1888 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[7] 1874 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/alu_op_sel_1_0_0_a2_5[4] 1317 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/II3ttGccaqAjsg0ogw[1] 2084 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcA1oEo8Cit7f 2039 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[24] 1083 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[16] 2099 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/transition_check_counter[2] 2223 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_1_sqmuxa_0 2042 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IxC4mH0p48s[3] 1942 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_3_a1_5_sx 1208 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[10] 1124 310
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_checkorun 1430 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_Z[2] 1204 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[5] 1711 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0[28] 1085 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[20] 1424 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_a2_fast[1] 2200 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[6] 2018 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNIHPFC[1] 1595 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbzIaI83subhghbc[0] 2088 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_count_last_6[6] 2050 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[62] 1737 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[1] 1393 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[22] 1676 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[20] 1189 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][11] 1277 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IGgdqn9Fau5cF4DAKgvCIdIgL4gr[0] 2195 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_middle[1] 2150 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[78] 1680 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI44TJ1_0[1] 1611 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_RNO[4] 808 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_1[3] 2139 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7c[0] 2149 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[58] 1815 345
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_strobe_RNO 1423 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_instruction_14_0_a2 1310 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[50] 1850 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/g2_0 1290 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg_state[2] 1073 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_RNO[0] 2069 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeuJ3buLxLtngLx9j8sm[12] 1979 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_m6_i_a1_a2 1294 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_m7_i_a3_0_2 1280 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IyKm5adqBeDydhy0ts4fil1tjjKhIra 2194 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[64] 1512 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.dqsw_flag_reg5_1 2004 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[9] 1960 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/If91apq8ufc5tCefBmyBI4ca4EnGrg[39] 1702 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[113] 2140 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IcIHyqCut3a1GlckLF1ougJ[2] 1943 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[21] 1339 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[3] 2083 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[25] 1305 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Io8GLyGet5hpH9[2] 2077 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[84] 1852 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[31] 1203 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_8_1 1320 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[66] 1520 334
set_location scheduler_0/internal_counter[63] 1592 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirmgHqx2aLiKw9wq[1] 2184 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[27] 1717 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[19] 1845 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[7] 1614 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[96] 1701 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/cntBinary[2] 1616 289
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_wrCtrl_inst/WrCtrl.full_3_0 1615 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_1_RNIVUS31[8] 2124 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/buff_ready_reg 1286 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[14] 1202 259
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/Ib5GwcEkt30ocz74o0tyqoc2rd[0] 1959 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg_2[6] 1966 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If7eJe9uLhtEHG7jfDfLgCLwFfqFne[5] 1655 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_1_next_4_fast[6] 2191 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[3] 1243 276
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo12_i_0_m2_2_0 515 54
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[8] 1240 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhBHwzskEhGv83FoF3Kz8er7a[7] 2192 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[41] 1719 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[0] 1343 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[54] 1779 331
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[32].BUFD_BLK 793 237
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IgeHs1wA508qssIheqIsiI1AjhK503FF3xKBgbHA 2153 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[8] 2274 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[28] 1924 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_stg_0_4 1157 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[9] 1542 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[75] 1778 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[73] 1692 361
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/wr_pointer_q_3[1] 1336 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_implicit_wr_mtval_tval_wr_en_s_a3 1270 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2_0_m2[1] 1177 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[14] 1124 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[4] 1922 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/valid_read 1078 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[7] 1882 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState_ns_0[1] 1610 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[33] 1027 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[15] 1430 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[21] 1670 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/dqsw270_load_mux_1[1] 1915 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted_2_4 1534 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[4] 2041 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnlf6mnyIajL2re9GggqkmH7[12] 2012 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[33] 1560 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[43] 1816 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_0_0[11] 1178 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[22] 1337 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_count_last_6[4] 2042 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_mux.pre_iog_en_output71_0_a2 2080 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[10] 1946 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[8] 2088 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ICrJaac13is53abuhx 1659 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[3] 1673 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I436b7Fh1kKhz1fKC8AkoakBpu06Dba[4] 1688 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[18] 2126 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stepie/gen_bit_reset.state_val[0] 1238 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/data_03 2101 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_2[7] 1356 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[15] 2193 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[18] 1042 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[14] 1205 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[5] 1933 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[53] 1731 349
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state_ns_0[0] 1395 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[13] 1857 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[7] 1113 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[15] 1169 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[6] 1333 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[27] 1156 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnup55KbnnFss[5] 1806 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[6] 1962 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[37] 1967 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntGray_14_fast[0] 1614 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IbLgwtefebpyy1Gx1Dstf1sKeuAe4hL0xIrd 2177 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_RNO[2] 2126 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3AzJvs2ndD3c[2] 2254 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[29] 1345 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[61] 1397 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[50] 1752 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[17] 1247 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7b[35] 1656 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[33] 1447 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[4] 1232 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[101] 1940 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[68] 1769 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[8] 1732 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][22] 1283 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[29] 1736 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibisc3ls04cmLvrKsmptoHGl9cs2FiguB9rC9wu 1659 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_1[28] 1017 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ie9yafqpDcHgg57kf2ne[4] 2092 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_a3_1[3] 1997 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3[1] 1201 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[52] 1662 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[8] 1947 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[2] 1285 268
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntBinary[0] 1599 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.dq_dqs_optimisation_comb.visual_start_bad_data_check_next31_0_a2_0_a2 1925 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[11] 1115 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[8] 1340 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[29] 1110 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[27] 1799 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[1] 1342 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un102_10_RNO 2130 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[3] 1857 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IcA1oErFHz8sm[0] 1692 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/mask_addr_out_1[1] 1507 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[20] 1894 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr[0] 1187 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[48] 1385 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ic7F7rrhxpo7agrEkeGFa79[5] 2106 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[15] 1332 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_13_m2_1[0] 1207 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[6] 1634 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[24] 1464 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_next61_NE_4 1846 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][6] 1295 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IrscElofjgDa45y14aE2dvqeymieFJFflA[0] 1739 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[5] 2000 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_5.delta_delay_5_7[5] 1856 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[115] 1831 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next16_1_0_0_o2 1910 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[13] 1803 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJAFgdvd0ujl6hxD7h 2110 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IjvnE056Cs7wK4simaaa93856xy[4] 2033 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/I0yi97ErvIEIoKooswD2zghFczypcnj 1828 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[24] 1411 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg_RNO[7] 2015 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBFEfJFzn4AIpucLmndFjyo1I62I[8] 1720 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[8] 1211 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180[3] 2041 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[0] 1603 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeuJ3buLxLtngLx9j8sm[11] 1978 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/N_1233_i 1223 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[4] 1166 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_42_iv[21] 2078 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[8] 2137 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNIFDS15 1144 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbeJ774nKrdt5G9ye0zx8eokbAAK1e49bhfCzyGDz8bAl1xba 2075 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[26] 1336 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[5] 1208 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IzxcpeAB2Jc[7] 2183 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3_RNO[4] 1969 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/counter[0] 1090 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[8] 1802 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_5_RNO 1129 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[6] 1643 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IigH2j7xpuBrDBflaHjKhLGGqsu[3] 1845 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[60] 1763 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/wrptr_3 1508 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_216/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afzJ 1909 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][6] 1292 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[12] 1938 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1iDjanIGKeD169iCq[3] 1714 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db4_4 1878 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[27] 1206 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/nextState_0[0] 1607 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[22] 1670 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[1] 1849 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/sizeDiff_reg[0] 1509 304
set_location CCC_C0_0/CCC_C0_0/clkint_0_1 2448 164
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/write_opsrv_core_gpr_ded_reset 1309 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[21] 1459 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[2] 1921 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjqDba[129] 1791 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ifyadvc2pndu7A3qwp2y2zze4r3mrb[5] 2190 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[53] 1393 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iby4rxAfkrs526st[0] 2168 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzm5[0] 2015 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139I5[1] 2087 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[61] 1525 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_41/ImCr 1687 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[17] 1189 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[25] 1245 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un4_cpu_wdata_mux_i_o2[5] 1446 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[37] 1442 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[18] 1892 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbCLfAc34EyDz 1689 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_refclk[5] 2154 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[65] 1698 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[12] 2272 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[18] 1346 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[0].VALID_GATE_COUNTER[2] 1911 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Inqi3AsLBnAayBhidDexyyCt 1714 303
set_location scheduler_0/internal_counter[17] 1546 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_steps180_3_lt_low180_next_3_1.CO2 2174 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/gnt_0[1] 1304 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IsgHFHis7HDCl2yFKcDlu97c0Ii76a25H7[4] 1689 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m35 1305 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[28] 1413 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[12] 2187 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGDp[5] 1932 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IrEkj4bKLpJtGl7AzvDay41pwwvt5ydCgy 1673 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[3] 1886 360
set_location reset_syn_0_0/reset_syn_0_0/dff_13 1153 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[98] 1868 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw_lm_0[1] 2144 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un76_i_a2_0[4] 2047 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[20] 1214 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[10] 1104 288
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_10_iv_0[4] 1440 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[25] 1621 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/req_masked_a1_3[0] 1269 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhCcf0Jedboe2asfzdjJp548s[2] 2215 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IK019dgoLl7lgdBy75 1901 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[5] 1206 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[22] 1191 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[29] 1323 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_rdCtrl_inst/ptrsEq_rdZone_NE_0 1631 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[70] 1791 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/un5_dqs_oe_p1_internal 1785 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1[19] 1044 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[44] 1336 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[55] 1780 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/u_TCM_req_arb/hipri_req_ptr[0] 1319 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[38] 1598 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntGray_9_fast[0] 1613 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[9] 2092 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[10] 1047 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iiry48zBKGi4plxbh[1] 2118 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[26] 1093 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI5LUP[2] 1617 285
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_i_o2[5] 506 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6dkkDGKvpa9H71brpnHCklf1h8[5] 1688 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[25] 1112 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4[7] 1037 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[40] 1719 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[85] 1882 355
set_location scheduler_0/internal_counter[47] 1576 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB017[3] 2180 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[7] 2077 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[7] 2055 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0_0[2] 2018 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[79] 1904 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/I0r066IuwxC8FjulIgKBGiliuBpeEHqj4u4JD6f7JlEIg6IGiDdIfA2f7w4061w1e5f6m57rrc 2064 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[7] 1169 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[23] 1403 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkg0hrBaJppInzdDbc[0] 2055 327
set_location scheduler_0/sched_regs_4_[19] 1489 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[0] 1557 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[62] 1483 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[4] 1379 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Ii1H8g4IkmKtv6Dcn[2] 1997 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[3] 1009 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2[1] 1619 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[36] 1945 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.dqsw_select15_2 2102 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[5] 1698 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ibm7z8GbjGdJt473KmqIx8hDHixu8jkABDpJjoHbvcoFbD27GaCALDnjsLFyfEluhnkLwGE1fywee5pKCc7iqpzroa05unden16H4vx7s3n9JFfnqevuu8E82mfvq82v4zp78JqvsrJ127ak0p4E4erAKrc 2053 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_dfi_rdlvl_resp_next_0_1 2130 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[0] 1199 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_o2_1_RNO 1316 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIajuobzzvsasf[0] 2131 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxnlCJf1BjoGohz[0] 1953 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6dcGm8to7i5tpauKi2n2Guz3bi 1793 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[9] 2163 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[22] 1562 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/cntBinary[2] 1620 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[7] 1523 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ic5bLk1lrc4cu[1] 2226 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0ujB07GAFb2ueHveCbH9 1663 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_1[6] 1350 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[4] 2159 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[16] 1677 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[15] 1408 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[3] 1401 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_state_ns_a3_1[1] 1090 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[11] 1800 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[37] 1845 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[2] 2202 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_1[2] 1166 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_implicit_wr_mtval_tval_wr_en_s_a1_3_1 1278 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IeJ9yoHE7m87J0g6kE75[0] 1611 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[30] 1732 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[50] 1674 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[1] 1219 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I436b7Fh1kKhz1fKC8Akoak9uwGf2Cq 1706 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un17_trap_val 1274 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnup55KbnnFss[3] 1864 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ida5hpbLmGthB3rAdtjg9wt 1658 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/un1_addr_12_7_0_tz_6 1305 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_5.delta_delay_5_7[4] 1857 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[12] 1065 310
set_location scheduler_0/sched_regs_7_[0] 1416 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/cntBinary[0] 1621 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc3 1963 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[84] 1852 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][24] 1257 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[26] 2105 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4q25[0] 2083 286
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_dq_dqs_optimisation_next61_NE_i 2003 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[9] 2083 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_22/ImCq 1726 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ifin9HbrlxCum4KBrtwr[0] 2100 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IemxFmtJg8rbx4cj8a2D[0] 2192 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[5] 1857 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[0] 1711 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[9] 2156 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[29] 1109 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[113] 1656 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a3_0[26] 2027 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I760Lvj2J4okbLcAzylt5ig1rCks7vfhjeoJ168rb 1673 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[136] 1905 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[18] 1898 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[41] 1860 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_o2_0_RNIQ1BC1[19] 1184 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbLgwtqkoI7D57q2yCbkIoF21GGmDswqEyDC[1] 1700 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[67] 1680 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[33] 1710 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[10] 808 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[24] 1194 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_0[7] 2170 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IwKq1vK8piHh2En5lxq2D[9] 2142 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[74] 1790 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[7] 1363 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[72] 1767 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo[2] 1530 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[124] 1796 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[2] 1856 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[19] 1294 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[27] 1044 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[34] 1927 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[20] 1924 340
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_RNO[3] 1320 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[10] 1805 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNIHQDO5 1146 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_2[22] 1091 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[4] 1684 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[7] 1838 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ii1H8g4Ikb9rhgBcx[3] 1703 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[0] 1910 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[24] 1546 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[48] 1813 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[145] 1938 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[38] 1866 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[69] 1706 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[73] 1875 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[85] 1878 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[57] 1853 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_s_RNIU589U 1263 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[6] 1705 322
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state[0] 1395 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[7] 2167 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/rs1_rd_hzd_4 1245 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[94] 1788 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[33] 1964 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Icj2gjA70s4nlivobDerxCsaBpIvFfdoyzzhJHgJ6kyx73[0] 1633 291
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[6].BUFD_BLK 448 6
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcgELHo3HAz0se5IbauErEB5y6lnLet1wwrtkED4pDqBl7 1669 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_m2[15] 2210 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[81] 1853 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][13] 1329 301
set_location scheduler_0/prdata_4[23] 1421 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[26] 1874 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[10] 1930 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[6] 2140 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/last_iab_rd_alignment_4_iv_i_1_RNO_0 1271 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[14] 1046 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[80] 1623 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IbIKu9D0Jtp6vJrxKhK30x9AhEnqhcAKe03bJJAIxs3ECs 1833 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/gen_m2_0_a2 1231 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[25] 1647 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_reg.mask_wrap_addr_reg_2_4 1506 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_valid[1] 1420 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[4] 1681 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Ibs9e948p6axp5ne 2253 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IofacnKxvkIecs[0] 1870 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iuw38lbpcse[6] 1987 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[3] 1165 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[104] 1684 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/buff_rd_ptr[0] 1284 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_0[0] 1350 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iftomwp53Fol2JeysCEFsd6jmz84cu[3] 1683 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[14] 1884 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[12] 1311 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc1 2008 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/NEXT_STATE_ASSIGN.next_state33 1968 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_0_RNIAJI06[31] 1154 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[33] 1518 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u_0_1 1024 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iddgr8mrmf5oEEbJtwJc4lE 1690 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[19] 1309 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[56] 1646 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IbDjfksqwygwkorqC9yBDmDICx 2080 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[12] 2239 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/cntBinary[1] 1627 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_1060_fast 1248 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[4] 2187 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzhp[5] 1981 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[14] 2194 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfjwrBwD3FobBHjI10vcipmjqE18im1Entcwf0Cs 1947 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current_RNI589V[1] 2197 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[131] 1836 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[14] 2030 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps_180_0_next_a3[0] 2068 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Idf3zbLet0Ev5535qtvbkmhwBftKl7Hha 2136 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I3qasqnDbv8outKJxG2u82ezxmd1zne[6] 2154 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid41 1263 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[23] 1052 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[7] 1549 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbsbI6oBxyu49iD8[8] 1790 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[44] 1591 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270[3] 2135 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[29] 1739 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Iddgr8l1i3hBxnmBE4KwfIn[4] 1935 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/un1_out_reg_2_sqmuxa[1] 2013 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[51] 1828 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en[3] 1203 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IewqJFalsu[3] 2115 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un4_bcu_op_completing_ex_0_RNICTFL71 1245 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ip5ybGsxa88c3wie6tBeqk16[4] 1757 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[4] 1839 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[0] 1596 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[111] 1911 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[39] 1547 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[64] 1805 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[22] 1723 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139I5[2] 2077 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[10] 1597 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iiry48zBKGi4plxbh[4] 2273 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_data_valid_ex_6_5_RNIHNA51 1221 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[69] 1864 307
set_location scheduler_0/sched_regs_2_[31] 1462 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3427_0_a2 1312 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_3_sqmuxa 1206 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[27] 1227 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[3] 1971 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[15] 1200 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[16] 1048 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[59] 1550 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[5] 1356 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[21] 1926 346
set_location scheduler_0/sched_regs_4_[24] 1494 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[5] 2052 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[13] 1194 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ic4KvtBahALDA[4] 2164 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[2] 1603 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_iv[6] 1129 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[43] 1778 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_9[13] 1071 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dqs_pause 1986 370
set_location scheduler_0/prdata_1[28] 1491 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbLgwtqj2q0syqh9y14HCAhA7A1Gd8zfhGwL[0] 2218 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/u_TCM_req_arb/hipri_req_ptr_RNO[3] 1257 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[58] 1568 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGra[38] 1704 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int26 1196 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[8] 1432 334
set_location scheduler_0/sched_regs_1_[28] 1492 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ify9w7A80hK79x3AInp0Bsx4cdpmEaq2fitH6mDA[1] 1798 306
set_location scheduler_0/sched_regs_2_[22] 1453 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[6] 1919 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[46] 1889 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[35] 1405 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_reg_plus1_RNO[3] 2179 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGFsu3A9bn2ds0wL[13] 2010 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[9] 1120 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[61] 1802 361
set_location scheduler_0/sched_regs_1_[31] 1495 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[72] 1734 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][35] 1539 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[44] 1953 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icynr06y826h6 1885 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ibq8czwCnIcqbuh7[0] 2145 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[29] 1237 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/move_safe_counter[1] 2021 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[1] 2198 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_sx_RNO_6 1203 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[66] 1719 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[70] 1889 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iw0ypAsalnb 1892 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[11] 1880 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/next_state_0_sqmuxa_4 1069 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[1] 1393 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u_1[31] 1049 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[7] 1603 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[5] 1949 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iiry480Io8xGhJo8s[5] 2224 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ik1sxxgxm7Jsm8bmyGjAAxyvkfxcDzkJBhIra 2043 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCv 2268 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[101] 1842 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_0_0_a2_RNI9RB77 1219 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IKB0Afgjozx558yoIt4mEvEj0dF2jx4i41hlgr 1722 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[12] 1599 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IcGvybevvmeD6I4wLx8CfgL 2100 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[30] 1736 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[12] 1501 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbzoinDnrGHaqvJLdiqvkeAtJe[5] 1694 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VCO_PHSEL_REFCLK_SEL 2170 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[8] 1082 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[21] 1119 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[40] 1920 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[7] 1038 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_instruction_9_0_a2 1323 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[65] 1790 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[105] 1914 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[89] 1856 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IbI6wLEdeaBjwo8slGyx2ulLxgLgAHcmeJgt[3] 2048 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[4] 1512 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/data_0[0] 2036 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[22] 1488 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiAKAalyFs67aJHAkx3y6b91Bv3kB094EgfgL[14] 1940 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[19] 1197 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db7_3 1766 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_nearly_full_15_iv_0_18_i_a3_0_1 1500 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[11] 2096 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IfxH8bmaHuhv4HzEwk3iw8IFhjI63c[0] 2208 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bG7L[6] 1963 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[40] 1763 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[45] 1717 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[0] 1883 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/If4H8Ijmc2Fi47gDv6Hk3rD3L09emj 2151 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rtkisIL4vJa95si313FwH396gz[9] 2086 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[2] 1926 355
set_location scheduler_0/un1_triger_reg123_2 1541 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m3FJ3sh8H6Dbb[2] 2138 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ihf3mrxExcAFEp4Dx[0] 2145 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[9] 1849 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[28] 1623 351
set_location scheduler_0/un1_triger_reg123_4 1532 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n_1_u_1_0 2100 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dly_cnt[0] 2076 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_dq_dqs_optimisation_current_15_i_0 2009 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntBinary_14_fast[2] 1599 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_no_burst_cnt_r0_next_i_o2_0[0] 2026 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[8] 1617 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_debug_enter_req_retr 1236 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_15_0_iv[17] 1892 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[46] 1645 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_0_a1_4_3_1 1256 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[81] 1874 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[9] 2028 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[16] 1808 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[7] 1928 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[8] 1978 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[50] 1561 297
set_location scheduler_0/sched_regs_7_[15] 1431 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][31] 1292 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3_2[1] 1933 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk09Fgnum19[1] 2033 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IrzC76Chyd1IgjyDLjn6FGEcuGD80lc218[2] 2090 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n_2_u_2_0 2089 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Igxi1cz 2094 315
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[9] 1366 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[20] 1709 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/tdo_1_RNO 829 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][15] 1402 325
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_0 446 3
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/prescale_counter_4[1] 1137 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_2 1247 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[15] 1825 336
set_location UART_apb_0/UART_apb_0/CUARTl0OI[5] 1343 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[13] 2181 313
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel_10_0[3] 1420 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iiry48zBKGi4plxbh[6] 2040 321
set_location scheduler_0/sched_regs_1_[12] 1476 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[48] 1470 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_branch_reg_RNI9R5V7 1266 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[2] 1737 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[6] 1916 301
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[6].BUFD_BLK 482 54
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_0_RNI5FJ06[31] 1201 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[5] 1100 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[132] 1799 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[17] 1429 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[12] 1353 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IAvCE09bC8me4nmKdftnenh84G7iI79dA2c5dflL8EeckiAKvlA 2086 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[3] 1811 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[96] 1892 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_tick_22 1284 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[3] 1947 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb92EKAuHf1h8[1] 1634 319
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l[3] 1320 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[59] 1775 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[115] 1844 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IeJAmqaGl7vv6uhdjdr5[2] 2084 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[3] 1803 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ib9xpKHKAce68JIhr1sJ4uJDCA[0] 1683 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[55] 1557 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][14] 1282 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_i_m3[31] 1293 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IhE893e3CIgytGKIfhcCxBKkAKHA7ydmJdBlscfL22aFso3Idzjo7sggLzbb[5] 1685 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzm5[7] 1939 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[59] 1765 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[5] 1109 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihf3mrzL79mAcaFss[3] 2200 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIHM3P[0] 1420 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[14] 1375 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGFsu3A9bn2ds0wL[14] 2013 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_13[1] 1200 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[6] 1623 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47c[3] 2080 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[34] 1824 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[68] 1599 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_cnt_r1_RNO[1] 2116 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[2] 2014 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[11] 2189 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[55] 1639 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat_ns_0[0] 810 297
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[27].BUFD_BLK 745 165
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[24] 1945 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ImysL5uDjHmfx3[1] 2102 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[58] 1574 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iou4rI1xIr4qbrkyc78f9iCr[2] 2143 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[71] 1851 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[53] 1400 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[6] 1959 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.awe1 1306 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/data_0[0] 1984 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iqdwhak00igah2p4zC8mGBwy[9] 2079 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[17] 1310 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Ik1sxxgthim87CkeDdAw5z4AHIz96uaymlyCt[1] 2210 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_o2_0[19] 1178 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3C72i3vAjh3c[1] 2185 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[23] 1392 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[2] 2186 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[19] 1160 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count_RNO[2] 2231 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[3] 1992 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ip5LvmjJdzJ28dwbiAEKur7e 2049 321
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[4].BUFD_BLK 505 87
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/cntGray[0] 1598 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[31] 1966 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/req_addr_mux_3[15] 1332 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IHujtF0JwgrooakF3aB1c8B3E1cl[4] 1676 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[61] 1761 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[10] 1871 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/bin2gray_inst/nextGray_1[1] 1629 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_1[1] 1165 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[21] 1563 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3_1[6] 1950 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[1] 1700 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[7] 1846 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_valid[1] 1378 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IeD18jJ58wbImk7jJGAiqozy5iqlHF 1687 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.un4_size_shifted_out_4 1503 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_2.delta_delay_2_7[0] 2061 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_accepted_retr_2 1232 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][5] 1220 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_RNI6HIB1[0] 1339 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IpBJkFDod8kDIJt5FvxptBmF 2204 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[43] 1368 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[6] 1879 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[111] 1622 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_3_RNO[2] 1976 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1mtfF3JBAl10cf[8] 2017 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[42] 1720 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[4] 1853 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iqdwhak00igah2p4zC8mGBwy[4] 2059 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[7] 1399 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[2] 1647 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[58] 2003 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkg0hlAa4e2zKvpzbe[2] 2068 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[61] 1403 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Ib5kuiaHr3sIlx8o 1627 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[11] 1648 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iecupio0F4w6y7wBf62CBCJakfkAj8xG02tx7Bbm1D8w8gJ9uJmra 2051 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[45] 1843 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzbL[10] 1986 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ibisc3ls08IcbJ70CD1jyKydf9c0gcDoiqx3mCt 2120 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[46] 1832 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[4].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0] 1252 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[16] 1222 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[1] 1686 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IbDgysLgojnnxyhcamsvd8p4sz[3] 2121 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state70 2077 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sDm8xry[7] 1941 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmireset 821 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/full 1609 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IeD18jJ58wbImk7jJGAiqozy5iqlHE 1691 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[22] 1863 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_1_1_N_4L6_RNO 1239 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_m4_i_o3_0 1244 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[4] 2161 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzw46Id5lDgIoEg6C8 1691 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rd_dqs_move_next 1950 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/un1_rs2_rd_hzd_0 1153 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IHujtF0JxyGhys3kcf5LKD3dhrse[6] 1945 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntGray_9[2] 1541 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[126] 1812 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[17] 1567 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_is_axi_mstr 1276 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IoCdJbqkiKApydFi9dz0HAD20t3f7IDI19[3] 2143 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[0] 1949 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_2[0] 2074 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[6] 1926 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJID0b0ntsIa4abp4gr[3] 2105 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iiry480Io8xGhJo8s[1] 2225 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[7] 1338 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[33] 1533 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IesxzvhJDv 2138 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Imsyd2ejsgs2rd 2162 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IrzxCl9zAJvczpuIbd2F11mB4nx0iHnECw[6] 1646 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ihts2Dy[2] 2217 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[31] 1412 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjtiCr[138] 1802 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[100] 1890 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3472_0_o2 1328 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n_1_u_2_0 2110 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_a2_3_0_s_0_1_0[1] 1275 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[5] 1679 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[56] 1882 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk1.reset_sync_reg[0] 1028 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[21] 1753 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[121] 1825 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[3] 2010 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[30] 1440 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[17] 1723 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[5] 1496 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_trx_os_RNIME2AC1 1249 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[15] 2200 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[0] 1104 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I3qasqnDbv8outKJxG2u82ezxmd1zne[6] 2174 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[4] 1174 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[10] 1945 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[46] 1703 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IxCyClhqFss[3] 2127 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[22] 1190 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CMD_DELAY_LINE_MOVE 2172 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iof01Enzefi1h8[7] 2274 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_3 1960 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[42] 1567 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[30] 1032 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCy0y2ynfz77b[2] 2063 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[31] 1224 282
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/CUARTlOI.CUARTO1_3_1.SUM[1] 1377 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3_2[12] 1177 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_36/ImCq 1691 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[4] 1357 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqbuhx[7] 1651 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[17] 1466 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[0] 1202 273
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UTDI 454 6
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_0_a1_4_5_1 1250 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[10] 1722 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[4] 2001 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_1_7[0] 1777 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iuw38lbpcse[11] 1985 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih2grgzwy07sy786FzFJzF4GnnLGFkj7DLxeEHAL421wdpGvqCx087q3bKws 2022 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[36] 1729 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IJAFgdu6Brqw3sAsso 1668 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[39] 1956 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqvtI6jdJi7cI0nLznfcz8LzwChDFJ[0] 2112 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[62] 1398 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IoLetI41pvfphE2qJj4vzAcs[1] 1946 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[2] 1546 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[62] 1556 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4_1_sqmuxa_1_i 1875 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjqDba[132] 1796 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib9yakbCD2ALDeqfHzbeDg6kDx 1710 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270[6] 2046 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_dmi_valid_0_0_0_RNIMJO01 1103 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[41] 1861 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_n_2_u 2183 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb91CxlBDrucs[7] 1591 346
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTll0l[1] 1323 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[40] 1560 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[99] 1908 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[35] 1938 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/irq_timer_enable 1247 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState_ns_0[1] 1482 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_is_opsrv_cfg_6 1274 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_2_RNO 1118 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[16] 1099 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][1] 1318 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[0] 2126 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.tap_count_last_7[4] 2148 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47c[7] 2079 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[54] 1783 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[9] 1735 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_192/IrscEku1Lpa9FpkyejJJpsJkwlp2DFnogt[1] 2147 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[7] 1941 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[1] 1896 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[5] 1209 258
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[106] 2196 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[0] 2087 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[19] 1364 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_a2[26] 2168 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNIH6OA1[1] 1154 324
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_1 433 3
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[35] 1420 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[9] 1866 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[9] 2219 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBFEfJFzn4AIpucLmndFjyo1I62I[3] 1710 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/DWC_DownConv_Calc_Hold_Reg_Ctrl/get_next_data_src 1472 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibw4yyvHHvx99I95plqJwg1cuqmydixBKFgoz5Cjstybv5zpklze6E1GjCr 1671 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBHcCAuxEd9iw35uxrDah2Iz6kCs[2] 1762 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw270_eye_monitor_clr_flags.m4_0 2067 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/IbzoinDnrGHaqvJLdiiJ32m8hA[3] 1764 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next17_2_i_0_a2_RNIEL042 1909 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DLAI9glrFCuosj44vl7[2] 2096 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[23] 1526 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[70] 1795 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_valid_3_0_1_0_1 1328 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[13] 1386 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHnfdzmDEwy722l0GEsqpbuuqDba[0] 1753 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[20] 1980 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[33] 1712 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimtt5gjFchI18 2114 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_req_wr_ptr[0] 1287 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[4] 2151 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_fenci_RNIJMM32 1264 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IcILGLt7fAeh1JJfdg3wh8h[0] 2090 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_dq_dqs_optimisation_current_16_0_i 1916 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[3] 1250 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihf3mrzL79mAcaFss[4] 2201 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_25_0_RNO 1233 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[36] 1828 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iewlp1fax8[0] 2244 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[68] 1700 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[51] 1543 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IzxcpeAB2Jc[8] 2184 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[66] 1675 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[16] 1921 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[7] 1691 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[4] 2205 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[59] 1913 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[14] 1410 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[53] 1560 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib8bCnm6kBHFF5nqKjcfopdBl6[3] 2162 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IchBaDA27vD0k1Go03q74jdl5grygohKaDIApaLF9Exr7c 1684 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0jwgEtEgvEazx8KiIehx 2099 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P2[2] 2334 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un1_cpu_d_req_read_mux_1 1202 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[55] 1564 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_2[3] 1626 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_61/InLd39wpD24vws[5] 1823 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[125] 1665 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_0_next_4_0_a2_fast[10] 2114 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[3] 1983 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_completing_ex_2_0 1226 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_213/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afu3[2] 2011 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ib9pByxwxkcJrgq90tDkLue6J3yGLqekHxn7lybJG6BwdjFF7ioxc0ytIC4asf4DiGg9ahyFg9yghba 2078 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[58] 1528 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_159/Ic4jjp3AKtw9hg3f40xhpJc 1812 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[74] 1839 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[55] 1606 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_command_reg_state_1_2 1073 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[4] 1129 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ie1bzqn16Kg6y8r9jdr5[0] 1562 228
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ijn3GDlk8e8gq4x967qbAt8ai75 2245 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpliJ5FEuxEgqB4IeskD37bnBwy5BLh4HuJcJFbc 1800 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_ba_err_0_sqmuxa_1 1094 324
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/cfg_ssel[5] 1401 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIGL3P[0] 1450 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo[1] 1509 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/II1CyFdF95lD3Im5H6 2251 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[3] 1953 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/In2DIex5t0Fq60plmeGDhogr 1777 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[2] 1786 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_arb/hipri_req_ptr_RNO[0] 1339 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[37] 1394 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[50] 1763 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[23] 1809 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc6 1997 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[99] 1805 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_4[29] 1216 261
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_RNO[1] 513 54
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/count_en_0_a2_0_a2 1178 321
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_sn_m10 1386 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[63] 1885 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LyI5[5] 1983 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[40] 1688 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[107] 1796 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[0] 1205 273
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state7 458 39
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[13] 2191 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ieo15lxKugwal75lxIsj[3] 2096 328
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count[5] 507 52
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[135] 1902 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[15] 1828 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[10] 1202 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_1_next_4_0_a2_fast[1] 2206 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[103] 1942 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[19] 1360 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[0] 2124 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzm5[1] 2004 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[20] 1038 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_0[1] 2082 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr[0] 1418 334
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_cZ[2] 1403 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iqq8dqf5s4cmLAAdkGp1g9wq 2026 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ib3ljtlBHpcI0G19 2117 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[31] 1690 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_tdata1_2.trigger_match[1] 1305 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/tap_count[0] 1975 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[6] 1820 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[1] 1971 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[21] 1195 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[111] 1790 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[6] 1929 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_41/ImCq 1690 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[108] 1760 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNIRG7L[4] 2159 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[7] 1956 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IJAFlpLv9ubKl6ak16[2] 2228 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[29] 1835 319
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/clk_div_val_reg5_i_i_i_o2 1398 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[6] 1926 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[94] 1597 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[9] 1160 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/shifter_unit_op_sel_0_o2[0] 1258 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[3] 1113 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjI6vlFq07hHuzGfepGl5zDI4b5[2] 2172 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[80] 1858 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IwKq1vK8piHh2En5lxq2D[2] 2134 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[52] 1590 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40[29] 1043 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_middle[4] 2148 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[2] 1700 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[8] 1630 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[52] 1812 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[34] 1817 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[25] 1448 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ip5utKldFq4da9vIwhwCJnce 2218 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/accept_data 1517 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][29] 1437 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[18] 1886 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[36] 1817 316
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTlI0l_ns[2] 1324 273
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/cntBinary[0] 1624 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[69] 1824 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][16] 1422 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][11] 1479 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/II3ttGccaqAjsg0ogw[0] 2252 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[41] 1522 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ib9pByxwxkcJrgq90tDkLue6J3yGLqekHxn7lybJG6BwdjFF7ioxc0ytIC4agLuApci35raJoj7kogr 2109 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/cmderr_ff_4_cZ[2] 1062 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IqdwhakyLq0b5di0pK9fF77e 1657 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc0 1976 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_access_RNI4A44[2] 1184 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[21] 1109 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[24] 1991 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[59] 1580 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[74] 1847 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[8] 2000 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[96] 1608 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[1] 1858 334
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI0Il 1335 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/wr_en_data_or 1269 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[0] 1968 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][19] 1355 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxCvdF1v1mK 1876 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[48] 1561 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_ready_1_RNI5J9O 1269 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[16] 1176 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[18] 1232 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[100] 1922 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNI45K31[1] 1145 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[62] 1901 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[1] 1628 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[16] 1371 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/IesElE7ziecKJmDg0G18 1566 228
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/interrupt_could_commit_0 1237 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[88] 1938 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[0] 1930 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[15] 1166 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[2] 2030 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt[8] 2009 358
set_location UART_apb_0/UART_apb_0/CUARTOOII[2] 1345 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[24] 1436 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_2[0] 1297 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_dq_dqs_optimisation_current_18_i_0_a2_0 1973 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[26] 1409 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/If91cbpel0hy4LC0bc68DfhajuKtr5 2025 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[39] 1987 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns_RNO[13] 1833 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[41] 1675 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[31] 1728 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[27] 1382 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[70] 1803 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby2Bu4Ig342yIxKpbngfGotr5[9] 2172 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[89] 1871 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[92] 1764 334
set_location scheduler_0/writepointer[1] 1454 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IbsbI6oBxyu49iD8[7] 1856 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current_ns[9] 2063 348
set_location scheduler_0/un1_triger_reg123_3 1532 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_120/ImCr 1857 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[2] 1777 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_RNO[1] 2074 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[3] 1195 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO 1622 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[31] 1716 349
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTlOl[6] 1351 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5_1[4] 1128 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iof01Enzefi1h8[2] 2247 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_0_next_4_0_a2_fast[9] 2105 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIEI2P[0] 1446 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[27] 1307 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[120] 1817 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/SYS_RESET_OUT_N9_0_o4_5 1701 258
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[27] 1299 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[1] 2108 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[14] 1573 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LzrL[14] 1912 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[30] 1431 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ie9xmdB5C8j98K8dtiCw[5] 2141 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[21] 1459 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib1GE3E9oF8amdx4 2108 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IrscElofjgDa45y14aE2dvqeymieFJFfl9[0] 1720 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[60] 1619 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[34] 1720 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/I4eFkl7ctAuwo6dHf76rECzDLHdAHwr 2219 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[19] 1582 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[7] 2030 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_0_RNI2UTD[0] 1187 297
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UDRUPD 432 39
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IqdwhwsDHmCb944ohuHJwh8r 2166 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/data_match[0] 1856 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[37] 1052 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/wait_counter_register.wait_counter_3_i_0_0_o2[3] 1874 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][8] 1351 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/cntBinary[2] 1621 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[0] 2026 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[38] 1864 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_2_0_0_RNO_0 1284 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IHa1jf64LmCbmGa3Gfhq2em3bvcc 1663 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[5] 1838 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/transition_found 1946 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[10] 1401 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[38] 1435 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[48] 1765 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/rd_dqs_move 1960 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[24] 2039 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I32bhzCKxq6zm9conDd8hza1yeA9k18[6] 1683 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/write_opsrv_core_gpr_ded_reset_2 1299 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[0] 1472 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_op_completing_ex_3_0_1_0 1252 327
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un4_UTDODRV_3 436 6
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[24] 1044 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/stage_state_retr 1223 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/reset_cycle_count[1] 2196 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[110] 1828 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][14] 1248 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[12] 1426 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/I0yi97E2txCvwjxkHfznt3fEFdyAtgz 1635 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[28] 1526 339
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrx_async_reset_ok 1382 274
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[6] 1360 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[11] 1909 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[111] 1796 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un2_rd_en_cmd_mst 1515 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_Z[1] 1307 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[88] 1767 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[135] 1810 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[84] 1608 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_0_next_4_fast[6] 2186 363
set_location scheduler_0/sched_regs_3_[31] 1462 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25[16] 1070 291
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC1_stxp_dataerr 1403 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[13] 1142 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iuw38lbpcse[0] 1968 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[58] 1903 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[90] 1762 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[78] 1687 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[24] 1639 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/N_42_i 1254 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/incr_fuzzy_next_1_sqmuxa_0_a2 2025 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][7] 1288 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[6] 1164 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[112] 1663 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[6] 1855 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgH38H0k8ds3ch[1] 1712 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[20] 1843 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3AzJvs2ndD3c[2] 2231 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcCbLHC[3] 2042 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_m2_2_1 1370 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[19] 1449 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[31] 1430 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[13] 1440 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[16] 1715 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[54] 1562 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_r1[3] 2052 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[63] 1705 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_dfi_rdlvl_resp_next_0_1 2034 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[41] 1660 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[34] 1699 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[70] 1785 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3AzJvs2ndD3c[4] 2251 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IoLa2Ckggf3ckssvI55eAImp[6] 2107 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out_23_u[33] 1518 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[83] 1707 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNI6J231[20] 1377 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[0] 2044 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[56] 1852 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m10 1927 375
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/rd_pointer_q_3[3] 1339 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[17] 1399 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id31w27wAvjCezp56qlCeI4k8qvu427gCukAq9mf019[0] 2086 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[29] 1964 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[8] 1462 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un8_csr_complete_retr_0_o4 1158 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH0p48s[1] 1686 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[10] 1729 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihf3mrzL79mAcaFss[2] 2199 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[10] 1893 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[87] 1867 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[124] 1799 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[13] 1463 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibp4H21GpwrvjqhyL1FFasA664urBrk426qfqJ1JlDrubKvws[5] 1698 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.un74lto9 2015 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ijro31xaEa2nL8qnGLCxrAkF77a[6] 1684 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[69] 1935 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I0uLcF2BcKBJvxEluhIra 2194 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[4] 1615 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Icj2gjA7s8th8n62i7ohBnoynFvgxuf7sJyBhAmbbzF9ws 2075 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_1[30] 1032 315
set_location scheduler_0/internal_counter[7] 1536 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[22] 1933 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[82] 1848 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntGray[2] 1558 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un3_access_reg_valid_1 1108 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_m0[31] 1103 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[44] 1736 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[5] 2007 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[119] 1783 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_m3_0_0_0 1202 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[115] 1843 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[10] 1145 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[142] 1818 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/tap_count[1] 1969 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[74] 1960 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_1[30] 1387 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[15] 1167 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[34] 1725 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[35] 1948 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/count[2] 2064 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[15] 1229 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj1397L[2] 2110 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/fetch_ptr_sel_1[0] 1264 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_118/InLd3JtHJgf0Cs[2] 1850 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[78] 1768 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[4] 1884 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[4] 1878 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ii8LjDsiGGfgbbLHA 2072 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[58] 1616 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[28] 1701 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_expipe_resp_rd_data_RNO_0[7] 1156 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IGltu5pHca4f0x7vss[5] 2142 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[73] 1579 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[34] 1644 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[137] 1895 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[105] 1909 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/sel_early[0] 1304 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_171/Ic4jjp3AKtw9hg3f40xhpJc 1951 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[25] 1649 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_20/ImCq 1731 346
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I8_2 1321 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_ba_err_ff_0_sqmuxa 1142 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_1_RNIFBAB 1493 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[3] 2035 367
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state_ns_0_a3_0[0] 1401 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[26] 1637 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Iqdwhak0JK8jpuFg5pDyGG16 2055 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[11] 1382 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNIRG5N2 1251 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_valid_1 1292 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbB8wfriydzaAt06ybcx0ow4rj[2] 2076 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[1] 1990 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzm5[8] 2014 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[28] 1736 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Icj2gjA7qhx99gmJpm2IxhHboDbohir4HJm7d3i19fAr7d 2135 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[115] 1833 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[33] 1649 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[58] 1753 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[5] 2195 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_addr[0] 1309 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iewlp1fax8[1] 2245 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_dq_dqs_optimisation_next61_NE_i_RNO_0 2002 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[3] 1194 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IrscElofjgDa45y14aE2dvqeymieFJFfl8[0] 1738 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[31] 1359 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[0] 1116 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8v0G16[36] 1676 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/REFCLK_DELAY_LINE_LOAD 2158 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfrcADg0JteLfCcwy5Do4sn9qcj4LcKJLzKAGCl8 1680 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][25] 1355 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[21] 1339 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[27] 1381 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[34] 1051 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8v0G18[34] 1647 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_inhibit_ex_1_sx_0_1 1263 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[19] 1526 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[14] 1647 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[17] 1574 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[31] 1815 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[1] 1474 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[20] 1465 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[27] 1253 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[104] 1824 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[20] 1178 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/ItCnhDGmyv2vu1fn4l5vLx802AKksBdm0z4KvCmjnECq 2085 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[27] 1539 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihg4wIB[13] 2240 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[4] 1491 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[45] 1695 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[72] 1609 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv[26] 793 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[3] 1249 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_NE_0 1962 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IcEdtukbLDLL3dxhFn2rtwq 2103 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbunjkkBk3amw4pyhBEFzEKx8s0x32E8BogzEw8rxnK84ipzmEuuCE454gu 2036 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[67] 1594 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_reg.mask_wrap_addr_reg_2_5_RNO 1505 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[18] 1641 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[11] 1778 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[23] 1696 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[96] 1891 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[23] 1188 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[25] 1548 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[73] 1779 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbvvnmbArDA6zKn9n28GmmuIkrcocxxcvspn80kmv02b7wBwvbxJKhv9Bl7 2062 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[1] 1855 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[2] 2011 340
set_location scheduler_0/sched_regs_3_[28] 1459 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[0] 1083 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[5] 1975 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][16] 1413 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iiry48zBKGi4plxbh[4] 2042 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[69] 1932 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Ip5znvIHErHcB5uH1vraupCL 2211 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[56] 1976 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IcIGDJKntIznd5IhfCd6iw9[0] 2240 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[95] 1846 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[22] 1703 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_1_3[1] 1800 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_resp_ready_int21 1178 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[13] 1917 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_3 2000 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[8] 1644 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[12] 1105 288
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[24].BUFD_BLK 744 165
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[54] 1389 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_ns_0_o2[5] 2221 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[5] 1415 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[113] 1814 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[3] 1392 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[27] 1196 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[24] 1130 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[9] 1399 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[23] 1060 309
set_location reset_syn_1_0/reset_syn_1_0/dff_3 1680 244
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[82] 1837 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139Dp[0] 2090 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[30] 1404 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[79] 1807 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_5.delta_delay_5_7[1] 2027 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u_0_a2_4_RNIJHG16 1226 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[7] 1364 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_clk_sel_next_0_sqmuxa_1_0_o2 2139 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[20] 1847 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ibo1qfBAhJx1rKpGmcy05Kg09kb7lh2wCGnH2Lwnu4nJK4vl6 2114 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[93] 1877 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[12] 1130 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_dq_dqs_optimisation_current_18_i_0 1977 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[6] 1521 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IwKyByuGGErClc4jKt6ne[0] 2180 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[13] 1194 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[14] 1556 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[31] 1826 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st_ns_i_0[3] 1357 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[79] 1876 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[31] 1177 264
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[57] 1546 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[7] 1963 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_1 1159 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[38] 1861 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[21] 1112 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNI49EB6 1141 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ic5bLk1lrc4cu[2] 2227 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[102] 1709 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[4] 1368 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[20] 1885 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iiry48zBKGi4plxbh[5] 2272 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[5] 1935 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[4] 2089 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[21] 1363 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IdqzHC4rtxoCcIDybuCm6nIhssmoBghwv 2237 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[94] 1756 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sFilsby[2] 1916 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[44] 1953 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[125] 1902 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrjAD1ohGbzqDxwb3eLbqgAKcj5CL[4] 2264 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_3[3] 2066 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_en_retr_RNIVMRKA 1270 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[11] 1732 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg 1247 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[60] 1773 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ic8pGFwGKetJj[0] 2116 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzldbCrxEkBDm0quEI1KAmzJ[2] 2266 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[0] 1192 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[6] 1197 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p3_n_2 2142 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns_a3[8] 1902 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ie9yafqpDcHgg57kf2ne[3] 2094 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iiry48zBKGi4plxbh[5] 2046 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[114] 1840 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_a2_3_0_s_0_1_1[1] 1272 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[8] 1352 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[39] 1761 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_42_iv[21] 2209 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[59] 1912 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_state[3] 1088 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[5] 2085 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[9] 1219 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[16] 1717 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/req_buffer_reg_sel_1_0[3] 1297 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ie58eci1h8[1] 2063 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m86 1947 366
set_location scheduler_0/sched_regs_1_[20] 1484 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[22] 1100 315
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0Il[4] 1349 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/un1_tap_count_dqsw270_NE_1 2102 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[92] 1827 366
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/rd_pointer_q[2] 1377 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[35] 1028 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iou4rI1xIr4qbrkycn7pC9wq[1] 2124 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/valid_write 1075 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_1[3] 1629 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_ar_req_a0_3[0] 1253 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IoLa2Ckggf3ckssvo75otB7b 2089 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[7] 1978 370
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[27] 1512 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_addr_1[3] 1501 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[6] 1155 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/alloc_req_buff 1279 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[8] 1350 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_addr_align[0][0] 1281 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[20] 1190 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[61] 1553 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[20] 1190 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iks5Gky3x6mwDGIsKFlBdGD14s59dxFLnGogq[6] 1683 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IhHr1xkmBj6CvHzzl4A7DGAc018[1] 1724 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_sn_m2 1095 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_steps_180_1.SUM[2] 2124 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_resp_valid_i_i_a2_0 1057 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[2] 1335 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[8] 1807 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[11] 2028 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[7] 2009 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[31] 1671 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj139Dp[1] 2098 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[127] 1832 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk09Fgnutl8[1] 2049 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt[6] 2028 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_dmi_req_command_3 1068 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihg4wIB[2] 2203 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[5] 1610 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[30] 1246 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][25] 1388 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[11] 1223 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0_10_1 1058 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/wr_hzd_loop_l1.un17_tmp_wr_hzd_0 1295 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbcCj0n87pj4Hly5Kan3oHt2825H7 2113 318
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitsel[1] 1428 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[23] 1189 286
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_1_3_2[0] 1808 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[27] 1719 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/iog_rddata_en_p2_p 2139 367
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[19] 1572 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/prescale_counter6 1089 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[10] 1991 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_csr_addr[7] 1074 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[6] 2059 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_gpr_wr_en_ex 1247 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/ICuDGHct[6] 2152 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r0[2] 2019 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IxDrELccchF 2185 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata_m0[30] 1100 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[109] 1821 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_0[30] 1383 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/alu_op_complete_ex_s_RNI13VMO4 1251 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[73] 1946 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[9] 1939 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibs427[10] 2143 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[1] 1364 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[47] 1737 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iba6jDBvj7DmanHtwCyz3go0o8mIrx8xHbFHx8h 1668 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[10] 2300 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[60] 1838 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_ns_0_a2[1] 1848 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[79] 1755 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[50] 1670 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db7 1772 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/If4H8Ijmc2Fi47gDv6Hk3rD3LuupCB 2153 315
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI11_1_sqmuxa_i 1339 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_206/MSC_i_207/ImCq 2103 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[1] 1411 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[43] 1580 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/gen_axi_i_decode.un8_cpu_i_req_is_axi_mstrlto18 1274 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[21] 1121 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4[3] 1033 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[18] 1137 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[65] 1897 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gt_pause_next_0 2035 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u[5] 1095 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/wr_data 1288 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[65] 1518 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[33] 1963 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/vcophsel_bclk[4] 2213 370
set_location scheduler_0/sched_regs_4_[14] 1484 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[51] 1644 348
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/endofshift 496 55
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/II3ttGnIy40r91Jmrd[2] 2097 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB016[13] 2188 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps180_2_lt_low180_next 2064 363
set_location scheduler_0/un1_triger_reg123_6 1535 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[1] 1106 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I32bhzCKxq6zm9conDd8hza1yeA9k18[7] 1682 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un80_i_o2 2101 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[52] 1729 322
set_location scheduler_0/sched_regs_0_[21] 1449 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0[1] 1094 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_wait_rxvalid101_next_m2_1_0 1916 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7b[34] 1657 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[58] 1777 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un86_0 2123 357
set_location scheduler_0/prdata_4[15] 1444 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[22] 1233 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_sqmuxa_3 1199 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[2] 1856 319
set_location scheduler_0/sched_regs_1_[18] 1482 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[10] 1175 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzhp[13] 1909 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IkonhHE1xL740n5t54IiD78Kw4JesidE2hLsf 2044 301
set_location scheduler_0/sched_regs_2_[12] 1443 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_tick_20 1292 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_1_next_4_fast[6] 2129 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][8] 1291 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IgrEe7FpLmDzeamJ0slzJgIIres9v9f1LpDzoLCL[7] 1655 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[14] 1400 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbLgwu7EpfdKkCvfo16eljwK5sa5Dn0ij8gr 1635 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[108] 2196 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IjzhBHwzskEhGv83FoF3Kz8er7a[6] 2137 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/shiftDMI_1_sqmuxa_1 829 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[59] 1765 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/fifo_empty_1_sqmuxa_1_i 1479 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[33] 1830 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[31] 1037 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_1_7[1] 1771 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[81] 1705 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][18] 1345 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_i_a2_yy_RNICPCR[31] 1268 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[95] 1678 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[6] 1678 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/cntBinary_Z[0] 1614 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[43] 1578 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IGgdqoa2arv6i7HlKhighyAb4Jr1[3] 2206 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0uLcGEmhxuKdoBxpDGwL[3] 2106 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[13] 1439 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[16] 1100 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[31] 1037 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[31] 1779 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[3] 1093 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[1] 1974 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_1_7[0] 1800 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[134] 1898 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/cntGray[2] 1609 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhLGlss06p8voaDx9[5] 2141 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_wrCtrl_inst/full 1617 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[30] 1386 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[3] 1976 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[63] 1833 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[4] 1348 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[61] 1687 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[60] 1837 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47d[4] 2052 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[58] 1995 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IGh7dBHjcfmJkeGmygHGDpov4v7g 1717 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u_1[30] 1023 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/we_i_0 1579 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[11] 1237 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][23] 1554 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[0] 1586 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[10] 1120 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ie1bzqn16Kg6y8r9jdr5[2] 1560 228
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[68] 1693 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[38] 1834 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex[0] 1225 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[119] 1706 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[7] 1706 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[72] 1610 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[5] 1209 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][18] 1275 280
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_addr_4[8] 1509 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB016[10] 2176 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[21] 1225 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3471_0_a2 1326 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[0].VALID_GATE_COUNTER_RNO[2] 1911 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[6] 1300 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[23] 1598 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_is_fence_RNIRP6H 1297 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iewlp1fax8[2] 2246 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13925[1] 2091 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[18] 1212 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[49] 1812 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[0] 1848 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[35] 1707 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/I80okox3[1] 2197 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][11] 1274 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dqs_oe_p1[1] 1773 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ihf3mrzL79mAcaFss[1] 2198 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[53] 1920 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ib8bCnm6kBHFF5nqKjcfopdBl7[1] 2152 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[117] 1817 334
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitcnt_n1 1438 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u[1] 1093 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[3] 1287 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/genblk3.gen_ir_and_Instruction_register_active_high.gen_ir_and_Instruction_register_active_low.shiftBP_ne_0_3 826 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[5] 1580 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[94] 1606 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[81] 1596 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_RNO[21] 792 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Imy1G6AuILE1h8[2] 2245 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I0uLd5eibs4xrxo2zywIp[5] 2175 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[101] 1715 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[16] 2034 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGI5[12] 1976 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimttFf5F7AKrc 2113 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[115] 1910 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/exu_update_result_reg 1250 297
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_5 435 6
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/CMD_DELAY_LINE_LOAD 2181 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[86] 1708 361
set_location scheduler_0/un1_presetn_8_0_a2 1457 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I3qasqnDbv8outKJxG2u82ezxmd1zne[8] 2153 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iiry48zBKGi4plxbh[7] 2242 321
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un1_state_0_sqmuxa_i_a2 483 48
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[13] 821 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclth1lcue9uAAm7ioHoBLJkFC49CBA96HvedthleGxIra[4] 1673 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[86] 1857 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[58] 1902 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[23] 2171 373
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RSIZE_out_Z[2] 1499 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p1_1_3[0] 1801 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/buff_wr_strb[1] 1324 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IeKz47q1nft6oC667wnup55KbnnFss[0] 1795 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[17] 1368 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[9] 1345 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[20] 1771 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[114] 1620 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[28] 1938 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtjIIL37LH6[5] 2041 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[41] 1976 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[13] 2179 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[43] 1901 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[70] 1598 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_1_current[0] 2116 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[6] 1851 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][21] 1409 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[19] 1426 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_int_RNO[2] 1200 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[28] 1244 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[56] 1904 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[93] 1812 298
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/wr_pointer_q_3[2] 1337 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/sizeDiff_reg[0] 1474 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[2] 1116 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[23] 1037 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[59] 1901 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][22] 1551 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[30] 1650 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_3_0_RNO 1198 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/un1_ifu_expipe_resp_next_vaddr 1282 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[4] 1932 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ib9xpKHKAce68JIhr1sJ2mEx2p[0] 1659 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[14] 1114 310
set_location scheduler_0/sched_regs_0_[20] 1448 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/un1_tap_count_dqsw270_NE_3 2102 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[13] 1390 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[54] 1770 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[15] 1371 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[1] 1787 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIU73S1[21] 1362 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhBHwzskEhGv83FoF3Kz8er7a[5] 2138 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[3] 1271 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[125] 1661 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[26] 1692 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[12] 1982 328
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state_ns_i_0_o2_RNIA6I9[3] 1412 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[26] 1190 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/finished_iterating 1714 256
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[40] 1863 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[8] 806 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IcH8wevKhEv1649iJnmxJcy[3] 2180 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[47] 1572 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[0] 1624 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/cntGray[0] 1606 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[7] 1428 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg_RNO[1] 1968 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_ebreakm/gen_bit_reset.state_val[0] 1244 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_1[0] 2030 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[2] 1973 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rtkisIL4vJa95si313FwH396gz[6] 2078 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][24] 1224 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt[8] 2096 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[30] 1176 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ibb45mpGHtCIIpxK8JhkjFFoDa1ucnsohKoC9wq[4] 1897 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[37] 1585 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/buff_rd_ptr_0[0] 1376 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iof01Enzefi1h8[0] 2257 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_1[3] 1354 321
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_63_i_0_a2_1 505 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91bgzABh76dLzdafbuwirmz7CjmB[3] 1656 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[65] 1793 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7d[3] 2115 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_1[5] 2141 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[66] 1725 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m14 1946 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Itwn7x00EFrKsI781EsLGaLcqjbAtei9jLiBezyfqk17 2059 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNI5KB5A 1258 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/IbsbI6oBxyu49iD8[3] 1784 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][30] 1384 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbzIaI83subhghbc[1] 2093 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_visual_no_burst_cnt_r1_next_1_sqmuxa_0 2033 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[17] 1679 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IdmGravAw33vBb0zuHv5FaBBnlp9I16vhBzxE1GjgJe 1684 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u[7] 1094 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IemxFmtJg8rbx4cj8a2D[1] 2173 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclthpdm9dmeeGwIe4DnfGyBg35pmbzDC55yC8kLmghpH7 1645 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p0_1_3_1[0] 1810 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_26 1311 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[5] 1948 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[32] 1728 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[3] 2014 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/read_count[1] 2018 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[6] 1949 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ifee1tG84yvEyFA75exA[8] 2097 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[29] 1964 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[110] 1655 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvFicuetdoFkm2DKgs[32] 1681 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntGray[0] 1556 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/reset_counter_3_1.N_17_i 1704 243
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[14] 1731 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_rdCtrl_inst/ptrsEq_rdZone_NE_0 1641 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ik1sxxgxadttvbk1EihdE1tKbww4gw3lqBwl7 2040 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IemxFmtJg8rbx4cj8a2D[0] 2178 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IbcCj0n9gmB9E1khAjlbbIgswm5H6 2218 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbDjfhFeG9qBpd3u18HeycAm1A[36] 1713 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un4_bcu_op_completing_ex_0_RNIUIH72 1246 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IbzIaAI6hzxdjdr5 2090 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/sizeDiff_i_0_m2[0] 1509 303
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[30].BUFD_BLK 817 231
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[6] 1896 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_debug.debug_mode6 1255 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ifydx226kJICbng1Fd464fsf41Igm7 2149 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnuq8hw6rcax8[5] 1770 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_6[12] 1210 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IqdwgKraDAnBo45us8el1zsz[4] 2169 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[130] 1885 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[14] 1137 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/last_next_NE_2 1557 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Iqdwhaku7fDjrFyHd20JKJbi[0] 1873 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[4] 1969 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[24] 1303 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_1[26] 1025 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[10] 1784 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[39] 1330 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[3] 1976 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[70] 1909 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[10] 1856 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[78] 1773 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[54] 1734 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][15] 1293 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[39] 1045 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[7] 2001 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_0[6] 2168 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[9] 1700 256
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2[9] 1047 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[101] 1836 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbCtAaIKj6h2ys1sbmaEF0Hxba 1657 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[125] 2193 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[4] 1172 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/un1_tap_count_dqsw270_NE_0_RNIUJJ31 2101 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ic29nopsm7LHB 2240 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[67] 1603 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/out_of_range_in[0] 1993 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[34] 1855 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibd6dcGgvAJxG8gBdLq5fr4sfB018[35] 1703 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[61] 1731 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[29] 1366 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/cntBinary_Z[0] 1601 289
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[10].BUFD_BLK 626 99
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib5G9j1Ca63GHDscr4twIFoLCL[2] 2091 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ihts2Dy[0] 2210 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2[11] 2079 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFB5yry5ovx6 1690 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/transition_check_counter[1] 2222 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_4[0] 1149 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[111] 1799 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[37] 1582 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[30] 1413 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[4] 1624 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ip5LvmFa46wivfa1a9ngjggx 2113 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9[16] 1110 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[60] 1399 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[13] 2168 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[6] 1849 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[47] 1764 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[105] 1657 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[7] 1302 283
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_steps180_2_lt_low180_next_3_1.CO1 2190 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc5 1998 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IeuGeagCGlkbDmg60pmA 1934 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u_2[30] 1009 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[42] 1775 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_csr_rd_en 1125 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[35] 1046 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[49] 1920 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[58] 1677 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[4] 1896 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[11] 1374 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[25] 1275 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/If4H8Ijmc2Fi47gDv6Hk3rD3L7bK2m 2097 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Iewl6uqFss[0] 2074 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_expipe_resp_rd_data_RNO[27] 1155 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[8] 1872 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[13] 1898 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv_0[4] 1031 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IhKLKKkeieDq6jitd4b6hFfv017[0] 2207 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_drop[0] 1274 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current[1] 1894 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[31] 1407 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib64wiuiofIveB39KvksaJurHC 2111 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4Jr4g23nEEghbi[1] 2057 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[82] 1768 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[18] 1530 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Io9dJ4D3rhdBJc[1] 2210 328
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/un1_rd_pointer_q_1.CO2 1374 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[39] 1892 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[1].buff_data[1][3] 1309 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[0] 1952 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbjqyGq9LFtt7AcuzJuhFwoul5xdouj2e3i7twq[33] 1645 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[79] 1861 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13925[2] 2093 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/SYS_RESET_OUT_N9_0_o2_6 1715 255
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH0p48s[0] 1586 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[23] 1022 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[32] 1939 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[6] 1901 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[58] 1769 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNI825P[0] 1458 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IFhnn4Cfmbwytj4a0zABjoBirudChq62t8g17Ko6513AFChsboKeaIdFA0FlE 2226 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db6_4 1872 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[3] 1206 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[10] 1650 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[11] 1702 256
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw_delay_line_move 2102 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[11] 1839 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Ib21bF25sbt8rvhv 2244 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_m6_i_a1_a0_0_0 1296 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_4[13] 1360 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[1] 1185 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IG5ybacKp0ehlJkID3[0] 2180 334
set_location scheduler_0/internal_counter[31] 1560 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[13] 1932 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[2] 1146 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[54] 1614 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[14] 1034 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[51] 1769 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[12] 1045 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/move_reg 1905 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_RNIVVJN9[0] 1284 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[11] 2152 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[116] 1661 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaDaA35AA9kH7[2] 1725 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[5] 2007 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_dq_dqs_optimisation_next61_NE_i_RNO_1 2001 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/wait_cnt[2] 1754 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[29] 1611 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[112] 1680 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[8] 1335 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[20] 1250 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[27] 1035 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[15] 1046 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[60] 1735 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[9] 2005 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmb4Idyqn4bdadA9Hx12j7Kb5[12] 2086 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_rd_en_data_0 1474 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[7] 2008 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_p_0_u_2_0 2109 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IhqmI6cbcwaBFGogs[14] 1916 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[72] 1767 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[3] 1998 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[107] 2197 322
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_UIREG_5 434 6
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db1_4 1890 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IdEmlJnFss[2] 2206 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Io9dJ4D3rhdBJc[6] 2215 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/data_out[6] 1295 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_0[7] 1126 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][17] 1312 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[70] 1810 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IHujtF0JxyGhys3kcf5LKD3dhrse[1] 1916 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a1_1_c_0 1251 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[15] 2094 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[93] 1674 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[130] 1891 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[75] 1866 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat45 1592 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[9] 1347 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[58] 1754 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/cntBinary[1] 1627 298
set_location scheduler_0/prdata_1[20] 1478 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/read_count[5] 2022 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I3qasqnDbv8outKJxG2u82ezxmd1zne[8] 2163 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[44] 1332 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[6] 1823 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[1] 1657 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[15] 1807 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[24] 1436 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[16] 1819 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[15] 1700 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IfraFrngu9IuiK3uD2fpmt4tpFekc7GoquFD3mrb 1913 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[60] 1906 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/addr_out[2] 1480 328
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/ssel_rx_q2 1387 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[96] 1885 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][20] 1559 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ib9A89CDtmu7CChvEKjiknH5pLd0pLd8ai75[4] 1903 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/dqsw270_move_mux[0] 1988 372
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTO0Il_11_fast[6] 1345 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_m9_0_a4_1_1 1255 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ifjr1q8H6v5t1Bq7765udsiFmjhALG796hFler7c 1679 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[33] 1587 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[5] 1145 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[11] 1377 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un1_cpu_d_resp_error_sig_0 1301 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_rd_byte_en_1[3] 1285 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[125] 1690 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[86] 1753 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[62] 1754 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[44] 1980 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[6] 1806 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[15] 1199 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ImChCwsgBep9kinjlGEIo1KFIlpcD15GCdhfcKmiGzGviuB5wqr8wlz2B[3] 2151 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Id4f3InLumd2Hia0j616hCr4709Fe7f7CIunbduzt27gpb27FI5HA 1667 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[56] 1903 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IbxIDg2ll7pGI5Jc[6] 2070 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[19] 1927 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_req_resp_state_1_RNISEQE1 1285 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_47_0[26] 1033 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_1_RNI39J74[0] 1225 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[37] 1831 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_1_1 1234 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[9] 1119 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/wrptr_RNINAQ42[1] 1573 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[4] 1202 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[24] 1153 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IfodjkHvcfBxHbmd6mLrzr4BhG9r5Bedhh1ke7qBKeuhECxiDii7ystCntwrziu6cwBkssnFurwp95ith2xuionJK3ECs[2] 2245 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[22] 1386 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_reg[0] 1788 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[24] 1685 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/SEND_DATA_SM_comb.visual_SLAVE_WLAST_next29_1.CO2 1556 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[51] 1861 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[59] 1764 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[14] 2185 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnuq8hw6rcax8[7] 1832 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjqDba[136] 1807 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[9] 1659 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[5] 1856 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[71] 1938 345
set_location reset_syn_1_0/reset_syn_1_0/dff_8 1695 244
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w_0_a3_0_a3[1] 1036 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I0uLd5eibs4xrxo2zywIp[2] 2155 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[8] 1343 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[31] 1132 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[64] 1602 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER_19_0_a2[3] 1895 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[13] 1161 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[74] 1682 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[18] 1796 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[21] 1452 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[19] 1826 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_resp_valid_i_i 1056 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[56] 1575 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[17] 1803 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IigH2j7xpuBrDBflaHjKhLGGqsu[4] 1839 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[76] 1775 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sbcs_busy_ff13_3_1 1219 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/noise_start_RNO 2038 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[2] 1336 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IcILGLt7fAeh1JJfdg3wh8h[1] 2095 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_21/ImCq 1727 343
set_location scheduler_0/sched_regs_6_[31] 1459 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[74] 1776 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns_a2[28] 2162 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[117] 1910 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[58] 1753 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][20] 1283 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current[1] 2207 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[134] 1801 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[19] 1927 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[21] 1058 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[11] 1805 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[13] 1365 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[134] 1807 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[15] 1546 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_118/InLd3J3nyyGpH8[7] 1856 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ie8KkcxAlH9AGHvp66DF6fyBjcjhxA[2] 2194 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ida5hpbJ9lKALCatlq3c2ra 2136 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[28] 1407 297
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_txzeros_4_f0 1439 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[17] 1872 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlemItaF45bdptbjDd0kje3[7] 2240 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[34] 1887 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[37] 1369 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ibxel4xjyj8EtEnbfrEGC6s3xC[2] 2178 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/cmderr_ff[1] 1065 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgEen3a1qmumF6xu42a3vC1aEctyhqyC4soiEgvou0kbI5tBl6[4] 2025 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[12] 1897 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_p_1_u_2_0 2104 351
set_location scheduler_0/sched_regs_4_[26] 1496 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utimeh_sw_rd_sel 1165 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ic5bLoo60z77d 2186 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ic0y1hEixia4gcmpHl62dJd[0] 2133 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[64] 1512 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[25] 1038 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p0_1_3_2[1] 1772 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LOAD[9] 1889 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[90] 1841 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IGgdqoa2arv6i7HlKhighy9Kxnl7[0] 2204 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[12] 1337 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][18] 1348 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[16] 1197 261
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[41] 1525 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[15] 1037 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ij7a2Ibxc7Gs7xLfcEIuL5rDIrd 2006 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_clk_sel[2] 2139 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[22] 1549 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IghykClbwyEcxanbp1lJ4Ct7gAbo6q49ACwaunmr[6] 1632 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/In2DJmzt6zgn7Hf66dIwhG17 1771 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/len_offset_pre_RNO[2] 1536 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[34] 1717 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[32] 1881 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[150] 1934 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m5_0_1 1932 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[156] 1784 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[26] 1233 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_state_ns_1_0_.m8 1154 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[3] 1971 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Igm6oamdx8hhacg9dLJ3II6rIcyyp6Cd6y8plxba 1974 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[11] 2230 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[13] 1196 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_RNO_0[15] 1825 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdBlpliJ5FEuxBcHaBfo3u6a4IwDdbB88omHzFeAr7b 1664 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibs427[2] 2170 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[14] 1363 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[26] 1879 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[25] 1158 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[15] 2004 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[0] 1199 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/buff_wr_strb[1] 1284 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ik1sxxgynD6lBwIGLfjBiejdK7rG86czu0ogq 1706 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2[11] 1057 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHhp[2] 2011 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/SLAVE_WVALID 1548 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[62] 1557 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[85] 1710 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[80] 1992 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un1_pkt_cnt_1.SUM[2] 1549 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKzHJ6dbu35np76eql8w[4] 2050 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I436b7Fh1kKhz1fKC8AkoakBpu06Dba[3] 1660 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[40] 1921 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[83] 1856 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IvK6glC6pDtJ5wzl275i39hxJ95Imbzqwfkpww0odhufA60LzJGFgC 2189 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGI5[10] 1981 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[6] 1837 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[14] 1359 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_p_2_u 2097 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[80] 1849 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_resp_valid_rd 1252 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[39] 1867 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_0[3] 2160 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_middle[8] 2148 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/un1_debug_csr_valid24_3 1121 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[12] 1557 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/cntBinary_14_fast[2] 1620 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[33] 1499 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[12] 1944 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCy0y2ynfz77d[0] 2067 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[1] 1703 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LkCD47qFJj0pDA[2] 2092 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[95] 1824 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNI8VVL4 1153 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnup55KbnnFss[0] 1801 319
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[28].BUFD_BLK 820 231
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m77 1947 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[23] 1727 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmb4Idyqn4bdadA9Hx12j7Kb5[7] 2088 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result221.exu_alu_result221_s0 1198 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_iv_RNO[1] 1293 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[75] 1772 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[12] 1537 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[62] 1760 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result223_1 1099 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[26] 1392 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[99] 1872 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IeLLu99aJ577kawz7Jry[6] 2067 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_cnt[1] 1478 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_clk_en_dm_1_i_0_1 1125 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IfinA4f8je9dBpBAwhcs 2197 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[50] 1754 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2_RNIDEVM1 1311 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[66] 1598 319
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_i_0[2] 514 54
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt[6] 2097 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[29] 1647 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_sel_retr_2_0_m2[0] 1187 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IirmgHqx2aLiLlx8h[1] 2152 307
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNO_0[1] 480 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ip5ybGy0JA6oGFEbwAIzhl2r 1675 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_valid_sn_m6 1227 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[48] 1818 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[5] 1092 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IcIGDJKntIznd5IhfCa6hwA[1] 2264 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[34] 1954 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[11] 2064 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_181/MSC_i_182/ImCr 2153 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_cnt_r0[1] 2027 367
set_location scheduler_0/sched_regs_2_[1] 1432 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IwqBsluDCmzrJB5JHDkaGrzwEb30DAcLoLA9Hf7As9I6l46ypGs0Is 1673 288
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/un34_fifo_mem_d_31_0 1333 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/IeKz47q3p5wkbhBrceb92EKAuHf1h8[1] 1900 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[8] 2055 363
set_location scheduler_0/sched_regs_5_[20] 1484 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0[19] 1081 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpliJ5FEuxEgqB4IeskD37bntj2nf2wpzFBJ3Fbc 1805 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IhyCeA60w34bhm7olloocn8zJJhJCzBD7IyeBmCDym5qmfK0l9bjzw0rwhbb 2108 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ibm7z8GbjGdJt473KmqIx8hDHixu8jkABDpJjoHbvcoFbD27GaCALDnjsLFyfEluhnkLwGE1fywee5pKCc7iqpzroa05unden16H4vx7s3n9JFfnqevuu8E82mfvq82v4zp78JqvsrJ127ak0p47gxFnm18 2053 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_empty14_a_v_RNI28DB2[2] 1538 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_3.delta_delay_3_7[3] 1887 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[22] 1209 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_RNI7L1F[1] 1986 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[24] 1499 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[35] 1641 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][16] 1409 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IFJsAsso 1998 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_47_u_2[24] 1032 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[1] 1022 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Inl84eeCo6wLj1ziuCcuJgLnzIiJr4p3b74Is2uuuEGjHsCxniLpuxD2e[4] 1691 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[40] 1676 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DLAI9glrFCu5ln87LH7[0] 2089 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[29] 1410 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[8] 1334 331
set_location scheduler_0/sched_regs_7_[30] 1446 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IcA1oErFHz8sm[0] 1594 337
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC2_msrxp_pktsel 1379 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_rd_byte_en_ss0_i_i_o2 1278 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IwqBuAIe4ACB5hvxkHzBLFIdoiqmdhkDjB6Dkt3gvEABxgclH6p3gD[6] 1661 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LyI5[7] 1943 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Ii1H8g4IkmKtv6Dcn[1] 2001 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[19] 1944 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][28] 1301 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2 1310 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[0] 1144 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[31] 1139 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current_ns_o3[2] 2071 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[3] 1944 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[95] 1668 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[39] 1639 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_0_a1_4_RNO_0 1223 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[9] 1099 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IxiD6aD9p9iHIoqtKFh3c[7] 1912 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[2] 1394 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un174_shifter_result_1.N_1626_i 1085 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[35] 1802 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/wrptr_RNI0MVT1_0[1] 1478 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[20] 1819 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_txdly_1_lt_low_txdly_cnt_next 2054 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/fifo_full 1580 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex[3] 1183 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[29] 1209 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Ify9w7AA6owaKpI8bkDwnf2Iy730oEax3CBD3ECu 1960 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJF94ksq0l7v52kghbg[0] 2178 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ibp4H21GpwqAcsptCka2x6ly5Gxiij5K8De5A0e91jjI9iyDz 2098 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[2] 1813 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_1 1321 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[61] 1758 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[20] 1635 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_n_1_u_1_0 2119 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_debug_csr_valid24_3_2_0_i_a2_RNIG3JR_0 1109 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[83] 1801 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[18] 1960 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[35] 1827 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[9] 1809 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[2] 1108 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][20] 1362 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNO[0] 1328 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO_0[15] 1135 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[18] 1842 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_9[11] 1060 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[33] 1654 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[3] 1892 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/I0yi97E2txCvwjxkHfznFGzstpvaD8m[4] 1636 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[15] 1706 256
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[6] 1712 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IrscElxpna5vo0jdgwpHB23aJG5aAyhIss[5] 2079 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[11] 2184 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[31] 1557 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[1] 1973 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3AzJvs2ndD3c[0] 2111 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3AzJvs2ndD3c[6] 2243 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[66] 1815 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_0_RNIN8FC[0] 1188 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Id03y5cyjp5ksKKgrs8bm3qLuCqdo4H9fcHnbhm20Cu 2166 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[64] 1681 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[4] 2092 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[29] 1835 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[20] 1240 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_gt_error_next_0_sqmuxa_3_0 2113 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ic4KbuL4iEzIA 1660 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[7] 1125 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iou4rI1xIr4qbrkycn7pC9wr[4] 2117 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/bin2gray_inst/nextGray_1[0] 1626 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[5] 1925 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIIM2P[0] 1449 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[3] 2095 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[5] 1367 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_7_iv[22] 1047 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_start_bad_data_check_next22 1965 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_emi_req_accepted 1287 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[121] 1907 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[19] 1704 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[23] 1227 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_valid_1_a1_1_RNI24S02 1214 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0myhudjrGBqE3lGtyvCtzyLADEAm7s[9] 1985 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/req_masked_a2[0] 1261 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[14] 1951 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[10] 1047 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IrscElxpna5vo0jdgwpHB23aJG5aAyhIss[4] 2093 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_next_buff_resp_wr_ptr_1_sqmuxa 1286 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[1] 1787 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[28] 1825 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_steps_180_next_0_sqmuxa_a3[1] 2113 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[21] 1593 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[68] 1780 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IrscElxpna5vo0jdgwpHB23aJG5aAyhIss[6] 2087 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[130] 1890 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[35] 1944 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_0_sqmuxa_0_2 1256 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[82] 1706 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][24] 1558 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0_RNIOH99[2] 1165 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[41] 1532 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[5] 1694 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[60] 1865 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[56] 1582 298
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control2_1_sqmuxa_0 1385 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[33] 1709 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhLGlss06p8voaDx9[0] 2139 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[18] 1215 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_6_0_RNO 2049 369
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/fifo_empty_RNIS66A 1513 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un17_cpu_d_req_is_apb_mstr_23 1223 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[0] 2037 319
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_i_o2_0[3] 504 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iba48CGbf7Fy6x8c0BaqE2xFl5dl6[0] 2163 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNI6631[3] 1413 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[116] 1677 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/cntGray[0] 1611 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[18] 1879 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[15] 1207 258
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[16] 2108 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m52_2_0 1924 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[91] 1686 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[0] 1359 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[38] 1438 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[15] 1699 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[137] 1888 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_LOAD[0] 2071 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[7] 2056 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[37] 1844 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[28] 1920 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_shifted_Z[0] 1526 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_1[5] 1044 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[16] 1562 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[4] 1144 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[7] 1716 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[12] 1946 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IdLEkjxjgIfrodth2mKs0q8lg6Agj7ow4463cAtE7qjbfit3uCfj6aF7Exnl4HbgjJJLzzBzEzh1A4n9G5bgC00Dl7hCnfgCusAvAshqbI0Fqqhj01eoClAE15AA5y2nFrD025Heiodafqa7qlyke7kIAkqDpH6 2052 288
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_firstrx 1401 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[107] 1779 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[114] 1839 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[41] 1531 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IhHg4c187dFDzCDu3yck6gn54Dx 2145 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[87] 1881 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[98] 1689 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzxp[6] 1929 322
set_location scheduler_0/sched_regs_5_[0] 1464 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[26] 2020 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m10 1964 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_ns_i_a2_0[2] 822 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[87] 1675 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un2_delay_exceed_max_dqslto7_i_a2_4 1905 369
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNO[1] 481 51
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[43] 1578 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IksE8iAEab1vLEr9C50dDLiz3yzB7E3bCyzbc 2091 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[5] 1184 277
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/un1_rd_pointer_q_1.CO0 1335 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_a2_13 1296 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[9] 1859 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[83] 1766 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[6] 2060 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_o4_0 1208 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk2K3u7aDba[3] 2054 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IhHg4c187dFD0bKsavte5t1Ezbd[2] 2137 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/generate_synchronous_reset.reset_n_1_2 1692 258
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[23] 1826 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IquuIqy9hm1Bdcb9LrBwF7sLpKv1bC0H8uzJFA1z9gwD 2010 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofablyLa02fhA 2099 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ijn3GDlk8e8gq4x967qbAt8ai75 2113 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I1bk4Da5fsfA0a8gwECyy1lke6ug97d 2128 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqbuhx[6] 1649 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[22] 2031 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[71] 1701 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[29] 1787 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[13] 2066 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/IbzoinDnrGHaqvJLdiiJ32m8hA[0] 1789 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[7] 1475 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0[10] 1081 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_1_next_4_0_a2_fast[11] 2197 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[31] 1237 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_11_0_RNO 1193 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IyFfB04dBD8[2] 1940 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/transition_detected 2230 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][9] 1448 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_m2[2] 1344 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[10] 1794 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[131] 1896 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_rdCtrl_inst/fifoRe 1642 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjzhBI12iqJkA6nBK0guil61KHB 1646 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_s_RNI9H073 1270 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m45 1922 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[10] 1114 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[6] 1624 358
set_location scheduler_0/sched_regs_3_[18] 1449 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[36] 1050 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[62] 1548 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[6] 1526 328
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[20].BUFD_BLK 601 141
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrkj2jddoyhBJp0jskogwyibz7Kb5[4] 2250 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2[28] 1166 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m76_1_0_1 1990 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[76] 1764 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Izw61CubppuBLCLCzdDBJqm7suKkord[2] 1779 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[48] 1923 351
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[19].BUFD_BLK 624 195
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[10] 1197 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[120] 1789 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbzImH3yho3cJGJh 2097 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/bin2gray_inst/nextGray_1[0] 1556 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk4[2].un52_wr_datalto1 1516 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[31] 1379 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[123] 1824 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[29] 1898 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[39] 1879 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_3_RNIRSOP[0] 1310 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[56] 1566 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[14] 1698 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[0] 2180 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[4] 1966 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][35] 1412 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[10] 1699 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[58] 1905 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_strb_to_addr_cpu_d_rd/m82 1350 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int_0_sqmuxa 1979 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_1_3_2[1] 1767 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[15] 1178 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_0_o2_RNIA9VG 1332 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ihf3mrzL79mAcaFss[5] 2166 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[8] 1124 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_ns_a4_0_a2[2] 1851 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[76] 1663 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[26] 1382 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[38] 1429 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[79] 1904 348
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/UTDO_2 507 54
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IxCyClhqFss[2] 2258 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[55] 1764 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_rd_op_retr 1220 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_0[23] 1048 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/tap_count_middle[5] 2149 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[16] 1412 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk2K3tADIrb[5] 2066 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_0_sqmuxa_a0_0 1247 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[39] 1826 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[124] 2187 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[70] 1702 358
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[31].BUFD_BLK 792 237
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[31] 1352 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_empty_0_a2_RNIVQLV3 1322 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHHlEut6fk3Ftvn0caqnqjz7vAtiCx 2013 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ibd6dkkDGKu8d85HkLklAqsdmovlB 2014 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47d[0] 2057 297
set_location scheduler_0/triger_reg[0] 1513 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNI7V0M4 1166 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[73] 1618 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[119] 1809 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IiFtFoHAhsFBAyBjlkKkEotEyiuoooGc1Gogv 2084 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[26] 1440 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IlICirkIHjmKAbt6IkE7dyGgf7DqakL9wf18hnBmxhwpbH8[1] 1663 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[3] 1939 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[7] 1554 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[113] 2295 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_next61_NE_3 1979 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_111/ImCq 1860 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo[2] 1503 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IHujtF0JwgrooakF3aB1c8B3E1cl[2] 1688 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[12] 2173 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[11] 1798 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[105] 1779 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtibvJzdDbc[2] 2031 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[15] 1175 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_stg_0_2 1152 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[121] 1712 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un4_cpu_d_req_is_apb_mstr_2 1275 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IekuGGsKcklfrdsgf018 2145 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0[11] 1080 315
set_location scheduler_0/_l5.triger_reg101_0 1477 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_o2_0[27] 2100 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/ImrbFCuj4yxqgs 1902 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ictkm0miCGJvcjihBgFKe4gwbbo7EJ686IFb3opLyo1EuIcj46kxf019 2038 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[28] 1739 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[59] 1508 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_115/ImCr 1843 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/buff_wr_strb[0] 1374 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[4] 1660 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3463_0_a2_2 1326 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_gpr_valid 1119 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[39] 1890 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[9] 1138 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[0] 1366 300
set_location scheduler_0/sched_regs_1_[10] 1474 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[16] 1841 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_2[4] 2080 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_APB_IOG_CONTROLLER_current[1] 1996 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[16] 1048 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[29] 1734 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_rd_ptr_4[0] 1298 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[55] 1769 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p0_1_6[1] 1765 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][13] 1276 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[107] 1910 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_1_7[0] 1804 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/buff_wr_strb[0] 1287 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[59] 1874 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[36] 1560 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[18] 1475 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_0[3] 2073 364
set_location scheduler_0/prdata_1[22] 1418 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[6] 2013 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_1_0 1231 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[3] 1204 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[60] 1623 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[12] 1189 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LkCD47qFJj0pDA[0] 2088 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[8] 1699 256
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel[2] 1421 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[73] 1880 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[17] 2065 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmcontrol_ndmreset_4_u 1071 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[22] 1402 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[105] 1690 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[91] 1883 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[5] 1400 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[84] 1662 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcaAFLwm9AFAlJEe5B5bmK4qh6fI1qvaDpH7[38] 1694 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/burst_detect 1918 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/hold_fifo_block_cnt[1] 1954 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IbB8wfribeJCnFEBKdK1534vl9 1987 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[17] 1234 277
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/un9_syncRstOut 1597 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[5] 1366 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[8] 1873 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfv7a 2107 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_9[3] 1059 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[2] 1862 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbeJ774nKrdt5G9ye0zx8eokbAAK1e49bhfDE50fAGq639Bl8 2076 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un14_offset_1[0] 1525 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p3_reg[0] 1795 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/soft_reset_pending 1221 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[13] 1070 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[62] 1532 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[4] 1888 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntBinary_14_fast[1] 1596 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_mode_enter_x_RNI5KNG 1259 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[28] 1620 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[8] 1171 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat[1] 807 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk09Fgnum1B[1] 2029 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat[0] 810 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current_i_0[3] 1953 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ihts2Dy[1] 2202 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_3[11] 1072 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[5] 1010 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IvK6glC7sAIckpK2Fzn9K8l5Hkyn2bowrEI7ovAirc6H6koCzG6Dbb 2056 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[106] 1683 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[14] 1362 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNIN55E[6] 2186 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iuw38lbpcse[5] 1989 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[37] 1394 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[43] 1779 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m92_2_1 1999 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[12] 2100 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[76] 1851 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s2[2] 1631 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_filled_next_0_sqmuxa_0_a3 2053 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[22] 1990 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[43] 1862 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_valid[1] 1307 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[108] 1754 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[0] 1946 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[11] 1910 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iewlp1fax8[6] 2249 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[14] 1114 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[120] 1659 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_ac0_7 1967 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_cnt[7] 2143 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[98] 1679 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[122] 1671 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[25] 1345 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IEijdBIK 1584 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[72] 1578 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ifoy68zI7acEFczf0HmD[2] 2194 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_200/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[3] 2173 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[75] 1607 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/II2aAEy8ybjHKfrr2p[1] 1907 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[3] 1215 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[4] 1290 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[63] 1876 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/IbsbI6oBxyu49iD8[5] 1718 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[19] 1957 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[19] 2064 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IpAHhlrr6pLEmt53pB6EzlfAvyvLiB2xd6D81wH0D427ax47jcmIKyjA8Ezi9fveq4sKCydg26k1A 2074 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IidrJo64IB9eykohz 2165 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IILAjb2JqfvceHc2D9[5] 2193 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[10] 1958 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next10_1_0_0_1 1944 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Io288no6IjIfhA[5] 1654 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[89] 1860 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/I3tJjeebhwyFm6gfIGABovxKu8gol783j09p1c42E[23] 2203 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_cnt_r1_RNO[2] 2112 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IbajhAlwjG9pB69yHumLFp673K7BGzlkJE7Gogu 1962 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[2] 1999 337
set_location scheduler_0/un1_triger_reg123_9_set_RNIDEST 1545 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_move 2116 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[32] 1645 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[13] 1359 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/csr_completing_retr 1250 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[110] 1829 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[20] 1034 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IEeljt33i4agg971HImkIjikvaGunzz9AJqzwApc7txg65ElK0CsDEm3gfvww 2101 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[48] 1872 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[76] 1863 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[14] 1848 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_3[5] 2081 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Il9gbed7ChK41rvb7tknl0fwLagHwm4eGrt6tl39Ho7Kqgv 2156 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[105] 1690 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[5] 1977 339
set_location scheduler_0/sched_regs_0_[11] 1439 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_1[2] 1355 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I4eFkl7ofvBo5wGHpgiCd3DCk0CHLl8 2182 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[23] 1350 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ie9xmdB5C8j98K8dtiCw[6] 2151 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[51] 1651 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[24] 1404 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0myhudjrGBqE3lGtyvCtzyLAFHeFbs[1] 1970 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[56] 1897 354
set_location scheduler_0/sched_regs_0_[0] 1428 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I0tJqxjug8E1ivh8gw98z[1] 2235 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv[5] 2148 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_13_m2_2[1] 1203 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_202/MSC_i_203/ImCr 2167 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdBlpliJ5FEuxBcHaBfo3u6a4IwDdbB88omHzIgAr7a 1658 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[4] 1528 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[8] 1784 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[9] 1389 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcDFwd0JxezE5foAK1qKhdazF7jaJm4b5[0] 2097 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[67] 1691 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[1].ds_data_out[13] 1550 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1[15] 1038 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_ASIZE_out[1] 1454 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[0] 1884 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_i_o2_1_RNI533S[4] 1207 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[18] 1363 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[27] 1445 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[57] 1626 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IfxH8bmaHuhv4HzEwk3iw8IFhjI63c[1] 2209 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[39] 1944 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[85] 1850 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1_1_a2_RNIJNUP[0] 1157 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[17] 1783 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmb4Idyqn4aJdJELb9f8Id9r5[10] 2103 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNO[2] 2200 375
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/clock_rx_q2 1424 274
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/re 1556 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[15] 1082 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[23] 1151 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI0HQH[31] 1259 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[6] 1763 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[13] 1351 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/I0uh1i9vxkGzgq20xxIra 1676 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IHu28hCmxuoE778pzIbefeji3mre[14] 1918 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/un1_next_buff_ready_i_0 1299 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IclthlJIm5eLzivI4257IAt89ccqljGDpr6jzHzk2BAr7a[36] 1657 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IxiD6aD9p9iHIoqtKFh3c[1] 1914 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u[13] 1086 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_1_RNIN1781[0] 1217 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_n_0_u_1_0 2185 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[42] 1565 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IjzhCi3j8vDl7KqjeJn9jK1Kvl6[1] 2132 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[2] 2115 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][3] 1283 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[22] 1730 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IjzhBHwzskEhGv83FoF3Kz8er7b[6] 2153 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current_ns_i_0[6] 2055 348
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[1] 1590 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[20] 1883 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[21] 1594 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IjzhCccGK6ic4BjFvID1t4y0G29[10] 1966 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IhyCeA60w34bhm7olloocn8zJJhJCzBD7IyeBmCDym5qmfK0l9bjzw0rwhba 2094 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_3[20] 1022 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[41] 1462 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_debug.set_step_debug_enter_pending_0 1242 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[5] 1843 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[10] 2046 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjzhC9L2bsL1w1keepBgh9H5bH8 2100 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][6] 1239 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/gen_axi_d_decode.un8_cpu_d_req_is_axi_mstrlto18 1274 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[63] 1875 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNILF3K[12] 1395 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I0uLd5eibs4xrxo2zywIp[0] 2195 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[6] 1820 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[1] 1811 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_valid 1236 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[11] 1035 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[78] 1866 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[4] 1577 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[8] 1785 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[3] 1106 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iby2xC0m74yxcHlneEa0hajgCq[0] 2179 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[57] 1908 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[18] 1828 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[44] 1712 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/hipri_req_ptr_RNO[0] 1306 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_xx_RNIM3R81[21] 1252 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_error 1325 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[40] 1821 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnuq8hw6rcax8[0] 1825 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[1] 2003 346
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state_ns_i_0_a2_1[3] 1412 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91bgzABh76dLzdafbuwirmz7CjmB[1] 1664 298
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/cfg_ssel[0] 1380 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[32] 1947 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ib9pByxwxkcJrgq90tDkLue6J3yGLqekHxn7lybJG6BwdjFF7ioxc0ytIC4agLuApci35raJoj7kogq 2100 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[5] 1500 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w_0_a3_0_a3[0] 1039 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[78] 1800 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_0_next_4_fast[6] 2118 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/wr_select 1977 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[102] 1634 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next16_3_i_0_tz_0 1908 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[16] 1425 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Ida5hpbKzFrn3t3EcA726ra 1994 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[11] 1280 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc2 2011 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[30] 1765 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/mask_addr_out_1[2] 1502 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[23] 1604 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[104] 1677 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[119] 1827 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[13] 1856 337
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTO0[3] 1360 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[11] 1118 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2[15] 2077 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[108] 1760 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[30] 1156 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip5znvIHDnugF6bmz2h9jg8z[5] 2074 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[91] 1796 346
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/CLK_DIV[5] 1400 277
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[5] 1461 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo[0] 1527 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/wrap_point 1479 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[83] 1847 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[10] 1238 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ihf3mrxExcAFEp4Dx[2] 2152 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[7] 1465 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IjvnE056Cs7wK4simaaa93856xy[12] 2041 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[26] 1177 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gt_pause 2115 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[27] 1035 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1BkuHBz8n6BCqG7woI1o5vIBA0ifg92Filfa6E3e002np2H42a27A8CtCkkDtDFeFl8 2042 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Izw63Lr4nLvgHuyunf391bIJH4shK80 1774 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[90] 1778 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][9] 1285 295
set_location scheduler_0/_l1.triger_reg65_0 1476 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_minus1_next7 1978 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/cntBinary_RNO[1] 1596 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/ptrsEq_wrZone_NE 1613 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[19] 1934 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJF94ksq0l7v52kghbg[6] 2192 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IjvnE056Cs7wK4simaaa93856xy[3] 2032 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/clr_dly.clr_cnt_3[1] 2177 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk1[1].wr_en[1] 1536 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[43] 1773 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[15] 1422 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ihf3FK0yGLCovs2rc 1657 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[56] 1531 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[45] 1753 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHm5[4] 1981 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[120] 2298 376
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/resetn_rx_d2 1433 274
set_location scheduler_0/sched_regs_4_[28] 1498 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw85mEgBksFAagJb9tkxA[7] 2046 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IDgmp42atiKt25L6l7 2136 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u_2[17] 1055 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzhp[1] 2001 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[53] 1838 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjzhCj8i28J7GIofmLkcbAl1xba 1686 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_completing_ex_2_0_a2_0 1243 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[0] 1251 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie58ecaE8u[0] 2029 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IqdwhuzntgDkApjprquitD3j[0] 2138 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DLAI9glrFCu5ln87LH7[8] 2079 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[15] 1807 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[17] 1417 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ib40EChGm2gzHvgL[0] 2056 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/genblk3.un16_tdo 828 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzhp[3] 1948 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/opsrv_cfg_d_req_valid_1 1283 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[64] 1681 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/asize_mst[1] 1541 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[1] 2155 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[126] 1597 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[14] 2109 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[6] 1756 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[7] 1211 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_0.delta_delay_0_7[7] 2048 354
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/pauselow_RNO_0 503 54
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[0] 2340 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_visual_start_bad_data_check_next18_2_i_i_a2_1 2005 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state_RNO[2] 2022 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dqs_oe_p3_internal_reg[0] 1789 370
set_location scheduler_0/sched_regs_0_[10] 1438 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[28] 1524 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjzhBI10fa4p4fp4jDwf86DeFbe 2084 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt[6] 2082 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_init_delay_next_1_sqmuxa_1 1999 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_1[2] 2066 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_full 1530 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IxiD6aD9p9iHIoqtKFh3c[5] 1917 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iof01Enzefi1h8[4] 2241 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[5] 1175 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[32] 1947 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_start_bad_data_check_next30 1983 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[90] 1878 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ifydx2D6zdhysllz0onBHyn6x8Lb8j 2107 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ie1hronJ4ajf1nnpAsh2 2093 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/transition_found 1830 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[2] 1946 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/reset_counter_3_1.SUM_i_o4[2] 1708 243
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv[31] 1179 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][37] 1379 310
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/un1_cfg_ssel_1_sqmuxa_2_1_RNI2ARA 1384 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr_4_iv_RNO[0] 1288 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[52] 1609 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un108_0 2014 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbjqzcyjncxiEAAiaviu1hx4Icoafq4a4pGovl6[0] 1673 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[72] 1609 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ibhuze6Lv1D7LnvCtd0aghz0920iw9b2f59Kvl6[4] 2016 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_17[31] 1021 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/In9At4nD60bghi6pbCGKaE8u 2030 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IEijdBIK 1904 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[116] 1928 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[19] 1190 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[95] 1878 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/un1_tap_count_first_0_sqmuxa_1 2036 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl9awH2GsbbIqAb7 2098 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[11] 1574 324
set_location scheduler_0/sched_regs_2_[30] 1461 301
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel[0] 1417 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/currState_RNIRD7R[1] 1608 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[24] 2169 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IIHs4iibaA0zJEldDG3KtqFvjIAvwJdL8Kea5GsFpgBm4FstAueL4ly7xiKw6ktChdyit7c 2028 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[21] 1407 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[87] 1881 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/push_counter[1] 2202 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[23] 1772 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[50] 1774 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_cnt_cry_cy_RNO_0[0] 1486 324
set_location scheduler_0/sched_regs_2_[4] 1435 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_4[14] 1369 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4II5[1] 2074 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/entries_in_fifo[1] 1566 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[5] 1961 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[9] 1856 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un17_cpu_d_req_is_apb_mstr_2 1201 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[45] 1711 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_RNIAO1F[4] 1980 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/currState_RNIS9Q51[1] 1482 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[83] 1784 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[29] 1957 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[13] 2186 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[11] 1183 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[17] 1920 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[40] 1463 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[44] 1336 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns[9] 1834 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_n_1 2190 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[76] 1777 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[2] 1762 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[5] 1698 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[71] 1936 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_dfi_rdlvl_resp_next_0 2036 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[10] 2292 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3AzJvs2ndD3c[1] 2255 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[0] 1920 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[28] 2120 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[50] 1466 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/sm_dq_oor_5 1842 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_m6_i_a1_1_4 1273 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_state[4] 1083 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt[7] 2006 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[69] 1711 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[37] 1951 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[30] 1191 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat5 1539 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_rd_illegal_i_a12_1_4_0 1310 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbsbI6oBxyu49iD8[9] 1791 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[9] 1161 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/to_wrap_boundary_out[0] 1480 325
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTl0Il[1] 1329 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IcILGLt7fAeh1JJfdg3wh8h[2] 2099 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[27] 1143 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[3] 2160 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/gen_buff_loop[0].buff_valid[0] 1275 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[20] 1667 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[2] 1313 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][31] 1295 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jqk62fs2C3yrz1wB8l[3] 1675 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[55] 1770 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[46] 1947 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[10] 1616 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/cntBinary_RNIGKDE[0] 1629 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[10] 1358 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdPtr_s1[0] 1571 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[18] 1465 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihg4wIB[12] 2238 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/push_count[1] 1945 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[74] 1769 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[27] 1175 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcGvb2pmI9dDzEsv6nLuKgu[0] 2216 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out[0] 2061 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][37] 1430 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/phase_move_current_1[1] 2062 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rtkisIL4vJa95si313FwH396gz[0] 2061 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[7] 2149 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/incr_fuzzy_next_1_sqmuxa_0_a3 2102 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0[14] 1370 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/operand1_mux_sel_1_0_o2[0] 1304 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[7] 2025 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_ready_sig_2_a0_1 1273 321
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo_10_iv_0_0 493 54
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_3_a1_7_2_1 1206 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[60] 1890 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IdEmlJnFss[1] 2186 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/I4eFk3jFE0GBIspL6gt0q2dDBC6ur7d 1859 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[52] 1609 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[21] 1838 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[24] 1813 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_exu_result_mux_sel_ex[2] 1234 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[32] 1878 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[3] 1208 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[4] 1926 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[70] 1702 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[19] 1340 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IEy8s2D1[4] 2196 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[18] 1845 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[41] 1456 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/tap_count[3] 1971 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_1_i_m4[0] 1211 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_0[25] 1166 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlfycuzHcykGev3071f6f5n[5] 2252 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmiqDaIg8cbb[4] 1646 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[80] 1882 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[94] 1788 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata1_mcontrol_execute/gen_bit_reset.state_val_RNO[0] 1164 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[1] 1813 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[14] 1224 267
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[55] 1559 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_36/ImCr 1680 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[137] 1811 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[15] 1196 262
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[2] 2011 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[80] 1880 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeuJ3buLxLtngLx9j8sm[13] 1971 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[40] 1982 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IcIGDJKntIznd5IhfCnc0Iv[3] 2239 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IG5n1heguJ8vuitBlD 2130 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[34] 1850 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tKI1F[130] 1798 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[147] 1915 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw85mEgBksFAagJb9tkxA[2] 2041 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/transition_check_counter[3] 2224 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[52] 1398 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[3] 2203 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.rdAddrGrayReg_w[0] 1030 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[67] 1797 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[23] 1058 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[27] 1658 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[6] 1847 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxnlCJf1BjoGohz[5] 1938 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ILldmlBq89x52bqkJsv5tqbh87dElE4qAD9gIp[9] 2000 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[59] 1664 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[33] 2156 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[91] 1852 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2[7] 1057 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/delay_cnt[7] 2012 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_1[3] 2067 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IxC4mIzI8bh 2073 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_3 1313 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[53] 1912 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_0[4] 2189 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_216/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afu3 2004 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un174_shifter_result_1.CO2 1093 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[25] 1846 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IbyzBbsDyJwbzeBKoleJggGDwr 1770 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db6_reg 1767 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a1_1_2 1225 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p0_1_3_1[0] 1776 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/wait_safe_move_comb.visual_move_safe_done_next8 2089 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/data_0[0] 2159 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/iog_rddata_en_p0_n 2138 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[20] 1662 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/g0_3 1282 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[18] 1988 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[8] 2009 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91bgzABh76dLzdafbuwirmz7CjmB[6] 1660 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[53] 1610 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[34] 1725 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Iqdwhaky3vejDk04qjKlnECq 2127 318
set_location UART_apb_0/UART_apb_0/CUARTl0OI[4] 1360 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IekuGGsKcklfrdsgf016 2203 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[10] 2159 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current_RNO[1] 1894 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busy_ff_2_sqmuxa_i 1177 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw_select_RNO 2098 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[14] 2191 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Iddgr8l1i3hBxnmBE4KwfIn[1] 1938 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_44_2[5] 1071 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_op_completing_ex_3_0 1250 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/rd_pointer_q[4] 1338 280
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/zero_hold_reg_data_0_a2[2] 1521 324
set_location scheduler_0/sched_regs_2_[7] 1438 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IeBv4acHxGfuCxo7Bubje9iyycAm17 2175 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state70_4 2087 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next17_2_i_0_o2_RNINFCP1 1958 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[39] 1582 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/rdptr_RNIJQKP[1] 1404 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IclthlJIm5eLzivI4257IAt89ccn2AuesKBIGjIxi18xgF[44] 1719 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlfycuzHcykGev3071f6f5n[3] 2267 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibs427[5] 2141 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[78] 1815 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[1].buff_data[1][1] 1301 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[44] 1735 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[25] 1708 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u[11] 1071 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db1_reg 1801 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[3] 1364 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/If4H8Ijmc2Fi47gDv6Hk3rD3L0I17z 2137 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/VALID_GATING_LOGIC[1].VALID_GATE_COUNTER[3] 1895 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[0] 1550 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ib903bu09t3gna09adIgba6Dbd[1] 2095 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_m0 1278 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_completing_ex_2_1 1261 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[2] 1303 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps_180_0_next_i_a2[2] 2056 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgH38H0k8ds3ch[5] 1717 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un1_set_wfi_waiting_6 1256 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Iiry480Eg9FjskoD2[3] 2141 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[6] 1984 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IpCxezkzzjHCCy0y2ynfz77h[0] 2035 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m14 2003 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset[6] 2035 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][33] 1389 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[109] 1684 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Irsel5iAFwgD7jvFaCx78AxgcEdwlxur7g 2187 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[7] 2063 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[75] 1901 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[27] 1828 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/addr_out[2] 1515 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[111] 1802 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[82] 1788 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[92] 1699 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[22] 1628 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[23] 1705 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[5] 1756 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[24] 1109 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ihf3mrzL79mAcaFss[1] 2213 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_r0[0] 2058 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[112] 1844 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtjIIL36k16[5] 2061 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47c[1] 2078 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[18] 1642 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[10] 2300 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][19] 1275 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[102] 1893 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[18] 1683 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[57] 1534 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[51] 1608 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[23] 1718 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ik1sxxgxm7Jsm8bm0dxf7v841wk98zbf6vywv 2027 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[43] 1728 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[17] 1922 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ii8LjDsiGGfgbbLH6 2096 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/I8E2adheoDtG4xF7mw1a9utgAmlwandggrkj2jddoyhBJp0jskogwyibz7Kb5[3] 2266 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[5] 1878 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_173/Ic4jjp3AKtw9hg3f40xhpJc 1816 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[46] 1468 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[24] 1031 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[51] 1382 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[0] 1929 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[10] 1728 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[16] 1199 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[49] 1792 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/IicFvxusBcvyfF0wHHkqC9BeKgr[3] 1759 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcBx300f4p3FyyEdnD2GG1B[2] 1890 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[28] 1896 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ijro31xaEa2nL8qnGLCxrAkF77a[7] 1681 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_3_a1_7_N_3L3 1207 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[4] 1650 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[0] 1356 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_int_4_sqmuxa 1191 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[15] 1133 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Io9dJ4D3rhdBJc[5] 2214 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[26] 1226 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[15] 1166 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_hword_high_only_u_i_m3_1 1308 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[23] 1839 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_91/ImCq 1866 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[1] 2060 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ihf3mrxExcAFEp4Dx[3] 2167 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntBinary_RNII3QC[0] 1598 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzhp[10] 1982 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[85] 1603 349
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/APB3_0_APBmslave1_PRDATA_m_1[2] 1325 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_sel_ex_2_0[1] 1176 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[20] 1539 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/ImL8HE05Bus48s[1] 1567 229
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IcILGLt7fAeh1JJfdg3wh8h[1] 2140 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_gt_error_next_0_sqmuxa_1_0_a2 2112 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IhE893e3CIgytGKIfhcCxBKkAKHA7ydncc1jrn6bnwAlDswxACq8BmIFovl6[5] 1681 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[19] 1280 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un21_gpr_rd_rs2_completing_ex_RNI6E0Q 1218 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IesxzvhJDv 2134 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un26_sba_req_rd_byte_en_int_i_o3 1175 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/no_burst_clk_sel[0] 2136 358
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_2_UIREG_7 433 6
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_immediate_1_iv[22] 1188 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[14] 1206 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][27] 1559 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[86] 1840 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/If0mktEo8sge9s1u62p7tt7fhyGG17[6] 1680 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][0] 1304 289
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[56] 1570 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IbDgysLgojnnxyhcamsvd8p4sz[3] 2051 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_6 1958 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IeJIDzDdgJpI0bKc25HC[3] 2230 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_ns_a2_0_5[4] 2209 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[53] 1778 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[83] 1875 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[5] 1716 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[15] 1395 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/req_buffer_reg_sel[1] 1287 321
set_location reset_syn_1_0/reset_syn_1_0/dff_10 1694 244
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[6] 1928 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un17_cpu_d_req_is_apb_mstr_24 1225 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[2] 1962 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[107] 1914 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/If8HuG90yFKdH5dwt 2252 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[5] 1435 336
set_location DDR3_0_0/CCC_0/hs_io_clk_15 1751 380
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IjzhCccGK6ic4BjFvID1t4y0G29[8] 1964 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo_15_iv_32_i_o3 1510 306
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state93_0_a2_1 520 51
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_first[4] 2135 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iug2rl59zLh3pgbFyAHhrj9oqgBpD2jGII3JscbLL4rc 1801 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[20] 1648 307
set_location scheduler_0/sched_regs_4_[16] 1486 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJF94ksq0l7v52kghbg[8] 2182 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[116] 1835 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ighyj8tJ6A5CEE6gurrleuhcwEIdbHqmybazHxbh 1652 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_38[4] 1009 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/sample_reg 1993 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzm5[5] 1984 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[33] 1428 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg4 1279 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[13] 1570 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[13] 1711 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IbajhAlwjG9pB69yHumLFp673K7BGzlkJE7Gogt 1956 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[11] 1057 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[20] 2039 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[44] 1735 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[6] 1471 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db2 1854 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/cntBinary_RNO[0] 1622 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[15] 2176 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iiry48zBKGi4plxbh[5] 2239 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[30] 1869 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbD4i9FtdCmtC7cfd8c7FBdJ0ec7m0009uDuleouKbF27x 2173 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2_1_sqmuxa_1_i 1851 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p1_reg[0] 1799 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[5] 1713 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[112] 1926 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbsbI6oBxyu49iD8[0] 1699 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[29] 1082 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[42] 1566 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[21] 1662 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][17] 1397 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p0_1_6_2[1] 1781 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_4_RNO 1139 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[33] 1886 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[8] 1965 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[76] 1837 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[65] 1788 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[24] 1493 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[24] 1126 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[30] 1107 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[12] 1113 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[120] 1660 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzhp[2] 1942 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IfigrH0bF501LEAKtiCu 2103 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_early[0] 1431 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[8] 1929 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IjnqBeDH2x0BDFEB0yoFpC0djbd 2203 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[4] 1375 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int[9] 1171 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][20] 1337 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/pause 2099 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_152/Ic4jjp3AKtw9hg3f40xhpJc 1859 349
set_location scheduler_0/sched_regs_1_[0] 1464 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[15] 1687 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[40] 1694 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_status_mie/gen_bit_reset.state_val_4_0[0] 1247 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[113] 1919 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IxCyClhqFss[0] 2124 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbD4i9FtdCmtC7cfd8c7FBdJ0ecwiumFw8e1KgDfA3F3md 2124 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/cntBinary[2] 1622 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_state[1] 1189 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[6] 2138 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.found_zero18_0_a2 2162 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[120] 1668 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iiry48zBKGi4plxbh[0] 2246 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[1] 1628 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_0_0_a2_RNIBT235 1212 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Izyochnxp5rEqjdIzer7e 2164 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[112] 1787 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/If4H8Ijmc2Fi47gDv6Hk3rD3L7lvmm 2142 315
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCON/tx_fifo_write_sig_0_sqmuxa_3 1321 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_128/ImCr 1856 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_125/ImCr 1839 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1[26] 1020 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[10] 1185 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[3] 1982 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg_proc.out_of_range7_1_0 1909 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[34] 1945 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[28] 2102 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[3] 1886 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[132] 1886 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IxCyClhqFss[0] 2256 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_data_valid_4_1 1161 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[27] 1028 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[70] 1817 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[2] 1852 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[0] 1169 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_rd_req_cmb_1_sqmuxa_2_i_0 1093 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns[7] 1762 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3462_0_a2_2_0 1321 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dly.dly_cnt_3[2] 2140 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[50] 1550 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_clk_sel_next_0_sqmuxa_1 2134 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qxp[0] 2105 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[30] 1098 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][2] 1304 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ii1H8g4Ikb9rhgBcx[5] 1698 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[20] 1358 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.dpc_debugger_wr_sel 1161 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[2] 1164 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output69.pre_iog_en_output69_0_a2 2198 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[53] 1513 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[5] 1977 340
set_location scheduler_0/sched_regs_5_[10] 1474 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[22] 1393 306
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_axbxc4 519 51
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/buff_ready_reg 1313 301
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/empty_out_RNI2H9D 1368 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_0[28] 1165 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/I0yi97E2txCvwjxkHfznFGzstpvaD8m[8] 1640 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[0] 1976 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[25] 1134 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[57] 1910 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/cmderr_ff[2] 1062 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmb4Idyqn4aJdJELb9f8Id9r5[7] 2098 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[3] 1362 328
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_5[5] 1402 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjI6vlFq07hHuzGfepGl5zDI4b5[6] 2183 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[4] 1839 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[22] 1225 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/dqsw270_direction_mux[1] 1828 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[28] 2116 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ICqwA59uED8zLo54D2[8] 1995 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[121] 1667 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[21] 1193 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][22] 1359 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[48] 1734 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3AzJvs2ndD3c[4] 2228 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_apb_mstr_0_a3_0_1 1259 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p3_1_3[1] 1808 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8v0G16[35] 1656 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[43] 1472 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_gpr_wr_sel_ex[4] 1181 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[20] 1711 256
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[119] 1825 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcAob8fxvtLeioGrfK0CHayxvjmaGBckedcw4GIev9KH4k99AvHpg4rKvyaDg0djx4 1789 330
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTl10.CUARTO1I4 1332 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[6] 1838 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.wrAddrGrayReg_r_RNI3NBV[1] 1013 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][40] 1419 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[19] 1940 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[36] 1989 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[86] 1999 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3463_0_a2_3 1332 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ida5hpbJ9lKALCatlq3c2rb 2141 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/IbzoinDnrGHaqvJLdiiJ32m8hA[1] 1772 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[29] 1733 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[2] 1850 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_debug_state_1_sqmuxa_4 1068 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][30] 1383 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IofacnKxvkIecs[0] 1611 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[16] 1571 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_2_RNO_1 1224 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[42] 1904 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[65] 1796 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ICqw8b8qk8akmcL4gq[0] 2129 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[25] 1614 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ICqwA59uED8zLo54D2[4] 1994 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180[2] 2131 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un7_Tc0_l_En 1311 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[7] 1362 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ii1cxwpgHFjqnDAnpbljtIKahvztDcc2v3q5csF7KotEwD0irjrr1yjxLt900bspur3j2b[2] 2223 330
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI01 1333 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[34] 1724 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IHc17JIypwxGazHxbh[4] 2127 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[32] 1822 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[1] 1108 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_0 1629 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/transition_found_RNO 1951 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_answer[0] 2152 361
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/CLK_DIV[3] 1397 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ijn0LHsfEoujHGDvff8njLKaE19[1] 2123 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[3] 1984 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[7] 2153 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg4_RNI0JEQ 1283 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[3] 1938 334
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC2_msrxp_strobe 1416 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[7] 1038 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[56] 1647 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_valid_i 1253 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270[3] 2051 373
set_location scheduler_0/triger_reg[1] 1534 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/data_03 2066 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_4[9] 1896 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[100] 1653 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[97] 1872 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[5] 1933 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[133] 1896 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[17] 1708 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[11] 1637 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[0] 1854 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[71] 1807 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_i_a3_0[0] 2025 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/wrptr[1] 1901 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[23] 1835 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[152] 1778 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output[22] 2190 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1_1_a2_RNIMQUP[0] 1191 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[3] 2109 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[16] 1328 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimttFaciptjbc 2054 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnup55KbnnFss[9] 1810 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/record_extra_dq_delays 1923 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[19] 1597 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IiJx5knAt7eEmm7cu 2185 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_25/ImCq 1736 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[10] 2162 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[15] 1957 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iof01Enzefi1h8[5] 2272 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[15] 1769 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][12] 1292 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_0[7] 2077 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sbcs_busy_ff13_3_0_RNIKOTJ4 1179 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc_RNO[2] 2169 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[13] 1297 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[0] 2124 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[16] 1237 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[8] 1689 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_129/ImCr 1854 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output65.pre_iog_en_output65_0_a2 2197 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbDjfhFeG9qBpd3u18HeycAm1A[34] 1699 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[4] 2167 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[1] 1968 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_ba_err_ff_0_sqmuxa_1 1140 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Iqdwhaky3vejDk04qjKlnECq 2112 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_lm_0_fast[0] 1906 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_ns_0_a2_1[1] 1851 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I436b7Fh1kKhz1fKC8AkoakBpu06Dba[2] 1664 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IxC4mH0zh3c[0] 2147 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[30] 1683 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[16] 1846 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[75] 1907 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_at_flush_0_sqmuxa 1286 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_3[0] 2074 361
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/un1_cfg_ssel_1_sqmuxa_2_1 1383 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[9] 1121 324
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw_42[4] 1393 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[64] 1602 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[4] 1680 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/prescale_counter[0] 1129 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IsgHFHis7HDCl2yFKcDlu97c0Ii76a25H6[1] 1665 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[55] 1764 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfinAcafmBuJH9tmnHgs 1691 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[23] 1191 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_cause/gen_bit_reset.state_val_RNO[2] 1260 267
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[38] 1564 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_3_RNO 1107 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[20] 2031 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ib9xpKHKAce68JIhr1sJ4lq974[1] 1610 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[17] 1403 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[21] 1188 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[31] 1728 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IxiD6aD9p9iHIoqtKFh3c[7] 1951 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntGray[0] 1609 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[54] 1526 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[122] 2271 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[9] 1195 273
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[5] 1398 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[101] 1599 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_gate_training_next256_NE 2089 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[33] 1413 300
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/un34_fifo_mem_d_31 1332 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[51] 1636 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[7] 1666 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[106] 1830 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_6[0] 1944 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/cntGray[0] 1620 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/prescale_counter_4[0] 1129 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_4.delta_delay_4_7[2] 1884 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[19] 1115 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/rd_data 1293 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[19] 1971 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[22] 1243 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib2KbL38524bBtBlsueraGf016[0] 2113 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState[11] 818 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[60] 1606 318
set_location scheduler_0/prdata_1[27] 1489 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/hold_fifo_block_cnt[0] 1950 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[11] 1574 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[44] 1718 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[42] 1459 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[6] 1705 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/incr_pkt_cnt 1516 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][16] 1279 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_filled_next_1_sqmuxa 2192 351
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state[2] 1410 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_108/ImCq 1847 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/empty_RNO_0 1914 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbLgwxvdJcylwH2td6ct0umlFwD60nzf4v7d 1637 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.dcsr_debugger_rd_sel_2_0 1163 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[26] 1923 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[4] 2003 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/rddata_en_registering.iog_rddata_en_p1_p_2 2141 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[3] 2160 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[25] 1962 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_en_retr 1240 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][8] 1294 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[5] 1966 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Izkwv3o7pzo8H5Ke2cxc7gbKfi7C9wr[2] 2199 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[37] 1488 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel 1146 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_BChan/genblk1.cmd_fifo/fifo_ctrl_inst/rdptr_RNI7BOQ[1] 1577 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[52] 1774 331
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrPtr_s1[1] 1643 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[5] 2175 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnuq8hw6rcax8[2] 1827 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_empty94_a_v_0_x2[0] 1590 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[62] 1752 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[93] 1861 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[31] 1966 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[97] 1784 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[58] 1865 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_5[6] 1092 303
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo12_i_0_0 518 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[43] 1633 352
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[52] 1556 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][17] 1401 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[3] 2099 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[48] 1387 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IK019csCqaxmEmd9r5[0] 1656 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qhp[0] 2081 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0tJECv 1804 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IirmgHqul162tjdr5[0] 1894 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ij7a1zHkdIzxatmJ9GfEamdc2ra 1670 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IfmwrroH7jCk79eEann2D92jzy3mra 2186 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/asize_mst[0] 1537 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[88] 1789 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[6] 1962 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[15] 2029 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_16/ImCr 1732 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2_7_RNINSPU2 1226 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ifoy68zI7acEFczf0HmD[3] 2188 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_3_2_0[13] 1056 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[13] 1718 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[32] 1411 306
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst 504 2
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[3] 1964 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[4] 1371 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/II3ttGccaqAjsg0ogw[0] 2083 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][2] 1456 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[59] 1576 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IlICirkIHjmKAbt6IkE7dyGgf7DqakL9sdaKBbxowbBJECs[2] 1658 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt[2] 2014 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[10] 1636 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset_move_count[2] 2078 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_ns_a4_0_a2[7] 1855 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo_15_0_iv_0_44_RNO 1502 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p0_1_7[1] 1768 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[39] 1988 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[9] 1661 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[64] 1880 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[29] 1094 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[120] 1793 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db2_reg 1777 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[36] 1723 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IeBpu1ovx2 2184 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/g1_0 1237 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un6_instr_is_lsu_op_retr_RNILOE76 1267 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IJAFgduAd8vurt3ECs 2106 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[1] 1213 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[13] 1390 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[1] 1975 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[28] 2031 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ijfz2gzDljmycre59e0hH6FIdwq[0] 2081 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[67] 1514 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk4[1].un39_wr_datalto6_3 1500 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_tick_23 1318 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[42] 1941 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[9] 2206 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[41] 1521 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Ib5kuiaHr5ifIeh4 1642 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[88] 1629 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ih731y6EAcqFckqx8[7] 1784 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/un1_irq_ext_enable 1238 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[80] 1992 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[0] 2064 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DLAI9glrFCu5ln87LH7[11] 2087 334
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_count[5] 1410 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB016[9] 2173 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I436b7Fh1kKhz1fKC8AkoakBpu06Dba[1] 1659 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[14] 825 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/buff_wr_strb[1] 1279 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[117] 2164 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IhqioI9lF3iJzdDrb[1] 2182 376
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i_RNO_6[2] 482 48
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_reg[2] 2178 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ic0txxqA6JwB5i4kH5odhbb 1795 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[94] 1595 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/N_48_i 1252 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[77] 1776 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/NEXT_STATE_ASSIGN.un1_dq_in_reg_5 1853 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_shifter_unit_op_sel_ex7 1216 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_is_fence 1250 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt[7] 2091 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[23] 1020 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip5znvIHDnugF6bmz2h9jg8z[6] 2076 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IjnqbfeBsL44Ko4oov8h2osjhxA[1] 2186 306
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i_RNO[2] 489 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0u0ww5xfj4f8jwgwHyhC 2046 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[13] 1334 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[18] 1391 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[1] 1613 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Ifee1IvndIGGw4k7i019[2] 2209 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[17] 1198 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[30] 1771 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_wrCtrl_inst/ptrsEq_wrZone_NE 1575 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IgrEe7FpLmDzeamJ0slzJgIHKhHb2H9fE14shJH8[34] 1644 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output67.pre_iog_en_output67_0_a2 2196 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[10] 1951 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[18] 1308 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[10] 1369 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[4] 2147 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180[2] 2042 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[6] 1866 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/I0yi97E2txCvwjxkHfznFGzstpvaD8m[1] 1633 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[40] 1928 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/SLAVE_WVALID_RNO 1554 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_end_cycle_1 1515 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[95] 1853 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbcCj0n9h1rFfhGCA0Gct96qJum17 2087 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_resp_ready_int22 1177 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_i_a2[4] 1254 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[20] 1705 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[13] 1962 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[50] 1804 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[19] 1033 315
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[24].BUFD_BLK 600 141
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_2[20] 1120 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[26] 1787 364
set_location INIT_Monitor_0/INIT_Monitor_0/I_BCTRL_HSIO_1 2464 377
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count_0[6] 1289 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[1] 1812 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[14] 1658 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[5] 1977 370
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_count[0] 1405 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val_or[0] 1156 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][33] 1413 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rtkisIL4vJa95si313FwH396gz[1] 2055 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IHa1oL4gsu5uLlmufnucL0swf2ce[2] 2248 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Iq8KDDCp0mq2f3uLhAHbw7lqfKBfv2H5Giyh89LrEmlwhzwxelsty3C6H1ztg59DCHc7pIwqdvzgCFI1rp2B4uFo6EibzL4gs[1] 2232 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[15] 1129 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[13] 1213 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ibq8czwCnIcqbuh7[0] 2135 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt[0] 2035 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/rotate_count[1] 2229 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IjnqbfeBsL44Ko4oov8h2osjhxA[0] 2147 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[30] 1406 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[40] 1572 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH0p48s[0] 1894 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[5] 2051 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[1] 1921 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNIKV031[18] 1347 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[4] 1974 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdmszzK8j307ji0bporycwlwFe3sjwBl9[45] 1716 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/IeKz47q3p5wkbhBrceb92EKAuHf1h8[0] 1902 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IhyCeA60w34bhm7olloocn8zJJhJCzBD7IyeBmCDym5qmfK0l9bjzw0rwhbh 2071 286
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icznviv4Axvljug9gAe0BH8 2018 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEeG83pkEm6vmp7rlqsivg5n9DB7j3A1mt2ehx[25] 1638 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs2_rd_valid_ex_RNI74212 1192 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iiry48zBKGi4plxbh[2] 2114 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_4[9] 1358 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un15_increment_0_a3 1176 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/counter[1] 1081 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_28_RNO 1111 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/wrptr_RNO[1] 1484 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ic5FC3nGqsFepB8ycw5jkd9ea185GGijrJd20Ajy65J6FhJD3iKqsv1iqy4xrLL4rc 2054 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_10[29] 1070 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[51] 1882 313
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/un1_rd_pointer_d_1_sqmuxa 1370 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[1] 1987 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[28] 1413 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_ns_i_0_a2_0[14] 2203 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe8v0G1A[34] 1680 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/move_safe_counter[3] 2022 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IrscElxpna5vo0jdgwpHB23aJG5aAyhIss[11] 2069 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[89] 1854 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[4] 2008 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_wrCtrl_inst/WrCtrl.full_3_0 1577 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[18] 1214 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[85] 1880 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[1] 1837 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ibrrr5fmhqr9utsu[0] 2062 340
set_location scheduler_0/prdata_1[19] 1426 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[125] 1622 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_6 1994 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IcA1oErFHz8sm[1] 1702 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[41] 1377 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/sizeDiff_reg[1] 1544 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[88] 1623 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[141] 1821 331
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/pauselow_RNO 500 54
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busy_ff_1_sqmuxa 1187 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[2] 2015 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid33 1165 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[67] 1796 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[11] 2197 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DL7b8Iyo6bKn2mwChba[1] 2111 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a3_7_5[0] 2036 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[9] 1293 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/end_cycle 1512 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_118/InLd3Jx59srt7c[4] 1857 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[14] 2017 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ItCnhDGsmG44vl2kxhGBf47w0JxcFIrFfslcuEKDAr7b 1689 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_4[2] 1122 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3C72i3vAjh3c[6] 2188 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[7] 1037 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3C72i3vAjh3c[3] 2174 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIJT3S1[28] 1390 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[104] 1831 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[17] 1827 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IoC20k8w0BgkydmLrH3ImJwI8grnifId7c 2175 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[26] 1427 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[103] 1627 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[0] 1626 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[49] 1662 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3 1237 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[5] 1259 268
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/cntGray_9[2] 1631 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[144] 1885 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[116] 1782 325
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTIlIl_RNO[0] 1348 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkg0hlAaEmn81Gdk18[2] 2028 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[76] 1664 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db7_reg 1772 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNIER231[24] 1333 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IGgdqoa2arv6i7HlKhighyAkF3ws[3] 2207 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IzxcpeAB2Jc[4] 2180 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[0] 1224 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[36] 1569 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[19] 1450 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[90] 1819 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[24] 1221 262
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[2] 1849 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[8] 1788 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[33] 1960 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[6] 1785 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_ac0_1 2006 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq9ekhn9GCuDm77rg991L7cbFq9Jowr[3] 1912 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[141] 1887 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzhp[14] 1919 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IcDLmsKqLCaFIzabumw1x3c[4] 2088 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[85] 1829 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0__RNIIGJ82[12] 1397 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ihf3mrxExcAFEp4Dx[0] 2160 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[7] 1252 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[55] 1890 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[108] 1686 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbjqyGq9LFtt7AcuzJuhFwoupjDy5d2clJi82re[7] 1658 297
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[16].BUFD_BLK 625 99
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[13] 1245 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[35] 1380 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_of_range 1916 376
set_location scheduler_0/sched_regs_0_[23] 1451 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[6] 2028 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IfodjkHvcfBxHbmd6mLrzr4BhG9r5Bedhh1ke7qBKeuhECxiDii7ystCntwrziu6cwBkssnFurwp95ith2xuionJK3ECr[2] 2262 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/cntGray_Z[0] 1602 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[0] 1807 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[2] 1915 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_clk_pause_cnt_next_v_i_1[3] 2103 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[27] 1233 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[72] 1776 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns[10] 1761 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][26] 1552 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[25] 1221 270
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[47] 1442 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[52] 1591 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_113/ImCq 1829 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[4] 1903 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[1] 1968 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_0_iv_0[29] 1164 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[24] 1939 310
set_location scheduler_0/internal_counter[16] 1545 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbcCj0Hula4wEeKCqx64bFpxLnh17[8] 2130 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[71] 1938 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[48] 1673 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[61] 1767 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_dq_dqs_optimisation_next61_NE_i_RNO_2 2000 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IcJqK4uyxxKJcws1GfJwFLsDr8zL7tjsz 1646 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[55] 1942 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pause_sent 2019 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[57] 1814 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnup55KbnnFss[3] 1696 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IbIKu9D19CEk1k1sxyI2hy9tocpw8vGGK9p8n5IczeDIrf 1619 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[22] 1441 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[16] 1412 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[27] 1536 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_47_u[25] 1046 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNO[2] 1614 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[11] 1163 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftE1kw921Cj82ra 1683 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[43] 1815 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[80] 1928 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[88] 1856 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[16] 1951 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[4] 1143 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[9] 1982 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibs427[7] 2138 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/II1CyFdF95lD3Im5H6 2263 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_RNO[10] 1879 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[25] 1107 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1_RNO[30] 1148 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[28] 1152 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2[2] 1615 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[1] 1861 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[2] 2000 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[107] 1584 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_1[1] 2160 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[5] 1036 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[57] 1889 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo[2] 1411 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnuq8hw6rcax8[7] 1772 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[96] 1861 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[122] 1795 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[20] 1711 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IhqioI9lF3iJzdDrc[1] 2174 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[31] 1553 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg_2[4] 1948 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/dly_cnt_RNI79RT[4] 2199 375
set_location scheduler_0/internal_counter[46] 1575 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB016[4] 2180 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeBu8IBK545hfaJfmpcpdAAcq33Grh 2181 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibs427[3] 2137 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][13] 1235 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[23] 1633 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[6] 1971 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_fenci_RNIQ5466 1263 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IflHbi0rD4he8sm57h1tLv4Cufec3Cl7L782nBH7[0] 2204 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ik1sxxgxm7Jsm8bmxDFGphbyicGaaHBijdEbc 2081 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/T_l_En 1330 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[25] 1298 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IK01AsaLstcf35lvgL[3] 1729 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt[2] 1466 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IdmGravAw33vBb0zuHv5FaBBnlp9I16vhBzxE1GjgJe 1861 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/rdptr[1] 1912 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[2] 1142 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcIKdqghpg5DsicxBuhB017[14] 2173 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un3_access_reg_valid_3 1109 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[61] 1881 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[55] 1499 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[30] 1192 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Inxtt1fwvDwihu 2053 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p0_1_6_2[0] 1776 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/master_beat_cnt_plus_1[8] 1460 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[11] 1183 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I0uLd5eibs4xrxo2zywIp[2] 2229 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[14] 1705 256
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0[2] 1051 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/gen_m2_0_a2_0 1245 294
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_0[6] 1384 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/buff_wr_ptr[0] 1285 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][1] 1346 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkcsko5Jdh62Jgf2rc[1] 2073 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[22] 1358 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[40] 1982 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary_9[1] 1640 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset[0] 2029 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a1_1_1 1224 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[50] 1761 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[103] 1852 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/sm_dq_oor_4 1870 375
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/un1_cfg_ssel_1_sqmuxa_1_2 1382 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/write_opsrv_core_gpr_ded_reset_5 1308 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Jxp[0] 2094 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_m2_1_0 1368 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[30] 1417 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a2_8[26] 2030 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[7] 1170 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbsbI6oBxyu49iD8[1] 1795 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/bin2gray_inst/nextGray_1_0_x2_cZ[0] 1610 288
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[2].BUFD_BLK 481 54
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[87] 1877 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[14] 1106 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][5] 1333 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_1_10_1_RNO_0 1480 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_alu_op_sel_0_a5_1_1_a2_RNIIMUP[0] 1199 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[125] 1815 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IrnbjoFb5k3zy0dHl5lK9mvDLv6BAqFjhinKmD5Dg9xz 1974 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[19] 1130 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/sample_reg 2064 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_wr_ptr[0] 1284 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IxCyClhqFss[5] 2129 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_6_0_RNO 1181 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[7] 2172 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[0].ds_data_out[1] 1529 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[25] 1737 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/flag 1980 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[7] 1556 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcynqGFK1Gogr[5] 1950 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3C72i3vAjh3c[1] 2148 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a3_0[2] 2134 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzm5[4] 1994 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntBinary[0] 1537 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db0_reg 1804 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[19] 1645 306
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_63_i_0_o2_4 491 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IAvCE09bC8me4nmKdftnenh84G7iI79dA2vAI56e1gacqhL26gs 2041 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[10] 1970 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[8] 1451 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcFmrm1akoEcllojkE4FG5uzLtbhBJCIp[0] 2085 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/load_int[10] 1971 373
set_location scheduler_0/sched_regs_4_[18] 1488 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[45] 1736 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_r1[0] 2057 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_110/ImCr 1828 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[5] 1098 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val_14_0_2[2] 1270 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[114] 1620 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_4[8] 1218 261
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state70_3 2076 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iby1JGs2enA2ig8259xzhdur7a 1675 321
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTlIll.CUARTIlIl_3_i_a2_0[3] 1350 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un3_instr_inhibit_ex_9_x 1271 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[14] 1704 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_txdly_cnt[6] 2075 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Lane_Fifo_Protect_comb.dq_dqs_block_fifo8_RNIRLK61 1944 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw_lm_0[6] 2130 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/req_masked_1_0[1] 1285 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[50] 1617 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iiry48zBKGi4plxbh[0] 2115 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/force_debug_nop_de 1266 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[6] 826 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[77] 1898 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IbDjfhHipu9AzzC7L9itla3BH7[1] 1884 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IJAFhs1pLu2e3zpb7d[0] 2194 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If20I5LIqHAlDF32yjCr92prF7AFbb 2059 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb92EKAuHf1h8[5] 1602 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1I6k18[3] 2140 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[62] 1776 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[36] 1050 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][26] 1548 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[93] 1858 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_5[31] 1349 318
set_location scheduler_0/sched_regs_3_[0] 1431 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/u_TCM_req_arb/gnt_m2_0_a2_1_0 1264 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[30] 1125 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_is_lsu_ldstr_reg_ex_RNIBF4V2 1236 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[26] 1672 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip5znvIHDnugF6bmz2h9jg8z[4] 2072 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[22] 1169 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[97] 1920 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[22] 1653 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[45] 1590 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[26] 1248 264
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[24] 1217 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[67] 1684 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[120] 1897 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[92] 1757 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[47] 1972 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ic8cExul2afDeE2qjjlj9kfH2ybpHtK6eCJqt7Gg8Bbz4cJ8JAB5wFpzx5ohIzj77c 1657 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xr71kHkHrjAf4FqF7LHD[0] 2030 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][2] 1468 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IGgdqn9Fau5cF4DAKgvCIdIgL4gr[1] 2185 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjI6vlFq07hHuzGfepGl5zDI4b5[1] 2181 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_priv_irq_0/u_miv_rv32_irq_reg_sw/interrupt_capture_reg 1244 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_1[4] 2140 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_5.delta_delay_5_7[6] 2026 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_RNO[11] 1880 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][12] 1286 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iqdwhak0icjcDiLIsyKcuL1F 2090 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_0_a2_2_1[1] 1337 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[122] 1676 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[13] 1045 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/write_counter[1] 1838 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[84] 1856 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[28] 1159 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ii8Lj1jsoyE7hgAhx[0] 2115 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_access_ff_3[2] 1084 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_d1_2_i_a2 1239 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[11] 1801 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[29] 1072 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[9] 1053 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[24] 2106 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[10] 1167 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[57] 1563 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[51] 1619 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[68] 1844 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[8] 1651 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[65] 1645 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iiry48zBKGi4plxbh[7] 2274 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[23] 1639 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[13] 1207 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un7_gpr_rd_rs1_completing_ex_0 1232 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[42] 1716 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtibvJzdBws[0] 2041 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat_2[48] 1482 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_10[30] 1010 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_5[9] 1090 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/IBdAkzIrJLitj3z6iwd4CGC2yCHuLBliekjI7i6mHfrcIzuByCs 1639 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ipe0ubuAqjgLtvpGsuclDoK4v2whfJ3G19[3] 1785 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P1[0] 2345 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[39] 1371 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[12] 1392 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_rd_op_0_1 1320 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IjnqAufnzc38obj4zDCroo5gbHF 2061 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[119] 1836 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n 2088 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/u_TCM_req_arb/hipri_req_ptr_RNO[1] 1229 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnuq8hw6rcax8[10] 1775 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[15] 1826 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[23] 1129 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_ns[2] 2188 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[69] 1658 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[0] 1191 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[1] 1343 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[74] 1861 354
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_0[4] 1395 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[80] 1629 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/cntBinary_9_RNO[2] 1643 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[3] 1395 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[92] 1832 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[24] 1034 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[63] 1815 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IdqzHC4sczFAFxoJttLcdh4l2IcyIeLH7 2173 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[20] 1425 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[60] 1582 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[116] 1829 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Idmsnlsua624EfaccJ4cf5u7xo3Chghcj 2146 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[31] 1040 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/ILmFIpzqDu4FsAgrlGwzCIFEbce0HrrCgwupl7 2088 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrb[10] 2292 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[30] 1838 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/clear_extend_i_0_RNI5TM91 1466 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un7_T_l_En_0_a2_4 1310 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[30] 1128 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/cntBinary_RNIHMBC[0] 1615 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/II3ttGnIy40r91Jmrd[2] 2125 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I320oEqs54cfwwcHw46dqyykx78F77a[0] 2056 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_93_i 1937 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[27] 1815 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[51] 1537 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_0_sqmuxa_0_0 1254 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/counter[5] 1085 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IfxH8u4AxL9u49ws7xog8miqfq4vmF 2206 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47c[2] 2077 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Jhp[0] 2079 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IoC20k8w0BgkydmLrH3ImJwI8gthdmcags 2182 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[5] 1109 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnup55KbnnFss[2] 1803 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[23] 1632 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/wr_en_cmd 1534 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[26] 1130 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[16] 1237 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_RNIJUMUIK 1234 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid32 1164 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI1GOH[14] 1236 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[34] 1670 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[56] 1477 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[47] 1862 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[34] 1867 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[14] 1298 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/cmd_oe_0_a2 2184 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[97] 1589 349
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[13].BUFD_BLK 687 141
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[16] 1489 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[6] 1460 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[137] 1891 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[43] 1969 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_steps180_3_lt_low180_next_3_1.CO1 2177 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/current_state_RNO[0] 2134 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next16_1_0_0_o2_RNIIABS1 2006 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en_int_13_m2_1[0] 1208 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/gen_req_buff_loop[0].req_buff_resp_state_valid_3[0] 1289 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_2[0] 2061 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IIKrkGKdHjzk2Chob5[0] 2197 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[51] 1912 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[14] 1277 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[26] 1304 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[14] 1836 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[4] 1840 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_RNO_0[15] 1945 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[0] 1855 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[15] 2086 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un2_empty_r_0 1056 318
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTlOl[7] 1346 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/mem_rdata[20] 1099 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qIB1dxI4tbkg0hlAa4e2zKvpzba[0] 2065 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[13] 1129 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclth1lcue9uAAm7ioHoBLJkFC49CBA96HvedqIwG9B017[3] 1641 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[76] 1869 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR[2] 805 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[70] 1636 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[96] 1893 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[16] 1906 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ijrw11s6HspofbKa9i2jFCaBvww[1] 2058 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/un1_WRITE_CALLIBRATION_PATTERN_PARAM_1_11 1786 351
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/clk_div_val_reg5_i_i_i_o2_RNI23NA 1399 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[89] 1848 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3462_0_a2 1325 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[15] 1646 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcGvb2sssjLb5nBz3Jm0Jhv[3] 2149 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKhxacpCnCE0cIjtiCr[140] 1807 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3463_0_a2_0 1320 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[16] 1190 261
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[58] 1504 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[18] 1392 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_2[11] 1185 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/sw_csr_rd_op_0_a2_4_RNI9EHU3 1233 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/In3GgC8yJsI63c[0] 2080 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[0] 1397 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[14] 1363 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[45] 1590 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IbcCj0n9qi09dqbzueDD9pdwwHxl9 2187 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[1] 1628 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIJO3P[0] 1443 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[1] 1925 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_gpr_ctrl_pipeline.ex_retr_pipe_gpr_wr_mux_sel_retr[1] 1233 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][15] 1417 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[3] 2181 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[115] 1837 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[2] 1925 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbjqyGq9LFtt7AcuzJuhFvIGBej4aAJ8pfuqmrc 1701 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_hword_high_only_u_i_m3 1329 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[20] 1684 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/move_reg 2013 370
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[49] 1614 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47d[1] 2054 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[15] 1160 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/tdo_1 817 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_0[27] 1381 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[7] 2011 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I1fEskd8Bactskpnjov8l[4] 1656 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4I25[1] 2098 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[15] 1104 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[26] 1635 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/un9_syncRstOut 1627 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntGray[2] 1555 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_p_2_u_1_0 2199 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/pause.m5 1910 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[7] 1698 256
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[13] 1778 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un28_valid_dmi 1045 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][28] 1556 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbzIaI83subhghbc[3] 2091 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[3] 2028 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[21] 1562 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/buff_ready_reg 1447 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_write 1272 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47d[6] 2077 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[33] 1952 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/branch_req_no_fence_i 1243 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[80] 1934 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[3] 1203 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[19] 1371 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[29] 1369 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[15] 1423 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[25] 1766 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iddf7nr2lJfegKhii9mnnch[6] 1711 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[11] 1190 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[39] 1441 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_initlDqs_2_stw_next8_3 1930 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.wrAddrReg_w_RNO[0] 1008 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IigH2j7xpuBrDBflaHjKhLGGqsu[3] 1850 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/un5_dqs_oe_p3_internal 1778 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/un2_rd_src_top_axbxc2 1487 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0[18] 1080 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[51] 1449 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Id8iwwwJ3bIxKB5nm95BjBKgJGc5mj1cj9gEHCF50H6 1702 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[18] 1348 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/iog_rddata_valid_0_a2[1] 1888 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNI4HU35 1265 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[2] 1336 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[54] 1597 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/currState[0] 1481 310
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_2[3] 1338 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[21] 1840 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt[2] 2095 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/un9_syncRstOut 1621 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iiry48zBKGi4plxbh[1] 2253 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[55] 1890 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ihts2Dy[3] 2203 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata8_24_0_a3 1238 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[22] 1345 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[28] 1278 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[25] 2038 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[1] 1679 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[23] 1701 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[4] 1043 319
set_location scheduler_0/internal_counter[13] 1542 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[39] 1706 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[3] 1718 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un102_7 2065 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[20] 1240 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/SUM[1] 1130 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[30] 1825 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[24] 1968 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[28] 1866 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/ImawrF2FxIyyDu 2157 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[25] 1129 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m62 1994 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW_SELA[12] 1906 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[60] 1896 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_10[28] 1009 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IdIeLo7LHC[0] 2132 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[23] 1244 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[4] 2166 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/rdptr_RNI0HJ9[1] 1511 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[60] 1606 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/un1_tap_count_dqsw270_NE_2 2065 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[48] 1474 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[89] 1674 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_r1[1] 2054 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/wrptr_RNO[1] 1426 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_in_reg[10] 1922 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[9] 1371 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IxjbK2BHrIyHg6L1hoxrc[0] 2340 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/alu_op_complete_ex_s 1230 315
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[10].BUFD_BLK 686 141
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1[21] 1367 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[57] 1563 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[3] 1854 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHs657xdpm6x8[1] 1761 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_curr_instr_enc_retr[6] 1216 289
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][20] 1550 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[9] 1723 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[19] 1117 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_wait_rxvalid101_next_RNO 1937 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[3] 2076 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[17] 1701 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[0] 1024 316
set_location scheduler_0/internal_counter[43] 1572 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[95] 1827 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[39] 1053 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IjvnE056Cs7wK4simaaa93856xy[9] 2038 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqB2ztGHKpeAdbunGjn2a9JI5umLn[1] 2124 301
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_ssel_mux 1389 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[37] 1712 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p1_reg_RNO[0] 1782 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_0_next_4_fast[4] 2192 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_expipe_resp_rd_data[27] 1154 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_1_0_RNO_0 2110 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/shift_wrap_mask_1.CO1 1488 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[25] 1828 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ib1n3A0ryf10xJch[1] 2118 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNIIGS15 1143 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_109/ImCq 1826 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p2_1_7[0] 1819 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[24] 1101 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current[6] 2061 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[88] 1914 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntGray[0] 1604 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IeJIDzCsJ0Bfzbwz1xbb[2] 2112 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[50] 1620 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_wr_sel.mscratch_sw_wr_sel 1153 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p1_1_7[0] 1807 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][17] 1286 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_2_current_RNIU3B11[0] 2173 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iiry48zBKGi4plxbh[7] 2100 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[8] 1689 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IigFstwhirf5Fr8KHd3tH5rCAhx[0] 2085 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[6] 1165 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IhqioI9lF3iJzdDrb[0] 2206 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3C72i3vAjh3c[5] 2159 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_4[0] 2041 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/data_gone_bad[5] 1838 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[74] 1772 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/command_reg_state_4_fast_cZ[0] 1068 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[93] 1612 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[30] 1862 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[13] 1080 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][32] 1419 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[1] 1333 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[76] 1787 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[27] 1131 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[58] 1795 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_0_next_4_0_a2_fast[11] 2100 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IiBcaAKh98BuIJw0Cp66t2ezCg1chv02Iw7wH 1709 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt[0] 2098 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3462_0_a2_3_0 1335 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[17] 1053 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ihf3mrzL79mAcaFss[1] 2198 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[30] 1677 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneDD8kGcaxudtvoj0270I26i75 1754 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[56] 1739 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[61] 1593 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[25] 2170 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJir2aia0d62kcIyrm3hfveromf[10] 2008 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_fast[2] 2186 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[29] 1596 354
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/counter_q[2] 1346 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[98] 1867 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/cntGray[0] 1536 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbrrrJv5s53EJFne 2068 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[17] 1915 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_r0[2] 2056 358
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_i_a2_0[4] 504 51
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[33] 1362 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[14] 1948 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_0[12] 793 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[8] 1645 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[53] 1675 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_RNO[7] 1956 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/gen_m4_1 1263 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_44_2[6] 1034 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[62] 1568 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw270_delay_line_move_RNIO9311 2131 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[34] 1824 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[22] 1192 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[60] 1621 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iewlp1fax8[0] 2136 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IEhL548s[9] 2076 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un4_bcu_op_completing_ex_0 1242 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[5] 2179 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[27] 1832 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbHe6nfpLvzngCsB53igjI5wjqaAiyG3Fdr5 2148 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[63] 1605 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[0] 1396 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw[7] 2063 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/sticky_reset_reg_RNI0UCOJ 1259 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[20] 1194 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[29] 1368 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqx6dtlofC12IJd6a0B9m5E5bpFae3[1] 2147 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[88] 1814 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[56] 1480 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[29] 1025 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[6] 1129 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sbcs_busy_ff13_3_0 1176 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[15] 2016 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[104] 1899 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_tick_21 1288 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current_ns[5] 2058 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[29] 1597 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_byte_en[2] 1264 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_data_resp_compressed_i_m2[12] 1389 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_minus1[4] 1964 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[48] 1922 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[19] 1033 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[38] 1635 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][32] 1562 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[2] 1855 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_24_RNO 1162 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I5sjo233lGH5qvbEbxLDkv2w0Hgs2enDE97ajDFaKaCkmcsJFbc 2067 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a2_7[26] 2090 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[64] 1878 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[0].buff_data[0][27] 1356 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[11] 1199 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6fxp[112] 2332 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IxiD6aD9p9iHIoqtKFh3c[1] 1963 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/visual_trn_compl_current[2] 2071 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset_move_count[5] 2081 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[6] 2083 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/wait_cnt_3_i_o3[0] 1760 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[24] 1490 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[3] 2007 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ib5G9j1Ca63GHDscr4twIFoLCL[0] 2095 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sba_req_valid_int35_1 1170 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[7] 1731 301
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg[6] 1426 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[29] 1901 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/count_en_0_a3 1181 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[11] 1186 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IkAe5Jicz7woFvq6FA60cuBHEdnkrwhfocasl 1667 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_5_0_RNO_0 2101 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[42] 1863 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/bin2gray_inst/nextGray_1[1] 1549 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[48] 1929 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[56] 1649 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[46] 1595 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/reset_cycle_count[3] 2198 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_u[23] 1047 291
set_location UART_apb_0/UART_apb_0/CUARTOOlI.CUARTO1OI5 1341 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2_1[30] 1185 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_1_1_N_4L6_RNO_1 1231 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[10] 1165 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/Ic4hh7Fr7E5m7crxda3Jmrb 1911 312
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_2[2] 1401 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfeBh2Cz8vmlavt1i85EzxA[1] 1700 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[0] 1446 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[30] 1925 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[25] 1705 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[5] 1342 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[85] 1788 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[16] 1202 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/next_states2_0 1071 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[24] 1907 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ib7qklaagfk4o4Hxumv6xhmwxmHjixwtxlgr[31] 1668 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_wr_data[27] 1185 315
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_pktsel_0_sqmuxa 1429 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[1] 1105 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_ABURST_out[0] 1511 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[2].buff_entry_addr_req[2][12] 1285 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[14] 1928 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IHatmCAEFcJiyHqyAgxvI6sdkHwu 1763 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[23] 1469 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ifv6u5Es4Jfckr6E3bdd3as8evlxba 2160 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[93] 1883 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/I0yi97E2txCvwjxkHfznFGzsvu1nmJj 1645 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[17] 1196 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[17] 1140 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlg9iwcIwru6FyjH2c7gcjJ[0] 2244 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ig3utDD[0] 2132 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[1] 1394 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IjzhCccGK6ic4BjFvID1t4y0G29[1] 1957 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[3] 2062 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ijo9FoKKohvCIGFlo8xmjejF92lKio4Ddjdr5 1756 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafxp[2] 1916 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[94] 1686 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[11] 1393 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[78] 1790 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItieBLbJ9Dl2op9kFyxGLq0qmj86D32b95y0ttsD87Ksr3K83sAtws 1978 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IoDJJ3oFqq6syKazou4lIdI9[0] 2079 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][31] 1361 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[45] 1589 334
set_location scheduler_0/sched_regs_4_[3] 1473 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[31] 1131 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[10] 1684 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/len_offset_pre_RNO[0] 1547 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/p_MTIME.un1_T_l_En 1329 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/buff_ready_reg 1277 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_txdly_2_lt_low_txdly_cnt_next 2068 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[12] 1192 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[37] 1699 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/MASTER_AREADY_0_a2 1545 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ImysL5uDjHmfx3[0] 2119 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[38] 1726 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbsbI6oBxyu49iD8[6] 1788 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ib4yyFnnED4Hv2Dy[3] 2044 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[13] 1117 316
set_location scheduler_0/pready 1353 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[33] 1879 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idlvk9B7oELzB2G9fiFlA3qexHdhdDh88wKw8EHnmra 1977 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[7] 1828 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_0_0_RNO_0 2052 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[6] 1402 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int_16[7] 1190 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[2] 1868 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[25] 1233 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/entries_in_fifo_RNO[2] 1503 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_strb_to_addr_cpu_d_rd/m90 1289 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ic8pGFwGKetJj[2] 2095 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[13] 1943 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo[1] 1557 307
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[33].BUFD_BLK 812 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[40] 1040 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[10] 1454 337
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/txfifo_dhold_dec_2_0_a2 1420 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/u_TCM_req_arb/gnt_m2_0_a2_1 1258 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[0] 1928 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[26] 1753 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IgrEe7FpLmDzeamJ0slzJgIHKhHb2H9fE14shI18[35] 1703 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[2] 1546 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state[15] 2172 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtf4gcbluvq80pGlfFCngyCcv0CjJ[1] 2137 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[9] 1237 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Ibhettv6vk1s7H26nILAlptK3ztrGGyB8lGLnHlEdHjAA1vgL 1641 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[60] 1627 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[5] 1672 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[9] 1309 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_i_1[2] 2128 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ikomq9g1Ko7B8iaqseGJhy8Kgbr6hu7Kpbtxz 1673 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[100] 1889 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNI6MPH[28] 1257 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_sel_out[1] 2146 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Ihlqf8fw0uHwvcjew2Bx1bEH8pDGoG7E2GlLllmw349oyq2m2yrqIahffF9rh6EL0HK1t6bx44oF9gxnra1bFBb4J17ubvKGKfB4A2Jw5Akh3cLmj8KdFHjIdwr 2246 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_i_m2_2[10] 1371 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I0uLd5eibs4xrxo2zywIp[3] 2227 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[95] 1676 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[35] 1575 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcCC6cl5ocx0ynw0v3f4vl9 2144 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[59] 1658 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_95/ImCr 1786 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbcCj0n9h1rFfhGCApebeortvzfws 2034 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_sel[7] 1392 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[127] 1828 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[70] 1841 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[84] 1926 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[8] 1238 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IjvnE056Cs7wK4simaaa93856xy[5] 2034 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns_a2[9] 1952 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[98] 1885 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[27] 1350 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_r1[0] 2063 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jqk62fs2C3yrz1wB8l[5] 1677 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[123] 1829 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[24] 1223 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[4] 1164 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[9] 2105 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[51] 1768 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgeGFH5C558u2y7f9zgbfd1vjbHcnfCAgAmLCiCs[1] 1732 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[7] 1073 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[15] 1139 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[19] 1822 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[11] 1295 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[36] 1716 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[9] 1851 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[4] 1947 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IrscElxpna5vo70HiIaKkFpnylzC7m5b7d 1687 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[26] 1235 273
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/entries_in_fifo[0] 1552 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_valid_ex 1262 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[20] 1014 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IhyCeA60w34bhm7olloocn8zJJhJCzBD7IyeBmCDym5qmfK0l9bjzw0rwhbd 2101 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[39] 1776 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/Ieq7r9tgFlhcEJGJDsbc[0] 2079 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[24] 1359 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[28] 1019 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[56] 1736 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[6] 1984 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[36] 1826 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[83] 1707 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[2] 1273 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb92EKAuHf1h8[4] 1637 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbDjfhFeG9qBpd3u18HeycAm1A[38] 1698 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[2] 1176 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[49] 1681 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[62] 1893 312
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_re_d 1417 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[41] 1863 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnuq8hw6rcax8[3] 1768 319
set_location scheduler_0/un1_presetn_3_0_a2 1461 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[32] 1438 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlfycuzHcykGev3071f6f5n[0] 2248 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_valid_iv_1_a3_0 1218 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimtt5idAinFbc 2120 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[77] 1770 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[49] 1918 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzxp[13] 1909 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_sw_csr_rd_op_ex 1246 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[8] 1398 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[0] 1872 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[11] 1874 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_o2_0[9] 2078 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[17] 1894 373
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCON/rx_fifo_read_2 1320 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m86 1981 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo5zbL[0] 2099 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[24] 2102 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[26] 1692 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IwKq1vK8piHh2En5lxq2D[10] 2147 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyigvkpHfybwDLGCI5H7 2030 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_4[0] 1144 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[72] 1806 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv[16] 1141 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfwoDgs3kdikyvAfl9J2EElobKd1Bidc3k7aupCL[6] 1964 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_Lane_Fifo_Protect_current[0] 1952 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[51] 1765 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[12] 1825 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlg9iwcIwru6FyjH2c7gcjJ[5] 2267 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[56] 1501 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[28] 1226 261
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIJN2P[0] 1451 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[129] 1894 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/un1_m2_e_c_0_a1 1249 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_oe_p2[0] 1819 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[32] 1028 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[25] 1218 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_n_2_u_1_0 2117 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a3_0[26] 2103 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[12] 1308 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IrEkjGqsi7j8FyJlycE0K0womIiqcvz77b 2042 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ik1sxxgzc7ihw6joH2iD8nvykCxr8yevJc2re 2189 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[6] 1079 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[108] 2205 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[77] 1776 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1I6k17[0] 2149 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[56] 1770 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[89] 1627 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[42] 1905 301
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/clk_div_val_reg[2] 1412 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[88] 1857 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[110] 1830 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ip5znvIHEvwfGtHb1x9H5bH9 1733 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[19] 1236 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[20] 1972 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[70] 1842 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[84] 1713 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[36] 1375 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_register.current_lane_3_1.SUM_0_o2[1] 1796 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5zglFxrgoiJfKnyu9J7y9e9eFA3[1] 2133 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[6] 1818 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/Ihm258tvJrlDCqD8r 2081 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/wait_cnt_3[1] 1758 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[6] 1640 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/read_count[8] 2104 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand1_mux_sel_1_ss0_i_i_o2_0 1211 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[45] 1870 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[35] 1634 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ii1H8g4Ikb9rhgBcx[1] 1694 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[26] 2020 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[20] 1377 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_4 1996 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[10] 1841 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[83] 1863 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u_1[11] 1081 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IdqzHC4rtxoCcIDybuCm6nIhssmoBghwv 2045 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dfi_rdlvl_resp_next_sn_m4_1 1943 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[45] 1726 294
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO11 1338 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IcILGLt7fAeh1JJfdg3wh8h[0] 2166 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IJAFhs1pLu2e3zpb7b[1] 2173 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[58] 1677 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[36] 1824 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db4_3 1882 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_1_a2_yy[28] 1275 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/NEXT_STATE_ASSIGN.un1_dq_in_reg_4 1837 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[32] 1944 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un1_pkt_cnt_1.SUM[0] 1548 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un20_emi_req_os_at_flush[0] 1284 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[23] 2107 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/buff_wr_ptr_0[0] 1320 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[18] 1533 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[10] 1335 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBFEfJFzn4AIpucLmndFjyo1I62I[2] 1708 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/IeKz47q3p5wkbhBrceb91CxlBDrucs[4] 1903 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/I0yi97E2txCvwjxkHfznFGzsvu1nmJj 1642 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[17] 1467 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid40_RNIHRMF2 1256 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[36] 1948 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[35] 1054 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_ready_sig_0_2_RNO_0 1292 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[29] 1402 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[21] 1129 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[22] 1984 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[110] 1824 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeJEKklG8x5tsg6rjflC 2003 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_p_1_u_2_0 2214 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iewlp1fax8[1] 2137 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qbL[1] 2086 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IbkCxmfoKnay0Jwnrgcd2lBuoti5qgwcnq9abdi2q8EjceJogwFvwwaLdsf[0] 2263 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[86] 1799 343
set_location scheduler_0/un1_presetn_6_0_a2 1455 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m3FJ3sh8H6Dbd[2] 2142 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[86] 1790 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/cntBinary_RNO[1] 1608 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[46] 1458 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[14] 1512 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf25[12] 1979 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I1fEs2ByFoBzvIau4t67g 1689 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[14] 1107 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iiry48zBKGi4plxbh[4] 2241 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[2] 1676 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[4] 1048 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[7] 1329 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[22] 1860 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[7] 1963 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[23] 1066 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[5] 819 297
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNIOFBQ[2] 495 54
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[14] 2010 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_answer[0] 2047 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[17] 1192 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[28] 2116 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[127] 1715 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[0] 1050 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/I3tJjeebhwyFm6gfIGc0IllrDAljlAusDHJKyxshy[19] 2202 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_out[2] 1469 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[25] 1118 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[56] 1503 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IkAe6metv9fzduqyIjoEc1B4GdqK9k9199Bws 1726 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc_RNO[1] 2166 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[19] 1827 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ihf3mrzL79mAcaFss[5] 2230 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/If4H91qfKdJywp5u2t88koKm2jHxbg 1816 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3474_0_a2 1324 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[57] 1733 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid32_RNIKBOU 1153 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState[0] 1585 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/InpCi8uCFrzcfBlBjvFi4vmF 2211 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[36] 1440 318
set_location reset_syn_0_0/reset_syn_0_0/dff_15_rep 1152 265
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[102] 1894 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[13] 1214 261
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_0[5] 1392 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[8] 1356 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/wait_counter_register.wait_counter_3_i_0_0_o2[2] 1872 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_req_resp_state_1_RNIP8FJ 1152 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/I0yi97ErvIEIoKooswD2zghFczypcnj 1714 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[0] 1615 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IofacnKxvkIecs[1] 1689 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready_RNIJPUK1_0 1231 306
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/wr_pointer_q_3[4] 1335 279
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_holdsel 1406 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data[1] 1392 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Id8iwwwKcGl8x1dLbpLkxzyHfsA57h9e5jDDAsz0qI7 1682 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un3_instr_inhibit_ex_9_7 1273 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[5] 1914 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/I7LfGdE2q2s0ojgd8ycwos8mbyq439rn0gB59JECs 1637 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/read_count[7] 2024 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqs_2_stw_next_fast[2] 1991 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[27] 1778 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_csr_addr[6] 1117 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busy_ff15_0 1208 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib9zlJzKAodidDI82vwtAlAKDu[0] 2048 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[6] 1860 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[88] 1628 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[65] 1935 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ICrJg3q6et1pprlKw8 2077 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IJAFgduAd8vurt3ECs 2118 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[5] 2009 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[35] 1705 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/sel_early[1] 1306 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[9] 1731 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[24] 1069 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][21] 1295 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7d[0] 2148 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IyFfB04dBD8[0] 1933 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_90_i 1986 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IfxH8bmaHuhv4HzEwk3iw8IFhjI63c[5] 2213 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qbL[0] 2083 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_lm_0_fast[0] 2012 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[3] 1335 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[13] 1419 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DLAI9glrFCu5ln87LH7[10] 2090 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/cntGray[0] 1617 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[23] 1033 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qbL[2] 2078 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNO[4] 2205 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/cntGray[1] 1611 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[3] 1659 334
set_location DDR3_0_0/CCC_0/pll_inst_0_DELAY 2467 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IofacnKxvkIecs[1] 1902 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI44TJ1[1] 1616 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_4.delta_delay_4_7[3] 1883 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbbxfvKjKorCzLojnEKc1dBqdC9wq[3] 1715 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/IeKz47q3p5wkbhBrceb91CxlBDrucs[1] 1904 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[24] 1677 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/rx_cmdsize_4_1 1379 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt[0] 1544 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[27] 2030 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_25_RNO 1121 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[0] 1788 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/empty 1900 361
set_location scheduler_0/sched_regs_0_[13] 1441 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IHatmCAEFcJiyHqyAgxvI6sdkHws 1682 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ib903bu09t3gna09adIgba6Dbd[3] 2168 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/boundary_reached_NE_3 1532 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[113] 1656 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Il9gbedBxzugr6KImw2LL5la2GpleuqnnI3iuHiyF633Fbc 2133 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_1[5] 2069 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/cntBinary_14_fast[0] 1621 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[6] 1697 256
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Igae0Kz0nwhxwpkCL5gsJLaivDK1jJ9Cyeej5Fo7BaJ2G3uHr2 1671 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int_15_0_iv[17] 1973 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][7] 1346 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[29] 1398 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ie66rCG9frJd14uC5CglqEdJrdkjl8[2] 2239 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/req_buffer_reg_sel[2] 1275 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_nearly_full_7_iv_0_25_i_o3 1532 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_rd_byte_en_1[2] 1284 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[3] 1338 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[62] 1907 366
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_2[3] 1398 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[50] 1921 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[0] 1980 337
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0Il[1] 1353 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iewlp1fax8[4] 2247 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[9] 1859 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrPtr_s2[0] 1628 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[21] 1125 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[3] 1332 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[53] 1766 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/fifo_ctrl_inst/entries_in_fifo_23_0_iv_0_44_RNO 1489 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/u_TCM_req_arb/gnt_i_o3_1[1] 1253 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[24] 1297 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[21] 1196 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ijfz2gzDljmycre59e0hH6FIdwr[0] 2093 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane[2] 1792 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_instruction_18_i_0_RNIHVJT1 1314 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[93] 1760 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_ie_mtie/gen_bit_no_reset.state_val[0] 1247 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Iksx703KaGBgp5k4G3hqaLbD5vKkJwEw9ak17 2202 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[11] 1367 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_61/InLd39q8gkm6gs[2] 1813 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/cntGray_Z[2] 1601 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[16] 1199 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_3[0] 1311 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib1n3C72i3vAjh3c[6] 2158 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_initlDqs_2_stw_next8 1967 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[12] 1152 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/gen_mtime.un3_apb_mstr_int_sel_0 1321 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7_1_sqmuxa_1_i 1876 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[112] 1835 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[91] 1798 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[0] 1296 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_0[22] 1249 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[7] 1357 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[16] 1729 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[13] 1777 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[85] 1915 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[15] 1547 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/MASTER_AADDR_out[18] 1496 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[12] 1176 300
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control1[0] 1389 277
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_0[6] 2083 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[124] 1619 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNIOOQH[4] 2140 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_57/ImCr 1760 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[14] 2173 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[76] 1661 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pstrb[3] 1365 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5yKwgpyE37zjBlJyDKb2rnnKq5n[1] 2125 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iba3ywdg61C8EEc2kAygB2cyi1xba 2117 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[11] 1476 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_3[2] 2065 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/sw_csr_wr_valid_qual 1234 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlplix7qxujxnap4rymzvn3gvJsH7mqIDqe7zpb7a[37] 1670 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[24] 1843 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[24] 1104 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_byte_en[2] 1200 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_118/InLd3J1tz43m18[6] 1854 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[50] 1384 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[95] 1824 348
set_location scheduler_0/un1_presetn_7_0_a2 1459 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw85mEgBksFAagJb9tkxA[5] 2044 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[20] 1662 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/I57qFFDfGClAw8wHi9hv8oBd5zob25jtK6rchpdq5JrveIilsFJ[0] 2114 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[23] 1333 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[39] 1583 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[12] 1218 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[33] 1727 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[36] 1508 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a3_7_6[0] 2041 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[41] 1975 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_18[25] 1068 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[24] 1690 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_dq_dqs_optimisation_next61_NE_i_RNO_0 1965 363
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/nextState_0[0] 1585 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBIcIvuAgcHifxbFr7o62136lmI[14] 1918 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m54_2 1988 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p1_reg[0] 1782 376
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTIl0l[6] 1317 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[29] 1676 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_29/InLd39s2bqs218[3] 1701 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[78] 1821 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_26/ImCr 1734 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs2_rd_data_valid_4 1155 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ihf3mrxExcAFEp4Dx[3] 2146 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat[57] 1544 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iddf7nr2lJfegKhii9mnnch[3] 1708 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/cntGray_14_fast[0] 1609 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_ready_sig_0_2 1290 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un9_req_wr_byte_en_mux[2] 1363 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[4] 1529 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[12] 1635 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IxC4mH0zh3c[1] 2144 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_107/ImCq 1841 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[20] 1471 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output69.pre_iog_en_output69_0_a2 2077 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[16] 1228 276
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/cntBinary[1] 1618 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[10] 1370 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[22] 1447 321
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_1[7] 1364 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[3] 1400 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/req_addr_mux[19] 1300 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[31] 1558 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[45] 1894 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[62] 1401 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[24] 1844 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/misaligned_sbaddr_i_a2 1152 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[37] 1791 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[43] 1451 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IGgdqoa2arv6i7HlKhighy81GB7h[2] 2205 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[9] 1789 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt[0] 2085 364
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_resetn_tx 1386 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][9] 1284 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db5 1774 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_0_a0 1240 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/move_safe_done 2098 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[2] 1699 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[1] 1976 325
set_location scheduler_0/prdata_1[14] 1416 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_implicit_wr_mtval_tval_wr_en_s_a1_1 1282 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_6.delta_delay_6_7[0] 1984 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eCAKc263b 2046 304
set_location reset_syn_1_0/reset_syn_1_0/dff_15 1693 244
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[48] 1482 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[23] 1705 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNIVIHL[0] 1449 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[23] 1203 259
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeF3x6Hba9Jalgmw54gw[2] 2129 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[25] 1149 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_m2[30] 1205 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I0uLd5eibs4xrxo2zywIp[5] 2219 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[59] 1768 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns[1] 2023 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_1[1] 2172 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_ready_sig_1_mb 1259 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[9] 1142 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3_2[4] 1428 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IL84gwFsjazAJsLb8j 2178 324
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNO_2[0] 481 48
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNO_1[4] 494 51
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[34] 1363 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[136] 1904 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[55] 1530 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/write_counter[7] 1844 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_current[0] 2145 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_valid_i_a2_0_0 1159 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[132] 1799 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset_move_count_RNO[0] 2085 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[11] 1373 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHhp[1] 1972 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[57] 1738 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_to_err_ff_0_sqmuxa 1147 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_4.delta_delay_4_7[6] 2030 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[39] 1999 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state45 2031 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNICG2P[0] 1422 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][22] 1252 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[141] 1806 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I1fErDrDx1D79cjukGogq 2052 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[3] 1856 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[31] 1093 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[133] 1898 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[8] 2094 312
set_location UART_apb_0/UART_apb_0/CUARTl1OI_5_1[2] 1350 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[7] 2003 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ie8KkcxAlH9AGHvp66DF6fyBjcjhxA[2] 2172 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[89] 1860 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_r0[1] 2055 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ifee1qsqHcx4nw5fansu[5] 2079 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[9] 1987 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[8] 1791 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IbIKu9D0Jtp6vJrxKhK30x9AhEnqhcAKe03bJJmxInj78j 1827 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_213/IdCyzeKL0xo3egrE3ClLna07m63zEh3gsqJeb1rdbLn0giGD1afzJ[1] 2004 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1[0] 2064 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[20] 1910 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg_RNO[4] 2006 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGI5[6] 1969 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[44] 1585 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[17] 1656 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Izlu975kyC0r8uot9hByx40gttlGmmp 2082 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If7eJe9uLhtEHG7jfDfLgCLwFfqFne[4] 1645 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/next_buff_valid_i_a3[0] 1280 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[24] 1198 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[2] 1309 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[82] 1706 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/u_TCM_req_arb/gnt_m2_0_a2 1252 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_i_trx_os_buffer/gen_buff_loop[0].buff_data[0][3] 1314 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][17] 1220 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafI5[14] 1938 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output65.pre_iog_en_output65_0_a2 2071 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/iog_rddata_en_p1_n 2095 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[36] 1989 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IdmxtpieGcpGeoHayqsiaxFoG64a6C9wr 2135 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[1] 1106 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[11] 1153 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[21] 1127 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[27] 1199 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxnlCJf1BjoGohz[3] 1922 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[24] 1467 304
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_bitsel_1_sqmuxa_2_i_o2 1397 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[23] 1752 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iewlp1fax8[2] 2138 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_eq_0 1472 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_151/Ic4jjp3AKtw9hg3f40xhpJc 1952 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xr71kHkHrjAf4FqF7LHF[2] 2040 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/gen_buff_loop[0].buff_data[0][9] 1291 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][14] 1454 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[30] 1777 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/raddr_mux_loop_l1.un10_req_wr_data_mux[4] 1394 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[12] 1657 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[14] 2170 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk2K3tADIra[5] 2055 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_rd_dqs_load_next12_NE_5 2005 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[14] 1947 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[10] 1645 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/db3 1758 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/read_count[10] 2106 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[27] 1885 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[3] 2031 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3[1] 1935 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p1_n 2184 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHs657xdpmeCz 1701 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0[7] 1210 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[94] 1797 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_rdCtrl_inst/RdCtrl.empty_3_0 1600 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ic4KbuIfG9BII[0] 1661 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[80] 1948 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_trig_de.un29_csr_trigger_wr_hzd_de_5 1140 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[45] 1367 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_0[17] 1348 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[4] 1136 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IbxIDg2ll7pGI5Jc[1] 2065 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[111] 1791 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1mtfF3JBAl10cf[5] 2026 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[30] 1122 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg[3] 2004 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/buff_wr_strb[1] 1284 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IJAFhs1pLu2e3zpb7a[1] 2185 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][11] 1364 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m45 2001 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[10] 1239 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[71] 1789 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns[6] 2018 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IekuGGr6Gfjtwf8m9iCt[3] 2167 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[27] 1350 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un3_instr_inhibit_ex_9_1 1261 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_d1_RNI61QK2 1227 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[32] 1679 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_ignore0_next 2055 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3471_0_a2_1 1334 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[61] 1914 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[13] 1833 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/IbsbI6oBxyu49iD8[4] 1839 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_rd_byte_en_int_13_m2_1[2] 1211 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_191/IbDjfhFeKKD9AdApruvB1qBvwy 2046 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[5] 1562 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_2_0 1297 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[0] 1298 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[52] 1893 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_fenci_RNIPM0E3 1267 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[6] 1106 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I7t2kg7tnHqg4lE5HnA4Bgp7q4zfJrdiw2ov06D3j[3] 2133 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[10] 1123 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqu3qIGHHDJkKcg3a116wErIBp1xbe[1] 2124 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_179/Ib1d98ndKnldruepvzjEAypriv7tKqlz3tsCy1uvpuq3gqxIg8xd7yKonc5ikGvnbpze3[3] 2133 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_m1_0_a2 1281 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[3] 1366 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilz5kJJKguKj8pDzD3nb7Cd2t2cHAsFFjmFIH8FJq6kJmsj[0] 2013 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[96] 1609 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I0uLd5eibs4xrxo2zywIp[4] 2172 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbzoinDnrGHaqvJLdiqvkeAtJe[4] 1701 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_r1[2] 2142 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_gpr_addr[0] 1107 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbcCj0n9h1rFfhGCAoHgJ3F2LChl8 2016 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[26] 1896 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[3] 1958 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_mode_enter_x 1259 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ipe3f8L81ijEBImwrgDobkczDFiissCfgL[3] 2092 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[18] 1852 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[30] 1725 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[16] 1902 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/cntBinary[1] 1626 322
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i_RNO_2[2] 480 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgEen3a1qmumF6xu42a3vC1aEctyhqyC4soiEgvou0kbI5tBl6[3] 2023 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[90] 1839 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[29] 2121 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[60] 1531 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbB8whDt5p6wBcfEokCpjeAKgs[0] 2184 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel_2 1152 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3[21] 1043 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihf3mrzL79mAcaFss[0] 2233 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[12] 1717 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_operand0_mux_sel_ex[0] 1180 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgs[12] 1544 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/count_en_0 1135 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I0u44bhrElKstDzxd2ehx[15] 2146 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/buff_wr_ptr_0[0] 1286 318
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/un1_cfg_ssel_1_sqmuxa_1_2_RNI17QA_0 1381 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[3] 1537 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_resp_valid_rd_sx 1295 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAdKvxmoogncLyaGcf[12] 2006 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg_state[3] 1079 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/I1bk4Da5fsfAzCFcgmmwx7yGIdrB018[5] 2124 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_i_m3[30] 1295 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqA9airffrDFDrlKpK5rAeH1I5zjJ[0] 2113 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfhkaAqJsDy34mkwiy8j5CL[3] 1718 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[3] 2136 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNIUUJ31[1] 1153 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a3_0[2] 2039 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[26] 1209 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[24] 1907 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/current_lane[0] 2171 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[6] 1980 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id31w27wAvjCezp56qlCeI4k8qvu427gCukAq9mf019[2] 2078 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0[18] 1166 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dqsw270_eye_monitor_clr_flags.m4 2064 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[27] 1373 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[6] 1209 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/dpc_rd_data[30] 1237 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/iog_rddata_en_p3_p 2098 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.un74lto9_4_0 2014 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_0[3] 2076 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[12] 1957 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[10] 1957 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IcIGDJKntIznd5IhfBGpag8[1] 2242 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[20] 1274 279
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_midbit_2 1428 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sFo3Cr0[12] 1979 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/hold_data_valid_reg 1546 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_sw_csr_addr_ex[8] 1226 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[11] 1435 303
set_location scheduler_0/un1_triger_reg123_13_set 1514 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ii1H8g4Ikb9rhgBcx[6] 1714 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[46] 1761 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntBinary_9[1] 1600 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IjvnE056Cs7wK4simaaa93856xy[0] 2029 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/clr_cnt[1] 2177 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st_RNO[3] 1361 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[28] 1632 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[28] 1704 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/currState_RNIDHJU[1] 1605 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[14] 1779 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcKkpE8KB8Fknk09FgnurH8[6] 2082 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[12] 1800 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[1] 1996 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/reset_cycle_count_RNO[3] 2198 366
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[1].BUFD_BLK 444 6
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[3] 2199 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_ALEN[0] 1469 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[55] 1781 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ik9nslrFsJuou2qHn8ELamJk[0] 2117 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_data_valid_ex_6_sx 1188 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_cry_0_RNO 1972 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/IbsbI6oBxyu49iD8[4] 1858 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_addr_1[6] 1500 324
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI1Il[2] 1379 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[1] 1944 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[14] 2165 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[4] 1204 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u[9] 1081 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[2] 1411 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[5] 1122 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[26] 1174 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[110] 1644 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNIDK0S1[17] 1325 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[17] 1567 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IxC4mH0p48s[1] 1936 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[5] 2001 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibq7Cr30E0LA0Hcu[1] 2203 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_visual_dq_dqs_optimisation_current_10_0_a2_0_a2 1966 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHs657xdpruh4[3] 1722 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db5_3 1862 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw[1] 1958 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_sel_out_7[0] 2061 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[33] 1857 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output67.pre_iog_en_output67_0_a2 2076 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg[28] 1113 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib9yajK1vwcjjbuJptgJ9v3Fcq 1671 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[6] 1633 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I3qasqnDbv8outKJxG2u82ezxmd1zne[2] 2151 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_count_last_6[4] 2135 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNITBOH[10] 1263 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_i_o2_1_RNI1SS71[4] 1208 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[58] 1612 334
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/int_raw[3] 1401 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[24] 1773 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhLGlss06p8voaDx9[1] 2158 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un6_instr_is_lsu_op_retr_RNIICGN4 1262 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_clk_sel_next_RNO[0] 2028 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[2] 1176 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un1_steps_180_1.SUM[0] 2040 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[1] 1612 286
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/rd_src_shift_pre_1[1] 1483 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[143] 1807 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcCbLIF 2069 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_ext_sys_irq[1].gen_ext_sys_irq_bit.u_csr_gpr_state_reg_ie_mextsysie/gen_bit_no_reset.state_val[0] 1256 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.apb_st_RNISJ801[0] 1358 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[106] 1830 357
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO11_1_sqmuxa_i 1340 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[10] 1356 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/II2aAF9DmjrAt8ai75 1660 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_228/MSC_i_229/ImCq 1568 229
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr_2[4] 1197 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[79] 1765 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/wait_rxvalid101 1919 367
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/move_safe_counter[2] 2023 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/state_val_9[27] 1184 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb92EKAuHf1h8[6] 1639 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[34] 1287 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[12] 1350 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3LyI5[2] 1941 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iftomwp53Fol2JeysCEFsd6jmz84cu[4] 1684 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_3[16] 1343 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[25] 1398 300
set_location scheduler_0/internal_counter[4] 1533 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[19] 1402 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[58] 1765 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/dly_cnt[2] 2082 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps180_2_eq_low180_next_0 2074 363
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/tckgo_2_sqmuxa_1_0_a2_0_RNIL74B 493 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[34] 1673 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntGray_9[0] 1638 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_wait_safe_move_next[0] 2018 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/mip_rd_data[7] 1221 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/next_state_2 1061 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[4] 1431 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IbcCj0n8Hk9r9q2treswirmwt9Dbg 2101 339
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_0_2_iv_i_RNO_0[2] 492 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[92] 1908 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_addr_align_RNITSI31[1] 1143 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[3] 1335 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sbcs_busy_ff13_3_1_RNO 1217 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1DrDDpya811riz4CLys0Igt[1] 1728 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IJ3cJLEew7npCqav6rroJ57nkGCt[2] 2137 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[17] 1126 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[26] 1199 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[70] 1641 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[9] 1238 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iqdwhak00igah2p4zC8mGBwy[0] 2053 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[38] 1733 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftIR_4_iv[0] 814 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_lm_0[1] 1987 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[2] 1677 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_RNO[1] 1971 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IEwbHsDEcKsc99ELnzL8Gc5DIBbi6xx9dozcL7JGDge1uvK2Iei0yr3pxGIrc 2044 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[1] 1726 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0] 1979 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ib9xpKHKAce68JIhxuzlJgf0Cs[0] 1658 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/I436gcFugiFBq3A7kHtJbsns08ameh8[3] 2224 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[18] 1150 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dqsw270_eye_monitor_clr_flags.m4_0_a2 2097 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[30] 1206 265
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[6] 1988 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbgIgxhmFIavdv0npDipt6rjB8x9HL2ECzxAKgt 2160 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IGgdqoa2arv6i7HlKhighyAkJjCz[0] 2168 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[23] 1153 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/dly.dly_cnt_3_RNO[3] 2138 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[21] 1728 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[140] 1902 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.dq_dqs_optimisation_comb.visual_start_bad_data_check_next31_0_a2_0_a2 1974 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[3] 1552 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbsbI6oBxyu49iD8[10] 1799 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgH38H0k8ds3ch[2] 1710 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[12] 1788 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/II3ttGccaqAjsg0ogw[4] 2094 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[44] 1495 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[6] 2174 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ies2CtFflC[2] 2217 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_int[21] 1205 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[19] 1376 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[50] 1506 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[1] 1208 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_m2_1[13] 2208 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/write_counter[2] 1839 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dqs_oe_p3[1] 1764 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[93] 1812 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_1[14] 2128 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[27] 2108 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[4] 1614 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_lm_0[5] 1991 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_1_3_1[1] 1770 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/I7t2kkooorD369u5CABcngKn0Ii8gcnhpIlId0pH9[2] 2207 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IhqioI9lF3iJzdDrb[2] 2187 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ib1n3A0ryf10xJch[0] 2110 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGI5[11] 1915 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[140] 1946 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[1] 1174 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[146] 1942 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/un11_fifo_nearly_fulllto3 1533 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3AzJvs2ndD3c[6] 2237 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iw85mEgBksFAagJb9tkxA[3] 2042 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[126] 1798 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[26] 1564 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/last_next_NE_0 1559 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[14] 1374 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[94] 1686 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeHBhn6p4tA6cJ54rLH9[0] 2096 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_1_0[5] 1344 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/current_state_Z[1] 2016 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGrc[40] 1695 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[44] 1885 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[1] 1544 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/I80okox3[0] 2198 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[27] 1412 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg[6] 1846 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Iiry480Eg9FjskoD2[0] 2156 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[16] 1199 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/next_buff_valid[1] 1378 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc7 1965 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[6] 1398 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[60] 1543 297
set_location scheduler_0/sched_regs_5_[31] 1495 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[25] 1884 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[3] 1365 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[3] 1593 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_0.delta_delay_0_7[3] 1826 372
set_location scheduler_0/un1_triger_reg123_5_rs 1532 286
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_is_tcm0 1275 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[106] 2198 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IgeHrguxtxBzn49uv1tHoppadJAhD4tIwEghqlxv[34] 2086 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/db7_4 1879 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2_1[28] 1175 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[27] 1719 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IHujtF0JxyGhys3kcf5LKD3dhrse[1] 1959 313
set_location scheduler_0/sched_regs_2_[21] 1452 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[11] 1117 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[25] 1704 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/un1_next_iab_rd_alignment_1_sqmuxa_i_m2 1320 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_0[21] 1438 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[55] 1616 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_106/ImCq 1832 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IxCyClhqFss[3] 2259 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_26[9] 1032 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[114] 1626 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IGgdqoa2arv6i7HlKhighyA3GkCB[3] 2171 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[2] 1464 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNIVDOH[12] 1210 267
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[43] 1584 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/read_count[2] 2019 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/I1bk4Da5e0DHg8sciyyxdJx82vJ3Fbc[0] 2136 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IrnbjoFb5k3zy0dHl5lK9mvDLv6BAqFjhinKmD5DiyDz 1975 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[12] 1688 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[44] 1825 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I0myhudjrGBqE3lGtyvCtzyLAGbvvw8[3] 1970 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[15] 1800 352
set_location scheduler_0/sched_regs_7_[31] 1447 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofg65K3B0I73e[4] 2011 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current_ns_0_a2_1[0] 2117 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[40] 1374 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[13] 1695 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[43] 1669 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[2] 824 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[110] 1766 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_uncompressed_full_0_a2 1368 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[62] 1827 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/wait_counter_RNO[0] 1876 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[27] 1805 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[50] 1775 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[9] 1008 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IzxcpeAB2Jc[5] 2181 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[30] 1670 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0[31] 1080 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[135] 1905 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[12] 1897 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DLAI9glrFCu5ln87LH7[7] 2088 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/irs_reg[0] 1991 370
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[43] 1585 325
set_location scheduler_0/sched_regs_1_[21] 1485 283
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/size_out[1] 1504 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iby2xC0m74yxcHlneEa0hajgCr[0] 2174 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[22] 1883 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/axi_mstr_d_req_addr[20] 1209 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/clk_pause_cnt_RNO[1] 2101 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p2_reg[0] 1770 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[81] 1793 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[81] 1894 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[26] 2107 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[93] 1858 363
set_location scheduler_0/sched_regs_7_[3] 1419 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/rank0_sel 2009 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[2] 1139 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IekuGGsKcklfrdsgf016 2241 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/SYS_RESET_OUT_N9_0_o2_7 1700 258
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/ssel_rx_q1 1350 274
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/genblk1.preCalcRChan_Ctrl.un4_mask_pre_4_0 1492 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/I0yi97E2txCvwjxkHfznFGzstpvaD8m[9] 1617 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/I0yi97E2txCvwjxkHfznFGzstpvaD8m[3] 1611 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[36] 1726 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_a3[15] 2029 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ihm258tvJrlDCqD8r 2081 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[10] 1975 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[107] 1914 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr[0] 1213 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[31] 1159 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_84/ImCr 1754 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[118] 1833 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[73] 1804 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[37] 1860 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1_RNIA6131[0] 1304 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/tdo_0 825 294
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/bufd_gen[5].BUFD_BLK 504 87
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[31] 1057 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[53] 1675 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[125] 1802 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[5] 1869 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[32] 1873 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns[9] 1954 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntGray_9[2] 1634 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[47] 1597 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/req_buffer_reg_sel_2_0[3] 1297 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[13] 1334 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Iiry48zBKGi4plxbh[3] 2262 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[1] 803 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[11] 1044 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[56] 1774 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_gpr_ex_attbs_rd_ex.gen_debug_gpr_rd_sel_pipeline.de_ex_pipe_gpr_rs2_rd_valid_ex_2_u_0_o2_0 1216 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[0] 1968 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[41] 1879 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[33] 1579 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_0_RNI5T5J5 1225 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_shim_logic_0_current[0] 2178 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/I4eFk3jFE0GBIspL6gt0q2dDBC6ur7b 1840 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[98] 1884 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IhfDf56Hxjm7Jdjxx 1687 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.un4_size_shifted_out_8 1506 315
set_location UART_apb_0/UART_apb_0/CUARTOOII[0] 1356 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IcviHroLmAlCFvdG8L8A4envDBtJyFa4kI1C2C7IFbl9mrdcLFfnw9wt 2217 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/dq_in_reg_2[6] 1845 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_r_req 1869 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[36] 1819 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_0[1] 2173 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91apq8ufc5tCefBmyBI4ca4EnGre[41] 1705 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Ib0Al6yy8nuo4m0DL3p3FAAImp 1998 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/mask_wrap_reg.mask_wrap_addr_reg_2_4_RNO 1503 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ifin9GB0E2JvulfuuKgt[0] 2115 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfjwrBwD3FobBHjI10vcipmjqE18im1EhBrd9Bws 1951 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[36] 1752 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[17] 1421 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[34] 1495 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[3] 1302 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/nextState_0[0] 1481 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[78] 1866 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[40] 1603 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[13] 1204 262
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[38] 1716 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/state_val_16[12] 1181 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[27] 1131 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[52] 1765 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[79] 1651 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[17] 1714 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[43] 1448 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[22] 1056 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_dq_dqs_optimisation_next61_NE_i_RNO_1 1964 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[44] 1985 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_iv_7_1_0[0] 1190 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbsbI6oBxyu49iD8[6] 1772 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3472_0_o2_RNIE1QI2 1218 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IrEkj4bHJL7tAH460n1dah7rqAiFtBqFmH[0] 2178 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/sm_dqs_oor 2000 360
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[16].BUFD_BLK 685 141
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntBinary_9[0] 1632 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base/gen_bit_reset.state_val[22] 1201 262
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[1] 2028 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/wrptr[3] 1587 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneCswny3wjbHFhqI0ye5gkzfl9[3] 1697 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[30] 1128 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[4] 1130 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IhqioI9lF3iJzdDrc[0] 2175 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][28] 1300 307
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_cZ[3] 1395 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[18] 1846 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[46] 1877 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[17] 1825 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[49] 1920 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_shifter_unit_places_sel_ex[0] 1226 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_calc[2] 2169 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3C72i3vAjh3c[0] 2195 328
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/un1_CUARTO00l_1_sqmuxa_0 1330 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[22] 1251 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_req_valid 1272 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/cntBinary_Z[1] 1567 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[9] 1950 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/u_req_buffer/buff_rd_ptr[0] 1285 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_rd_data_0[22] 1357 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state[3] 2022 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[68] 1589 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram3__RNO[0] 1299 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[22] 2112 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbB8wfriydzaAt06ybcx0ow4rj[1] 2082 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[61] 1627 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[97] 1780 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_0[4] 2086 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_access_ff_3[1] 1081 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[14] 1789 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbbJitcd5xr71kHkHrjAf4FqF7LH7[0] 2054 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ik1sxxgxm7Jsm8bm0dxf7v841wk98zbf6uIbd 2021 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[61] 1624 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[83] 1598 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/If0qI3BqG8Hd3Cv53rIdlvJd44nklB[10] 1993 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/data_out[30] 1423 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[57] 1764 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DIRECTION[17] 1972 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNI42IV5 1162 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[117] 1801 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_0_m2_1[7] 2098 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IkpD45cL8hd3fbJpCky31fv3y5cJLE5udm0ddkxfBI9hkCv 1684 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ibby5utodjErJcfiomLxfIEBraBgL[0] 2138 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_0_RNIP2MI2 1265 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[13] 1728 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Ibht0bidnomczAAIBjHKBAAw45rw93gaozx9iCq[1] 1667 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[54] 1599 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/Ib1n3AzJvs2ndD3c[3] 2253 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[73] 1944 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_cZ[25] 1117 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[5] 2181 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[116] 1658 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[1] 1970 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr[1] 1317 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/read_count[7] 2103 364
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo[2] 1629 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IJ3cJLEeyd18501m207bJL1aur7f[1] 2125 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_0_0_RNO_0 2099 369
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[60] 1509 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbgIgxhmFIavdv0npDipt6rjB8x9HL2ECzxAKgy 2154 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[9] 1854 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IsgHFHis7HDCl2yFKcDlu97c0IjfpJuKgq[6] 1656 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[59] 1615 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ibisc48paKvyzK0Hmfkpkfrcuq0FefJgavurucz 2185 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IbkCxmfoKnay0Jwnrgcd2lBuoti5qgwcnq9bxgBcHnI1Bs42i8fsvBrsb2B[2] 2249 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IcIH993AwcHF9JDgtdBtiDz 2155 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Il9gbed7ChK41u6nnn42ptGHtxv0AEAqbzF5JE4wucjafCr[1] 2208 336
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[60] 1506 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/visual_AChan_FSM_next_0_.m3_0 1527 306
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI0I_1_sqmuxa 1327 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[36] 1713 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[56] 1906 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEe7FpLmDyEqLJ5lADmzzD2hmJfDqwgvwLF5wr 1679 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/alu_op_complete_ex_s_RNIG28R5 1235 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ib903bu09t20m7iyxxk24Kbtwt 2072 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ify9w7A80hK79x3AInp0AkvFBfcpC50g7jsm56su[3] 1797 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0jwgEtEgvEazx8KiIehx 2109 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[134] 1911 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[31] 1848 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[22] 1148 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/SYS_RESET_OUT_N9_0_o2_8 1694 258
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_priv_soft_reset_taken_1_a1_sx 1249 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8_2[9] 1384 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iddgr8s1L7550KDl89c4vl6 2121 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[8] 1119 285
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_full 1536 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m49 1923 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[59] 1618 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Igm6oamdx8hhacg9dLJ3II6rIcyyp6Cd6y8plxbg 1991 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[21] 1704 337
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_count[7] 1412 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_ns_a3_0[1] 2017 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_p 2211 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.noise_start8 2168 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_RNI4E601[3] 1584 309
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk5[3].zero_hold_reg_data70 1542 318
set_location reset_syn_1_0/reset_syn_1_0/dff_14 1692 244
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[53] 1388 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[20] 1397 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a3_0_0[24] 2042 366
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[32].BUFD_BLK 720 243
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[43] 1955 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dqs_pause_next_1_sqmuxa_i_a3_4 1989 357
set_location scheduler_0/sched_regs_2_[29] 1460 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[7] 2003 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IfxHneDD8kGcaxtIkDlz2hz2EiGogq[45] 1704 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data[26] 1351 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[41] 1627 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ii88AkwJholFl9Cso 2103 316
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO0ll.CUARTl0Il_4[3] 1325 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[84] 1926 340
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/gen_m4 1288 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un1_cpu_i_resp_valid 1295 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_rdCtrl_inst/RdCtrl.empty_3_0 1635 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[0] 1553 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_RNIUCOH[11] 1237 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[8] 2098 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/ptrsEq_wrZone_NE_0 1618 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[25] 1777 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[111] 1777 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[18] 799 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/next_state_0[1] 2016 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[35] 1531 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[5] 1859 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[118] 1836 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[117] 1917 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ioffx5kzfxxK2E[4] 2158 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IumBAhj8bsf 2242 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[3] 1623 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_1[16] 1100 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHbL[13] 1910 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[138] 1891 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Iiry48zBKGi4plxbh[4] 2103 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_curr_instr_enc_ex[28] 1201 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmiqDaIg8cbb[2] 1651 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_filled_next_0_sqmuxa_0_a3 2124 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafDp[2] 1915 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[62] 1754 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/I0yi97E2txCvwjxkHfznFGzstpvaD8m[3] 1632 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[32] 1728 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[61] 1502 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_1.delta_delay_1_7[7] 1868 372
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_4[2] 1399 279
set_location scheduler_0/prdata_4[26] 1488 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ib903bu09t3gna09adIgba6Dbd[0] 2144 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_o2_1_RNI6T5Q1 1304 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[20] 1946 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[11] 2065 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter[10] 1701 256
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[1].buff_entry_addr_req[1][2] 1310 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[28] 1644 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[27] 1520 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO_1[1] 823 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[13] 1599 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.penable_RNO 1346 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[91] 1776 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IG5n1heguJ8vuitBl9 2132 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[23] 2044 313
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/CLK_DIV[7] 1393 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[30] 1239 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[73] 1954 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/Ieq7r9tgFlhcEJHegB18[0] 2077 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[94] 1796 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_iv_RNO[3] 2070 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[24] 1128 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I436b7IF80xkwhG6mumj5ikL17F6mgr[144] 1802 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofg65K3B0I73e[0] 2007 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un1_pkt_cnt_1.SUM[1] 1552 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeJBEfuB2g0G9GJ5v2cs 2044 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/Ip5LvmlHbj6xzAe6vz04aEhC[0] 2110 315
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_bitsel_RNO_0[2] 1437 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[4] 1141 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/vcophsel_index_RNO[0] 2161 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IeJoagipEkwmz8AClnoBeH0e1GLDH6gbC7FC2vbdrxk6nmitH5p9ndFndnl956wGjzAkbkBr2 2107 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IILGG71i0KtJcCbLHE[3] 2063 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[36] 1901 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.push_counter_5[0] 2203 372
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/cntGray[0] 1616 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ItCnhB7ljvv5x5Ie37x7eKf6JLh8KbBD44qaCiijtiCr 2174 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[17] 1062 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgJ7BKFqGFroJ3h02K25ijj38sLsfftmpJzLB52tnwcdyyoI7j 2039 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_m9_0_a4_1_0 1224 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_68/ImCq 1810 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[35] 1610 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[34] 1530 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_0[7] 2048 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[6] 1954 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p0_1_3_1[1] 1773 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ieo9vEkCpezcElkx7tJd[9] 2172 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[16] 1141 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBFEfJFzn4AIpucLmndFjyo1I62I[0] 1704 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnuq8hw6rcax8[1] 1706 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Icffch9m0FnhJbhB0o4DFmcJG0nd9qzHHG3jxCdH2p54gr 2168 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_valid[0] 1441 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IxCyClhqFss[6] 2238 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_valid 1370 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[7] 1686 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[61] 1896 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibs427[9] 2161 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/steps_180_r0[1] 2062 358
set_location scheduler_0/prdata_4[19] 1426 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[15] 1389 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[20] 1283 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_full_RNO 1421 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[9] 1659 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_5_0_RNO 1182 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[23] 1433 322
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_2[7] 1401 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_rs1_rd_sel_reg_Z[2] 1202 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[11] 1909 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_valid_0 1435 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_0_next_4_0_a2_fast[5] 2178 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LkCD47qFJj0pDA[9] 2106 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Ijn0LHsfEoujHGDvff8njLKaE19[2] 2112 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[7] 1800 351
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/cntBinary_RNO[2] 1569 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_mux_sel_0_o2_0[1] 1329 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNI44KV5 1152 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/un1_end_cycle_1_0_0 1514 321
set_location scheduler_0/prdata_1[1] 1400 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/ICdgalmI[4] 2003 298
set_location scheduler_0/sched_regs_2_[27] 1458 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IzwBg6czpEE3DL7b8Iyo6bKn2mwChba[0] 2108 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ibs427[8] 2130 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IeF3x6BADxjv83hg1x3c[0] 2216 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[65] 1840 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[31] 1692 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[5] 1838 366
set_location reset_syn_0_0/reset_syn_0_0/dff_3 1140 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_3[18] 1183 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_104/InLd3JtHJgf0Cs[2] 1834 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO[3] 1625 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un17_cpu_d_req_is_apb_mstr_22 1200 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[80] 1928 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimtt5a2h5Chl8 2053 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[31] 1952 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un25_cpu_d_req_is_apb_mstr_11_0 1239 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_is_lsu_ldstr_reg_ex 1247 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/next_state_1_sqmuxa_3 1078 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_counter_RNIUEM7[0] 2116 351
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_0 445 3
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2__RNI7H3S1[24] 1342 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_filled_next_1_sqmuxa_1 2151 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_o3[7] 2146 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[32] 1934 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1ltmxi4csCjgJe[4] 2060 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[121] 1831 364
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.next_state115 2112 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I3qasqnDbv8outKJxG2u82ezxmd1zne[3] 2160 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_0[31] 1131 300
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_axbxc3 527 51
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_start_dqs_in_bad_data_next_0_sqmuxa 1922 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/bin2gray_inst/nextGray_1[0] 1606 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[80] 1947 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[8] 1689 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[29] 1908 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[38] 1814 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Idmsz0hrFvfGL8H72kiLkcrvi2LvAj8nc[29] 2119 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[27] 1952 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[61] 1873 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[10] 1776 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IcILGLt7fAeh1JJfdg3wh8h[2] 2171 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[2] 2151 307
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_state_ns_i_0_a2[3] 1411 267
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[23] 1941 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Iiry480Eg9FjskoD2[2] 2175 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][6] 1309 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[62] 1783 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IgeHrguxtxBzn49uv1tHoppadJAhD4tIwEghqlxv[36] 2080 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[58] 1674 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[1] 2140 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnup55KbnnFss[7] 1868 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[2] 1862 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[85] 1757 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[44] 1574 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/If4H8Ijmc2Fi47gDv6Hk3rD4atLaxd 2174 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtjIIL37LH7[3] 2052 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[8] 1909 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/cntBinary_RNO[0] 1623 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[5] 1669 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[85] 1800 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[13] 1883 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[54] 1562 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[49] 1811 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[2].ds_data_out[21] 1554 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13Axp[2] 2065 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a3_1_0[3] 2044 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_0_next_4_fast[4] 2102 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[54] 1548 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[20] 1138 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset[7] 2096 370
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_iv_63_i_0_0 508 54
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Iqdwhak0JK8jpuFg3wKKbtwq 2042 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un17_cpu_d_req_is_apb_mstr_6 1212 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[54] 1613 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][12] 1247 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxnlCJf1BjoGohz[9] 1896 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/visual_move_delay_next[2] 1999 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[118] 1654 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[19] 1236 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv567wGogq[14] 2096 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[3] 1105 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/timeout 1132 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Ijo9FoLcg8ouoHxA0wqHCGiDg2jw8Dingly8u[6] 1662 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1[1] 1317 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[27] 1450 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_2_0_RNO_0 2048 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[53] 1917 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[38] 1585 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[35] 1637 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[76] 1849 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ik1sxxgxm7Jsm8bm1pothfFEaeDDmCubF6kCs 2075 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[60] 1523 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[17] 1035 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rd_dqs_move_next_0_tz 1964 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/NEXT_STATE_ASSIGN.next_state92_NE 2023 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ex_retr_exu_res_accept_retr_3_RNIE31ET1 1228 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[48] 1735 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[24] 1399 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgr[41] 1532 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[43] 1606 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3_2[4] 1140 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3472_0_a2_6 1333 321
set_location scheduler_0/sched_regs_2_[23] 1454 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[43] 1669 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_pre_iog_en_output_registered_2_next_4_fast[2] 2115 348
set_location scheduler_0/sched_regs_0_[22] 1450 280
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_awe1 1014 312
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[12].BUFD_BLK 684 141
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[124] 1698 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g25b8s[31] 1760 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibqep7mgEgo4CB17[0] 1723 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg_state[4] 1074 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgH38H0k8ds3ch[6] 1706 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[45] 1599 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/gen_buff_loop[1].buff_data[1][18] 1392 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/to_wrap_boundary_out[1] 1485 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[16] 1428 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[78] 1777 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[49] 1764 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state_ns[7] 1903 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[5] 1168 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[43] 1880 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_busy_ff15_0_a3_0_RNII6T01 1216 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[73] 1899 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[61] 1881 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/I0u44bhrElKstDzxd2ehx[7] 2157 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IdqzHC4rtxoCcIDybuCm6nIhssmoBghws 2123 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[88] 1756 292
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTI11 1343 265
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_is_lsu_ldstr_reg_ex_RNIOK581 1193 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[14] 1039 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[118] 1688 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[19] 1134 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[0][1] 1529 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqam8f[0] 1641 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[12] 793 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/we_i_0 1623 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/un2_noise_detect_flag 2158 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[119] 2273 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[109] 1954 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un17_lsu_resp_ready_RNIG7GK4 1225 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[29] 1055 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[6] 1444 337
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][25] 1551 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_p_2_u_2_0 2217 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[41] 1626 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[3] 1188 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/dly_cnt[0] 2173 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[143] 1899 328
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_data_bad.data_gone_bad_6_fast[1] 1805 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps180_3_eq_low180_next 2041 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ie9xmdB5C8j98K8dtiCw[2] 2149 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata[7] 1131 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/de_ex_pipe_illegal_instr_ex_2_i_o2_3 1308 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[7] 2075 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_req_is_apb_mstr_0_a3_1_16_RNO_0 1290 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ImffGLweBBCGedju88nw04IvpdeDd2fCGh5a7me9BycHzI22xqwK4rqqbjnAuiyAFgs 1986 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/cntGray[1] 1633 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibd6dkkDGKvpa9H71brpnHCklf1h8[1] 1675 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[2] 2095 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[38] 1866 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_sba_req_valid_int_1_sqmuxa 1202 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state[1] 1852 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/output_buff_data[20] 1358 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib1lnojEkrb3esnc[4] 1758 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[11] 1182 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[4] 1753 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[37] 1024 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iqq8aCoxH1iz0zwxzDcLutJe 2008 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IxiD6aD9p9iHIoqtKFh3c[5] 1953 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib5ffdmpmxiI8BfsFEqbz8almD[18] 1838 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[52] 1567 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[18] 1218 273
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/genblk3[3].ds_data_out[30] 1553 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpH6[78] 1764 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gt_pause_next_0 2115 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mimpid_sw_rd_sel_3 1145 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IbcCj0n8KGcmbfl9e3j23szplnECs 1989 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[53] 1611 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[37] 1709 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/ImsizfGksv0ogu[0] 2001 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[23] 1102 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[44] 1886 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ik1sxxgttCI86kAnpbl6A2EBq1AoCwjh5pb7b 1986 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_179/IbxnlFh5A6Hn3Hcs[1] 2037 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p0_p_2_u 2088 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/iab_ready 1298 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/next_req_fetch_ptr_xx_RNIO5R81[22] 1272 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[22] 1824 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcziCAweg44tByKllGGIdx8[0] 2028 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[18] 1124 297
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/control2[5] 1403 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[38] 1573 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/Ip7Gy8nqGr3umcs4Jl78exAyuBnCCFF9IE[2] 2152 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IcJqK4uyxxKJcws1GfJwDy1pjHcAcgcbb 1641 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un9lto31_9 1106 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[38] 1919 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[10] 1726 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][26] 1326 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_i_o2_1_RNI643S[4] 1203 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[25] 1296 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[72] 2000 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sCF68by[4] 1988 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[6] 1333 280
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7[3] 2074 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmb4Idyqn4bdadA9Hx12j7Kb5[11] 2087 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[23] 1303 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJafrL[7] 1937 319
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC3_msrxp_strobe 1369 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr[27] 1138 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[69] 1828 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IHC6zE2z5ABo9fGHgx 2076 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ifydx2D6zdhysllz0onBHyn6x8Lb8j 2085 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un2_cpu_d_resp_type[7] 1288 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[36] 1815 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[50] 1679 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns[28] 2102 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_0_3[1] 2110 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[48] 1556 340
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/genblk1.preCalcRChan_Ctrl.addr_out_2_5 1480 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[5] 2024 355
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/currState[1] 1610 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[101] 1910 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IekuGGsKcklfrdsgf018 2254 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.un74lto9_5 2108 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_3_a1_7_N_4L5 1210 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[0] 1800 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dcsr_stoptime/gen_bit_reset.state_val[0] 1239 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IjnqbfeBh2Cz8vmlavt1i85EzxA[3] 1697 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un80_i_o2 2037 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un2_delay_exceed_max_dqslto7_i_a2_4 2014 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[1].buff_data[1][14] 1320 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[13] 1045 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[8] 1211 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IHujtF0JxyGhys3kcf5LKD3dhrse[4] 1954 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[34] 1573 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IirmgHqul162tjdr5[1] 1700 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[42] 1440 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_valid_0_a0_2 1228 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data[22] 1365 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset_move_count[0] 2085 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[29] 1224 262
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[11] 2107 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[25] 1962 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/In3je3yB6x36gsknDICwI8m7[88] 1756 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[48] 1688 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/SYS_RESET_OUT_N9_0_o2 1698 258
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat[12] 1574 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[115] 2147 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[38] 1898 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[25] 1341 304
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[63] 1533 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_rd_req_cmb_f1_0 1107 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pause_sent_RNIIOUC1 2019 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[86] 1622 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_3[22] 1178 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[13] 2061 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IeD3u3nGlqavBlzjx78E1su84Bq7H8 1688 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IbDjfksqwygwkorqC9yBDmDICv 2077 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[0] 1306 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qrL[1] 2094 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[19] 1236 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgH38H0k8ds3ch[3] 1719 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbzoinDnrGHaqvJLdiqvkeAtJe[8] 1702 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/In3je3yB6x36gsknDICwI8m7[63] 1754 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/II1CpahIjnkrtLdiCs[6] 2076 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[45] 1609 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[125] 1659 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I0uLd5eibs4xrxo2zywIp[1] 2148 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib40EIAsxldK4LCL 1644 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[30] 1905 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[27] 1054 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram0_[7] 1354 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[1] 1620 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_0_iv_2[18] 1128 276
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_pause_cnt[0] 2035 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[47] 1367 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata8_0_a3_2 1309 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[86] 1622 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[2] 1677 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/aligned_wrap_NE 1525 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[100] 1646 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_req_valid_6_3_1 1270 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Ic5bLoo60z77d 2149 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un3_access_reg_valid_2 1113 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p3_reg[0] 1783 373
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.N_141_i 1984 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iiry48I3q38Inc4cl[0] 2104 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ilu05wJLzsEm6yGkBsphpjyEd1Ik1hysxDmCzF9rAr9g6l6 1674 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbcrcrLLpijCkwC0qzEjp6oHndiCt 2016 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_reset_delta_next_0_sqmuxa 1982 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1ltmxi4csCjgJe[5] 2062 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_reg[17] 1340 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/SLAVE_WLAST_RNIMLKK1 1557 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/I3qasqnDbv8outKJxG2u82ezxmd1zne[3] 2181 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/move_safe_done 2019 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[124] 1796 366
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTlOl[3] 1354 268
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/next_state_assignments.data_match_dec_0_0_a2 1797 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_addr_retr[10] 1156 307
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC1_stxs_txready 1434 271
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[70] 1597 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[49] 1505 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_i_a2_0_0[16] 2114 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNISFHL[0] 1443 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[74] 1776 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps180_1_eq_low180_next_0 2058 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/end_ext_wrap_burst 1522 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[42] 1872 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_valid_RNO[0] 1276 297
set_location scheduler_0/sched_regs_3_[21] 1452 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[40] 1680 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][25] 1323 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IeJIDzCsJ0Bfzbwz1xbb 2242 324
set_location UART_apb_0/UART_apb_0/CUARTOOlI.CUARTO1OI5_3 1335 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip0Kpdaf02Hwuyvm6GIIe0d50jGDhttjx2[6] 1964 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[96] 1860 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[109] 1909 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/buff_ready_reg_RNO 1369 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[70] 1820 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/next_state_i_3[0] 2133 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/data_out_reg[7] 1392 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_1_sqmuxa_1 2129 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_ns_0[1] 1852 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[33] 1415 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I3qasqnDbv8outKJxG2u82ezxmd1zne[4] 2161 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[23] 1932 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[10] 1239 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[2] 1138 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/next_state_assignments.data_match_dec_0_0_a2_0_0_a2_i 1793 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[44] 1596 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IrscEk1pK9njFq0m7k50DAddCBqHp1nFxx 1666 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_valid[0] 1416 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[50] 1803 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Izy44BGrKxLIv5qGelxba[5] 2136 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[38] 1950 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbzoinDnrGHaqvJLdiqvkeAtJe[7] 1700 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ioffx5moDtiyCr[14] 1806 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qrL[0] 2082 286
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6_2[80] 1853 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[21] 1618 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[11] 1168 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rtkisIL4vJa95si313FwH396gz[3] 2060 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[89] 1868 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[18] 1416 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_operand0_mux_sel_1_m0_0_a2_1_RNI6077[0] 1215 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/shift_wrap_mask_1.SUM[2] 1501 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbzoinDnrGHaqvJLdiqvkeAtJe[9] 1692 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4qrL[2] 2082 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[31] 1413 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[20] 1329 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un4_cpu_wstrb_mux_i_o2[3] 1430 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr[29] 1230 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_steps180_3_eq_low180_next_0 2046 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[13] 1568 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_a2_2[27] 1380 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[30] 1407 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/ifu_expipe_resp_ireg_1_0[21] 1357 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/un2_noise_detect_flag 2089 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/ICuDGHct[1] 2153 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/size_out[0] 1505 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6f25[113] 2296 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[86] 1623 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/IHujtF0JxyGhys3kcf5LKD3dhrse[2] 1919 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dm_txdata_out[3] 1932 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][26] 1258 283
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_4_iv_i_RNO 1324 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_1[3] 1152 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IGh7dBHjcfmJkeGmygHGDpov4v7h 1704 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[5] 1848 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4rbL[2] 2089 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3[20] 1124 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.pwdata[7] 1362 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/write_counter_RNIPG1[0] 1693 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un9_cpu_d_resp_valid_sig_3 1306 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_first[2] 2119 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ioffx5moDtiyCr[90] 1843 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[15] 2058 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/alloc_output_buff_from_din 1377 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_2_RNIKNOEC8 1246 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data_RNIGRAF[1] 1506 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[4] 1994 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rtkisIL4vJa95si313FwH396gz[8] 2076 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[87] 1792 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[28] 1766 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex_2[10] 1185 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[11] 1033 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ij9qK5mBAmcj4qlldB4u4BBcHf4rsJ342LclHgIL2CzJArb 2180 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un6_master_beat_cnt_to_boundary_shifted_1_SUM[0] 1529 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[117] 1876 358
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/count_19_0_iv_i_o2_0[5] 508 51
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[19] 1303 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[105] 1658 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next16_3_i_0_tz_0_RNI7M0H 2007 351
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxp_alldone_0_sqmuxa 1376 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ilgq[45] 1543 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[23] 1399 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw_lm_0[4] 2061 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand10_RNI3LOJ01 1247 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[4] 1431 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[13] 1959 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfwoDgs3kdikyvAfl9J2EElobKd1Bidc3k7aupCL[9] 1997 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbbxEFkc7gxyqaE5CeqtJ6Cds5b7a[20] 2060 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[68] 1873 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ii8LkCD47qFJj0pDA[1] 2090 301
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/state_RNO_1[0] 484 51
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[35] 1714 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.debug_mode 1225 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH0p48s[1] 1892 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_ns_a3[0] 2110 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ifin9GB0E2JvulfuuKgt[1] 2114 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[118] 2161 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[3] 1160 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/clk_pause_cnt_RNO[1] 2029 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_readondata_ff_3 1115 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IGh7dBHjcfmJkeGmygHGDpov4v7e 1681 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][30] 1423 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ifydx226kJICbng1Fd464fsf41Igm7 2143 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0_2[39] 1330 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgtnE0EfnbeFFk5tpsl9rrkA6EvHcgJpog5FfFIfdn4isCbALebggzrJaf7L[0] 1933 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbsbI6oBxyu49iD8[4] 1792 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Iz9AgdcwcDq8crw4sB90g60b3pD7t7c 2113 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un7_cpu_d_resp_valid_rd 1275 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/un1_tap_count_dqsw270_NE_0 2100 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/resp_count_2_i_1_a1[1] 1304 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_i_0[31] 1292 291
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/rd_pointer_q[4] 1365 274
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_first 1435 274
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un291_rv32i_dec_sw_csr_wr_op_i_i_a2_0 1337 324
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr[2] 1585 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/wrap_flag_out 1477 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m54_2_1 1956 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ies2CtFflC[0] 2210 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[46] 1646 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiJtb34c7GjsEmb4Idyqn4bdadA9Hx12j7Kb5[10] 2090 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[2] 1173 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ILldmlBq89x52bqkJsv5tqbh87dElE4qAD9gIp[11] 1898 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[54] 1802 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data_2[39] 1478 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbLgwtqkrsryusslrredj1dhxpGAwjFchK80 2095 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_of_range 2005 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_lsu_op_retr_1[0] 1221 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Id0zlK5qIww4dlri8a6p6bwzIAChdna3C0c2zKpakCt 2122 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO[21] 1036 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gpr_ram_init_soft_debug_reset 1221 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[9] 1953 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay[3] 2049 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pre_rd_dq_move[7] 1964 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaI1gi7p1c4wr[1] 1639 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/ignore3 2143 358
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dqs_pause_next_1_sqmuxa_i_a3_3 1987 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/m17_e_4 1848 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[81] 1879 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[6] 1821 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbbInJ80Ash63gvgG53KgDnwFF9l8[6] 1639 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g25b8j[22] 1877 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[92] 1838 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/lowest_180_delay[0] 2073 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[63] 1752 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[63] 1914 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg[7] 1402 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[70] 1819 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/push_count[6] 1818 373
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[2] 818 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IcDLmsKqLCaFIzabumw1x3c[6] 2083 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/un1_penable_0_sqmuxa_0 1355 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iidfe8dfCFtgltGf2GKsfmC0oDx 1663 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_178/IhqioI9meolFEetCr[0] 2179 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3C72i3vAjh3c[3] 2216 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[15] 1518 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[10] 1765 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[4] 827 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/Tc0_l_En 1314 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0u44bhrElKstDzxd2ehx[1] 2192 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/WrCtrl.full_3 1610 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Ib1pi6hFjdH5ttvBImxt6EbGbJpxBag8rBst3wcxcrzcaFisyq9ekhn9GCuDm77rg991L7cbFq9Jowr[1] 1945 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IjzhBI1ywE4f4c716wuk37zJnlC 2147 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_debug_csr_ctrl_pipeline.ex_retr_pipe_sw_csr_wr_op_retr_2_iv[0] 1213 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/trigger_op_addr_valid_de 1304 315
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk2.genblk2[0].BUFD_TRST/bufd_gen[1].BUFD_BLK 480 54
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_opsrv_regs/req_buffer_reg_sel[3] 1287 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_gpr_reg[20] 1133 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][27] 1445 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[20] 1445 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p1_internal[0] 1791 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[110] 1790 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[9] 1918 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[2] 1735 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[18] 2157 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/debug_sysbus_resp_rd_data_0[31] 1382 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Iby5qAoyfceKnGH8[12] 2160 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[23] 1936 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state[2] 2200 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[63] 1587 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[54] 1777 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.utime_sw_rd_sel_4 1140 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IpmoomwBKfzHnE14vCrysi3x2fume1md7c 2118 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Iewlp1fax8[7] 2251 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI_RNO_0[23] 1051 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[11] 1391 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/re_RNI9NVC 1542 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_start_bad_data_check_next18_2_0_a3_0_a2 1921 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3473_0_a2_1 1328 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw_lm_0[5] 2063 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[2] 1970 376
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dm_oe_p0_reg[0] 1808 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbcs_access_ff_3[0] 1086 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a3[3] 2134 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/visual_slave_beat_cnt_next_1_sqmuxa 1558 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_6[57] 1909 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I3qasqnDbv8outKJxG2u82ezxmd1zne[10] 2189 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data/gen_bit_reset.state_val[24] 1276 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[59] 1763 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/wait_counter_register.wait_counter_3_i_0_0[2] 1877 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_sel_i_o2_1_RNI313S[4] 1205 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[44] 1440 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IcGvbjA7L20rtq7gGlCI72A 2060 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_19_RNO 1171 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdtokFe1yrkwiiq5F4zrgG7jmJkakg9ws[37] 1714 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[34] 1729 334
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_6 444 3
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/genblk2.un1_data_w[30] 1072 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[33] 1855 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[30] 1047 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[25] 1836 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[3] 1717 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[16] 1179 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqs_2_stw_next_fast[6] 1959 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_61/InLd39s2bqs218[3] 1814 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/current_state_RNO_0[2] 1830 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_retr_1_1 1238 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntBinary_9[0] 1599 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[14] 2186 375
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/rdptr_RNIVQ0L[1] 1546 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[37] 1377 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgr[16] 1710 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ix53a5vryu30qaDg3wbHA 1660 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IthJbk9Hd34fHpHgwvwl3lHqx8BA6l15L2Co3AKHH2bozKiGEgB8syg4f1plw2bqgxGGt3srb4EGBy5qdEd5ovCA8GFIIilarKudm8AcvwtEquDAKmo07fichLBf02aGBJLru0dBFEK7hy5udChklp8yyfE0Gb1jbtf5jH7eChJaqDnux8o7n2ELiJCBzD1lnkmwtdo4Jm5[2] 2115 292
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[9] 2275 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv_0[23] 1192 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHHlEut6fk3Ftvn0caqnqjz7vAtiCq 2015 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_d1_RNIL8E78 1232 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/u_apb_mstr_req_arb/req_masked_cZ[1] 1268 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip5znvIHDnugF6bmz2h9jg8z[3] 2070 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_0_0_RNO 2097 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/tcm0_i_req_valid_2_0 1309 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IeJ9yoHE7m87J0g6kE75[0] 1870 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznq3EohKkq0C30zpsEmJJJ90Liuf01A[1] 2130 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[31] 1683 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[57] 1620 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[9] 1634 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_m7_i_a5_a2 1243 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I0uLd5eibs4xrxo2zywIp[5] 2228 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/If91cbpel0hy4LC0bc68DfgLE1Gmmp 2018 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/holdDat[21] 1444 334
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat_18[12] 1602 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[23] 1873 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[121] 1896 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/cntBinary_14_fast[1] 1615 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[52] 1521 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_resp_ready_int_1_sqmuxa_i_o3_i_a2 1183 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnuq8hw6rcax8[8] 1773 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_type_1s2 1275 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/no_burst_clk_sel_RNO[0] 2058 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[25] 1653 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/Ib1kH5pnr15oxs8u[9] 2083 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26Dcj[8] 1755 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_count_last_6[3] 2064 372
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg_3_sqmuxa 1432 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mcause_excpt_code/gen_bit_reset.state_val[0] 1261 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IekuGGsKcklfrj85uImp 2193 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/waddr_wdata_mux_loop_l0.un3_cpu_awaddr_mux[21] 1431 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[44] 1579 342
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/rd_pointer_d_1_sqmuxa_1 1373 273
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[6] 1303 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6[4] 1997 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[12] 1681 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Il9gbedDxIbxdJGCt3BlkKnyod2xLgs4wkGildGgyq0wcre 1700 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_pipe_debug_enter_req_ex_retr.ex_retr_pipe_curr_pc_retr_2[4] 1164 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[28] 1132 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[24] 1411 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDMI[26] 1029 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr_1[26] 1286 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_rresp_buffer/data_out[24] 1389 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/next_output_buff_data[1] 1467 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[17] 1591 352
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_42_iv[17] 2076 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[55] 1776 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[19] 1603 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.un4_size_shifted_out_7 1509 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[22] 1938 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/Ib40ECin5n89dBmF 2000 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/beat_cnt_reg_shifted[0] 1534 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/dfi_rddata[33] 1894 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[21] 1039 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbB8wfriydzaAt06ybcx0ow4rj[4] 2090 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_o2 1322 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][18] 1347 298
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk1.genblk1.genblk1.UJTAG_inst_3_UIREG_5 432 6
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdPtr_s2[1] 1618 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[8] 1997 325
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_wrCtrl_inst/ptrsEq_wrZone_NE_0 1610 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3_RNIK93G2[29] 1046 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un76_i_a2[4] 2107 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_2[19] 1131 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[98] 1869 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iug2rl59zLh3oB5vufInIKk9uJj6qjzjgLulIt8akHmD[35] 1728 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IqdwgKraDAnBo45us8el1zsz[6] 2165 315
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_to_boundary_shifted_Z[0] 1524 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_RNI6K1F[0] 1991 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[12] 1392 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270_lm_0[2] 2048 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/ex_retr_pipe_trap_ret_retr 1243 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mepc_epc/gen_bit_no_reset.state_val[17] 1223 268
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/prdata_reg[18] 1345 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_arb/sel_reg_RNI605P[0] 1437 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/Ihlqf8fw0uHwvcjew2Bx1bEH8pDGoG7E2GlGInddJgadyDGDwiEotdjws2zwea0c3c2lJEzoz0bi6DbEa0IemqxBG45wgBiIrftG6gco2n12zw0xEat64qa4vl7 2247 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_51/ImCr 1760 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val_33_0_2[25] 1230 261
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_lane_mapped_dataout[0] 1782 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I3pwBFEfJFzn4AIpucLmndFjyo1I62I[1] 1706 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata8_0_a2 1320 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IksE8iAEacfGhkK8rosBmsndk2BeGHwulv2rc[2] 2056 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxgnK8foCFwm7b1wa0wnyJBCt[3] 1712 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_valid[0] 1373 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[19] 1123 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[13] 1765 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[117] 1622 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IjzhCccGK6ic4BjFvID1t4y0G29[7] 1962 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[12] 1767 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[36] 1946 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IwqBr2rdLzB3cc41A6gclFa4KFG4ABna9if88jvyA6Irj9C09Hz2wB[41] 1712 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[45] 1738 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_buff_fence_os[0] 1269 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram0_[19] 1038 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/wr_data[2] 1513 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[119] 1654 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/un31_trap_val 1273 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/IeDyit7aabpLdG2Chob5[0] 1561 231
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[19] 1194 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/holdDat[43] 1515 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/cntBinary_9[2] 1597 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[17] 1196 261
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_checkorun_1_sqmuxa 1438 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[98] 1874 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0_2_1[13] 1056 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/cntBinary[2] 1612 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[70] 1599 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/fifo_ctrl_inst/fifo_empty 1559 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/shiftIR_0_sqmuxa 804 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[0].write_callibration_offset_RNO[0] 1840 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_debug.u_csr_gpr_state_reg_dpc_pc/gen_bit_reset.state_val[23] 1196 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/ifu_expipe_req_branch_excpt_req_valid_sx_RNO_0 1233 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I7t2kg7tnHqg4lE5HnA4Bgp7q4zfJrdiw2ov06D3j[1] 2148 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdPtr_s2[0] 1621 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_40_3_1[20] 1021 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ipe0ubuAqjgLtvpGsuclDoK4v21A91Ezbc[1] 1783 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Id2xvla9d605ffLekkbiixlgevzdGciiLIti91ICliml8F56bzndvwzl5cfFhlmmbkxbJ6yvjoB6bb3Ga8y6F8emG0bFun0ddr7A3syAwbj81dHvI6o9ajKytxJKbLmibf3GmEG8eE6Akt3GA8hqIfJw2ze3bGoe7m2cEFjjHhxvdhryEvuAl0t6E62nbEuffwIqj13Axp[0] 2073 292
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/bcu_m1_e_0_0 1271 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_181/MSC_i_182/ImCq 2145 331
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/incr_fuzzy_next_1_sqmuxa_0_a2 2101 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[28] 1401 288
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/cntBinary_Z[1] 1610 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqqBhACgazEwoJjqgfdKwGuuAobHe3[0] 2112 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p2_n_2_u_1_0 2185 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/I7t2liszq44ah47knoHAKLjeqjEg0w5tyEFcjB1bg 1918 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/p_APB_0_Read.prdata8_0_a3_11 1308 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/I0u44bhrElKstDzxd2ehx[3] 2167 310
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNIURD41[14] 2140 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgq[60] 1895 313
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[119] 1843 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG5eA9k8s[30] 1844 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iewk4i9Dse[7] 2042 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/fifoMem_fifoMem_ram1_[15] 1037 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[17] 1365 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BhIrb[34] 1776 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I436b7IF80xkwhG6mumj5ikL17F6mgr[140] 1810 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/If4H8Ijmc2Fi47gDv6Hk3rD4anw6mq 2095 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff[2] 1106 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[19] 1056 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_18/ImCr 1729 346
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTOOll 1338 265
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[22] 1723 316
set_location scheduler_0/sched_regs_2_[11] 1442 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[3] 1188 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[7] 1669 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[59] 1394 289
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[36] 1509 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_a2_1_0 1249 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/dqs_oe_p1_1_1[1] 1779 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_61/Ic3D6FdFvghl8[0] 1805 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_reg_rd_sel.mtval_sw_rd_sel_1 1164 300
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg[5] 1451 277
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_resp_head_addr[15] 1287 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_2[30] 1269 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[11] 2038 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_valid48 1260 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data_int_10_1_iv[14] 1172 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[16] 1715 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][2] 1457 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[19] 1826 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/Ijo9FoKKohvCIGFlo8xmjejF92lKio4Ddjdr5 1828 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[96] 1813 337
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/SYNC3_stxp_dataerr 1399 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_mux.pre_iog_en_output64_0_a2 2070 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IirtvfLyJIn9v0o3e[15] 2187 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_aw_inst/len_offset_pre[0] 1547 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rd_dqs_load_next_1 1924 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[28] 1421 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Iby2xC0m74yxcHlneEa0hajgCs[0] 2183 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtibvJzd6l7[0] 2029 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/MASTER_RLEN_eq_0_4 1473 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[18] 1873 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1[8] 1158 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[71] 1595 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data[13] 1221 273
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_empty 1426 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[1].write_callibration_offset_RNO[3] 1844 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m68_0_1 1928 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[22] 1394 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[8] 1652 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ii1H8ytns1yzfqD3j 1561 228
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Idmsnlsua624EfaccJ4cf5u7xo3Chghcj 2252 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/u_d_trx_os_buffer/apb_mstr_prdata_net_cZ[8] 1417 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][21] 1452 304
set_location scheduler_0/sched_regs_1_[11] 1475 283
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ib5ffdnv7qJ3wHKb0GcbuoDpJc[59] 1737 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_4 1312 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_operand_3[29] 1134 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[91] 1796 345
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/fifo_nearly_full_RNO_1 1631 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ioffx5moDtiyCr[4] 1683 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbunjkkBk3amw4pyhBEFzEKx8s0x32E8BogzEw8rxnK84ipzmEuuCE454gs 2037 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IxC4mH9Baxr[66] 1676 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IxCyClhqFss[2] 2246 316
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/register_write_data_path.iog_dm_txdata_out_6_fast[5] 1935 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1__RNIIT031[17] 1324 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[43] 1820 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_shifter_places_cnst_ss0 1128 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/IeD18jJ583u6EcdlB1ok5F9m7a2dHA 1961 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_19[25] 1031 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_first[1] 2134 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I0uh1hqKqbzamzGHGeucb[19] 1668 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbxnlCJf1BjoGohz[1] 1963 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/Ijb8vChhFa3Kdg56gCuK9Jgo3AqeK1isj9k1E 1915 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IbcCj0GLviH0Kegu5dD7jEwuADIsd[16] 1836 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IiuLbAvF1G1l0m7wr[4] 2000 334
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/IxC4mH9Baxr[36] 1710 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[53] 1621 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.wrAddrGrayReg_w[0] 1029 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IjI6vlFq07hHuzGfepGl5zDI4b5[5] 2182 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/IIx4bh0KzKiqDyHifxAJIhGFlcKxjbgqmqElpJj4nracxn19iFJ3v89v3xkp3Der8nHAHrx 2070 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[17] 1704 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un10lto31_10 1120 318
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_msb_NE 1486 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/slave_beat_cnt[5] 1554 310
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_addr_req[0][10] 1297 289
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg_2[30] 1905 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/debug_op_wr_data[11] 1112 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdDFCzGC47HlvhA0l9k4Cjin3kiD5ptFktlALnsHKEFi5J4cwiirhIgmbv3Lzm5[11] 1955 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/WrCtrl.full_3 1609 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[2] 1916 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bHbL[4] 1987 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmcontrol_dmactive4_0_a2_0_a2_RNIHI861 1074 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/sm_dq_oor_5 1982 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_rddata_en_p3_p_0_u_1_0 2215 363
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][11] 1481 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_araddr_mux[2] 1360 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[10] 1597 327
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat_26[45] 1587 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofp2eC9jHpcnc[12] 2072 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcbkJmL1icB8L9cCIu2emc42xgCvgxwf6H0bDk8iAGCrEvxp5nrzp4gq[1] 1946 321
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/wr_en_fifo[0] 1561 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_valid_0_a2_5_0 1223 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.dtm_resp_ready 1023 313
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/cfg_ssel[7] 1394 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IBdAkzI0cdovpazbCDvgxB5Euifw3s5ohn133HutqinbkcsAr7b 2112 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/data_r[17] 1061 309
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un10_countnext_axbxc2 516 51
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_d_req_ready_sig_0_0 1258 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/Ib1n3A0ryf10xJch[1] 2115 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/wrap_point_6 1480 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata[9] 1376 294
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_checkorun_5_u 1430 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[57] 1764 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNIULEG_0[3] 1628 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[2] 2073 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[142] 1937 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672KfK8yyyo2BAc1do8zkJrzyiyjv2jajJ[10] 2016 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[5] 1172 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3_2[1] 1116 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[36] 1584 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Iclth1lcue9uAAm7iob4j55HhdqsaccJ5C4EpaA4vhg9wq[5] 1641 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[106] 1828 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IE0eAucf[0] 2058 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_136/MSC_i_137/ImCr 2111 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2__RNIJD3K[10] 1372 330
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_UpConv_preCalcAChannel_ar_inst/MASTER_AADDR_out[22] 1416 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbDjfhFeG9qBpd3u18HeycAm1A[39] 1701 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_resp_valid34_RNIPIII6 1148 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[7] 1616 354
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/holdDat[23] 1583 301
set_location scheduler_0/internal_counter[59] 1588 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ic2Ctn8136Dxy 2059 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[109] 1681 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/currState_ns_0[1] 1590 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr_1_0_a2_i_o2_RNIELU21 1178 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_dmi_valid_0_0_0_o2 1044 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ida5hpbJ9lKALCatlq3c2ra 2142 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbJxKHK3zvcqnxcp0B9jJ9b0j8Ixsehgy018[1] 1638 294
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/un1_tckgo_1_sqmuxa_0_a2 492 48
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[25] 1831 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_0[0] 2179 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[27] 1718 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ihf3mrxExcAFEp4Dx[3] 2143 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/delay_cnt[3] 2008 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[5] 1680 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_2_0_RNO 2074 369
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTOO1l.CUARTO00l_5 1325 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/wfi_waiting_reg6 1240 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdbDpB1FKpmDfhqjttrC9wr 1656 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[82] 1852 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_oe_p2_1_3_2[0] 1816 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un102_2 2038 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff[13] 1106 328
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat_18[51] 1571 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[30] 1425 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_10_RNO 1117 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mtval_tval/gen_bit_no_reset.state_val[20] 1186 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/Ie7mFlyusmHeumGlc3Ja[6] 1902 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g26k2F[7] 1836 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_addr_sel[15] 1333 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[98] 1646 358
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/entries_in_fifo_RNO_0[1] 1620 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[40] 1728 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_4[1] 1142 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_lm_0[50] 1384 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/output_buff_data[35] 1416 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram1_[8] 1060 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofg65K3B0I73e[7] 2014 307
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_25[29] 1008 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[18] 1302 271
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/tap_count[2] 2018 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[115] 1828 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I320oEqs54cfwwcHxoBvb6xmJanDr7c[0] 2054 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un10lto31_8 1123 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[13] 1596 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtibvJzd6gz[0] 2037 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[2] 1972 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[5] 1633 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][20] 1360 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[23] 1129 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[79] 1802 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpuplncFC7JFJzfaxr[0] 1696 295
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/fifo_ctrl_inst/wrptr_RNIU0HB[1] 1507 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[19] 1104 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IikkAKp9qG6ymlxx9[0] 2172 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofg65K3B0I73e[6] 2013 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[94] 1826 367
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I4eFkl7nrLHHJ1gK02wA2mcI7qqtBlC 2028 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAdKvxmoogncLyaGcf[2] 1992 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_210/IgFGIcg 1794 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/iog_dq_txdata_out[20] 1980 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/cntBinary_14_fast[1] 1628 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[20] 1711 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[114] 2161 313
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/un1_mtx_busy_1_sqmuxa_1 1408 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_immediate_ex[9] 1196 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/emi_req_os_count_RNO[1] 1294 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_resp_fifo/fifoMem_fifoMem_ram0_[5] 1051 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[1].buff_data[1][14] 1449 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ih7Dujf0aktg3dgIp[2] 2144 339
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_0_1[13] 1085 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_31/ImCq 1689 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fLciiAo3owr[19] 1832 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_i_resp_valid 1298 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/debug_state_ns_cZ[1] 1087 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifjyo61rb3xKiFib52Ehpn75E5yDAqBFzve06Dba 1707 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqsOrStw_2_endw_next_fast[3] 1979 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState_RNO[3] 820 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_emi_req_rd_byte_ens2_0_a2 1273 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_5[6] 2026 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un1_debug_csr_valid24_2 1127 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[53] 1613 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbzIaI83subhghbc[2] 2171 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IofciFFyoiCBhA[18] 2111 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[37] 1816 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[82] 1849 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[13] 1497 310
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/entries_in_fifo_7_0_iv_1_68 1530 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_initlDqs_2_stw_next_fast[4] 1981 339
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat[4] 1490 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_halt_ack 1210 306
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[5] 1362 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[45] 1813 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb92EKAuHf1h8[7] 1640 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IbIKu9D19CEk1k1sxyI2hy9tocpw8vGGK9p8n5IczeDIre 1618 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/IbsbI6oBxyu49iD8[8] 1752 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/alloc_resp_qual 1300 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IyKBGhuCrrswbt9z74fFi8KaijK54D2[6] 1958 322
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_ns_i_i_a2[9] 2226 375
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_4[6] 1386 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result220_RNIIO593 1213 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_loop_cnt_next[1] 2011 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IbLgwtqkpeIpwbEBHklu9Ah3zqg1J4rhko18 2222 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_6[1] 1933 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgr[25] 1970 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.un1_instruction_1_i_o2_RNI8QH03 1227 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/machine_implicit_wr_mtval_tval_wr_en_s_a1_3 1277 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/min_outdly_val[0] 2160 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1][15] 1225 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sDLcxwE[9] 1990 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib1lnojEkrb3esnc[5] 1752 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[14] 1909 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_0_sqmuxa 2126 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[77] 1848 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAfg0ei1mHBm38ak16[4] 1947 324
set_location scheduler_0/sched_regs_7_[28] 1444 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgq[0] 1602 364
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/IbbxfvHjd52jafmcAE1Ft1uJy3kha[0] 1665 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[38] 1636 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[90] 1633 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbnyC0vfgcpCtDesF9mfzemryjzqtzvbto60868BFkltA9Bl7 2055 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[27] 1256 271
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/un10lto31 1116 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_wr_data[3] 1173 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/dq_in_reg[4] 1957 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_stall_csr_1 1141 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IeKz47q1nft6oC667wnuq8hw6rcax8[8] 1713 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_rd_req_cmb_1_sqmuxa_1_0_0_0 1092 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/output_buff_data[34] 1421 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_1_0_RNO_0 2058 375
set_location scheduler_0/sched_regs_2_[19] 1450 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[43] 1728 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaCJa3GpotDrb[5] 1676 304
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/genblk2[0].write_callibration_offset_RNO_0[2] 1838 336
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_txzeros 1439 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/un102_6 2040 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNO[19] 2181 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[101] 1934 343
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[79] 1652 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpliJ5FEuxEgqB4IeskD37boilL4412vIBHtJm18 1809 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[10] 1294 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[11] 1590 358
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ie7mEFCdyirtcrH30pDA[7] 1812 301
set_location scheduler_0/writepointer[2] 1456 286
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Lane_Fifo_Protect_comb.dq_dqs_block_fifo8_RNIUSHR 1890 375
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_lowest_txdly_cnt_next_iv_RNO[1] 2065 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IcBx3Bcbt8ntiIpG0i5j9na[54] 1867 346
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[59] 1910 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/IxC4mH9Baxr[20] 1569 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/IeDyit7aabpLdG2Chob5[2] 1564 231
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_lowest_180_delay_next_1_sqmuxa_0 2181 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IxC4mH9Baxr[56] 1756 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[10] 1373 298
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxp_frames[1] 1376 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IeKz47q3p5wkbhBrceb92EKAuHf1h8[2] 1635 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IdBlpAJ5dHLCcbjtKL69KouDCI44sdwLc6kcbqnDqgs[6] 1644 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_req_count_2_a0_RNI627FV1 1301 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ImCw8IaKLvcql6Hzwe5BE6Luk30kdujAhoq9cDo0bj6nLvzE6fky1whba 2037 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IzxcpeAB2Jc[3] 2179 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IbgIgxhmFIavdv0npDipt6rjB8x9HL2ECzxAKgx 2157 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_req_addr[25] 1217 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Ify9w7A80hK79x3AInp0Bsx4cdpmEaq2fitH6mDA[3] 1796 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_lsu_expipe_req_op_2_i_0 1272 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[105] 1657 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgr[58] 1905 313
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/Ic4hh7Fr7E5m7crxda3Jmrc 1913 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ibtrdugn0rbCzAcb[55] 1587 352
set_location scheduler_0/sched_regs_3_[22] 1453 298
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[55] 1390 289
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gpr_wr_data_retr_3_2[10] 1138 285
set_location scheduler_0/prdata_4[21] 1482 288
set_location scheduler_0/prdata_4[4] 1464 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/un1_visual_gate_training_current_8_i_o3 2142 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[121] 1656 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_count_last_6[1] 2060 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[13] 1384 294
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/data_in_fifo[1][33] 1560 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/WRITE_CALLIBRATION_PATTERN[25] 1812 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_1[1] 2065 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw[0] 1993 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IbcCj0n8KGcmbfl9e3j23szplnECr 1991 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/debug_csr_op_rd_data_5[28] 1176 264
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/fifo_ctrl_inst/fifo_empty14_a_v[1] 1540 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt[6] 2010 355
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rd_rs1_complete_ex_0_a2_1_RNO 1265 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/cal_l_datain_1[82] 1702 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ioffx5moDtiyCr[39] 1754 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_1[29] 1082 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[64] 1876 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[76] 1900 340
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/I0uLcGAKns6lEntc8AsDC 2104 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IcCC6cl5ocx0ynw0v3f4vl8 2154 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/IbsbI6oBxyu49iD8[7] 1700 349
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/Ip5LvmFa46wivfa1a9ngjggx 2143 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_current_1[3] 2146 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[0] 1301 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/instr_completing_retr_0_RNO 1259 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/pwdata_8[16] 1370 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgr[33] 1596 349
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[24] 1136 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ida5hpbKKGFoEwKrv5GHyrj 1685 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m5_1_1 1920 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DFI_RDDATA_VALID_W3 1994 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Id8iwwwJ74nKf5flLAvAbE33x8dE01sFuh53hfri018 2040 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[18] 1899 310
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[128] 1808 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/Ii1H8m1eu9C9B0oh5[81] 1872 297
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/holdDat[35] 1491 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I12jpus1BJidLLoBlalmA[37] 1824 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/dmi_outputs_and_dtmcs_resets.dtmcs_resets_active_low.dtmcs_dmihardreset_RNIRDO51 828 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mov7_to_0_reg[2] 2060 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IeqAdKvxmoogncLyaGcf[6] 2011 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[0] 1596 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmiqDaIg8cbb[0] 1636 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcmiqDaIg8cbb[6] 1648 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/paddr[28] 1244 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg[26] 1136 304
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_tick_16 1317 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current[3] 2124 364
set_location scheduler_0/sched_regs_7_[26] 1442 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IdqzHC4rtxoCcIDybuCm6nIhssmoBghws 2259 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_ns_a2_0_a2_0[13] 2200 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IeKz47q1nft6oC667wnup55KbnnFss[9] 1870 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/Ihf3mrxExcAFEp4Dx[1] 2142 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[19] 1143 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[59] 1728 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IpeJxgo5qdg8j6az0ppd06rug1jH3BiyCs[36] 1812 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[2] 1973 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[20] 1094 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[118] 1866 345
set_location scheduler_0/sched_regs_2_[17] 1448 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_ARChan/SLAVE_AADDR[27] 1476 310
set_location scheduler_0/sched_regs_7_[22] 1438 292
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/cntBinary[0] 1609 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I5szz38ndm00Jx1ncKlh5GmGLJguKgv 2194 336
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/rdata_cZ[1] 1385 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgq[15] 1703 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[109] 1653 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/un1_rv32i_dec_mnemonic3474_1_i_7_a2_7_RNIRU4R1 1228 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt[3] 1992 370
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_result_reg_int[11] 1115 295
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.un77_0_a3_3[3] 2132 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/IeKz47q1nft6oC667wnuq8hw6rcax8[2] 1767 319
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/sDat[62] 1483 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ILldmlBq89x52bqkJsv5tqbh87dElE4qAD9gIp[14] 1918 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[13] 1632 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_r1[0] 2139 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/I2nfchfy0xg1zGiAei5lwrh2CmD2y0g8FF2Fu1xbc[1] 2066 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[111] 1912 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/fifo_full 1425 337
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/CUARTO1[3] 1374 265
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/sDat[71] 1596 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/IeJID0b0ntsIa4abp4gq[3] 2123 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ioffx5moDtiyCr[126] 1885 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_153/Ic4jjp3AKtw9hg3f40xhpJc 1821 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/Iiry48zBKGi4plxbh[0] 2046 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_1[2] 2177 352
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_sw_csr_wr_op_ex[0] 1253 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u[0] 1080 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/Ik1sx3n6njfwLE94A72sLDJ50Akl51wc824b5 1857 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/req_resp_state_RNIIIR11_0[0] 1283 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifgdr4ubDhA3L7sqbuhx[2] 1632 322
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/sDat[51] 1608 307
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/mstr_beat_cnt_ctrl.master_beat_cnt_shifted_5_RNO[2] 1533 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_start_bad_data_check_next24_0_a2_0_o2_RNIPGE61 2004 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_reg[1] 1977 367
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtimecmp[13] 1356 295
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_fiforead 1373 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ie8Kkks1LqJaiaKkGE7l954sEyz51C[11] 1940 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/In2DIex5t0Fq60plmeGDhogq 1784 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/Ilgs[58] 1898 313
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrPtr_s2[1] 1548 334
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[21] 1406 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ihf3mrzL79mAcaFss[5] 2238 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt_lm_0[4] 2094 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/csr_op_wr_data_1_2_0[29] 1116 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En_2_0_0 1296 279
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[45] 1460 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_current[3] 1993 349
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_2[1] 2090 349
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat_6[6] 1446 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[23] 1876 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgr[36] 1711 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/Ib1n3C72i3vAjh3c[2] 2217 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[37] 1580 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.preCalcRChan_Ctrl/mask_pre_Z[2] 1484 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ilgs[101] 1597 349
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/bufd_gen[15].BUFD_BLK 624 99
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[22] 1798 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IrzjL3I05yi56t8tvmjL5wG3ouDp5ertwq 2196 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9[17] 1247 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_pre_rd_dq_move_next_iv_0_0[4] 1966 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/rdptr_1 1592 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[7] 1903 376
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ieo15lxKugwal75lxIsj[4] 2100 331
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/dmi_rdata_0_iv_0_0_a2[9] 1087 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_axbxc4 1959 366
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_m8_4_1 1269 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg_RNO[2] 1970 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IekuGGsKcklfrj85uImp 2190 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g254h8[9] 1738 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[81] 1705 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_7[60] 1900 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/direction_int[8] 1976 373
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_ssel_pos_RNO 1392 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[102] 1709 361
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_wr_data_retr_2_1[22] 1186 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/un2_cpu_i_req_ready_0 1270 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[3] 1398 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[55] 1604 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[3] 2056 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IeHBhn6p4tA6cJ54rLH9[2] 2092 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/Ie58ebL42H[0] 2132 322
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_count[6] 1411 274
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iofg65K3B0I73e[2] 2009 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ig98Fkagu6vci99pC7GnowjACnmKwrjuj7Bbb5vx6mpkF9je6eoBpbwsfpnq5g2HwC03keyq3svBEDfj0KqIxcDmk8Kh2f6wEt5y8s4sdmjpA1mhfD8mKzFiw63bFix9sDd9GrD8bL9djabimtt5epJIcags 2052 285
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/next_exu_result_reg_int_3_2[0] 1192 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/fifo_ctrl_inst/entries_in_fifo[3] 1408 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.wrAddrGrayReg_sync[0] 1061 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_miv_rv32_csr_decode_de_0/csr_wr_illegal_i_a2_0 1320 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_ns_a2_0[4] 2210 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_46/InLd39q8gkm6gs[2] 1763 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IcdkJluKmdJFvw82zHjyc5Ghmor2GkHjEzlg9iwcIwru6FyjH2c7gcjJ[3] 2266 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_2[42] 1934 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_3_1[7] 1939 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt[4] 2015 358
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/raddr_mux_loop_l1.un10_req_wr_data_mux[22] 1390 306
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/holdDat[37] 1619 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_csr_gpr_state_reg_mscratch_scratch/gen_bit_no_reset.state_val[16] 1190 262
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR_8_0_iv_0[3] 792 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_data_resp_1.ramout_1_0 1360 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgrEe7GfcB3k2gt9oKva1ntgwhCj8H4JiurkdkH8 1656 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/next_output_buff_data_i_m3[12] 1450 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgq[62] 1753 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0][15] 1298 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[35] 1654 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[112] 1930 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/rv32i_dec_gpr_rs1_rd_valid.m32_e_0 1309 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/current_state[8] 1902 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/debug_req_fifo/genblk2.un1_data_w[16] 1048 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ih9g47c[4] 2093 303
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dm_txdata_out_1_6_2[8] 1927 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/sDat[35] 1420 328
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTO01/CUARTO1ll.CUARTI0I_8.m5_2_0 1320 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Ilgs[4] 1683 322
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_apb_mstr.u_apb_master_0/gen_apb_byte_shim.psel 1349 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/sDat_2[23] 1580 300
set_location scheduler_0/internal_counter[29] 1558 292
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/InaLxmpDqvGeF6130szIu1trgc6ics0qDbgI3Hf5qz7GJClEJCzswf2rc 2076 336
set_location scheduler_0/sched_regs_2_[13] 1444 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/Id8iwwwId1wwjy9tz9oJzhrfssC5o8Cr6i3oopGpb7a 2187 330
set_location scheduler_0/sched_regs_0_[12] 1440 280
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1ltmxi4csCjgJe[10] 2072 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[127] 1832 343
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_1[4] 2074 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/steps_180_r0[2] 2143 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/INIT_PAUSE[0] 1896 376
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/sDat_10[58] 1608 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/MSC_i_210/MSC_i_211/ImCq 1795 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[75] 1833 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgq[85] 1838 301
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/WriteDataCtrl/wr_data[1] 1512 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sba_state[0] 1195 316
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/IHa1oL4gsu5uLlmufnucL0swf2ce[3] 2252 331
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/IxC4mH9Baxr[80] 1879 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/bit_width[6] 2028 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/IefAbiknAzhI1I11fcz5CBk7Egg5CJkdavkIg3pm7leCxECicArH9 2215 333
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.un1_visual_start_bad_data_check_next10_1_0_0_1 1998 351
set_location scheduler_0/un1_presetn_1_0_a2 1458 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/I0yi97E2txCvwjxkHfznFGzstpvaD8m[5] 1613 337
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/gen_tdata1_2.gen_per_trig_tdata1[0].u_tdata2_match_data/gen_bit_reset.state_val[28] 1257 271
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[56] 1801 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/IofacnKxvkIecs[0] 1658 319
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_1[3] 2201 361
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IxC8cfe2fD8[5] 2201 343
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[57] 1524 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/Ic16kyz1sJGLi4Aj1g254hz[30] 1758 361
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/master_beat_cnt_to_boundary_shifted_Z[2] 1530 316
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/cntBinary_RNO[0] 1621 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IiFd3okagy5uImmccywcsbClC2k3D6wJHyyDz 1981 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_csr_reg[16] 1223 283
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[20] 1362 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/IqdwhjwGyAn2vIB4IiwJm5I9[13] 1974 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ifo17kcslDGvG1vcE8qAa6uF1zh4grIfEDn8tgIp[38] 1722 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/I0r066IuwxC8FjulIgKBGiliuBpeEHqj4u4JD6f7JlEIg6IGiDdIfA2f7w4xofFbKxFt8s1K7b 2106 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_1[12] 1351 294
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/u_req_buffer/gen_buff_loop[0].buff_data[0][37] 1444 322
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_196/IsBzLIqdx1LFigka73844LFznqtfjrumpLK8nuxCdqAxiajmGeiupn[1] 2136 301
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/data_0_reg_5[31] 1128 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_227/I57qFFDfGClAw8wHi9hv8oBd5y4G5LEnm87rtiD6LK7934t7ou3[25] 1901 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/command_reg_state[5] 1069 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[0].buff_data[0][16] 1249 292
set_location SPI_Controller_0/SPI_Controller_0/USPI/URF/clr_txfifo_3_sqmuxa_2 1380 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/prdata_2[22] 1413 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ICqwA59uED8zLo54D2[7] 1982 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/un1_emi_req_os_at_flush[0] 1293 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/ir_and_Instruction_register.gen_ir_and_Instruction_register_active_low.irReg[1] 820 295
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Ilgs[20] 1683 337
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/If91aprtDwKqKd2yvjEf5K8GE8s48b[95] 1812 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/reset_data_gone_bad 1945 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_u[17] 1068 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_184/Ibj9Gvm36jffgqCw2reapDzHyABG7axiFfyKhfh7Cgj2z6frL[116] 2185 313
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/genblk3.gen_ir_and_Instruction_register_active_high.gen_ir_and_Instruction_register_active_low.shiftDMI_ne_0 816 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_raddr_output_buffer/next_output_buff_data_2[36] 1370 309
set_location scheduler_0/sched_regs_6_[21] 1449 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[80] 1704 361
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_last[6] 2050 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgr[56] 1901 337
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3[58] 1898 366
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[50] 1561 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/IOG_ADDRESS_P0[2] 2331 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/IbzoinDnrGHaqvJLdiqvkeAtJe[7] 1797 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[88] 1916 334
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/pre_iog_en_output_registered_0[10] 2193 364
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/lsu_m2 1249 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/MSC_i_225/IxC4mH9Baxr[63] 1884 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/immediate_i_a2_0[31] 1186 297
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_9_0_iv_RNO_0[11] 1139 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_1[78] 1862 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/ImaIxsiHGe9kH7[2] 1644 295
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_9_RNO 1148 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Record_Delta_delay_7.delta_delay_7_7[0] 1881 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iwyo4fj7IfLjhpiv0xGwL 1700 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I60e5yJ9H3q6yAuEa2s4a5sjDmnjLDC5f1exInkwL 1723 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Ioffx5moDtiyCr[85] 1602 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/IxC4mH9Baxr[65] 1850 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand0_0[1] 1158 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Io288no6IjIfhA[0] 1641 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/dq_dqs_optimisation_comb.visual_delay_cnt_next61_NE_4 1971 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IeKz47q3p5wkbhBrceb92EKAuHf1h8[4] 1601 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Ilgs[47] 1863 301
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/un1_data_out_dx_31 1368 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ibsb0Cs3EBG4ccm7[111] 1682 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/ImawrFzjHem0HE 2172 339
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_118/InLd3JscbLL4rc[1] 1851 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/found_one 2187 373
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ib1mtfF3JBAl10cf[7] 2016 304
set_location scheduler_0/prdata_4[14] 1416 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IpeJxgo5qdg8j6az0ppd06rug1jH3BhpHB[59] 1769 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEao7C72p[16] 1644 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/APB_IOG_CONTROLLER_comb.visual_oor_detected_next15 1995 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg_RNO[5] 2014 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/dqs_oe_p2_internal_reg_1_sqmuxa 1789 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[0] 1168 273
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/caxi4interconnect_DWC_UpConv_WChan_Hold_Reg/DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.un4_size_shifted_out_6 1501 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_44_1[4] 1041 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Ic16kyz1sJGLi4Aj1g26k3c[27] 1684 370
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_1[42] 1940 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gpr_rs1_rd_valid_ex_0 1247 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgq[118] 1866 346
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/cpu_d_req_wr_data_reg_9_2[10] 1338 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_Z[58] 1365 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IirmgHs657xdpm6x8[3] 1716 304
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ibo1qg6H5k7255vxfAAC72pd6wDxz6fBuekChgy8kiEbdB019 1988 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/MIV_opsrv_debug_transport_module_jtag_0/gen_shift_register_active_high.gen_shift_register_active_low.shiftDR[13] 798 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IEkngaDsJuGrIhhaEnokCdh147A1b5zgabn9c127eIuLtrm2DtomxI35oxG6fKEi895am7b[3] 1802 352
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtibvJzd6l6[0] 2068 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNO[24] 2117 357
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[44] 1596 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IILAjb2JqfvceHc2D9[3] 2189 340
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_reg_RNO[6] 1967 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt[2] 1958 355
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/write_counter[3] 1840 343
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/lsu_expipe_resp_rd_data_3_2[6] 1140 315
set_location scheduler_0/sched_regs_6_[29] 1457 289
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icrwoe43xc496EI725jpn3vj7uwe0fcEtCsngeawH2fhbaHBLfmocwqc2fae70bGDp[14] 1925 325
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/vcophsel_bclk[1] 2210 370
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/IbbInJ80Ash63gvgG4o733Fzl5dws[2] 1633 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IfinBu5BGjnaFfraFgJe[7] 2012 316
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un6_Tc0_h_En 1318 282
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/cntBinary[2] 1629 325
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbI6pgyrBjmgu1D597EpkJEs7AtKELaGnHhr[16] 1661 346
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/holdDat[36] 1577 328
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_result_6_m[22] 1140 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/alu_op_complete_ex_s_RNI1QBH0I 1248 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/rtc_count[1] 1286 268
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgs[91] 1843 307
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/IhExz86gDFsrFb6HCq00hiEDpb672Kf8tIj9HrhmFBetaeouL0K2vaqsyt5n[0] 2063 319
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Ilgs[83] 1799 346
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/IbzoinDnrGHaqvJLdiiJ32m8hA[2] 1775 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_waddr_buffer/u_req_buffer/buff_wr_ptr_0[0] 1444 303
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/sDat_22[35] 1490 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/Ib1n3AzJvs2ndD3c[0] 2230 325
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_data_1[6] 1167 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_opsrv_interconnect_0/cpu_m2_e_2 1252 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/resp_dest[0] 1311 304
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/msrxs_datain[7] 1361 274
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int_RNO[13] 1872 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iejhaop8gnHw63kwv2dDwIowGj4KGH9rrEcJs2nq9cfyd5FfomeJj[13] 1716 334
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/stxs_datareg[3] 1441 277
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[58] 1790 298
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/holdDat[20] 1569 319
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_pipe_debug_enter_req_de_ex.de_ex_pipe_curr_pc_ex[6] 1197 286
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_AWChan/SLAVE_AADDR[21] 1495 301
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Ioffx5moDtiyCr[60] 1560 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/req_count_RNO_2[1] 1249 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/machine_implicit_wr_mtval_tval_wr_datas2 1272 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_221/IuG6ssIlzgr[14] 1946 301
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[21] 1937 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/de_ex_pipe_bcu_operand1_mux_sel_ex[2] 1200 298
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/IDgmp42rcHbC0ldBnc[121] 1712 355
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/IbAnligyiguF4JsJtibvJzd6gs[2] 2033 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/DQSW270_DELAY_LINE_LOAD[1] 2050 376
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/fence_0_0_a2_RNIJP4S3 1226 330
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_out_1_3_2[45] 1978 348
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/phase_move_current_1[2] 2142 360
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/sDat[53] 1560 298
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/wait_counter[3] 1873 328
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IzxqAb48Gfop8paHftEvaa3sLdH83lA[80] 1779 307
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_rx_valid_current_ns_0_0[1] 2001 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Icj2gjA7qhx99gmJpm2IxhHboDbohir4HJm7d3i19fAr7e 2132 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_3_1[10] 1070 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_idecode_0/gen_decode_rv32i.rv32i_dec_mnemonic3465_3_0 1253 333
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 1524 305
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0 1620 332
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_5/RAM64x12_PHYS_0 1548 332
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_1 1416 314
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxbb/RAM64x12_PHYS_0 1944 305
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_74/IhL8LyjC7v4iyovl6 1704 314
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovlA/RAM64x12_PHYS_0 1896 305
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0 1788 305
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_1/RAM64x12_PHYS_0 1404 332
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovlC 1668 341
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_2/RAM64x12_PHYS_0 1500 332
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovl7 1632 341
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_2/RAM64x12_PHYS_0 1392 332
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_3/RAM64x12_PHYS_0 1752 359
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_0/RAM64x12_PHYS_0 1656 332
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_13 1200 341
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130/IhL8LyjC7v4iyovl6 1860 341
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovl6 1704 368
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_4 1596 314
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_0 1344 287
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_2 1308 314
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_10 1380 341
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_1/RAM64x12_PHYS_0 1512 332
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovl9/RAM64x12_PHYS_0 1872 305
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_74/IhL8LyjC7v4iyovl8 1788 314
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_6 1488 314
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_6/RAM64x12_PHYS_0 1680 332
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_2/RAM64x12_PHYS_0 1668 332
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_23 1056 314
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_1_mem_1_0_1/RAM64x12_PHYS_0 1212 305
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/RAM64x12_PHYS_0 1932 359
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/RAM64x12_PHYS_0 1812 359
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/RAM64x12_PHYS_0 1800 359
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 1464 332
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_20 1200 287
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/RAM64x12_PHYS_0 1896 359
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0 1908 305
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_4/RAM64x12_PHYS_0 1692 332
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/RAM64x12_PHYS_0 1776 359
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0 1704 332
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlD/RAM64x12_PHYS_0 1812 305
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl6/RAM64x12_PHYS_0 1932 305
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/RAM64x12_PHYS_0 1788 359
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_14 1524 314
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovlA 1596 368
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0 1632 332
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_0/RAM64x12_PHYS_0 1584 332
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_15 1560 314
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_135/IhL8LyjC7v4iyovl7 1632 314
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_0/RAM64x12_PHYS_0 1416 332
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_24 1164 341
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovl9 1668 368
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_1/RAM64x12_PHYS_0 1632 305
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_11 1452 341
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 1560 332
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 1560 305
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovl6/RAM64x12_PHYS_0 1848 305
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0 1644 305
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0 1884 305
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovlB 1632 368
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_25 1236 287
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_mst/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0 1512 305
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_74/IhL8LyjC7v4iyovl7 1752 314
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_16 1236 341
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_1_mem_1_0_0/RAM64x12_PHYS_0 1152 305
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_3/RAM64x12_PHYS_0 1908 359
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_5/RAM64x12_PHYS_0 1620 305
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_5/RAM64x12_PHYS_0 1764 359
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130/IhL8LyjC7v4iyovl9 1824 341
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_21 1488 341
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/RAM64x12_PHYS_0 1608 305
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_5/RAM64x12_PHYS_0 1920 359
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_4/RAM64x12_PHYS_0 1656 305
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_0/RAM64x12_PHYS_0 1524 332
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_18 1416 341
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_3 1344 314
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_19 1128 314
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_26 1272 314
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_3/RAM64x12_PHYS_0 1428 332
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130/IhL8LyjC7v4iyovl8 1788 341
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_5/RAM64x12_PHYS_0 1584 305
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_5/RAM64x12_PHYS_0 1644 332
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0 1776 305
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_mem_0_0/RAM64x12_PHYS_0 1176 305
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_3/RAM64x12_PHYS_0 1488 332
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_9 1092 314
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_17 1272 341
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_28 1236 314
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_30 1308 287
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/IhL8LyjC7v4iyovl8 1704 341
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_29 1272 287
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.rd_cmd_mst/genblk1[0].ram/mem_mem_0_1/RAM64x12_PHYS_0 1476 332
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_cmd_slv/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0 1548 305
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_2/RAM64x12_PHYS_0 1596 332
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0 1920 305
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlA/RAM64x12_PHYS_0 1800 305
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_8 1164 314
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130/IhL8LyjC7v4iyovl7 1752 341
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_27 1308 341
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxba/RAM64x12_PHYS_0 1956 305
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_5 1452 314
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_indly_0_0/RAM64x12_PHYS_0 2148 359
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_12 1344 341
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0 1860 305
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[0].ram/mem_mem_0_2/RAM64x12_PHYS_0 1572 332
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_78/IhL8LyjC7v4iyovl7 1596 341
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_78/IhL8LyjC7v4iyovl6 1560 368
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_1/RAM64x12_PHYS_0 1884 359
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0 2004 305
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_mem_0_2/RAM64x12_PHYS_0 1200 305
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_4/RAM64x12_PHYS_0 1536 332
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_7 1380 314
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl9/RAM64x12_PHYS_0 1824 305
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_1/RAM64x12_PHYS_0 1680 305
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_mem_0_1/RAM64x12_PHYS_0 1188 305
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0 1836 305
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_22 1200 314
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly_outdly_0_0/RAM64x12_PHYS_0 2160 359
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_4/RAM64x12_PHYS_0 1572 305
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/RAM64x12_PHYS_0 1944 359
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_5/RAM64x12_PHYS_0 1452 332
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/RAM64x12_PHYS_0 1596 305
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_0_0/RAM64x12_PHYS_0 1368 278
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.data_fifo/ram/mem_mem_0_4/RAM64x12_PHYS_0 1440 332
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/data_fifo/genblk1[1].ram/mem_mem_0_1/RAM64x12_PHYS_0 1608 332
set_location Axi4Interconnect_0/Axi4Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_2/RAM64x12_PHYS_0 1692 305
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_tcm0.u_opsrv_TCM_0/tcm_ram.u_ram_0/mem_mem_0_31 1380 287
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/fifo_mem_q_fifo_mem_q_0_0/RAM64x12_PHYS_0 1356 278
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/gen_gpr_ram.u_gpr_0/gen_gpr.u_gpr_array_0/mem_1_mem_1_0_2/RAM64x12_PHYS_0 1224 305
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_135/IhL8LyjC7v4iyovl6 1668 314
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_s_2670 2004 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_3_cry_0 1968 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/un1_tap_count_dqsw_cry_0 2124 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/I4eFk3jFE0GBIspL6gt0q2dDCxLIdwq 1848 324
set_location scheduler_0/_l3.triger_reg83_0_RNO_6 1422 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw_RNIH0PK[0] 1956 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbLgwu7DqJyEGG09EI6jsdu8418prJkr7twq 1971 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Ib3ljtc4nsveFfl6 2208 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rCFLy8Ivflrwao24kuBo5Dkj7b 2028 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/irs_s_1_2681 1980 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov4_cry_0 1872 369
set_location scheduler_0/un2_internal_counter_2_cry_0 1494 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw_s_2676 2136 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I4eFkl7m2rAqFBIB9lm0rmKCavaChba 2256 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/If4H8Ijk6ueCdl8Agng6EtbAuKz77a 2064 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_ar_req_5_RNO_12[0] 1236 288
set_location scheduler_0/_l7.un2_internal_counter_a_4_cry_0 1416 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNIJ64C[11] 2095 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/I4eFk3jFE0GDeuem4tq17szlBz4I5H6 1824 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt_s_2665 1920 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt_s_2667 2076 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6_RNIF8P41[0] 1989 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Icj2gjA70s4nlivobDerxCsaBpIvFfdoyzzhJHhppykogq 1932 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_cry_0 2008 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I4eFkl7m2rAqFBIB9lm0rmKCavaChba 2124 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/I2nt6cAi33w2yqH3snhCr 2175 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov3_cry_0 1968 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Ifee1pCavL9Jodat5z7d 2220 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter_s_2656 1691 255
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/I3tJjeeesEEExtzHDj3hxHEo1jwGen668552mGE7t[0] 1584 345
set_location scheduler_0/_l7.triger_reg119_0_RNO_6 1416 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgJ7BKFqGv7dBn9Icd7mvjIq3xaBGoIpAjoq3hn5aD51BGB016 1680 309
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/counter_d_cry_0_0 1356 270
set_location scheduler_0/_l7.triger_reg119_RNO_20 1557 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/tap_count_s_2658 1968 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0 1335 288
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un161_exu_alu_result_cry_0 1162 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_cry_0 1971 360
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/irs_gt_ils_cry_0 1956 360
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_tdata1_2.trigger_match_RNO_14[1] 1264 270
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_RNIPTK91[0] 1836 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IJAFhI2k60Bqdyhlrx[0] 2088 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_s_2672 1980 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IeB39BeJr8xLqcJghKxF[0] 2076 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_0 1200 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I0ufxsix9rhv5ws8Clxba 2136 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IcaAGnkD5bjfKmBhKpL8f4j7rG4rJecapb7a 2257 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_s_2666 1992 372
set_location scheduler_0/_l5.triger_reg101_RNO_20 1575 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov5_cry_0 2016 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1_RNID34S[0] 1860 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un153_exu_alu_result_cry_0 1164 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I0ufxsix9rhv5ws8Clxba 2244 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/data_register.data_match31_1_0_I_1 1764 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw_RNIFFI11[0] 1968 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg_proc.out_reg_7_cry_0_0 1896 372
set_location scheduler_0/_l7.triger_reg119_RNO_22 1449 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt_s_2674 2088 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ifee1pBqG6eD4gFD3hH8 2208 327
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_count_s_2654 1404 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/If9z91w0GdtqifEphf7bqGqBnIcasz 1944 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/If4H91qfKdJywp5u2t88koKnnztiCq 1812 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_5_cry_0 1848 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IhHg4c4fmdndb4rfl5rDdLDkj1A 2160 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNIJ9CS[22] 2172 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/un1_tap_count_dqsw_cry_0 2052 369
set_location scheduler_0/_l4.triger_reg92_RNO_21 1557 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/I4eFkizgJlsxok6s4AqIqnkGvnaf016 1716 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib4IwoKpxmh6JcG4g1FtLx0w7qmIzk4c6Dba 1716 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw_s_2678 2052 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/I4FK4GJyE15fhcGK6v6gnbL6FivrGH7 1764 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/data_register.data_match31_2_0_I_1 1692 351
set_location scheduler_0/_l1.triger_reg65_RNO_21 1548 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I0ufxsix9rhv5ws8Clxba 2184 324
set_location scheduler_0/_l4.triger_reg92_RNO_22 1506 279
set_location scheduler_0/_l5.triger_reg101_RNO_22 1497 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_3_cry_0 1896 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_s_2669 2040 345
set_location scheduler_0/_l2.triger_reg74_RNO_22 1508 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgkfLAk1tqk4hmfCGwaKv6GLABdCt6pEL3jpghba 2016 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/irs_s_1_2680 2016 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_txdly_1_lt_low_txdly_cnt_next_3_cry_0 2064 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_ar_req_5_4_RNO_12[0] 1241 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6_RNIIIJ11[0] 1920 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov1_cry_0 1860 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IbcCj0n9gna79ygmtgwDxeG9pzfl6 2196 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/next_state48_cry_0 2151 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/data_register.data_match31_0_0_I_1 1776 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IoJpeuKGkLukvdcuB9HKbniq0daLgqm0CI[0] 2028 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_s_2664 1896 369
set_location scheduler_0/_l0.triger_reg56_RNO_21 1515 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItCnhDGtkK4rcdlBCCtKoLn1Liyn6za6ycw14o22xFme[0] 2064 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IcaAGnkD5bjfKmBhKpL8f4j7rG4rJecapb7a 2064 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_0_0_cy 2028 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_0_cry_0 1992 342
set_location scheduler_0/_l4.triger_reg92_RNO_20 1563 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/ImlraxkLkazJvKymjH6wsr1j0rqdy5v7JG2jJ5ooLrymCo0iJHpov9bcc123l8vz51C[0] 2256 336
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_tdata1_2.trigger_match_RNO_14[0] 1240 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/Itq3L2kuIsdDbBwlnvf1fLnpKtp78lsKlhx24zbvxxevxv5tns3Cbv 1860 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNIG2G2[1] 2208 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Igm6nHI8Km6DKewyr181kd1cF6tiJqDz2898hIDF 2003 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/transition_check_counter_cry_cy[0] 2220 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov3_cry_0 1884 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.dqsw_select10_cry_0 2112 369
set_location scheduler_0/_l6.triger_reg110_0_RNO_6 1435 282
set_location scheduler_0/_l0.triger_reg56_0_RNO_6 1422 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/ImlraxkLkazJvKymjH6wsr1j0rqdy5v7JG2c56ovFohLcFDnncw7B9lj5mtFr254q7g[0] 2253 333
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/_l0.un9_raw_hzd_d_0_I_1 1245 282
set_location scheduler_0/_l6.triger_reg110_RNO_21 1566 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/Itq3L2kuIsdDbBwlnvf1fLnpKtp78lsKlhx24zbvxxevxv5tofhHbz 1800 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_txdly_3_lt_low_txdly_cnt_next_3_cry_0 2076 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ibo1qg6H5k7255vxfAAC72pd6wDxz6fBuekChgy8kiE8tnmra 1977 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_0_0_cy 2088 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ik1sxxgsG4fbpu4kcdnAjkwcD5Aleqyb96k16 2040 315
set_location scheduler_0/_l1.triger_reg65_0_RNO_6 1449 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_4_cry_0 2043 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbLgwtqkoJgAfpB3aavghjC8iJ8BeJwnkCmf[0] 2052 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I436gcFugjd1fnv6a0D3gm2cFwk2dwq 1668 297
set_location scheduler_0/_l2.triger_reg74_0_RNO_6 1422 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/last_next_NE_0_RNIUKN81 1548 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IdqzHC4rtxoCvq8lD0zpfI6L5sGhIAr7a 2103 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.dqsw_select11_cry_0 2103 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IdqzHC4rtxoCvq8lD0zpfI6L5sGhIAr7a 2076 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset_move_count_s_2659 2076 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IdmGravBDuzFDIEkj7dly6991vhjGi4Go1ysK5J0lIh 1632 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBHGHbyFJztK8JftKLaGn0ikogr 2040 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/next_state120_cry_0 2160 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov2_cry_0 1824 369
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0]_RNIG9BT[0] 1313 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un6_master_beat_cnt_s_1_2679 1536 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IbcCj0n8KGcmbfl9e3j23s0a0B016 1980 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IcaAGnkD5bjfKmBhKpL8f4j7rG4rJecapb7a 2220 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ibisc3ls7zA20oGHpDx30Bdpoau526gi3s8nhH6 2004 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Iqq7KxrbyuuG3Ijk8nLxuprz 1692 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IdqzHJ01pBBGAKt3CEEFv2ECFcAHewhba 2148 324
set_location scheduler_0/_l4.un2_internal_counter_a_4_cry_0 1470 279
set_location scheduler_0/_l2.triger_reg74_RNO_20 1524 282
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg_proc.out_reg_7_cry_0_0 2004 369
set_location scheduler_0/_l3.un2_internal_counter_a_4_cry_0 1431 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/irs_gt_ils_cry_0 2004 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/I7t2mgw7jBi5CxntyzCCvv0j2fwrJ7mKLegkoz77a 1956 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNII05E[1] 2148 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw_RNIEK8T[0] 1992 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_2_cry_0 2052 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/un1_push_count_cry_0 1944 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Icj2gjA70s4nlivobDerxCsaBpIvFfdoyzzhJHhppykogq 1608 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov4_cry_0 2031 342
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un2_master_beat_cnt_plus_1_cry_0 1452 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/delay_cnt_cry_cy[0] 2004 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov0_cry_0 1839 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbcCj4z5kCHzncmImI8oeaeq0jfl7 2196 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.dqsw_select10_cry_0 2070 372
set_location scheduler_0/_l1.triger_reg65_RNO_20 1545 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ic5FC3nGqsFepB8ycw5jkdBB3nIGw1k1wsB3iLGlFktFJu9phpcbFobhECuvKvghbf 2020 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbcCj4z5kCHzncmImI8oeaeq0jfl7 2228 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov5_cry_0 1848 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_txdly_2_lt_low_txdly_cnt_next_3_cry_0 2076 360
set_location scheduler_0/_l5.triger_reg101_0_RNO_6 1470 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_0_cry_0 2040 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I0ufxsix9rhv5ws8Clxba 2243 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/counter_s_2662 1080 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_s_2661 1328 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbcCj4z5kCHzncmImI8oeaeq0jfl7 2208 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/I4eFkizgJlswgiIf6xtGLwBwwlreKgq 1680 345
set_location scheduler_0/_l1.triger_reg65_RNO_22 1521 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw_RNIB1S91[0] 2016 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/load_dly_cnt_i_a2_1_RNIJJVQ 2172 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IdqzHC4rtxoCvq8lD0zpfI6L5sGhIAr7a 2244 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov6_cry_0 1928 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un185_exu_alu_result_1_I_1 1174 291
set_location scheduler_0/internal_counter_s_2655 1529 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.dqsw_select11_cry_0 2079 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icj2gjA7n0iIBkC433wc9cuqnb1eDBgiv4Gv8Gv8AHrLH6 1980 306
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov0_cry_0 2038 351
set_location scheduler_0/_l3.triger_reg83_RNO_22 1519 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270_s_2675 2124 372
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/counter_d_cry_0_0 1344 273
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/tap_count_s_2657 2016 363
set_location scheduler_0/_l6.un2_internal_counter_a_4_cry_0 1428 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IhHg4c4fmdndb4rfl5rDdLDkj1B 2196 324
set_location scheduler_0/_l0.un2_internal_counter_a_4_cry_0 1428 279
set_location scheduler_0/_l0.triger_reg56_RNO_20 1536 279
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_count_s_1_2682 1284 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Id31iEfdLy2yJucpfthtssKh88q44tcKkwx1ziKzems[0] 1704 309
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1_RNI3QTJ 1356 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ii0k4bb5ald6fJKh9sD6Fmg8asz[0] 1776 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IcxKh4vHnAn7tdCbE3Lmf3j[0] 2218 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IcaAGnkD5bjfKmBhKpL8f4j7rG4rJecapb7a 2112 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_txdly_1_lt_low_txdly_cnt_next_3_cry_0 2136 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbcCj4z5kCHzncmImI8oeaeq0jfl7 2193 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/IBdAkzIrJLitj3z6iwd4CGC2yCHuLBliekjI7i6mHfrdoi86Dba 1920 315
set_location scheduler_0/_l0.triger_reg56_RNO_22 1461 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IdmGravAw33vBb0zuHv5F8dqbKj2BJrF1sBInrmGkDb 1824 327
set_location scheduler_0/_l5.un2_internal_counter_a_4_cry_0 1464 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_s_2663 1992 363
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt_s_2671 1956 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/ImlraxkLkazJvKymjH6wsr1j0rqdy5v7JG1Ad8o93hxt2arvHqByv95yE4cr3rdiu1B[0] 2256 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/un1_push_count_cry_0 1812 372
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNIK2GF[11] 2016 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IBdAkzIrJLitj3z6iwd4CGC2yCHuLBliekjI7i6mHfrdoi86Dba 1656 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IdqzHJ01pBBGAKt3CEEFv2ECFcAHewhba 2220 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/data_register.data_match31_3_0_I_1 1695 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/If4H91qfKdK6ydIsFqAdaAsmpitBl6 1752 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_4_cry_0 1884 369
set_location scheduler_0/_l7.triger_reg119_RNO_21 1548 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iz95okz4D442kHCDhIawfeKzxiH9h7e[0] 1992 300
set_location scheduler_0/_l2.un2_internal_counter_a_4_cry_0 1431 300
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_rd_src_full_cry_0 1482 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1]_RNI8C1R[0] 1218 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IcIGDoD4r28ciw3ILD9nmra 2088 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7_RNIJLM21[0] 1869 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IhHg4c4fmdndb4rfl5rDdLDkj19 2232 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov7_cry_0 1860 363
set_location scheduler_0/_l6.triger_reg110_RNO_20 1554 279
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Icj2gjA7qhx99gmJpm2IxhHboDbohir4HJm7d3i2uvmdwq 2136 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt_s_2668 2004 360
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I4eFkl7m2rAqFBIB9lm0rmKCavaChba 2232 327
set_location scheduler_0/_l2.triger_reg74_RNO_21 1536 282
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1_RNIRLGP[2] 1266 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IdqzHJ01pBBGAKt3CEEFv2ECFcAHewhba 2208 324
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7_RNIGBSL[0] 2064 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IdqzHJ01pBBGAKt3CEEFv2ECFcAHewhba 2178 327
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_txdly_3_lt_low_txdly_cnt_next_3_cry_0 2151 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset_move_count_s_2660 2004 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IdmGravAw33vBb0zuHv5F8dqbKj2BJrF1sBInpJ4JwI 1704 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IhHg4c4fmdndb4rfl5rDdLDkj18 2196 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IBdAkzIrJLitj3z6iwd4CGC2yCHuLBliekjI7i6mHfrdoi86Dba 1596 336
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1_RNIAP9V[0] 2052 342
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/war_hzd_d_0_RNO_12[1] 1311 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Izkwwxtfnk5K3jIumzwd71hBpeKz77a 2040 309
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_2_cry_0 1833 369
set_location scheduler_0/_l3.triger_reg83_RNO_20 1566 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_cnt_s_2673 2136 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov7_cry_0 2064 345
set_location scheduler_0/_l1.un2_internal_counter_a_4_cry_0 1464 282
set_location scheduler_0/un2_internal_counter_1_cry_0 1464 291
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_cnt_cry_cy[0] 1476 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/I3tJjeeesEEExtzHDj3hxHEo1jwGen668552tczIe[0] 1635 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ijrw1ombyeG7fnG0q1m5sIjsxCz 1995 333
set_location scheduler_0/_l6.triger_reg110_RNO_22 1461 288
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov1_cry_0 2052 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij9iErycqrjl15BH21LvrxdHB7GaaFJ3uCixDGDhnggApgF 1704 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_0 1130 279
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_0_cry_0 1956 363
set_location scheduler_0/_l3.triger_reg83_RNO_21 1526 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IhduD7L5qy4Acj64wpttLblBeqLu2gc35Chuxh8HpfnId2hIra 1680 291
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_0_cry_0 1830 372
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip5zrhe5eiGptk8dtd5xGHcz[0] 2006 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff_6_cry_0_0 1104 315
set_location scheduler_0/_l5.triger_reg101_RNO_21 1535 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rtkk1Il4L7mH6Kxz8A6zCbeKgq 2016 300
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_5_cry_0 2016 354
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.min_outdly_val5_cry_0 2160 363
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IdmGravBDuzFDIEkj7dly6991vhjGi4Go1ysK6q9fwu 1596 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov6_cry_0 1980 336
set_location scheduler_0/_l4.triger_reg92_0_RNO_6 1498 282
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IdqzHC4rtxoCvq8lD0zpfI6L5sGhIAr7a 2220 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I4eFkl7m2rAqFBIB9lm0rmKCavaChba 2244 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/ImlraxkLkazJvKymjH6wsr1j0rqdy5v7JG1Hr7o29kD7pver2j4ff9vrlJlfxwF4LCv[0] 2232 333
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ijnrxi97clhHJddiFd83ea9rtwq 2160 342
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov2_cry_0 2052 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/un1_tap_count_middle_cry_0 2149 369
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_txdly_2_lt_low_txdly_cnt_next_3_cry_0 2160 351
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270_s_2677 2040 372
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0_RNI6VBO[0] 1116 288
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Icj2gjA70s4nlivobDerxCsaBpIvFfdoyzzhJHhppykogq 1632 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[28] 1618 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[9] 2219 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iccit6t79iewqntEKr2AogujLnfvdGKcEy592Hf1j9hgg7jEmkKiFh8y[6] 1928 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGskA5Bb9k6xwBJi[9] 1986 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[8] 1209 261
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[4] 1044 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[24] 1627 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[12] 2241 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[40] 1665 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iccit6t79iewqntEKr2AogujLnfvdGKcEy592Hf1j9hgg7jEmkKiFh8y[5] 1989 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/I3pwBHcCA8dzl55lovkEFgBFhDz5ehE 2148 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[3] 2226 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_100_3_1_0_wmux[14] 1039 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItieBLbJ9Dl2op9kFyxGL0gpodx9lCuL0p7in3CshpGHD9h1K4LehE[14] 1929 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[21] 1593 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilrl8J5sk0CF52GjL8dx7yrKtaodfkpL9hyL14eKpazu45wJbepqGva3i[12] 1965 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m47_1_0_wmux 1995 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[42] 1662 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[15] 1050 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[7] 2242 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGskA5Bb9k6xwBJi[5] 1926 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idv6jj7lIq5z7w4ygl7zlEEeEBgi11x8Cr31dAAsHupbrpH29p63i[4] 2001 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[28] 1083 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/IplEtbqqHy7jAgxmnni90L8rzozLFfxKDE[1] 2028 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[8] 2227 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I4A5j0ot3spawHv7iA421ec41wnG1L3G6eG1nKflyAhHxx9gjxE[8] 1998 321
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52_1_0_wmux[20] 1035 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[19] 1062 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[15] 1616 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52_1_0_wmux[18] 1032 291
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[22] 1038 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I4A5j0ot3spawHv7iA421ec41wnG1L3G6eG1nKflyAhHxx9gjxE[1] 1977 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGskA5Bb9k6xwBJi[10] 1974 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[16] 1059 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[4] 1616 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[3] 2218 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_3_3_1_0_wmux[7] 1119 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[23] 1035 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[3] 2216 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_3_3_1_0_wmux[1] 1144 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[8] 1617 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[35] 1641 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[13] 2253 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[7] 1203 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I4A5j0ot3spawHv7iA421ec41wnG1L3G6eG1nKflyAhHxx9gjxE[3] 1950 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2_1_0_wmux[31] 1047 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[11] 2240 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilrl8J5sk0CF52GjL8dx7yrKtaodfkpL9hyL14eKpazu45wJbepqGva3i[11] 1926 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ijmuic3hHB57HrFn2F7k2HiL9nuBmvC0hIjbnqku94DB7e5oqInkJviv1iLAxx8lpom34JHmkCgtIfJi[2] 2076 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I4A5j0ot3spawHv7iA421ec41wnG1L3G6eG1nKflyAhHxx9gjxE[5] 1923 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ijmuic3hHB57HrFn2F7k2HiL9nuBmvC0hIjbnqku94DB7e5oqInkJviv1iLAxx8lpom34JHmkCgtIfJi[1] 2088 294
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m98_2_1_0_wmux 1932 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[7] 1608 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItieBLbJ9Dl2op9kFyxGL0gpodx9lCuL0p7in3CshpGHD9h1K4LehE[4] 1986 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idv6jj7lIq5z7w4ygl7zlEEeEBgi11x8Cr31dAAsHupbrpH29p63i[5] 1983 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilrl8J5sk0CF52GjL8dx7yrKtaodfkpL9hyL14eKpazu45wJbepqGva3i[13] 1924 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[16] 1660 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[10] 2250 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[8] 2225 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[25] 1074 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_3_3_1_0_wmux[0] 1140 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[19] 1218 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idv6jj7lIq5z7w4ygl7zlEEeEBgi11x8Cr31dAAsHupbrpH29p63i[10] 1986 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[2] 1191 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[36] 1638 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[18] 1221 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[2] 2216 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/gen_buff_loop[0].buff_entry_error_resp.ramout_3_i_m2_1_0_wmux[0] 1320 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[29] 1080 303
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_3_3_1_0_wmux[2] 1116 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idv6jj7lIq5z7w4ygl7zlEEeEBgi11x8Cr31dAAsHupbrpH29p63i[1] 2003 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[26] 1071 300
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[4] 1200 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGskA5Bb9k6xwBJi[6] 1965 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[1] 1614 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52_1_0_wmux[19] 1044 291
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGskA5Bb9k6xwBJi[4] 2001 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I4A5j0ot3spawHv7iA421ec41wnG1L3G6eG1nKflyAhHxx9gjxE[10] 1983 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[19] 1592 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[16] 1215 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[8] 2223 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[12] 1206 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[17] 1590 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[13] 1615 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[9] 1188 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[8] 2221 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[29] 1233 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idv6jj7lIq5z7w4ygl7zlEEeEBgi11x8Cr31dAAsHupbrpH29p63i[7] 1938 318
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m82_1_0_wmux 1944 369
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItieBLbJ9Dl2op9kFyxGL0gpodx9lCuL0p7in3CshpGHD9h1K4LehE[9] 1998 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idv6jj7lIq5z7w4ygl7zlEEeEBgi11x8Cr31dAAsHupbrpH29p63i[11] 1941 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idv6jj7lIq5z7w4ygl7zlEEeEBgi11x8Cr31dAAsHupbrpH29p63i[3] 1947 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[50] 1626 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I4A5j0ot3spawHv7iA421ec41wnG1L3G6eG1nKflyAhHxx9gjxE[2] 1914 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[2] 1647 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[28] 1182 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilrl8J5sk0CF52GjL8dx7yrKtaodfkpL9hyL14eKpazu45wJbepqGva3i[4] 1980 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[18] 1641 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I4A5j0ot3spawHv7iA421ec41wnG1L3G6eG1nKflyAhHxx9gjxE[9] 1986 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilrl8J5sk0CF52GjL8dx7yrKtaodfkpL9hyL14eKpazu45wJbepqGva3i[3] 1965 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilrl8J5sk0CF52GjL8dx7yrKtaodfkpL9hyL14eKpazu45wJbepqGva3i[5] 1926 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[45] 1612 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[39] 1638 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[37] 1585 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[20] 2228 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iccit6t79iewqntEKr2AogujLnfvdGKcEy592Hf1j9hgg7jEmkKiFh8y[7] 1923 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iccit6t79iewqntEKr2AogujLnfvdGKcEy592Hf1j9hB8bKlb03pBa3i[0] 2010 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[33] 1587 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I4A5j0ot3spawHv7iA421ec41wnG1L3G6eG1nKflyAhHxx9gjxE[4] 1995 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItieBLbJ9Dl2op9kFyxGL0gpodx9lCuL0p7in3CshpGHD9h1K4LehE[10] 1980 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItieBLbJ9Dl2op9kFyxGL0gpodx9lCuL0p7in3CshpGHD9h1K4LehE[3] 1962 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[14] 1611 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idv6jj7lIq5z7w4ygl7zlEEeEBgi11x8Cr31dAAsHupbrpH29p63i[2] 1941 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[21] 1059 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/I1Lvwn25dqBFhrtza9LKoLq7FtJxwLgnouE4y563i[2] 2196 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[52] 1662 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I4A5j0ot3spawHv7iA421ec41wnG1L3G6eG1nKflyAhHxx9gjxE[7] 1935 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[12] 2238 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[3] 2224 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[38] 1635 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iccit6t79iewqntEKr2AogujLnfvdGKcEy592Hf1j9hgg7jEmkKiFh8y[1] 1983 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdBlplix7qxujxnap4rymzvn3gvJsIqCsu47mklkJcy[40] 1695 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idv6jj7lIq5z7w4ygl7zlEEeEBgi11x8Cr31dAAsHupbrpH29p63i[8] 2013 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[1] 2222 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[5] 1203 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[2] 2206 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGskA5Bb9k6xwBJi[13] 1950 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[11] 1590 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[5] 2214 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilrl8J5sk0CF52GjL8dx7yrKtaodfkpL9hyL14eKpazu45wJbepqGva3i[6] 1962 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[34] 1644 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[17] 1056 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iccit6t79iewqntEKr2AogujLnfvdGKcEy592Hf1j9hgg7jEmkKiFh8y[3] 1920 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[26] 1215 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[22] 1203 270
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[3] 1200 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I4A5j0ot3spawHv7iA421ec41wnG1L3G6eG1nKflyAhHxx9gjxE[6] 1959 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[20] 2208 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[9] 2212 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IdBlplix7qxujxnap4rymzvn3gvJsIqCsu47mklkJcy[39] 1692 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilrl8J5sk0CF52GjL8dx7yrKtaodfkpL9hyL14eKpazu45wJbepqGva3i[7] 1959 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[11] 1179 267
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[6] 1206 261
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[14] 1044 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[6] 2206 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[4] 2193 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[63] 1588 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGskA5Bb9k6xwBJi[2] 1914 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[31] 1664 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[46] 1653 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGskA5Bb9k6xwBJi[14] 1938 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[0] 1586 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[20] 1662 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[11] 2238 315
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[15] 1203 261
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IgJ7C0Ban4eBDxsfjioLcvrqAFyevFKlc1HIiigjDreuK1Dssy 2204 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItieBLbJ9Dl2op9kFyxGL0gpodx9lCuL0p7in3CshpGHD9h1K4LehE[12] 1962 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGskA5Bb9k6xwBJi[11] 1922 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idv6jj7lIq5z7w4ygl7zlEEeEBgi11x8Cr31dAAsHupbrpH29p63i[14] 1911 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItieBLbJ9Dl2op9kFyxGL0gpodx9lCuL0p7in3CshpGHD9h1K4LehE[7] 1956 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[10] 2242 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGskA5Bb9k6xwBJi[7] 1947 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGskA5Bb9k6xwBJi[1] 1974 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[22] 1614 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItieBLbJ9Dl2op9kFyxGL0gpodx9lCuL0p7in3CshpGHD9h1K4LehE[11] 1914 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/I05fwfvaKk7JcE2B3L63i[9] 2166 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[1] 2214 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[13] 2240 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilrl8J5sk0CF52GjL8dx7yrKtaodfkpL9hyL14eKpazu45wJbepqGva3i[2] 2010 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[2] 2202 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[5] 1660 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[1] 2212 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[2] 2212 306
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[13] 1222 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_2_2_1_0_wmux[0] 1035 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iccit6t79iewqntEKr2AogujLnfvdGKcEy592Hf1j9hgg7jEmkKiFh8y[8] 2007 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I4A5j0ot3spawHv7iA421ec41wnG1L3G6eG1nKflyAhHxx9gjxE[13] 1944 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilrl8J5sk0CF52GjL8dx7yrKtaodfkpL9hyL14eKpazu45wJbepqGva3i[1] 1971 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[5] 2210 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[61] 1623 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[9] 2216 315
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m47_1_0_wmux 1923 375
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[21] 1212 267
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[9] 2210 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[6] 2204 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[15] 2200 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[6] 2202 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[10] 2238 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItieBLbJ9Dl2op9kFyxGL0gpodx9lCuL0p7in3CshpGHD9h1K4LehE[2] 2004 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[49] 1650 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[11] 2236 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[47] 1629 357
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[27] 1068 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[43] 1591 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[13] 2247 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[10] 1200 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[7] 2236 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iccit6t79iewqntEKr2AogujLnfvdGKcEy592Hf1j9hgg7jEmkKiFh8y[4] 1998 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[25] 1230 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idv6jj7lIq5z7w4ygl7zlEEeEBgi11x8Cr31dAAsHupbrpH29p63i[6] 1911 321
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m82_1_0_wmux 1992 351
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[24] 1032 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[48] 1658 357
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m98_2_1_0_wmux 1980 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilrl8J5sk0CF52GjL8dx7yrKtaodfkpL9hyL14eKpazu45wJbepqGva3i[9] 1995 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52_1_0_wmux[21] 1032 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[11] 2234 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[13] 2234 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_204/Ijmuic3hHB57HrFn2F7k2HiL9nuBmvC0hIjbnqku94DB7e5oqInkJviv1iLAxx8lpom34JHmkCgtIfJi[0] 2076 285
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I4A5j0ot3spawHv7iA421ec41wnG1L3G6eG1nKflyAhHxx9gjxE[12] 1959 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[23] 1188 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[44] 1629 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IgJ7C0Ban4eBDxsfjioLcvrqAFyevFKlc1HIiigi8dLbwaJHni 2208 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[6] 1623 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[41] 1659 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[20] 1101 297
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m42_1_0_wmux 1944 366
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/IfxFhhlvrkijnFFFDxEkx92iFcqncy 2112 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[12] 2220 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/I05fwfvaKk7JcE2B3L63i[7] 2163 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[20] 1200 270
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[7] 2232 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilrl8J5sk0CF52GjL8dx7yrKtaodfkpL9hyL14eKpazu45wJbepqGva3i[8] 1995 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/I05fwfvaKk7JcE2B3L63i[3] 2139 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[55] 1587 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idv6jj7lIq5z7w4ygl7zlEEeEBgi11x8Cr31dAAsHupbrpH29p63i[13] 1908 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_3_3_1_0_wmux[3] 1107 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_4_3_1_0_wmux[15] 1068 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[7] 2232 312
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_lsu_0/un1_lsu_expipe_resp_access_aborted_2_1_0_wmux[7] 1152 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGskA5Bb9k6xwBJi[8] 1992 324
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[17] 1212 276
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[30] 1095 297
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[14] 2210 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IgJ7C0Ban4eBDxsfjioLcvrqAFyevFKlc1HIiigjDreuK1Dssy 2190 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGskA5Bb9k6xwBJi[12] 1956 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[12] 2235 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idv6jj7lIq5z7w4ygl7zlEEeEBgi11x8Cr31dAAsHupbrpH29p63i[12] 1983 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_3_3_1_0_wmux[5] 1104 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[3] 1620 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Idv6jj7lIq5z7w4ygl7zlEEeEBgi11x8Cr31dAAsHupbrpH29p63i[9] 1980 330
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_i_m4_1_0_wmux[31] 1176 267
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTIO1/CUARTl10l.CUARTll1_2_u_2_1_0_wmux 1308 273
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IgJ7C0Ban4eBDxsfjioLcvrqAFyevFKlc1HIiigjDreuK1Dssy 2198 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[56] 1647 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[6] 2200 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IgJ7C0Ban4eBDxsfjioLcvrqAFyevFKlc1HIiigi8dLbwaJHni 2208 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilrl8J5sk0CF52GjL8dx7yrKtaodfkpL9hyL14eKpazu45wJbepqGva3i[14] 1920 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I4A5j0ot3spawHv7iA421ec41wnG1L3G6eG1nKflyAhHxx9gjxE[11] 1938 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[0] 2224 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItieBLbJ9Dl2op9kFyxGL0gpodx9lCuL0p7in3CshpGHD9h1K4LehE[8] 1992 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[15] 2196 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[25] 1628 348
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_3_3_1_0_wmux[4] 1131 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/I05fwfvaKk7JcE2B3L63i[11] 2163 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGsGqazuy0p4s4DE[0] 1932 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[14] 2198 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ilrl8J5sk0CF52GjL8dx7yrKtaodfkpL9hyL14eKpazu45wJbepqGva3i[10] 1971 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[9] 1656 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGsGqazuy0p4s4DE[15] 2004 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/I05fwfvaKk7JcE2B3L63i[8] 2160 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[10] 1608 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/I4A5j0ot3spawHv7iA421ec41wnG1L3G6eG1nKflyAhHxx9gjxE[14] 1935 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[27] 1227 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[15] 2187 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[1] 2220 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IslcxuIeyzd0J1zopFmCmx9qqnkaq2k2Erf6ineGskA5Bb9k6xwBJi[3] 1944 318
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[30] 1224 264
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[20] 2226 309
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[14] 1212 264
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m23_1_0_wmux 1920 375
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[12] 1656 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[30] 1584 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/I05fwfvaKk7JcE2B3L63i[4] 2160 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItieBLbJ9Dl2op9kFyxGL0gpodx9lCuL0p7in3CshpGHD9h1K4LehE[1] 1968 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[0] 2222 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[14] 2196 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[0] 2232 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[26] 1632 354
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbdata_ff_3_3_1_0_wmux[6] 1128 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[59] 1625 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[20] 2230 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[0] 2220 309
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[57] 1620 336
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[53] 1621 348
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItieBLbJ9Dl2op9kFyxGL0gpodx9lCuL0p7in3CshpGHD9h1K4LehE[13] 1908 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[32] 1610 345
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m42_1_0_wmux 1982 348
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/mtx_spi_data_out_2_u_i_m2_2_1_0_wmux 1416 276
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iccit6t79iewqntEKr2AogujLnfvdGKcEy592Hf1j9hgg7jEmkKiFh8y[2] 1932 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_52_1_0_wmux[17] 1044 294
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[14] 2208 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iccit6t79iewqntEKr2AogujLnfvdGKcEy592Hf1j9hgg7jEmkKiFh8y[11] 1920 321
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[58] 1658 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/IplEtbqqHy7jAgxmnni90L8rzozLFfxKDE[0] 2052 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iccit6t79iewqntEKr2AogujLnfvdGKcEy592Hf1j9hgg7jEmkKiFh8y[9] 1992 327
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_190/IigAoshInonK2mxxt7wzae79D8y 2040 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iccit6t79iewqntEKr2AogujLnfvdGKcEy592Hf1j9hgg7jEmkKiFh8y[14] 1911 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[60] 1608 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iccit6t79iewqntEKr2AogujLnfvdGKcEy592Hf1j9hgg7jEmkKiFh8y[10] 1968 315
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[54] 1613 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/I05fwfvaKk7JcE2B3L63i[6] 2184 312
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iccit6t79iewqntEKr2AogujLnfvdGKcEy592Hf1j9hgg7jEmkKiFh8y[12] 1980 327
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_operand1_3_1_0_wmux[24] 1200 261
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[18] 1056 300
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[51] 1635 345
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[62] 1584 351
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[29] 1611 357
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItieBLbJ9Dl2op9kFyxGL0gpodx9lCuL0p7in3CshpGHD9h1K4LehE[5] 1932 318
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[27] 1644 342
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Icshr1G4IxAbyHCtFb8Itfm51fmBKmCcHtA4kthqxKobyAvkeaJBGJcy[23] 1632 345
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/lsu_align_result_102_u_1_0_wmux[12] 1068 303
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/I05fwfvaKk7JcE2B3L63i[5] 2146 330
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iccit6t79iewqntEKr2AogujLnfvdGKcEy592Hf1j9hgg7jEmkKiFh8y[13] 1908 324
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[10] 2244 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/visual_dq_dqs_optimisation_next_4_0_.m23_1_0_wmux 1992 354
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbLgw1nFLobxwjAook3hcd2Gg5ivz20b9D8y[15] 2184 306
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItieBLbJ9Dl2op9kFyxGL0gpodx9lCuL0p7in3CshpGHD9h1K4LehE[6] 1956 321
set_location reset_syn_0_0/reset_syn_0_0/dff_15_rep_GB_DEMOTE 1158 265
set_location DDR3_0_0/DDRPHY_BLK_0/LANECTRL_ADDR_CMD_0/I_LANECTRL_0 2255 378
set_location DDR3_0_0/DDRPHY_BLK_0/LANECTRL_ADDR_CMD_0/I_LANECTRL_1 2399 378
set_location Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_RNIULU4/U0_RGB1_RGB0 1740 312
set_location Axi4Interconnect_0/Axi4Interconnect_0/arst_aclk_sync/sysReset_RNIULU4/U0_RGB1_RGB1 1740 285
set_location CCC_C0_0/CCC_C0_0/clkint_0/U0_RGB1_RGB0 582 339
set_location CCC_C0_0/CCC_C0_0/clkint_0/U0_RGB1_RGB1 1741 339
set_location CCC_C0_0/CCC_C0_0/clkint_0/U0_RGB1_RGB2 582 312
set_location CCC_C0_0/CCC_C0_0/clkint_0/U0_RGB1_RGB3 1741 312
set_location CCC_C0_0/CCC_C0_0/clkint_0/U0_RGB1_RGB4 582 285
set_location CCC_C0_0/CCC_C0_0/clkint_0/U0_RGB1_RGB5 1741 285
set_location CCC_C0_0/CCC_C0_0/clkint_0/U0_RGB1_RGB6 582 258
set_location CCC_C0_0/CCC_C0_0/clkint_0/U0_RGB1_RGB7 1741 258
set_location CCC_C0_0/CCC_C0_0/clkint_0/U0_RGB1_RGB8 1741 231
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/genblk3.genblk1.TGT_TCK_GLB/U0_RGB1_RGB0 583 287
set_location COREJTAGDEBUG_0_0/COREJTAGDEBUG_0_0/iUDRCK_inferred_clock_RNIVJK7/U0_RGB1_RGB0 581 40
set_location DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB0 1747 368
set_location DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB1 1741 341
set_location DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB2 1747 341
set_location DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB3 1741 314
set_location DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB4 1747 314
set_location DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB5 1741 287
set_location DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB6 1747 287
set_location DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB7 1741 260
set_location DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB8 1741 233
set_location DDR3_0_0/CCC_0/clkint_4/U0_RGB1_RGB9 1741 179
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0_RGB1_RGB0 1749 366
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0_RGB1_RGB1 1743 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0_RGB1_RGB2 1749 339
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0_RGB1_RGB3 1743 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0_RGB1_RGB4 1749 312
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0_RGB1_RGB5 1743 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0_RGB1_RGB6 1749 285
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_0_rep_RNINRV2/U0_RGB1_RGB7 1743 231
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_RGB1_RGB0 1750 368
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_RGB1_RGB1 1744 341
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_RGB1_RGB2 1750 341
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_RGB1_RGB3 1750 314
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_RGB1_RGB4 1750 287
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Ib1A09tuj4226Arj/U0_RGB1_RGB5 1744 233
set_location reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_RGB1_RGB0 1744 340
set_location reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_RGB1_RGB1 586 313
set_location reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_RGB1_RGB2 1744 313
set_location reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_RGB1_RGB3 586 286
set_location reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_RGB1_RGB4 1744 286
set_location reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_RGB1_RGB5 1744 259
set_location CCC_C0_0/CCC_C0_0/clkint_0/U0_GB0 1164 163
set_location reset_syn_0_0/reset_syn_0_0/dff_15_rep_RNIB6IB/U0_GB0 1175 163
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/rd_src_cnt_cry_cy[0]_CC_0 1476 320
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un1_rd_src_full_cry_0_CC_0 1482 320
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_RChan/genblk1.RChan_Ctrl/un2_master_beat_cnt_plus_1_cry_0_CC_0 1452 329
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/last_next_NE_0_RNIUKN81_CC_0 1548 311
set_location Axi4Interconnect_0/Axi4Interconnect_0/MstConvertor_loop[0].mstrconv/mstrDWC/genblk1.MstUpConv/DWC_WChan/wr_sys_ctrl/un6_master_beat_cnt_s_1_2679_CC_0 1536 317
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter_s_2656_CC_0 1691 257
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter_s_2656_CC_1 1692 257
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/timeout_counter_s_2656_CC_2 1704 257
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/out_reg_proc.out_reg_7_cry_0_0_CC_0 2004 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/out_reg_proc.out_reg_7_cry_0_0_CC_0 1896 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/delay_cnt_cry_cy[0]_CC_0 2004 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_s_2670_CC_0 2004 356
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1_RNIAP9V[0]_CC_0 2052 344
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6_RNIF8P41[0]_CC_0 1989 338
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6_RNIF8P41[0]_CC_1 1992 338
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7_RNIGBSL[0]_CC_0 2064 344
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt_s_2671_CC_0 1956 356
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/ils_cry_0_CC_0 2008 344
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw_RNIB1S91[0]_CC_0 2016 347
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw_RNIB1S91[0]_CC_1 2028 347
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw_RNIEK8T[0]_CC_0 1992 347
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw_RNIEK8T[0]_CC_1 2004 347
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_s_2669_CC_0 2040 347
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/irs_gt_ils_cry_0_CC_0 2004 338
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/irs_s_1_2680_CC_0 2016 344
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_0_cry_0_CC_0 1992 344
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_s_2672_CC_0 1980 356
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov0_cry_0_CC_0 2038 353
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov0_cry_0_CC_1 2040 353
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov1_cry_0_CC_0 2052 347
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov2_cry_0_CC_0 2052 353
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov3_cry_0_CC_0 1968 344
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov4_cry_0_CC_0 2031 344
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov5_cry_0_CC_0 2016 353
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov6_cry_0_CC_0 1980 338
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov7_cry_0_CC_0 2064 347
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_0_cry_0_CC_0 2040 356
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_2_cry_0_CC_0 2052 356
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_3_cry_0_CC_0 1968 347
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_4_cry_0_CC_0 2043 344
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_5_cry_0_CC_0 2016 356
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/en_wait_cnt_s_2674_CC_0 2088 356
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_txdly_1_lt_low_txdly_cnt_next_3_cry_0_CC_0 2136 353
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_txdly_2_lt_low_txdly_cnt_next_3_cry_0_CC_0 2160 353
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/gate_training_comb.visual_txdly_3_lt_low_txdly_cnt_next_3_cry_0_CC_0 2151 353
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/txdly_cnt_s_2673_CC_0 2136 356
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNIJ64C[11]_CC_0 2095 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNIJ64C[11]_CC_1 2100 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delay_cnt_s_2664_CC_0 1896 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_1_RNID34S[0]_CC_0 1860 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_6_RNIIIJ11[0]_CC_0 1920 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7_RNIJLM21[0]_CC_0 1869 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/delta_delay_7_RNIJLM21[0]_CC_1 1872 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/good_cnt_s_2665_CC_0 1920 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/ils_cry_0_CC_0 1971 362
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw_RNIFFI11[0]_CC_0 1968 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqsOrStw_2_endw_RNIFFI11[0]_CC_1 1980 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw_RNIH0PK[0]_CC_0 1956 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/initlDqs_2_stw_RNIH0PK[0]_CC_1 1968 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/init_delay_s_2663_CC_0 1992 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/irs_gt_ils_cry_0_CC_0 1956 362
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/irs_s_1_2681_CC_0 1980 362
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/mid_2_initlDqs_0_cry_0_CC_0 1956 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/pause_delay_cnt_s_2666_CC_0 1992 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov0_cry_0_CC_0 1839 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov1_cry_0_CC_0 1860 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov2_cry_0_CC_0 1824 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov3_cry_0_CC_0 1884 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov4_cry_0_CC_0 1872 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov5_cry_0_CC_0 1848 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov6_cry_0_CC_0 1928 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov6_cry_0_CC_1 1932 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un1_mov7_cry_0_CC_0 1860 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_0_cry_0_CC_0 1830 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_0_cry_0_CC_1 1836 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_2_cry_0_CC_0 1833 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_2_cry_0_CC_1 1836 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_3_cry_0_CC_0 1896 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_4_cry_0_CC_0 1884 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/un4_delta_delay_5_cry_0_CC_0 1848 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/en_wait_cnt_s_2668_CC_0 2004 362
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_txdly_1_lt_low_txdly_cnt_next_3_cry_0_CC_0 2064 356
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_txdly_2_lt_low_txdly_cnt_next_3_cry_0_CC_0 2076 362
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/gate_training_comb.visual_txdly_3_lt_low_txdly_cnt_next_3_cry_0_CC_0 2076 356
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/txdly_cnt_s_2667_CC_0 2076 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNIK2GF[11]_CC_0 2016 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/visual_gate_training_current_RNIK2GF[11]_CC_1 2028 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/tap_count_s_2657_CC_0 2016 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/un1_push_count_cry_0_CC_0 1944 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/tap_count_s_2658_CC_0 1968 338
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/un1_push_count_cry_0_CC_0 1812 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNII05E[1]_CC_0 2148 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/current_state_RNIJ9CS[22]_CC_0 2172 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/load_dly_cnt_i_a2_1_RNIJJVQ_CC_0 2172 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/next_state120_cry_0_CC_0 2160 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/next_state48_cry_0_CC_0 2151 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/seq.min_outdly_val5_cry_0_CC_0 2160 365
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/un1_tap_count_middle_cry_0_CC_0 2149 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.dqsw_select10_cry_0_CC_0 2112 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.dqsw_select11_cry_0_CC_0 2103 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/move.tap_offset_4_cry_0_0_cy_CC_0 2088 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw270_s_2675_CC_0 2124 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_count_dqsw_s_2676_CC_0 2136 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/tap_offset_move_count_s_2659_CC_0 2076 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/un1_tap_count_dqsw_cry_0_CC_0 2124 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.dqsw_select10_cry_0_CC_0 2070 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.dqsw_select10_cry_0_CC_1 2076 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.dqsw_select11_cry_0_CC_0 2079 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/move.tap_offset_4_cry_0_0_cy_CC_0 2028 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw270_s_2677_CC_0 2040 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_count_dqsw_s_2678_CC_0 2052 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/tap_offset_move_count_s_2660_CC_0 2004 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/un1_tap_count_dqsw_cry_0_CC_0 2052 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/current_state_RNIG2G2[1]_CC_0 2208 371
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/transition_check_counter_cry_cy[0]_CC_0 2220 374
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/current_state_RNIPTK91[0]_CC_0 1836 344
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/data_register.data_match31_0_0_I_1_CC_0 1776 353
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/data_register.data_match31_1_0_I_1_CC_0 1764 347
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/data_register.data_match31_2_0_I_1_CC_0 1692 353
set_location DDR3_0_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/data_register.data_match31_3_0_I_1_CC_0 1695 356
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ijrw1ombyeG7fnG0q1m5sIjsxCz_CC_0 1995 335
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Ijrw1ombyeG7fnG0q1m5sIjsxCz_CC_1 2004 335
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Icj2gjA7qhx99gmJpm2IxhHboDbohir4HJm7d3i2uvmdwq_CC_0 2136 347
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Icj2gjA7qhx99gmJpm2IxhHboDbohir4HJm7d3i2uvmdwq_CC_1 2148 347
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IeB39BeJr8xLqcJghKxF[0]_CC_0 2076 344
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/IeB39BeJr8xLqcJghKxF[0]_CC_1 2088 344
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/Ijnrxi97clhHJddiFd83ea9rtwq_CC_0 2160 344
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I0ufxsix9rhv5ws8Clxba_CC_0 2243 329
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I0ufxsix9rhv5ws8Clxba_CC_1 2244 329
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/I4eFkl7m2rAqFBIB9lm0rmKCavaChba_CC_0 2232 329
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IcaAGnkD5bjfKmBhKpL8f4j7rG4rJecapb7a_CC_0 2257 326
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IdqzHC4rtxoCvq8lD0zpfI6L5sGhIAr7a_CC_0 2244 326
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IdqzHJ01pBBGAKt3CEEFv2ECFcAHewhba_CC_0 2178 329
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IdqzHJ01pBBGAKt3CEEFv2ECFcAHewhba_CC_1 2184 329
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_185/IhHg4c4fmdndb4rfl5rDdLDkj18_CC_0 2196 329
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/I2nt6cAi33w2yqH3snhCr_CC_0 2175 347
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/I2nt6cAi33w2yqH3snhCr_CC_1 2184 347
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IbcCj0n9gna79ygmtgwDxeG9pzfl6_CC_0 2196 344
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IcxKh4vHnAn7tdCbE3Lmf3j[0]_CC_0 2218 344
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/IcxKh4vHnAn7tdCbE3Lmf3j[0]_CC_1 2220 344
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_187/Ifee1pBqG6eD4gFD3hH8_CC_0 2208 329
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/ImlraxkLkazJvKymjH6wsr1j0rqdy5v7JG1Ad8o93hxt2arvHqByv95yE4cr3rdiu1B[0]_CC_0 2256 329
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/ImlraxkLkazJvKymjH6wsr1j0rqdy5v7JG1Hr7o29kD7pver2j4ff9vrlJlfxwF4LCv[0]_CC_0 2232 335
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/ImlraxkLkazJvKymjH6wsr1j0rqdy5v7JG2c56ovFohLcFDnncw7B9lj5mtFr254q7g[0]_CC_0 2253 335
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/ImlraxkLkazJvKymjH6wsr1j0rqdy5v7JG2c56ovFohLcFDnncw7B9lj5mtFr254q7g[0]_CC_1 2256 335
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_188/ImlraxkLkazJvKymjH6wsr1j0rqdy5v7JG2jJ5ooLrymCo0iJHpov9bcc123l8vz51C[0]_CC_0 2256 338
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Ib3ljtc4nsveFfl6_CC_0 2208 335
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_186/MSC_i_189/Ifee1pCavL9Jodat5z7d_CC_0 2220 338
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_193/IbcCj4z5kCHzncmImI8oeaeq0jfl7_CC_0 2208 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbcCj4z5kCHzncmImI8oeaeq0jfl7_CC_0 2193 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_194/IbcCj4z5kCHzncmImI8oeaeq0jfl7_CC_1 2196 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_195/IbcCj4z5kCHzncmImI8oeaeq0jfl7_CC_0 2196 317
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I0ufxsix9rhv5ws8Clxba_CC_0 2244 320
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/I4eFkl7m2rAqFBIB9lm0rmKCavaChba_CC_0 2256 320
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IcaAGnkD5bjfKmBhKpL8f4j7rG4rJecapb7a_CC_0 2220 329
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IdqzHC4rtxoCvq8lD0zpfI6L5sGhIAr7a_CC_0 2220 326
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IdqzHJ01pBBGAKt3CEEFv2ECFcAHewhba_CC_0 2220 320
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_197/IhHg4c4fmdndb4rfl5rDdLDkj19_CC_0 2232 320
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I0ufxsix9rhv5ws8Clxba_CC_0 2136 329
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/I4eFkl7m2rAqFBIB9lm0rmKCavaChba_CC_0 2124 329
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IcaAGnkD5bjfKmBhKpL8f4j7rG4rJecapb7a_CC_0 2064 326
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IdqzHC4rtxoCvq8lD0zpfI6L5sGhIAr7a_CC_0 2076 326
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IdqzHJ01pBBGAKt3CEEFv2ECFcAHewhba_CC_0 2148 326
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_198/IhHg4c4fmdndb4rfl5rDdLDkj1A_CC_0 2160 329
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I0ufxsix9rhv5ws8Clxba_CC_0 2184 326
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/I4eFkl7m2rAqFBIB9lm0rmKCavaChba_CC_0 2244 317
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IcaAGnkD5bjfKmBhKpL8f4j7rG4rJecapb7a_CC_0 2112 329
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IdqzHC4rtxoCvq8lD0zpfI6L5sGhIAr7a_CC_0 2103 329
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IdqzHJ01pBBGAKt3CEEFv2ECFcAHewhba_CC_0 2208 326
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_199/IhHg4c4fmdndb4rfl5rDdLDkj1B_CC_0 2196 326
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbcCj4z5kCHzncmImI8oeaeq0jfl7_CC_0 2228 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_180/MSC_i_183/MSC_i_201/IbcCj4z5kCHzncmImI8oeaeq0jfl7_CC_1 2232 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_205/Ii0k4bb5ald6fJKh9sD6Fmg8asz[0]_CC_0 1776 320
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ibisc3ls7zA20oGHpDx30Bdpoau526gi3s8nhH6_CC_0 2004 317
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbLgwtqkoJgAfpB3aavghjC8iJ8BeJwnkCmf[0]_CC_0 2052 302
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbLgwtqkoJgAfpB3aavghjC8iJ8BeJwnkCmf[0]_CC_1 2064 302
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbLgwu7DqJyEGG09EI6jsdu8418prJkr7twq_CC_0 1971 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IbLgwu7DqJyEGG09EI6jsdu8418prJkr7twq_CC_1 1980 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ibo1qg6H5k7255vxfAAC72pd6wDxz6fBuekChgy8kiE8tnmra_CC_0 1977 302
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ibo1qg6H5k7255vxfAAC72pd6wDxz6fBuekChgy8kiE8tnmra_CC_1 1980 302
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ic5FC3nGqsFepB8ycw5jkdBB3nIGw1k1wsB3iLGlFktFJu9phpcbFobhECuvKvghbf_CC_0 2020 308
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IcCxDDIBHGHbyFJztK8JftKLaGn0ikogr_CC_0 2040 299
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icj2gjA7n0iIBkC433wc9cuqnb1eDBgiv4Gv8Gv8AHrLH6_CC_0 1980 308
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Icj2gjA7n0iIBkC433wc9cuqnb1eDBgiv4Gv8Gv8AHrLH6_CC_1 1992 308
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rCFLy8Ivflrwao24kuBo5Dkj7b_CC_0 2028 317
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rtkk1Il4L7mH6Kxz8A6zCbeKgq_CC_0 2016 302
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IdqzHC4rtkk1Il4L7mH6Kxz8A6zCbeKgq_CC_1 2028 302
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgkfLAk1tqk4hmfCGwaKv6GLABdCt6pEL3jpghba_CC_0 2016 299
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IgkfLAk1tqk4hmfCGwaKv6GLABdCt6pEL3jpghba_CC_1 2028 299
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Igm6nHI8Km6DKewyr181kd1cF6tiJqDz2898hIDF_CC_0 2003 302
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Igm6nHI8Km6DKewyr181kd1cF6tiJqDz2898hIDF_CC_1 2004 302
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IJAFhI2k60Bqdyhlrx[0]_CC_0 2088 302
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IJAFhI2k60Bqdyhlrx[0]_CC_1 2100 302
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ik1sxxgsG4fbpu4kcdnAjkwcD5Aleqyb96k16_CC_0 2040 317
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ik1sxxgsG4fbpu4kcdnAjkwcD5Aleqyb96k16_CC_1 2052 317
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IoJpeuKGkLukvdcuB9HKbniq0daLgqm0CI[0]_CC_0 2028 308
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/IoJpeuKGkLukvdcuB9HKbniq0daLgqm0CI[0]_CC_1 2040 308
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip5zrhe5eiGptk8dtd5xGHcz[0]_CC_0 2006 308
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Ip5zrhe5eiGptk8dtd5xGHcz[0]_CC_1 2016 308
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItCnhDGtkK4rcdlBCCtKoLn1Liyn6za6ycw14o22xFme[0]_CC_0 2064 299
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/ItCnhDGtkK4rcdlBCCtKoLn1Liyn6za6ycw14o22xFme[0]_CC_1 2076 299
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Iz95okz4D442kHCDhIawfeKzxiH9h7e[0]_CC_0 1992 302
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Izkwwxtfnk5K3jIumzwd71hBpeKz77a_CC_0 2040 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Izkwwxtfnk5K3jIumzwd71hBpeKz77a_CC_1 2052 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/Izkwwxtfnk5K3jIumzwd71hBpeKz77a_CC_2 2064 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IcIGDoD4r28ciw3ILD9nmra_CC_0 2088 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IcIGDoD4r28ciw3ILD9nmra_CC_1 2100 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/IcIGDoD4r28ciw3ILD9nmra_CC_2 2112 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_212/MSC_i_215/If4H8Ijk6ueCdl8Agng6EtbAuKz77a_CC_0 2064 308
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/If9z91w0GdtqifEphf7bqGqBnIcasz_CC_0 1944 308
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_219/MSC_i_220/IbcCj0n8KGcmbfl9e3j23s0a0B016_CC_0 1980 299
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/I7t2mgw7jBi5CxntyzCCvv0j2fwrJ7mKLegkoz77a_CC_0 1956 308
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/I7t2mgw7jBi5CxntyzCCvv0j2fwrJ7mKLegkoz77a_CC_1 1968 308
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/IBdAkzIrJLitj3z6iwd4CGC2yCHuLBliekjI7i6mHfrdoi86Dba_CC_0 1920 317
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/MSC_i_222/MSC_i_223/MSC_i_224/Icj2gjA70s4nlivobDerxCsaBpIvFfdoyzzhJHhppykogq_CC_0 1932 317
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/I436gcFugjd1fnv6a0D3gm2cFwk2dwq_CC_0 1668 299
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib4IwoKpxmh6JcG4g1FtLx0w7qmIzk4c6Dba_CC_0 1716 308
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ib4IwoKpxmh6JcG4g1FtLx0w7qmIzk4c6Dba_CC_1 1728 308
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Id31iEfdLy2yJucpfthtssKh88q44tcKkwx1ziKzems[0]_CC_0 1704 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Id31iEfdLy2yJucpfthtssKh88q44tcKkwx1ziKzems[0]_CC_1 1716 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IgJ7BKFqGv7dBn9Icd7mvjIq3xaBGoIpAjoq3hn5aD51BGB016_CC_0 1680 311
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IhduD7L5qy4Acj64wpttLblBeqLu2gc35Chuxh8HpfnId2hIra_CC_0 1680 293
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij9iErycqrjl15BH21LvrxdHB7GaaFJ3uCixDGDhnggApgF_CC_0 1704 308
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/I4eFk3jFE0GBIspL6gt0q2dDCxLIdwq_CC_0 1848 326
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/I4eFk3jFE0GDeuem4tq17szlBz4I5H6_CC_0 1824 326
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/IdmGravAw33vBb0zuHv5F8dqbKj2BJrF1sBInrmGkDb_CC_0 1824 329
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/Itq3L2kuIsdDbBwlnvf1fLnpKtp78lsKlhx24zbvxxevxv5tns3Cbv_CC_0 1860 326
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/I4eFkizgJlswgiIf6xtGLwBwwlreKgq_CC_0 1680 347
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/I4eFkizgJlsxok6s4AqIqnkGvnaf016_CC_0 1716 347
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/IdmGravAw33vBb0zuHv5F8dqbKj2BJrF1sBInpJ4JwI_CC_0 1704 347
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Iqq7KxrbyuuG3Ijk8nLxuprz_CC_0 1692 344
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/I3tJjeeesEEExtzHDj3hxHEo1jwGen668552tczIe[0]_CC_0 1635 317
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IBdAkzIrJLitj3z6iwd4CGC2yCHuLBliekjI7i6mHfrdoi86Dba_CC_0 1656 335
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Icj2gjA70s4nlivobDerxCsaBpIvFfdoyzzhJHhppykogq_CC_0 1632 338
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/IdmGravBDuzFDIEkj7dly6991vhjGi4Go1ysK5J0lIh_CC_0 1632 320
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/I4FK4GJyE15fhcGK6v6gnbL6FivrGH7_CC_0 1764 320
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/If4H91qfKdJywp5u2t88koKnnztiCq_CC_0 1812 326
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/If4H91qfKdK6ydIsFqAdaAsmpitBl6_CC_0 1752 320
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/Itq3L2kuIsdDbBwlnvf1fLnpKtp78lsKlhx24zbvxxevxv5tofhHbz_CC_0 1800 320
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/I3tJjeeesEEExtzHDj3hxHEo1jwGen668552mGE7t[0]_CC_0 1584 347
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IBdAkzIrJLitj3z6iwd4CGC2yCHuLBliekjI7i6mHfrdoi86Dba_CC_0 1596 338
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Icj2gjA70s4nlivobDerxCsaBpIvFfdoyzzhJHhppykogq_CC_0 1608 338
set_location DDR3_0_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/IdmGravBDuzFDIEkj7dly6991vhjGi4Go1ysK6q9fwu_CC_0 1596 347
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_ar_req_5_4_RNO_12[0]_CC_0 1241 293
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_ar_req_5_4_RNO_12[0]_CC_1 1248 293
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_ar_req_5_RNO_12[0]_CC_0 1236 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/cpu_ar_req_5_RNO_12[0]_CC_1 1248 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0]_RNIG9BT[0]_CC_0 1313 293
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_rchan/u_ros_buffer/gen_buff_loop[0].buff_data[0]_RNIG9BT[0]_CC_1 1320 293
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/war_hzd_d_0_RNO_12[1]_CC_0 1311 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wdata_buffer/war_hzd_d_0_RNO_12[1]_CC_1 1320 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1]_RNI8C1R[0]_CC_0 1218 293
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/u_axi_wchan/u_wos_buffer/gen_buff_loop[1].buff_data[1]_RNI8C1R[0]_CC_1 1224 293
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/_l0.un9_raw_hzd_d_0_I_1_CC_0 1245 284
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_axi_mstr.u_opsrv_axi_mstr_0/_l0.un9_raw_hzd_d_0_I_1_CC_1 1248 284
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_s_2661_CC_0 1328 293
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_s_2661_CC_1 1332 293
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_s_2661_CC_2 1344 293
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_s_2661_CC_3 1356 293
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_s_2661_CC_4 1368 293
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/mtime_count_out_s_2661_CC_5 1380 293
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_count_s_1_2682_CC_0 1284 272
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_count_s_1_2682_CC_1 1296 272
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un3_rtc_count_s_1_2682_CC_2 1308 272
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_0 1335 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_1 1344 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_2 1356 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_3 1368 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_4 1380 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_mtime.u_mtime_irq/un5_m_timer_irq_cry_0_CC_5 1392 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/counter_s_2662_CC_0 1080 281
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff_6_cry_0_0_CC_0 1104 317
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff_6_cry_0_0_CC_1 1116 317
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/gen_opsrv_debug.u_opsrv_debug_unit_0/miv_rv32_opsrv_debug_du_0/miv_rv32_opsrv_debug_sba_0/sbaddr_ff_6_cry_0_0_CC_2 1128 317
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_0 1200 281
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_1 1212 281
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_bcu_0/bcu_result_cry_0_CC_2 1224 281
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_tdata1_2.trigger_match_RNO_14[0]_CC_0 1240 272
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_tdata1_2.trigger_match_RNO_14[0]_CC_1 1248 272
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_tdata1_2.trigger_match_RNO_14[1]_CC_0 1264 272
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_csr_privarch_0/u_miv_rv32_csr_decode_0/gen_tdata1_2.trigger_match_RNO_14[1]_CC_1 1272 272
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0_RNI6VBO[0]_CC_0 1116 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0_RNI6VBO[0]_CC_1 1128 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/exu_alu_operand1_0_RNI6VBO[0]_CC_2 1140 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un153_exu_alu_result_cry_0_CC_0 1164 281
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un153_exu_alu_result_cry_0_CC_1 1176 281
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un153_exu_alu_result_cry_0_CC_2 1188 281
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un161_exu_alu_result_cry_0_CC_0 1162 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un161_exu_alu_result_cry_0_CC_1 1164 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un161_exu_alu_result_cry_0_CC_2 1176 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un161_exu_alu_result_cry_0_CC_3 1188 290
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un185_exu_alu_result_1_I_1_CC_0 1174 293
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un185_exu_alu_result_1_I_1_CC_1 1176 293
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un185_exu_alu_result_1_I_1_CC_2 1188 293
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_0_CC_0 1130 281
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_0_CC_1 1140 281
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_expipe_0/u_exu_0/un1_exu_alu_operand0_0_cry_0_CC_2 1152 281
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1_RNIRLGP[2]_CC_0 1266 284
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1_RNIRLGP[2]_CC_1 1272 284
set_location MIV_RV32_C1_0/MIV_RV32_C1_0/u_opsrv_0/u_core_0/u_fetch_unit_0/u_miv_rv32_ifu_iab_0/buff_curr_fetch_ptr_1_RNIRLGP[2]_CC_2 1284 284
set_location scheduler_0/internal_counter_s_2655_CC_0 1529 293
set_location scheduler_0/internal_counter_s_2655_CC_1 1536 293
set_location scheduler_0/internal_counter_s_2655_CC_2 1548 293
set_location scheduler_0/internal_counter_s_2655_CC_3 1560 293
set_location scheduler_0/internal_counter_s_2655_CC_4 1572 293
set_location scheduler_0/internal_counter_s_2655_CC_5 1584 293
set_location scheduler_0/un2_internal_counter_1_cry_0_CC_0 1464 293
set_location scheduler_0/un2_internal_counter_1_cry_0_CC_1 1476 293
set_location scheduler_0/un2_internal_counter_1_cry_0_CC_2 1488 293
set_location scheduler_0/un2_internal_counter_1_cry_0_CC_3 1500 293
set_location scheduler_0/un2_internal_counter_1_cry_0_CC_4 1512 293
set_location scheduler_0/un2_internal_counter_1_cry_0_CC_5 1524 293
set_location scheduler_0/un2_internal_counter_2_cry_0_CC_0 1494 290
set_location scheduler_0/un2_internal_counter_2_cry_0_CC_1 1500 290
set_location scheduler_0/un2_internal_counter_2_cry_0_CC_2 1512 290
set_location scheduler_0/un2_internal_counter_2_cry_0_CC_3 1524 290
set_location scheduler_0/_l0.triger_reg56_0_RNO_6_CC_0 1422 284
set_location scheduler_0/_l0.triger_reg56_0_RNO_6_CC_1 1428 284
set_location scheduler_0/_l0.triger_reg56_RNO_20_CC_0 1536 281
set_location scheduler_0/_l0.triger_reg56_RNO_21_CC_0 1515 284
set_location scheduler_0/_l0.triger_reg56_RNO_22_CC_0 1461 281
set_location scheduler_0/_l0.triger_reg56_RNO_22_CC_1 1464 281
set_location scheduler_0/_l0.un2_internal_counter_a_4_cry_0_CC_0 1428 281
set_location scheduler_0/_l0.un2_internal_counter_a_4_cry_0_CC_1 1440 281
set_location scheduler_0/_l0.un2_internal_counter_a_4_cry_0_CC_2 1452 281
set_location scheduler_0/_l1.triger_reg65_0_RNO_6_CC_0 1449 284
set_location scheduler_0/_l1.triger_reg65_0_RNO_6_CC_1 1452 284
set_location scheduler_0/_l1.triger_reg65_RNO_20_CC_0 1545 281
set_location scheduler_0/_l1.triger_reg65_RNO_20_CC_1 1548 281
set_location scheduler_0/_l1.triger_reg65_RNO_21_CC_0 1548 284
set_location scheduler_0/_l1.triger_reg65_RNO_22_CC_0 1521 281
set_location scheduler_0/_l1.triger_reg65_RNO_22_CC_1 1524 281
set_location scheduler_0/_l1.un2_internal_counter_a_4_cry_0_CC_0 1464 284
set_location scheduler_0/_l1.un2_internal_counter_a_4_cry_0_CC_1 1476 284
set_location scheduler_0/_l1.un2_internal_counter_a_4_cry_0_CC_2 1488 284
set_location scheduler_0/_l2.triger_reg74_0_RNO_6_CC_0 1422 302
set_location scheduler_0/_l2.triger_reg74_0_RNO_6_CC_1 1428 302
set_location scheduler_0/_l2.triger_reg74_RNO_20_CC_0 1524 284
set_location scheduler_0/_l2.triger_reg74_RNO_21_CC_0 1536 284
set_location scheduler_0/_l2.triger_reg74_RNO_22_CC_0 1508 302
set_location scheduler_0/_l2.triger_reg74_RNO_22_CC_1 1512 302
set_location scheduler_0/_l2.un2_internal_counter_a_4_cry_0_CC_0 1431 302
set_location scheduler_0/_l2.un2_internal_counter_a_4_cry_0_CC_1 1440 302
set_location scheduler_0/_l2.un2_internal_counter_a_4_cry_0_CC_2 1452 302
set_location scheduler_0/_l3.triger_reg83_0_RNO_6_CC_0 1422 299
set_location scheduler_0/_l3.triger_reg83_0_RNO_6_CC_1 1428 299
set_location scheduler_0/_l3.triger_reg83_RNO_20_CC_0 1566 290
set_location scheduler_0/_l3.triger_reg83_RNO_20_CC_1 1572 290
set_location scheduler_0/_l3.triger_reg83_RNO_21_CC_0 1526 290
set_location scheduler_0/_l3.triger_reg83_RNO_22_CC_0 1519 299
set_location scheduler_0/_l3.triger_reg83_RNO_22_CC_1 1524 299
set_location scheduler_0/_l3.un2_internal_counter_a_4_cry_0_CC_0 1431 299
set_location scheduler_0/_l3.un2_internal_counter_a_4_cry_0_CC_1 1440 299
set_location scheduler_0/_l3.un2_internal_counter_a_4_cry_0_CC_2 1452 299
set_location scheduler_0/_l4.triger_reg92_0_RNO_6_CC_0 1498 284
set_location scheduler_0/_l4.triger_reg92_0_RNO_6_CC_1 1500 284
set_location scheduler_0/_l4.triger_reg92_RNO_20_CC_0 1563 281
set_location scheduler_0/_l4.triger_reg92_RNO_21_CC_0 1557 284
set_location scheduler_0/_l4.triger_reg92_RNO_21_CC_1 1560 284
set_location scheduler_0/_l4.triger_reg92_RNO_22_CC_0 1506 281
set_location scheduler_0/_l4.triger_reg92_RNO_22_CC_1 1512 281
set_location scheduler_0/_l4.un2_internal_counter_a_4_cry_0_CC_0 1470 281
set_location scheduler_0/_l4.un2_internal_counter_a_4_cry_0_CC_1 1476 281
set_location scheduler_0/_l4.un2_internal_counter_a_4_cry_0_CC_2 1488 281
set_location scheduler_0/_l4.un2_internal_counter_a_4_cry_0_CC_3 1500 281
set_location scheduler_0/_l5.triger_reg101_0_RNO_6_CC_0 1470 302
set_location scheduler_0/_l5.triger_reg101_0_RNO_6_CC_1 1476 302
set_location scheduler_0/_l5.triger_reg101_RNO_20_CC_0 1575 290
set_location scheduler_0/_l5.triger_reg101_RNO_21_CC_0 1535 290
set_location scheduler_0/_l5.triger_reg101_RNO_21_CC_1 1536 290
set_location scheduler_0/_l5.triger_reg101_RNO_22_CC_0 1497 299
set_location scheduler_0/_l5.triger_reg101_RNO_22_CC_1 1500 299
set_location scheduler_0/_l5.un2_internal_counter_a_4_cry_0_CC_0 1464 299
set_location scheduler_0/_l5.un2_internal_counter_a_4_cry_0_CC_1 1476 299
set_location scheduler_0/_l5.un2_internal_counter_a_4_cry_0_CC_2 1488 299
set_location scheduler_0/_l6.triger_reg110_0_RNO_6_CC_0 1435 284
set_location scheduler_0/_l6.triger_reg110_0_RNO_6_CC_1 1440 284
set_location scheduler_0/_l6.triger_reg110_RNO_20_CC_0 1554 281
set_location scheduler_0/_l6.triger_reg110_RNO_20_CC_1 1560 281
set_location scheduler_0/_l6.triger_reg110_RNO_21_CC_0 1566 284
set_location scheduler_0/_l6.triger_reg110_RNO_21_CC_1 1572 284
set_location scheduler_0/_l6.triger_reg110_RNO_22_CC_0 1461 290
set_location scheduler_0/_l6.triger_reg110_RNO_22_CC_1 1464 290
set_location scheduler_0/_l6.un2_internal_counter_a_4_cry_0_CC_0 1428 290
set_location scheduler_0/_l6.un2_internal_counter_a_4_cry_0_CC_1 1440 290
set_location scheduler_0/_l6.un2_internal_counter_a_4_cry_0_CC_2 1452 290
set_location scheduler_0/_l7.triger_reg119_0_RNO_6_CC_0 1416 290
set_location scheduler_0/_l7.triger_reg119_RNO_20_CC_0 1557 290
set_location scheduler_0/_l7.triger_reg119_RNO_20_CC_1 1560 290
set_location scheduler_0/_l7.triger_reg119_RNO_21_CC_0 1548 290
set_location scheduler_0/_l7.triger_reg119_RNO_22_CC_0 1449 293
set_location scheduler_0/_l7.triger_reg119_RNO_22_CC_1 1452 293
set_location scheduler_0/_l7.un2_internal_counter_a_4_cry_0_CC_0 1416 293
set_location scheduler_0/_l7.un2_internal_counter_a_4_cry_0_CC_1 1428 293
set_location scheduler_0/_l7.un2_internal_counter_a_4_cry_0_CC_2 1440 293
set_location SPI_Controller_0/SPI_Controller_0/USPI/UCC/spi_clk_count_s_2654_CC_0 1404 275
set_location SPI_Controller_0/SPI_Controller_0/USPI/URXF/counter_d_cry_0_0_CC_0 1356 272
set_location SPI_Controller_0/SPI_Controller_0/USPI/UTXF/counter_d_cry_0_0_CC_0 1344 275
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1_RNI3QTJ_CC_0 1356 266
set_location UART_apb_0/UART_apb_0/CUARTlOlI/CUARTOO1/genblk1.CUARTIOI.CUARTO07_1_RNI3QTJ_CC_1 1368 266
