// Seed: 766341687
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input wand id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input uwire id_9,
    input wand id_10,
    input wor module_0,
    input tri0 id_12,
    input wand id_13,
    output wand id_14,
    input supply1 id_15,
    output tri id_16,
    input supply1 id_17,
    output supply0 id_18,
    input tri1 id_19,
    input supply0 id_20,
    input tri id_21,
    input wire id_22
);
  wire id_24;
  id_25(
      .id_0(1), .id_1(id_16), .id_2(id_8), .id_3(), .id_4(id_21), .id_5(1)
  );
  assign id_24 = ~id_15;
endmodule
module module_1 (
    output supply1 id_0,
    output wire id_1,
    output logic id_2,
    input tri0 id_3,
    output tri1 id_4,
    output tri id_5
);
  wire id_7;
  module_0(
      id_0,
      id_3,
      id_3,
      id_3,
      id_5,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3
  );
  always @(*) id_2 <= 1;
endmodule
