FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * mmp AXI peripharal clock operation source file
 *
 * Copyright (C) 2012 Marvell
 * Chao Xie <xiechao.mail@gmail.com>
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2. This program is licensed "as is" without any
 * warranty of any kind, whether express or implied.
 */

/* bench 16302.0.0 0dc80a461a36 */
/* bench 16302.0.1 e00cefb83c49 */
/* bench 16302.0.2 80b461154286 */
/* bench 16302.0.3 7881e147a625 */
/* bench 16302.0.4 e8f54dd0d81f */
/* bench 7159.1.0 ea2e396c1ba0 */
/* bench 7159.1.1 ee0ac528d023 */
/* bench 7159.1.2 1039d25782aa */
/* bench 7159.1.3 2e1ffcead415 */
/* bench 16211.1.0 4f0c9f58a609 */
/* bench 16211.1.1 6bbf335faa6a */
/* bench 16211.1.2 9eb85fd18431 */
/* bench 16211.1.3 6b3fc4db9155 */
/* bench 16211.1.4 768374574388 */
/* bench 16211.1.5 d7a2e16c3137 */
/* bench 16211.1.6 f4a694f87591 */
/* bench 16211.1.7 c1ad8e1e0e11 */
/* bench 16211.1.8 2e15d16d9daf */
/* bench 16211.1.9 605d79359693 */
/* bench 16211.1.10 b822198c0bf5 */
/* bench 7159.1.4 754592916057 */
/* bench 7159.1.5 c763b534f1e2 */
/* bench 7159.1.6 f9ed7ba5e8d6 */
/* bench 7159.1.7 c1987088454c */
/* bench 7159.1.8 5d647c380fb8 */
/* bench 7159.1.9 42be9825b731 */
/* bench 7159.1.10 e5499a958943 */
#include <linux/io.h>
#include <linux/err.h>
#include <linux/delay.h>
#include <linux/slab.h>

#include "clk.h"

#define to_clk_apmu(clk) (container_of(clk, struct clk_apmu, clk))
struct clk_apmu {
	struct clk_hw   hw;
	void __iomem    *base;
	u32		rst_mask;
	u32		enable_mask;
	spinlock_t	*lock;
};

static int clk_apmu_enable(struct clk_hw *hw)
{
	struct clk_apmu *apmu = to_clk_apmu(hw);
	unsigned long data;
	unsigned long flags = 0;

	if (apmu->lock)
		spin_lock_irqsave(apmu->lock, flags);

	data = readl_relaxed(apmu->base) | apmu->enable_mask;
	writel_relaxed(data, apmu->base);

	if (apmu->lock)
/* bench 27545.3.0 a4ffc27b79e0 */
/* bench 27545.3.1 7e63613d3856 */
/* bench 27545.3.2 131ce6995a38 */
/* bench 27545.3.3 93f5a01066d0 */
/* bench 27545.3.4 6fdf22cb3bae */
/* bench 27545.3.5 ce53efd83640 */
/* bench 27545.3.6 9bf4433d1d13 */
/* bench 27545.3.7 bdb1fddfba5f */
/* bench 27545.3.8 3e82ee997367 */
/* bench 27545.3.9 bc32a6e4f139 */
/* bench 27545.3.10 b120016955b7 */
/* bench 27545.3.11 675a6f871798 */
/* bench 27545.3.12 9b0ce9cdf809 */
		spin_unlock_irqrestore(apmu->lock, flags);

	return 0;
}

static void clk_apmu_disable(struct clk_hw *hw)
{
	struct clk_apmu *apmu = to_clk_apmu(hw);
	unsigned long data;
	unsigned long flags = 0;

	if (apmu->lock)
		spin_lock_irqsave(apmu->lock, flags);

	data = readl_relaxed(apmu->base) & ~apmu->enable_mask;
	writel_relaxed(data, apmu->base);

	if (apmu->lock)
		spin_unlock_irqrestore(apmu->lock, flags);
}

static const struct clk_ops clk_apmu_ops = {
	.enable = clk_apmu_enable,
	.disable = clk_apmu_disable,
};

struct clk *mmp_clk_register_apmu(const char *name, const char *parent_name,
		void __iomem *base, u32 enable_mask, spinlock_t *lock)
{
	struct clk_apmu *apmu;
	struct clk *clk;
	struct clk_init_data init;

	apmu = kzalloc(sizeof(*apmu), GFP_KERNEL);
	if (!apmu)
		return NULL;

	init.name = name;
	init.ops = &clk_apmu_ops;
	init.flags = CLK_SET_RATE_PARENT;
	init.parent_names = (parent_name ? &parent_name : NULL);
	init.num_parents = (parent_name ? 1 : 0);

	apmu->base = base;
	apmu->enable_mask = enable_mask;
	apmu->lock = lock;
	apmu->hw.init = &init;

	clk = clk_register(NULL, &apmu->hw);

	if (IS_ERR(clk))
		kfree(apmu);
/* bench 10352.3.0 35da5afe1c73 */
/* bench 10352.3.1 56ac6771b2e6 */
/* bench 10352.3.2 34a41c3226dc */
/* bench 10352.3.3 c378f6ea1c50 */
/* bench 10352.3.4 4522525dd94c */
/* bench 10352.3.5 ecb5c0f44373 */
