============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Thu May 16 17:02:50 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(89)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/SDRAM_PLL.v(72)
HDL-1007 : analyze verilog file ../../al_ip/PIXEL_PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PIXEL_PLL.v(79)
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_WRITE_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM_READ_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../al_ip/RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(1192)
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/smg.v
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in ../../../rtl/HDMI/DVITransmitter.enc.vhd(13)
Copyright (c) 1998-2019 The OpenSSL Project.  All rights reserved.
This product includes software developed by the OpenSSL Project
for use in the OpenSSL Toolkit (http://www.openssl.org/)
Copyright (C) 1995-1998 Eric Young (eay@cryptsoft.com)
All rights reserved.
This product includes cryptographic software written by Eric Young (eay@cryptsoft.com)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file ../../../rtl/HDMI/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in ../../../rtl/HDMI/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in ../../../rtl/HDMI/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file ../../../rtl/HDMI/video_driver.v
HDL-1007 : analyze verilog file ../../../rtl/SD/SD_top.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_init.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_rd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/SD/sd_read.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_cmd.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : back to file '../../../rtl/DDR/sdram_cmd.v' in ../../../rtl/DDR/sdram_cmd.v(45)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_controller.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_ctrl.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : back to file '../../../rtl/DDR/sdram_ctrl.v' in ../../../rtl/DDR/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_data.v
HDL-1007 : analyze included file ../../../rtl/DDR/sdram_para.v in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : back to file '../../../rtl/DDR/sdram_data.v' in ../../../rtl/DDR/sdram_data.v(13)
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_rw_top.v
HDL-1007 : analyze verilog file ../../../rtl/DDR/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SD.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Bayer2RGB.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/Curve_Gamma_2P2.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/PINTO.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/line_shift_5x5.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/med_filter_proc.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_3x3_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/ISP/vip_matrix_generate_5x5_8bit.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_RX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/UART_TX.v
HDL-1007 : analyze verilog file ../../../rtl/UART/clkuart_pwm.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_MedFilter.v
HDL-1007 : analyze verilog file ../../../rtl/UART/FIFO.v
RUN-1001 : Project manager successfully analyzed 56 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/CortexM0_SoC_gate.db" in  1.817772s wall, 1.734375s user + 0.078125s system = 1.812500s CPU (99.7%)

RUN-1004 : used memory is 291 MB, reserved memory is 267 MB, peak memory is 296 MB
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk"
RUN-1002 : start command "create_generated_clock -name pclk -source  -master_clock System_clk -multiply_by 2 "
RUN-1002 : start command "get_ports System_clk"
RUN-1002 : start command "get_nets pixel_clk_5x"
RUN-1002 : start command "create_generated_clock -name sclk5 -source  -master_clock System_clk -multiply_by 10 "
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb(med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb_syn_1)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/rdfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[10]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[10]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0](sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/wrfifo/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: u3_hdmi_tx/PXLCLK_5X_I(u3_hdmi_tx/PXLCLK_5X_I_syn_1)
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 79 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PIXEL_PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref driven by BUFG (305 clock/control pins, 1 other pins).
SYN-4027 : Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb is clkc1 of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u3_hdmi_tx/PXLCLK_5X_I is clkc2 of pll PIXEL_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PIXEL_PLL_inst/pll_inst.
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4027 : Net SD_CLK_dup_1 is clkc2 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4027 : Net sdram_rw_top_inst/clk_sdram is clkc1 of pll SDRAM_PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll SDRAM_PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "Gamma_Interface/en_state" drives clk pins.
SYN-4024 : Net "SEG_Interface/smg_inst/cnt_1ms[0]" drives clk pins.
SYN-4025 : Tag rtl::Net Gamma_Interface/en_state as clock net
SYN-4025 : Tag rtl::Net PIXEL_PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SD_CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net SEG_Interface/smg_inst/cnt_1ms[0] as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/clk_sdram as clock net
SYN-4025 : Tag rtl::Net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref as clock net
SYN-4025 : Tag rtl::Net u3_hdmi_tx/PXLCLK_5X_I as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net Gamma_Interface/en_state to drive 24 clock pins.
SYN-4015 : Create BUFG instance for clk Net SEG_Interface/smg_inst/cnt_1ms[0] to drive 2 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 14113 instances
RUN-0007 : 8012 luts, 4547 seqs, 1064 mslices, 322 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 15372 nets
RUN-1001 : 9226 nets have 2 pins
RUN-1001 : 4171 nets have [3 - 5] pins
RUN-1001 : 1374 nets have [6 - 10] pins
RUN-1001 : 359 nets have [11 - 20] pins
RUN-1001 : 231 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |    1537     
RUN-1001 :   No   |  No   |  Yes  |    1741     
RUN-1001 :   No   |  Yes  |  No   |     100     
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     387     
RUN-1001 :   Yes  |  Yes  |  No   |     11      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    40   |  53   |     81     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 177
PHY-3001 : Initial placement ...
PHY-3001 : design contains 14109 instances, 8012 luts, 4547 seqs, 1386 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Huge net cpuresetn with 1433 pins
PHY-0007 : Cell area utilization is 55%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63940, tnet num: 15324, tinst num: 14109, tnode num: 76676, tedge num: 102529.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.350224s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (99.5%)

RUN-1004 : used memory is 437 MB, reserved memory is 417 MB, peak memory is 437 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 15324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.850052s wall, 1.796875s user + 0.046875s system = 1.843750s CPU (99.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.61458e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 14109.
PHY-3001 : Level 1 #clusters 1715.
PHY-3001 : End clustering;  0.095013s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (115.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 55%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.01139e+06, overlap = 568.031
PHY-3002 : Step(2): len = 913199, overlap = 618.812
PHY-3002 : Step(3): len = 632048, overlap = 750.75
PHY-3002 : Step(4): len = 551436, overlap = 804.25
PHY-3002 : Step(5): len = 446699, overlap = 869.594
PHY-3002 : Step(6): len = 392998, overlap = 918.5
PHY-3002 : Step(7): len = 322952, overlap = 991.156
PHY-3002 : Step(8): len = 288884, overlap = 1014.53
PHY-3002 : Step(9): len = 247505, overlap = 1054.75
PHY-3002 : Step(10): len = 224745, overlap = 1086.62
PHY-3002 : Step(11): len = 203348, overlap = 1121.94
PHY-3002 : Step(12): len = 190244, overlap = 1143.81
PHY-3002 : Step(13): len = 174122, overlap = 1160.62
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.81901e-06
PHY-3002 : Step(14): len = 181582, overlap = 1094.88
PHY-3002 : Step(15): len = 225507, overlap = 1035.16
PHY-3002 : Step(16): len = 240160, overlap = 919.688
PHY-3002 : Step(17): len = 242392, overlap = 898.125
PHY-3002 : Step(18): len = 236943, overlap = 915.938
PHY-3002 : Step(19): len = 231780, overlap = 923.75
PHY-3002 : Step(20): len = 224037, overlap = 955.219
PHY-3002 : Step(21): len = 216785, overlap = 965.156
PHY-3002 : Step(22): len = 212415, overlap = 975.188
PHY-3002 : Step(23): len = 207936, overlap = 992.125
PHY-3002 : Step(24): len = 205035, overlap = 981.312
PHY-3002 : Step(25): len = 202459, overlap = 977.25
PHY-3002 : Step(26): len = 201045, overlap = 979.875
PHY-3002 : Step(27): len = 200157, overlap = 992.781
PHY-3002 : Step(28): len = 198020, overlap = 993.219
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.63802e-06
PHY-3002 : Step(29): len = 203073, overlap = 993.312
PHY-3002 : Step(30): len = 214596, overlap = 987.375
PHY-3002 : Step(31): len = 220787, overlap = 942.406
PHY-3002 : Step(32): len = 226505, overlap = 935.156
PHY-3002 : Step(33): len = 227109, overlap = 920.156
PHY-3002 : Step(34): len = 227116, overlap = 919.219
PHY-3002 : Step(35): len = 225351, overlap = 915.312
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.27604e-06
PHY-3002 : Step(36): len = 234565, overlap = 895.938
PHY-3002 : Step(37): len = 250276, overlap = 877.625
PHY-3002 : Step(38): len = 257887, overlap = 847.719
PHY-3002 : Step(39): len = 262959, overlap = 815.594
PHY-3002 : Step(40): len = 265416, overlap = 806.094
PHY-3002 : Step(41): len = 265990, overlap = 793.5
PHY-3002 : Step(42): len = 265316, overlap = 780.656
PHY-3002 : Step(43): len = 264302, overlap = 800.531
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.45521e-05
PHY-3002 : Step(44): len = 277740, overlap = 739.906
PHY-3002 : Step(45): len = 297180, overlap = 643.031
PHY-3002 : Step(46): len = 305939, overlap = 585.312
PHY-3002 : Step(47): len = 313067, overlap = 564.75
PHY-3002 : Step(48): len = 314583, overlap = 537
PHY-3002 : Step(49): len = 316511, overlap = 538.25
PHY-3002 : Step(50): len = 316105, overlap = 541.875
PHY-3002 : Step(51): len = 317393, overlap = 537.719
PHY-3002 : Step(52): len = 316871, overlap = 554.438
PHY-3002 : Step(53): len = 316450, overlap = 568.531
PHY-3002 : Step(54): len = 314843, overlap = 575.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.91042e-05
PHY-3002 : Step(55): len = 330309, overlap = 550.906
PHY-3002 : Step(56): len = 343370, overlap = 506.938
PHY-3002 : Step(57): len = 349484, overlap = 450.312
PHY-3002 : Step(58): len = 352165, overlap = 447.312
PHY-3002 : Step(59): len = 351908, overlap = 425.719
PHY-3002 : Step(60): len = 352894, overlap = 414.688
PHY-3002 : Step(61): len = 353857, overlap = 392.969
PHY-3002 : Step(62): len = 355509, overlap = 398.562
PHY-3002 : Step(63): len = 353987, overlap = 398.469
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.82083e-05
PHY-3002 : Step(64): len = 368718, overlap = 368.531
PHY-3002 : Step(65): len = 378056, overlap = 362.781
PHY-3002 : Step(66): len = 382413, overlap = 344.781
PHY-3002 : Step(67): len = 384847, overlap = 350.625
PHY-3002 : Step(68): len = 386277, overlap = 351.656
PHY-3002 : Step(69): len = 387769, overlap = 324.438
PHY-3002 : Step(70): len = 386822, overlap = 327.438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000115348
PHY-3002 : Step(71): len = 399814, overlap = 325.219
PHY-3002 : Step(72): len = 408220, overlap = 328.562
PHY-3002 : Step(73): len = 410796, overlap = 312.312
PHY-3002 : Step(74): len = 414335, overlap = 293.219
PHY-3002 : Step(75): len = 417458, overlap = 285.312
PHY-3002 : Step(76): len = 420567, overlap = 286.969
PHY-3002 : Step(77): len = 420170, overlap = 296.812
PHY-3002 : Step(78): len = 419988, overlap = 285.688
PHY-3002 : Step(79): len = 421303, overlap = 279.406
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000230696
PHY-3002 : Step(80): len = 429798, overlap = 261.906
PHY-3002 : Step(81): len = 435438, overlap = 255.531
PHY-3002 : Step(82): len = 436893, overlap = 253.219
PHY-3002 : Step(83): len = 440334, overlap = 251.594
PHY-3002 : Step(84): len = 445583, overlap = 233.219
PHY-3002 : Step(85): len = 448350, overlap = 229.938
PHY-3002 : Step(86): len = 446171, overlap = 229.312
PHY-3002 : Step(87): len = 445083, overlap = 228.281
PHY-3002 : Step(88): len = 445782, overlap = 225
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000461392
PHY-3002 : Step(89): len = 451378, overlap = 217.125
PHY-3002 : Step(90): len = 455459, overlap = 205.094
PHY-3002 : Step(91): len = 457430, overlap = 187.906
PHY-3002 : Step(92): len = 459368, overlap = 194
PHY-3002 : Step(93): len = 463032, overlap = 193.094
PHY-3002 : Step(94): len = 466030, overlap = 196.656
PHY-3002 : Step(95): len = 466503, overlap = 189.5
PHY-3002 : Step(96): len = 468193, overlap = 193.438
PHY-3002 : Step(97): len = 469099, overlap = 176.875
PHY-3002 : Step(98): len = 469114, overlap = 154.875
PHY-3002 : Step(99): len = 468709, overlap = 156.375
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000851971
PHY-3002 : Step(100): len = 471711, overlap = 152.969
PHY-3002 : Step(101): len = 474445, overlap = 151.156
PHY-3002 : Step(102): len = 475970, overlap = 153.594
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00153413
PHY-3002 : Step(103): len = 477927, overlap = 145.531
PHY-3002 : Step(104): len = 480055, overlap = 143.938
PHY-3002 : Step(105): len = 480656, overlap = 147.031
PHY-3002 : Step(106): len = 482435, overlap = 140.156
PHY-3002 : Step(107): len = 484774, overlap = 140.531
PHY-3002 : Step(108): len = 486908, overlap = 143.375
PHY-3002 : Step(109): len = 487005, overlap = 139.438
PHY-3002 : Step(110): len = 487792, overlap = 147.312
PHY-3002 : Step(111): len = 490141, overlap = 144.688
PHY-3002 : Step(112): len = 491496, overlap = 141.469
PHY-3002 : Step(113): len = 490129, overlap = 149.469
PHY-3002 : Step(114): len = 489761, overlap = 153.406
PHY-3002 : Step(115): len = 490722, overlap = 147.531
PHY-3002 : Step(116): len = 491290, overlap = 146.562
PHY-3002 : Step(117): len = 490224, overlap = 152.906
PHY-3002 : Step(118): len = 490097, overlap = 149.719
PHY-3002 : Step(119): len = 490919, overlap = 143.438
PHY-3002 : Step(120): len = 491212, overlap = 147.406
PHY-3002 : Step(121): len = 490220, overlap = 149.719
PHY-3002 : Step(122): len = 490021, overlap = 149.25
PHY-3002 : Step(123): len = 490398, overlap = 142.781
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00278815
PHY-3002 : Step(124): len = 491261, overlap = 142.594
PHY-3002 : Step(125): len = 493152, overlap = 133.844
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026924s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (174.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/15372.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 616216, over cnt = 1516(4%), over = 8764, worst = 39
PHY-1001 : End global iterations;  0.648983s wall, 0.875000s user + 0.046875s system = 0.921875s CPU (142.0%)

PHY-1001 : Congestion index: top1 = 91.53, top5 = 68.12, top10 = 56.69, top15 = 49.86.
PHY-3001 : End congestion estimation;  0.870071s wall, 1.046875s user + 0.078125s system = 1.125000s CPU (129.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.581995s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000155069
PHY-3002 : Step(126): len = 530674, overlap = 101.5
PHY-3002 : Step(127): len = 534319, overlap = 85.5
PHY-3002 : Step(128): len = 537366, overlap = 73.6875
PHY-3002 : Step(129): len = 538676, overlap = 58.625
PHY-3002 : Step(130): len = 540757, overlap = 56.5938
PHY-3002 : Step(131): len = 540865, overlap = 57.9062
PHY-3002 : Step(132): len = 539860, overlap = 68.875
PHY-3002 : Step(133): len = 538508, overlap = 75.1562
PHY-3002 : Step(134): len = 538223, overlap = 68.5312
PHY-3002 : Step(135): len = 537066, overlap = 66.125
PHY-3002 : Step(136): len = 535337, overlap = 63.6562
PHY-3002 : Step(137): len = 533306, overlap = 61.5312
PHY-3002 : Step(138): len = 531594, overlap = 64.375
PHY-3002 : Step(139): len = 529934, overlap = 65.8125
PHY-3002 : Step(140): len = 527867, overlap = 67.3438
PHY-3002 : Step(141): len = 525184, overlap = 69.4688
PHY-3002 : Step(142): len = 522569, overlap = 68.2188
PHY-3002 : Step(143): len = 520031, overlap = 74.4375
PHY-3002 : Step(144): len = 518012, overlap = 76.25
PHY-3002 : Step(145): len = 515773, overlap = 76.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000310138
PHY-3002 : Step(146): len = 518504, overlap = 73.25
PHY-3002 : Step(147): len = 520868, overlap = 73.2812
PHY-3002 : Step(148): len = 522407, overlap = 74.4062
PHY-3002 : Step(149): len = 523966, overlap = 72.4062
PHY-3002 : Step(150): len = 525795, overlap = 67.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000620275
PHY-3002 : Step(151): len = 527565, overlap = 64.8438
PHY-3002 : Step(152): len = 531654, overlap = 55.375
PHY-3002 : Step(153): len = 537094, overlap = 52.8125
PHY-3002 : Step(154): len = 541214, overlap = 48.375
PHY-3002 : Step(155): len = 544086, overlap = 47.5312
PHY-3002 : Step(156): len = 544470, overlap = 47.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 119/15372.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 644336, over cnt = 2311(6%), over = 10219, worst = 36
PHY-1001 : End global iterations;  0.920808s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (176.5%)

PHY-1001 : Congestion index: top1 = 76.81, top5 = 61.20, top10 = 53.73, top15 = 49.13.
PHY-3001 : End congestion estimation;  1.116166s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (162.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.583008s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000158442
PHY-3002 : Step(157): len = 540171, overlap = 272.781
PHY-3002 : Step(158): len = 535707, overlap = 242.625
PHY-3002 : Step(159): len = 532813, overlap = 221.844
PHY-3002 : Step(160): len = 530251, overlap = 203.281
PHY-3002 : Step(161): len = 526732, overlap = 195.531
PHY-3002 : Step(162): len = 524333, overlap = 195.906
PHY-3002 : Step(163): len = 520802, overlap = 177.375
PHY-3002 : Step(164): len = 517670, overlap = 179.25
PHY-3002 : Step(165): len = 513733, overlap = 179.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000316885
PHY-3002 : Step(166): len = 516197, overlap = 168.344
PHY-3002 : Step(167): len = 518780, overlap = 163.438
PHY-3002 : Step(168): len = 519499, overlap = 148.156
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00063377
PHY-3002 : Step(169): len = 523917, overlap = 140.906
PHY-3002 : Step(170): len = 529387, overlap = 123.969
PHY-3002 : Step(171): len = 530449, overlap = 121.469
PHY-3002 : Step(172): len = 531836, overlap = 120.438
PHY-3002 : Step(173): len = 532880, overlap = 119.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00126754
PHY-3002 : Step(174): len = 536157, overlap = 107.406
PHY-3002 : Step(175): len = 538905, overlap = 100.344
PHY-3002 : Step(176): len = 542341, overlap = 92.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 63940, tnet num: 15324, tinst num: 14109, tnode num: 76676, tedge num: 102529.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.510190s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (99.3%)

RUN-1004 : used memory is 483 MB, reserved memory is 468 MB, peak memory is 573 MB
OPT-1001 : Total overflow 484.72 peak overflow 4.59
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1202/15372.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 656520, over cnt = 2613(7%), over = 9417, worst = 28
PHY-1001 : End global iterations;  0.927859s wall, 1.562500s user + 0.062500s system = 1.625000s CPU (175.1%)

PHY-1001 : Congestion index: top1 = 62.69, top5 = 52.89, top10 = 47.65, top15 = 44.41.
PHY-1001 : End incremental global routing;  1.125449s wall, 1.765625s user + 0.062500s system = 1.828125s CPU (162.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15324 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.605483s wall, 0.546875s user + 0.062500s system = 0.609375s CPU (100.6%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 13979 has valid locations, 83 needs to be replaced
PHY-3001 : design contains 14187 instances, 8015 luts, 4622 seqs, 1386 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 548157
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12740/15450.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 661224, over cnt = 2621(7%), over = 9490, worst = 28
PHY-1001 : End global iterations;  0.123570s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (113.8%)

PHY-1001 : Congestion index: top1 = 62.74, top5 = 52.94, top10 = 47.71, top15 = 44.46.
PHY-3001 : End congestion estimation;  0.328037s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (104.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 64249, tnet num: 15402, tinst num: 14187, tnode num: 77210, tedge num: 102991.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.555233s wall, 1.515625s user + 0.031250s system = 1.546875s CPU (99.5%)

RUN-1004 : used memory is 524 MB, reserved memory is 518 MB, peak memory is 579 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.177730s wall, 2.125000s user + 0.046875s system = 2.171875s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(177): len = 548012, overlap = 0.5
PHY-3002 : Step(178): len = 548012, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 61%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 12806/15450.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 661232, over cnt = 2622(7%), over = 9500, worst = 28
PHY-1001 : End global iterations;  0.097238s wall, 0.125000s user + 0.031250s system = 0.156250s CPU (160.7%)

PHY-1001 : Congestion index: top1 = 62.80, top5 = 52.93, top10 = 47.74, top15 = 44.49.
PHY-3001 : End congestion estimation;  0.294231s wall, 0.296875s user + 0.031250s system = 0.328125s CPU (111.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.612573s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (102.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00114857
PHY-3002 : Step(179): len = 547965, overlap = 92.9375
PHY-3002 : Step(180): len = 547978, overlap = 93.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00229713
PHY-3002 : Step(181): len = 547918, overlap = 92.9375
PHY-3002 : Step(182): len = 547992, overlap = 92.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00459427
PHY-3002 : Step(183): len = 548076, overlap = 92.875
PHY-3002 : Step(184): len = 548355, overlap = 92.8125
PHY-3001 : Final: Len = 548355, Over = 92.8125
PHY-3001 : End incremental placement;  4.006635s wall, 4.093750s user + 0.296875s system = 4.390625s CPU (109.6%)

OPT-1001 : Total overflow 485.84 peak overflow 4.59
OPT-1001 : End high-fanout net optimization;  6.106526s wall, 6.937500s user + 0.421875s system = 7.359375s CPU (120.5%)

OPT-1001 : Current memory(MB): used = 575, reserve = 564, peak = 590.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12764/15450.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 661760, over cnt = 2611(7%), over = 9335, worst = 28
PHY-1002 : len = 707272, over cnt = 1749(4%), over = 4693, worst = 21
PHY-1002 : len = 754104, over cnt = 455(1%), over = 830, worst = 16
PHY-1002 : len = 760920, over cnt = 141(0%), over = 183, worst = 7
PHY-1002 : len = 763928, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End global iterations;  1.249873s wall, 2.218750s user + 0.046875s system = 2.265625s CPU (181.3%)

PHY-1001 : Congestion index: top1 = 54.70, top5 = 47.86, top10 = 44.53, top15 = 42.20.
OPT-1001 : End congestion update;  1.459828s wall, 2.421875s user + 0.046875s system = 2.468750s CPU (169.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.489396s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (102.2%)

OPT-0007 : Start: WNS 62 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 162 TNS 0 NUM_FEPS 0 with 21 cells processed and 1800 slack improved
OPT-0007 : Iter 2: improved WNS 162 TNS 0 NUM_FEPS 0 with 2 cells processed and 150 slack improved
OPT-1001 : End global optimization;  1.971347s wall, 2.937500s user + 0.046875s system = 2.984375s CPU (151.4%)

OPT-1001 : Current memory(MB): used = 572, reserve = 560, peak = 590.
OPT-1001 : End physical optimization;  9.904203s wall, 11.812500s user + 0.515625s system = 12.328125s CPU (124.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 8015 LUT to BLE ...
SYN-4008 : Packed 8015 LUT and 2495 SEQ to BLE.
SYN-4003 : Packing 2127 remaining SEQ's ...
SYN-4005 : Packed 1645 SEQ with LUT/SLICE
SYN-4006 : 4128 single LUT's are left
SYN-4006 : 482 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 8497/10209 primitive instances ...
PHY-3001 : End packing;  0.961295s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (100.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6114 instances
RUN-1001 : 2973 mslices, 2973 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13215 nets
RUN-1001 : 6867 nets have 2 pins
RUN-1001 : 4232 nets have [3 - 5] pins
RUN-1001 : 1440 nets have [6 - 10] pins
RUN-1001 : 394 nets have [11 - 20] pins
RUN-1001 : 276 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 6110 instances, 5946 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : After packing: Len = 565565, Over = 190.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6356/13215.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 732992, over cnt = 1601(4%), over = 2621, worst = 9
PHY-1002 : len = 740024, over cnt = 1005(2%), over = 1429, worst = 8
PHY-1002 : len = 749848, over cnt = 399(1%), over = 530, worst = 6
PHY-1002 : len = 756040, over cnt = 65(0%), over = 78, worst = 4
PHY-1002 : len = 757048, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.215807s wall, 1.937500s user + 0.015625s system = 1.953125s CPU (160.6%)

PHY-1001 : Congestion index: top1 = 55.56, top5 = 48.60, top10 = 44.61, top15 = 42.13.
PHY-3001 : End congestion estimation;  1.491943s wall, 2.203125s user + 0.015625s system = 2.218750s CPU (148.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57931, tnet num: 13167, tinst num: 6110, tnode num: 68131, tedge num: 97277.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.834151s wall, 1.828125s user + 0.015625s system = 1.843750s CPU (100.5%)

RUN-1004 : used memory is 517 MB, reserved memory is 512 MB, peak memory is 590 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13167 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.420737s wall, 2.390625s user + 0.031250s system = 2.421875s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.60845e-05
PHY-3002 : Step(185): len = 548880, overlap = 205.75
PHY-3002 : Step(186): len = 540718, overlap = 235.75
PHY-3002 : Step(187): len = 535861, overlap = 248
PHY-3002 : Step(188): len = 532988, overlap = 251.25
PHY-3002 : Step(189): len = 530694, overlap = 266.75
PHY-3002 : Step(190): len = 529152, overlap = 271.5
PHY-3002 : Step(191): len = 527481, overlap = 278
PHY-3002 : Step(192): len = 526500, overlap = 273
PHY-3002 : Step(193): len = 525487, overlap = 270.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000112169
PHY-3002 : Step(194): len = 534197, overlap = 254
PHY-3002 : Step(195): len = 541438, overlap = 238.5
PHY-3002 : Step(196): len = 540570, overlap = 238
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000224338
PHY-3002 : Step(197): len = 553342, overlap = 220.5
PHY-3002 : Step(198): len = 564101, overlap = 207.25
PHY-3002 : Step(199): len = 564432, overlap = 200
PHY-3002 : Step(200): len = 565620, overlap = 195.75
PHY-3002 : Step(201): len = 569282, overlap = 197
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000438872
PHY-3002 : Step(202): len = 579580, overlap = 179.75
PHY-3002 : Step(203): len = 586154, overlap = 174.25
PHY-3002 : Step(204): len = 592731, overlap = 163
PHY-3002 : Step(205): len = 594978, overlap = 159.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.040958s wall, 1.234375s user + 1.781250s system = 3.015625s CPU (289.7%)

PHY-3001 : Trial Legalized: Len = 651228
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 66%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 663/13215.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 790192, over cnt = 2260(6%), over = 3891, worst = 7
PHY-1002 : len = 808888, over cnt = 1259(3%), over = 1796, worst = 7
PHY-1002 : len = 822264, over cnt = 549(1%), over = 754, worst = 7
PHY-1002 : len = 829336, over cnt = 175(0%), over = 248, worst = 4
PHY-1002 : len = 833248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.877235s wall, 3.234375s user + 0.031250s system = 3.265625s CPU (174.0%)

PHY-1001 : Congestion index: top1 = 55.80, top5 = 49.65, top10 = 45.93, top15 = 43.58.
PHY-3001 : End congestion estimation;  2.179613s wall, 3.546875s user + 0.031250s system = 3.578125s CPU (164.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13167 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.582886s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000182138
PHY-3002 : Step(206): len = 628558, overlap = 21.5
PHY-3002 : Step(207): len = 616198, overlap = 40
PHY-3002 : Step(208): len = 603684, overlap = 59.5
PHY-3002 : Step(209): len = 595206, overlap = 74.25
PHY-3002 : Step(210): len = 590711, overlap = 87.5
PHY-3002 : Step(211): len = 588804, overlap = 92.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021927s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (142.5%)

PHY-3001 : Legalized: Len = 612109, Over = 0
PHY-3001 : Spreading special nets. 106 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.047463s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (98.8%)

PHY-3001 : 151 instances has been re-located, deltaX = 27, deltaY = 104, maxDist = 2.
PHY-3001 : Final: Len = 614675, Over = 0
PHY-3001 : BANK 6 DIFFRESISTOR:NONE VOD:350M VCM:1.2
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57931, tnet num: 13167, tinst num: 6111, tnode num: 68131, tedge num: 97277.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.959861s wall, 1.921875s user + 0.031250s system = 1.953125s CPU (99.7%)

RUN-1004 : used memory is 519 MB, reserved memory is 517 MB, peak memory is 593 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3955/13215.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 770672, over cnt = 2179(6%), over = 3611, worst = 8
PHY-1002 : len = 783952, over cnt = 1252(3%), over = 1742, worst = 5
PHY-1002 : len = 796344, over cnt = 510(1%), over = 691, worst = 5
PHY-1002 : len = 802840, over cnt = 179(0%), over = 225, worst = 5
PHY-1002 : len = 806936, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  1.680711s wall, 2.703125s user + 0.078125s system = 2.781250s CPU (165.5%)

PHY-1001 : Congestion index: top1 = 55.39, top5 = 49.03, top10 = 45.50, top15 = 43.12.
PHY-1001 : End incremental global routing;  1.935046s wall, 2.953125s user + 0.078125s system = 3.031250s CPU (156.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13167 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.593188s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (97.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.883281s wall, 3.859375s user + 0.093750s system = 3.953125s CPU (137.1%)

OPT-1001 : Current memory(MB): used = 573, reserve = 568, peak = 593.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11973/13215.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 806936, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 806936, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.221445s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (98.8%)

PHY-1001 : Congestion index: top1 = 55.39, top5 = 49.03, top10 = 45.50, top15 = 43.12.
OPT-1001 : End congestion update;  0.473038s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (102.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13167 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.471098s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (99.5%)

OPT-0007 : Start: WNS -11 TNS -22 NUM_FEPS 2
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 2 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 115 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 5985 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 6111 instances, 5946 slices, 289 macros(1386 instances: 1064 mslices 322 lslices)
PHY-3001 : Cell area utilization is 67%
PHY-3001 : Initial: Len = 617417, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.037801s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (124.0%)

PHY-3001 : 12 instances has been re-located, deltaX = 7, deltaY = 6, maxDist = 2.
PHY-3001 : Final: Len = 617733, Over = 0
PHY-3001 : End incremental legalization;  0.317978s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (103.2%)

OPT-0007 : Iter 1: improved WNS 789 TNS 0 NUM_FEPS 0 with 49 cells processed and 9585 slack improved
OPT-0007 : Iter 2: improved WNS 789 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.402099s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (100.3%)

OPT-1001 : Current memory(MB): used = 594, reserve = 588, peak = 596.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13167 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.459258s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (102.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11789/13215.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 810160, over cnt = 72(0%), over = 99, worst = 4
PHY-1002 : len = 810416, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 810608, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 810664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.508393s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (110.6%)

PHY-1001 : Congestion index: top1 = 55.52, top5 = 49.27, top10 = 45.74, top15 = 43.37.
PHY-1001 : End incremental global routing;  0.766328s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (106.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 13167 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.571297s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (98.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 11968/13215.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 810664, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.107434s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.8%)

PHY-1001 : Congestion index: top1 = 55.52, top5 = 49.27, top10 = 45.74, top15 = 43.37.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13167 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.572870s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.9%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 789 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 55.068966
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 789ps with logic level 1 
RUN-1001 :       #2 path slack 789ps with logic level 1 
RUN-1001 :       #3 path slack 839ps with logic level 1 
RUN-1001 :       #4 path slack 839ps with logic level 1 
RUN-1001 :       #5 path slack 839ps with logic level 1 
OPT-1001 : End physical optimization;  9.142833s wall, 10.156250s user + 0.234375s system = 10.390625s CPU (113.6%)

RUN-1003 : finish command "place" in  40.861105s wall, 66.421875s user + 8.031250s system = 74.453125s CPU (182.2%)

RUN-1004 : used memory is 516 MB, reserved memory is 516 MB, peak memory is 596 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_place.db" in  1.511575s wall, 2.578125s user + 0.031250s system = 2.609375s CPU (172.6%)

RUN-1004 : used memory is 517 MB, reserved memory is 517 MB, peak memory is 596 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 6115 instances
RUN-1001 : 2973 mslices, 2973 lslices, 115 pads, 36 brams, 3 dsps
RUN-1001 : There are total 13215 nets
RUN-1001 : 6867 nets have 2 pins
RUN-1001 : 4232 nets have [3 - 5] pins
RUN-1001 : 1440 nets have [6 - 10] pins
RUN-1001 : 394 nets have [11 - 20] pins
RUN-1001 : 276 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57931, tnet num: 13167, tinst num: 6111, tnode num: 68131, tedge num: 97277.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.823160s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (99.4%)

RUN-1004 : used memory is 514 MB, reserved memory is 506 MB, peak memory is 596 MB
PHY-1001 : 2973 mslices, 2973 lslices, 115 pads, 36 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 13167 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 744600, over cnt = 2252(6%), over = 4004, worst = 9
PHY-1002 : len = 764104, over cnt = 1328(3%), over = 1902, worst = 7
PHY-1002 : len = 781552, over cnt = 478(1%), over = 632, worst = 7
PHY-1002 : len = 790824, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 790984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.851042s wall, 3.265625s user + 0.109375s system = 3.375000s CPU (182.3%)

PHY-1001 : Congestion index: top1 = 55.71, top5 = 48.44, top10 = 44.90, top15 = 42.61.
PHY-1001 : End global routing;  2.147928s wall, 3.531250s user + 0.125000s system = 3.656250s CPU (170.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 591, reserve = 584, peak = 596.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SD_CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Gamma_Interface/en_state_syn_4 will be merged with clock Gamma_Interface/en_state
PHY-1001 : clock net PIXEL_PLL_inst/clk0_out will be merged with clock PIXEL_PLL_inst/clk0_buf
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : clock net SEG_Interface/smg_inst/cnt_1ms[0]_syn_6 will be merged with clock SEG_Interface/smg_inst/cnt_1ms[0]
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : net med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb will be routed on clock mesh
PHY-1001 : net sdram_rw_top_inst/clk_sdram will be routed on clock mesh
PHY-1001 : clock net sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock SDRAM_PLL_inst/clk0_buf
PHY-1001 : net u3_hdmi_tx/PXLCLK_5X_I will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 859, reserve = 853, peak = 859.
PHY-1001 : End build detailed router design. 4.453327s wall, 4.421875s user + 0.031250s system = 4.453125s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 159616, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 3.060011s wall, 3.046875s user + 0.015625s system = 3.062500s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 894, reserve = 890, peak = 894.
PHY-1001 : End phase 1; 3.066584s wall, 3.062500s user + 0.015625s system = 3.078125s CPU (100.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 6683 net; 22.838307s wall, 22.781250s user + 0.015625s system = 22.796875s CPU (99.8%)

PHY-1022 : len = 1.72719e+06, over cnt = 2280(0%), over = 2305, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 906, reserve = 901, peak = 906.
PHY-1001 : End initial routed; 37.883246s wall, 53.500000s user + 0.078125s system = 53.578125s CPU (141.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/12024(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.327   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.935521s wall, 2.906250s user + 0.015625s system = 2.921875s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 915, reserve = 911, peak = 915.
PHY-1001 : End phase 2; 40.818844s wall, 56.406250s user + 0.093750s system = 56.500000s CPU (138.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.72719e+06, over cnt = 2280(0%), over = 2305, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.139503s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.69281e+06, over cnt = 875(0%), over = 876, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 3.345759s wall, 4.843750s user + 0.000000s system = 4.843750s CPU (144.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.6876e+06, over cnt = 240(0%), over = 240, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 1.412749s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (115.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.68922e+06, over cnt = 49(0%), over = 49, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.541641s wall, 0.578125s user + 0.046875s system = 0.625000s CPU (115.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.69006e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.238274s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (104.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.69035e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.319669s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (97.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 1.69035e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.411782s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (98.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 1.69035e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.673782s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (102.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 1.69038e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.150690s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.3%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 1.69046e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.182842s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (94.0%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 1.69049e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.212622s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (110.2%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 1.69049e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 11; 0.338361s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (101.6%)

PHY-1001 : ==== DR Iter 12 ====
PHY-1022 : len = 1.69049e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 12; 0.416966s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (97.4%)

PHY-1001 : ===== DR Iter 13 =====
PHY-1022 : len = 1.6905e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 13; 0.153196s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (122.4%)

PHY-1001 : ==== DR Iter 14 ====
PHY-1022 : len = 1.69054e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 14; 0.137807s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (124.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/12024(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.327   |   0.000   |   0   
RUN-1001 :   Hold   |   0.067   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 2.937153s wall, 2.937500s user + 0.000000s system = 2.937500s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 635 feed throughs used by 404 nets
PHY-1001 : End commit to database; 2.070516s wall, 2.046875s user + 0.031250s system = 2.078125s CPU (100.4%)

PHY-1001 : Current memory(MB): used = 993, reserve = 991, peak = 993.
PHY-1001 : End phase 3; 14.074425s wall, 15.828125s user + 0.125000s system = 15.953125s CPU (113.3%)

PHY-1003 : Routed, final wirelength = 1.69054e+06
PHY-1001 : Current memory(MB): used = 997, reserve = 995, peak = 997.
PHY-1001 : End export database. 0.046143s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (101.6%)

PHY-1001 : End detail routing;  62.831662s wall, 80.109375s user + 0.281250s system = 80.390625s CPU (127.9%)

RUN-1003 : finish command "route" in  67.537774s wall, 86.171875s user + 0.437500s system = 86.609375s CPU (128.2%)

RUN-1004 : used memory is 992 MB, reserved memory is 990 MB, peak memory is 997 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        56
  #input                   19
  #output                  36
  #inout                    1

Utilization Statistics
#lut                    11080   out of  19600   56.53%
#reg                     4624   out of  19600   23.59%
#le                     11562
  #lut only              6938   out of  11562   60.01%
  #reg only               482   out of  11562    4.17%
  #lut&reg               4142   out of  11562   35.82%
#dsp                        3   out of     29   10.34%
#bram                      28   out of     64   43.75%
  #bram9k                  28
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       60   out of    188   31.91%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                      12   out of     16   75.00%

Clock Resource Statistics
Index     ClockNet                                                                                    Type               DriverType         Driver                                    Fanout
#1        u_logic/SCLK                                                                                GCLK               pll                PLL_inst/pll_inst.clkc1                   1482
#2        med_filter_proc_inst/Matrix_Generate_3x3_8Bit_inst/u_line_shift_ram_8bit/DRAM_inst2/clkb    GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc1             1177
#3        SDRAM_PLL_inst/clk0_buf                                                                     GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc0             189
#4        SWCLK_dup_1                                                                                 GCLK               io                 SWCLK_syn_2.di                            79
#5        SD_CLK_dup_1                                                                                GCLK               pll                PLL_inst/pll_inst.clkc2                   56
#6        u3_hdmi_tx/PXLCLK_5X_I                                                                      GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc2             42
#7        Gamma_Interface/en_state                                                                    GCLK               lslice             u_logic/Wnohu6_syn_206.q0                 14
#8        System_clk_dup_1                                                                            GCLK               io                 System_clk_syn_2.di                       3
#9        SEG_Interface/smg_inst/cnt_1ms[0]                                                           GCLK               lslice             SEG_Interface/smg_inst/reg0_syn_125.q0    2
#10       PIXEL_PLL_inst/clk0_buf                                                                     GCLK               pll                PIXEL_PLL_inst/pll_inst.clkc0             0
#11       PLL_inst/clk0_buf                                                                           GCLK               pll                PLL_inst/pll_inst.clkc0                   0
#12       sdram_rw_top_inst/clk_sdram                                                                 GCLK               pll                SDRAM_PLL_inst/pll_inst.clkc1             0


Detailed IO Report

      Name         Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     Col[3]          INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
     Col[2]          INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
     Col[1]          INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
     Col[0]          INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
      RSTn           INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
      RXD_1          INPUT        F12        LVCMOS25          N/A          PULLUP      NONE    
      SWCLK          INPUT         P2        LVCMOS33          N/A          PULLUP      NONE    
   System_clk        INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
     key[7]          INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
     key[6]          INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
     key[5]          INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
     key[4]          INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
     key[3]          INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
     key[2]          INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
     key[1]          INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
     key[0]          INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
      miso           INPUT         G1        LVCMOS33          N/A          PULLUP      NONE    
   HDMI_CLK_P       OUTPUT         P4         LVDS33           NA            NONE      ODDRX1   
  HDMI_CLK_P(n)     OUTPUT         N4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D0_P       OUTPUT         J3         LVDS33           NA            NONE      ODDRX1   
  HDMI_D0_P(n)      OUTPUT         J4         LVDS33           NA            NONE      ODDRX1   
    HDMI_D1_P       OUTPUT         N1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D1_P(n)      OUTPUT         M1         LVDS33           NA            NONE      ODDRX1   
    HDMI_D2_P       OUTPUT         P1         LVDS33           NA            NONE      ODDRX1   
  HDMI_D2_P(n)      OUTPUT         R1         LVDS33           NA            NONE      ODDRX1   
     LED[7]         OUTPUT        F16        LVCMOS25           8            NONE       NONE    
     LED[6]         OUTPUT        E16        LVCMOS25           8            NONE       NONE    
     LED[5]         OUTPUT        E13        LVCMOS25           8            NONE       NONE    
     LED[4]         OUTPUT        C16        LVCMOS25           8            NONE       NONE    
     LED[3]         OUTPUT        C15        LVCMOS25           8            NONE       NONE    
     LED[2]         OUTPUT        B16        LVCMOS25           8            NONE       NONE    
     LED[1]         OUTPUT        B15        LVCMOS25           8            NONE       NONE    
     LED[0]         OUTPUT        B14        LVCMOS25           8            NONE       NONE    
     Row[3]         OUTPUT         D9        LVCMOS25           8            NONE       NONE    
     Row[2]         OUTPUT         F9        LVCMOS25           8            NONE       NONE    
     Row[1]         OUTPUT        C10        LVCMOS25           8            NONE       NONE    
     Row[0]         OUTPUT        E10        LVCMOS25           8            NONE       NONE    
     SD_CLK         OUTPUT         J1        LVCMOS33           8            NONE       NONE    
      TXD_1         OUTPUT        D12        LVCMOS25           8            NONE       NONE    
      cs_n          OUTPUT         K2        LVCMOS33           8            NONE       NONE    
      mosi          OUTPUT         H1        LVCMOS33           8            NONE       NONE    
   seg_led[7]       OUTPUT         C8        LVCMOS25           8            NONE       NONE    
   seg_led[6]       OUTPUT         A8        LVCMOS25           8            NONE       NONE    
   seg_led[5]       OUTPUT         B5        LVCMOS25           8            NONE       NONE    
   seg_led[4]       OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   seg_led[3]       OUTPUT         E8        LVCMOS25           8            NONE       NONE    
   seg_led[2]       OUTPUT         B8        LVCMOS25           8            NONE       NONE    
   seg_led[1]       OUTPUT         A6        LVCMOS25           8            NONE       NONE    
   seg_led[0]       OUTPUT         A4        LVCMOS25           8            NONE       NONE    
   seg_sel[3]       OUTPUT         A3        LVCMOS25           8            NONE       NONE    
   seg_sel[2]       OUTPUT         A5        LVCMOS25           8            NONE       NONE    
   seg_sel[1]       OUTPUT         B6        LVCMOS25           8            NONE       NONE    
   seg_sel[0]       OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  signal_LED[3]     OUTPUT         C2        LVCMOS33           8            NONE       NONE    
  signal_LED[2]     OUTPUT         C1        LVCMOS33           8            NONE       NONE    
  signal_LED[1]     OUTPUT         E4        LVCMOS33           8            NONE       NONE    
  signal_LED[0]     OUTPUT         D3        LVCMOS33           8            NONE       NONE    
      SWDIO          INOUT         R2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                          |Module                                             |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------------------------------------------------+
|top                               |CortexM0_SoC                                       |11562  |9706    |1374    |4628    |36      |3       |
|  AHBlite_SD_Interface            |AHBlite_SD                                         |913    |771     |118     |392     |0       |0       |
|    SD_top_inst                   |SD_top                                             |886    |747     |118     |368     |0       |0       |
|      sd_init_inst                |sd_init                                            |139    |100     |18      |73      |0       |0       |
|      sd_rd_ctrl_inst             |sd_rd_ctrl                                         |509    |449     |60      |186     |0       |0       |
|      sd_read_inst                |sd_read                                            |238    |198     |40      |109     |0       |0       |
|  Bayer2RGB_Interface             |AHBlite_Bayer2RGB                                  |7      |7       |0       |1       |0       |0       |
|  Bayer2RGB_inst                  |Bayer2RGB                                          |434    |260     |71      |319     |4       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |140    |76      |3       |136     |4       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |61     |6       |3       |57      |4       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  Curve_Gamma_2P2_inst_blue       |Curve_Gamma_2P2                                    |3      |2       |0       |3       |0       |0       |
|  Curve_Gamma_2P2_inst_green      |Curve_Gamma_2P2                                    |8      |0       |0       |8       |0       |0       |
|  Curve_Gamma_2P2_inst_red        |Curve_Gamma_2P2                                    |6      |6       |0       |5       |0       |0       |
|  Gamma_Interface                 |AHBlite_Gamma                                      |0      |0       |0       |0       |0       |0       |
|  Interconncet                    |AHBlite_Interconnect                               |8      |8       |0       |8       |0       |0       |
|    SlaveMUX                      |AHBlite_SlaveMUX                                   |8      |8       |0       |8       |0       |0       |
|  LED_Interface                   |AHBlite_LED                                        |11     |5       |0       |11      |0       |0       |
|  Matrix_Key_Interface            |AHBlite_Matrix_Key                                 |1      |1       |0       |1       |0       |0       |
|  MedFilter_Interface             |AHBlite_MedFilter                                  |2      |2       |0       |2       |0       |0       |
|  PINTO_inst                      |PINTO                                              |1189   |782     |269     |686     |8       |0       |
|    vip_matrix_generate_5x5_8bit  |vip_matrix_generate_5x5_8bit                       |310    |247     |3       |306     |8       |0       |
|      u_line_shift_5x5_ram_8bit   |line_shift_5x5                                     |108    |56      |3       |104     |8       |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst3                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|        DRAM_inst4                |DRAM                                               |0      |0       |0       |0       |2       |0       |
|  PIXEL_PLL_inst                  |PIXEL_PLL                                          |0      |0       |0       |0       |0       |0       |
|  PLL_inst                        |PLL                                                |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface               |AHBlite_Block_RAM                                  |11     |11      |0       |10      |0       |0       |
|  RAMDATA_Interface               |AHBlite_Block_RAM                                  |40     |40      |0       |16      |0       |0       |
|  RAM_CODE                        |Block_RAM                                          |1      |1       |0       |0       |4       |0       |
|  RAM_DATA                        |Block_RAM                                          |1      |1       |0       |0       |4       |0       |
|  SDRAM_PLL_inst                  |SDRAM_PLL                                          |0      |0       |0       |0       |0       |0       |
|  SEG_Interface                   |AHBlite_SEG                                        |48     |43      |5       |26      |0       |0       |
|    smg_inst                      |smg                                                |42     |37      |5       |20      |0       |0       |
|  Timer_Interface                 |AHBlite_Timer                                      |91     |71      |18      |58      |0       |0       |
|  UART1_RX                        |UART_RX                                            |25     |25      |0       |15      |0       |0       |
|  UART1_TX                        |UART_TX                                            |84     |84      |0       |24      |0       |0       |
|    FIFO                          |FIFO                                               |51     |51      |0       |11      |0       |0       |
|  UART_Interface                  |AHBlite_UART                                       |6      |6       |0       |4       |0       |0       |
|  clkuart1_pwm                    |clkuart_pwm                                        |17     |14      |3       |8       |0       |0       |
|  kb                              |Keyboard                                           |298    |250     |48      |151     |0       |0       |
|  med_filter_proc__red_inst       |med_filter_proc                                    |714    |498     |193     |295     |12      |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |139    |116     |3       |135     |12      |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |56     |38      |3       |52      |12      |0       |
|        DRAM_inst1                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|        DRAM_inst2                |DRAM                                               |0      |0       |0       |0       |6       |0       |
|  med_filter_proc_green_inst      |med_filter_proc                                    |650    |439     |190     |286     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |96     |87      |0       |96      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |22     |14      |0       |22      |0       |0       |
|  med_filter_proc_inst            |med_filter_proc                                    |649    |447     |190     |273     |0       |0       |
|    Matrix_Generate_3x3_8Bit_inst |vip_matrix_generate_3x3_8bit                       |92     |84      |0       |92      |0       |0       |
|      u_line_shift_ram_8bit       |line_shift                                         |21     |16      |0       |21      |0       |0       |
|  sdram_rw_top_inst               |sdram_rw_top                                       |632    |406     |101     |376     |4       |0       |
|    SDRAM_inst                    |SDRAM                                              |0      |0       |0       |0       |0       |0       |
|    u_sdram_top                   |sdram_top                                          |632    |406     |101     |376     |4       |0       |
|      u_sdram_controller          |sdram_controller                                   |259    |197     |40      |123     |0       |0       |
|        u_sdram_cmd               |sdram_cmd                                          |46     |46      |0       |23      |0       |0       |
|        u_sdram_ctrl              |sdram_ctrl                                         |176    |129     |40      |63      |0       |0       |
|        u_sdram_data              |sdram_data                                         |37     |22      |0       |37      |0       |0       |
|      u_sdram_fifo_ctrl           |sdram_fifo_ctrl                                    |373    |209     |61      |253     |4       |0       |
|        rdfifo                    |SDRAM_READ_FIFO                                    |121    |58      |17      |97      |2       |0       |
|          ram_inst                |ram_infer_SDRAM_READ_FIFO                          |9      |0       |0       |9       |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |36     |18      |0       |36      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_READ_FIFO  |21     |17      |0       |21      |0       |0       |
|        wrfifo                    |SDRAM_WRITE_FIFO                                   |139    |64      |18      |113     |2       |0       |
|          ram_inst                |ram_infer_SDRAM_WRITE_FIFO                         |16     |4       |0       |16      |2       |0       |
|          rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |37     |20      |0       |37      |0       |0       |
|          wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_SDRAM_WRITE_FIFO |29     |20      |0       |29      |0       |0       |
|  u3_hdmi_tx                      |hdmi_tx                                            |337    |278     |54      |185     |0       |0       |
|    Inst_DVITransmitter           |DVITransmitter                                     |337    |278     |54      |185     |0       |0       |
|      Inst_TMDSEncoder_blue       |TMDSEncoder                                        |103    |85      |18      |56      |0       |0       |
|      Inst_TMDSEncoder_green      |TMDSEncoder                                        |90     |72      |18      |47      |0       |0       |
|      Inst_TMDSEncoder_red        |TMDSEncoder                                        |103    |84      |18      |43      |0       |0       |
|      Inst_blue_serializer_10_1   |Serial_N_1_lvds_dat                                |20     |16      |0       |20      |0       |0       |
|      Inst_clk_serializer_10_1    |Serial_N_1_lvds                                    |4      |4       |0       |3       |0       |0       |
|      Inst_green_serializer_10_1  |Serial_N_1_lvds_dat                                |12     |12      |0       |12      |0       |0       |
|      Inst_red_serializer_10_1    |Serial_N_1_lvds_dat                                |5      |5       |0       |4       |0       |0       |
|  u_logic                         |cortexm0ds_logic                                   |5194   |5148    |46      |1422    |0       |3       |
|  video_driver_inst               |video_driver                                       |161    |93      |68      |21      |0       |0       |
+-------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6808  
    #2          2       2628  
    #3          3       784   
    #4          4       786   
    #5        5-10      1530  
    #6        11-50     555   
    #7       51-100      21   
    #8       101-500     1    
  Average     3.17            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.903404s wall, 3.281250s user + 0.000000s system = 3.281250s CPU (172.4%)

RUN-1004 : used memory is 987 MB, reserved memory is 985 MB, peak memory is 1044 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 57931, tnet num: 13167, tinst num: 6111, tnode num: 68131, tedge num: 97277.
TMR-2508 : Levelizing timing graph completed, there are 69 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.779259s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (100.1%)

RUN-1004 : used memory is 987 MB, reserved memory is 985 MB, peak memory is 1044 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 13167 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 12 (8 unconstrainted).
TMR-5009 WARNING: No clock constraint on 8 clock net(s): 
		Gamma_Interface/en_state_syn_4
		PIXEL_PLL_inst/clk0_out
		PLL_inst/clk0_out
		SD_CLK_dup_1
		SEG_Interface/smg_inst/cnt_1ms[0]_syn_6
		SWCLK_syn_4
		sdram_rw_top_inst/clk_sdram
		sdram_rw_top_inst/u_sdram_top/u_sdram_fifo_ctrl/clk_ref
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 6111
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 13215, pip num: 137282
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 635
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 3189 valid insts, and 402368 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010010000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  12.266101s wall, 124.093750s user + 0.421875s system = 124.515625s CPU (1015.1%)

RUN-1004 : used memory is 1023 MB, reserved memory is 1030 MB, peak memory is 1198 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240516_170250.log"
