INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'D:/Xilinx202002/Vitis_HLS/2020.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user '13269' on host 'laptop-chj7qqfj' (Windows NT_amd64 version 6.2) on Wed Aug 10 13:18:21 +0800 2022
INFO: [HLS 200-10] In directory 'D:/Githubprojectfiles/AMD_SummerSchool2022/CV/cordic'
Sourcing Tcl script 'D:/Githubprojectfiles/AMD_SummerSchool2022/CV/cordic/cordiccart2pol/solution1/export.tcl'
INFO: [HLS 200-1510] Running: open_project cordiccart2pol 
INFO: [HLS 200-10] Opening project 'D:/Githubprojectfiles/AMD_SummerSchool2022/CV/cordic/cordiccart2pol'.
INFO: [HLS 200-1510] Running: set_top cordiccart2pol 
INFO: [HLS 200-1510] Running: add_files cordiccart2pol.h -cflags -I. 
INFO: [HLS 200-10] Adding design file 'cordiccart2pol.h' to the project
INFO: [HLS 200-1510] Running: add_files cordiccart2pol.cpp -cflags -I. 
INFO: [HLS 200-10] Adding design file 'cordiccart2pol.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb cordiccart2pol_test.cpp -cflags -I. -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'cordiccart2pol_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/Githubprojectfiles/AMD_SummerSchool2022/CV/cordic/cordiccart2pol/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_directive_top -name cordiccart2pol cordiccart2pol 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Githubprojectfiles/AMD_SummerSchool2022/CV/cordic/cordiccart2pol/solution1/impl/ip'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx202002/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'cordiccart2pol_ap_fadd_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordiccart2pol_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordiccart2pol_ap_fadd_3_full_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'cordiccart2pol_ap_fcmp_0_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordiccart2pol_ap_fcmp_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordiccart2pol_ap_fcmp_0_no_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'cordiccart2pol_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordiccart2pol_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordiccart2pol_ap_fmul_2_max_dsp_32'...
WARNING: [IP_Flow 19-4832] The IP name 'cordiccart2pol_ap_fsub_3_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'cordiccart2pol_ap_fsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'cordiccart2pol_ap_fsub_3_full_dsp_32'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx202002/Vivado/2020.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Aug 10 13:18:58 2022...
INFO: [HLS 200-802] Generated output file cordiccart2pol/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 33.642 seconds; current allocated memory: 175.923 MB.
