<!-- PROJECT LOGO -->
<br />

<div align="center">
   <img src='https://user-images.githubusercontent.com/73131499/166115643-d3187f47-d38f-41b2-ae42-5ecbbc60de14.png' />


<h3 align="center">SURE Trust - Skill Upgradation for Rural-youth Empowerment Trust</h3>
  <h2>Course Name</h2>
</div>

# Course Report

## Name: [Anugu Anusha]

## Qualifications: [M.Tech]

Welcome to the course report for the [VLSI Front-end]! This README document provides an overview of the course, its mini projects and final project.

### Mini Projects and Final Project

Below is a table summarizing the mini projects and final project completed during the course:

| Description                               | Link                                    |
|-------------------------------------------|-----------------------------------------|
| Mini Projects: [Adder_16bit,Coin_toss_FSM,D_Flipflop,Dualport_RAM,Encoder_8x3,EvenOdd_counter,FIFO,FullAdder,HalfAdder,Pad_cell,Parity_generator,SDFF,SP_RAM,Scan_register,Vending_machine,Mux_8x1]     | [https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/Adder_16bit.v, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/Coin_toss_fsm.txt, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/D_flipflop.v, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/Dualport_RAM, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/Encoder_8x3.v, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/EvenOdd_counter_RTL.txt, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/EvenOdd_counter_TB.txt, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/FIFO.v, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/FIFO_TB.v, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/FullAdder.v, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/HalfAdder.v, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/Pad_cell.v, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/Parity_generator.txt, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/SDFF.v, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/SP_RAM.v, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/SP_RAM_TB%20.v, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/Scan_shiftregister.v, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/Vending_machine_RTL.txt, https://github.com/sure-trust/G13_VLSI/blob/9262923ff69eeddd3b22a78b8250d56f0e99d928/Mini%20Projects/Anusha/mux_8x1.v]                         |

| Final Project: [IEEE Standard Test Access Port and Boundary-Scan Architecture]     | [https://github.com/sure-trust/G13_VLSI/tree/9262923ff69eeddd3b22a78b8250d56f0e99d928/Final%20Capstone%20Project/Anusha]                         |
