
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035998                       # Number of seconds simulated
sim_ticks                                 35998260588                       # Number of ticks simulated
final_tick                               565562640525                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 266756                       # Simulator instruction rate (inst/s)
host_op_rate                                   343345                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2218403                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917972                       # Number of bytes of host memory used
host_seconds                                 16227.11                       # Real time elapsed on the host
sim_insts                                  4328673732                       # Number of instructions simulated
sim_ops                                    5571495436                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3617920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2956672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      4051328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2508928                       # Number of bytes read from this memory
system.physmem.bytes_read::total             13141632                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      3104000                       # Number of bytes written to this memory
system.physmem.bytes_written::total           3104000                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        28265                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        23099                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        31651                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        19601                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                102669                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           24250                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                24250                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        39113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    100502634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        56892                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     82133746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46224                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    112542327                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46224                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     69695812                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               365062972                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        39113                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        56892                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46224                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46224                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             188454                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          86226388                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               86226388                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          86226388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        39113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    100502634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        56892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     82133746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46224                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    112542327                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46224                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     69695812                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              451289361                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                86326765                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30987946                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25437539                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2020260                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13141112                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12088135                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3159871                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87220                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32051054                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170387462                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30987946                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15248006                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36617596                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10820564                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7051883                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15675316                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       801588                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84487913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.477824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.330732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47870317     56.66%     56.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3658455      4.33%     60.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3210992      3.80%     64.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3451863      4.09%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2986272      3.53%     72.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1579166      1.87%     74.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1036717      1.23%     75.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2704147      3.20%     78.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17989984     21.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84487913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358961                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.973750                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33708737                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6638334                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34838806                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       541096                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8760931                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5063626                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6606                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     202039976                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51018                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8760931                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35380634                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3024337                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       932473                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33679654                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2709876                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195198353                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        14086                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1686417                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       749926                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          177                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271215345                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    910295246                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    910295246                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102956081                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34257                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18235                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7229478                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19244136                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10019115                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       242740                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3317347                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183980839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34243                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147826515                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281204                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61047550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186590869                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2199                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84487913                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.749676                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.907567                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30237658     35.79%     35.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17836095     21.11%     56.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12044303     14.26%     71.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7636323      9.04%     80.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7513282      8.89%     89.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4429608      5.24%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3396023      4.02%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       741429      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       653192      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84487913                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083744     70.20%     70.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            38      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.21% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        201584     13.06%     83.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       258322     16.73%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121609287     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2018444      1.37%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15762478     10.66%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8420284      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147826515                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.712407                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1543688                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010443                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381965831                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245063689                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143686926                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149370203                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263102                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7032007                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          467                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1078                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2277442                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          577                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8760931                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2239596                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       168256                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    184015082                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       338416                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19244136                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10019115                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18221                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        123294                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8186                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1078                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1238683                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128037                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2366720                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145260726                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14807668                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2565785                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22996692                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20582921                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8189024                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.682685                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143833607                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143686926                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93748039                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261849524                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.664454                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358023                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61596293                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2045990                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75726982                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.616622                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.168407                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30406801     40.15%     40.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20459898     27.02%     67.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8377723     11.06%     78.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4286341      5.66%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3692933      4.88%     88.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1815971      2.40%     91.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1996744      2.64%     93.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1009066      1.33%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3681505      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75726982                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3681505                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256063690                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376805758                       # The number of ROB writes
system.switch_cpus0.timesIdled                  46815                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1838852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863268                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863268                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158389                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158389                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655894102                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197129564                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189509951                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                86326765                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31144766                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     27237962                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1968563                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     15567684                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        14981735                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2235444                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        62148                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     36726385                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             173336009                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31144766                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     17217179                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35674776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9672536                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4485186                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         18104261                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       780120                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84579111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.358584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.168949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48904335     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1764045      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3228999      3.82%     63.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3030420      3.58%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         5005422      5.92%     73.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5209505      6.16%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1231625      1.46%     80.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          923432      1.09%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15281328     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84579111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360778                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.007906                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        37895226                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4332856                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34526524                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       137415                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7687089                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3381107                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5670                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     193888213                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1403                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7687089                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        39490190                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1622783                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       473255                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33059205                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2246588                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188803179                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           49                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        755120                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       930699                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    250647873                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    859304806                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    859304806                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163241915                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        87405944                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        22194                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        10872                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5963500                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     29097413                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6304964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       104058                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2321945                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         178717385                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        21722                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150894268                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200008                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     53453224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    146930166                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84579111                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.784061                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.837830                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29317589     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15730303     18.60%     53.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13888239     16.42%     69.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8396277      9.93%     79.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8769600     10.37%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5179863      6.12%     96.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2276002      2.69%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       604975      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       416263      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84579111                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         590589     66.26%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        191455     21.48%     87.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       109328     12.27%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118332527     78.42%     78.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1187027      0.79%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        10851      0.01%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26018997     17.24%     96.46% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      5344866      3.54%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150894268                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.747943                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             891372                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005907                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387459027                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    232192796                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146001130                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151785640                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       368837                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      8287004                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          847                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          467                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1540039                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7687089                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         917354                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        71626                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    178739109                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       208008                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     29097413                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6304964                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        10872                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         34203                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          276                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          467                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1050733                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1157819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2208552                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    148095801                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     25015174                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2798467                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            30232321                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22393321                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           5217147                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.715526                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146163302                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146001130                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89679831                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        218707384                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.691261                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.410045                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    109715758                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124601580                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     54138285                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        21700                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1973782                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     76892021                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.620475                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.319091                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     35465182     46.12%     46.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16248500     21.13%     67.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9095023     11.83%     79.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3075143      4.00%     83.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2956270      3.84%     86.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1240686      1.61%     88.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      3311182      4.31%     92.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       958277      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      4541758      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     76892021                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    109715758                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124601580                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              25575331                       # Number of memory references committed
system.switch_cpus1.commit.loads             20810406                       # Number of loads committed
system.switch_cpus1.commit.membars              10850                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19515942                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108759589                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1681287                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      4541758                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251090128                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          365173159                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39717                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1747654                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          109715758                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124601580                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    109715758                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.786822                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.786822                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.270936                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.270936                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       685164637                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      191333979                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      199946690                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         21700                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                86326765                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30775624                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25011484                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2097031                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13077049                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12030522                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3250079                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89255                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30893031                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170691199                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30775624                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15280601                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37548601                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11267101                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6489892                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15130142                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       901526                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84054970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.508845                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.303920                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46506369     55.33%     55.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3293482      3.92%     59.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2670404      3.18%     62.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6483419      7.71%     70.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1766636      2.10%     72.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2258194      2.69%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1627382      1.94%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          918110      1.09%     77.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18530974     22.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84054970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356502                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.977269                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32319492                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6297563                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36108947                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       246867                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9082092                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5257742                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41680                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     204096425                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        78497                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9082092                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34684217                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1488587                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1300041                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33931111                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3568914                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196918942                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        42167                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1475417                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1103996                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         5375                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275646771                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    919366284                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    919366284                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169093661                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106553073                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        39805                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22169                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9757263                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18356712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9354954                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       146741                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2954356                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186212095                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38267                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147999855                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       284159                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64263962                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196140198                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5507                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84054970                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.760751                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.886686                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29197557     34.74%     34.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18128145     21.57%     56.30% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11808669     14.05%     70.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8764520     10.43%     80.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7558452      8.99%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3916355      4.66%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3338332      3.97%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       628283      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       714657      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84054970                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         865198     71.08%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.08% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176163     14.47%     85.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175821     14.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123310128     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2107954      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16379      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14692599      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7872795      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147999855                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.714414                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1217191                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008224                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    381556024                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250514989                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144231735                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149217046                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       558565                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7228205                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2960                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          666                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2395130                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9082092                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         585476                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        81925                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186250364                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       405651                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18356712                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9354954                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21887                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73134                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          666                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1255595                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1177727                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2433322                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145648482                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13790896                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2351367                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21454391                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20548535                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7663495                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.687176                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144328430                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144231735                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94003005                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265346462                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.670765                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354265                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99061016                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121656404                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64594717                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32760                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2101927                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74972877                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.622672                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.139986                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29190108     38.93%     38.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20754490     27.68%     66.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8444749     11.26%     77.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4750558      6.34%     84.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3876871      5.17%     89.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1572947      2.10%     91.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1868231      2.49%     93.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       940247      1.25%     95.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3574676      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74972877                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99061016                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121656404                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18088331                       # Number of memory references committed
system.switch_cpus2.commit.loads             11128507                       # Number of loads committed
system.switch_cpus2.commit.membars              16380                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17479644                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109616862                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2476717                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3574676                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257649322                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381590035                       # The number of ROB writes
system.switch_cpus2.timesIdled                  51746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2271795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99061016                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121656404                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99061016                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.871450                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.871450                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.147512                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.147512                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       655261456                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199324972                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188324237                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32760                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                86326765                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        31112937                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     25323862                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2079396                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     13261064                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        12269210                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3204855                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91642                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34402426                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             169939539                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           31112937                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15474065                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35715693                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10667614                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5839663                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16816762                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       835464                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     84510759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.476763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.295140                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        48795066     57.74%     57.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1929648      2.28%     60.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2517065      2.98%     63.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3784171      4.48%     67.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3674819      4.35%     71.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2792743      3.30%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1659843      1.96%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2484464      2.94%     80.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        16872940     19.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     84510759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360409                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.968561                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35536268                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5722607                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34429957                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       269221                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8552705                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5266232                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     203328490                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1356                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8552705                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37421341                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1097648                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1879043                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32770714                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2789302                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     197408726                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1355                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1210019                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       873244                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          409                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    275072732                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    919373059                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    919373059                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    171048356                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       104024360                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        41889                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23648                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7869867                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     18297985                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9698741                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       187710                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3385415                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         183480683                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        39805                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147790421                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       275660                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59652551                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181454506                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6409                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     84510759                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.748776                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.895092                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29559920     34.98%     34.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     18520262     21.91%     56.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12014465     14.22%     71.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8126497      9.62%     80.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7598514      8.99%     89.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4063609      4.81%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2987025      3.53%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       896249      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       744218      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     84510759                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         727009     69.28%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             5      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        149959     14.29%     83.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       172359     16.43%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    122987314     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2088628      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16697      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14591247      9.87%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8106535      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147790421                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.711988                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1049332                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007100                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    381416590                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    243173863                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143649587                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148839753                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       501616                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7010693                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2076                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          866                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2464041                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           73                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8552705                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         658876                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       100133                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    183520493                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1258214                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     18297985                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9698741                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23107                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         75248                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          866                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1274956                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1170036                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2444992                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    144969330                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13736617                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2821088                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21667315                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20305159                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7930698                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.679309                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143687606                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143649587                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         92300784                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        259187842                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.664021                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356115                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100174136                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    123118369                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     60402372                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        33396                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2113732                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     75958054                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.620873                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.148660                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     29486971     38.82%     38.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     21744133     28.63%     67.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7994100     10.52%     77.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4579486      6.03%     84.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3830234      5.04%     89.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1919091      2.53%     91.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1849691      2.44%     94.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       801743      1.06%     95.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3752605      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     75958054                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100174136                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     123118369                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18521988                       # Number of memory references committed
system.switch_cpus3.commit.loads             11287288                       # Number of loads committed
system.switch_cpus3.commit.membars              16698                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17658083                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        110974500                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2512148                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3752605                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           255726190                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          375598677                       # The number of ROB writes
system.switch_cpus3.timesIdled                  38225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1816006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100174136                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            123118369                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100174136                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.861767                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.861767                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.160406                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.160406                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       652377679                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      198421395                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      187774653                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         33396                       # number of misc regfile writes
system.l2.replacements                         102688                       # number of replacements
system.l2.tagsinuse                       8191.992151                       # Cycle average of tags in use
system.l2.total_refs                           533850                       # Total number of references to valid blocks.
system.l2.sampled_refs                         110880                       # Sample count of references to valid blocks.
system.l2.avg_refs                           4.814665                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            35.882392                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.698048                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1984.988828                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.904237                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1575.773848                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      0.772670                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1871.669587                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      0.990759                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1463.239147                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            448.614765                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            227.842329                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            288.796379                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            291.819162                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.004380                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000085                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.242308                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000110                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.192355                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000094                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.228475                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000121                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.178618                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.054763                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.027813                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.035253                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.035622                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        67318                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        31103                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        40316                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        32784                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  171521                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            44471                       # number of Writeback hits
system.l2.Writeback_hits::total                 44471                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        67318                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        31103                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        40316                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        32784                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171521                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        67318                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        31103                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        40316                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        32784                       # number of overall hits
system.l2.overall_hits::total                  171521                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        28265                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        23099                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        31651                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        19598                       # number of ReadReq misses
system.l2.ReadReq_misses::total                102666                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        28265                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        23099                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        31651                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        19601                       # number of demand (read+write) misses
system.l2.demand_misses::total                 102669                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        28265                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        23099                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        31651                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        19601                       # number of overall misses
system.l2.overall_misses::total                102669                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       484085                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1567235924                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       930962                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1247969540                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       599913                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1683929420                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       499388                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1055360723                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5557009955                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       155756                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        155756                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       484085                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1567235924                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       930962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1247969540                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       599913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1683929420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       499388                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1055516479                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5557165711                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       484085                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1567235924                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       930962                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1247969540                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       599913                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1683929420                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       499388                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1055516479                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5557165711                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95583                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        54202                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        71967                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        52382                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              274187                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        44471                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             44471                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95583                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        54202                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        71967                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        52385                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               274190                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95583                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        54202                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        71967                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        52385                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              274190                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.295712                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.426165                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.439799                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.374136                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.374438                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.295712                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.426165                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.439799                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.374172                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.374445                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.295712                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.426165                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.439799                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.374172                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.374445                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44007.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 55447.936459                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 58185.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 54026.994242                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46147.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 53203.040030                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 38414.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 53850.429789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54127.071815                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 51918.666667                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 51918.666667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44007.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 55447.936459                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 58185.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 54026.994242                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46147.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 53203.040030                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 38414.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 53850.134126                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54127.007286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44007.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 55447.936459                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 58185.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 54026.994242                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46147.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 53203.040030                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 38414.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 53850.134126                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54127.007286                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                24250                       # number of writebacks
system.l2.writebacks::total                     24250                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        28265                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        23099                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        31651                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        19598                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           102666                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        28265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        23099                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        31651                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        19601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            102669                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        28265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        23099                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        31651                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        19601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           102669                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       421184                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1405758913                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       838605                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1114532315                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       525382                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   1501948952                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       423592                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    941675005                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4966123948                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       138115                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       138115                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       421184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1405758913                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       838605                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1114532315                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       525382                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   1501948952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       423592                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    941813120                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4966262063                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       421184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1405758913                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       838605                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1114532315                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       525382                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   1501948952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       423592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    941813120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4966262063                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.295712                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.426165                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.439799                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.374136                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.374438                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.295712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.426165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.439799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.374172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.374445                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.295712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.426165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.439799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.374172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.374445                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38289.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49734.969503                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52412.812500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 48250.240920                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        40414                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47453.443872                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        32584                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 48049.546127                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48371.651257                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 46038.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 46038.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38289.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49734.969503                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52412.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 48250.240920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        40414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47453.443872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        32584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 48049.238304                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48371.583078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38289.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49734.969503                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52412.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 48250.240920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        40414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47453.443872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        32584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 48049.238304                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48371.583078                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996543                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015682966                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843344.765880                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15675305                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15675305                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15675305                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15675305                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15675305                       # number of overall hits
system.cpu0.icache.overall_hits::total       15675305                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       535455                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       535455                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       535455                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       535455                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       535455                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       535455                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15675316                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15675316                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15675316                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15675316                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15675316                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15675316                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48677.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48677.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48677.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48677.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48677.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48677.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       496425                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       496425                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       496425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       496425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       496425                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       496425                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45129.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45129.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45129.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45129.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45129.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45129.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95583                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191904079                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95839                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2002.358946                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.492642                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.507358                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915987                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084013                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11639426                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11639426                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709485                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709485                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17324                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17324                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19348911                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19348911                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19348911                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19348911                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       360563                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       360563                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           40                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           40                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       360603                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        360603                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       360603                       # number of overall misses
system.cpu0.dcache.overall_misses::total       360603                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12281114400                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12281114400                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1484493                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1484493                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12282598893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12282598893                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12282598893                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12282598893                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11999989                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11999989                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17324                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19709514                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19709514                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19709514                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19709514                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030047                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030047                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000005                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018296                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018296                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018296                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018296                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 34060.939142                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34060.939142                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 37112.325000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37112.325000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 34061.277618                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34061.277618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 34061.277618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34061.277618                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10906                       # number of writebacks
system.cpu0.dcache.writebacks::total            10906                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       264980                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       264980                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       265020                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       265020                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       265020                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       265020                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95583                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95583                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95583                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95583                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95583                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95583                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2204990081                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2204990081                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2204990081                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2204990081                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2204990081                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2204990081                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007965                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007965                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004850                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004850                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004850                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004850                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 23068.852003                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23068.852003                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 23068.852003                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23068.852003                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 23068.852003                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23068.852003                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               542.973952                       # Cycle average of tags in use
system.cpu1.icache.total_refs               929570234                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1711915.716390                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.973952                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025599                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.870151                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     18104244                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18104244                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     18104244                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18104244                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     18104244                       # number of overall hits
system.cpu1.icache.overall_hits::total       18104244                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1096423                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1096423                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1096423                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1096423                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1096423                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1096423                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     18104261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     18104261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     18104261                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     18104261                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     18104261                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     18104261                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 64495.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64495.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 64495.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64495.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 64495.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64495.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       983534                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       983534                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       983534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       983534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       983534                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       983534                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61470.875000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61470.875000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 61470.875000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61470.875000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 61470.875000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61470.875000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 54202                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               232434339                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 54458                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4268.139465                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.228330                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.771670                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.829017                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.170983                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     22700207                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       22700207                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4743206                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4743206                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        10872                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        10872                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        10850                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        10850                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     27443413                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        27443413                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     27443413                       # number of overall hits
system.cpu1.dcache.overall_hits::total       27443413                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       191885                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       191885                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       191885                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        191885                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       191885                       # number of overall misses
system.cpu1.dcache.overall_misses::total       191885                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9079734817                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9079734817                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9079734817                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9079734817                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9079734817                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9079734817                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     22892092                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     22892092                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4743206                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4743206                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        10872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        10872                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        10850                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        10850                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     27635298                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27635298                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     27635298                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27635298                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008382                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008382                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006943                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006943                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006943                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006943                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 47318.627391                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 47318.627391                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 47318.627391                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 47318.627391                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 47318.627391                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47318.627391                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7130                       # number of writebacks
system.cpu1.dcache.writebacks::total             7130                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       137683                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       137683                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       137683                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       137683                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       137683                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       137683                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        54202                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        54202                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        54202                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        54202                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        54202                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        54202                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1565961261                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1565961261                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1565961261                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1565961261                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1565961261                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1565961261                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001961                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001961                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28891.208092                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28891.208092                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28891.208092                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28891.208092                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28891.208092                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28891.208092                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996772                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020210880                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056876.774194                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996772                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15130125                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15130125                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15130125                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15130125                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15130125                       # number of overall hits
system.cpu2.icache.overall_hits::total       15130125                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       842471                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       842471                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       842471                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       842471                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       842471                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       842471                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15130142                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15130142                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15130142                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15130142                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15130142                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15130142                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49557.117647                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49557.117647                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49557.117647                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49557.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49557.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49557.117647                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       622148                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       622148                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       622148                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       622148                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       622148                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       622148                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47857.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47857.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47857.538462                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47857.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47857.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47857.538462                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71967                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181171465                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72223                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2508.500962                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.716691                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.283309                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901237                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098763                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10473021                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10473021                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6927065                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6927065                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21439                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21439                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16380                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16380                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17400086                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17400086                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17400086                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17400086                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       155175                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       155175                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       155175                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        155175                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       155175                       # number of overall misses
system.cpu2.dcache.overall_misses::total       155175                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6193377121                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6193377121                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6193377121                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6193377121                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6193377121                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6193377121                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10628196                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10628196                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6927065                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6927065                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21439                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16380                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17555261                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17555261                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17555261                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17555261                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014600                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014600                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008839                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008839                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008839                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008839                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 39912.209576                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39912.209576                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 39912.209576                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39912.209576                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 39912.209576                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39912.209576                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8207                       # number of writebacks
system.cpu2.dcache.writebacks::total             8207                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        83208                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        83208                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83208                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83208                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83208                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83208                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71967                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71967                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71967                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71967                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71967                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71967                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2103646325                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2103646325                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2103646325                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2103646325                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2103646325                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2103646325                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006771                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004099                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004099                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 29230.707477                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 29230.707477                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 29230.707477                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 29230.707477                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 29230.707477                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 29230.707477                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997095                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1020040167                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2056532.594758                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997095                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16816746                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16816746                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16816746                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16816746                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16816746                       # number of overall hits
system.cpu3.icache.overall_hits::total       16816746                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       651673                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       651673                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       651673                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       651673                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       651673                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       651673                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16816762                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16816762                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16816762                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16816762                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16816762                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16816762                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 40729.562500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 40729.562500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 40729.562500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 40729.562500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 40729.562500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 40729.562500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       514862                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       514862                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       514862                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       514862                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       514862                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       514862                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 39604.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 39604.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 39604.769231                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 39604.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 39604.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 39604.769231                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 52385                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               174149697                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 52641                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3308.252066                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.225379                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.774621                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911037                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088963                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10448796                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10448796                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7197415                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7197415                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17627                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17627                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16698                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16698                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17646211                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17646211                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17646211                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17646211                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       135078                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       135078                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2882                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2882                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       137960                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        137960                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       137960                       # number of overall misses
system.cpu3.dcache.overall_misses::total       137960                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5874179982                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5874179982                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    171658615                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    171658615                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   6045838597                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6045838597                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   6045838597                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6045838597                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10583874                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10583874                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7200297                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7200297                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16698                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16698                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17784171                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17784171                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17784171                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17784171                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012763                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012763                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000400                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000400                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007757                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007757                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007757                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007757                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 43487.318305                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 43487.318305                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 59562.323040                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59562.323040                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 43823.126972                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 43823.126972                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 43823.126972                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 43823.126972                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       273721                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 34215.125000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        18228                       # number of writebacks
system.cpu3.dcache.writebacks::total            18228                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        82696                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        82696                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2879                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2879                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        85575                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        85575                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        85575                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        85575                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        52382                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        52382                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        52385                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        52385                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        52385                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        52385                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1405211523                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1405211523                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       158756                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       158756                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1405370279                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1405370279                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1405370279                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1405370279                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002946                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002946                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002946                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002946                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 26826.228915                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26826.228915                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 52918.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 52918.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 26827.723184                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26827.723184                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 26827.723184                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26827.723184                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
