{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512790109134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512790109146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 22:28:28 2017 " "Processing started: Fri Dec 08 22:28:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512790109146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790109146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790109146 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "dmem.qip " "Tcl Script File dmem.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE dmem.qip " "set_global_assignment -name QIP_FILE dmem.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1512790109570 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1512790109570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512790110443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512790110443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "Reset_Delay.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Interface " "Found entity 1: PS2_Interface" {  } { { "PS2_Interface.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/PS2_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_Controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134612 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P CLA8bit.v(11) " "Verilog HDL Declaration information at CLA8bit.v(11): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "common/CLA8bit.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/CLA8bit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512790134618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G CLA8bit.v(11) " "Verilog HDL Declaration information at CLA8bit.v(11): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "common/CLA8bit.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/CLA8bit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512790134619 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(36) " "Verilog HDL warning at alu.v(36): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/alu.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512790134628 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(37) " "Verilog HDL warning at alu.v(37): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/alu.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512790134629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(38) " "Verilog HDL warning at alu.v(38): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/alu.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512790134629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(39) " "Verilog HDL warning at alu.v(39): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/alu.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512790134629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(40) " "Verilog HDL warning at alu.v(40): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/alu.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512790134629 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(41) " "Verilog HDL warning at alu.v(41): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/alu.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512790134629 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mydffe.v(21) " "Verilog HDL information at mydffe.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/mydffe.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512790134631 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand changed.v(17) " "Verilog HDL Declaration warning at changed.v(17): \"rand\" is SystemVerilog-2005 keyword" {  } { { "common/changed.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/changed.v" 17 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1512790134631 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dffe1.v(16) " "Verilog HDL information at dffe1.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "reg_file/dffe1.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/reg_file/dffe1.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512790134641 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "shiftadder.v(46) " "Verilog HDL Module Instantiation warning at shiftadder.v(46): ignored dangling comma in List of Port Connections" {  } { { "multdiv/shiftadder.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/shiftadder.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512790134670 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "aligner.v(52) " "Verilog HDL Module Instantiation warning at aligner.v(52): ignored dangling comma in List of Port Connections" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/aligner.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512790134689 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "shftdiv_debug.v(74) " "Verilog HDL Module Instantiation warning at shftdiv_debug.v(74): ignored dangling comma in List of Port Connections" {  } { { "multdiv/shftdiv_debug.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/shftdiv_debug.v" 74 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512790134691 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "div_counter.v(46) " "Verilog HDL warning at div_counter.v(46): extended using \"x\" or \"z\"" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_counter.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512790134692 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "div_debug.v(48) " "Verilog HDL Module Instantiation warning at div_debug.v(48): ignored dangling comma in List of Port Connections" {  } { { "multdiv/div_debug.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_debug.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512790134709 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "div_debug.v(50) " "Verilog HDL Module Instantiation warning at div_debug.v(50): ignored dangling comma in List of Port Connections" {  } { { "multdiv/div_debug.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_debug.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512790134710 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "div_debug.v(83) " "Verilog HDL Module Instantiation warning at div_debug.v(83): ignored dangling comma in List of Port Connections" {  } { { "multdiv/div_debug.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_debug.v" 83 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512790134710 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multdiv.v(46) " "Verilog HDL warning at multdiv.v(46): extended using \"x\" or \"z\"" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/multdiv.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512790134714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multdiv.v(47) " "Verilog HDL warning at multdiv.v(47): extended using \"x\" or \"z\"" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/multdiv.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512790134714 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "morse_rec.v(74) " "Verilog HDL information at morse_rec.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512790134720 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "processor.v(199) " "Verilog HDL Module Instantiation warning at processor.v(199): ignored dangling comma in List of Port Connections" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 199 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512790134723 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "processor.v(202) " "Verilog HDL Module Instantiation warning at processor.v(202): ignored dangling comma in List of Port Connections" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 202 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512790134724 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(264) " "Verilog HDL warning at processor.v(264): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 264 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512790134724 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(265) " "Verilog HDL warning at processor.v(265): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 265 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512790134724 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux reg_file/mux.v " "Entity \"mux\" obtained from \"reg_file/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "reg_file/mux.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/reg_file/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1512790134742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 43 43 " "Found 43 design units, including 43 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA8bit " "Found entity 1: CLA8bit" {  } { { "common/CLA8bit.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/CLA8bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder32 " "Found entity 2: Adder32" {  } { { "alu/Adder32.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/Adder32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "3 Subber32 " "Found entity 3: Subber32" {  } { { "alu/Subber32.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/Subber32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "4 OPdecoder " "Found entity 4: OPdecoder" {  } { { "alu/OPdecoder.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/OPdecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR32 " "Found entity 5: OR32" {  } { { "common/OR32.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/OR32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "6 AND32 " "Found entity 6: AND32" {  } { { "common/AND32.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/AND32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "7 Comparer0 " "Found entity 7: Comparer0" {  } { { "common/Comparer0.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/Comparer0.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "8 Comparer " "Found entity 8: Comparer" {  } { { "common/Comparer.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/Comparer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "9 SLL32 " "Found entity 9: SLL32" {  } { { "common/SLL32.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/SLL32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "10 SRA32 " "Found entity 10: SRA32" {  } { { "common/SRA32.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/SRA32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "11 alu " "Found entity 11: alu" {  } { { "alu/alu.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/alu.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "12 mydffe " "Found entity 12: mydffe" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/mydffe.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "13 changed " "Found entity 13: changed" {  } { { "common/changed.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/changed.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "14 reg_n " "Found entity 14: reg_n" {  } { { "paramd_reg/reg_n.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/paramd_reg/reg_n.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "15 decoder32bits " "Found entity 15: decoder32bits" {  } { { "reg_file/decoder32bits.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/reg_file/decoder32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "16 mux " "Found entity 16: mux" {  } { { "reg_file/mux.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/reg_file/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "17 reg32bits " "Found entity 17: reg32bits" {  } { { "reg_file/reg32bits.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/reg_file/reg32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "18 dffe1 " "Found entity 18: dffe1" {  } { { "reg_file/dffe1.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/reg_file/dffe1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "19 equal5bits " "Found entity 19: equal5bits" {  } { { "reg_file/equal5bits.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/reg_file/equal5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "20 isZero " "Found entity 20: isZero" {  } { { "reg_file/isZero.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/reg_file/isZero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "21 regfile " "Found entity 21: regfile" {  } { { "reg_file/regfile.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/reg_file/regfile.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "22 reg32 " "Found entity 22: reg32" {  } { { "multdiv/reg32.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/reg32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "23 decoder32 " "Found entity 23: decoder32" {  } { { "common/decoder32.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/decoder32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "24 findc " "Found entity 24: findc" {  } { { "multdiv/findc.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/findc.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "25 shiftadder " "Found entity 25: shiftadder" {  } { { "multdiv/shiftadder.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/shiftadder.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "26 counter " "Found entity 26: counter" {  } { { "multdiv/counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "27 aligner " "Found entity 27: aligner" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/aligner.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "28 shiftdiver " "Found entity 28: shiftdiver" {  } { { "multdiv/shftdiv_debug.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/shftdiv_debug.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "29 div_counter " "Found entity 29: div_counter" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "30 div " "Found entity 30: div" {  } { { "multdiv/div_debug.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_debug.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "31 multi " "Found entity 31: multi" {  } { { "multdiv/multi.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/multi.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "32 multdiv " "Found entity 32: multdiv" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/multdiv.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "33 tim_counter " "Found entity 33: tim_counter" {  } { { "timer/tim_counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/tim_counter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "34 morse_rec " "Found entity 34: morse_rec" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "35 changed_cycle " "Found entity 35: changed_cycle" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/changed_cycle.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "36 mydmem_mod " "Found entity 36: mydmem_mod" {  } { { "mydmem.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/mydmem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "37 processor " "Found entity 37: processor" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "38 pc_reg " "Found entity 38: pc_reg" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "39 op_decoder " "Found entity 39: op_decoder" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "40 fd_latch " "Found entity 40: fd_latch" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 527 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "41 dx_latch " "Found entity 41: dx_latch" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "42 xm_latch " "Found entity 42: xm_latch" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 569 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""} { "Info" "ISGN_ENTITY_NAME" "43 mw_latch " "Found entity 43: mw_latch" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 589 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file lcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.sv" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/lcd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134775 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dmem.v " "Can't analyze file -- file dmem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1512790134782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "video_sync_generator.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/video_sync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_index.v 1 1 " "Found 1 design units, including 1 entities, in source file img_index.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_index " "Found entity 1: img_index" {  } { { "img_index.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_index.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_data.v 1 1 " "Found 1 design units, including 1 entities, in source file img_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_data " "Found entity 1: img_data" {  } { { "img_data.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_data.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_to_seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file ascii_to_seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_to_seven_seg " "Found entity 1: ascii_to_seven_seg" {  } { { "ascii_to_seven_seg.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/ascii_to_seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datab.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datab.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataB " "Found entity 1: img_dataB" {  } { { "img_dataB.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataB.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexb.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexb.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexB " "Found entity 1: img_indexB" {  } { { "img_indexB.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexB.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datac.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datac.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataC " "Found entity 1: img_dataC" {  } { { "img_dataC.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataC.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexc.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexc.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexC " "Found entity 1: img_indexC" {  } { { "img_indexC.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexC.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datad.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datad.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataD " "Found entity 1: img_dataD" {  } { { "img_dataD.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexd.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexd.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexD " "Found entity 1: img_indexD" {  } { { "img_indexD.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexD.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datae.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datae.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataE " "Found entity 1: img_dataE" {  } { { "img_dataE.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataE.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexe.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexE " "Found entity 1: img_indexE" {  } { { "img_indexE.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexE.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_dataf.v 1 1 " "Found 1 design units, including 1 entities, in source file img_dataf.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataF " "Found entity 1: img_dataF" {  } { { "img_dataF.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataF.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexf.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexf.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexF " "Found entity 1: img_indexF" {  } { { "img_indexF.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexF.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datag.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datag.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataG " "Found entity 1: img_dataG" {  } { { "img_dataG.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataG.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexg.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexg.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexG " "Found entity 1: img_indexG" {  } { { "img_indexG.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexG.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datah.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datah.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataH " "Found entity 1: img_dataH" {  } { { "img_dataH.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataH.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexh.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexh.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexH " "Found entity 1: img_indexH" {  } { { "img_indexH.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexH.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datai.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datai.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataI " "Found entity 1: img_dataI" {  } { { "img_dataI.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataI.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexi.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexi.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexI " "Found entity 1: img_indexI" {  } { { "img_indexI.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexI.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_dataj.v 1 1 " "Found 1 design units, including 1 entities, in source file img_dataj.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataJ " "Found entity 1: img_dataJ" {  } { { "img_dataJ.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataJ.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexj.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexj.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexJ " "Found entity 1: img_indexJ" {  } { { "img_indexJ.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexJ.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datak.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datak.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataK " "Found entity 1: img_dataK" {  } { { "img_dataK.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataK.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexk.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexk.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexK " "Found entity 1: img_indexK" {  } { { "img_indexK.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexK.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datal.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datal.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataL " "Found entity 1: img_dataL" {  } { { "img_dataL.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexl.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexl.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexL " "Found entity 1: img_indexL" {  } { { "img_indexL.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datam.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datam.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataM " "Found entity 1: img_dataM" {  } { { "img_dataM.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexm.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexm.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexM " "Found entity 1: img_indexM" {  } { { "img_indexM.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790134999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790134999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datan.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datan.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataN " "Found entity 1: img_dataN" {  } { { "img_dataN.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexn.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexn.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexN " "Found entity 1: img_indexN" {  } { { "img_indexN.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexN.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datao.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datao.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataO " "Found entity 1: img_dataO" {  } { { "img_dataO.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexo.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexo.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexO " "Found entity 1: img_indexO" {  } { { "img_indexO.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datap.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datap.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataP " "Found entity 1: img_dataP" {  } { { "img_dataP.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexp.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexP " "Found entity 1: img_indexP" {  } { { "img_indexP.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_dataq.v 1 1 " "Found 1 design units, including 1 entities, in source file img_dataq.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataQ " "Found entity 1: img_dataQ" {  } { { "img_dataQ.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataQ.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexq.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexq.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexQ " "Found entity 1: img_indexQ" {  } { { "img_indexQ.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexQ.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datar.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datar.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataR " "Found entity 1: img_dataR" {  } { { "img_dataR.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataR.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexr.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexr.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexR " "Found entity 1: img_indexR" {  } { { "img_indexR.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexR.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datas.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datas.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataS " "Found entity 1: img_dataS" {  } { { "img_dataS.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataS.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexs.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexs.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexS " "Found entity 1: img_indexS" {  } { { "img_indexS.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexS.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datat.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datat.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataT " "Found entity 1: img_dataT" {  } { { "img_dataT.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataT.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indext.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indext.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexT " "Found entity 1: img_indexT" {  } { { "img_indexT.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexT.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datau.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datau.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataU " "Found entity 1: img_dataU" {  } { { "img_dataU.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataU.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexu.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexu.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexU " "Found entity 1: img_indexU" {  } { { "img_indexU.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexU.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datav.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datav.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataV " "Found entity 1: img_dataV" {  } { { "img_dataV.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataV.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexv.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexv.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexV " "Found entity 1: img_indexV" {  } { { "img_indexV.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexV.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_dataw.v 1 1 " "Found 1 design units, including 1 entities, in source file img_dataw.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataW " "Found entity 1: img_dataW" {  } { { "img_dataW.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataW.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexw.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexw.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexW " "Found entity 1: img_indexW" {  } { { "img_indexW.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexW.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datax.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datax.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataX " "Found entity 1: img_dataX" {  } { { "img_dataX.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexx.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexx.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexX " "Found entity 1: img_indexX" {  } { { "img_indexX.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_datay.v 1 1 " "Found 1 design units, including 1 entities, in source file img_datay.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataY " "Found entity 1: img_dataY" {  } { { "img_dataY.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataY.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexy.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexy.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexY " "Found entity 1: img_indexY" {  } { { "img_indexY.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexY.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_dataz.v 1 1 " "Found 1 design units, including 1 entities, in source file img_dataz.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_dataZ " "Found entity 1: img_dataZ" {  } { { "img_dataZ.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_dataZ.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_indexz.v 1 1 " "Found 1 design units, including 1 entities, in source file img_indexz.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_indexZ " "Found entity 1: img_indexZ" {  } { { "img_indexZ.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_indexZ.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2toascii.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2toascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2toascii " "Found entity 1: ps2toascii" {  } { { "ps2toascii.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/ps2toascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135130 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(5) " "Verilog HDL Expression warning at asciitomorse.v(5): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 5 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(6) " "Verilog HDL Expression warning at asciitomorse.v(6): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 6 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(7) " "Verilog HDL Expression warning at asciitomorse.v(7): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 7 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(8) " "Verilog HDL Expression warning at asciitomorse.v(8): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 8 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(9) " "Verilog HDL Expression warning at asciitomorse.v(9): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(10) " "Verilog HDL Expression warning at asciitomorse.v(10): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(11) " "Verilog HDL Expression warning at asciitomorse.v(11): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(12) " "Verilog HDL Expression warning at asciitomorse.v(12): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(13) " "Verilog HDL Expression warning at asciitomorse.v(13): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(14) " "Verilog HDL Expression warning at asciitomorse.v(14): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135132 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(15) " "Verilog HDL Expression warning at asciitomorse.v(15): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135133 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(16) " "Verilog HDL Expression warning at asciitomorse.v(16): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135133 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(17) " "Verilog HDL Expression warning at asciitomorse.v(17): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135133 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(18) " "Verilog HDL Expression warning at asciitomorse.v(18): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135133 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(19) " "Verilog HDL Expression warning at asciitomorse.v(19): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135133 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(20) " "Verilog HDL Expression warning at asciitomorse.v(20): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135133 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(21) " "Verilog HDL Expression warning at asciitomorse.v(21): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 21 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135134 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(22) " "Verilog HDL Expression warning at asciitomorse.v(22): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135134 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(23) " "Verilog HDL Expression warning at asciitomorse.v(23): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135134 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(24) " "Verilog HDL Expression warning at asciitomorse.v(24): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135134 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(25) " "Verilog HDL Expression warning at asciitomorse.v(25): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135134 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(26) " "Verilog HDL Expression warning at asciitomorse.v(26): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135134 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(27) " "Verilog HDL Expression warning at asciitomorse.v(27): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135134 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(28) " "Verilog HDL Expression warning at asciitomorse.v(28): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135134 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(29) " "Verilog HDL Expression warning at asciitomorse.v(29): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135135 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(30) " "Verilog HDL Expression warning at asciitomorse.v(30): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135135 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(31) " "Verilog HDL Expression warning at asciitomorse.v(31): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135135 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(32) " "Verilog HDL Expression warning at asciitomorse.v(32): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135135 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(33) " "Verilog HDL Expression warning at asciitomorse.v(33): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135135 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(34) " "Verilog HDL Expression warning at asciitomorse.v(34): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135135 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(35) " "Verilog HDL Expression warning at asciitomorse.v(35): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135135 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(36) " "Verilog HDL Expression warning at asciitomorse.v(36): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135135 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(37) " "Verilog HDL Expression warning at asciitomorse.v(37): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135135 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(38) " "Verilog HDL Expression warning at asciitomorse.v(38): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135136 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(39) " "Verilog HDL Expression warning at asciitomorse.v(39): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 39 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135136 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(40) " "Verilog HDL Expression warning at asciitomorse.v(40): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 40 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135136 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "10 asciitomorse.v(41) " "Verilog HDL Expression warning at asciitomorse.v(41): truncated literal to match 10 bits" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 41 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1512790135136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asciitomorse.v 1 1 " "Found 1 design units, including 1 entities, in source file asciitomorse.v" { { "Info" "ISGN_ENTITY_NAME" "1 asciitomorse " "Found entity 1: asciitomorse" {  } { { "asciitomorse.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/asciitomorse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton_tb " "Found entity 1: skeleton_tb" {  } { { "skeleton_tb.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inclock skeleton.v(57) " "Verilog HDL Implicit Net warning at skeleton.v(57): created implicit net for \"inclock\"" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790135140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DLY_RST skeleton.v(489) " "Verilog HDL Implicit Net warning at skeleton.v(489): created implicit net for \"DLY_RST\"" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 489 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790135140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK skeleton.v(491) " "Verilog HDL Implicit Net warning at skeleton.v(491): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 491 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790135140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_CTRL_CLK skeleton.v(491) " "Verilog HDL Implicit Net warning at skeleton.v(491): created implicit net for \"AUD_CTRL_CLK\"" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 491 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790135141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bsuc processor.v(145) " "Verilog HDL Implicit Net warning at processor.v(145): created implicit net for \"bsuc\"" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790135141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmem_address processor.v(433) " "Verilog HDL Implicit Net warning at processor.v(433): created implicit net for \"dmem_address\"" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 433 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790135141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmem_data_in processor.v(434) " "Verilog HDL Implicit Net warning at processor.v(434): created implicit net for \"dmem_data_in\"" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 434 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790135141 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512790135539 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_data_in skeleton.v(44) " "Output port \"debug_data_in\" at skeleton.v(44) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512790135563 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "debug_addr skeleton.v(45) " "Output port \"debug_addr\" at skeleton.v(45) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512790135563 "|skeleton"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC skeleton.v(30) " "Output port \"VGA_SYNC\" at skeleton.v(30) has no driver" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512790135563 "|skeleton"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:div " "Elaborating entity \"pll\" for hierarchy \"pll:div\"" {  } { { "skeleton.v" "div" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790135694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:div\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790135791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:div\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:div\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790135794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:div\|altpll:altpll_component " "Instantiated megafunction \"pll:div\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790135795 ""}  } { { "pll.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512790135795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790135900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790135900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:div\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790135901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:myprocessor " "Elaborating entity \"processor\" for hierarchy \"processor:myprocessor\"" {  } { { "skeleton.v" "myprocessor" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790135913 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bsuc processor.v(145) " "Verilog HDL or VHDL warning at processor.v(145): object \"bsuc\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135920 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmem_address processor.v(433) " "Verilog HDL or VHDL warning at processor.v(433): object \"dmem_address\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 433 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135920 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmem_data_in processor.v(434) " "Verilog HDL or VHDL warning at processor.v(434): object \"dmem_data_in\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135920 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jr_f29 processor.v(68) " "Verilog HDL or VHDL warning at processor.v(68): object \"jr_f29\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135920 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j_d processor.v(76) " "Verilog HDL or VHDL warning at processor.v(76): object \"j_d\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135920 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j_x processor.v(98) " "Verilog HDL or VHDL warning at processor.v(98): object \"j_x\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135920 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setx_x processor.v(98) " "Verilog HDL or VHDL warning at processor.v(98): object \"setx_x\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135920 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stall_for_div processor.v(115) " "Verilog HDL warning at processor.v(115): object stall_for_div used but never assigned" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 115 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"j_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bne_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"bne_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jal_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"jal_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jr_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"jr_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blt_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"blt_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bex_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"bex_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setx_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"setx_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_mem processor.v(125) " "Verilog HDL or VHDL warning at processor.v(125): object \"read_mem\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sw_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"sw_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"j_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bne_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"bne_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jr_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"jr_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blt_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"blt_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bex_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"bex_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setx_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"setx_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_dependency processor.v(152) " "Verilog HDL or VHDL warning at processor.v(152): object \"data_dependency\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "random processor.v(217) " "Verilog HDL or VHDL warning at processor.v(217): object \"random\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_reg1_x processor.v(329) " "Verilog HDL or VHDL warning at processor.v(329): object \"r_reg1_x\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_reg2_x processor.v(329) " "Verilog HDL or VHDL warning at processor.v(329): object \"r_reg2_x\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_or_addi_w processor.v(344) " "Verilog HDL or VHDL warning at processor.v(344): object \"R_or_addi_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 344 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 processor.v(273) " "Verilog HDL assignment warning at processor.v(273): truncated value with size 33 to match size of target (32)" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790135921 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 processor.v(433) " "Verilog HDL assignment warning at processor.v(433): truncated value with size 12 to match size of target (1)" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790135922 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor.v(434) " "Verilog HDL assignment warning at processor.v(434): truncated value with size 32 to match size of target (1)" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790135922 "|skeleton|processor:myprocessor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stall_for_div 0 processor.v(115) " "Net \"stall_for_div\" at processor.v(115) has no driver or initial value, using a default initial value '0'" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 115 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512790135922 "|skeleton|processor:myprocessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg processor:myprocessor\|pc_reg:cur_next_pc " "Elaborating entity \"pc_reg\" for hierarchy \"processor:myprocessor\|pc_reg:cur_next_pc\"" {  } { { "processor.v" "cur_next_pc" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790135926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n processor:myprocessor\|pc_reg:cur_next_pc\|reg_n:reg_for_pc " "Elaborating entity \"reg_n\" for hierarchy \"processor:myprocessor\|pc_reg:cur_next_pc\|reg_n:reg_for_pc\"" {  } { { "processor.v" "reg_for_pc" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790135930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydffe processor:myprocessor\|pc_reg:cur_next_pc\|reg_n:reg_for_pc\|mydffe:loop1\[0\].a_dff " "Elaborating entity \"mydffe\" for hierarchy \"processor:myprocessor\|pc_reg:cur_next_pc\|reg_n:reg_for_pc\|mydffe:loop1\[0\].a_dff\"" {  } { { "paramd_reg/reg_n.v" "loop1\[0\].a_dff" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/paramd_reg/reg_n.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790135952 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pr mydffe.v(8) " "Verilog HDL or VHDL warning at mydffe.v(8): object \"pr\" assigned a value but never read" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/mydffe.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790135953 "|skeleton|processor:myprocessor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[0].a_dff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem processor:myprocessor\|imem:myimem " "Elaborating entity \"imem\" for hierarchy \"processor:myprocessor\|imem:myimem\"" {  } { { "processor.v" "myimem" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/imem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/imem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790136097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790136097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790136097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790136097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790136097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790136097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790136097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790136097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790136097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790136097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790136097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790136097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790136097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790136097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790136097 ""}  } { { "imem.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/imem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512790136097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehc1 " "Found entity 1: altsyncram_ehc1" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/db/altsyncram_ehc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790136242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehc1 processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated " "Elaborating entity \"altsyncram_ehc1\" for hierarchy \"processor:myprocessor\|imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_rec processor:myprocessor\|morse_rec:my_morse_rec " "Elaborating entity \"morse_rec\" for hierarchy \"processor:myprocessor\|morse_rec:my_morse_rec\"" {  } { { "processor.v" "my_morse_rec" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136254 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state morse_rec.v(76) " "Verilog HDL Always Construct warning at morse_rec.v(76): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512790136265 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sig_in_d morse_rec.v(92) " "Verilog HDL Always Construct warning at morse_rec.v(92): variable \"sig_in_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512790136266 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tim_ct morse_rec.v(100) " "Verilog HDL Always Construct warning at morse_rec.v(100): variable \"tim_ct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512790136266 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sig_in_d morse_rec.v(106) " "Verilog HDL Always Construct warning at morse_rec.v(106): variable \"sig_in_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512790136267 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sig_ct morse_rec.v(115) " "Verilog HDL Always Construct warning at morse_rec.v(115): variable \"sig_ct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512790136267 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 morse_rec.v(115) " "Verilog HDL assignment warning at morse_rec.v(115): truncated value with size 32 to match size of target (3)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790136276 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tim_ct morse_rec.v(120) " "Verilog HDL Always Construct warning at morse_rec.v(120): variable \"tim_ct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512790136278 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop_time morse_rec.v(120) " "Verilog HDL Always Construct warning at morse_rec.v(120): variable \"stop_time\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512790136279 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "morse_rec.v(76) " "Verilog HDL Case Statement information at morse_rec.v(76): all case item expressions in this case statement are onehot" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 76 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1512790136289 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "man_rst morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"man_rst\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512790136290 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512790136290 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "man_WE morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"man_WE\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512790136291 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop_time morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"stop_time\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512790136291 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sig_ct morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"sig_ct\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512790136292 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_end morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"m_end\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512790136292 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valid morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"valid\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512790136292 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid morse_rec.v(74) " "Inferred latch for \"valid\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136295 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_end morse_rec.v(74) " "Inferred latch for \"m_end\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136296 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[0\] morse_rec.v(74) " "Inferred latch for \"stop_time\[0\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136296 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[1\] morse_rec.v(74) " "Inferred latch for \"stop_time\[1\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136296 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[2\] morse_rec.v(74) " "Inferred latch for \"stop_time\[2\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136296 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[3\] morse_rec.v(74) " "Inferred latch for \"stop_time\[3\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136296 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[4\] morse_rec.v(74) " "Inferred latch for \"stop_time\[4\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136296 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[5\] morse_rec.v(74) " "Inferred latch for \"stop_time\[5\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136297 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[6\] morse_rec.v(74) " "Inferred latch for \"stop_time\[6\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136297 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[7\] morse_rec.v(74) " "Inferred latch for \"stop_time\[7\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136297 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[8\] morse_rec.v(74) " "Inferred latch for \"stop_time\[8\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136297 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[9\] morse_rec.v(74) " "Inferred latch for \"stop_time\[9\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136297 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[10\] morse_rec.v(74) " "Inferred latch for \"stop_time\[10\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136297 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[11\] morse_rec.v(74) " "Inferred latch for \"stop_time\[11\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136297 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[12\] morse_rec.v(74) " "Inferred latch for \"stop_time\[12\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136298 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[13\] morse_rec.v(74) " "Inferred latch for \"stop_time\[13\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136298 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[14\] morse_rec.v(74) " "Inferred latch for \"stop_time\[14\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136298 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[15\] morse_rec.v(74) " "Inferred latch for \"stop_time\[15\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136298 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[16\] morse_rec.v(74) " "Inferred latch for \"stop_time\[16\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136298 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[17\] morse_rec.v(74) " "Inferred latch for \"stop_time\[17\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136299 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[18\] morse_rec.v(74) " "Inferred latch for \"stop_time\[18\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136299 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[19\] morse_rec.v(74) " "Inferred latch for \"stop_time\[19\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136299 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[20\] morse_rec.v(74) " "Inferred latch for \"stop_time\[20\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136299 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[21\] morse_rec.v(74) " "Inferred latch for \"stop_time\[21\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136299 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[22\] morse_rec.v(74) " "Inferred latch for \"stop_time\[22\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136300 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[23\] morse_rec.v(74) " "Inferred latch for \"stop_time\[23\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136300 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[24\] morse_rec.v(74) " "Inferred latch for \"stop_time\[24\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136300 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[25\] morse_rec.v(74) " "Inferred latch for \"stop_time\[25\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136300 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[26\] morse_rec.v(74) " "Inferred latch for \"stop_time\[26\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136300 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[27\] morse_rec.v(74) " "Inferred latch for \"stop_time\[27\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136301 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[28\] morse_rec.v(74) " "Inferred latch for \"stop_time\[28\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136301 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[29\] morse_rec.v(74) " "Inferred latch for \"stop_time\[29\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136305 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[30\] morse_rec.v(74) " "Inferred latch for \"stop_time\[30\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136305 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[31\] morse_rec.v(74) " "Inferred latch for \"stop_time\[31\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136305 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "man_WE morse_rec.v(133) " "Inferred latch for \"man_WE\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136305 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "man_rst morse_rec.v(133) " "Inferred latch for \"man_rst\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136306 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.11 morse_rec.v(133) " "Inferred latch for \"state.11\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136306 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.10 morse_rec.v(133) " "Inferred latch for \"state.10\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136306 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.01 morse_rec.v(133) " "Inferred latch for \"state.01\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136306 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00 morse_rec.v(133) " "Inferred latch for \"state.00\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136306 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ct\[0\] morse_rec.v(133) " "Inferred latch for \"sig_ct\[0\]\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136307 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ct\[1\] morse_rec.v(133) " "Inferred latch for \"sig_ct\[1\]\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136307 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ct\[2\] morse_rec.v(133) " "Inferred latch for \"sig_ct\[2\]\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136307 "|skeleton|processor:myprocessor|morse_rec:my_morse_rec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tim_counter processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc " "Elaborating entity \"tim_counter\" for hierarchy \"processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\"" {  } { { "timer/morse_rec.v" "tc" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n processor:myprocessor\|morse_rec:my_morse_rec\|reg_n:delay_sig_in " "Elaborating entity \"reg_n\" for hierarchy \"processor:myprocessor\|morse_rec:my_morse_rec\|reg_n:delay_sig_in\"" {  } { { "timer/morse_rec.v" "delay_sig_in" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changed_cycle processor:myprocessor\|changed_cycle:my_changed_cycle " "Elaborating entity \"changed_cycle\" for hierarchy \"processor:myprocessor\|changed_cycle:my_changed_cycle\"" {  } { { "processor.v" "my_changed_cycle" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136587 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp changed_cycle.v(31) " "Verilog HDL Always Construct warning at changed_cycle.v(31): variable \"temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/changed_cycle.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512790136588 "|skeleton|processor:myprocessor|changed_cycle:my_changed_cycle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state changed_cycle.v(35) " "Verilog HDL Always Construct warning at changed_cycle.v(35): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/changed_cycle.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512790136588 "|skeleton|processor:myprocessor|changed_cycle:my_changed_cycle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ischanged changed_cycle.v(29) " "Verilog HDL Always Construct warning at changed_cycle.v(29): inferring latch(es) for variable \"ischanged\", which holds its previous value in one or more paths through the always construct" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/changed_cycle.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512790136588 "|skeleton|processor:myprocessor|changed_cycle:my_changed_cycle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state changed_cycle.v(29) " "Verilog HDL Always Construct warning at changed_cycle.v(29): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/changed_cycle.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512790136589 "|skeleton|processor:myprocessor|changed_cycle:my_changed_cycle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.001 changed_cycle.v(29) " "Inferred latch for \"state.001\" at changed_cycle.v(29)" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/changed_cycle.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136589 "|skeleton|processor:myprocessor|changed_cycle:my_changed_cycle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.000 changed_cycle.v(29) " "Inferred latch for \"state.000\" at changed_cycle.v(29)" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/changed_cycle.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136589 "|skeleton|processor:myprocessor|changed_cycle:my_changed_cycle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ischanged changed_cycle.v(29) " "Inferred latch for \"ischanged\" at changed_cycle.v(29)" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/changed_cycle.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790136589 "|skeleton|processor:myprocessor|changed_cycle:my_changed_cycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_decoder processor:myprocessor\|op_decoder:op_decoder_f_stage " "Elaborating entity \"op_decoder\" for hierarchy \"processor:myprocessor\|op_decoder:op_decoder_f_stage\"" {  } { { "processor.v" "op_decoder_f_stage" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136605 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "decoded_instruction\[20..12\] processor.v(487) " "Output port \"decoded_instruction\[20..12\]\" at processor.v(487) has no driver" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 487 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512790136607 "|skeleton|processor:myprocessor|op_decoder:op_decoder_f_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32 processor:myprocessor\|Adder32:add_currentPC_and_1 " "Elaborating entity \"Adder32\" for hierarchy \"processor:myprocessor\|Adder32:add_currentPC_and_1\"" {  } { { "processor.v" "add_currentPC_and_1" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA8bit processor:myprocessor\|Adder32:add_currentPC_and_1\|CLA8bit:cla0 " "Elaborating entity \"CLA8bit\" for hierarchy \"processor:myprocessor\|Adder32:add_currentPC_and_1\|CLA8bit:cla0\"" {  } { { "alu/Adder32.v" "cla0" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/Adder32.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N CLA8bit.v(15) " "Verilog HDL or VHDL warning at CLA8bit.v(15): object \"N\" assigned a value but never read" {  } { { "common/CLA8bit.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/CLA8bit.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790136644 "|skeleton|processor:myprocessor|Adder32:add_currentPC_and_1|CLA8bit:cla0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fd_latch processor:myprocessor\|fd_latch:fd_latch0 " "Elaborating entity \"fd_latch\" for hierarchy \"processor:myprocessor\|fd_latch:fd_latch0\"" {  } { { "processor.v" "fd_latch0" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile processor:myprocessor\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"processor:myprocessor\|regfile:rf\"" {  } { { "processor.v" "rf" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder32bits processor:myprocessor\|regfile:rf\|decoder32bits:decodeW " "Elaborating entity \"decoder32bits\" for hierarchy \"processor:myprocessor\|regfile:rf\|decoder32bits:decodeW\"" {  } { { "reg_file/regfile.v" "decodeW" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/reg_file/regfile.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bits processor:myprocessor\|regfile:rf\|reg32bits:loop1\[0\].my_reg " "Elaborating entity \"reg32bits\" for hierarchy \"processor:myprocessor\|regfile:rf\|reg32bits:loop1\[0\].my_reg\"" {  } { { "reg_file/regfile.v" "loop1\[0\].my_reg" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/reg_file/regfile.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe1 processor:myprocessor\|regfile:rf\|reg32bits:loop1\[0\].my_reg\|dffe1:loop1\[0\].my_dffe " "Elaborating entity \"dffe1\" for hierarchy \"processor:myprocessor\|regfile:rf\|reg32bits:loop1\[0\].my_reg\|dffe1:loop1\[0\].my_dffe\"" {  } { { "reg_file/reg32bits.v" "loop1\[0\].my_dffe" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/reg_file/reg32bits.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790136853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isZero processor:myprocessor\|regfile:rf\|isZero:checkrstatus0 " "Elaborating entity \"isZero\" for hierarchy \"processor:myprocessor\|regfile:rf\|isZero:checkrstatus0\"" {  } { { "reg_file/regfile.v" "checkrstatus0" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/reg_file/regfile.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790137677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal5bits processor:myprocessor\|regfile:rf\|equal5bits:checkr30 " "Elaborating entity \"equal5bits\" for hierarchy \"processor:myprocessor\|regfile:rf\|equal5bits:checkr30\"" {  } { { "reg_file/regfile.v" "checkr30" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/reg_file/regfile.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790137700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux processor:myprocessor\|regfile:rf\|mux:my_mux1 " "Elaborating entity \"mux\" for hierarchy \"processor:myprocessor\|regfile:rf\|mux:my_mux1\"" {  } { { "reg_file/regfile.v" "my_mux1" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/reg_file/regfile.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790137743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dx_latch processor:myprocessor\|dx_latch:dx_latch0 " "Elaborating entity \"dx_latch\" for hierarchy \"processor:myprocessor\|dx_latch:dx_latch0\"" {  } { { "processor.v" "dx_latch0" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790137832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n processor:myprocessor\|dx_latch:dx_latch0\|reg_n:rd_dx " "Elaborating entity \"reg_n\" for hierarchy \"processor:myprocessor\|dx_latch:dx_latch0\|reg_n:rd_dx\"" {  } { { "processor.v" "rd_dx" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790137932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n processor:myprocessor\|dx_latch:dx_latch0\|reg_n:decoded_instr_dx " "Elaborating entity \"reg_n\" for hierarchy \"processor:myprocessor\|dx_latch:dx_latch0\|reg_n:decoded_instr_dx\"" {  } { { "processor.v" "decoded_instr_dx" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790137961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n processor:myprocessor\|dx_latch:dx_latch0\|reg_n:T_dx " "Elaborating entity \"reg_n\" for hierarchy \"processor:myprocessor\|dx_latch:dx_latch0\|reg_n:T_dx\"" {  } { { "processor.v" "T_dx" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:myprocessor\|alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"processor:myprocessor\|alu:alu_1\"" {  } { { "processor.v" "alu_1" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparer processor:myprocessor\|alu:alu_1\|Comparer:comp " "Elaborating entity \"Comparer\" for hierarchy \"processor:myprocessor\|alu:alu_1\|Comparer:comp\"" {  } { { "alu/alu.v" "comp" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subber32 processor:myprocessor\|alu:alu_1\|Comparer:comp\|Subber32:sub11 " "Elaborating entity \"Subber32\" for hierarchy \"processor:myprocessor\|alu:alu_1\|Comparer:comp\|Subber32:sub11\"" {  } { { "common/Comparer.v" "sub11" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/Comparer.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138507 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_invert Subber32.v(10) " "Verilog HDL or VHDL warning at Subber32.v(10): object \"b_invert\" assigned a value but never read" {  } { { "alu/Subber32.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/Subber32.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790138509 "|skeleton|processor:myprocessor|alu:alu_1|Comparer:comp|Subber32:sub11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparer0 processor:myprocessor\|alu:alu_1\|Comparer:comp\|Comparer0:c1 " "Elaborating entity \"Comparer0\" for hierarchy \"processor:myprocessor\|alu:alu_1\|Comparer:comp\|Comparer0:c1\"" {  } { { "common/Comparer.v" "c1" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/Comparer.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPdecoder processor:myprocessor\|alu:alu_1\|OPdecoder:decoder " "Elaborating entity \"OPdecoder\" for hierarchy \"processor:myprocessor\|alu:alu_1\|OPdecoder:decoder\"" {  } { { "alu/alu.v" "decoder" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR32 processor:myprocessor\|alu:alu_1\|OR32:orer " "Elaborating entity \"OR32\" for hierarchy \"processor:myprocessor\|alu:alu_1\|OR32:orer\"" {  } { { "alu/alu.v" "orer" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/alu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND32 processor:myprocessor\|alu:alu_1\|AND32:ander " "Elaborating entity \"AND32\" for hierarchy \"processor:myprocessor\|alu:alu_1\|AND32:ander\"" {  } { { "alu/alu.v" "ander" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/alu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL32 processor:myprocessor\|alu:alu_1\|SLL32:sller " "Elaborating entity \"SLL32\" for hierarchy \"processor:myprocessor\|alu:alu_1\|SLL32:sller\"" {  } { { "alu/alu.v" "sller" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/alu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA32 processor:myprocessor\|alu:alu_1\|SRA32:sraer " "Elaborating entity \"SRA32\" for hierarchy \"processor:myprocessor\|alu:alu_1\|SRA32:sraer\"" {  } { { "alu/alu.v" "sraer" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/alu/alu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changed processor:myprocessor\|changed:ch " "Elaborating entity \"changed\" for hierarchy \"processor:myprocessor\|changed:ch\"" {  } { { "processor.v" "ch" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv processor:myprocessor\|multdiv:multdiv_ut " "Elaborating entity \"multdiv\" for hierarchy \"processor:myprocessor\|multdiv:multdiv_ut\"" {  } { { "processor.v" "multdiv_ut" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138726 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multi_ovf_tmp multdiv.v(31) " "Verilog HDL or VHDL warning at multdiv.v(31): object \"multi_ovf_tmp\" assigned a value but never read" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/multdiv.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790138727 "|skeleton|processor:myprocessor|multdiv:multdiv_ut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi processor:myprocessor\|multdiv:multdiv_ut\|multi:mt " "Elaborating entity \"multi\" for hierarchy \"processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\"" {  } { { "multdiv/multdiv.v" "mt" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/multdiv.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138757 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAX_POS multi.v(38) " "Verilog HDL or VHDL warning at multi.v(38): object \"MAX_POS\" assigned a value but never read" {  } { { "multdiv/multi.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/multi.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790138759 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MIN_NEG multi.v(38) " "Verilog HDL or VHDL warning at multi.v(38): object \"MIN_NEG\" assigned a value but never read" {  } { { "multdiv/multi.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/multi.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790138759 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "manual_clk multi.v(87) " "Verilog HDL or VHDL warning at multi.v(87): object \"manual_clk\" assigned a value but never read" {  } { { "multdiv/multi.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/multi.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790138760 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "manual_nclr multi.v(87) " "Verilog HDL or VHDL warning at multi.v(87): object \"manual_nclr\" assigned a value but never read" {  } { { "multdiv/multi.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/multi.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790138760 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|div:div_debug " "Elaborating entity \"div\" for hierarchy \"processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|div:div_debug\"" {  } { { "multdiv/multi.v" "div_debug" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/multi.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|div:div_debug\|reg32:A_copy_ex " "Elaborating entity \"reg32\" for hierarchy \"processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|div:div_debug\|reg32:A_copy_ex\"" {  } { { "multdiv/div_debug.v" "A_copy_ex" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_debug.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aligner processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|div:div_debug\|aligner:al " "Elaborating entity \"aligner\" for hierarchy \"processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|div:div_debug\|aligner:al\"" {  } { { "multdiv/div_debug.v" "al" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_debug.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790138995 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 aligner.v(30) " "Verilog HDL assignment warning at aligner.v(30): truncated value with size 32 to match size of target (5)" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/aligner.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790139003 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 aligner.v(42) " "Verilog HDL assignment warning at aligner.v(42): truncated value with size 32 to match size of target (5)" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/aligner.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790139007 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer\[159..155\] 0 aligner.v(20) " "Net \"buffer\[159..155\]\" at aligner.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/aligner.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512790139017 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer1\[159..155\] 0 aligner.v(34) " "Net \"buffer1\[159..155\]\" at aligner.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/aligner.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512790139017 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_counter processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|div:div_debug\|div_counter:c8 " "Elaborating entity \"div_counter\" for hierarchy \"processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|div:div_debug\|div_counter:c8\"" {  } { { "multdiv/div_debug.v" "c8" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_debug.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790139042 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x div_counter.v(32) " "Verilog HDL or VHDL warning at div_counter.v(32): object \"x\" assigned a value but never read" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_counter.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790139043 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "set_high div_counter.v(33) " "Verilog HDL or VHDL warning at div_counter.v(33): object \"set_high\" assigned a value but never read" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_counter.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512790139044 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 div_counter.v(58) " "Verilog HDL assignment warning at div_counter.v(58): truncated value with size 32 to match size of target (5)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_counter.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790139045 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next div_counter.v(44) " "Verilog HDL Always Construct warning at div_counter.v(44): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_counter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512790139045 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_end div_counter.v(44) " "Verilog HDL Always Construct warning at div_counter.v(44): inferring latch(es) for variable \"c_end\", which holds its previous value in one or more paths through the always construct" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_counter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512790139045 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_end div_counter.v(44) " "Inferred latch for \"c_end\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790139046 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[0\] div_counter.v(44) " "Inferred latch for \"next\[0\]\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790139046 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[1\] div_counter.v(44) " "Inferred latch for \"next\[1\]\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790139046 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[2\] div_counter.v(44) " "Inferred latch for \"next\[2\]\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790139046 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[3\] div_counter.v(44) " "Inferred latch for \"next\[3\]\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790139046 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[4\] div_counter.v(44) " "Inferred latch for \"next\[4\]\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790139047 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftdiver processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|div:div_debug\|shiftdiver:sd " "Elaborating entity \"shiftdiver\" for hierarchy \"processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|div:div_debug\|shiftdiver:sd\"" {  } { { "multdiv/div_debug.v" "sd" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/div_debug.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790139075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder32 processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|div:div_debug\|shiftdiver:sd\|decoder32:decode " "Elaborating entity \"decoder32\" for hierarchy \"processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|div:div_debug\|shiftdiver:sd\|decoder32:decode\"" {  } { { "multdiv/shftdiv_debug.v" "decode" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/shftdiv_debug.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790139513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftadder processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|shiftadder:sa " "Elaborating entity \"shiftadder\" for hierarchy \"processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|shiftadder:sa\"" {  } { { "multdiv/multi.v" "sa" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/multi.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790139632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "findc processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|shiftadder:sa\|findc:fc " "Elaborating entity \"findc\" for hierarchy \"processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|shiftadder:sa\|findc:fc\"" {  } { { "multdiv/shiftadder.v" "fc" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/shiftadder.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790139671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|counter:c " "Elaborating entity \"counter\" for hierarchy \"processor:myprocessor\|multdiv:multdiv_ut\|multi:mt\|counter:c\"" {  } { { "multdiv/multi.v" "c" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/multi.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790139760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(68) " "Verilog HDL assignment warning at counter.v(68): truncated value with size 32 to match size of target (5)" {  } { { "multdiv/counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/counter.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790139763 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|counter:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_end counter.v(28) " "Verilog HDL Always Construct warning at counter.v(28): inferring latch(es) for variable \"c_end\", which holds its previous value in one or more paths through the always construct" {  } { { "multdiv/counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/counter.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512790139763 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_end counter.v(28) " "Inferred latch for \"c_end\" at counter.v(28)" {  } { { "multdiv/counter.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/multdiv/counter.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790139763 "|skeleton|processor:myprocessor|multdiv:multdiv_ut|multi:mt|counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xm_latch processor:myprocessor\|xm_latch:xm_latch0 " "Elaborating entity \"xm_latch\" for hierarchy \"processor:myprocessor\|xm_latch:xm_latch0\"" {  } { { "processor.v" "xm_latch0" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydmem_mod processor:myprocessor\|mydmem_mod:mydmem1 " "Elaborating entity \"mydmem_mod\" for hierarchy \"processor:myprocessor\|mydmem_mod:mydmem1\"" {  } { { "processor.v" "mydmem1" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140628 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "value mydmem.v(15) " "Verilog HDL warning at mydmem.v(15): the port and data declarations for array port \"value\" do not specify the same range for each dimension" {  } { { "mydmem.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/mydmem.v" 15 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1512790140628 "|skeleton|processor:myprocessor|mydmem_mod:mydmem1"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "value mydmem.v(19) " "HDL warning at mydmem.v(19): see declaration for object \"value\"" {  } { { "mydmem.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/mydmem.v" 19 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140628 "|skeleton|processor:myprocessor|mydmem_mod:mydmem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mw_latch processor:myprocessor\|mw_latch:mw_latch0 " "Elaborating entity \"mw_latch\" for hierarchy \"processor:myprocessor\|mw_latch:mw_latch0\"" {  } { { "processor.v" "mw_latch0" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Interface PS2_Interface:myps2 " "Elaborating entity \"PS2_Interface\" for hierarchy \"PS2_Interface:myps2\"" {  } { { "skeleton.v" "myps2" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Interface:myps2\|PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\"" {  } { { "PS2_Interface.v" "PS2" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/PS2_Interface.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/PS2_Controller.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Interface:myps2\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/PS2_Controller.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:hex1 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:hex1\"" {  } { { "skeleton.v" "hex1" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii_to_seven_seg ascii_to_seven_seg:my_sevenseg " "Elaborating entity \"ascii_to_seven_seg\" for hierarchy \"ascii_to_seven_seg:my_sevenseg\"" {  } { { "skeleton.v" "my_sevenseg" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:mylcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:mylcd\"" {  } { { "skeleton.v" "mylcd" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:r0\"" {  } { { "skeleton.v" "r0" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "Reset_Delay.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140778 "|skeleton|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"VGA_Audio_PLL:p1\"" {  } { { "skeleton.v" "p1" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 500 " "Parameter \"clk1_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 181 " "Parameter \"clk1_multiply_by\" = \"181\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140800 ""}  } { { "VGA_Audio_PLL.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/VGA_Audio_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512790140800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_ins " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_ins\"" {  } { { "skeleton.v" "vga_ins" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(75) " "Verilog HDL assignment warning at vga_controller.v(75): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140815 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(85) " "Verilog HDL assignment warning at vga_controller.v(85): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140815 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(95) " "Verilog HDL assignment warning at vga_controller.v(95): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140815 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(105) " "Verilog HDL assignment warning at vga_controller.v(105): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140815 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(115) " "Verilog HDL assignment warning at vga_controller.v(115): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140815 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(125) " "Verilog HDL assignment warning at vga_controller.v(125): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140815 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(135) " "Verilog HDL assignment warning at vga_controller.v(135): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140815 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(145) " "Verilog HDL assignment warning at vga_controller.v(145): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140815 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(155) " "Verilog HDL assignment warning at vga_controller.v(155): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140815 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(165) " "Verilog HDL assignment warning at vga_controller.v(165): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140815 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(175) " "Verilog HDL assignment warning at vga_controller.v(175): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140815 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(185) " "Verilog HDL assignment warning at vga_controller.v(185): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140815 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(195) " "Verilog HDL assignment warning at vga_controller.v(195): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140815 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(205) " "Verilog HDL assignment warning at vga_controller.v(205): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140815 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(215) " "Verilog HDL assignment warning at vga_controller.v(215): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140816 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(225) " "Verilog HDL assignment warning at vga_controller.v(225): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140816 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(235) " "Verilog HDL assignment warning at vga_controller.v(235): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140816 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(245) " "Verilog HDL assignment warning at vga_controller.v(245): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140816 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(255) " "Verilog HDL assignment warning at vga_controller.v(255): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140816 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(265) " "Verilog HDL assignment warning at vga_controller.v(265): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140816 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(275) " "Verilog HDL assignment warning at vga_controller.v(275): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140816 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(285) " "Verilog HDL assignment warning at vga_controller.v(285): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140816 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(295) " "Verilog HDL assignment warning at vga_controller.v(295): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140816 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(305) " "Verilog HDL assignment warning at vga_controller.v(305): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140816 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(315) " "Verilog HDL assignment warning at vga_controller.v(315): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140816 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 vga_controller.v(325) " "Verilog HDL assignment warning at vga_controller.v(325): truncated value with size 32 to match size of target (19)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140816 "|skeleton|vga_controller:vga_ins"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADDR vga_controller.v(331) " "Verilog HDL Always Construct warning at vga_controller.v(331): inferring latch(es) for variable \"ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512790140816 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[0\] vga_controller.v(331) " "Inferred latch for \"ADDR\[0\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140816 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[1\] vga_controller.v(331) " "Inferred latch for \"ADDR\[1\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[2\] vga_controller.v(331) " "Inferred latch for \"ADDR\[2\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[3\] vga_controller.v(331) " "Inferred latch for \"ADDR\[3\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[4\] vga_controller.v(331) " "Inferred latch for \"ADDR\[4\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[5\] vga_controller.v(331) " "Inferred latch for \"ADDR\[5\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[6\] vga_controller.v(331) " "Inferred latch for \"ADDR\[6\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[7\] vga_controller.v(331) " "Inferred latch for \"ADDR\[7\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[8\] vga_controller.v(331) " "Inferred latch for \"ADDR\[8\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[9\] vga_controller.v(331) " "Inferred latch for \"ADDR\[9\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[10\] vga_controller.v(331) " "Inferred latch for \"ADDR\[10\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[11\] vga_controller.v(331) " "Inferred latch for \"ADDR\[11\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[12\] vga_controller.v(331) " "Inferred latch for \"ADDR\[12\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[13\] vga_controller.v(331) " "Inferred latch for \"ADDR\[13\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[14\] vga_controller.v(331) " "Inferred latch for \"ADDR\[14\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[15\] vga_controller.v(331) " "Inferred latch for \"ADDR\[15\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[16\] vga_controller.v(331) " "Inferred latch for \"ADDR\[16\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[17\] vga_controller.v(331) " "Inferred latch for \"ADDR\[17\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR\[18\] vga_controller.v(331) " "Inferred latch for \"ADDR\[18\]\" at vga_controller.v(331)" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790140817 "|skeleton|vga_controller:vga_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_controller:vga_ins\|video_sync_generator:LTM_ins " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_controller:vga_ins\|video_sync_generator:LTM_ins\"" {  } { { "vga_controller.v" "LTM_ins" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.v(77) " "Verilog HDL assignment warning at video_sync_generator.v(77): truncated value with size 32 to match size of target (10)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/video_sync_generator.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140819 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.v(80) " "Verilog HDL assignment warning at video_sync_generator.v(80): truncated value with size 32 to match size of target (11)" {  } { { "video_sync_generator.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/video_sync_generator.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512790140819 "|skeleton|vga_controller:vga_ins|video_sync_generator:LTM_ins"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_data vga_controller:vga_ins\|img_data:img_data_inst " "Elaborating entity \"img_data\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\"" {  } { { "vga_controller.v" "img_data_inst" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "altsyncram_component" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_data.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\"" {  } { { "img_data.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_data.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790140834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file image_letters.mif " "Parameter \"init_file\" = \"image_letters.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790140834 ""}  } { { "img_data.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_data.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512790140834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_onc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_onc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_onc1 " "Found entity 1: altsyncram_onc1" {  } { { "db/altsyncram_onc1.tdf" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/db/altsyncram_onc1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790141010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790141010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_onc1 vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_onc1:auto_generated " "Elaborating entity \"altsyncram_onc1\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_onc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790141011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aaa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aaa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aaa " "Found entity 1: decode_aaa" {  } { { "db/decode_aaa.tdf" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/db/decode_aaa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790141189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790141189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aaa vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_onc1:auto_generated\|decode_aaa:rden_decode " "Elaborating entity \"decode_aaa\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_onc1:auto_generated\|decode_aaa:rden_decode\"" {  } { { "db/altsyncram_onc1.tdf" "rden_decode" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/db/altsyncram_onc1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790141190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1pb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1pb " "Found entity 1: mux_1pb" {  } { { "db/mux_1pb.tdf" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/db/mux_1pb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790141334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790141334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1pb vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_onc1:auto_generated\|mux_1pb:mux2 " "Elaborating entity \"mux_1pb\" for hierarchy \"vga_controller:vga_ins\|img_data:img_data_inst\|altsyncram:altsyncram_component\|altsyncram_onc1:auto_generated\|mux_1pb:mux2\"" {  } { { "db/altsyncram_onc1.tdf" "mux2" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/db/altsyncram_onc1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790141336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_index vga_controller:vga_ins\|img_index:img_index_inst " "Elaborating entity \"img_index\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\"" {  } { { "vga_controller.v" "img_index_inst" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790141422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "altsyncram_component" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_index.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790141442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\"" {  } { { "img_index.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_index.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790141443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790141443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790141443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790141443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file color_letters.mif " "Parameter \"init_file\" = \"color_letters.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790141443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790141443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790141443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790141443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790141443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790141443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790141443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790141443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790141443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790141443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790141443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512790141443 ""}  } { { "img_index.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/img_index.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512790141443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bkc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bkc1 " "Found entity 1: altsyncram_bkc1" {  } { { "db/altsyncram_bkc1.tdf" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/db/altsyncram_bkc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512790141600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790141600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bkc1 vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_bkc1:auto_generated " "Elaborating entity \"altsyncram_bkc1\" for hierarchy \"vga_controller:vga_ins\|img_index:img_index_inst\|altsyncram:altsyncram_component\|altsyncram_bkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790141607 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:div\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/db/pll_altpll.v" 78 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/pll.v" 90 0 0 } } { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 57 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512790145319 "|skeleton|pll:div|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1512790145319 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1512790145319 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "32 " "Ignored 32 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "32 " "Ignored 32 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1512790147221 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1512790147221 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|r_reg2\[2\] " "Converted tri-state buffer \"processor:myprocessor\|r_reg2\[2\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|r_reg2\[1\] " "Converted tri-state buffer \"processor:myprocessor\|r_reg2\[1\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|r_reg2\[0\] " "Converted tri-state buffer \"processor:myprocessor\|r_reg2\[0\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[31\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[31\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[30\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[30\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[29\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[29\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[28\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[28\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[27\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[27\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[26\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[26\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[25\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[25\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[24\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[24\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[23\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[23\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[22\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[22\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[21\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[21\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[20\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[20\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[19\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[19\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[18\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[18\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[17\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[17\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[16\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[16\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[15\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[15\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[14\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[14\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[13\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[13\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[12\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[12\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[11\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[11\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[10\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[10\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[9\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[9\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[8\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[8\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[7\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[7\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[6\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[6\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[5\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[5\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[4\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[4\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[3\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[3\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[2\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[2\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[1\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[1\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rt_val_d\[0\] " "Converted tri-state buffer \"processor:myprocessor\|rt_val_d\[0\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[31\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[31\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[30\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[30\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[29\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[29\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[28\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[28\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[27\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[27\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[26\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[26\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[25\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[25\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[24\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[24\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[23\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[23\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[22\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[22\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[21\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[21\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[20\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[20\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[19\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[19\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[18\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[18\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[17\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[17\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[16\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[16\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[15\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[15\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[14\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[14\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[13\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[13\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[12\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[12\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[11\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[11\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[10\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[10\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[9\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[9\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[8\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[8\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[7\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[7\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[6\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[6\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[5\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[5\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[4\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[4\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[3\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[3\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[2\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[2\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[1\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[1\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|rd_val_d\[0\] " "Converted tri-state buffer \"processor:myprocessor\|rd_val_d\[0\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 87 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|r_reg2\[3\] " "Converted tri-state buffer \"processor:myprocessor\|r_reg2\[3\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:myprocessor\|r_reg2\[4\] " "Converted tri-state buffer \"processor:myprocessor\|r_reg2\[4\]\" feeding internal logic into a wire" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 86 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[31\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[31\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[30\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[29\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[28\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[27\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[26\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[25\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[24\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[23\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[22\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[21\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[20\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[19\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[18\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[17\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[16\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[15\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[14\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[13\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[12\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[11\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[10\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[9\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[8\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[7\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[6\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[5\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[4\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[3\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[2\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[1\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[0\]\" " "Converted tri-state node \"processor:myprocessor\|multdiv:multdiv_ut\|data_result\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|r31\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|r31\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[30\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[30\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[29\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[29\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[28\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[28\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[27\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[27\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[26\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[26\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[25\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[25\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[24\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[24\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[23\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[23\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[22\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[22\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[21\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[21\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[20\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[20\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[19\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[19\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[18\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[18\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[17\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[17\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[16\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[16\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[15\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[15\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[14\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[14\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[13\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[13\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[12\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[12\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[11\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[11\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[10\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[10\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[9\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[9\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[8\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[8\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[7\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[7\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[6\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[6\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[5\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[5\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[4\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[4\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[3\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[3\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[2\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[2\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[1\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[1\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"processor:myprocessor\|alu:alu_1\|data_result\[0\]\" " "Converted tri-state node \"processor:myprocessor\|alu:alu_1\|data_result\[0\]\" into a selector" {  } { { "processor.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/processor.v" 108 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1512790147243 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1512790147243 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[1\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[1\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[0\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[0\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[3\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[3\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[4\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[4\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[5\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[5\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148252 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[6\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[6\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[7\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[7\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[8\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[8\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[9\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[9\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[10\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[10\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[11\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[11\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[12\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[12\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148253 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[13\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[13\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148254 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[14\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[14\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148254 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[15\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[15\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148254 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[16\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[16\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148254 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[17\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[17\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148254 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[18\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[18\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148254 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[2\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[2\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148254 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[1\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[1\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[0\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[0\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[3\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[3\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[4\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[4\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[5\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[5\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[6\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[6\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[7\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[7\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[8\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[8\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[9\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[9\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[10\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[10\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[11\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[11\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148647 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[12\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[12\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[13\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[13\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[14\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[14\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[15\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[15\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[16\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[16\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[17\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[17\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[18\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[18\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148648 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "vga_controller:vga_ins\|ADDR\[2\] " "LATCH primitive \"vga_controller:vga_ins\|ADDR\[2\]\" is permanently enabled" {  } { { "vga_controller.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/vga_controller.v" 331 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512790148648 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512790156596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:myprocessor\|morse_rec:my_morse_rec\|man_WE " "Latch processor:myprocessor\|morse_rec:my_morse_rec\|man_WE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:myprocessor\|morse_rec:my_morse_rec\|state.10_585 " "Ports D and ENA on the latch are fed by the same signal processor:myprocessor\|morse_rec:my_morse_rec\|state.10_585" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512790156809 ""}  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512790156809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:myprocessor\|morse_rec:my_morse_rec\|man_rst " "Latch processor:myprocessor\|morse_rec:my_morse_rec\|man_rst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:myprocessor\|morse_rec:my_morse_rec\|state.01_596 " "Ports D and ENA on the latch are fed by the same signal processor:myprocessor\|morse_rec:my_morse_rec\|state.01_596" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512790156809 ""}  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512790156809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:myprocessor\|morse_rec:my_morse_rec\|state.10_585 " "Latch processor:myprocessor\|morse_rec:my_morse_rec\|state.10_585 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:myprocessor\|morse_rec:my_morse_rec\|state.01_596 " "Ports D and ENA on the latch are fed by the same signal processor:myprocessor\|morse_rec:my_morse_rec\|state.01_596" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512790156809 ""}  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512790156809 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:myprocessor\|morse_rec:my_morse_rec\|state.01_596 " "Latch processor:myprocessor\|morse_rec:my_morse_rec\|state.01_596 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:myprocessor\|morse_rec:my_morse_rec\|state.00_607 " "Ports D and ENA on the latch are fed by the same signal processor:myprocessor\|morse_rec:my_morse_rec\|state.00_607" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512790156809 ""}  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512790156809 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "lcd.sv" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/lcd.sv" 48 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1512790156865 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1512790156865 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[0\] GND " "Pin \"debug_data_in\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[1\] GND " "Pin \"debug_data_in\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[2\] GND " "Pin \"debug_data_in\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[3\] GND " "Pin \"debug_data_in\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[4\] GND " "Pin \"debug_data_in\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[5\] GND " "Pin \"debug_data_in\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[6\] GND " "Pin \"debug_data_in\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[7\] GND " "Pin \"debug_data_in\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[8\] GND " "Pin \"debug_data_in\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[9\] GND " "Pin \"debug_data_in\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[10\] GND " "Pin \"debug_data_in\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[11\] GND " "Pin \"debug_data_in\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[12\] GND " "Pin \"debug_data_in\[12\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[13\] GND " "Pin \"debug_data_in\[13\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[14\] GND " "Pin \"debug_data_in\[14\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[15\] GND " "Pin \"debug_data_in\[15\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[16\] GND " "Pin \"debug_data_in\[16\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[17\] GND " "Pin \"debug_data_in\[17\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[18\] GND " "Pin \"debug_data_in\[18\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[19\] GND " "Pin \"debug_data_in\[19\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[20\] GND " "Pin \"debug_data_in\[20\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[21\] GND " "Pin \"debug_data_in\[21\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[22\] GND " "Pin \"debug_data_in\[22\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[23\] GND " "Pin \"debug_data_in\[23\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[24\] GND " "Pin \"debug_data_in\[24\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[25\] GND " "Pin \"debug_data_in\[25\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[26\] GND " "Pin \"debug_data_in\[26\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[27\] GND " "Pin \"debug_data_in\[27\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[28\] GND " "Pin \"debug_data_in\[28\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[29\] GND " "Pin \"debug_data_in\[29\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[30\] GND " "Pin \"debug_data_in\[30\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_data_in\[31\] GND " "Pin \"debug_data_in\[31\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_data_in[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[0\] GND " "Pin \"debug_addr\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_addr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[1\] GND " "Pin \"debug_addr\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[2\] GND " "Pin \"debug_addr\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[3\] GND " "Pin \"debug_addr\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[4\] GND " "Pin \"debug_addr\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[5\] GND " "Pin \"debug_addr\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[6\] GND " "Pin \"debug_addr\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[7\] GND " "Pin \"debug_addr\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[8\] GND " "Pin \"debug_addr\[8\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[9\] GND " "Pin \"debug_addr\[9\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[10\] GND " "Pin \"debug_addr\[10\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_addr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_addr\[11\] GND " "Pin \"debug_addr\[11\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|debug_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] VCC " "Pin \"leds\[0\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] VCC " "Pin \"leds\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] VCC " "Pin \"leds\[3\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] VCC " "Pin \"leds\[5\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon VCC " "Pin \"lcd_blon\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|lcd_blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[0\] GND " "Pin \"seg1\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[1\] VCC " "Pin \"seg1\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[2\] GND " "Pin \"seg1\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[3\] GND " "Pin \"seg1\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[4\] GND " "Pin \"seg1\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[5\] GND " "Pin \"seg1\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[6\] GND " "Pin \"seg1\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[0\] GND " "Pin \"seg2\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[1\] GND " "Pin \"seg2\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[2\] GND " "Pin \"seg2\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[3\] GND " "Pin \"seg2\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[4\] GND " "Pin \"seg2\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[5\] GND " "Pin \"seg2\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg2\[6\] GND " "Pin \"seg2\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[0\] VCC " "Pin \"seg3\[0\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[1\] VCC " "Pin \"seg3\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[2\] VCC " "Pin \"seg3\[2\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[3\] VCC " "Pin \"seg3\[3\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[4\] VCC " "Pin \"seg3\[4\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[5\] VCC " "Pin \"seg3\[5\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg3\[6\] VCC " "Pin \"seg3\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[0\] VCC " "Pin \"seg4\[0\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[1\] VCC " "Pin \"seg4\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[2\] VCC " "Pin \"seg4\[2\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[3\] VCC " "Pin \"seg4\[3\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[4\] VCC " "Pin \"seg4\[4\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[5\] VCC " "Pin \"seg4\[5\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg4\[6\] VCC " "Pin \"seg4\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[0\] VCC " "Pin \"seg5\[0\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[1\] VCC " "Pin \"seg5\[1\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[2\] VCC " "Pin \"seg5\[2\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[3\] VCC " "Pin \"seg5\[3\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[4\] VCC " "Pin \"seg5\[4\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[5\] VCC " "Pin \"seg5\[5\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg5\[6\] GND " "Pin \"seg5\[6\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[0\] GND " "Pin \"seg6\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[1\] GND " "Pin \"seg6\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[2\] GND " "Pin \"seg6\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[3\] GND " "Pin \"seg6\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[4\] GND " "Pin \"seg6\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[5\] GND " "Pin \"seg6\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg6\[6\] VCC " "Pin \"seg6\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[0\] GND " "Pin \"seg7\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[1\] GND " "Pin \"seg7\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[2\] GND " "Pin \"seg7\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[3\] GND " "Pin \"seg7\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[4\] GND " "Pin \"seg7\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[5\] GND " "Pin \"seg7\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[6\] VCC " "Pin \"seg7\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[0\] GND " "Pin \"seg8\[0\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[1\] GND " "Pin \"seg8\[1\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[2\] GND " "Pin \"seg8\[2\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[3\] GND " "Pin \"seg8\[3\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[4\] GND " "Pin \"seg8\[4\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg8[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[5\] GND " "Pin \"seg8\[5\]\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg8[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg8\[6\] VCC " "Pin \"seg8\[6\]\" is stuck at VCC" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|seg8[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512790162903 "|skeleton|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512790162903 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512790163405 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "565 " "565 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512790173095 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/output_files/skeleton.map.smsg " "Generated suppressed messages file C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/output_files/skeleton.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790174516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512790176607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512790176607 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll compensate_clock clock0 CLK\[0\] " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 492 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1512790177045 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 492 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1512790177045 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "decodeend " "No output dependent on input pin \"decodeend\"" {  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512790177725 "|skeleton|decodeend"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512790177725 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5560 " "Implemented 5560 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512790177725 ""} { "Info" "ICUT_CUT_TM_OPINS" "214 " "Implemented 214 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512790177725 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1512790177725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4978 " "Implemented 4978 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512790177725 ""} { "Info" "ICUT_CUT_TM_RAMS" "360 " "Implemented 360 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1512790177725 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1512790177725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512790177725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 464 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 464 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512790177998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 22:29:37 2017 " "Processing ended: Fri Dec 08 22:29:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512790177998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512790177998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:27 " "Total CPU time (on all processors): 00:01:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512790177998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512790177998 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "dmem.qip " "Tcl Script File dmem.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE dmem.qip " "set_global_assignment -name QIP_FILE dmem.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1512790182194 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1512790182194 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1512790182445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512790182447 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 22:29:41 2017 " "Processing started: Fri Dec 08 22:29:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512790182447 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512790182447 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512790182447 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512790182791 ""}
{ "Info" "0" "" "Project  = skeleton" {  } {  } 0 0 "Project  = skeleton" 0 0 "Fitter" 0 0 1512790182792 ""}
{ "Info" "0" "" "Revision = skeleton" {  } {  } 0 0 "Revision = skeleton" 0 0 "Fitter" 0 0 1512790182807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1512790183550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512790183552 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"skeleton\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512790183704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512790184000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512790184000 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clock2 " "Compensate clock of PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has been set to clock2" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 3486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1512790184203 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 915 3 0 } } { "" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 3488 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1512790184225 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 3486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1512790184225 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512790185510 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512790185531 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512790186271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512790186271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512790186271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512790186271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512790186271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512790186271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512790186271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512790186271 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512790186271 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512790186271 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 15727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512790186314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 15729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512790186314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 15731 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512790186314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 15733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512790186314 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 15735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512790186314 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512790186314 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512790186362 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1512790188438 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "111 221 " "No exact pin location assignment(s) for 111 pins of 221 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1512790190509 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "TimeQuest Timing Analyzer is analyzing 39 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1512790192245 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512790192260 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512790192260 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512790192301 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "myprocessor\|my_morse_rec\|sig_ct\[0\]~1\|combout " "Node \"myprocessor\|my_morse_rec\|sig_ct\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512790192338 ""} { "Warning" "WSTA_SCC_NODE" "myprocessor\|my_morse_rec\|sig_ct\[0\]~1\|datab " "Node \"myprocessor\|my_morse_rec\|sig_ct\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512790192338 ""}  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1512790192338 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myprocessor\|my_morse_rec\|Selector4~0  from: datab  to: combout " "Cell: myprocessor\|my_morse_rec\|Selector4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512790192403 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1512790192403 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1512790192562 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1512790192563 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512790192566 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512790193567 ""}  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 15718 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512790193567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512790193567 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 3486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512790193567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuclock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node cpuclock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512790193567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[31\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[31\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 6249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512790193567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[30\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[30\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 6250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512790193567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[29\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[29\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 6251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512790193567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[28\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[28\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 6252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512790193567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[27\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[27\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 6253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512790193567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[26\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[26\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 6254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512790193567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[25\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[25\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 6255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512790193567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[24\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[24\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 6256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512790193567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[23\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[23\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 6257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512790193567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[22\].a_dff\|q " "Destination node processor:myprocessor\|morse_rec:my_morse_rec\|tim_counter:tc\|reg_n:a32\|mydffe:loop1\[22\].a_dff\|q" {  } { { "common/mydffe.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/common/mydffe.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 6258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1512790193567 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1512790193567 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1512790193567 ""}  } { { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 15720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512790193567 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:myprocessor\|morse_rec:my_morse_rec\|sig_ct\[0\]~0  " "Automatically promoted node processor:myprocessor\|morse_rec:my_morse_rec\|sig_ct\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1512790193567 ""}  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 9598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1512790193567 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512790195131 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512790195146 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512790195147 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512790195162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512790195186 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512790195208 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512790195208 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512790195217 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512790195802 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 Block RAM " "Packed 24 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1512790195802 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512790195802 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "110 unused 2.5V 2 108 0 " "Number of I/O pins in group: 110 (unused VREF, 2.5V VCCIO, 2 input, 108 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1512790195927 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1512790195927 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1512790195927 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 20 36 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 20 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512790195927 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512790195927 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512790195927 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512790195927 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 15 50 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512790195927 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512790195927 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 11 61 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512790195927 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 29 42 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512790195927 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1512790195927 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1512790195927 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK~output " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 492 0 0 } } { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 26 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1512790197507 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512790199246 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1512790199273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512790208455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512790212678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512790212959 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512790278321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:06 " "Fitter placement operations ending: elapsed time is 00:01:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512790278322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512790282247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X23_Y37 X33_Y48 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48" {  } { { "loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48"} { { 12 { 0 ""} 23 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1512790310719 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512790310719 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1512790328237 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512790328237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:35 " "Fitter routing operations ending: elapsed time is 00:00:35" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512790328254 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.44 " "Total time spent on timing analysis during the Fitter is 14.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512790328782 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512790328914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512790330850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512790330857 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512790332683 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512790336309 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clock a permanently disabled " "Pin ps2_clock has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ps2_clock } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clock" } } } } { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 2933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1512790338943 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data a permanently disabled " "Pin ps2_data has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ps2_data } } } { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "skeleton.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/skeleton.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/" { { 0 { 0 ""} 0 2934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1512790338943 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1512790338943 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/output_files/skeleton.fit.smsg " "Generated suppressed messages file C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/output_files/skeleton.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512790340070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1415 " "Peak virtual memory: 1415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512790345293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 22:32:25 2017 " "Processing ended: Fri Dec 08 22:32:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512790345293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:44 " "Elapsed time: 00:02:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512790345293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:13 " "Total CPU time (on all processors): 00:03:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512790345293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512790345293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512790349102 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512790349113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 22:32:28 2017 " "Processing started: Fri Dec 08 22:32:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512790349113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512790349113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512790349113 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "dmem.qip " "Tcl Script File dmem.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE dmem.qip " "set_global_assignment -name QIP_FILE dmem.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1512790349546 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1512790349546 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1512790350493 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512790357388 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512790357611 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512790358371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 22:32:38 2017 " "Processing ended: Fri Dec 08 22:32:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512790358371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512790358371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512790358371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512790358371 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512790359463 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "dmem.qip " "Tcl Script File dmem.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE dmem.qip " "set_global_assignment -name QIP_FILE dmem.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1512790361760 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1512790361760 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512790361927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512790361928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 22:32:41 2017 " "Processing started: Fri Dec 08 22:32:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512790361928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790361928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta skeleton -c skeleton " "Command: quartus_sta skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790361928 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1512790362184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790363207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790363208 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790363305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790363305 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "39 " "TimeQuest Timing Analyzer is analyzing 39 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790364468 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790364726 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790364727 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1512790364782 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{p1\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{p1\|altpll_component\|pll\|clk\[2\]\} \{p1\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1512790364782 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790364782 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790364783 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cpuclock cpuclock " "create_clock -period 1.000 -name cpuclock cpuclock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1512790364796 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name morse morse " "create_clock -period 1.000 -name morse morse" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1512790364796 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790364796 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "myprocessor\|my_morse_rec\|sig_ct\[0\]~1\|combout " "Node \"myprocessor\|my_morse_rec\|sig_ct\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512790364817 ""} { "Warning" "WSTA_SCC_NODE" "myprocessor\|my_morse_rec\|sig_ct\[0\]~1\|datab " "Node \"myprocessor\|my_morse_rec\|sig_ct\[0\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512790364817 ""}  } { { "timer/morse_rec.v" "" { Text "C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/timer/morse_rec.v" 133 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790364817 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myprocessor\|my_morse_rec\|Selector4~0  from: datad  to: combout " "Cell: myprocessor\|my_morse_rec\|Selector4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512790364841 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790364841 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790364893 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790364894 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1512790364899 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512790365055 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512790365768 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790365768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.832 " "Worst-case setup slack is -16.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.832           -8515.374 cpuclock  " "  -16.832           -8515.374 cpuclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.202             -35.092 morse  " "   -7.202             -35.092 morse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.733               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    7.733               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.335               0.000 CLOCK_50  " "   12.335               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790365779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.343 " "Worst-case hold slack is -0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.343              -3.656 morse  " "   -0.343              -3.656 morse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 cpuclock  " "    0.387               0.000 cpuclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 CLOCK_50  " "    0.402               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.466               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790365886 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.989 " "Worst-case recovery slack is -1.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.989             -52.594 cpuclock  " "   -1.989             -52.594 cpuclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.606               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   12.606               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790365905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.424 " "Worst-case removal slack is 1.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.424               0.000 cpuclock  " "    1.424               0.000 cpuclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.542               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    5.542               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790365926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2006.998 cpuclock  " "   -3.000           -2006.998 cpuclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 morse  " "   -3.000              -3.000 morse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.756               0.000 CLOCK_50  " "    9.756               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.708               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.708               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790365945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790365945 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512790366542 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790366625 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790368622 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myprocessor\|my_morse_rec\|Selector4~0  from: datad  to: combout " "Cell: myprocessor\|my_morse_rec\|Selector4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512790369250 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790369250 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790369251 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512790369590 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790369590 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.499 " "Worst-case setup slack is -15.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.499           -7756.665 cpuclock  " "  -15.499           -7756.665 cpuclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.635             -29.151 morse  " "   -6.635             -29.151 morse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.717               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    8.717               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369600 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.037               0.000 CLOCK_50  " "   13.037               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369600 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790369600 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.346 " "Worst-case hold slack is -0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346              -3.831 morse  " "   -0.346              -3.831 morse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 cpuclock  " "    0.340               0.000 cpuclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.419               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790369712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.728 " "Worst-case recovery slack is -1.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.728             -45.017 cpuclock  " "   -1.728             -45.017 cpuclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.374               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   13.374               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790369745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.278 " "Worst-case removal slack is 1.278" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.278               0.000 cpuclock  " "    1.278               0.000 cpuclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.961               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    4.961               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790369773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -2006.294 cpuclock  " "   -3.000           -2006.294 cpuclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 morse  " "   -3.000              -3.000 morse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.777               0.000 CLOCK_50  " "    9.777               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.710               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.710               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790369794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790369794 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512790370708 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: myprocessor\|my_morse_rec\|Selector4~0  from: datad  to: combout " "Cell: myprocessor\|my_morse_rec\|Selector4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1512790371085 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790371085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790371086 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1512790371161 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790371161 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.814 " "Worst-case setup slack is -7.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.814           -3482.681 cpuclock  " "   -7.814           -3482.681 cpuclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.845              -7.815 morse  " "   -2.845              -7.815 morse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.590               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   13.590               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.099               0.000 CLOCK_50  " "   16.099               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790371194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.131 " "Worst-case hold slack is -0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131              -1.276 morse  " "   -0.131              -1.276 morse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 cpuclock  " "    0.175               0.000 cpuclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 CLOCK_50  " "    0.181               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.212               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    0.212               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790371280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.085 " "Worst-case recovery slack is -1.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.085             -28.373 cpuclock  " "   -1.085             -28.373 cpuclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.971               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   15.971               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790371319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.688 " "Worst-case removal slack is 0.688" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.688               0.000 cpuclock  " "    0.688               0.000 cpuclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.818               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "    2.818               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790371339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1691.738 cpuclock  " "   -3.000           -1691.738 cpuclock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.345 morse  " "   -3.000              -3.345 morse " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.437               0.000 CLOCK_50  " "    9.437               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.750               0.000 p1\|altpll_component\|pll\|clk\[2\]  " "   19.750               0.000 p1\|altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1512790371357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790371357 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790373237 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790373246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "839 " "Peak virtual memory: 839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512790373682 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 22:32:53 2017 " "Processing ended: Fri Dec 08 22:32:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512790373682 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512790373682 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512790373682 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790373682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512790376903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512790376933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 22:32:56 2017 " "Processing started: Fri Dec 08 22:32:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512790376933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512790376933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Command: quartus_eda --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512790376933 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "dmem.qip " "Tcl Script File dmem.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE dmem.qip " "set_global_assignment -name QIP_FILE dmem.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1512790377558 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1512790377558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1512790378839 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_slow.vo C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_slow.vo in folder \"C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512790380981 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_slow.vo C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_slow.vo in folder \"C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512790382143 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_fast.vo C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_fast.vo in folder \"C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512790383350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton.vo C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/ simulation " "Generated file skeleton.vo in folder \"C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512790384625 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_85c_v_slow.sdo C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512790385589 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_7_1200mv_0c_v_slow.sdo C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/ simulation " "Generated file skeleton_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512790386496 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_min_1200mv_0c_v_fast.sdo C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/ simulation " "Generated file skeleton_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512790387423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "skeleton_v.sdo C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/ simulation " "Generated file skeleton_v.sdo in folder \"C:/Users/David/Documents/Fall 2017/ECE 350/Final Project/lab7/lab7_restored/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512790388405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512790388771 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 22:33:08 2017 " "Processing ended: Fri Dec 08 22:33:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512790388771 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512790388771 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512790388771 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512790388771 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 491 s " "Quartus Prime Full Compilation was successful. 0 errors, 491 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512790389890 ""}
