ISim log file
Running: /home/griseous/Documents/csse232/Milestone6/work/top_test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/griseous/Documents/csse232/Milestone6/work/top_test_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@clive.csse.rose-hulman.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING:  For instance uut/ALUSrcBMux/, width 16 of formal port in2 is not equal to width 32 of actual constant.
WARNING: File "/home/griseous/Documents/csse232/Milestone6/TopLevel.v" Line 35.  For instance uut/Control/, width 1 of formal port RegDest is not equal to width 2 of actual signal RegDest.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
The current state is  x
 Not implemented!
After the tests, the next_state is  0
Finished circuit initialization process.
The current state is  0
The opcode is  x
The next state is Other
After the tests, the next_state is  1
The current state is  0
The opcode is  0
The next state is Other
After the tests, the next_state is  1
The current state is  1
The opcode is  0
The next state is RType
In Other, the next_state is  2
After the tests, the next_state is  2
The current state is  1
The opcode is  1
The next state is imm
In Other, the next_state is  8
After the tests, the next_state is  8
The current state is  8
In Imm, the next_state is  9
After the tests, the next_state is  9
The current state is  9
In Imm2, the next_state is  0
After the tests, the next_state is  0
The current state is  0
The opcode is  1
The next state is Other
After the tests, the next_state is  1
The current state is  1
The opcode is  1
The next state is imm
In Other, the next_state is  8
After the tests, the next_state is  8
The current state is  1
The opcode is 12
 Wrong Opcode 12 
In Other, the next_state is  0
After the tests, the next_state is  0
The current state is  0
The opcode is 12
I/O, funk is 0
The next state is out
After the tests, the next_state is 17
The current state is 17
In "out", the next_state is  0
After the tests, the next_state is  0
The current state is 17
In "out", the next_state is  0
After the tests, the next_state is  0
The current state is  0
The opcode is  0
The next state is Other
After the tests, the next_state is  1
The current state is  1
The opcode is  0
The next state is RType
In Other, the next_state is  2
After the tests, the next_state is  2
The current state is  2
In Rtype, the next_state is  3
After the tests, the next_state is  3
add
The current state is  3
In R_Write, the next_state is  0
After the tests, the next_state is  0
The current state is  0
The opcode is  0
The next state is Other
After the tests, the next_state is  1
The current state is  1
The opcode is  0
The next state is RType
In Other, the next_state is  2
After the tests, the next_state is  2
The current state is  2
In Rtype, the next_state is  3
After the tests, the next_state is  3
add
The current state is  3
In R_Write, the next_state is  0
After the tests, the next_state is  0
The current state is  0
The opcode is  0
The next state is Other
After the tests, the next_state is  1
The current state is  1
The opcode is  0
The next state is RType
In Other, the next_state is  2
After the tests, the next_state is  2
The current state is  2
In Rtype, the next_state is  3
After the tests, the next_state is  3
add
The current state is  3
In R_Write, the next_state is  0
After the tests, the next_state is  0
The current state is  0
The opcode is  0
The next state is Other
After the tests, the next_state is  1
The current state is  1
The opcode is  0
The next state is RType
In Other, the next_state is  2
After the tests, the next_state is  2
The current state is  2
In Rtype, the next_state is  3
After the tests, the next_state is  3
add
The current state is  3
In R_Write, the next_state is  0
After the tests, the next_state is  0
The current state is  0
The opcode is  0
The next state is Other
After the tests, the next_state is  1
The current state is  1
The opcode is  0
The next state is RType
In Other, the next_state is  2
After the tests, the next_state is  2
The current state is  2
In Rtype, the next_state is  3
After the tests, the next_state is  3
add
The current state is  3
In R_Write, the next_state is  0
After the tests, the next_state is  0
The current state is  0
The opcode is  0
The next state is Other
After the tests, the next_state is  1
The current state is  1
The opcode is  0
The next state is RType
In Other, the next_state is  2
After the tests, the next_state is  2
The current state is  2
In Rtype, the next_state is  3
After the tests, the next_state is  3
add
The current state is  3
In R_Write, the next_state is  0
After the tests, the next_state is  0
The current state is  0
The opcode is  0
The next state is Other
After the tests, the next_state is  1
The current state is  1
The opcode is  0
The next state is RType
In Other, the next_state is  2
After the tests, the next_state is  2
The current state is  2
In Rtype, the next_state is  3
After the tests, the next_state is  3
add
The current state is  3
In R_Write, the next_state is  0
After the tests, the next_state is  0
The current state is  0
The opcode is  0
The next state is Other
After the tests, the next_state is  1
The current state is  1
The opcode is  0
The next state is RType
In Other, the next_state is  2
After the tests, the next_state is  2
The current state is  2
In Rtype, the next_state is  3
After the tests, the next_state is  3
add
The current state is  3
In R_Write, the next_state is  0
After the tests, the next_state is  0
The current state is  0
The opcode is  0
The next state is Other
After the tests, the next_state is  1
The current state is  1
The opcode is  0
The next state is RType
In Other, the next_state is  2
After the tests, the next_state is  2
The current state is  2
In Rtype, the next_state is  3
After the tests, the next_state is  3
add
The current state is  3
In R_Write, the next_state is  0
After the tests, the next_state is  0
The current state is  0
The opcode is  0
The next state is Other
After the tests, the next_state is  1
# exit 0
