

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_74_1'
================================================================
* Date:           Wed Dec 14 18:56:16 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        krnl_helm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.44 ns|  2.468 ns|     1.20 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      123|      123|  0.547 us|  0.547 us|  123|  123|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_74_1  |      121|      121|         2|          1|          1|   121|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       36|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|       17|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       17|       81|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln74_fu_73_p2          |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n          |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_cur_n      |       and|   0|  0|   2|           1|           0|
    |ap_int_blocking_n          |       and|   0|  0|   2|           1|           2|
    |ap_str_blocking_n          |       and|   0|  0|   2|           2|           2|
    |icmp_ln74_fu_67_p2         |      icmp|   0|  0|  10|           7|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  36|          22|          14|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |S0_buf4_blk_n            |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    7|         14|
    |i_fu_36                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   17|         34|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_3_reg_100              |  7|   0|    7|          0|
    |i_fu_36                  |  7|   0|    7|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 17|   0|   17|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_74_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_74_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_74_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_74_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_74_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_74_1|  return value|
|ap_ext_blocking_n       |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_74_1|  return value|
|ap_str_blocking_n       |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_74_1|  return value|
|ap_int_blocking_n       |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_74_1|  return value|
|S0_buf4_dout            |   in|   64|     ap_fifo|                             S0_buf4|       pointer|
|S0_buf4_num_data_valid  |   in|    8|     ap_fifo|                             S0_buf4|       pointer|
|S0_buf4_fifo_cap        |   in|    8|     ap_fifo|                             S0_buf4|       pointer|
|S0_buf4_empty_n         |   in|    1|     ap_fifo|                             S0_buf4|       pointer|
|S0_buf4_read            |  out|    1|     ap_fifo|                             S0_buf4|       pointer|
|S_buf_address0          |  out|    7|   ap_memory|                               S_buf|         array|
|S_buf_ce0               |  out|    1|   ap_memory|                               S_buf|         array|
|S_buf_we0               |  out|    1|   ap_memory|                               S_buf|         array|
|S_buf_d0                |  out|   64|   ap_memory|                               S_buf|         array|
+------------------------+-----+-----+------------+------------------------------------+--------------+

