$WORKAREA/design_repo/rtl_v0.8/soc_top/rtl/sv/core_top.sv
$WORKAREA/design_repo/rtl_v0.8/soc_top/rtl/sv/riscv_subsys_top.sv
$WORKAREA/design_repo/rtl_v0.8/soc_top/rtl/sv/misc.sv
//-------------------------------------------------------------------------------
//                           RISC-V core IP
//-------------------------------------------------------------------------------
//-------------------------------------------------------------------------------
//                           MAC Core IP
//-------------------------------------------------------------------------------
+incdir+$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/

$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/HLS_cdp_icvt.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/HLS_cdp_ocvt.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/int_sum_block_tp1.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/MUX2D4.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/MUX2HDD2.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_BLKBOX_SINK.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_BLKBOX_SRC0.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_CLK_gate_power.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_DW_lsd.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_apb2csb.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_BDMA_cq.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_BDMA_csb.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_BDMA_gate.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_BDMA_load.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_BDMA_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_BDMA_store.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_bdma.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CACC_assembly_buffer.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CACC_assembly_ctrl.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CACC_CALC_int8.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CACC_calculator.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CACC_delivery_buffer.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CACC_delivery_ctrl.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CACC_dual_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CACC_regfile.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CACC_single_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CACC_slcg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_cacc.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_cbuf.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_CVT_cell.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_cvt.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_DC_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_dc.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_dma_mux.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_dual_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_IMG_ctrl.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_IMG_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_IMG_pack.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_IMG_sg2pack_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_IMG_sg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_img.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_regfile.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_shared_buffer.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_single_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_slcg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_status.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_cdma.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_WT_8ATMM_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_WT_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDMA_wt.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_bufferin.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_cvtin.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_cvtout.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_data_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_intpinfo_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_INTP_unit.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_intp.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_LUT_CTRL_unit.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_LUT_ctrl.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_lut.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_MUL_unit.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_mul.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_nan.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_sumpd_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_sum.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_DP_syncfifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_dp.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_RDMA_cq.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_RDMA_eg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_RDMA_ig.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_RDMA_lat_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_RDMA_REG_dual.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_RDMA_REG_single.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_RDMA_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_RDMA_ro_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_rdma.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_REG_dual.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_REG_single.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_slcg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_cdp_dummy.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_WDMA_dat_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CDP_wdma.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CFGROM_rom.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_cfgrom.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CMAC_CORE_active.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CMAC_CORE_cfg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CMAC_CORE_mac.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CMAC_CORE_rt_in.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CMAC_CORE_rt_out.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CMAC_CORE_slcg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CMAC_core.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CMAC_REG_dual.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CMAC_REG_single.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CMAC_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_cmac.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_core_reset.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CSB_MASTER_csb2falcon_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CSB_MASTER_falcon2csb_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_csb_master.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CSC_dl.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CSC_dual_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CSC_regfile.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CSC_SG_dat_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CSC_sg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CSC_SG_wt_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CSC_single_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CSC_slcg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_csc.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CSC_WL_dec.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CSC_wl.v
//$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CVIF_READ_IG_bpt.v
//$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CVIF_WRITE_IG_arb.v
//$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CVIF_WRITE_IG_bpt.v
//$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CVIF_WRITE_IG_cvt.v
//$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CVIF_WRITE_IG_spt.v
//$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_CVIF_WRITE_ig.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_DMAIF_rdreq.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_DMAIF_rdrsp.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_DMAIF_wr.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_GLB_CSB_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_GLB_csb.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_GLB_ic.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_glb.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_HLS_saturate.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_HLS_shiftleftsu.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_HLS_shiftrightsatsu.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_HLS_shiftrightss.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_HLS_shiftrightsu.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_HLS_shiftrightusz.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_MCIF_CSB_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_MCIF_csb.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_MCIF_READ_eg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_MCIF_READ_IG_arb.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_MCIF_READ_IG_bpt.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_MCIF_READ_IG_cvt.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_MCIF_READ_ig.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_MCIF_read.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_mcif.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_MCIF_WRITE_cq.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_MCIF_WRITE_eg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_MCIF_WRITE_IG_arb.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_MCIF_WRITE_IG_bpt.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_MCIF_WRITE_IG_cvt.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_MCIF_WRITE_ig.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_MCIF_write.v
//$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_NOCIF_DRAM_WRITE_IG_bpt.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_partition_a.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_partition_c.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_partition_m.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_partition_o.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_partition_p.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_CORE_cal1d.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_CORE_cal2d.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_CORE_preproc.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_CORE_unit1d.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_core.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_nan.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_RDMA_cq.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_RDMA_eg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_RDMA_ig.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_RDMA_lat_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_RDMA_REG_dual.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_RDMA_REG_single.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_RDMA_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_RDMA_ro_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_rdma.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_REG_dual.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_REG_single.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_SDPIN_ro_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_slcg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_pdp.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_WDMA_cmd.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_WDMA_DAT_fifo.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_WDMA_dat.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_PDP_wdma.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_reset.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_BRDMA_cq_lib.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_BRDMA_gate.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_BRDMA_lat_fifo_lib.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_brdma.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_cmux.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_CORE_gate.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_CORE_pack.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_CORE_unpack.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_core.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_CORE_Y_lut.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_CORE_y.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_ERDMA_cq_lib.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_ERDMA_gate.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_ERDMA_lat_fifo_lib.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_erdma.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_C_int.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_c.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_lut_expn.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_lut_line.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_prelu.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_relu.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_sync2data.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_x1_int.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_x2_int.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_X_int_alu.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_X_int_mul.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_X_int_relu.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_X_int_trt.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_Y_cvt_top.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_Y_idx_top.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_Y_inp_top.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_Y_int_alu.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_Y_int_core.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_Y_int_cvt.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_Y_int_idx.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_Y_int_inp.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_HLS_Y_int_mul.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_MRDMA_cq_lib.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_MRDMA_EG_cmd.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_MRDMA_EG_din.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_MRDMA_EG_dout.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_MRDMA_EG_lat_fifo_lib.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_MRDMA_eg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_MRDMA_gate.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_MRDMA_ig.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_mrdma.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_NRDMA_cq_lib.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_NRDMA_gate.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_NRDMA_lat_fifo_lib.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_nrdma.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_RDMA_dmaif.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_RDMA_EG_ro.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_RDMA_eg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_RDMA_ig.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_RDMA_pack.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_RDMA_REG_dual.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_RDMA_REG_single.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_RDMA_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_RDMA_unpack.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_rdma.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_REG_dual.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_REG_single.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_reg.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_sdp.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_WDMA_cmd.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_WDMA_DAT_in.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_WDMA_DAT_out.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_WDMA_dat.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_WDMA_gate.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_WDMA_intr.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_SDP_wdma.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_sync3d_c.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_sync3d_s.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_sync3d.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_nvdla.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_NVDLA_XXIF_libs.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rws_16x256.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rws_256x4.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rws_512x256.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rws_64x1024.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rws_64x1088.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rws_64x116.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rwsp_128x11.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rwsp_128x6.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rwsp_20x289.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rwsp_245x257.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rwsp_256x14.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rwsp_256x16.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rwsp_256x257.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rwsp_8x257.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rwst_256x8.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rwsthp_20x32.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rwsthp_60x168.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rwsthp_80x17.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/nv_ram_rwsthp_80x72.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/oneHotClk_async_read_clock.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/oneHotClk_async_write_clock.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/OR2D1.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/p_SSYNC2DO_C_PP.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/p_SSYNC3DO_C_PPP.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/p_SSYNC3DO_S_PPP.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/p_SSYNC3DO.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/p_STRICTSYNC3DOTM_C_PPP.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/sync3d_c_ppp.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/sync3d_s_ppp.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/sync3d.v
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/sync_reset.v
//MAC TOP source_file
$WORKAREA/design_repo/rtl_v0.8/mac/rtl/sv_sdp16/NV_nvdla_top.v
//-------------------------------------------------------------------------------
//                           Core_NIC IP
//-------------------------------------------------------------------------------

//-------------------------------------------------------------------------------
//                           DDR4 axi_32 and axi_256
//-------------------------------------------------------------------------------
+incdir+$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/
+incdir+$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/ip_top/
+incdir+$WORKAREA/design_repo/xilinx_ip/ddr4/ip_1/rtl/map/

$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_addr_decode.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_read.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg_bank.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_reg.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_top.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi_ctrl/ddr4_v2_2_axi_ctrl_write.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_a_upsizer.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axi_ar_channel.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axi_aw_channel.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axi_b_channel.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_arbiter.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_fsm.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axi_cmd_translator.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axic_register_slice.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axi_fifo.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axi_incr_cmd.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axi_r_channel.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axi_register_slice.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axi.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axi_upsizer.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axi_w_channel.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axi_wrap_cmd.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_axi_wr_cmd_fsm.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_carry_and.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_and.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_carry_latch_or.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_carry_or.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_command_fifo.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel_static.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_comparator_sel.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_comparator.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_r_upsizer.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/axi/ddr4_v2_2_w_upsizer.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_0_ddr4_cal_riu.sv
//$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_10_chipscope_icon2xsdb_mstrbr_ver_inc.vh
//$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_10_cs_ver_inc.vh
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_addr_decode.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_config_rom.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx_data.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_cplx.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_mc_odt.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_pi.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_rd_en.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_read.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_sync.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_top.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_bit.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_wr_byte.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_write.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/cal/ddr4_v2_2_dp_AB9.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/clocking/ddr4_v2_2_infrastructure.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_rank.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_act_timer.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_a.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_c.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_arb_p.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_ctl.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_ecc.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_group.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_periodic.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_rd_wr.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_ref.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/controller/ddr4_v2_2_mc_wtr.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/ip_top/ddr4_0_ddr4_mem_intfc.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/ip_top/ddr4_0_ddr4.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/ip_top/ddr4_0.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/ui/ddr4_v2_2_ui_cmd.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/ui/ddr4_v2_2_ui_rd_data.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/ui/ddr4_v2_2_ui.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/rtl/ui/ddr4_v2_2_ui_wr_data.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/ip_1/rtl/ip_top/ddr4_0_phy.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv
$WORKAREA/design_repo/xilinx_ip/ddr4/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv

//--------------------------------------------------------------------------------------------------------------------------
//                           LMU1 ram with ahb port and 4MB size
//-------------------------------------------------------------------------------
//-------------------------------------------------------------------------------
//                           PCIE EP with two axi_128 ports and one axi_32 port
//-------------------------------------------------------------------------------
+incdir+$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/hdl/verilog/

$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/pcie_xclk_to_single.sv
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_1/simulation/blk_mem_gen_v8_4.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/sim/xdma_0_pcie4c_ip.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_cxs_remap.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_gt_phy_rst.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_pcie4c_uscale_core_top.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_gt_gt_common.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_init_ctrl.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_bram_rep_int.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_vf_decode.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_gt_receiver_detect_rxterm.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_gtwizard_top.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_pl_eq.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_phy_pipeline.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_bram_rep.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_gt_phy_txeq.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_phy_top.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_gt_phy_clk.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_pipe.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_seqnum_fifo.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_gt_phy_rxeq.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_bram_16k.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_sync.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_sync_cell.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_bram.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_bram_4k_int.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_sys_clk_gen_ps.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_bram_16k_int.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_vf_decode_attr.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_gt_cdr_ctrl_on_eidle.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_bram_32k.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_gt_phy_wrapper.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_phy_ff_chain.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_bram_tph.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_gt_gt_channel.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/source/xdma_0_pcie4c_ip_bram_msix.v

$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe3_cal_freqcnt.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe3_cpll_cal.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_rx.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_rx.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_tx.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_channel.v
//$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/sim/gtwizard_ultrascale_v1_7_gtye4_common.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/sim/xdma_0_pcie4c_ip_gt_gtye4_channel_wrapper.v
//$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/sim/xdma_0_pcie4c_ip_gt_gtye4_common_wrapper.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/sim/xdma_0_pcie4c_ip_gt_gtwizard_gtye4.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/sim/xdma_0_pcie4c_ip_gt_gtwizard_top.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_0/ip_0/sim/xdma_0_pcie4c_ip_gt.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_1/sim/xdma_v4_1_8_blk_mem_64_reg_be.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/ip_2/sim/xdma_v4_1_8_blk_mem_64_noreg_be.v
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/sim/xdma_0.sv
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/hdl/xdma_v4_1_vl_rfs.sv
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/xdma_v4_1/hdl/verilog/xdma_0_core_top.sv
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_1024.sv
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap_2048.sv
$WORKAREA/design_repo/xilinx_ip/pcie_gen1x2/xdma_v4_1/hdl/verilog/xdma_0_dma_bram_wrap.sv
//----------------------------------------------------------------------------------------------------

//Ariane+Ara
//----------------------------------------------------------------------------------------------------
+incdir+$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/include/
+incdir+$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/include/axi/
+incdir+$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/include/
+incdir+$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/include/
+incdir+$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/util/

$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/include/riscv_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/include/rvv_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpnew_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/riscv-dbg/src/dm_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/include/ariane_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/cf_math_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/include/ara_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/include/std_cache_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/include/wt_cache_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_intf.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/include/ariane_axi_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/tb/ariane_soc_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/tb/ariane_axi_soc_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/register_interface/src/reg_intf_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/register_interface/src/reg_intf.sv

$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/ariane_ara_wrapper.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/ariane_ara.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/core_axi_interconnect.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/uncore_axi_interconnect.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/clint_wrapper.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/plic_wrapper.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/axi_to_axilite_wrapper.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/axilite_to_axi_wrapper.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/axi_cdc_wrapper.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/axi_dw_converter_wrapper.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/core_axi_xbar.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/uncore_axi_xbar.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/axi_cut_wrapper.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/axi2mem_wrapper.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/lmu_ram.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/lmu_rom.sv

$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/tech_cells_generic/src/rtl/tc_sram.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/tech_cells_generic/src/deprecated/cluster_clk_cells.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/tech_cells_generic/src/deprecated/pulp_clk_cells.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/tech_cells_generic/src/rtl/tc_clk.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/tech_cells_generic/src/deprecated/pulp_clock_gating_async.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/binary_to_gray.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/cb_filter_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/cdc_2phase.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/clk_div.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/delta_counter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/ecc_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/edge_propagator_tx.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/exp_backoff.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/fifo_v3.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/gray_to_binary.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/isochronous_spill_register.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/lfsr.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/lfsr_16bit.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/lfsr_8bit.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/mv_filter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/onehot_to_bin.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/plru_tree.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/popcount.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/rr_arb_tree.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/rstgen_bypass.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/serial_deglitch.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/shift_reg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/spill_register_flushable.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/stream_demux.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/stream_filter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/stream_fork.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/stream_intf.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/stream_join.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/stream_mux.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/sub_per_hash.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/sync.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/sync_wedge.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/unread.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/addr_decode.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/cb_filter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/cdc_fifo_2phase.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/counter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/ecc_decode.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/ecc_encode.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/edge_detect.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/lzc.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/max_counter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/rstgen.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/spill_register.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/stream_delay.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/stream_fifo.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/stream_fork_dynamic.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/cdc_fifo_gray.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/fall_through_register.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/id_queue.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/stream_to_mem.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/stream_arbiter_flushable.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/stream_register.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/stream_xbar.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/stream_arbiter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/stream_omega_net.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/deprecated/clock_divider_counter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/deprecated/find_first_one.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/deprecated/generic_LFSR_8bit.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/deprecated/generic_fifo.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/deprecated/prioarbiter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/deprecated/pulp_sync.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/deprecated/pulp_sync_wedge.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/deprecated/rrarbiter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/deprecated/clock_divider.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/deprecated/fifo_v2.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/deprecated/fifo_v1.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/edge_propagator.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/common_cells/src/edge_propagator_rx.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_intf.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_atop_filter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_burst_splitter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_cdc_dst.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_cdc_src.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_cut.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_delayer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_demux.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_dw_downsizer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_dw_upsizer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_id_prepend.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_isolate.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_join.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_lite_demux.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_lite_join.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_lite_mailbox.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_lite_mux.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_lite_regs.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_lite_to_apb.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_lite_to_axi.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_modify_address.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_mux.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_serializer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_cdc.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_err_slv.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_dw_converter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_multicut.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_to_axi_lite.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_lite_xbar.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/axi/src/axi_xbar.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/ariane.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/serdiv.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/ariane_regfile_ff.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/amo_buffer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/id_stage.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/branch_unit.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/instr_realign.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/load_store_unit.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/controller.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/issue_stage.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/re_name.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/csr_buffer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/tlb.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/decoder.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/scoreboard.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/perf_counters.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/store_unit.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_adapter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu_wrap.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/csr_regfile.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/commit_stage.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/alu.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/multiplier.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/store_buffer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/compressed_decoder.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_shim.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/ex_stage.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/mmu.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/ptw.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/mult.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/load_unit.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/issue_read_operands.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/acc_dispatcher.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/pmp/src/pmp_entry.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/pmp/src/pmp.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpnew_fma.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpnew_opgroup_fmt_slice.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpnew_divsqrt_multi.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpnew_fma_multi.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpnew_opgroup_multifmt_slice.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpnew_classifier.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpnew_noncomp.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpnew_cast_multi.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpnew_opgroup_block.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpnew_rounding.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpnew_top.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/iteration_div_sqrt_mvp.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/nrbd_nrsc_mvp.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_top_mvp.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/preprocess_mvp.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpu/src/fpu_div_sqrt_mvp/hdl/div_sqrt_mvp_wrapper.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/frontend/frontend.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/frontend/instr_scan.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/frontend/instr_queue.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/frontend/bht.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/frontend/btb.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/frontend/ras.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/tag_cmp.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/cache_ctrl.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/amo_alu.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/wt_axi_adapter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/wt_dcache_ctrl.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/wt_cache_subsystem.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/wt_dcache_missunit.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/cva6_icache.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/wt_dcache_wbuffer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/wt_l15_adapter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/wt_dcache_mem.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/cva6_icache_axi_wrapper.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/std_cache_subsystem.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/wt_dcache.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/std_nbdcache.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/cache_subsystem/miss_handler.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/clint/axi_lite_interface.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/clint/clint.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/axi2apb/src/axi2apb_wrap.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/axi2apb/src/axi2apb.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/axi2apb/src/axi2apb_64_32.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/axi_slice/src/axi_w_buffer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/axi_slice/src/axi_b_buffer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/axi_slice/src/axi_slice_wrap.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/axi_slice/src/axi_slice.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/axi_slice/src/axi_single_slice.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/axi_slice/src/axi_ar_buffer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/axi_slice/src/axi_r_buffer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/axi_slice/src/axi_aw_buffer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/apb_timer/apb_timer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/apb_timer/timer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/apb_uart/src/apb_uart.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/apb_uart/src/slib_clock_div.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/apb_uart/src/slib_counter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/apb_uart/src/slib_edge_detect.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/apb_uart/src/slib_fifo.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/apb_uart/src/slib_input_filter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/apb_uart/src/slib_input_sync.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/apb_uart/src/slib_mv_filter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/apb_uart/src/uart_baudgen.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/apb_uart/src/uart_interrupt.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/apb_uart/src/uart_receiver.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/apb_uart/src/uart_transmitter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/fpga/src/apb_node/src/apb_node.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_regs_top.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_BR_allocator.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_BW_allocator.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_address_decoder_BR.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_DW_allocator.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_address_decoder_BW.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_address_decoder_DW.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_node_arbiter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_response_block.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_request_block.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_AR_allocator.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_AW_allocator.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_address_decoder_AR.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_address_decoder_AW.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/apb_regs_top.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_node_intf_wrap.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_node.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_node_wrap_with_slices.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_node/src/axi_multiplexer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_riscv_atomics/src/axi_riscv_amos.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_riscv_atomics/src/axi_riscv_atomics.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_riscv_atomics/src/axi_res_tbl.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/axi_mem_if/src/axi2mem.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/rv_plic/rtl/rv_plic_target.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/rv_plic/rtl/rv_plic_gateway.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/rv_plic/rtl/plic_regmap.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/rv_plic/rtl/plic_top.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/riscv-dbg/src/dmi_cdc.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/riscv-dbg/src/dmi_jtag.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/riscv-dbg/src/dmi_jtag_tap.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/riscv-dbg/src/dm_csrs.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/riscv-dbg/src/dm_mem.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/riscv-dbg/src/dm_sba.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/riscv-dbg/src/dm_top.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/riscv-dbg/debug_rom/debug_rom.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/register_interface/src/apb_to_reg.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/deprecated/generic_fifo.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/deprecated/pulp_sync.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/deprecated/find_first_one.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/rstgen_bypass.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/rstgen.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/stream_mux.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/stream_demux.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/stream_arbiter.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/stream_arbiter_flushable.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/util/axi_master_connect.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/util/axi_slave_connect.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/util/axi_master_connect_rev.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/util/axi_slave_connect_rev.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/include/instr_tracer_pkg.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/util/instr_tracer_if.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/util/instr_tracer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpga-support/rtl/SyncSpRamBeNx32.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/fpga-support/rtl/SyncSpRamBeNx64.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/popcount.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/unread.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/cdc_2phase.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/spill_register.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/edge_detect.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/fifo_v3.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/deprecated/fifo_v2.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/deprecated/fifo_v1.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/lzc.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/rr_arb_tree.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/deprecated/rrarbiter.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/stream_delay.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/lfsr.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/lfsr_8bit.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/lfsr_16bit.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/counter.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/shift_reg.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/common_cells/src/exp_backoff.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/tech_cells_generic/src/cluster_clock_inverter.sv
//$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/tech_cells_generic/src/pulp_clock_mux2.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/tb/ariane_testharness.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/tb/ariane_peripherals.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/tb/common/uart.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/tb/common/SimDTM.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/tb/common/SimJTAG.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/bootrom/bootrom.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/tb/common/mock_uart.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/deps/cva6/src/util/sram.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/axi_to_mem.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/ctrl_registers.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/cva6_accel_first_pass_decoder.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/ara_dispatcher.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/ara_sequencer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/axi_inval_filter.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/lane/lane_sequencer.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/lane/operand_queue.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/lane/operand_requester.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/lane/simd_alu.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/lane/simd_div.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/lane/simd_mul.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/lane/vector_regfile.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/masku/masku.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/sldu/sldu.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/vlsu/addrgen.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/vlsu/vldu.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/vlsu/vstu.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/lane/operand_queues_stage.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/lane/valu.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/lane/vmfpu.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/vlsu/vlsu.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/lane/vector_fus_stage.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/lane/lane.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/ara.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/ara_system.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/src/ara_soc.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/tb/ara_testharness.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/tb/ara_tb.sv
$WORKAREA/design_repo/rtl_v0.8/Ara_hardware/tb/ara_tb_verilator.sv
//----------------------------------------------------------------------------------------------------


//Opensource IP
//axi_to_ahb
//----------------------------------------------------------------------------------------------------
$WORKAREA/design_repo/rtl_v0.8/axi_to_ahb/rtl/axi2ahb_bridge_top.v
$WORKAREA/design_repo/rtl_v0.8/axi_to_ahb/rtl/addr_fifo.v
$WORKAREA/design_repo/rtl_v0.8/axi_to_ahb/rtl/ahb_controller.v
$WORKAREA/design_repo/rtl_v0.8/axi_to_ahb/rtl/axi2fifo.v
$WORKAREA/design_repo/rtl_v0.8/axi_to_ahb/rtl/axi_controller.v
$WORKAREA/design_repo/rtl_v0.8/axi_to_ahb/rtl/data_fifo.v
$WORKAREA/design_repo/rtl_v0.8/axi_to_ahb/rtl/fifo2axi.v
$WORKAREA/design_repo/rtl_v0.8/axi_to_ahb/rtl/fifo_wrapper.v
$WORKAREA/design_repo/rtl_v0.8/axi_to_ahb/rtl/id_resp_fifo.v
$WORKAREA/design_repo/rtl_v0.8/axi_to_ahb/rtl/id_send_fifo.v
$WORKAREA/design_repo/rtl_v0.8/axi_to_ahb/rtl/rdata_fifo.v
$WORKAREA/design_repo/rtl_v0.8/axi_to_ahb/rtl/resp_fifo.v
$WORKAREA/design_repo/rtl_v0.8/axi_to_ahb/rtl/size_fifo.v
$WORKAREA/design_repo/rtl_v0.8/axi_to_ahb/rtl/write_fifo.v
//----------------------------------------------------------------------------------------------------


##MMCM
#+incdir+$WORKAREA/design_repo/rtl_v0.8/pcie/MMCM
#$WORKAREA/design_repo/rtl_v0.8/pcie/MMCM/MMCM_clk_wiz.v
#$WORKAREA/design_repo/rtl_v0.8/pcie/MMCM/MMCM.v

//--------------------------------------------------------------------------------------------------------------------------
//                 unisim common cell
+incdir+$WORKAREA/resources/simlib/include/
+incdir+$WORKAREA/resources/simlib/data/verilog/src/unisims/

$WORKAREA/resources/simlib/data/xpm/xpm_cdc/hdl/xpm_cdc.sv
$WORKAREA/resources/simlib/data/secureip/pcie4ce4/pcie4ce4_001.svp
$WORKAREA/resources/simlib/data/secureip/pcie4ce4/pcie4ce4_002.svp
$WORKAREA/resources/simlib/data/secureip/gtye4_channel/gtye4_channel_001.vp
$WORKAREA/resources/simlib/data/secureip/gtye4_channel/gtye4_channel_002.vp
$WORKAREA/resources/simlib/data/secureip/gtye4_common/gtye4_common_001.vp
$WORKAREA/resources/simlib/data/secureip/gtye4_common/gtye4_common_002.vp

$WORKAREA/resources/simlib/data/verilog/src/unisims/AND2B1L.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/AUTOBUF.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BIBUF.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BITSLICE_CONTROL.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BSCANE2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFCE_LEAF.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFCE_ROW.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFGCE_DIV.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFGCE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFGCTRL.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFG_GT_SYNC.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFG_GT.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFG_PS.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFGP.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFG.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFHCE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFH.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFIO.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFMRCE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFMR.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUFR.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/BUF.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/CAPTUREE2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/CARRY4.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/CARRY8.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/CFGLUT5.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/CMACE4.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/CMAC.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DCIRESET.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DCM_ADV.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DCM_SP.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DIFFINBUF.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DNA_PORTE2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DNA_PORT.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DPHY_DIFFINBUF.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DSP48E1.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DSP48E2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DSP_A_B_DATA.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DSP_ALU.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DSP_C_DATA.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DSP_M_DATA.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DSP_MULTIPLIER.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DSP_OUTPUT.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DSP_PREADD_DATA.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/DSP_PREADD.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/EFUSE_USR.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/FDCE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/FDPE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/FDRE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/FDSE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/FE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/FIFO18E1.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/FIFO18E2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/FIFO36E1.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/FIFO36E2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/FRAME_ECCE2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/FRAME_ECCE3.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/FRAME_ECCE4.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/GND.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/GTHE2_CHANNEL.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/GTHE2_COMMON.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/GTHE3_CHANNEL.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/GTHE3_COMMON.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/GTHE4_CHANNEL.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/GTHE4_COMMON.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/GTPE2_CHANNEL.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/GTPE2_COMMON.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/GTXE2_CHANNEL.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/GTXE2_COMMON.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/GTYE3_CHANNEL.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/GTYE3_COMMON.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/GTYE4_CHANNEL.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/GTYE4_COMMON.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/HARD_SYNC.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/HBM_ONE_STACK_INTF.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/HBM_REF_CLK.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/HBM_SNGLBLI_INTF_APB.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/HBM_SNGLBLI_INTF_AXI.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/HBM_TWO_STACK_INTF.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/HPIO_VREF.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/HSADC.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/HSDAC.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUF_ANALOG.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUFCTRL.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUFDS_DIFF_OUT_IBUFDISABLE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUFDS_DIFF_OUT_INTERMDISABLE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUFDS_DIFF_OUT.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUFDS_DPHY.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUFDSE3.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUFDS_GTE2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUFDS_GTE3.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUFDS_GTE4.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUFDS_IBUFDISABLE_INT.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUFDS_IBUFDISABLE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUFDS_INTERMDISABLE_INT.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUFDS_INTERMDISABLE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUFDS.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUFE3.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUF_IBUFDISABLE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUF_INTERMDISABLE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IBUF.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/ICAPE2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/ICAPE3.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IDDR_2CLK.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IDDRE1.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IDDR.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IDELAYCTRL.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IDELAYE2_FINEDELAY.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IDELAYE2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IDELAYE3.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/ILKNE4.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/ILKN.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/INBUF.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IN_FIFO.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/INV.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IOBUF_ANALOG.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IOBUF_DCIEN.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IOBUFDS_DCIEN.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IOBUFDS_DIFF_OUT_DCIEN.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IOBUFDS_DIFF_OUT_INTERMDISABLE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IOBUFDS_DIFF_OUT.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IOBUFDSE3.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IOBUFDS_INTERMDISABLE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IOBUFDS.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IOBUFE3.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IOBUF_INTERMDISABLE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/IOBUF.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/ISERDESE1.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/ISERDESE2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/ISERDESE3.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/ISERDES_NODELAY.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/ISERDES.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/JTAG_SIME2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/KEEPER.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/LDCE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/LDPE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/LUT1.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/LUT2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/LUT3.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/LUT4.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/LUT5.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/LUT6_2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/LUT6.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/MASTER_JTAG.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/MMCME2_ADV.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/MMCME2_BASE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/MMCME3_ADV.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/MMCME3_BASE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/MMCME4_ADV.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/MMCME4_BASE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/MUXCY.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/MUXF7.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/MUXF8.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/MUXF9.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OBUFDS_DPHY.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OBUFDS_GTE3_ADV.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OBUFDS_GTE3.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OBUFDS_GTE4_ADV.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OBUFDS_GTE4.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OBUFDS.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OBUFT_DCIEN.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OBUFTDS_DCIEN.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OBUFTDS.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OBUFT.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OBUF.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/ODDRE1.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/ODDR.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/ODELAYE2_FINEDELAY.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/ODELAYE2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/ODELAYE3.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OR2L.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OSERDESE1.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OSERDESE2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OSERDESE3.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OSERDES.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/OUT_FIFO.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PCIE_2_1.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PCIE_3_0.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PCIE_3_1.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PCIE40E4.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PCIE4CE4.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PHASER_IN_PHY.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PHASER_IN.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PHASER_OUT_PHY.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PHASER_OUT.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PHASER_REF.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PHY_CONTROL.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PLLE2_ADV.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PLLE2_BASE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PLLE3_ADV.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PLLE3_BASE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PLLE4_ADV.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PLLE4_BASE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PS7.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PS8.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PULLDOWN.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/PULLUP.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAM128X1D.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAM128X1S.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAM256X1D.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAM256X1S.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAM32M16.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAM32M.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAM32X1D.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAM32X1S.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAM512X1S.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAM64M8.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAM64M.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAM64X1D.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAM64X1S.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAM64X8SW.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAMB18E1.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAMB18E2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAMB36E1.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAMB36E2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAMD32.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAMD64E.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAMS32.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAMS64E1.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RAMS64E.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RIU_OR.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RX_BITSLICE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/RXTX_BITSLICE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/SIM_CONFIGE2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/SIM_CONFIGE3.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/SRL16E.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/SRLC16E.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/SRLC32E.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/STARTUPE2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/STARTUPE3.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/SYSMONE1.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/SYSMONE4.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/TX_BITSLICE_TRI.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/TX_BITSLICE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/URAM288_BASE.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/URAM288.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/USR_ACCESSE2.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/VCC.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/VCU.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/XADC.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/XORCY.v
$WORKAREA/resources/simlib/data/verilog/src/unisims/ZHOLD_DELAY.v
//-------------------------------------------------------------------------

################################################## common cell and common blocks flist ##########################
$WORKAREA/design_repo/common_cells/rtl/sv/stdcc_and.sv
$WORKAREA/design_repo/common_cells/rtl/sv/stdcc_buf.sv
$WORKAREA/design_repo/common_cells/rtl/sv/stdcc_clkand.sv
$WORKAREA/design_repo/common_cells/rtl/sv/stdcc_clkbuf.sv
$WORKAREA/design_repo/common_cells/rtl/sv/stdcc_clkicg_noscan.sv
$WORKAREA/design_repo/common_cells/rtl/sv/stdcc_clkicg.sv
$WORKAREA/design_repo/common_cells/rtl/sv/stdcc_clkinv.sv
$WORKAREA/design_repo/common_cells/rtl/sv/stdcc_clkmux.sv
$WORKAREA/design_repo/common_cells/rtl/sv/stdcc_clkor.sv
$WORKAREA/design_repo/common_cells/rtl/sv/stdcc_inv.sv
$WORKAREA/design_repo/common_cells/rtl/sv/stdcc_mux.sv
$WORKAREA/design_repo/common_cells/rtl/sv/stdcc_or.sv
$WORKAREA/design_repo/common_blocks/rtl/sv/stdcc_syncfifo.sv
$WORKAREA/design_repo/common_blocks/rtl/sv/stdcc_asyncfifo.sv
$WORKAREA/design_repo/common_blocks/rtl/sv/stdcc_asyncfifo_wrapper.sv
$WORKAREA/design_repo/common_blocks/rtl/sv/stdcc_ccm.sv
$WORKAREA/design_repo/common_blocks/rtl/sv/stdcc_clklatch.sv
$WORKAREA/design_repo/common_blocks/rtl/sv/stdcc_clkswitch.sv
$WORKAREA/design_repo/common_blocks/rtl/sv/stdcc_p2psync.sv
$WORKAREA/design_repo/common_blocks/rtl/sv/stdcc_rstn_sync2.sv
$WORKAREA/design_repo/common_blocks/rtl/sv/stdcc_sync2_rstn.sv
$WORKAREA/design_repo/common_blocks/rtl/sv/stdcc_sync2_set.sv
$WORKAREA/design_repo/common_blocks/rtl/sv/stdcc_sync3_rstn.sv
$WORKAREA/design_repo/common_blocks/rtl/sv/stdcc_sync3_set.sv
$WORKAREA/design_repo/common_blocks/rtl/sv/stdcc_rstn_jtag.sv
$WORKAREA/design_repo/common_blocks/rtl/sv/stdcc_sync_cell.sv
#################################################### common cell and common blocks flist ##########################

