[{"commit":{"message":"modify stub_id name"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"c1e29200f2f07a7b7c9a32ea12b7809916c40e62"},{"commit":{"message":"Merge branch 'openjdk:master' into aes_ctr"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"f1e3dd04500588862aacd956b60b632aee7e46da"},{"commit":{"message":"modify format"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"972b5ba41695eb5cbee5bc55f4a4171229a54c4c"},{"commit":{"message":"add more comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"051ce4e373dba66d24065ee54ad230329ca88b73"},{"commit":{"message":"modify parm to unsigned as aarch64 and x86"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"09a31b7da59f9ead69dcb1e3b8132ef375274982"},{"commit":{"message":"clean comments and format"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"a379a39fb001dc6fc24906c76db6732993153ce6"},{"commit":{"message":"clean code and optimize big endian increase"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"1f5ba9cdb2038d05af1828d81a9352d95293849b"},{"commit":{"message":"delete the zvbb assert and some assembler support because no use"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"e415fbd02515a61195f2c0b1e4ea1beab5fbce6c"},{"commit":{"message":"save branch jump and add some comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"ec66035b898e1b207f10ef8612fd9d7a5857e14b"},{"commit":{"message":"fix a jtreg problem"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"a3bd1ff1ac7494f85ceaf5567bf6091faf596d51"},{"commit":{"message":"change some instruction's sequence to make it more hardware-friendly"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"5bb019b91e4bd74677e641f93d86be419861df8b"},{"commit":{"message":"modify some var names"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"1cf06a35667183d399900a2d0563d8da780a1ea8"},{"commit":{"message":"update some register use and instruction use"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"26ea762869921b3817e0bcb41594ca9b77619537"},{"commit":{"message":"delete useless reg"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"4039116c89f77d7907cfe0741a3fa1c585f4c5a5"},{"commit":{"message":"Update the logic to ensure counter increase time same"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"2014a3c71eefbea53d4db6f3251a1dc67184e431"},{"commit":{"message":"Merge branch 'openjdk:master' into aes_ctr"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"716825a4a99287f190f5aa09db9368ffec33fb44"},{"commit":{"message":"add assertion and change test"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"8b872327ed1c9becbae5f5c13c775cb128bcb1f1"},{"commit":{"message":"add zbb and zvbb check"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"529f7cf8fef7fb0cc43a43cdeda44400dca394b6"},{"commit":{"message":"Merge branch 'openjdk:master' into aes_ctr"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"35f82e0a13f317e67afbd43dc48a492f89921295"},{"commit":{"message":"Merge branch 'openjdk:master' into aes_ctr"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"ff513708fc7f328ea06144f528095dcf8bc09534"},{"commit":{"message":"fix the counter increase at limit and add test"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"0769db02603a81a46671edd96300c1fc40fc46a2"},{"commit":{"message":"change format"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"6bd22c4e42603c31dee6cf98aa9c79b42fbbc88e"},{"commit":{"message":"update reg use and instruction"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"62f1d99e24bcd4ce53c7300a2b956ae65c0702be"},{"commit":{"message":"change some name and format"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"f3698f3742328985de1d68144a992e99323d5b70"},{"commit":{"message":"delete useless Label, change L_judge_used to L_slow_loop"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"}],"sha":"d7ddad6e632e044181fe8035f754136da3fd7871"},{"commit":{"message":"add Flags and fix the stubid name"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"7e16d2b0605741e4e935ae636ae6818ed184d73e"},{"commit":{"message":"RISC-V: implement AES-CTR mode intrinsics"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/vm_version_riscv.cpp"}],"sha":"b62a7646d337dd61572e6d99cb7164170a2438c6"}]