/**
 * Copyright (c) 2026 Tianjin University, Ltd.
 * BSD 3-Clause License.
 */

#include "chunk_gated_delta_rule_fwd_prepare_tiling.h"

#include "register/op_impl_registry.h"
#include "tiling/platform/platform_ascendc.h"
#include "tiling_base/tiling_templates_registry.h"

namespace optiling {

namespace {

bool HasTensor(const gert::StorageShape *shape)
{
    return shape != nullptr;
}

const gert::Shape &LogicalShape(const gert::StorageShape *shape)
{
    const gert::Shape &origin = shape->GetOriginShape();
    const gert::Shape &storage = shape->GetStorageShape();
    return origin.GetDimNum() >= storage.GetDimNum() ? origin : storage;
}

} // namespace

static ge::graphStatus Tiling4ChunkGatedDeltaRuleFwdPrepare(gert::TilingContext *context)
{
    auto platformInfo = context->GetPlatformInfo();
    auto ascendcPlatform = platform_ascendc::PlatformAscendC(platformInfo);
    int64_t coreNum = ascendcPlatform.GetCoreNumAic();
    if (coreNum <= 0) {
        coreNum = ascendcPlatform.GetCoreNumAiv();
    }
    if (coreNum <= 0) {
        coreNum = 1;
    }

    const gert::StorageShape *qShape = context->GetRequiredInputShape(PREPARE_INPUT_Q);
    const gert::StorageShape *kShape = context->GetRequiredInputShape(PREPARE_INPUT_K);
    const gert::StorageShape *vShape = context->GetRequiredInputShape(PREPARE_INPUT_V);
    const gert::StorageShape *gShape = context->GetRequiredInputShape(PREPARE_INPUT_G);
    const gert::StorageShape *betaShape = context->GetRequiredInputShape(PREPARE_INPUT_BETA);
    if (qShape == nullptr || kShape == nullptr || vShape == nullptr || gShape == nullptr || betaShape == nullptr) {
        OP_LOGE(context->GetNodeName(), "required input shape is null");
        return ge::GRAPH_FAILED;
    }

    const auto &q = LogicalShape(qShape);
    const auto &v = LogicalShape(vShape);
    if (q.GetDimNum() != 4 || v.GetDimNum() != 4) {
        OP_LOGE(context->GetNodeName(), "q/v rank must be 4, got q=%zu v=%zu",
                q.GetDimNum(), v.GetDimNum());
        return ge::GRAPH_FAILED;
    }

    const int64_t B = q.GetDim(0);
    const int64_t HK = q.GetDim(1);
    const int64_t T = q.GetDim(2);
    const int64_t K = q.GetDim(3);
    const int64_t HV = v.GetDim(1);
    const int64_t V = v.GetDim(3);

    auto attrPtr = context->GetAttrs();
    int64_t chunkSize = 64;
    bool allowNegEigval = false;
    bool useExp2 = false;
    bool useQkL2normAttr = false;
    bool useGateAttr = false;
    bool useBetaAttr = false;
    bool outputAAttr = true;
    if (attrPtr != nullptr) {
        const int64_t *chunkSizePtr = attrPtr->GetAttrPointer<int64_t>(PREPARE_ATTR_CHUNK_SIZE);
        const bool *allowNegPtr = attrPtr->GetAttrPointer<bool>(PREPARE_ATTR_ALLOW_NEG_EIGVAL);
        const bool *useExp2Ptr = attrPtr->GetAttrPointer<bool>(PREPARE_ATTR_USE_EXP2);
        const bool *useQkPtr = attrPtr->GetAttrPointer<bool>(PREPARE_ATTR_USE_QK_L2NORM);
        const bool *useGatePtr = attrPtr->GetAttrPointer<bool>(PREPARE_ATTR_USE_GATE);
        const bool *useBetaPtr = attrPtr->GetAttrPointer<bool>(PREPARE_ATTR_USE_BETA_SIGMOID);
        const bool *outputAPtr = attrPtr->GetAttrPointer<bool>(PREPARE_ATTR_OUTPUT_A);
        if (chunkSizePtr != nullptr) {
            chunkSize = *chunkSizePtr;
        }
        if (allowNegPtr != nullptr) {
            allowNegEigval = *allowNegPtr;
        }
        if (useExp2Ptr != nullptr) {
            useExp2 = *useExp2Ptr;
        }
        if (useQkPtr != nullptr) {
            useQkL2normAttr = *useQkPtr;
        }
        if (useGatePtr != nullptr) {
            useGateAttr = *useGatePtr;
        }
        if (useBetaPtr != nullptr) {
            useBetaAttr = *useBetaPtr;
        }
        if (outputAPtr != nullptr) {
            outputAAttr = *outputAPtr;
        }
    }

    const bool hasALog = HasTensor(context->GetOptionalInputShape(PREPARE_INPUT_A_LOG));
    const bool hasDtBias = HasTensor(context->GetOptionalInputShape(PREPARE_INPUT_DT_BIAS));
    const bool hasCuSeqlens = HasTensor(context->GetOptionalInputShape(PREPARE_INPUT_CU_SEQLENS));
    const bool hasChunkIndices = HasTensor(context->GetOptionalInputShape(PREPARE_INPUT_CHUNK_INDICES));
    // Optional outputs pack when omitted (beta_eff can land in the q_hat slot).
    // use_qk_l2norm is set by ACLNN from whether hats were actually passed.
    const bool hasQHat = useQkL2normAttr;
    const bool hasKHat = useQkL2normAttr;

    // Prefer ACLNN-inferred attrs: optional outputs can be packed and indices shift.
    const bool useGateInKernel = useGateAttr || hasALog;
    const bool useBetaSigmoid = useBetaAttr;

    int64_t seqNum = B;
    if (hasCuSeqlens) {
        const auto *cuShape = context->GetOptionalInputShape(PREPARE_INPUT_CU_SEQLENS);
        const auto &cu = LogicalShape(cuShape);
        seqNum = cu.GetDimNum() >= 1 ? (cu.GetDim(0) - 1) : 1;
    }

    int64_t totalChunks = ((T + chunkSize - 1) / chunkSize) * B * HV;
    if (hasChunkIndices) {
        const auto *idxShape = context->GetOptionalInputShape(PREPARE_INPUT_CHUNK_INDICES);
        if (idxShape != nullptr) {
            const auto &idx = LogicalShape(idxShape);
            int64_t n = idx.GetDimNum() >= 1 ? idx.GetDim(0) : 0;
            if (n > 0) {
                totalChunks = (n / 2) * HV;
            }
        }
    }

    const auto *qDesc = context->GetInputDesc(PREPARE_INPUT_Q);
    const auto *gDesc = context->GetInputDesc(PREPARE_INPUT_G);
    const auto *betaDesc = context->GetInputDesc(PREPARE_INPUT_BETA);
    if (qDesc == nullptr || gDesc == nullptr || betaDesc == nullptr) {
        OP_LOGE(context->GetNodeName(), "required input desc is null");
        return ge::GRAPH_FAILED;
    }
    const ge::DataType qDtype = qDesc->GetDataType();
    const ge::DataType gDtype = gDesc->GetDataType();
    const ge::DataType betaDtype = betaDesc->GetDataType();

    if (K != 128 || (V != 128 && V != 256) || chunkSize != 64) {
        OP_LOGE(context->GetNodeName(),
                "unsupported K=%ld V=%ld chunkSize=%ld (need K=128 V=128/256 chunkSize=64)",
                K, V, chunkSize);
        return ge::GRAPH_FAILED;
    }
    if (HK <= 0 || HV % HK != 0) {
        OP_LOGE(context->GetNodeName(), "Hv must be divisible by Hk, Hk=%ld Hv=%ld", HK, HV);
        return ge::GRAPH_FAILED;
    }
    const int64_t hRatio = HV / HK;
    if (hRatio < 1 || hRatio > 4) {
        OP_LOGE(context->GetNodeName(), "Hv/Hk=%ld not in {1,2,3,4}", hRatio);
        return ge::GRAPH_FAILED;
    }
    if (qDtype != ge::DT_BF16) {
        OP_LOGE(context->GetNodeName(), "q/k/v must be bf16, got dtype=%d", static_cast<int>(qDtype));
        return ge::GRAPH_FAILED;
    }
    if (useGateInKernel && !hasALog) {
        OP_LOGE(context->GetNodeName(), "use_gate_in_kernel requires a_log");
        return ge::GRAPH_FAILED;
    }
    if (hasDtBias && !hasALog) {
        OP_LOGE(context->GetNodeName(), "dt_bias requires a_log (use_gate_in_kernel)");
        return ge::GRAPH_FAILED;
    }
    if (hasCuSeqlens && B != 1) {
        OP_LOGE(context->GetNodeName(), "varlen requires B=1, got B=%ld", B);
        return ge::GRAPH_FAILED;
    }
    if (hasCuSeqlens && !hasChunkIndices) {
        OP_LOGE(context->GetNodeName(), "varlen requires chunk_indices with cu_seqlens");
        return ge::GRAPH_FAILED;
    }
    if (allowNegEigval && !useBetaSigmoid) {
        OP_LOGE(context->GetNodeName(), "allow_neg_eigval requires use_beta_sigmoid");
        return ge::GRAPH_FAILED;
    }

    ChunkGatedDeltaRuleFwdPrepareTilingData tiling;
    tiling.set_inputBatchSize(B);
    tiling.set_queryKeyHeadCount(HK);
    tiling.set_valueHeadCount(HV);
    tiling.set_sequenceTokenLength(T);
    tiling.set_queryKeyHeadDim(K);
    tiling.set_valueHeadDim(V);
    tiling.set_valueHeadsPerQueryKeyHead(HK == 0 ? 0 : (HV / HK));
    tiling.set_tokensPerChunk(chunkSize);
    tiling.set_packedSequenceCount(seqNum);
    tiling.set_isVariableLengthPacked(hasCuSeqlens ? 1 : 0);
    tiling.set_hasChunkIndexTable(hasChunkIndices ? 1 : 0);
    tiling.set_enableQueryKeyL2NormInKernel(useQkL2normAttr ? 1 : 0);
    tiling.set_enableFusedGateSoftplus(useGateInKernel ? 1 : 0);
    tiling.set_enableBetaSigmoid(useBetaSigmoid ? 1 : 0);
    tiling.set_hasGateDtBias(hasDtBias ? 1 : 0);
    tiling.set_hasQueryHatGmOutput(hasQHat ? 1 : 0);
    tiling.set_hasKeyHatGmOutput(hasKHat ? 1 : 0);
    tiling.set_scaleBetaByTwoWhenNegEigval(allowNegEigval ? 1 : 0);
    tiling.set_useExp2ForGateCumsum(useExp2 ? 1 : 0);
    tiling.set_queryKeyStorageDtype(static_cast<int64_t>(qDtype));
    tiling.set_gateStorageDtype(static_cast<int64_t>(gDtype));
    tiling.set_betaStorageDtype(static_cast<int64_t>(betaDtype));
    tiling.set_totalChunkTileCount(totalChunks);
    tiling.set_hasAOutput(outputAAttr ? 1 : 0);

    tiling.SaveToBuffer(context->GetRawTilingData()->GetData(), context->GetRawTilingData()->GetCapacity());
    // Kernel GET_TILING_DATA opParaSize is GetDataSize()+8 on this CANN; mismatch
    // leaves the tiling GM unbound (MTE 0x80000000).
    const size_t tilingBytes = tiling.GetDataSize();
    const size_t tilingBytesDevice = tilingBytes + 8;
    context->GetRawTilingData()->SetDataSize(tilingBytesDevice);
    context->SetTilingKey(0);
    context->SetBlockDim(static_cast<uint32_t>(coreNum > 0 ? coreNum : 1));

    uint32_t sysWorkspaceSize = ascendcPlatform.GetLibApiWorkSpaceSize();
    size_t *ws = context->GetWorkspaceSizes(1);
    if (ws == nullptr) {
        OP_LOGE(context->GetNodeName(), "workspace size buffer is null");
        return ge::GRAPH_FAILED;
    }
    // Per-core user WS: gmWsY 4×16 KiB. Must match kWsPerCoreBytes.
    ws[0] = sysWorkspaceSize + static_cast<size_t>(coreNum) * 64 * 1024;
    return ge::GRAPH_SUCCESS;
}

static ge::graphStatus TilingParse4ChunkGatedDeltaRuleFwdPrepare(gert::TilingParseContext *context)
{
    (void)context;
    return ge::GRAPH_SUCCESS;
}

struct ChunkGatedDeltaRuleFwdPrepareCompileInfo {};

IMPL_OP_OPTILING(ChunkGatedDeltaRuleFwdPrepare)
    .Tiling(Tiling4ChunkGatedDeltaRuleFwdPrepare)
    .TilingParse<ChunkGatedDeltaRuleFwdPrepareCompileInfo>(TilingParse4ChunkGatedDeltaRuleFwdPrepare);

} // namespace optiling
