Protel Design System Design Rule Check
PCB File : D:\Github\BLUETOOTH_TRACKING\HW\Source\AccessControl\AccessControl_V1.0.1.PcbDoc
Date     : 5/12/2025
Time     : 12:17:36 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.61mm) (InNet('NetLCD1_7')),(All)
   Violation between Clearance Constraint: (0.54mm < 0.61mm) Between Pad R35-1(15.394mm,21.32mm) on Top Layer And Pad R35-2(15.394mm,22.52mm) on Top Layer 
Rule Violations :1

Processing Rule : Clearance Constraint (Gap=0.6mm) (InDifferentialPairClass('All Differential Pairs')),(InPoly)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.61mm) (InNet('NetLCD1_6')),(All)
   Violation between Clearance Constraint: (0.37mm < 0.61mm) Between Pad U7-23(17.934mm,19.314mm) on Top Layer And Pad U7-24(16.664mm,19.314mm) on Top Layer 
   Violation between Clearance Constraint: (0.566mm < 0.61mm) Between Pad U7-23(17.934mm,19.314mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.37mm < 0.61mm) Between Pad U7-24(16.664mm,19.314mm) on Top Layer And Pad U7-25(15.394mm,19.314mm) on Top Layer 
   Violation between Clearance Constraint: (0.566mm < 0.61mm) Between Pad U7-24(16.664mm,19.314mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.566mm < 0.61mm) Between Pad U7-24(16.664mm,19.314mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.566mm < 0.61mm) Between Pad U7-25(15.394mm,19.314mm) on Top Layer And Region (0 hole(s)) Top Layer 
Rule Violations :6

Processing Rule : Clearance Constraint (Gap=0.61mm) (InNet('NetLCD1_10')),(All)
   Violation between Clearance Constraint: (0.54mm < 0.61mm) Between Pad R36-1(14.124mm,21.32mm) on Top Layer And Pad R36-2(14.124mm,22.52mm) on Top Layer 
Rule Violations :1

Processing Rule : Clearance Constraint (Gap=0.61mm) (InNet('NetLCD1_13')),(All)
   Violation between Clearance Constraint: (0.37mm < 0.61mm) Between Pad U7-32(12.359mm,11.714mm) on Top Layer And Pad U7-33(12.359mm,10.444mm) on Top Layer 
   Violation between Clearance Constraint: (0.483mm < 0.61mm) Between Pad U7-32(12.359mm,11.714mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.37mm < 0.61mm) Between Pad U7-33(12.359mm,10.444mm) on Top Layer And Pad U7-34(12.359mm,9.174mm) on Top Layer 
   Violation between Clearance Constraint: (0.561mm < 0.61mm) Between Pad U7-33(12.359mm,10.444mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.566mm < 0.61mm) Between Pad U7-33(12.359mm,10.444mm) on Top Layer And Region (0 hole(s)) Top Layer 
Rule Violations :5

Processing Rule : Clearance Constraint (Gap=0.61mm) (InNet('NetLCD1_12')),(All)
   Violation between Clearance Constraint: (0.37mm < 0.61mm) Between Pad U7-30(12.359mm,14.254mm) on Top Layer And Pad U7-31(12.359mm,12.984mm) on Top Layer 
   Violation between Clearance Constraint: (0.483mm < 0.61mm) Between Pad U7-30(12.359mm,14.254mm) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (0.37mm < 0.61mm) Between Pad U7-31(12.359mm,12.984mm) on Top Layer And Pad U7-32(12.359mm,11.714mm) on Top Layer 
   Violation between Clearance Constraint: (0.571mm < 0.61mm) Between Pad U7-31(12.359mm,12.984mm) on Top Layer And Region (0 hole(s)) Top Layer 
Rule Violations :4

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.203mm) (Max=2.54mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (50.899mm,83.998mm) on Top Overlay And Pad R91-2(51.029mm,83.988mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Arc (66.394mm,42.799mm) on Top Overlay And Pad D14-A(65.325mm,42.799mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Arc (66.625mm,45.11mm) on Top Overlay And Pad D11-A(67.694mm,45.11mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Arc (72.363mm,42.799mm) on Top Overlay And Pad D12-A(71.294mm,42.799mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (77.596mm,37.56mm) on Top Overlay And Pad C57-2(77.241mm,37.677mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.095mm < 0.254mm) Between Arc (87.425mm,15.85mm) on Top Overlay And Pad R66-1(87.246mm,14.322mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.095mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Arc (87.425mm,15.85mm) on Top Overlay And Pad TP12-1(87.425mm,15.85mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (91.67mm,91.85mm) on Top Overlay And Pad D20-C(92.343mm,91.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C1-1(25.738mm,90.692mm) on Top Layer And Track (25.089mm,91.167mm)(25.089mm,95.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C1-1(25.738mm,90.692mm) on Top Layer And Track (25.158mm,90.137mm)(25.158mm,92.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C1-1(25.738mm,90.692mm) on Top Layer And Track (25.158mm,90.137mm)(26.318mm,90.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C1-1(25.738mm,90.692mm) on Top Layer And Track (26.318mm,90.137mm)(26.318mm,92.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C1-2(25.738mm,92.042mm) on Top Layer And Track (25.089mm,91.167mm)(25.089mm,95.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C1-2(25.738mm,92.042mm) on Top Layer And Track (25.158mm,90.137mm)(25.158mm,92.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C1-2(25.738mm,92.042mm) on Top Layer And Track (25.158mm,92.597mm)(26.318mm,92.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C1-2(25.738mm,92.042mm) on Top Layer And Track (26.318mm,90.137mm)(26.318mm,92.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad C1-2(25.738mm,92.042mm) on Top Layer And Track (26.336mm,91.553mm)(26.336mm,96.153mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad C1-2(25.738mm,92.042mm) on Top Layer And Track (26.336mm,91.553mm)(26.623mm,91.553mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C19-1(34.783mm,38.358mm) on Top Layer And Track (34.203mm,36.453mm)(34.203mm,38.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C19-1(34.783mm,38.358mm) on Top Layer And Track (34.203mm,38.913mm)(35.363mm,38.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C19-1(34.783mm,38.358mm) on Top Layer And Track (35.363mm,36.453mm)(35.363mm,38.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad C19-1(34.783mm,38.358mm) on Top Layer And Track (35.409mm,38.746mm)(35.409mm,40.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad C19-1(34.783mm,38.358mm) on Top Layer And Track (35.409mm,38.746mm)(36.269mm,38.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C19-2(34.783mm,37.008mm) on Top Layer And Track (34.203mm,36.453mm)(34.203mm,38.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C19-2(34.783mm,37.008mm) on Top Layer And Track (34.203mm,36.453mm)(35.363mm,36.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C19-2(34.783mm,37.008mm) on Top Layer And Track (35.363mm,36.453mm)(35.363mm,38.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C20-1(37.189mm,41.504mm) on Top Layer And Track (35.284mm,40.924mm)(37.744mm,40.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C20-1(37.189mm,41.504mm) on Top Layer And Track (35.284mm,42.084mm)(37.744mm,42.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C20-1(37.189mm,41.504mm) on Top Layer And Track (37.744mm,40.924mm)(37.744mm,42.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C20-2(35.839mm,41.504mm) on Top Layer And Track (35.284mm,40.924mm)(35.284mm,42.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C20-2(35.839mm,41.504mm) on Top Layer And Track (35.284mm,40.924mm)(37.744mm,40.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C20-2(35.839mm,41.504mm) on Top Layer And Track (35.284mm,42.084mm)(37.744mm,42.084mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad C2-1(43.569mm,90.743mm) on Top Layer And Track (42.919mm,91.218mm)(42.919mm,95.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C2-1(43.569mm,90.743mm) on Top Layer And Track (42.989mm,90.188mm)(42.989mm,92.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C2-1(43.569mm,90.743mm) on Top Layer And Track (42.989mm,90.188mm)(44.149mm,90.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C2-1(43.569mm,90.743mm) on Top Layer And Track (44.149mm,90.188mm)(44.149mm,92.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C2-2(43.569mm,92.093mm) on Top Layer And Track (42.919mm,91.218mm)(42.919mm,95.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C2-2(43.569mm,92.093mm) on Top Layer And Track (42.989mm,90.188mm)(42.989mm,92.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C2-2(43.569mm,92.093mm) on Top Layer And Track (42.989mm,92.648mm)(44.149mm,92.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C2-2(43.569mm,92.093mm) on Top Layer And Track (44.149mm,90.188mm)(44.149mm,92.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C2-2(43.569mm,92.093mm) on Top Layer And Track (44.192mm,91.528mm)(44.192mm,96.128mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.217mm < 0.254mm) Between Pad C2-2(43.569mm,92.093mm) on Top Layer And Track (44.192mm,91.528mm)(44.479mm,91.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.217mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C22-1(37.796mm,37.008mm) on Top Layer And Track (37.316mm,36.578mm)(37.316mm,37.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C22-1(37.796mm,37.008mm) on Top Layer And Track (37.316mm,36.578mm)(39.276mm,36.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C22-1(37.796mm,37.008mm) on Top Layer And Track (37.316mm,37.438mm)(39.276mm,37.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C22-2(38.796mm,37.008mm) on Top Layer And Track (37.316mm,36.578mm)(39.276mm,36.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C22-2(38.796mm,37.008mm) on Top Layer And Track (37.316mm,37.438mm)(39.276mm,37.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C22-2(38.796mm,37.008mm) on Top Layer And Track (39.276mm,36.578mm)(39.276mm,37.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad C34-2(43.137mm,45.339mm) on Top Layer And Track (40.64mm,44.475mm)(43.84mm,44.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C39-2(44.069mm,29.624mm) on Top Layer And Track (43.639mm,29.144mm)(43.639mm,31.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C39-2(44.069mm,29.624mm) on Top Layer And Track (43.639mm,29.144mm)(44.499mm,29.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C39-2(44.069mm,29.624mm) on Top Layer And Track (44.499mm,29.144mm)(44.499mm,31.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C40-1(41.58mm,30.624mm) on Top Layer And Track (41.15mm,29.144mm)(41.15mm,31.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C40-1(41.58mm,30.624mm) on Top Layer And Track (41.15mm,31.104mm)(42.01mm,31.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C40-1(41.58mm,30.624mm) on Top Layer And Track (42.01mm,29.144mm)(42.01mm,31.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C40-2(41.58mm,29.624mm) on Top Layer And Track (41.15mm,29.144mm)(41.15mm,31.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C40-2(41.58mm,29.624mm) on Top Layer And Track (41.15mm,29.144mm)(42.01mm,29.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C40-2(41.58mm,29.624mm) on Top Layer And Track (42.01mm,29.144mm)(42.01mm,31.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C42-2(5.055mm,60.492mm) on Top Layer And Track (4.475mm,58.587mm)(4.475mm,61.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C42-2(5.055mm,60.492mm) on Top Layer And Track (4.475mm,61.047mm)(5.635mm,61.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C42-2(5.055mm,60.492mm) on Top Layer And Track (5.592mm,58.587mm)(5.592mm,61.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C42-2(5.055mm,60.492mm) on Top Layer And Track (5.592mm,61.047mm)(6.752mm,61.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C42-2(5.055mm,60.492mm) on Top Layer And Track (5.635mm,58.587mm)(5.635mm,61.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C43-1(6.172mm,59.142mm) on Top Layer And Track (4.475mm,58.587mm)(5.635mm,58.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C43-1(6.172mm,59.142mm) on Top Layer And Track (5.592mm,58.587mm)(5.592mm,61.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C43-1(6.172mm,59.142mm) on Top Layer And Track (5.592mm,58.587mm)(6.752mm,58.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C43-1(6.172mm,59.142mm) on Top Layer And Track (5.635mm,58.587mm)(5.635mm,61.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C43-1(6.172mm,59.142mm) on Top Layer And Track (6.752mm,58.587mm)(6.752mm,61.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad C5-2(33.003mm,86.422mm) on Top Layer And Track (29.193mm,85.381mm)(33.688mm,85.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad C5-2(33.003mm,86.422mm) on Top Layer And Track (29.193mm,87.463mm)(33.688mm,87.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad C5-2(33.003mm,86.422mm) on Top Layer And Track (29.193mm,87.514mm)(33.688mm,87.514mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad C5-2(33.003mm,86.422mm) on Top Layer And Track (33.688mm,85.381mm)(33.688mm,87.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad C5-2(33.003mm,86.422mm) on Top Layer And Track (33.688mm,87.514mm)(33.688mm,89.597mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C56-1(74.413mm,30.796mm) on Top Layer And Track (73.833mm,30.241mm)(73.833mm,32.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C56-1(74.413mm,30.796mm) on Top Layer And Track (73.833mm,30.241mm)(74.993mm,30.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C56-1(74.413mm,30.796mm) on Top Layer And Track (74.993mm,30.241mm)(74.993mm,32.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad C56-2(74.413mm,32.146mm) on Top Layer And Track (73.793mm,32.835mm)(75.033mm,32.835mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C56-2(74.413mm,32.146mm) on Top Layer And Track (73.833mm,30.241mm)(73.833mm,32.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C56-2(74.413mm,32.146mm) on Top Layer And Track (73.833mm,32.701mm)(74.993mm,32.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C56-2(74.413mm,32.146mm) on Top Layer And Track (74.993mm,30.241mm)(74.993mm,32.701mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C57-1(77.241mm,36.327mm) on Top Layer And Track (76.661mm,35.772mm)(76.661mm,38.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C57-1(77.241mm,36.327mm) on Top Layer And Track (76.661mm,35.772mm)(77.821mm,35.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C57-1(77.241mm,36.327mm) on Top Layer And Track (77.821mm,35.772mm)(77.821mm,38.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C57-2(77.241mm,37.677mm) on Top Layer And Track (76.661mm,35.772mm)(76.661mm,38.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C57-2(77.241mm,37.677mm) on Top Layer And Track (76.661mm,38.232mm)(77.821mm,38.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C57-2(77.241mm,37.677mm) on Top Layer And Track (77.821mm,35.772mm)(77.821mm,38.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C58-2(77.318mm,25.745mm) on Top Layer And Track (76.738mm,23.84mm)(76.738mm,26.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C58-2(77.318mm,25.745mm) on Top Layer And Track (76.738mm,26.3mm)(77.898mm,26.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C58-2(77.318mm,25.745mm) on Top Layer And Track (77.898mm,23.84mm)(77.898mm,26.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C59-1(85.446mm,31.627mm) on Top Layer And Track (84.866mm,29.722mm)(84.866mm,32.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C59-1(85.446mm,31.627mm) on Top Layer And Track (84.866mm,32.182mm)(86.026mm,32.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C59-1(85.446mm,31.627mm) on Top Layer And Track (86.026mm,29.722mm)(86.026mm,32.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C60-1(84.161mm,31.627mm) on Top Layer And Track (83.581mm,29.722mm)(83.581mm,32.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C60-1(84.161mm,31.627mm) on Top Layer And Track (83.581mm,32.182mm)(84.741mm,32.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C60-1(84.161mm,31.627mm) on Top Layer And Track (84.741mm,29.722mm)(84.741mm,32.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad C61-2(88.827mm,32.004mm) on Top Layer And Track (86.285mm,31.277mm)(89.585mm,31.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C61-2(88.827mm,32.004mm) on Top Layer And Track (86.922mm,31.424mm)(89.382mm,31.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C61-2(88.827mm,32.004mm) on Top Layer And Track (86.922mm,32.584mm)(89.382mm,32.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C61-2(88.827mm,32.004mm) on Top Layer And Track (89.382mm,31.424mm)(89.382mm,32.584mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C76-1(63.97mm,24.336mm) on Top Layer And Track (62.065mm,23.756mm)(64.525mm,23.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C76-1(63.97mm,24.336mm) on Top Layer And Track (62.065mm,24.916mm)(64.525mm,24.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C76-1(63.97mm,24.336mm) on Top Layer And Track (64.525mm,23.756mm)(64.525mm,24.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C76-2(62.62mm,24.336mm) on Top Layer And Track (62.065mm,23.756mm)(62.065mm,24.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C76-2(62.62mm,24.336mm) on Top Layer And Track (62.065mm,23.756mm)(64.525mm,23.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C76-2(62.62mm,24.336mm) on Top Layer And Track (62.065mm,24.916mm)(64.525mm,24.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C81-1(65.251mm,24.336mm) on Top Layer And Track (64.696mm,23.756mm)(64.696mm,24.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C81-1(65.251mm,24.336mm) on Top Layer And Track (64.696mm,23.756mm)(67.156mm,23.756mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C81-1(65.251mm,24.336mm) on Top Layer And Track (64.696mm,24.916mm)(67.156mm,24.916mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C84-2(67.973mm,34.455mm) on Top Layer And Track (67.393mm,32.55mm)(67.393mm,35.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C84-2(67.973mm,34.455mm) on Top Layer And Track (67.393mm,35.01mm)(68.553mm,35.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C84-2(67.973mm,34.455mm) on Top Layer And Track (68.553mm,32.55mm)(68.553mm,35.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C85-1(69.268mm,33.105mm) on Top Layer And Track (68.688mm,32.55mm)(68.688mm,35.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C85-1(69.268mm,33.105mm) on Top Layer And Track (68.688mm,32.55mm)(69.848mm,32.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C85-1(69.268mm,33.105mm) on Top Layer And Track (69.848mm,32.55mm)(69.848mm,35.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C85-2(69.268mm,34.455mm) on Top Layer And Track (68.688mm,32.55mm)(68.688mm,35.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C85-2(69.268mm,34.455mm) on Top Layer And Track (68.688mm,35.01mm)(69.848mm,35.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C85-2(69.268mm,34.455mm) on Top Layer And Track (69.848mm,32.55mm)(69.848mm,35.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad C87-1(89.937mm,9.969mm) on Top Layer And Track (88.17mm,9.42mm)(89.33mm,9.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad C87-1(89.937mm,9.969mm) on Top Layer And Track (89.33mm,9.42mm)(89.33mm,11.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C87-1(89.937mm,9.969mm) on Top Layer And Track (89.357mm,9.414mm)(89.357mm,11.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C87-1(89.937mm,9.969mm) on Top Layer And Track (89.357mm,9.414mm)(90.517mm,9.414mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C87-1(89.937mm,9.969mm) on Top Layer And Track (90.517mm,9.414mm)(90.517mm,11.874mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C88-2(82.118mm,64.2mm) on Top Layer And Track (81.538mm,62.295mm)(81.538mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C88-2(82.118mm,64.2mm) on Top Layer And Track (81.538mm,64.755mm)(82.698mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C88-2(82.118mm,64.2mm) on Top Layer And Track (82.698mm,62.295mm)(82.698mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C88-2(82.118mm,64.2mm) on Top Layer And Track (82.707mm,62.295mm)(82.707mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C88-2(82.118mm,64.2mm) on Top Layer And Track (82.707mm,64.755mm)(83.867mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C89-1(83.287mm,62.85mm) on Top Layer And Track (81.538mm,62.295mm)(82.698mm,62.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C89-1(83.287mm,62.85mm) on Top Layer And Track (82.698mm,62.295mm)(82.698mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C89-1(83.287mm,62.85mm) on Top Layer And Track (82.707mm,62.295mm)(82.707mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C89-1(83.287mm,62.85mm) on Top Layer And Track (82.707mm,62.295mm)(83.867mm,62.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C89-1(83.287mm,62.85mm) on Top Layer And Track (83.867mm,62.295mm)(83.867mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C89-2(83.287mm,64.2mm) on Top Layer And Track (81.538mm,64.755mm)(82.698mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C89-2(83.287mm,64.2mm) on Top Layer And Track (82.698mm,62.295mm)(82.698mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C89-2(83.287mm,64.2mm) on Top Layer And Track (82.707mm,62.295mm)(82.707mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C89-2(83.287mm,64.2mm) on Top Layer And Track (82.707mm,64.755mm)(83.867mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C89-2(83.287mm,64.2mm) on Top Layer And Track (83.867mm,62.295mm)(83.867mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C90-1(69.367mm,64.131mm) on Top Layer And Track (67.67mm,63.565mm)(68.83mm,63.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C90-1(69.367mm,64.131mm) on Top Layer And Track (68.787mm,63.576mm)(68.787mm,66.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C90-1(69.367mm,64.131mm) on Top Layer And Track (68.787mm,63.576mm)(69.947mm,63.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C90-1(69.367mm,64.131mm) on Top Layer And Track (68.83mm,63.565mm)(68.83mm,66.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C90-1(69.367mm,64.131mm) on Top Layer And Track (69.947mm,63.576mm)(69.947mm,66.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C90-2(69.367mm,65.481mm) on Top Layer And Track (67.67mm,66.025mm)(68.83mm,66.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C90-2(69.367mm,65.481mm) on Top Layer And Track (68.787mm,63.576mm)(68.787mm,66.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C90-2(69.367mm,65.481mm) on Top Layer And Track (68.787mm,66.036mm)(69.947mm,66.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C90-2(69.367mm,65.481mm) on Top Layer And Track (68.83mm,63.565mm)(68.83mm,66.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C90-2(69.367mm,65.481mm) on Top Layer And Track (69.947mm,63.576mm)(69.947mm,66.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C92-1(19.072mm,33.35mm) on Top Layer And Track (18.517mm,32.77mm)(18.517mm,33.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C92-1(19.072mm,33.35mm) on Top Layer And Track (18.517mm,32.77mm)(20.977mm,32.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C92-1(19.072mm,33.35mm) on Top Layer And Track (18.517mm,33.93mm)(20.977mm,33.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad D20-A(93.843mm,91.85mm) on Top Layer And Track (91.69mm,91.22mm)(94.41mm,91.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad D20-A(93.843mm,91.85mm) on Top Layer And Track (92.896mm,91.24mm)(93.296mm,91.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad D20-A(93.843mm,91.85mm) on Top Layer And Track (92.896mm,92.46mm)(93.296mm,92.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad D20-A(93.843mm,91.85mm) on Top Layer And Track (94.41mm,89.98mm)(94.41mm,91.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad D20-C(92.343mm,91.85mm) on Top Layer And Track (91.69mm,91.22mm)(94.41mm,91.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D20-C(92.343mm,91.85mm) on Top Layer And Track (92.896mm,91.24mm)(93.296mm,91.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D20-C(92.343mm,91.85mm) on Top Layer And Track (92.896mm,92.46mm)(93.296mm,92.46mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad FB10-1(75.921mm,50.673mm) on Top Layer And Track (73.893mm,51.228mm)(75.053mm,51.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB10-1(75.921mm,50.673mm) on Top Layer And Track (74.921mm,48.131mm)(74.921mm,51.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad FB10-1(75.921mm,50.673mm) on Top Layer And Track (74.921mm,51.431mm)(76.921mm,51.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad FB10-1(75.921mm,50.673mm) on Top Layer And Track (75.053mm,48.768mm)(75.053mm,51.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB10-1(75.921mm,50.673mm) on Top Layer And Track (76.921mm,48.131mm)(76.921mm,51.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad FB10-2(75.921mm,48.89mm) on Top Layer And Track (73.893mm,48.768mm)(75.053mm,48.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB10-2(75.921mm,48.89mm) on Top Layer And Track (74.921mm,48.131mm)(74.921mm,51.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad FB10-2(75.921mm,48.89mm) on Top Layer And Track (74.921mm,48.131mm)(76.921mm,48.131mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad FB10-2(75.921mm,48.89mm) on Top Layer And Track (75.053mm,48.768mm)(75.053mm,51.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB10-2(75.921mm,48.89mm) on Top Layer And Track (76.921mm,48.131mm)(76.921mm,51.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB8-1(52.438mm,7.441mm) on Top Layer And Track (49.896mm,6.441mm)(53.196mm,6.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB8-1(52.438mm,7.441mm) on Top Layer And Track (49.896mm,8.441mm)(53.196mm,8.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad FB8-1(52.438mm,7.441mm) on Top Layer And Track (53.196mm,6.441mm)(53.196mm,8.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad FB8-2(50.654mm,7.441mm) on Top Layer And Track (49.896mm,6.441mm)(49.896mm,8.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB8-2(50.654mm,7.441mm) on Top Layer And Track (49.896mm,6.441mm)(53.196mm,6.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB8-2(50.654mm,7.441mm) on Top Layer And Track (49.896mm,8.441mm)(53.196mm,8.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad J4-1(94.527mm,61.069mm) on Top Layer And Track (92.333mm,61.607mm)(93.493mm,61.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad J4-1(94.527mm,61.069mm) on Top Layer And Track (93.493mm,59.147mm)(93.493mm,61.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J4-1(94.527mm,61.069mm) on Top Layer And Track (94.727mm,57.432mm)(94.727mm,60.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Pad J4-3(94.496mm,63.544mm) on Top Layer And Track (92.562mm,62.999mm)(93.502mm,62.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad J4-3(94.496mm,63.544mm) on Top Layer And Track (93.502mm,62.999mm)(93.502mm,65.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad J4-4(94.496mm,64.794mm) on Top Layer And Track (92.562mm,65.279mm)(93.502mm,65.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Pad J4-4(94.496mm,64.794mm) on Top Layer And Track (93.502mm,62.999mm)(93.502mm,65.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J4-8(94.496mm,69.794mm) on Top Layer And Track (94.727mm,70.52mm)(94.727mm,73.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R10-1(39.975mm,98.476mm) on Top Layer And Track (37.84mm,97.856mm)(40.56mm,97.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R10-1(39.975mm,98.476mm) on Top Layer And Track (37.84mm,99.096mm)(40.56mm,99.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad R10-1(39.975mm,98.476mm) on Top Layer And Track (37.869mm,97.938mm)(40.329mm,97.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad R10-1(39.975mm,98.476mm) on Top Layer And Track (40.329mm,96.778mm)(40.329mm,97.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R10-1(39.975mm,98.476mm) on Top Layer And Track (40.56mm,97.856mm)(40.56mm,99.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R19-1(12.8mm,22.87mm) on Top Layer And Track (12.18mm,20.735mm)(12.18mm,23.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R19-1(12.8mm,22.87mm) on Top Layer And Track (12.18mm,23.455mm)(13.42mm,23.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R19-1(12.8mm,22.87mm) on Top Layer And Track (13.42mm,20.735mm)(13.42mm,23.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R19-2(12.8mm,21.32mm) on Top Layer And Track (12.18mm,20.735mm)(12.18mm,23.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R19-2(12.8mm,21.32mm) on Top Layer And Track (12.18mm,20.735mm)(13.42mm,20.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R19-2(12.8mm,21.32mm) on Top Layer And Track (13.42mm,20.735mm)(13.42mm,23.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R24-1(61.747mm,48.639mm) on Top Layer And Track (61.127mm,48.054mm)(61.127mm,50.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R24-1(61.747mm,48.639mm) on Top Layer And Track (61.127mm,48.054mm)(62.367mm,48.054mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R24-1(61.747mm,48.639mm) on Top Layer And Track (62.367mm,48.054mm)(62.367mm,50.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R24-2(61.747mm,50.189mm) on Top Layer And Track (61.127mm,48.054mm)(61.127mm,50.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R24-2(61.747mm,50.189mm) on Top Layer And Track (61.127mm,50.774mm)(62.367mm,50.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R24-2(61.747mm,50.189mm) on Top Layer And Track (62.367mm,48.054mm)(62.367mm,50.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R27-1(81.615mm,7.778mm) on Top Layer And Track (81.075mm,7.308mm)(81.075mm,8.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R27-1(81.615mm,7.778mm) on Top Layer And Track (81.075mm,7.308mm)(83.355mm,7.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R27-1(81.615mm,7.778mm) on Top Layer And Track (81.075mm,8.248mm)(83.355mm,8.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad R27-1(81.615mm,7.778mm) on Top Layer And Track (81.135mm,6.484mm)(81.135mm,7.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad R27-1(81.615mm,7.778mm) on Top Layer And Track (81.135mm,7.344mm)(83.095mm,7.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R27-2(82.815mm,7.778mm) on Top Layer And Track (81.075mm,7.308mm)(83.355mm,7.308mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R27-2(82.815mm,7.778mm) on Top Layer And Track (81.075mm,8.248mm)(83.355mm,8.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad R27-2(82.815mm,7.778mm) on Top Layer And Track (81.135mm,7.344mm)(83.095mm,7.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad R27-2(82.815mm,7.778mm) on Top Layer And Track (83.095mm,6.484mm)(83.095mm,7.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R27-2(82.815mm,7.778mm) on Top Layer And Track (83.355mm,7.308mm)(83.355mm,8.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R29-2(31.255mm,57.861mm) on Top Layer And Track (29.12mm,57.241mm)(31.84mm,57.241mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R29-2(31.255mm,57.861mm) on Top Layer And Track (29.12mm,58.481mm)(31.84mm,58.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R29-2(31.255mm,57.861mm) on Top Layer And Track (31.84mm,57.241mm)(31.84mm,58.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R30-1(29.718mm,56.312mm) on Top Layer And Track (29.133mm,55.692mm)(29.133mm,56.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R30-1(29.718mm,56.312mm) on Top Layer And Track (29.133mm,55.692mm)(31.853mm,55.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R30-1(29.718mm,56.312mm) on Top Layer And Track (29.133mm,56.932mm)(31.853mm,56.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R30-2(31.267mm,56.312mm) on Top Layer And Track (29.133mm,55.692mm)(31.853mm,55.692mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R30-2(31.267mm,56.312mm) on Top Layer And Track (29.133mm,56.932mm)(31.853mm,56.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R30-2(31.267mm,56.312mm) on Top Layer And Track (31.853mm,55.692mm)(31.853mm,56.932mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R31-1(31.953mm,23.079mm) on Top Layer And Track (31.483mm,21.339mm)(31.483mm,23.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R31-1(31.953mm,23.079mm) on Top Layer And Track (31.483mm,23.619mm)(32.423mm,23.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R31-1(31.953mm,23.079mm) on Top Layer And Track (32.423mm,21.339mm)(32.423mm,23.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R31-2(31.953mm,21.879mm) on Top Layer And Track (31.483mm,21.339mm)(31.483mm,23.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R31-2(31.953mm,21.879mm) on Top Layer And Track (31.483mm,21.339mm)(32.423mm,21.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R31-2(31.953mm,21.879mm) on Top Layer And Track (32.423mm,21.339mm)(32.423mm,23.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R44-2(50.74mm,44.231mm) on Top Layer And Track (50.27mm,43.691mm)(50.27mm,45.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R44-2(50.74mm,44.231mm) on Top Layer And Track (50.27mm,43.691mm)(51.21mm,43.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R45-1(80.59mm,48.743mm) on Top Layer And Track (78.455mm,48.123mm)(81.175mm,48.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R45-1(80.59mm,48.743mm) on Top Layer And Track (78.455mm,49.363mm)(81.175mm,49.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad R45-1(80.59mm,48.743mm) on Top Layer And Track (80.169mm,49.443mm)(84.169mm,49.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R45-1(80.59mm,48.743mm) on Top Layer And Track (81.175mm,48.123mm)(81.175mm,49.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R45-2(79.04mm,48.743mm) on Top Layer And Track (78.455mm,48.123mm)(78.455mm,49.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R45-2(79.04mm,48.743mm) on Top Layer And Track (78.455mm,48.123mm)(81.175mm,48.123mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R45-2(79.04mm,48.743mm) on Top Layer And Track (78.455mm,49.363mm)(81.175mm,49.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R46-1(54.55mm,45.431mm) on Top Layer And Track (54.08mm,43.691mm)(54.08mm,45.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R46-1(54.55mm,45.431mm) on Top Layer And Track (54.08mm,45.971mm)(55.02mm,45.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R46-1(54.55mm,45.431mm) on Top Layer And Track (55.02mm,43.691mm)(55.02mm,45.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R46-2(54.55mm,44.231mm) on Top Layer And Track (54.08mm,43.691mm)(54.08mm,45.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R46-2(54.55mm,44.231mm) on Top Layer And Track (54.08mm,43.691mm)(55.02mm,43.691mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R46-2(54.55mm,44.231mm) on Top Layer And Track (55.02mm,43.691mm)(55.02mm,45.971mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R47-1(61.351mm,60.35mm) on Top Layer And Track (60.811mm,59.88mm)(60.811mm,60.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R47-1(61.351mm,60.35mm) on Top Layer And Track (60.811mm,59.88mm)(63.091mm,59.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R47-1(61.351mm,60.35mm) on Top Layer And Track (60.811mm,60.82mm)(63.091mm,60.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R49-1(61.351mm,59.08mm) on Top Layer And Track (60.811mm,58.61mm)(60.811mm,59.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R49-1(61.351mm,59.08mm) on Top Layer And Track (60.811mm,58.61mm)(63.091mm,58.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R49-1(61.351mm,59.08mm) on Top Layer And Track (60.811mm,59.55mm)(63.091mm,59.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R5-1(37.27mm,98.793mm) on Top Layer And Track (36.65mm,96.659mm)(36.65mm,99.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R5-1(37.27mm,98.793mm) on Top Layer And Track (36.65mm,99.379mm)(37.89mm,99.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R5-1(37.27mm,98.793mm) on Top Layer And Track (37.84mm,97.856mm)(37.84mm,99.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad R5-1(37.27mm,98.793mm) on Top Layer And Track (37.84mm,99.096mm)(40.56mm,99.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R5-1(37.27mm,98.793mm) on Top Layer And Track (37.89mm,96.659mm)(37.89mm,99.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R5-2(37.27mm,97.244mm) on Top Layer And Track (36.65mm,96.659mm)(36.65mm,99.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R5-2(37.27mm,97.244mm) on Top Layer And Track (36.65mm,96.659mm)(37.89mm,96.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad R5-2(37.27mm,97.244mm) on Top Layer And Track (37.84mm,97.856mm)(37.84mm,99.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.207mm < 0.254mm) Between Pad R5-2(37.27mm,97.244mm) on Top Layer And Track (37.84mm,97.856mm)(40.56mm,97.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.207mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad R5-2(37.27mm,97.244mm) on Top Layer And Track (37.869mm,96.778mm)(37.869mm,97.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R5-2(37.27mm,97.244mm) on Top Layer And Track (37.869mm,96.778mm)(40.329mm,96.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R5-2(37.27mm,97.244mm) on Top Layer And Track (37.89mm,96.659mm)(37.89mm,99.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R6-1(24.76mm,98.436mm) on Top Layer And Track (22.626mm,97.816mm)(25.346mm,97.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.015mm < 0.254mm) Between Pad R6-1(24.76mm,98.436mm) on Top Layer And Track (22.626mm,97.939mm)(25.346mm,97.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.015mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R6-1(24.76mm,98.436mm) on Top Layer And Track (22.626mm,99.056mm)(25.346mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-2(23.211mm,98.436mm) on Top Layer And Track (20.009mm,97.816mm)(22.729mm,97.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.16mm < 0.254mm) Between Pad R6-2(23.211mm,98.436mm) on Top Layer And Track (20.009mm,99.056mm)(22.729mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.16mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R6-2(23.211mm,98.436mm) on Top Layer And Track (22.626mm,96.699mm)(22.626mm,97.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R6-2(23.211mm,98.436mm) on Top Layer And Track (22.626mm,97.816mm)(22.626mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R6-2(23.211mm,98.436mm) on Top Layer And Track (22.626mm,97.816mm)(25.346mm,97.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.015mm < 0.254mm) Between Pad R6-2(23.211mm,98.436mm) on Top Layer And Track (22.626mm,97.939mm)(25.346mm,97.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.015mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R6-2(23.211mm,98.436mm) on Top Layer And Track (22.626mm,99.056mm)(25.346mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R6-2(23.211mm,98.436mm) on Top Layer And Track (22.729mm,97.816mm)(22.729mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R62-1(84.357mm,23.216mm) on Top Layer And Track (80.528mm,22.416mm)(83.668mm,22.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R62-1(84.357mm,23.216mm) on Top Layer And Track (80.528mm,24.016mm)(83.668mm,24.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R62-1(84.357mm,23.216mm) on Top Layer And Track (83.638mm,22.416mm)(83.638mm,24.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R62-1(84.357mm,23.216mm) on Top Layer And Track (83.638mm,22.416mm)(86.778mm,22.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R62-1(84.357mm,23.216mm) on Top Layer And Track (83.638mm,24.016mm)(86.778mm,24.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R62-1(84.357mm,23.216mm) on Top Layer And Track (83.668mm,22.416mm)(83.668mm,24.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R62-2(86.059mm,23.216mm) on Top Layer And Track (83.638mm,22.416mm)(86.778mm,22.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R62-2(86.059mm,23.216mm) on Top Layer And Track (83.638mm,24.016mm)(86.778mm,24.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R62-2(86.059mm,23.216mm) on Top Layer And Track (86.778mm,22.416mm)(86.778mm,24.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R63-1(82.949mm,23.216mm) on Top Layer And Track (80.528mm,22.416mm)(83.668mm,22.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R63-1(82.949mm,23.216mm) on Top Layer And Track (80.528mm,24.016mm)(83.668mm,24.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R63-1(82.949mm,23.216mm) on Top Layer And Track (83.638mm,22.416mm)(83.638mm,24.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R63-1(82.949mm,23.216mm) on Top Layer And Track (83.638mm,22.416mm)(86.778mm,22.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R63-1(82.949mm,23.216mm) on Top Layer And Track (83.638mm,24.016mm)(86.778mm,24.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R63-1(82.949mm,23.216mm) on Top Layer And Track (83.668mm,22.416mm)(83.668mm,24.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R63-2(81.247mm,23.216mm) on Top Layer And Track (80.528mm,22.416mm)(80.528mm,24.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R63-2(81.247mm,23.216mm) on Top Layer And Track (80.528mm,22.416mm)(83.668mm,22.416mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R63-2(81.247mm,23.216mm) on Top Layer And Track (80.528mm,24.016mm)(83.668mm,24.016mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R64-1(82.825mm,15.604mm) on Top Layer And Track (82.205mm,15.019mm)(82.205mm,17.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R64-1(82.825mm,15.604mm) on Top Layer And Track (82.205mm,15.019mm)(83.445mm,15.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.227mm < 0.254mm) Between Pad R64-1(82.825mm,15.604mm) on Top Layer And Track (82.24mm,14.92mm)(84.96mm,14.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.227mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R64-1(82.825mm,15.604mm) on Top Layer And Track (83.445mm,15.019mm)(83.445mm,17.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R64-2(82.825mm,17.154mm) on Top Layer And Track (82.205mm,15.019mm)(82.205mm,17.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R64-2(82.825mm,17.154mm) on Top Layer And Track (82.205mm,17.739mm)(83.445mm,17.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R64-2(82.825mm,17.154mm) on Top Layer And Track (83.445mm,15.019mm)(83.445mm,17.739mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R65-1(84.374mm,14.3mm) on Top Layer And Track (82.24mm,13.68mm)(84.96mm,13.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R65-1(84.374mm,14.3mm) on Top Layer And Track (82.24mm,14.92mm)(84.96mm,14.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R65-1(84.374mm,14.3mm) on Top Layer And Track (84.96mm,13.68mm)(84.96mm,14.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R65-2(82.825mm,14.3mm) on Top Layer And Track (82.205mm,15.019mm)(83.445mm,15.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R65-2(82.825mm,14.3mm) on Top Layer And Track (82.24mm,13.68mm)(82.24mm,14.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R65-2(82.825mm,14.3mm) on Top Layer And Track (82.24mm,13.68mm)(84.96mm,13.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R65-2(82.825mm,14.3mm) on Top Layer And Track (82.24mm,14.92mm)(84.96mm,14.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R66-1(87.246mm,14.322mm) on Top Layer And Track (85.111mm,13.702mm)(87.831mm,13.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R66-1(87.246mm,14.322mm) on Top Layer And Track (85.111mm,14.942mm)(87.831mm,14.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R66-1(87.246mm,14.322mm) on Top Layer And Track (87.831mm,13.702mm)(87.831mm,14.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R66-2(85.696mm,14.322mm) on Top Layer And Track (85.111mm,13.702mm)(85.111mm,14.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R66-2(85.696mm,14.322mm) on Top Layer And Track (85.111mm,13.702mm)(87.831mm,13.702mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R66-2(85.696mm,14.322mm) on Top Layer And Track (85.111mm,14.942mm)(87.831mm,14.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R67-1(87.271mm,12.875mm) on Top Layer And Track (85.137mm,12.255mm)(87.857mm,12.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R67-1(87.271mm,12.875mm) on Top Layer And Track (85.137mm,13.495mm)(87.857mm,13.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R67-1(87.271mm,12.875mm) on Top Layer And Track (87.857mm,12.255mm)(87.857mm,13.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R67-2(85.722mm,12.875mm) on Top Layer And Track (85.137mm,12.255mm)(85.137mm,13.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R67-2(85.722mm,12.875mm) on Top Layer And Track (85.137mm,12.255mm)(87.857mm,12.255mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R67-2(85.722mm,12.875mm) on Top Layer And Track (85.137mm,13.495mm)(87.857mm,13.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R69-2(58.156mm,2.39mm) on Top Layer And Track (56.021mm,1.77mm)(58.741mm,1.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R69-2(58.156mm,2.39mm) on Top Layer And Track (56.021mm,3.01mm)(58.741mm,3.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R69-2(58.156mm,2.39mm) on Top Layer And Track (58.741mm,1.77mm)(58.741mm,3.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2531mm (9.9646mil) < 0.254mm (10mil)) Between Pad R70-2(56.607mm,0.968mm) on Top Layer And Track (55.897mm,0.348mm)(55.897mm,1.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R70-2(56.607mm,0.968mm) on Top Layer And Track (56.021mm,0.348mm)(56.021mm,1.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R70-2(56.607mm,0.968mm) on Top Layer And Track (56.021mm,0.348mm)(58.741mm,0.348mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R70-2(56.607mm,0.968mm) on Top Layer And Track (56.021mm,1.588mm)(58.741mm,1.588mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R7-1(20.404mm,88.951mm) on Top Layer And Track (19.819mm,88.331mm)(19.819mm,89.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R7-1(20.404mm,88.951mm) on Top Layer And Track (19.819mm,88.331mm)(22.539mm,88.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R7-1(20.404mm,88.951mm) on Top Layer And Track (19.819mm,89.571mm)(22.539mm,89.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R7-2(21.954mm,88.951mm) on Top Layer And Track (19.819mm,88.331mm)(22.539mm,88.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R7-2(21.954mm,88.951mm) on Top Layer And Track (19.819mm,89.571mm)(22.539mm,89.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.127mm < 0.254mm) Between Pad R7-2(21.954mm,88.951mm) on Top Layer And Track (22.538mm,87.463mm)(22.538mm,89.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.127mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad R7-2(21.954mm,88.951mm) on Top Layer And Track (22.538mm,89.546mm)(27.034mm,89.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R7-2(21.954mm,88.951mm) on Top Layer And Track (22.539mm,88.331mm)(22.539mm,89.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R73-1(63.968mm,25.708mm) on Top Layer And Track (61.833mm,25.088mm)(64.553mm,25.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R73-1(63.968mm,25.708mm) on Top Layer And Track (61.833mm,26.328mm)(64.553mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R73-1(63.968mm,25.708mm) on Top Layer And Track (62.206mm,26.384mm)(64.486mm,26.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad R73-1(63.968mm,25.708mm) on Top Layer And Track (64.486mm,26.384mm)(64.486mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R73-1(63.968mm,25.708mm) on Top Layer And Track (64.553mm,25.088mm)(64.553mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2531mm (9.9645mil) < 0.254mm (10mil)) Between Pad R73-1(63.968mm,25.708mm) on Top Layer And Track (64.678mm,25.088mm)(64.678mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R73-2(62.419mm,25.708mm) on Top Layer And Track (61.833mm,25.088mm)(61.833mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R73-2(62.419mm,25.708mm) on Top Layer And Track (61.833mm,25.088mm)(64.553mm,25.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R73-2(62.419mm,25.708mm) on Top Layer And Track (61.833mm,26.328mm)(64.553mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R73-2(62.419mm,25.708mm) on Top Layer And Track (62.206mm,26.384mm)(62.206mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R73-2(62.419mm,25.708mm) on Top Layer And Track (62.206mm,26.384mm)(64.486mm,26.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R74-1(62.746mm,26.854mm) on Top Layer And Track (61.833mm,26.328mm)(64.553mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R74-1(62.746mm,26.854mm) on Top Layer And Track (62.206mm,26.384mm)(62.206mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R74-1(62.746mm,26.854mm) on Top Layer And Track (62.206mm,26.384mm)(64.486mm,26.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R74-1(62.746mm,26.854mm) on Top Layer And Track (62.206mm,27.324mm)(64.486mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R74-2(63.946mm,26.854mm) on Top Layer And Track (61.833mm,26.328mm)(64.553mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R74-2(63.946mm,26.854mm) on Top Layer And Track (62.206mm,26.384mm)(64.486mm,26.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2531mm (9.9646mil) < 0.254mm (10mil)) Between Pad R76-1(65.263mm,25.708mm) on Top Layer And Track (64.553mm,25.088mm)(64.553mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R76-1(65.263mm,25.708mm) on Top Layer And Track (64.678mm,25.088mm)(64.678mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R76-1(65.263mm,25.708mm) on Top Layer And Track (64.678mm,25.088mm)(67.398mm,25.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R76-1(65.263mm,25.708mm) on Top Layer And Track (64.678mm,26.328mm)(67.398mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.231mm < 0.254mm) Between Pad R76-1(65.263mm,25.708mm) on Top Layer And Track (64.736mm,26.384mm)(64.736mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.231mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R76-1(65.263mm,25.708mm) on Top Layer And Track (64.736mm,26.384mm)(67.016mm,26.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R76-2(66.813mm,25.708mm) on Top Layer And Track (64.678mm,25.088mm)(67.398mm,25.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R76-2(66.813mm,25.708mm) on Top Layer And Track (64.678mm,26.328mm)(67.398mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R76-2(66.813mm,25.708mm) on Top Layer And Track (64.736mm,26.384mm)(67.016mm,26.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R76-2(66.813mm,25.708mm) on Top Layer And Track (67.016mm,26.384mm)(67.016mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R76-2(66.813mm,25.708mm) on Top Layer And Track (67.398mm,25.088mm)(67.398mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R80-1(64.1mm,37.65mm) on Top Layer And Track (63.63mm,35.91mm)(63.63mm,38.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R80-1(64.1mm,37.65mm) on Top Layer And Track (63.63mm,38.19mm)(64.57mm,38.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R80-1(64.1mm,37.65mm) on Top Layer And Track (64.57mm,35.91mm)(64.57mm,38.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R80-2(64.1mm,36.45mm) on Top Layer And Track (63.63mm,35.91mm)(63.63mm,38.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R80-2(64.1mm,36.45mm) on Top Layer And Track (63.63mm,35.91mm)(64.57mm,35.91mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R80-2(64.1mm,36.45mm) on Top Layer And Track (64.57mm,35.91mm)(64.57mm,38.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-1(22.144mm,98.436mm) on Top Layer And Text "U1" (20.244mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R8-1(22.144mm,98.436mm) on Top Layer And Track (20.009mm,97.816mm)(22.729mm,97.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R8-1(22.144mm,98.436mm) on Top Layer And Track (20.009mm,99.056mm)(22.729mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad R8-1(22.144mm,98.436mm) on Top Layer And Track (20.049mm,97.873mm)(22.509mm,97.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad R8-1(22.144mm,98.436mm) on Top Layer And Track (22.509mm,96.713mm)(22.509mm,97.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad R8-1(22.144mm,98.436mm) on Top Layer And Track (22.626mm,96.699mm)(22.626mm,97.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.024mm < 0.254mm) Between Pad R8-1(22.144mm,98.436mm) on Top Layer And Track (22.626mm,97.816mm)(22.626mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R8-1(22.144mm,98.436mm) on Top Layer And Track (22.729mm,97.816mm)(22.729mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-2(20.595mm,98.436mm) on Top Layer And Text "U1" (20.244mm,98.171mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R8-2(20.595mm,98.436mm) on Top Layer And Track (20.009mm,97.816mm)(20.009mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R8-2(20.595mm,98.436mm) on Top Layer And Track (20.009mm,97.816mm)(22.729mm,97.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R8-2(20.595mm,98.436mm) on Top Layer And Track (20.009mm,99.056mm)(22.729mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R8-2(20.595mm,98.436mm) on Top Layer And Track (20.049mm,96.713mm)(20.049mm,97.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad R8-2(20.595mm,98.436mm) on Top Layer And Track (20.049mm,97.873mm)(22.509mm,97.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad R8-2(20.595mm,98.436mm) on Top Layer And Track (20.084mm,96.721mm)(20.084mm,99.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R88-2(62.205mm,93.437mm) on Top Layer And Track (61.735mm,91.697mm)(61.735mm,93.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R88-2(62.205mm,93.437mm) on Top Layer And Track (61.735mm,93.977mm)(62.675mm,93.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R88-2(62.205mm,93.437mm) on Top Layer And Track (62.675mm,91.697mm)(62.675mm,93.977mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R90-1(93.825mm,90.6mm) on Top Layer And Track (91.69mm,89.98mm)(94.41mm,89.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R90-1(93.825mm,90.6mm) on Top Layer And Track (91.69mm,91.22mm)(94.41mm,91.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.201mm < 0.254mm) Between Pad R90-1(93.825mm,90.6mm) on Top Layer And Track (92.896mm,91.24mm)(93.296mm,91.24mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.201mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R90-1(93.825mm,90.6mm) on Top Layer And Track (94.41mm,89.98mm)(94.41mm,91.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R90-2(92.275mm,90.6mm) on Top Layer And Track (91.69mm,89.98mm)(91.69mm,91.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R90-2(92.275mm,90.6mm) on Top Layer And Track (91.69mm,89.98mm)(94.41mm,89.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R90-2(92.275mm,90.6mm) on Top Layer And Track (91.69mm,91.22mm)(94.41mm,91.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R9-1(38.222mm,88.951mm) on Top Layer And Track (37.637mm,88.331mm)(37.637mm,89.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R9-1(38.222mm,88.951mm) on Top Layer And Track (37.637mm,88.331mm)(40.357mm,88.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R9-1(38.222mm,88.951mm) on Top Layer And Track (37.637mm,89.571mm)(40.357mm,89.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R91-1(51.029mm,82.788mm) on Top Layer And Track (50.559mm,82.248mm)(50.559mm,84.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R91-1(51.029mm,82.788mm) on Top Layer And Track (50.559mm,82.248mm)(51.499mm,82.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R91-1(51.029mm,82.788mm) on Top Layer And Track (51.499mm,82.248mm)(51.499mm,84.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R91-2(51.029mm,83.988mm) on Top Layer And Track (50.559mm,82.248mm)(50.559mm,84.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R91-2(51.029mm,83.988mm) on Top Layer And Track (50.559mm,84.528mm)(51.499mm,84.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R91-2(51.029mm,83.988mm) on Top Layer And Track (51.499mm,82.248mm)(51.499mm,84.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R92-1(64.681mm,86.519mm) on Top Layer And Track (62.941mm,86.049mm)(65.221mm,86.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R92-1(64.681mm,86.519mm) on Top Layer And Track (62.941mm,86.049mm)(65.221mm,86.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R92-1(64.681mm,86.519mm) on Top Layer And Track (62.941mm,86.989mm)(65.221mm,86.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R92-1(64.681mm,86.519mm) on Top Layer And Track (63.735mm,86.995mm)(64.135mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R92-1(64.681mm,86.519mm) on Top Layer And Track (65.221mm,85.109mm)(65.221mm,86.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R92-1(64.681mm,86.519mm) on Top Layer And Track (65.221mm,86.049mm)(65.221mm,86.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R92-2(63.481mm,86.519mm) on Top Layer And Track (62.941mm,85.109mm)(62.941mm,86.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R92-2(63.481mm,86.519mm) on Top Layer And Track (62.941mm,86.049mm)(62.941mm,86.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R92-2(63.481mm,86.519mm) on Top Layer And Track (62.941mm,86.049mm)(65.221mm,86.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R92-2(63.481mm,86.519mm) on Top Layer And Track (62.941mm,86.049mm)(65.221mm,86.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R92-2(63.481mm,86.519mm) on Top Layer And Track (62.941mm,86.989mm)(65.221mm,86.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R92-2(63.481mm,86.519mm) on Top Layer And Track (63.735mm,86.995mm)(64.135mm,86.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R93-1(64.681mm,85.579mm) on Top Layer And Track (62.941mm,85.109mm)(65.221mm,85.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R93-1(64.681mm,85.579mm) on Top Layer And Track (62.941mm,86.049mm)(65.221mm,86.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R93-1(64.681mm,85.579mm) on Top Layer And Track (62.941mm,86.049mm)(65.221mm,86.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R93-1(64.681mm,85.579mm) on Top Layer And Track (65.221mm,85.109mm)(65.221mm,86.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R93-1(64.681mm,85.579mm) on Top Layer And Track (65.221mm,86.049mm)(65.221mm,86.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R94-1(64.381mm,88.697mm) on Top Layer And Track (62.641mm,88.227mm)(64.921mm,88.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R94-1(64.381mm,88.697mm) on Top Layer And Track (62.641mm,89.167mm)(64.921mm,89.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R94-1(64.381mm,88.697mm) on Top Layer And Track (63.735mm,88.214mm)(64.135mm,88.214mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R94-1(64.381mm,88.697mm) on Top Layer And Track (64.921mm,88.227mm)(64.921mm,89.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R95-1(89.925mm,13.775mm) on Top Layer And Track (89.455mm,12.035mm)(89.455mm,14.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R95-1(89.925mm,13.775mm) on Top Layer And Track (89.455mm,14.315mm)(90.395mm,14.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R95-1(89.925mm,13.775mm) on Top Layer And Track (90.395mm,12.035mm)(90.395mm,14.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad SW3-1(2.008mm,14.757mm) on Top Layer And Track (2.071mm,13.356mm)(2.071mm,13.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad SW3-1(2.008mm,14.757mm) on Top Layer And Track (2.071mm,15.912mm)(2.071mm,16.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad SW3-2(5.408mm,14.757mm) on Top Layer And Track (5.345mm,13.356mm)(5.345mm,13.603mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad SW3-2(5.408mm,14.757mm) on Top Layer And Track (5.345mm,15.912mm)(5.345mm,16.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad SW3-2(5.408mm,14.757mm) on Top Layer And Track (6.809mm,14.277mm)(6.809mm,16.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad SW3-2(5.408mm,14.757mm) on Top Layer And Track (6.809mm,14.277mm)(7.669mm,14.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad SW5-1(78.033mm,1.658mm) on Top Layer And Track (76.632mm,1.721mm)(76.879mm,1.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad SW5-1(78.033mm,1.658mm) on Top Layer And Track (79.188mm,1.721mm)(79.434mm,1.721mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad SW5-2(78.033mm,5.058mm) on Top Layer And Track (76.632mm,4.995mm)(76.879mm,4.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad SW5-2(78.033mm,5.058mm) on Top Layer And Track (79.188mm,4.995mm)(79.434mm,4.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad TP10-1(78.029mm,29.87mm) on Bottom Layer And Track (76.329mm,28.166mm)(76.329mm,31.566mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad TP10-1(78.029mm,29.87mm) on Bottom Layer And Track (76.329mm,28.166mm)(79.725mm,28.166mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad TP10-1(78.029mm,29.87mm) on Bottom Layer And Track (76.329mm,31.566mm)(79.725mm,31.566mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad TP10-1(78.029mm,29.87mm) on Bottom Layer And Track (79.725mm,28.166mm)(79.725mm,31.566mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad TP12-1(87.425mm,15.85mm) on Multi-Layer And Track (85.111mm,14.942mm)(87.831mm,14.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad TP12-1(87.425mm,15.85mm) on Multi-Layer And Track (87.831mm,13.702mm)(87.831mm,14.942mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad TP2-1(3mm,63.8mm) on Top Layer And Track (1.304mm,62.096mm)(1.304mm,65.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad TP2-1(3mm,63.8mm) on Top Layer And Track (1.304mm,62.096mm)(4.7mm,62.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad TP2-1(3mm,63.8mm) on Top Layer And Track (1.304mm,65.496mm)(4.7mm,65.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad TP2-1(3mm,63.8mm) on Top Layer And Track (4.7mm,62.096mm)(4.7mm,65.496mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad TP8-1(43.79mm,76.073mm) on Bottom Layer And Track (42.09mm,74.369mm)(42.09mm,77.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad TP8-1(43.79mm,76.073mm) on Bottom Layer And Track (42.09mm,74.369mm)(45.486mm,74.369mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad TP8-1(43.79mm,76.073mm) on Bottom Layer And Track (42.09mm,77.769mm)(45.486mm,77.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad TP8-1(43.79mm,76.073mm) on Bottom Layer And Track (45.486mm,74.369mm)(45.486mm,77.769mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad TP9-1(81.275mm,19.689mm) on Bottom Layer And Track (79.575mm,17.985mm)(79.575mm,21.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad TP9-1(81.275mm,19.689mm) on Bottom Layer And Track (79.575mm,17.985mm)(82.971mm,17.985mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad TP9-1(81.275mm,19.689mm) on Bottom Layer And Track (79.575mm,21.385mm)(82.971mm,21.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad TP9-1(81.275mm,19.689mm) on Bottom Layer And Track (82.971mm,17.985mm)(82.971mm,21.385mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U11-5(84.111mm,33.75mm) on Top Layer And Track (79.636mm,33.155mm)(83.636mm,33.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad U12-1(79.211mm,28.575mm) on Top Layer And Track (77.938mm,26.453mm)(77.938mm,29.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U12-1(79.211mm,28.575mm) on Top Layer And Track (79.686mm,29.17mm)(83.686mm,29.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad U12-2(79.211mm,27.305mm) on Top Layer And Track (77.938mm,26.453mm)(77.938mm,29.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U12-3(79.211mm,26.035mm) on Top Layer And Track (76.698mm,26.453mm)(77.938mm,26.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U12-4(79.211mm,24.765mm) on Top Layer And Track (79.686mm,24.17mm)(83.686mm,24.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U12-8(84.161mm,28.575mm) on Top Layer And Track (79.686mm,29.17mm)(83.686mm,29.17mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad U12-8(84.161mm,28.575mm) on Top Layer And Track (85.386mm,28.031mm)(85.386mm,29.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad U14-1(54.054mm,5.489mm) on Top Layer And Track (53.408mm,4.316mm)(55.868mm,4.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U14-1(54.054mm,5.489mm) on Top Layer And Track (53.459mm,5.964mm)(53.459mm,9.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad U14-4(57.864mm,5.489mm) on Top Layer And Track (56.05mm,4.316mm)(58.51mm,4.316mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U14-4(57.864mm,5.489mm) on Top Layer And Track (58.459mm,5.964mm)(58.459mm,9.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U14-8(54.054mm,10.439mm) on Top Layer And Track (53.459mm,5.964mm)(53.459mm,9.964mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U2-1(42.324mm,95.693mm) on Top Layer And Track (42.919mm,91.218mm)(42.919mm,95.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Pad U21-3(61.449mm,81.458mm) on Top Layer And Track (62.718mm,80.531mm)(62.718mm,81.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U21-3(61.449mm,81.458mm) on Top Layer And Track (62.718mm,80.531mm)(64.998mm,80.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.042mm < 0.254mm) Between Pad U21-3(61.449mm,81.458mm) on Top Layer And Track (62.718mm,81.471mm)(64.998mm,81.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.042mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad U22-13(80.398mm,62.941mm) on Top Layer And Track (81.538mm,62.295mm)(81.538mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.065mm < 0.254mm) Between Pad U22-14(80.398mm,64.211mm) on Top Layer And Track (81.538mm,62.295mm)(81.538mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.065mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad U22-14(80.398mm,64.211mm) on Top Layer And Track (81.538mm,64.755mm)(82.698mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad U22-16(80.398mm,66.751mm) on Top Layer And Track (79.493mm,67.366mm)(79.493mm,67.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad U22-9(80.398mm,57.861mm) on Top Layer And Track (79.493mm,57.156mm)(79.493mm,57.246mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U2-3(39.784mm,95.693mm) on Top Layer And Track (37.869mm,96.778mm)(40.329mm,96.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad U2-3(39.784mm,95.693mm) on Top Layer And Track (40.329mm,96.778mm)(40.329mm,97.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad U24-2(35.077mm,52.869mm) on Top Layer And Track (34.607mm,54.064mm)(34.607mm,55.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad U24-2(35.077mm,52.869mm) on Top Layer And Track (34.607mm,54.064mm)(36.887mm,54.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad U2-6(39.784mm,90.743mm) on Top Layer And Track (37.637mm,89.571mm)(40.357mm,89.571mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad U2-8(42.324mm,90.743mm) on Top Layer And Track (40.369mm,89.586mm)(44.864mm,89.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U2-8(42.324mm,90.743mm) on Top Layer And Track (42.919mm,91.218mm)(42.919mm,95.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad U7-1(29.859mm,1.554mm) on Top Layer And Track (30.109mm,0.364mm)(30.109mm,0.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U7-1(29.859mm,1.554mm) on Top Layer And Track (30.937mm,0.33mm)(30.937mm,3.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U7-2(29.859mm,2.824mm) on Top Layer And Track (30.937mm,0.33mm)(30.937mm,3.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad U7-26(14.124mm,19.314mm) on Top Layer And Track (12.109mm,19.564mm)(13.354mm,19.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad U7-27(12.359mm,18.064mm) on Top Layer And Track (12.109mm,18.834mm)(12.109mm,19.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad U8-14(58.377mm,47.154mm) on Top Layer And Track (59.147mm,46.904mm)(59.877mm,46.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad U8-15(59.627mm,48.919mm) on Top Layer And Track (59.877mm,46.904mm)(59.877mm,48.149mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad U8-40(41.867mm,64.654mm) on Top Layer And Track (40.677mm,64.904mm)(41.097mm,64.904mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
Rule Violations :483

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:11