# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do COR_ASP_TopLevel_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:24 on May 30,2024
# vcom -reportprogress 300 -93 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 23:44:24 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:24 on May 30,2024
# vcom -reportprogress 300 -93 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# End time: 23:44:24 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:37 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 23:44:37 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:38 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity PD_ASP
# -- Compiling architecture PD_RTL of PD_ASP
# End time: 23:44:38 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:40 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# End time: 23:44:40 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:42 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# End time: 23:44:42 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:43 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity COR_ASP_TopLevel
# -- Compiling architecture sim of COR_ASP_TopLevel
# ** Error: (vcom-11) Could not find work.tdmamin.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(31): (vcom-1195) Cannot find expanded name "work.TdmaMin".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(31): Unknown expanded name.
# -- Loading entity CORASP
# -- Loading entity testCor
# -- Loading entity PD_ASP
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity AverageCalculator
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd(74): VHDL Compiler exiting
# End time: 23:44:43 on May 30,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:51 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMin
# -- Compiling architecture rtl of TdmaMin
# ** Error: (vcom-11) Could not find work.tdmaminslots.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(29): (vcom-1195) Cannot find expanded name "work.TdmaMinSlots".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(29): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tdmaminfabric.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(38): (vcom-1195) Cannot find expanded name "work.TdmaMinFabric".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(38): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tdmamininterface.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(50): (vcom-1195) Cannot find expanded name "work.TdmaMinInterface".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(50): Unknown expanded name.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(66): VHDL Compiler exiting
# End time: 23:44:51 on May 30,2024, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:51 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinFabric
# -- Compiling architecture rtl of TdmaMinFabric
# ** Error: (vcom-11) Could not find work.tdmaminstage.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd(34): (vcom-1195) Cannot find expanded name "work.TdmaMinStage".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd(34): Unknown expanded name.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd(45): VHDL Compiler exiting
# End time: 23:44:51 on May 30,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:51 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinInterface
# -- Compiling architecture rtl of TdmaMinInterface
# -- Loading entity TdmaMinFifo
# End time: 23:44:51 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:51 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TdmaMinSlots
# -- Compiling architecture rtl of TdmaMinSlots
# End time: 23:44:51 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:51 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinStage
# -- Compiling architecture rtl of TdmaMinStage
# ** Error: (vcom-11) Could not find work.tdmaminswitch.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd(23): (vcom-1195) Cannot find expanded name "work.TdmaMinSwitch".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd(23): Unknown expanded name.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd(33): VHDL Compiler exiting
# End time: 23:44:51 on May 30,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:51 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 23:44:51 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:51 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 23:44:51 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:52 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMin
# -- Compiling architecture rtl of TdmaMin
# -- Loading entity TdmaMinSlots
# ** Error: (vcom-13) Recompile work.tdmaminfabric because work.tdmamintypes has changed.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(38): (vcom-1195) Cannot find expanded name "work.TdmaMinFabric".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(38): Unknown expanded name.
# ** Error: (vcom-13) Recompile work.tdmamininterface because work.tdmamintypes has changed.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(50): (vcom-1195) Cannot find expanded name "work.TdmaMinInterface".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(50): Unknown expanded name.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd(66): VHDL Compiler exiting
# End time: 23:44:52 on May 30,2024, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:52 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinFabric
# -- Compiling architecture rtl of TdmaMinFabric
# ** Error: (vcom-13) Recompile work.tdmaminstage because work.tdmamintypes has changed.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd(34): (vcom-1195) Cannot find expanded name "work.TdmaMinStage".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd(34): Unknown expanded name.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd(45): VHDL Compiler exiting
# End time: 23:44:52 on May 30,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:52 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinInterface
# -- Compiling architecture rtl of TdmaMinInterface
# -- Loading entity TdmaMinFifo
# End time: 23:44:52 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:52 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TdmaMinSlots
# -- Compiling architecture rtl of TdmaMinSlots
# End time: 23:44:52 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:52 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinStage
# -- Compiling architecture rtl of TdmaMinStage
# ** Error: (vcom-13) Recompile work.tdmaminswitch because work.tdmamintypes has changed.
# ** Error (suppressible): C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd(23): (vcom-1195) Cannot find expanded name "work.TdmaMinSwitch".
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd(23): Unknown expanded name.
# ** Error: C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd(33): VHDL Compiler exiting
# End time: 23:44:52 on May 30,2024, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:52 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 23:44:52 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:52 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 23:44:52 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:55 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 23:44:55 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:56 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 23:44:56 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:57 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinStage
# -- Compiling architecture rtl of TdmaMinStage
# -- Loading entity TdmaMinSwitch
# End time: 23:44:57 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:58 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TdmaMinSlots
# -- Compiling architecture rtl of TdmaMinSlots
# End time: 23:44:58 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:44:59 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinInterface
# -- Compiling architecture rtl of TdmaMinInterface
# -- Loading entity TdmaMinFifo
# End time: 23:44:59 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:01 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinFabric
# -- Compiling architecture rtl of TdmaMinFabric
# -- Loading entity TdmaMinStage
# End time: 23:45:01 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:03 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMin
# -- Compiling architecture rtl of TdmaMin
# -- Loading entity TdmaMinSlots
# -- Loading entity TdmaMinFabric
# -- Loading entity TdmaMinInterface
# End time: 23:45:03 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:09 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# End time: 23:45:09 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:10 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 23:45:10 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:12 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity PD_ASP
# -- Compiling architecture PD_RTL of PD_ASP
# End time: 23:45:12 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:13 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# End time: 23:45:13 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:14 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity COR_ASP_TopLevel
# -- Compiling architecture sim of COR_ASP_TopLevel
# -- Loading entity TdmaMin
# -- Loading entity CORASP
# -- Loading entity testCor
# -- Loading entity PD_ASP
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity AverageCalculator
# End time: 23:45:14 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:45:15 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 23:45:15 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.cor_asp_toplevel_tb
# vsim -gui -l msim_transcript work.cor_asp_toplevel_tb 
# Start time: 23:45:25 on May 30,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tdmamintypes(body)
# Loading work.cor_asp_toplevel_tb(tb)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_signed(body)
# Loading work.cor_asp_toplevel(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading ip.tdmaminfifo(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.corasp(rtl)
# Loading work.testcor(rtl)
# Loading work.pd_asp(pd_rtl)
# Loading work.averagecalculator(behavioral)
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/clock
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/cor_asp/send \
sim:/cor_asp_toplevel_tb/uut/cor_asp/recv
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/cor_asp/avgVal
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/avg_asp/recv \
sim:/cor_asp_toplevel_tb/uut/avg_asp/send
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/avg_asp/fifo
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/avg_asp/dataSent
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/cor_asp/send \
sim:/cor_asp_toplevel_tb/uut/cor_asp/recv
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/cor_asp/correlation
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/cor_asp/avgBuffer
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/recv \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/send
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/counter
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/PD_ASP/corre_curr
run 10ms
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /cor_asp_toplevel_tb/uut/avg_asp
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/AverageCalculator.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading package TdmaMinTypes
# -- Compiling entity AverageCalculator
# -- Compiling architecture Behavioral of AverageCalculator
# End time: 23:50:56 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity COR_ASP_TopLevel
# -- Compiling architecture sim of COR_ASP_TopLevel
# -- Loading entity TdmaMin
# -- Loading entity CORASP
# -- Loading entity testCor
# -- Loading entity PD_ASP
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Loading entity AverageCalculator
# End time: 23:50:56 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/COR_ASP_TopLevel_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity COR_ASP_TopLevel_tb
# -- Compiling architecture tb of COR_ASP_TopLevel_tb
# -- Loading package TdmaMinTypes
# -- Loading entity COR_ASP_TopLevel
# End time: 23:50:56 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/CORASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity CORASP
# -- Compiling architecture rtl of CORASP
# End time: 23:50:56 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/PD_ASP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity PD_ASP
# -- Compiling architecture PD_RTL of PD_ASP
# End time: 23:50:56 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMin.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMin
# -- Compiling architecture rtl of TdmaMin
# -- Loading entity TdmaMinSlots
# -- Loading entity TdmaMinFabric
# -- Loading entity TdmaMinInterface
# End time: 23:50:56 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinFabric.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinFabric
# -- Compiling architecture rtl of TdmaMinFabric
# -- Loading entity TdmaMinStage
# End time: 23:50:56 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinInterface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinInterface
# -- Compiling architecture rtl of TdmaMinInterface
# -- Loading entity TdmaMinFifo
# End time: 23:50:56 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSlots.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TdmaMinSlots
# -- Compiling architecture rtl of TdmaMinSlots
# End time: 23:50:56 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:56 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinStage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinStage
# -- Compiling architecture rtl of TdmaMinStage
# -- Loading entity TdmaMinSwitch
# End time: 23:50:57 on May 30,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:57 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinSwitch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity TdmaMinSwitch
# -- Compiling architecture rtl of TdmaMinSwitch
# End time: 23:50:57 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:57 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/TdmaMin/TdmaMinTypes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package TdmaMinTypes
# -- Compiling package body TdmaMinTypes
# -- Loading package TdmaMinTypes
# End time: 23:50:57 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:50:57 on May 30,2024
# vcom -reportprogress 300 -work work C:/Users/shaar/Downloads/HMPSoC/COR-ASP/testCor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package TdmaMinTypes
# -- Compiling entity testCor
# -- Compiling architecture rtl of testCor
# End time: 23:50:57 on May 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.tdmamintypes(body)
# Loading work.cor_asp_toplevel_tb(tb)
# Loading work.cor_asp_toplevel(sim)
# Loading work.tdmamin(rtl)
# Loading work.tdmaminslots(rtl)
# Loading work.tdmaminfabric(rtl)
# Loading work.tdmaminstage(rtl)
# Loading work.tdmaminswitch(rtl)
# Loading work.tdmamininterface(rtl)
# Loading work.corasp(rtl)
# Loading work.testcor(rtl)
# Loading work.pd_asp(pd_rtl)
# Loading work.averagecalculator(behavioral)
add wave -position insertpoint  \
sim:/cor_asp_toplevel_tb/uut/cor_asp/enable
run 10ms
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 10 ns  Iteration: 1  Instance: /cor_asp_toplevel_tb/uut/avg_asp
# End time: 00:27:59 on May 31,2024, Elapsed time: 0:42:34
# Errors: 0, Warnings: 2
