// Seed: 137819694
module module_0;
  assign id_1 = id_1;
  module_2(
      id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    output supply0 id_0,
    input  uwire   id_1,
    output uwire   id_2
);
  module_0(); id_4(
      .id_0(), .id_1(1'b0), .id_2(1), .id_3(1), .id_4(id_2 == id_0), .id_5(), .id_6(id_1), .id_7(1)
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  supply1 id_5 = 1;
  assign id_3 = id_1;
  wire id_6;
  assign id_2 = 1;
  always disable id_7;
endmodule
