/* Generated by Yosys 0.18+10 (git sha1 4e5aedd8e, gcc 11.2.1 -fPIC -Os) */

module unsigned_multiply(dataa, datab, dataout);
  input [4:0] dataa;
  input [4:0] datab;
  output [9:0] dataout;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12.19-12.32|/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:4.71-4.72" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37" *)
  wire [37:0] _0_;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12.19-12.32|/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:74.20-74.25" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] _1_;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:7.20-7.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:7.20-7.25" *)
  wire [4:0] dataa;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:8.20-8.25" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:8.20-8.25" *)
  wire [4:0] datab;
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:9.23-9.30" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:9.23-9.30" *)
  wire [9:0] dataout;
  (* is_inferred = 32'h00000001 *)
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/bitstream_simulation_new/EDA-2270/./rtl/unsigned_multiply.v:12.19-12.32|/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/mul2dsp.v:286.6-290.5|/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_map.v:38.7-53.6|/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp_final_map.v:44.7-63.6|/nfs_eda_sw/softwares/Raptor/instl_dir/11_17_2023_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/dsp38_map.v:106.1-122.2" *)
  (* valid_map = 32'h00000001 *)
  DSP38 #(
    .COEFF_0(20'h00000),
    .COEFF_1(20'h00000),
    .COEFF_2(20'h00000),
    .COEFF_3(20'h00000),
    .DSP_MODE("MULTIPLY"),
    .INPUT_REG_EN("FALSE"),
    .OUTPUT_REG_EN("FALSE")
  ) _2_ (
    .A({ 15'h0000, dataa }),
    .B({ 13'h0000, datab }),
    .DLY_B(_1_),
    .FEEDBACK(3'h0),
    .UNSIGNED_A(1'h1),
    .UNSIGNED_B(1'h1),
    .Z({ _0_[37:10], dataout })
  );
endmodule
