<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="proj1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="code_pt1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="code_pt1.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="code_pt1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="code_pt1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="code_pt1.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="code_pt1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="code_pt1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="code_pt1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="code_pt1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="code_pt1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="code_pt1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="code_pt1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="code_pt1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="code_pt1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="code_pt1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="code_pt1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="code_pt1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="code_pt1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="code_pt1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="code_pt1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="code_pt1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="code_pt1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="code_pt1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="code_pt1_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="code_pt1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="code_pt1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="code_pt1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="code_pt1_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="code_pt1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="code_pt1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="code_pt1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="code_pt1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="code_pt1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="code_pt1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="code_pt1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="code_pt1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="code_pt1_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="code_pt1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="code_pt1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="code_pt1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="code_pt1_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="code_pt1_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="code_pt1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_proj2_pt1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="teste_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="teste_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="teste_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="teste_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1712180255" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1712180255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712182354" xil_pn:in_ck="-1355047718655393743" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1712182354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab2_proj1.vhd"/>
      <outfile xil_pn:name="teste.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1712182356" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5695984009031239675" xil_pn:start_ts="1712182356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712182356" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3898803264212563645" xil_pn:start_ts="1712182356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712180255" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2002551966668255013" xil_pn:start_ts="1712180255">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712182356" xil_pn:in_ck="-1355047718655393743" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1712182356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="lab2_proj1.vhd"/>
      <outfile xil_pn:name="teste.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1712182357" xil_pn:in_ck="-1355047718655393743" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6306407854058304488" xil_pn:start_ts="1712182356">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="teste_beh.prj"/>
      <outfile xil_pn:name="teste_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1712182357" xil_pn:in_ck="6986450399849231732" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7177994272977125285" xil_pn:start_ts="1712182357">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="teste_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1712177546" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6590926928298061932" xil_pn:start_ts="1712177546">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712177546" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2002551966668255013" xil_pn:start_ts="1712177546">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712177546" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1712177546">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712177546" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4753410737656655058" xil_pn:start_ts="1712177546">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712177546" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1712177546">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712177546" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6494081318848411493" xil_pn:start_ts="1712177546">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712180846" xil_pn:in_ck="5305502847471927228" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="2935635632581428344" xil_pn:start_ts="1712180840">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="code_pt1.lso"/>
      <outfile xil_pn:name="code_pt1.ngc"/>
      <outfile xil_pn:name="code_pt1.ngr"/>
      <outfile xil_pn:name="code_pt1.prj"/>
      <outfile xil_pn:name="code_pt1.stx"/>
      <outfile xil_pn:name="code_pt1.syr"/>
      <outfile xil_pn:name="code_pt1.xst"/>
      <outfile xil_pn:name="code_pt1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1712177554" xil_pn:in_ck="162139245425589" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5216889651632802617" xil_pn:start_ts="1712177554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712180848" xil_pn:in_ck="-8529975626445410838" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6114431451352322024" xil_pn:start_ts="1712180846">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="code_pt1.bld"/>
      <outfile xil_pn:name="code_pt1.ngd"/>
      <outfile xil_pn:name="code_pt1_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1712180852" xil_pn:in_ck="-8529929214961008885" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1309755933173654900" xil_pn:start_ts="1712180848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="code_pt1.pcf"/>
      <outfile xil_pn:name="code_pt1_map.map"/>
      <outfile xil_pn:name="code_pt1_map.mrp"/>
      <outfile xil_pn:name="code_pt1_map.ncd"/>
      <outfile xil_pn:name="code_pt1_map.ngm"/>
      <outfile xil_pn:name="code_pt1_map.xrpt"/>
      <outfile xil_pn:name="code_pt1_summary.xml"/>
      <outfile xil_pn:name="code_pt1_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1712180859" xil_pn:in_ck="-3844857735290202812" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1712180852">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="code_pt1.ncd"/>
      <outfile xil_pn:name="code_pt1.pad"/>
      <outfile xil_pn:name="code_pt1.par"/>
      <outfile xil_pn:name="code_pt1.ptwx"/>
      <outfile xil_pn:name="code_pt1.unroutes"/>
      <outfile xil_pn:name="code_pt1.xpi"/>
      <outfile xil_pn:name="code_pt1_pad.csv"/>
      <outfile xil_pn:name="code_pt1_pad.txt"/>
      <outfile xil_pn:name="code_pt1_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1712180877" xil_pn:in_ck="5178461205930033682" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1712180874">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="code_pt1.bgn"/>
      <outfile xil_pn:name="code_pt1.bit"/>
      <outfile xil_pn:name="code_pt1.drc"/>
      <outfile xil_pn:name="code_pt1.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1712180859" xil_pn:in_ck="-8536055530902066681" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1712180857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="code_pt1.twr"/>
      <outfile xil_pn:name="code_pt1.twx"/>
    </transform>
  </transforms>

</generated_project>
