<Results/membwl/dimm1/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 96c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 12052.31 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4837.45 --|
|-- Mem Ch  2: Reads (MB/s):   142.15 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    60.10 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   142.15 --||-- NODE 1 Mem Read (MB/s) : 12052.31 --|
|-- NODE 0 Mem Write(MB/s) :    60.10 --||-- NODE 1 Mem Write(MB/s) :  4837.45 --|
|-- NODE 0 P. Write (T/s):      31242 --||-- NODE 1 P. Write (T/s):     223414 --|
|-- NODE 0 Memory (MB/s):      202.25 --||-- NODE 1 Memory (MB/s):    16889.75 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12194.46                --|
            |--                System Write Throughput(MB/s):       4897.55                --|
            |--               System Memory Throughput(MB/s):      17092.01                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: aa1
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     111 M        12    2858 K  1695 K    501 K     0     744  
 1      67 M        12      25 M   210 M    302 K     0    1213 K
-----------------------------------------------------------------------
 *     178 M        24      28 M   212 M    804 K     0    1214 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.43        Core1: 110.87        
Core2: 26.94        Core3: 114.60        
Core4: 19.08        Core5: 118.36        
Core6: 27.13        Core7: 63.17        
Core8: 27.80        Core9: 58.69        
Core10: 26.43        Core11: 74.64        
Core12: 9.80        Core13: 129.31        
Core14: 23.69        Core15: 85.54        
Core16: 23.30        Core17: 128.33        
Core18: 21.83        Core19: 124.38        
Core20: 20.20        Core21: 106.71        
Core22: 21.58        Core23: 127.43        
Core24: 19.82        Core25: 67.35        
Core26: 21.85        Core27: 72.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.25
Socket1: 95.87
DDR read Latency(ns)
Socket0: 17819.25
Socket1: 228.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.43        Core1: 110.12        
Core2: 24.90        Core3: 115.39        
Core4: 21.35        Core5: 118.25        
Core6: 19.13        Core7: 54.96        
Core8: 14.68        Core9: 55.21        
Core10: 22.34        Core11: 71.74        
Core12: 18.73        Core13: 127.38        
Core14: 23.41        Core15: 87.07        
Core16: 23.01        Core17: 129.68        
Core18: 10.31        Core19: 124.17        
Core20: 18.93        Core21: 104.31        
Core22: 20.38        Core23: 125.21        
Core24: 22.25        Core25: 63.87        
Core26: 23.59        Core27: 70.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.03
Socket1: 93.45
DDR read Latency(ns)
Socket0: 18794.32
Socket1: 234.29
irq_total: 262357.934594379
cpu_total: 43.37
cpu_0: 1.26
cpu_1: 99.87
cpu_2: 1.06
cpu_3: 100.00
cpu_4: 0.66
cpu_5: 99.60
cpu_6: 0.47
cpu_7: 97.34
cpu_8: 0.53
cpu_9: 25.40
cpu_10: 0.60
cpu_11: 98.27
cpu_12: 1.40
cpu_13: 74.27
cpu_14: 1.00
cpu_15: 98.14
cpu_16: 1.99
cpu_17: 70.21
cpu_18: 1.40
cpu_19: 70.01
cpu_20: 1.86
cpu_21: 98.94
cpu_22: 0.60
cpu_23: 71.94
cpu_24: 0.66
cpu_25: 98.27
cpu_26: 0.60
cpu_27: 98.01
enp130s0f0_rx_bytes: 1619439
enp130s0f1_rx_bytes: 1409700
enp4s0f0_rx_bytes: 2702741
enp4s0f1_rx_bytes: 2793798
Total_rx_bytes: 8525678
enp130s0f0_rx_bytes_phy: 1717843
enp130s0f1_rx_bytes_phy: 1495693
enp4s0f0_rx_bytes_phy: 2866323
enp4s0f1_rx_bytes_phy: 2963091
Total_rx_bytes_phy: 9042950
enp130s0f0_tx_bytes: 2193668473
enp130s0f1_tx_bytes: 2179587382
enp4s0f0_tx_bytes: 3260821403
enp4s0f1_tx_bytes: 3488172109
Total_tx_bytes: 11122249367
enp130s0f0_tx_bytes_phy: 2194779948
enp130s0f1_tx_bytes_phy: 2180996062
enp4s0f0_tx_bytes_phy: 3261933080
enp4s0f1_tx_bytes_phy: 3489558111
Total_tx_bytes_phy: 11127267201
enp130s0f0_tx_packets_phy: 243459
enp130s0f1_tx_packets_phy: 241931
enp4s0f0_tx_packets_phy: 362598
enp4s0f1_tx_packets_phy: 387775
Total_tx_packets_phy: 1235763
enp130s0f0_tx_packets: 243443
enp130s0f1_tx_packets: 241882
enp4s0f0_tx_packets: 362636
enp4s0f1_tx_packets: 387794
Total_tx_packets: 1235755
enp130s0f0_rx_packets: 24536
enp130s0f1_rx_packets: 21359
enp4s0f0_rx_packets: 40950
enp4s0f1_rx_packets: 42330
Total_rx_packets: 129175
enp130s0f0_rx_packets_phy: 24540
enp130s0f1_rx_packets_phy: 21367
enp4s0f0_rx_packets_phy: 40947
enp4s0f1_rx_packets_phy: 42329
Total_rx_packets_phy: 129183


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.31        Core1: 114.14        
Core2: 27.24        Core3: 115.41        
Core4: 26.41        Core5: 120.07        
Core6: 23.61        Core7: 61.48        
Core8: 26.06        Core9: 58.13        
Core10: 24.33        Core11: 77.28        
Core12: 21.28        Core13: 128.92        
Core14: 22.12        Core15: 85.85        
Core16: 23.14        Core17: 131.15        
Core18: 22.83        Core19: 126.06        
Core20: 16.06        Core21: 106.51        
Core22: 18.12        Core23: 127.57        
Core24: 26.58        Core25: 69.81        
Core26: 20.81        Core27: 66.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.08
Socket1: 96.21
DDR read Latency(ns)
Socket0: 19123.94
Socket1: 234.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.21        Core1: 112.66        
Core2: 27.51        Core3: 114.66        
Core4: 26.27        Core5: 120.77        
Core6: 22.66        Core7: 65.04        
Core8: 28.32        Core9: 57.49        
Core10: 24.20        Core11: 78.20        
Core12: 21.17        Core13: 129.19        
Core14: 19.64        Core15: 84.34        
Core16: 18.27        Core17: 127.69        
Core18: 10.20        Core19: 123.61        
Core20: 24.75        Core21: 106.39        
Core22: 23.01        Core23: 126.62        
Core24: 24.15        Core25: 55.56        
Core26: 20.85        Core27: 70.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.37
Socket1: 94.68
DDR read Latency(ns)
Socket0: 19407.52
Socket1: 236.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.83        Core1: 111.29        
Core2: 27.42        Core3: 115.14        
Core4: 22.84        Core5: 116.31        
Core6: 25.79        Core7: 62.30        
Core8: 27.61        Core9: 55.22        
Core10: 25.99        Core11: 72.27        
Core12: 25.69        Core13: 128.00        
Core14: 25.80        Core15: 86.47        
Core16: 14.71        Core17: 131.20        
Core18: 19.92        Core19: 124.60        
Core20: 11.60        Core21: 105.16        
Core22: 19.30        Core23: 125.03        
Core24: 24.12        Core25: 59.09        
Core26: 22.42        Core27: 70.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.63
Socket1: 93.98
DDR read Latency(ns)
Socket0: 18706.92
Socket1: 234.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.04        Core1: 112.41        
Core2: 28.30        Core3: 114.38        
Core4: 23.62        Core5: 116.35        
Core6: 20.52        Core7: 57.78        
Core8: 17.21        Core9: 55.82        
Core10: 24.33        Core11: 71.86        
Core12: 23.32        Core13: 129.74        
Core14: 10.05        Core15: 86.84        
Core16: 24.10        Core17: 129.01        
Core18: 20.82        Core19: 125.35        
Core20: 23.42        Core21: 105.43        
Core22: 21.83        Core23: 127.25        
Core24: 24.49        Core25: 64.36        
Core26: 25.89        Core27: 72.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.68
Socket1: 94.58
DDR read Latency(ns)
Socket0: 19103.33
Socket1: 235.47
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3336
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14454813538; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14454836454; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7227424346; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7227424346; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7227522539; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7227522539; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6022933269; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4089714; Consumed Joules: 249.62; Watts: 41.55; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 709334; Consumed DRAM Joules: 10.85; DRAM Watts: 1.81
S1P0; QPIClocks: 14454946046; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14454958530; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7227570862; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7227570862; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7227498882; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7227498882; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007821990; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7310589; Consumed Joules: 446.20; Watts: 74.28; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1754680; Consumed DRAM Joules: 26.85; DRAM Watts: 4.47
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: e3d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   1.13   0.01    0.66     117 K    726 K    0.84    0.19    0.00    0.00     1792        3        2     70
   1    1     0.05   0.04   1.20    1.20      42 M     53 M    0.22    0.25    0.08    0.11     2688     5513       10     55
   2    0     0.01   0.51   0.01    0.60     226 K   1645 K    0.86    0.09    0.00    0.02      672        3        3     69
   3    1     0.13   0.11   1.20    1.20      36 M     49 M    0.26    0.34    0.03    0.04     2408     4382       90     55
   4    0     0.00   0.49   0.01    0.60      93 K    818 K    0.89    0.09    0.00    0.02      560        2        0     70
   5    1     0.07   0.06   1.19    1.20      42 M     53 M    0.22    0.26    0.06    0.08     3080     5642       17     55
   6    0     0.01   0.81   0.01    0.62     115 K    910 K    0.87    0.12    0.00    0.01     1568       13        1     70
   7    1     0.10   0.08   1.19    1.20      31 M     47 M    0.33    0.44    0.03    0.05     3696     4032      253     54
   8    0     0.02   1.37   0.01    0.68      89 K    644 K    0.86    0.26    0.00    0.00     1400        4        3     68
   9    1     0.10   0.39   0.25    0.68    2399 K   4402 K    0.46    0.49    0.00    0.00      224      206       25     56
  10    0     0.02   1.60   0.01    0.65      53 K    360 K    0.85    0.33    0.00    0.00      784        4        2     68
  11    1     0.11   0.09   1.20    1.20      33 M     46 M    0.28    0.38    0.03    0.04     2464     3724        9     54
  12    0     0.00   0.69   0.01    0.60      52 K    349 K    0.85    0.25    0.00    0.01     1456        1        1     70
  13    1     0.06   0.07   0.89    1.20      28 M     36 M    0.21    0.26    0.05    0.06     1288     3309       16     54
  14    0     0.01   1.63   0.01    0.73      28 K    178 K    0.84    0.40    0.00    0.00     1344        3        0     70
  15    1     0.11   0.09   1.20    1.20      36 M     49 M    0.26    0.39    0.03    0.04     3360     4518       34     54
  16    0     0.00   0.37   0.00    0.60      16 K    161 K    0.90    0.18    0.00    0.02      672        2        0     70
  17    1     0.05   0.06   0.84    1.20      28 M     36 M    0.21    0.21    0.06    0.08     2296     3286       34     55
  18    0     0.00   0.44   0.00    0.60      69 K    244 K    0.71    0.22    0.00    0.01     3640        7        3     71
  19    1     0.06   0.07   0.84    1.20      27 M     34 M    0.21    0.26    0.05    0.06     1960     3757       22     56
  20    0     0.01   1.16   0.01    0.95      26 K    309 K    0.91    0.54    0.00    0.00     3304        6        0     70
  21    1     0.14   0.12   1.20    1.20      36 M     49 M    0.25    0.36    0.03    0.03     2912     4125       33     56
  22    0     0.02   1.15   0.02    0.97      44 K    498 K    0.91    0.58    0.00    0.00     7560       13        0     70
  23    1     0.06   0.07   0.87    1.20      28 M     35 M    0.21    0.26    0.05    0.06     3024     4094       24     56
  24    0     0.02   1.38   0.01    0.92      39 K    370 K    0.89    0.54    0.00    0.00     3864        6        1     71
  25    1     0.11   0.09   1.20    1.20      32 M     55 M    0.41    0.46    0.03    0.05     3528     4122       11     55
  26    0     0.00   0.48   0.00    0.60      14 K    146 K    0.90    0.29    0.00    0.01     1064        2        0     70
  27    1     0.09   0.08   1.20    1.20      32 M     55 M    0.42    0.45    0.03    0.06     3304     4025       12     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.04   0.01    0.71     988 K   7366 K    0.87    0.28    0.00    0.01    29680       69       15     62
 SKT    1     0.09   0.09   1.03    1.18     440 M    608 M    0.28    0.35    0.04    0.05    36232    54735      590     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.52    1.18     441 M    616 M    0.28    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  147 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.35 %

 C1 core residency: 8.42 %; C3 core residency: 0.45 %; C6 core residency: 46.79 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.35 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.23 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7531 M   7451 M   |    7%     7%   
 SKT    1       27 G     27 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   69 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.73     0.32     211.10       9.17         225.07
 SKT   1    61.29    24.26     378.02      22.60         516.36
---------------------------------------------------------------------------------------------------------------
       *    62.02    24.57     589.12      31.77         515.78
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1027
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11565.45 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5171.87 --|
|-- Mem Ch  2: Reads (MB/s):   121.05 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    50.39 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   121.05 --||-- NODE 1 Mem Read (MB/s) : 11565.45 --|
|-- NODE 0 Mem Write(MB/s) :    50.39 --||-- NODE 1 Mem Write(MB/s) :  5171.87 --|
|-- NODE 0 P. Write (T/s):      31194 --||-- NODE 1 P. Write (T/s):     207869 --|
|-- NODE 0 Memory (MB/s):      171.43 --||-- NODE 1 Memory (MB/s):    16737.33 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11686.50                --|
            |--                System Write Throughput(MB/s):       5222.26                --|
            |--               System Memory Throughput(MB/s):      16908.76                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1178
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      62 M        24    2851 K  1998 K    320 K   372    1680  
 1     145 M         0      26 M   228 M    587 K     0    1415 K
-----------------------------------------------------------------------
 *     207 M        24      29 M   230 M    908 K   372    1417 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.64        Core1: 66.21        
Core2: 30.91        Core3: 110.32        
Core4: 27.00        Core5: 58.41        
Core6: 28.61        Core7: 125.31        
Core8: 26.47        Core9: 65.36        
Core10: 24.98        Core11: 131.12        
Core12: 25.19        Core13: 50.06        
Core14: 25.68        Core15: 132.21        
Core16: 28.90        Core17: 69.81        
Core18: 28.74        Core19: 65.47        
Core20: 29.05        Core21: 125.68        
Core22: 30.64        Core23: 45.31        
Core24: 21.77        Core25: 119.80        
Core26: 28.81        Core27: 124.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.02
Socket1: 82.12
DDR read Latency(ns)
Socket0: 23749.66
Socket1: 244.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.52        Core1: 58.43        
Core2: 26.28        Core3: 112.62        
Core4: 27.51        Core5: 55.43        
Core6: 10.45        Core7: 126.37        
Core8: 21.74        Core9: 62.78        
Core10: 24.68        Core11: 132.67        
Core12: 24.85        Core13: 47.70        
Core14: 22.74        Core15: 134.01        
Core16: 22.51        Core17: 75.73        
Core18: 20.22        Core19: 70.02        
Core20: 23.99        Core21: 121.76        
Core22: 12.05        Core23: 40.68        
Core24: 28.97        Core25: 120.15        
Core26: 25.29        Core27: 121.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.88
Socket1: 80.76
DDR read Latency(ns)
Socket0: 23177.52
Socket1: 249.39
irq_total: 277107.745876628
cpu_total: 41.04
cpu_0: 1.80
cpu_1: 100.00
cpu_2: 2.86
cpu_3: 98.87
cpu_4: 1.40
cpu_5: 100.00
cpu_6: 1.60
cpu_7: 75.25
cpu_8: 0.93
cpu_9: 14.11
cpu_10: 1.13
cpu_11: 64.54
cpu_12: 0.60
cpu_13: 99.80
cpu_14: 0.47
cpu_15: 64.40
cpu_16: 0.86
cpu_17: 100.00
cpu_18: 0.53
cpu_19: 99.73
cpu_20: 0.60
cpu_21: 67.80
cpu_22: 0.60
cpu_23: 98.54
cpu_24: 0.53
cpu_25: 76.58
cpu_26: 1.53
cpu_27: 74.05
enp130s0f0_rx_bytes: 3339017
enp130s0f1_rx_bytes: 3329890
enp4s0f0_rx_bytes: 1500480
enp4s0f1_rx_bytes: 1756824
Total_rx_bytes: 9926211
enp130s0f0_tx_packets_phy: 435763
enp130s0f1_tx_packets_phy: 449642
enp4s0f0_tx_packets_phy: 216823
enp4s0f1_tx_packets_phy: 220292
Total_tx_packets_phy: 1322520
enp130s0f0_tx_bytes: 3916231835
enp130s0f1_tx_bytes: 4042681483
enp4s0f0_tx_bytes: 1954358514
enp4s0f1_tx_bytes: 1985653378
Total_tx_bytes: 11898925210
enp130s0f0_tx_packets: 435773
enp130s0f1_tx_packets: 449643
enp4s0f0_tx_packets: 216819
enp4s0f1_tx_packets: 220293
Total_tx_packets: 1322528
enp130s0f0_rx_bytes_phy: 3541237
enp130s0f1_rx_bytes_phy: 3531744
enp4s0f0_rx_bytes_phy: 1591414
enp4s0f1_rx_bytes_phy: 1863098
Total_rx_bytes_phy: 10527493
enp130s0f0_rx_packets_phy: 50589
enp130s0f1_rx_packets_phy: 50453
enp4s0f0_rx_packets_phy: 22734
enp4s0f1_rx_packets_phy: 26615
Total_rx_packets_phy: 150391
enp130s0f0_tx_bytes_phy: 3917882298
enp130s0f1_tx_bytes_phy: 4044476990
enp4s0f0_tx_bytes_phy: 1955261810
enp4s0f1_tx_bytes_phy: 1986530953
Total_tx_bytes_phy: 11904152051
enp130s0f0_rx_packets: 50591
enp130s0f1_rx_packets: 50452
enp4s0f0_rx_packets: 22734
enp4s0f1_rx_packets: 26618
Total_rx_packets: 150395


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.09        Core1: 63.16        
Core2: 23.68        Core3: 112.63        
Core4: 10.84        Core5: 54.87        
Core6: 21.55        Core7: 118.90        
Core8: 21.75        Core9: 62.64        
Core10: 17.94        Core11: 132.41        
Core12: 24.92        Core13: 50.13        
Core14: 25.01        Core15: 133.06        
Core16: 23.77        Core17: 71.89        
Core18: 13.70        Core19: 66.27        
Core20: 19.12        Core21: 120.40        
Core22: 27.68        Core23: 40.32        
Core24: 30.41        Core25: 120.47        
Core26: 24.88        Core27: 121.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.73
Socket1: 80.30
DDR read Latency(ns)
Socket0: 22851.39
Socket1: 250.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.39        Core1: 69.27        
Core2: 29.21        Core3: 111.39        
Core4: 13.19        Core5: 52.91        
Core6: 20.31        Core7: 128.02        
Core8: 10.84        Core9: 62.44        
Core10: 24.17        Core11: 133.33        
Core12: 25.94        Core13: 41.09        
Core14: 25.08        Core15: 132.02        
Core16: 27.12        Core17: 73.13        
Core18: 22.39        Core19: 64.97        
Core20: 20.46        Core21: 123.98        
Core22: 21.70        Core23: 39.35        
Core24: 27.80        Core25: 117.16        
Core26: 26.85        Core27: 122.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.08
Socket1: 79.43
DDR read Latency(ns)
Socket0: 22938.08
Socket1: 249.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.44        Core1: 66.38        
Core2: 29.32        Core3: 113.16        
Core4: 26.62        Core5: 54.57        
Core6: 21.03        Core7: 121.95        
Core8: 13.15        Core9: 65.60        
Core10: 20.87        Core11: 132.89        
Core12: 24.97        Core13: 44.03        
Core14: 24.23        Core15: 133.38        
Core16: 23.52        Core17: 71.42        
Core18: 23.56        Core19: 66.16        
Core20: 22.30        Core21: 122.63        
Core22: 20.15        Core23: 44.35        
Core24: 26.44        Core25: 120.57        
Core26: 26.92        Core27: 121.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.19
Socket1: 80.77
DDR read Latency(ns)
Socket0: 23013.24
Socket1: 249.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.04        Core1: 67.00        
Core2: 30.05        Core3: 113.76        
Core4: 9.42        Core5: 58.99        
Core6: 21.44        Core7: 122.84        
Core8: 22.79        Core9: 65.36        
Core10: 27.50        Core11: 131.51        
Core12: 25.00        Core13: 46.75        
Core14: 25.82        Core15: 134.36        
Core16: 25.85        Core17: 77.92        
Core18: 26.49        Core19: 71.49        
Core20: 26.77        Core21: 122.96        
Core22: 24.53        Core23: 48.33        
Core24: 30.50        Core25: 123.52        
Core26: 25.35        Core27: 126.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.47
Socket1: 84.25
DDR read Latency(ns)
Socket0: 23320.78
Socket1: 251.16
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5128
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415526294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415537182; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207772221; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207772221; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207878277; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207878277; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006550796; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4049972; Consumed Joules: 247.19; Watts: 41.16; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 706110; Consumed DRAM Joules: 10.80; DRAM Watts: 1.80
S1P0; QPIClocks: 14415578106; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415581982; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207881303; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207881303; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207800517; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207800517; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006585106; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7257967; Consumed Joules: 442.99; Watts: 73.76; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1750612; Consumed DRAM Joules: 26.78; DRAM Watts: 4.46
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1550
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.36   0.02    0.77     220 K    965 K    0.77    0.11    0.00    0.01     4424        5        4     70
   1    1     0.11   0.09   1.20    1.20      35 M     52 M    0.32    0.43    0.03    0.05     4200     5772       18     55
   2    0     0.01   1.45   0.01    0.78      70 K    413 K    0.83    0.23    0.00    0.00      784        2        1     69
   3    1     0.12   0.10   1.19    1.20      40 M     54 M    0.25    0.31    0.03    0.04     2072     5216       78     55
   4    0     0.03   1.61   0.02    1.00      41 K    436 K    0.90    0.52    0.00    0.00     6272        6        2     70
   5    1     0.10   0.09   1.20    1.20      34 M     53 M    0.35    0.45    0.03    0.05     3528     6126        4     55
   6    0     0.03   1.60   0.02    1.01      37 K    417 K    0.91    0.54    0.00    0.00     3808       13        1     70
   7    1     0.10   0.11   0.91    1.20      28 M     37 M    0.24    0.28    0.03    0.04     1008     3585      146     55
   8    0     0.00   0.79   0.01    0.60      36 K    276 K    0.87    0.36    0.00    0.01      448        3        0     69
   9    1     0.07   0.45   0.16    0.60    1516 K   3544 K    0.57    0.29    0.00    0.00       56      244       70     56
  10    0     0.03   1.62   0.02    0.89      43 K    463 K    0.91    0.53    0.00    0.00     4536       12        1     68
  11    1     0.04   0.06   0.75    1.18      26 M     33 M    0.22    0.22    0.06    0.08      504     3001       14     55
  12    0     0.02   1.26   0.01    0.92      39 K    378 K    0.90    0.53    0.00    0.00     4592       11        0     70
  13    1     0.12   0.10   1.20    1.20      29 M     44 M    0.33    0.49    0.02    0.04     3416     5287       14     54
  14    0     0.00   0.72   0.00    0.60      25 K    204 K    0.88    0.36    0.00    0.01      504        2        0     70
  15    1     0.05   0.06   0.76    1.18      26 M     33 M    0.21    0.23    0.05    0.07     3248     4251       52     54
  16    0     0.00   0.61   0.00    0.60      23 K    175 K    0.87    0.33    0.00    0.01      616        0        0     70
  17    1     0.14   0.11   1.20    1.20      37 M     52 M    0.29    0.40    0.03    0.04     2912     4637       33     55
  18    0     0.00   0.51   0.00    0.60      13 K    141 K    0.90    0.28    0.00    0.01      448        0        0     71
  19    1     0.13   0.11   1.20    1.20      34 M     51 M    0.33    0.42    0.03    0.04     4032     5093       16     56
  20    0     0.00   0.49   0.01    0.60      94 K    815 K    0.88    0.10    0.00    0.02      336        3        0     71
  21    1     0.08   0.09   0.83    1.20      26 M     34 M    0.23    0.27    0.03    0.05     3080     3876       66     55
  22    0     0.00   0.56   0.01    0.60     100 K    853 K    0.88    0.10    0.00    0.02      952        3        1     71
  23    1     0.12   0.10   1.19    1.20      29 M     49 M    0.40    0.48    0.02    0.04     4872     5579       11     55
  24    0     0.00   0.48   0.00    0.60      49 K    420 K    0.88    0.11    0.00    0.02      392        2        0     71
  25    1     0.10   0.11   0.93    1.20      28 M     38 M    0.25    0.30    0.03    0.04     2408     3864       20     55
  26    0     0.00   0.40   0.00    0.60      26 K    253 K    0.90    0.11    0.00    0.02      952        2        0     70
  27    1     0.09   0.10   0.90    1.20      27 M     37 M    0.25    0.28    0.03    0.04     1344     3445       24     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.09   0.01    0.78     824 K   6216 K    0.87    0.31    0.00    0.00    29064       64        9     61
 SKT    1     0.10   0.10   0.97    1.18     408 M    576 M    0.29    0.38    0.03    0.04    36680    59976      566     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.11   0.49    1.18     409 M    582 M    0.30    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  139 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.73 %

 C1 core residency: 11.23 %; C3 core residency: 0.21 %; C6 core residency: 46.83 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.11 => corresponds to 2.78 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5358 M   5313 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.60     0.25     208.27       9.07         275.37
 SKT   1    58.66    26.06     374.81      22.53         596.31
---------------------------------------------------------------------------------------------------------------
       *    59.26    26.30     583.09      31.60         595.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 172a
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 12170.59 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4711.31 --|
|-- Mem Ch  2: Reads (MB/s):   158.18 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    67.22 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   158.18 --||-- NODE 1 Mem Read (MB/s) : 12170.59 --|
|-- NODE 0 Mem Write(MB/s) :    67.22 --||-- NODE 1 Mem Write(MB/s) :  4711.31 --|
|-- NODE 0 P. Write (T/s):      31276 --||-- NODE 1 P. Write (T/s):     228006 --|
|-- NODE 0 Memory (MB/s):      225.39 --||-- NODE 1 Memory (MB/s):    16881.90 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12328.76                --|
            |--                System Write Throughput(MB/s):       4778.53                --|
            |--               System Memory Throughput(MB/s):      17107.29                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1860
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     109 M       132    5108 K  5397 K    600 K   408     960  
 1      64 M        12      26 M   213 M    332 K     0    1265 K
-----------------------------------------------------------------------
 *     174 M       144      31 M   218 M    932 K   408    1266 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.28        Core1: 119.38        
Core2: 23.74        Core3: 108.15        
Core4: 23.31        Core5: 118.27        
Core6: 14.24        Core7: 68.55        
Core8: 24.01        Core9: 47.14        
Core10: 21.49        Core11: 41.34        
Core12: 10.75        Core13: 126.32        
Core14: 19.75        Core15: 99.86        
Core16: 20.54        Core17: 136.18        
Core18: 19.52        Core19: 121.97        
Core20: 19.91        Core21: 109.93        
Core22: 24.13        Core23: 129.54        
Core24: 20.85        Core25: 103.81        
Core26: 24.51        Core27: 77.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.25
Socket1: 98.31
DDR read Latency(ns)
Socket0: 18062.07
Socket1: 231.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.49        Core1: 117.37        
Core2: 18.94        Core3: 107.61        
Core4: 20.74        Core5: 123.32        
Core6: 22.16        Core7: 63.02        
Core8: 23.34        Core9: 48.35        
Core10: 22.05        Core11: 43.30        
Core12: 14.39        Core13: 128.25        
Core14: 24.02        Core15: 97.26        
Core16: 18.82        Core17: 137.01        
Core18: 20.43        Core19: 123.33        
Core20: 28.03        Core21: 109.95        
Core22: 23.28        Core23: 131.30        
Core24: 25.80        Core25: 104.06        
Core26: 24.99        Core27: 73.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.10
Socket1: 98.04
DDR read Latency(ns)
Socket0: 17836.96
Socket1: 235.32
irq_total: 261618.16923886
cpu_total: 43.94
cpu_0: 1.46
cpu_1: 99.73
cpu_2: 0.86
cpu_3: 100.00
cpu_4: 1.60
cpu_5: 99.67
cpu_6: 1.66
cpu_7: 99.53
cpu_8: 1.13
cpu_9: 26.55
cpu_10: 2.59
cpu_11: 96.07
cpu_12: 1.33
cpu_13: 83.57
cpu_14: 0.73
cpu_15: 100.00
cpu_16: 0.53
cpu_17: 63.41
cpu_18: 0.67
cpu_19: 78.51
cpu_20: 0.40
cpu_21: 100.00
cpu_22: 0.47
cpu_23: 69.59
cpu_24: 0.27
cpu_25: 100.00
cpu_26: 0.33
cpu_27: 100.00
enp130s0f0_rx_packets_phy: 25753
enp130s0f1_rx_packets_phy: 28238
enp4s0f0_rx_packets_phy: 49263
enp4s0f1_rx_packets_phy: 49624
Total_rx_packets_phy: 152878
enp130s0f0_rx_packets: 25754
enp130s0f1_rx_packets: 28236
enp4s0f0_rx_packets: 49267
enp4s0f1_rx_packets: 49622
Total_rx_packets: 152879
enp130s0f0_tx_packets: 225010
enp130s0f1_tx_packets: 226237
enp4s0f0_tx_packets: 343274
enp4s0f1_tx_packets: 425990
Total_tx_packets: 1220511
enp130s0f0_rx_bytes_phy: 1802759
enp130s0f1_rx_bytes_phy: 1976728
enp4s0f0_rx_bytes_phy: 3448466
enp4s0f1_rx_bytes_phy: 3473747
Total_rx_bytes_phy: 10701700
enp130s0f0_tx_bytes_phy: 2029058177
enp130s0f1_tx_bytes_phy: 2040208186
enp4s0f0_tx_bytes_phy: 3084072716
enp4s0f1_tx_bytes_phy: 3833492234
Total_tx_bytes_phy: 10986831313
enp130s0f0_tx_packets_phy: 225007
enp130s0f1_tx_packets_phy: 226240
enp4s0f0_tx_packets_phy: 343264
enp4s0f1_tx_packets_phy: 425983
Total_tx_packets_phy: 1220494
enp130s0f0_tx_bytes: 2028190524
enp130s0f1_tx_bytes: 2039278048
enp4s0f0_tx_bytes: 3082789598
enp4s0f1_tx_bytes: 3831850264
Total_tx_bytes: 10982108434
enp130s0f0_rx_bytes: 1699783
enp130s0f1_rx_bytes: 1863588
enp4s0f0_rx_bytes: 3251636
enp4s0f1_rx_bytes: 3275098
Total_rx_bytes: 10090105


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.06        Core1: 120.00        
Core2: 23.26        Core3: 105.58        
Core4: 25.74        Core5: 118.69        
Core6: 10.52        Core7: 62.99        
Core8: 22.41        Core9: 46.60        
Core10: 16.37        Core11: 41.13        
Core12: 18.86        Core13: 126.50        
Core14: 18.74        Core15: 97.29        
Core16: 23.05        Core17: 138.24        
Core18: 18.91        Core19: 119.49        
Core20: 22.38        Core21: 108.60        
Core22: 24.24        Core23: 130.68        
Core24: 23.99        Core25: 99.20        
Core26: 18.30        Core27: 73.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.15
Socket1: 96.37
DDR read Latency(ns)
Socket0: 17324.80
Socket1: 235.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.06        Core1: 120.05        
Core2: 28.34        Core3: 107.77        
Core4: 26.39        Core5: 121.01        
Core6: 11.32        Core7: 59.20        
Core8: 23.26        Core9: 47.79        
Core10: 22.02        Core11: 40.70        
Core12: 19.48        Core13: 126.15        
Core14: 20.89        Core15: 98.51        
Core16: 26.82        Core17: 136.62        
Core18: 26.61        Core19: 122.79        
Core20: 29.26        Core21: 109.65        
Core22: 24.23        Core23: 130.92        
Core24: 24.68        Core25: 103.74        
Core26: 26.95        Core27: 77.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.27
Socket1: 97.30
DDR read Latency(ns)
Socket0: 18233.30
Socket1: 235.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.66        Core1: 119.81        
Core2: 25.44        Core3: 107.03        
Core4: 29.81        Core5: 120.08        
Core6: 18.76        Core7: 58.09        
Core8: 24.21        Core9: 46.54        
Core10: 27.36        Core11: 45.32        
Core12: 21.82        Core13: 128.79        
Core14: 23.83        Core15: 97.27        
Core16: 21.40        Core17: 139.14        
Core18: 25.22        Core19: 124.47        
Core20: 10.40        Core21: 109.49        
Core22: 25.35        Core23: 131.50        
Core24: 22.33        Core25: 103.72        
Core26: 23.53        Core27: 75.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.23
Socket1: 97.87
DDR read Latency(ns)
Socket0: 17992.12
Socket1: 235.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.25        Core1: 119.14        
Core2: 22.39        Core3: 107.15        
Core4: 29.10        Core5: 121.69        
Core6: 10.38        Core7: 65.00        
Core8: 23.97        Core9: 46.31        
Core10: 23.44        Core11: 43.66        
Core12: 21.12        Core13: 125.89        
Core14: 23.28        Core15: 99.85        
Core16: 19.36        Core17: 137.70        
Core18: 24.75        Core19: 121.15        
Core20: 13.53        Core21: 109.78        
Core22: 22.55        Core23: 130.39        
Core24: 21.17        Core25: 105.28        
Core26: 28.43        Core27: 67.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.06
Socket1: 97.39
DDR read Latency(ns)
Socket0: 17718.87
Socket1: 236.10
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6856
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14456625546; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14456649790; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7228332695; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7228332695; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7228439820; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7228439820; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6023694879; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4106059; Consumed Joules: 250.61; Watts: 41.71; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 716765; Consumed DRAM Joules: 10.97; DRAM Watts: 1.83
S1P0; QPIClocks: 14456719390; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14456730190; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7228478761; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7228478761; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7228387700; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7228387700; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011952857; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7305058; Consumed Joules: 445.87; Watts: 74.21; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1751097; Consumed DRAM Joules: 26.79; DRAM Watts: 4.46
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1bfe
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.42   0.01    0.60     169 K   1061 K    0.84    0.09    0.00    0.02     1680        3        1     70
   1    1     0.05   0.04   1.20    1.20      42 M     53 M    0.21    0.24    0.09    0.12     3304     5917       15     55
   2    0     0.00   0.48   0.01    0.60     144 K   1131 K    0.87    0.09    0.00    0.02      896        2        0     69
   3    1     0.10   0.08   1.20    1.20      38 M     50 M    0.25    0.35    0.04    0.05     2576     4754      130     55
   4    0     0.00   0.50   0.01    0.60      72 K    599 K    0.88    0.12    0.00    0.02      896        3        0     70
   5    1     0.06   0.05   1.20    1.20      40 M     52 M    0.22    0.24    0.07    0.09     2968     5672        9     55
   6    0     0.00   0.47   0.00    0.60     105 K    491 K    0.79    0.11    0.00    0.02     6048       10        5     69
   7    1     0.11   0.09   1.19    1.20      29 M     46 M    0.36    0.45    0.03    0.04     2800     4197      339     54
   8    0     0.05   1.63   0.03    1.06      56 K    630 K    0.91    0.58    0.00    0.00     7112       12        1     69
   9    1     0.11   0.40   0.27    0.70    2546 K   4459 K    0.43    0.57    0.00    0.00      112      155       32     56
  10    0     0.03   1.62   0.02    0.96      46 K    410 K    0.89    0.54    0.00    0.00     3696        9        2     68
  11    1     0.10   0.09   1.15    1.20      26 M     41 M    0.37    0.48    0.03    0.04     4704     4759       12     54
  12    0     0.00   0.65   0.00    0.60      46 K    377 K    0.88    0.24    0.00    0.01     1904        3        1     70
  13    1     0.10   0.09   1.01    1.20      30 M     39 M    0.23    0.28    0.03    0.04     1736     3464      112     54
  14    0     0.03   1.63   0.02    0.92      41 K    443 K    0.91    0.54    0.00    0.00     4592        9        1     70
  15    1     0.12   0.10   1.20    1.20      36 M     47 M    0.24    0.37    0.03    0.04     2968     4930       26     54
  16    0     0.00   0.84   0.00    0.61      29 K    238 K    0.87    0.40    0.00    0.01      952        3        1     70
  17    1     0.03   0.04   0.76    1.20      27 M     33 M    0.19    0.20    0.09    0.12     2856     3305       63     55
  18    0     0.00   0.69   0.00    0.60      17 K    160 K    0.89    0.33    0.00    0.01      504        3        0     71
  19    1     0.08   0.09   0.97    1.20      29 M     37 M    0.22    0.30    0.03    0.04     2576     3854       48     56
  20    0     0.01   1.75   0.01    0.79      30 K    230 K    0.87    0.40    0.00    0.00      672        4        1     70
  21    1     0.13   0.11   1.20    1.20      36 M     48 M    0.25    0.34    0.03    0.04     3584     4154       34     55
  22    0     0.00   0.88   0.00    0.60      28 K    194 K    0.85    0.31    0.00    0.01     1008        4        0     71
  23    1     0.05   0.06   0.86    1.20      27 M     34 M    0.21    0.24    0.05    0.07     1736     4197       32     56
  24    0     0.00   0.47   0.00    0.60      12 K    112 K    0.89    0.22    0.00    0.01      224        3        0     71
  25    1     0.12   0.10   1.20    1.20      37 M     50 M    0.25    0.33    0.03    0.04     2800     4088        9     55
  26    0     0.00   0.45   0.01    0.60     114 K    991 K    0.88    0.09    0.00    0.02      672       47        0     70
  27    1     0.11   0.09   1.20    1.20      33 M     47 M    0.30    0.39    0.03    0.04     2632     3874       12     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.76     916 K   7075 K    0.87    0.30    0.00    0.00    30856      115       12     61
 SKT    1     0.09   0.09   1.04    1.18     437 M    588 M    0.26    0.34    0.03    0.05    37352    57320      873     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.10   0.53    1.18     438 M    595 M    0.26    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:  148 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.68 %

 C1 core residency: 6.94 %; C3 core residency: 0.16 %; C6 core residency: 48.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.39 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.26 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7530 M   7461 M   |    7%     7%   
 SKT    1       27 G     27 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   69 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.78     0.33     209.11       9.08         241.57
 SKT   1    61.19    23.79     375.32      22.42         516.16
---------------------------------------------------------------------------------------------------------------
       *    61.97    24.12     584.44      31.51         516.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1deb
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 12264.71 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  4677.15 --|
|-- Mem Ch  2: Reads (MB/s):   147.46 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    60.28 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   147.46 --||-- NODE 1 Mem Read (MB/s) : 12264.71 --|
|-- NODE 0 Mem Write(MB/s) :    60.28 --||-- NODE 1 Mem Write(MB/s) :  4677.15 --|
|-- NODE 0 P. Write (T/s):      31227 --||-- NODE 1 P. Write (T/s):     233006 --|
|-- NODE 0 Memory (MB/s):      207.74 --||-- NODE 1 Memory (MB/s):    16941.86 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      12412.17                --|
            |--                System Write Throughput(MB/s):       4737.43                --|
            |--               System Memory Throughput(MB/s):      17149.61                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1f21
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     104 M        60    2316 K  1589 K    561 K   144     816  
 1      64 M        12      27 M   214 M    361 K     0    1162 K
-----------------------------------------------------------------------
 *     168 M        72      29 M   215 M    923 K   144    1162 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.26        Core1: 117.46        
Core2: 24.94        Core3: 111.83        
Core4: 22.36        Core5: 117.98        
Core6: 16.77        Core7: 87.51        
Core8: 19.68        Core9: 66.86        
Core10: 9.80        Core11: 67.83        
Core12: 20.48        Core13: 125.19        
Core14: 20.35        Core15: 67.64        
Core16: 20.23        Core17: 128.86        
Core18: 18.92        Core19: 123.34        
Core20: 21.80        Core21: 87.56        
Core22: 28.10        Core23: 126.30        
Core24: 26.64        Core25: 79.17        
Core26: 23.74        Core27: 96.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.90
Socket1: 98.32
DDR read Latency(ns)
Socket0: 18605.95
Socket1: 228.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.02        Core1: 118.86        
Core2: 24.87        Core3: 111.49        
Core4: 15.67        Core5: 116.94        
Core6: 25.00        Core7: 87.31        
Core8: 21.59        Core9: 67.31        
Core10: 22.57        Core11: 70.82        
Core12: 20.23        Core13: 126.89        
Core14: 10.17        Core15: 68.41        
Core16: 19.01        Core17: 129.24        
Core18: 21.84        Core19: 123.27        
Core20: 19.58        Core21: 88.19        
Core22: 18.50        Core23: 125.39        
Core24: 21.60        Core25: 78.92        
Core26: 23.76        Core27: 97.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.82
Socket1: 98.91
DDR read Latency(ns)
Socket0: 19356.95
Socket1: 233.47
irq_total: 255988.146588136
cpu_total: 43.71
cpu_0: 1.53
cpu_1: 99.67
cpu_2: 0.73
cpu_3: 100.00
cpu_4: 0.73
cpu_5: 99.73
cpu_6: 1.06
cpu_7: 100.00
cpu_8: 1.06
cpu_9: 17.89
cpu_10: 2.13
cpu_11: 99.53
cpu_12: 0.86
cpu_13: 76.40
cpu_14: 1.06
cpu_15: 99.80
cpu_16: 0.66
cpu_17: 75.07
cpu_18: 1.00
cpu_19: 71.48
cpu_20: 0.60
cpu_21: 100.00
cpu_22: 0.66
cpu_23: 70.28
cpu_24: 0.93
cpu_25: 100.00
cpu_26: 1.06
cpu_27: 100.00
enp130s0f0_tx_bytes: 2094867226
enp130s0f1_tx_bytes: 2072052687
enp4s0f0_tx_bytes: 3157858931
enp4s0f1_tx_bytes: 3607754625
Total_tx_bytes: 10932533469
enp130s0f0_tx_bytes_phy: 2095703319
enp130s0f1_tx_bytes_phy: 2072951228
enp4s0f0_tx_bytes_phy: 3159261292
enp4s0f1_tx_bytes_phy: 3609175698
Total_tx_bytes_phy: 10937091537
enp130s0f0_tx_packets_phy: 232400
enp130s0f1_tx_packets_phy: 229879
enp4s0f0_tx_packets_phy: 351564
enp4s0f1_tx_packets_phy: 401179
Total_tx_packets_phy: 1215022
enp130s0f0_rx_packets: 25659
enp130s0f1_rx_packets: 22075
enp4s0f0_rx_packets: 40397
enp4s0f1_rx_packets: 42424
Total_rx_packets: 130555
enp130s0f0_rx_packets_phy: 25657
enp130s0f1_rx_packets_phy: 22076
enp4s0f0_rx_packets_phy: 40397
enp4s0f1_rx_packets_phy: 42422
Total_rx_packets_phy: 130552
enp130s0f0_tx_packets: 232411
enp130s0f1_tx_packets: 229881
enp4s0f0_tx_packets: 351564
enp4s0f1_tx_packets: 401200
Total_tx_packets: 1215056
enp130s0f0_rx_bytes_phy: 1796036
enp130s0f1_rx_bytes_phy: 1545369
enp4s0f0_rx_bytes_phy: 2827848
enp4s0f1_rx_bytes_phy: 2969574
Total_rx_bytes_phy: 9138827
enp130s0f0_rx_bytes: 1693506
enp130s0f1_rx_bytes: 1457014
enp4s0f0_rx_bytes: 2666249
enp4s0f1_rx_bytes: 2800007
Total_rx_bytes: 8616776


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.57        Core1: 119.16        
Core2: 22.97        Core3: 112.08        
Core4: 24.44        Core5: 116.70        
Core6: 24.13        Core7: 84.90        
Core8: 30.62        Core9: 59.80        
Core10: 21.30        Core11: 69.21        
Core12: 24.05        Core13: 123.82        
Core14: 20.23        Core15: 66.00        
Core16: 25.40        Core17: 126.77        
Core18: 28.48        Core19: 124.80        
Core20: 24.28        Core21: 87.79        
Core22: 11.57        Core23: 125.12        
Core24: 21.70        Core25: 82.91        
Core26: 24.96        Core27: 96.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.76
Socket1: 98.41
DDR read Latency(ns)
Socket0: 19091.87
Socket1: 233.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.23        Core1: 117.02        
Core2: 23.56        Core3: 112.67        
Core4: 24.35        Core5: 118.96        
Core6: 23.79        Core7: 84.20        
Core8: 22.49        Core9: 60.56        
Core10: 20.27        Core11: 67.08        
Core12: 22.45        Core13: 124.49        
Core14: 10.95        Core15: 74.81        
Core16: 18.65        Core17: 126.70        
Core18: 15.75        Core19: 122.63        
Core20: 19.88        Core21: 91.00        
Core22: 20.06        Core23: 127.49        
Core24: 23.54        Core25: 76.32        
Core26: 22.81        Core27: 96.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.63
Socket1: 98.70
DDR read Latency(ns)
Socket0: 19170.83
Socket1: 233.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.83        Core1: 116.35        
Core2: 23.97        Core3: 110.77        
Core4: 24.27        Core5: 116.42        
Core6: 24.20        Core7: 84.50        
Core8: 25.30        Core9: 58.91        
Core10: 20.41        Core11: 71.96        
Core12: 19.49        Core13: 126.26        
Core14: 11.30        Core15: 75.70        
Core16: 21.97        Core17: 124.59        
Core18: 21.02        Core19: 124.45        
Core20: 19.43        Core21: 84.55        
Core22: 21.94        Core23: 125.35        
Core24: 22.49        Core25: 80.30        
Core26: 23.66        Core27: 94.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.19
Socket1: 98.54
DDR read Latency(ns)
Socket0: 19029.53
Socket1: 233.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.69        Core1: 118.69        
Core2: 23.54        Core3: 112.26        
Core4: 24.39        Core5: 116.90        
Core6: 23.88        Core7: 83.98        
Core8: 23.70        Core9: 59.30        
Core10: 19.85        Core11: 65.49        
Core12: 10.84        Core13: 126.11        
Core14: 18.84        Core15: 66.63        
Core16: 21.28        Core17: 127.16        
Core18: 22.37        Core19: 123.84        
Core20: 24.87        Core21: 84.95        
Core22: 24.21        Core23: 126.23        
Core24: 24.11        Core25: 83.91        
Core26: 24.90        Core27: 96.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.17
Socket1: 97.87
DDR read Latency(ns)
Socket0: 19249.80
Socket1: 233.08
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8585
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14418909490; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14418932262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209473380; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209473380; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209583394; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209583394; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008000700; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4087893; Consumed Joules: 249.51; Watts: 41.54; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 710678; Consumed DRAM Joules: 10.87; DRAM Watts: 1.81
S1P0; QPIClocks: 14419055366; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419059694; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209645743; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209645743; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209552454; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209552454; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6010925928; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7348515; Consumed Joules: 448.52; Watts: 74.68; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1755515; Consumed DRAM Joules: 26.86; DRAM Watts: 4.47
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 22c1
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     146 K    819 K    0.82    0.09    0.00    0.02     3696        3        1     70
   1    1     0.06   0.05   1.20    1.20      41 M     53 M    0.23    0.26    0.06    0.08     2296     5850       29     55
   2    0     0.00   0.45   0.00    0.60      32 K    243 K    0.87    0.15    0.00    0.02      560        0        0     69
   3    1     0.12   0.10   1.20    1.20      38 M     51 M    0.25    0.34    0.03    0.04     2968     4791      101     54
   4    0     0.01   1.20   0.01    1.04      25 K    305 K    0.92    0.54    0.00    0.00     3416        6        0     70
   5    1     0.07   0.05   1.20    1.20      40 M     52 M    0.22    0.25    0.06    0.08     2464     5594        9     55
   6    0     0.00   0.67   0.00    0.60      16 K    154 K    0.89    0.28    0.00    0.01      392        6        0     69
   7    1     0.11   0.10   1.20    1.20      35 M     49 M    0.28    0.39    0.03    0.04     2912     4370      218     55
   8    0     0.04   1.55   0.03    1.07      51 K    630 K    0.92    0.55    0.00    0.00     9184       12        1     69
   9    1     0.07   0.40   0.18    0.61    1610 K   3165 K    0.49    0.43    0.00    0.00      112      227       25     56
  10    0     0.00   0.56   0.01    0.60     106 K    927 K    0.89    0.13    0.00    0.02     2464        3        4     68
  11    1     0.11   0.09   1.20    1.20      32 M     46 M    0.29    0.40    0.03    0.04     2744     4378        8     54
  12    0     0.03   1.49   0.02    0.85      90 K    913 K    0.90    0.38    0.00    0.00     3808        8        1     70
  13    1     0.06   0.07   0.92    1.20      29 M     37 M    0.22    0.26    0.05    0.06     2352     3745       17     54
  14    0     0.01   1.08   0.01    0.63     146 K   1158 K    0.87    0.17    0.00    0.01     1904        4        2     70
  15    1     0.11   0.09   1.20    1.20      32 M     47 M    0.31    0.42    0.03    0.04     4704     4880       17     54
  16    0     0.00   0.63   0.00    0.60      48 K    464 K    0.90    0.16    0.00    0.02      560        1        1     70
  17    1     0.06   0.07   0.91    1.20      30 M     38 M    0.21    0.25    0.05    0.06      784     3720       19     55
  18    0     0.00   0.74   0.01    0.60      63 K    508 K    0.87    0.21    0.00    0.01      336        1        0     71
  19    1     0.06   0.07   0.89    1.20      28 M     36 M    0.21    0.27    0.05    0.06     2800     4054       47     56
  20    0     0.02   1.67   0.01    0.70      54 K    328 K    0.83    0.39    0.00    0.00     1624        2        2     70
  21    1     0.11   0.09   1.20    1.20      35 M     48 M    0.26    0.37    0.03    0.04     3136     4299       25     55
  22    0     0.01   1.44   0.01    0.72      31 K    240 K    0.87    0.29    0.00    0.00      224        0        2     70
  23    1     0.05   0.06   0.85    1.20      27 M     35 M    0.21    0.26    0.05    0.06     3640     4434       27     55
  24    0     0.00   0.57   0.00    0.60      10 K    122 K    0.91    0.23    0.00    0.01      336        1        0     71
  25    1     0.11   0.09   1.20    1.20      33 M     45 M    0.28    0.40    0.03    0.04     3304     4167       53     55
  26    0     0.00   0.87   0.00    0.60      23 K    169 K    0.86    0.24    0.00    0.01     1288        2        1     70
  27    1     0.11   0.09   1.20    1.20      36 M     48 M    0.24    0.35    0.03    0.04     2744     3875        9     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.16   0.01    0.75     847 K   6986 K    0.88    0.29    0.00    0.00    29792       49       15     61
 SKT    1     0.09   0.08   1.04    1.19     444 M    593 M    0.25    0.34    0.04    0.05    36960    58384      604     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.52    1.18     445 M    600 M    0.26    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  147 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.37 %

 C1 core residency: 8.49 %; C3 core residency: 0.31 %; C6 core residency: 46.83 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.34 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.22 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7502 M   7426 M   |    7%     7%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   68 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.73     0.30     210.05       9.16         197.86
 SKT   1    61.24    23.46     375.71      22.30         513.80
---------------------------------------------------------------------------------------------------------------
       *    61.97    23.76     585.76      31.46         512.09
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 249b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
Cleaning up
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11614.09 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5117.83 --|
|-- Mem Ch  2: Reads (MB/s):   128.12 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    54.58 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   128.12 --||-- NODE 1 Mem Read (MB/s) : 11614.09 --|
|-- NODE 0 Mem Write(MB/s) :    54.58 --||-- NODE 1 Mem Write(MB/s) :  5117.83 --|
|-- NODE 0 P. Write (T/s):      31225 --||-- NODE 1 P. Write (T/s):     209607 --|
|-- NODE 0 Memory (MB/s):      182.69 --||-- NODE 1 Memory (MB/s):    16731.92 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11742.21                --|
            |--                System Write Throughput(MB/s):       5172.41                --|
            |--               System Memory Throughput(MB/s):      16914.62                --|
            |---------------------------------------||---------------------------------------|
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25d0
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      60 M       168    5066 K  1867 K    377 K     0    1368  
 1     120 M       324      26 M   229 M    635 K     0    1359 K
-----------------------------------------------------------------------
 *     181 M       492      31 M   231 M   1013 K     0    1361 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.48        Core1: 62.56        
Core2: 27.89        Core3: 115.02        
Core4: 25.18        Core5: 70.49        
Core6: 10.84        Core7: 130.79        
Core8: 29.50        Core9: 56.83        
Core10: 22.11        Core11: 125.31        
Core12: 20.97        Core13: 35.65        
Core14: 30.96        Core15: 128.67        
Core16: 30.60        Core17: 48.01        
Core18: 23.19        Core19: 48.66        
Core20: 26.62        Core21: 117.41        
Core22: 26.06        Core23: 42.94        
Core24: 26.96        Core25: 122.43        
Core26: 26.52        Core27: 124.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.14
Socket1: 75.30
DDR read Latency(ns)
Socket0: 20742.50
Socket1: 244.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.73        Core1: 67.22        
Core2: 32.31        Core3: 116.78        
Core4: 28.97        Core5: 74.38        
Core6: 15.44        Core7: 132.30        
Core8: 23.21        Core9: 61.33        
Core10: 22.89        Core11: 125.50        
Core12: 20.62        Core13: 37.10        
Core14: 10.78        Core15: 129.40        
Core16: 21.96        Core17: 53.72        
Core18: 22.41        Core19: 49.48        
Core20: 21.92        Core21: 120.36        
Core22: 26.89        Core23: 53.01        
Core24: 27.67        Core25: 124.19        
Core26: 25.62        Core27: 125.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.09
Socket1: 79.41
DDR read Latency(ns)
Socket0: 22327.00
Socket1: 249.55
irq_total: 289676.868280866
cpu_total: 40.40
cpu_0: 1.46
cpu_1: 100.00
cpu_2: 0.60
cpu_3: 97.74
cpu_4: 0.33
cpu_5: 100.00
cpu_6: 1.06
cpu_7: 64.27
cpu_8: 2.00
cpu_9: 19.43
cpu_10: 1.40
cpu_11: 71.59
cpu_12: 1.46
cpu_13: 98.80
cpu_14: 1.20
cpu_15: 64.20
cpu_16: 0.60
cpu_17: 99.80
cpu_18: 0.80
cpu_19: 99.67
cpu_20: 0.93
cpu_21: 68.86
cpu_22: 1.13
cpu_23: 99.33
cpu_24: 1.06
cpu_25: 66.73
cpu_26: 0.93
cpu_27: 66.13
enp130s0f0_tx_packets_phy: 481071
enp130s0f1_tx_packets_phy: 458907
enp4s0f0_tx_packets_phy: 215924
enp4s0f1_tx_packets_phy: 216519
Total_tx_packets_phy: 1372421
enp130s0f0_rx_packets: 51501
enp130s0f1_rx_packets: 49316
enp4s0f0_rx_packets: 27794
enp4s0f1_rx_packets: 35988
Total_rx_packets: 164599
enp130s0f0_tx_bytes: 4326879236
enp130s0f1_tx_bytes: 4125753521
enp4s0f0_tx_bytes: 1946396849
enp4s0f1_tx_bytes: 1951634108
Total_tx_bytes: 12350663714
enp130s0f0_rx_bytes_phy: 3605017
enp130s0f1_rx_bytes_phy: 3453004
enp4s0f0_rx_bytes_phy: 1945436
enp4s0f1_rx_bytes_phy: 2519379
Total_rx_bytes_phy: 11522836
enp130s0f0_rx_packets_phy: 51500
enp130s0f1_rx_packets_phy: 49329
enp4s0f0_rx_packets_phy: 27791
enp4s0f1_rx_packets_phy: 35991
Total_rx_packets_phy: 164611
enp130s0f0_rx_bytes: 3399104
enp130s0f1_rx_bytes: 3254886
enp4s0f0_rx_bytes: 1834421
enp4s0f1_rx_bytes: 2375221
Total_rx_bytes: 10863632
enp130s0f0_tx_packets: 481082
enp130s0f1_tx_packets: 458879
enp4s0f0_tx_packets: 215932
enp4s0f1_tx_packets: 216512
Total_tx_packets: 1372405
enp130s0f0_tx_bytes_phy: 4328709685
enp130s0f1_tx_bytes_phy: 4127834917
enp4s0f0_tx_bytes_phy: 1947191657
enp4s0f1_tx_bytes_phy: 1952565507
Total_tx_bytes_phy: 12356301766


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.93        Core1: 64.83        
Core2: 23.63        Core3: 115.58        
Core4: 24.00        Core5: 67.18        
Core6: 20.57        Core7: 132.98        
Core8: 19.39        Core9: 56.82        
Core10: 22.69        Core11: 125.53        
Core12: 24.57        Core13: 37.47        
Core14: 14.49        Core15: 128.57        
Core16: 24.26        Core17: 53.28        
Core18: 22.73        Core19: 46.14        
Core20: 22.61        Core21: 117.48        
Core22: 25.33        Core23: 47.56        
Core24: 10.83        Core25: 122.01        
Core26: 20.92        Core27: 120.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.49
Socket1: 76.80
DDR read Latency(ns)
Socket0: 21603.39
Socket1: 249.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.85        Core1: 65.63        
Core2: 12.46        Core3: 115.74        
Core4: 21.28        Core5: 74.33        
Core6: 28.09        Core7: 131.81        
Core8: 23.82        Core9: 58.99        
Core10: 21.01        Core11: 128.53        
Core12: 23.42        Core13: 41.26        
Core14: 20.33        Core15: 130.31        
Core16: 23.96        Core17: 52.37        
Core18: 29.40        Core19: 52.58        
Core20: 26.15        Core21: 120.49        
Core22: 27.31        Core23: 54.61        
Core24: 13.02        Core25: 126.39        
Core26: 25.72        Core27: 125.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.30
Socket1: 80.68
DDR read Latency(ns)
Socket0: 22423.67
Socket1: 251.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.24        Core1: 63.84        
Core2: 27.44        Core3: 115.63        
Core4: 11.87        Core5: 73.11        
Core6: 22.20        Core7: 131.32        
Core8: 19.52        Core9: 57.96        
Core10: 20.27        Core11: 125.23        
Core12: 24.26        Core13: 35.97        
Core14: 30.60        Core15: 128.95        
Core16: 23.94        Core17: 50.14        
Core18: 27.52        Core19: 45.89        
Core20: 24.35        Core21: 116.91        
Core22: 27.39        Core23: 51.20        
Core24: 27.65        Core25: 122.08        
Core26: 26.69        Core27: 121.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.56
Socket1: 76.78
DDR read Latency(ns)
Socket0: 22381.76
Socket1: 250.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.18        Core1: 64.97        
Core2: 39.02        Core3: 116.75        
Core4: 17.23        Core5: 71.50        
Core6: 37.94        Core7: 131.43        
Core8: 23.22        Core9: 53.68        
Core10: 26.00        Core11: 125.40        
Core12: 35.07        Core13: 40.56        
Core14: 26.67        Core15: 128.81        
Core16: 36.91        Core17: 51.98        
Core18: 33.04        Core19: 48.50        
Core20: 31.83        Core21: 118.79        
Core22: 28.28        Core23: 51.10        
Core24: 28.33        Core25: 121.68        
Core26: 29.07        Core27: 119.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 29.54
Socket1: 78.33
DDR read Latency(ns)
Socket0: 22646.03
Socket1: 251.57
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10302
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417619290; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417646710; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208836319; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208836319; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208960473; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208960473; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007485337; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4068867; Consumed Joules: 248.34; Watts: 41.34; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 708384; Consumed DRAM Joules: 10.84; DRAM Watts: 1.80
S1P0; QPIClocks: 14417834178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417843862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209046281; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209046281; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208945360; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208945360; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007787435; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7277738; Consumed Joules: 444.20; Watts: 73.95; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1746372; Consumed DRAM Joules: 26.72; DRAM Watts: 4.45
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2977
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   1.07   0.02    0.65     162 K    869 K    0.81    0.16    0.00    0.01     3976        4        1     71
   1    1     0.11   0.09   1.20    1.20      36 M     52 M    0.32    0.42    0.03    0.05     3192     5540       14     55
   2    0     0.03   1.32   0.02    0.88     104 K    713 K    0.85    0.41    0.00    0.00     4368        7        2     69
   3    1     0.10   0.09   1.18    1.20      42 M     55 M    0.24    0.30    0.04    0.05     1960     5394       73     55
   4    0     0.02   1.17   0.02    0.89      54 K    493 K    0.89    0.54    0.00    0.00     6216        9        1     67
   5    1     0.12   0.10   1.20    1.20      36 M     53 M    0.31    0.41    0.03    0.04     3416     5419        7     55
   6    0     0.01   0.63   0.01    0.60     138 K   1085 K    0.87    0.11    0.00    0.02     1344        8        1     70
   7    1     0.06   0.08   0.78    1.19      26 M     34 M    0.22    0.24    0.04    0.05     2184     3296       88     55
   8    0     0.00   0.48   0.01    0.60      85 K    712 K    0.88    0.12    0.00    0.02      336        2        0     69
   9    1     0.09   0.42   0.22    0.69    1912 K   3846 K    0.50    0.41    0.00    0.00      112      184       21     56
  10    0     0.00   0.49   0.00    0.60      36 K    316 K    0.88    0.19    0.00    0.01     1960        4        0     68
  11    1     0.10   0.11   0.88    1.20      28 M     37 M    0.24    0.28    0.03    0.04     1848     2763       16     54
  12    0     0.02   1.65   0.01    0.73      71 K    584 K    0.88    0.27    0.00    0.00     1232        2        2     70
  13    1     0.12   0.10   1.20    1.20      30 M     47 M    0.36    0.49    0.03    0.04     4032     5094        7     54
  14    0     0.01   0.91   0.01    0.85      62 K    580 K    0.89    0.42    0.00    0.00     2576        7        0     70
  15    1     0.07   0.09   0.79    1.19      27 M     35 M    0.23    0.25    0.04    0.05     3360     4171       61     54
  16    0     0.00   0.71   0.01    0.61      37 K    274 K    0.86    0.28    0.00    0.01     1736        2        1     70
  17    1     0.12   0.10   1.20    1.20      31 M     47 M    0.32    0.45    0.03    0.04     3360     5140       58     55
  18    0     0.01   1.77   0.01    0.83      28 K    199 K    0.86    0.33    0.00    0.00     1008        1        1     71
  19    1     0.13   0.11   1.20    1.20      29 M     45 M    0.37    0.46    0.02    0.04     3696     5052       22     56
  20    0     0.00   0.46   0.01    0.60      81 K    655 K    0.88    0.12    0.00    0.02      280        1        1     70
  21    1     0.10   0.12   0.87    1.20      26 M     35 M    0.24    0.30    0.03    0.03     1792     3686       79     56
  22    0     0.01   0.98   0.01    0.65      82 K    696 K    0.88    0.13    0.00    0.01      896        3        1     70
  23    1     0.13   0.11   1.19    1.20      28 M     43 M    0.35    0.46    0.02    0.03     3528     5320       96     55
  24    0     0.00   0.54   0.00    0.60      36 K    299 K    0.88    0.21    0.00    0.01      784        2        0     71
  25    1     0.09   0.11   0.84    1.20      26 M     35 M    0.24    0.26    0.03    0.04     1736     3708       14     55
  26    0     0.01   0.94   0.01    0.90      55 K    391 K    0.86    0.48    0.00    0.00     5376        6        3     70
  27    1     0.08   0.09   0.83    1.20      26 M     35 M    0.23    0.27    0.03    0.04      616     3591       12     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.04   0.01    0.73    1038 K   7873 K    0.87    0.28    0.00    0.01    32088       58       11     62
 SKT    1     0.10   0.11   0.97    1.18     399 M    563 M    0.29    0.38    0.03    0.04    34832    58358      568     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.12   0.49    1.18     400 M    570 M    0.30    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  137 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.64 %

 C1 core residency: 12.13 %; C3 core residency: 0.25 %; C6 core residency: 45.97 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 2.90 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.42 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5330 M   5283 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   40 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.64     0.28     206.62       9.04         279.61
 SKT   1    58.12    25.65     372.15      22.30         597.87
---------------------------------------------------------------------------------------------------------------
       *    58.76    25.92     578.77      31.34         597.32
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2b64
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11594.69 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5138.03 --|
|-- Mem Ch  2: Reads (MB/s):   129.13 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    52.52 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   129.13 --||-- NODE 1 Mem Read (MB/s) : 11594.69 --|
|-- NODE 0 Mem Write(MB/s) :    52.52 --||-- NODE 1 Mem Write(MB/s) :  5138.03 --|
|-- NODE 0 P. Write (T/s):      31209 --||-- NODE 1 P. Write (T/s):     210784 --|
|-- NODE 0 Memory (MB/s):      181.65 --||-- NODE 1 Memory (MB/s):    16732.72 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11723.82                --|
            |--                System Write Throughput(MB/s):       5190.55                --|
            |--               System Memory Throughput(MB/s):      16914.37                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2c99
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      61 M        72    3473 K  5346 K    280 K     0    1200  
 1     133 M        12      26 M   240 M    737 K     0    1395 K
-----------------------------------------------------------------------
 *     195 M        84      29 M   245 M   1018 K     0    1397 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.34        Core1: 95.74        
Core2: 21.90        Core3: 114.63        
Core4: 31.44        Core5: 49.78        
Core6: 24.60        Core7: 131.61        
Core8: 21.14        Core9: 60.00        
Core10: 10.05        Core11: 136.10        
Core12: 19.87        Core13: 38.90        
Core14: 23.07        Core15: 132.48        
Core16: 25.59        Core17: 41.76        
Core18: 26.52        Core19: 90.65        
Core20: 23.57        Core21: 119.98        
Core22: 18.14        Core23: 33.80        
Core24: 24.43        Core25: 117.33        
Core26: 26.86        Core27: 119.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.01
Socket1: 78.42
DDR read Latency(ns)
Socket0: 20113.67
Socket1: 244.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.98        Core1: 96.46        
Core2: 11.80        Core3: 118.49        
Core4: 20.99        Core5: 53.41        
Core6: 23.83        Core7: 134.83        
Core8: 21.60        Core9: 60.42        
Core10: 19.76        Core11: 137.40        
Core12: 23.76        Core13: 40.02        
Core14: 20.39        Core15: 134.83        
Core16: 25.80        Core17: 49.33        
Core18: 25.59        Core19: 91.29        
Core20: 27.35        Core21: 121.85        
Core22: 16.50        Core23: 35.99        
Core24: 22.01        Core25: 120.91        
Core26: 22.78        Core27: 124.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.33
Socket1: 82.08
DDR read Latency(ns)
Socket0: 21870.28
Socket1: 252.08
irq_total: 288936.479730636
cpu_total: 40.01
cpu_0: 2.66
cpu_1: 100.00
cpu_2: 1.20
cpu_3: 96.81
cpu_4: 1.60
cpu_5: 100.00
cpu_6: 1.00
cpu_7: 61.54
cpu_8: 0.60
cpu_9: 21.62
cpu_10: 1.06
cpu_11: 57.29
cpu_12: 1.00
cpu_13: 99.14
cpu_14: 0.67
cpu_15: 62.28
cpu_16: 1.26
cpu_17: 99.47
cpu_18: 0.73
cpu_19: 100.00
cpu_20: 0.60
cpu_21: 69.46
cpu_22: 0.67
cpu_23: 97.87
cpu_24: 0.40
cpu_25: 68.20
cpu_26: 1.13
cpu_27: 72.19
enp130s0f0_tx_packets: 489303
enp130s0f1_tx_packets: 423111
enp4s0f0_tx_packets: 216262
enp4s0f1_tx_packets: 216246
Total_tx_packets: 1344922
enp130s0f0_rx_packets_phy: 55725
enp130s0f1_rx_packets_phy: 51555
enp4s0f0_rx_packets_phy: 27508
enp4s0f1_rx_packets_phy: 23450
Total_rx_packets_phy: 158238
enp130s0f0_tx_packets_phy: 489216
enp130s0f1_tx_packets_phy: 423061
enp4s0f0_tx_packets_phy: 216269
enp4s0f1_tx_packets_phy: 216239
Total_tx_packets_phy: 1344785
enp130s0f0_rx_packets: 55735
enp130s0f1_rx_packets: 51555
enp4s0f0_rx_packets: 27507
enp4s0f1_rx_packets: 23449
Total_rx_packets: 158246
enp130s0f0_tx_bytes: 4400398683
enp130s0f1_tx_bytes: 3803263077
enp4s0f0_tx_bytes: 1949371854
enp4s0f1_tx_bytes: 1949205539
Total_tx_bytes: 12102239153
enp130s0f0_rx_bytes: 3678540
enp130s0f1_rx_bytes: 3402672
enp4s0f0_rx_bytes: 1815514
enp4s0f1_rx_bytes: 1547695
Total_rx_bytes: 10444421
enp130s0f0_tx_bytes_phy: 4401578451
enp130s0f1_tx_bytes_phy: 3804501611
enp4s0f0_tx_bytes_phy: 1950295060
enp4s0f1_tx_bytes_phy: 1950015365
Total_tx_bytes_phy: 12106390487
enp130s0f0_rx_bytes_phy: 3900811
enp130s0f1_rx_bytes_phy: 3608891
enp4s0f0_rx_bytes_phy: 1925624
enp4s0f1_rx_bytes_phy: 1641556
Total_rx_bytes_phy: 11076882


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.81        Core1: 89.53        
Core2: 11.55        Core3: 116.46        
Core4: 21.04        Core5: 48.45        
Core6: 19.25        Core7: 134.12        
Core8: 21.87        Core9: 56.66        
Core10: 20.49        Core11: 132.64        
Core12: 22.44        Core13: 36.73        
Core14: 23.99        Core15: 130.44        
Core16: 25.67        Core17: 42.12        
Core18: 24.15        Core19: 87.83        
Core20: 17.25        Core21: 121.13        
Core22: 21.52        Core23: 38.65        
Core24: 19.80        Core25: 121.40        
Core26: 22.20        Core27: 124.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.30
Socket1: 78.72
DDR read Latency(ns)
Socket0: 21324.97
Socket1: 250.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.10        Core1: 93.54        
Core2: 32.69        Core3: 115.28        
Core4: 27.55        Core5: 48.14        
Core6: 30.81        Core7: 129.83        
Core8: 29.86        Core9: 56.50        
Core10: 30.88        Core11: 132.97        
Core12: 30.16        Core13: 36.24        
Core14: 30.97        Core15: 132.59        
Core16: 26.44        Core17: 41.38        
Core18: 26.75        Core19: 87.79        
Core20: 28.45        Core21: 120.43        
Core22: 26.00        Core23: 33.52        
Core24: 25.24        Core25: 118.49        
Core26: 24.88        Core27: 120.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.60
Socket1: 77.44
DDR read Latency(ns)
Socket0: 22138.69
Socket1: 248.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.62        Core1: 93.16        
Core2: 15.98        Core3: 115.48        
Core4: 30.75        Core5: 47.87        
Core6: 25.82        Core7: 131.94        
Core8: 19.60        Core9: 56.93        
Core10: 25.20        Core11: 134.05        
Core12: 19.38        Core13: 36.46        
Core14: 27.53        Core15: 127.75        
Core16: 26.24        Core17: 42.83        
Core18: 26.04        Core19: 88.31        
Core20: 28.16        Core21: 118.57        
Core22: 28.13        Core23: 34.81        
Core24: 25.75        Core25: 117.84        
Core26: 27.42        Core27: 121.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.44
Socket1: 78.01
DDR read Latency(ns)
Socket0: 20859.14
Socket1: 250.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.20        Core1: 92.33        
Core2: 12.48        Core3: 114.59        
Core4: 19.55        Core5: 49.44        
Core6: 23.37        Core7: 132.16        
Core8: 15.54        Core9: 60.13        
Core10: 27.00        Core11: 133.36        
Core12: 24.18        Core13: 31.86        
Core14: 23.60        Core15: 133.36        
Core16: 26.02        Core17: 44.31        
Core18: 25.23        Core19: 89.26        
Core20: 27.78        Core21: 119.93        
Core22: 26.09        Core23: 35.27        
Core24: 23.56        Core25: 119.24        
Core26: 23.83        Core27: 120.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.06
Socket1: 77.52
DDR read Latency(ns)
Socket0: 21088.09
Socket1: 251.33
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12035
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14414943906; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14414957238; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207485750; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207485750; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207581327; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207581327; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006350648; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4054709; Consumed Joules: 247.48; Watts: 41.21; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 707585; Consumed DRAM Joules: 10.83; DRAM Watts: 1.80
S1P0; QPIClocks: 14415102294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415107694; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207648914; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207648914; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207565796; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207565796; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006441225; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7224166; Consumed Joules: 440.93; Watts: 73.41; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1743490; Consumed DRAM Joules: 26.68; DRAM Watts: 4.44
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3039
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.65   0.02    0.72     278 K   1880 K    0.85    0.20    0.00    0.01     5264       10        3     71
   1    1     0.13   0.11   1.20    1.20      40 M     56 M    0.28    0.36    0.03    0.04     2856     5582        2     55
   2    0     0.00   0.48   0.01    0.60     151 K   1101 K    0.86    0.10    0.00    0.02     1008        4        1     69
   3    1     0.11   0.10   1.16    1.20      40 M     53 M    0.25    0.30    0.04    0.05     2128     5085       60     55
   4    0     0.01   1.43   0.01    0.78      72 K    490 K    0.85    0.21    0.00    0.00     2128        6        1     70
   5    1     0.11   0.09   1.20    1.20      33 M     51 M    0.36    0.47    0.03    0.05     4984     6174       15     55
   6    0     0.01   1.24   0.01    0.72      65 K    285 K    0.77    0.34    0.00    0.00     2632       11        3     69
   7    1     0.05   0.06   0.75    1.18      25 M     32 M    0.21    0.23    0.05    0.07     3024     3354       86     55
   8    0     0.02   1.45   0.02    0.91      43 K    380 K    0.89    0.52    0.00    0.00     4704        8        1     69
   9    1     0.10   0.45   0.23    0.67    2467 K   4535 K    0.46    0.44    0.00    0.00      224      121       48     56
  10    0     0.00   0.60   0.00    0.60      29 K    195 K    0.85    0.28    0.00    0.01     1064        4        1     68
  11    1     0.04   0.06   0.69    1.17      25 M     32 M    0.20    0.21    0.07    0.08     1008     2894      127     55
  12    0     0.05   1.62   0.03    1.00      63 K    654 K    0.90    0.57    0.00    0.00     8736       12        1     70
  13    1     0.13   0.11   1.20    1.20      28 M     48 M    0.41    0.53    0.02    0.04     3416     5175       11     54
  14    0     0.00   0.69   0.00    0.60      30 K    242 K    0.87    0.33    0.00    0.01      896        1        0     70
  15    1     0.06   0.08   0.76    1.19      26 M     33 M    0.21    0.23    0.04    0.06     1176     3904       91     55
  16    0     0.00   0.70   0.00    0.60      24 K    214 K    0.89    0.33    0.00    0.01      728        1        0     70
  17    1     0.13   0.10   1.19    1.20      29 M     46 M    0.36    0.49    0.02    0.04     2632     5422       24     55
  18    0     0.00   0.62   0.00    0.60      21 K    188 K    0.89    0.31    0.00    0.01      672        2        0     71
  19    1     0.16   0.14   1.20    1.20      36 M     51 M    0.29    0.38    0.02    0.03     2912     4802       54     55
  20    0     0.00   0.57   0.00    0.60      22 K    197 K    0.89    0.28    0.00    0.01      448        1        0     70
  21    1     0.11   0.12   0.87    1.20      24 M     33 M    0.26    0.30    0.02    0.03     3192     2997      124     55
  22    0     0.00   0.53   0.00    0.60      20 K    145 K    0.86    0.24    0.00    0.01      672        1        1     70
  23    1     0.12   0.11   1.17    1.20      26 M     60 M    0.56    0.57    0.02    0.05     4760     5580       18     56
  24    0     0.00   0.38   0.00    0.60    9458       96 K    0.90    0.21    0.00    0.01      280        1        0     71
  25    1     0.09   0.10   0.87    1.20      27 M     36 M    0.24    0.28    0.03    0.04     2856     3758       55     55
  26    0     0.01   0.46   0.02    0.60     268 K   2131 K    0.87    0.08    0.00    0.03     1120        6        3     70
  27    1     0.07   0.08   0.90    1.20      30 M     39 M    0.24    0.27    0.04    0.05     2408     3649       78     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.99   0.01    0.73    1103 K   8202 K    0.87    0.26    0.00    0.01    30352       68       15     61
 SKT    1     0.10   0.11   0.96    1.18     399 M    582 M    0.31    0.40    0.03    0.04    37576    58497      793     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.11   0.48    1.17     400 M    590 M    0.32    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  136 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.20 %

 C1 core residency: 12.10 %; C3 core residency: 0.30 %; C6 core residency: 46.40 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.11 => corresponds to 2.85 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.38 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5334 M   5286 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   40 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.66     0.27     207.00       9.07         283.06
 SKT   1    58.22    25.78     370.99      22.32         599.35
---------------------------------------------------------------------------------------------------------------
       *    58.88    26.05     577.98      31.38         598.68
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-timeperl: warning: Setting locale failed.


perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3216
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11540.62 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5164.77 --|
|-- Mem Ch  2: Reads (MB/s):   125.56 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    51.82 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   125.56 --||-- NODE 1 Mem Read (MB/s) : 11540.62 --|
|-- NODE 0 Mem Write(MB/s) :    51.82 --||-- NODE 1 Mem Write(MB/s) :  5164.77 --|
|-- NODE 0 P. Write (T/s):      31206 --||-- NODE 1 P. Write (T/s):     208614 --|
|-- NODE 0 Memory (MB/s):      177.38 --||-- NODE 1 Memory (MB/s):    16705.40 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11666.19                --|
            |--                System Write Throughput(MB/s):       5216.59                --|
            |--               System Memory Throughput(MB/s):      16882.78                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3355
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      63 M        96    3448 K  1977 K    294 K     0    1272  
 1     132 M         0      30 M   223 M    624 K     0    1396 K
-----------------------------------------------------------------------
 *     195 M        96      33 M   225 M    918 K     0    1397 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...
 This utility measures Latency information


Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.77        Core1: 85.22        
Core2: 32.21        Core3: 111.73        
Core4: 24.92        Core5: 64.51        
Core6: 24.40        Core7: 125.73        
Core8: 30.67        Core9: 68.18        
Core10: 14.00        Core11: 131.47        
Core12: 10.91        Core13: 50.94        
Core14: 18.67        Core15: 131.18        
Core16: 23.84        Core17: 60.10        
Core18: 26.93        Core19: 41.72        
Core20: 23.89        Core21: 121.67        
Core22: 18.62        Core23: 40.17        
Core24: 17.18        Core25: 122.23        
Core26: 21.54        Core27: 113.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.80
Socket1: 79.39
DDR read Latency(ns)
Socket0: 21466.51
Socket1: 245.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.12        Core1: 78.98        
Core2: 32.08        Core3: 111.23        
Core4: 31.63        Core5: 65.71        
Core6: 28.26        Core7: 132.12        
Core8: 30.14        Core9: 67.23        
Core10: 28.44        Core11: 130.61        
Core12: 27.31        Core13: 51.30        
Core14: 22.41        Core15: 135.09        
Core16: 23.93        Core17: 64.25        
Core18: 26.12        Core19: 41.96        
Core20: 26.38        Core21: 123.84        
Core22: 28.46        Core23: 43.05        
Core24: 27.31        Core25: 124.89        
Core26: 28.02        Core27: 113.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.17
Socket1: 80.17
DDR read Latency(ns)
Socket0: 23234.24
Socket1: 251.94
irq_total: 282929.970571252
cpu_total: 40.38
cpu_0: 1.26
cpu_1: 100.00
cpu_2: 0.93
cpu_3: 98.67
cpu_4: 0.33
cpu_5: 100.00
cpu_6: 0.73
cpu_7: 66.60
cpu_8: 1.53
cpu_9: 12.71
cpu_10: 2.40
cpu_11: 64.87
cpu_12: 1.86
cpu_13: 99.87
cpu_14: 0.93
cpu_15: 62.54
cpu_16: 1.40
cpu_17: 100.00
cpu_18: 0.86
cpu_19: 98.80
cpu_20: 0.80
cpu_21: 68.00
cpu_22: 0.73
cpu_23: 98.40
cpu_24: 0.93
cpu_25: 62.28
cpu_26: 0.67
cpu_27: 82.50
enp130s0f0_rx_packets_phy: 50406
enp130s0f1_rx_packets_phy: 51019
enp4s0f0_rx_packets_phy: 20893
enp4s0f1_rx_packets_phy: 26382
Total_rx_packets_phy: 148700
enp130s0f0_tx_packets_phy: 425417
enp130s0f1_tx_packets_phy: 476274
enp4s0f0_tx_packets_phy: 216645
enp4s0f1_tx_packets_phy: 219439
Total_tx_packets_phy: 1337775
enp130s0f0_rx_bytes: 3326782
enp130s0f1_rx_bytes: 3365182
enp4s0f0_rx_bytes: 1378955
enp4s0f1_rx_bytes: 1741276
Total_rx_bytes: 9812195
enp130s0f0_rx_bytes_phy: 3528433
enp130s0f1_rx_bytes_phy: 3571211
enp4s0f0_rx_bytes_phy: 1462575
enp4s0f1_rx_bytes_phy: 1846752
Total_rx_bytes_phy: 10408971
enp130s0f0_tx_packets: 425429
enp130s0f1_tx_packets: 476265
enp4s0f0_tx_packets: 216635
enp4s0f1_tx_packets: 219439
Total_tx_packets: 1337768
enp130s0f0_tx_bytes_phy: 3824626755
enp130s0f1_tx_bytes_phy: 4285624612
enp4s0f0_tx_bytes_phy: 1953656998
enp4s0f1_tx_bytes_phy: 1978871567
Total_tx_bytes_phy: 12042779932
enp130s0f0_tx_bytes: 3823045904
enp130s0f1_tx_bytes: 4283640972
enp4s0f0_tx_bytes: 1952701711
enp4s0f1_tx_bytes: 1977990811
Total_tx_bytes: 12037379398
enp130s0f0_rx_packets: 50405
enp130s0f1_rx_packets: 50987
enp4s0f0_rx_packets: 20893
enp4s0f1_rx_packets: 26382
Total_rx_packets: 148667


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.41        Core1: 82.14        
Core2: 33.31        Core3: 112.37        
Core4: 26.73        Core5: 63.16        
Core6: 21.37        Core7: 132.84        
Core8: 21.39        Core9: 67.89        
Core10: 10.13        Core11: 131.41        
Core12: 15.62        Core13: 54.71        
Core14: 20.42        Core15: 132.72        
Core16: 21.04        Core17: 63.86        
Core18: 25.49        Core19: 39.40        
Core20: 15.18        Core21: 123.12        
Core22: 25.93        Core23: 46.39        
Core24: 24.41        Core25: 122.52        
Core26: 20.44        Core27: 111.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.29
Socket1: 80.73
DDR read Latency(ns)
Socket0: 22303.11
Socket1: 251.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.42        Core1: 82.44        
Core2: 28.89        Core3: 111.61        
Core4: 29.78        Core5: 61.97        
Core6: 21.20        Core7: 128.77        
Core8: 26.09        Core9: 67.18        
Core10: 11.15        Core11: 129.50        
Core12: 18.49        Core13: 53.06        
Core14: 25.19        Core15: 133.14        
Core16: 21.91        Core17: 59.70        
Core18: 20.03        Core19: 42.73        
Core20: 21.25        Core21: 120.66        
Core22: 26.14        Core23: 43.84        
Core24: 25.00        Core25: 122.18        
Core26: 22.84        Core27: 112.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.37
Socket1: 79.64
DDR read Latency(ns)
Socket0: 22037.55
Socket1: 248.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.50        Core1: 79.71        
Core2: 33.30        Core3: 110.98        
Core4: 25.28        Core5: 64.30        
Core6: 21.28        Core7: 128.39        
Core8: 10.23        Core9: 65.97        
Core10: 17.61        Core11: 127.58        
Core12: 23.11        Core13: 48.54        
Core14: 19.22        Core15: 132.40        
Core16: 18.99        Core17: 63.34        
Core18: 20.83        Core19: 47.04        
Core20: 29.70        Core21: 121.98        
Core22: 26.27        Core23: 42.47        
Core24: 25.69        Core25: 122.47        
Core26: 23.98        Core27: 113.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.24
Socket1: 79.90
DDR read Latency(ns)
Socket0: 21306.81
Socket1: 251.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.49        Core1: 84.05        
Core2: 28.50        Core3: 110.93        
Core4: 24.19        Core5: 63.49        
Core6: 22.08        Core7: 131.76        
Core8: 21.47        Core9: 68.28        
Core10: 22.23        Core11: 131.23        
Core12: 25.04        Core13: 54.08        
Core14: 10.49        Core15: 133.12        
Core16: 20.58        Core17: 66.16        
Core18: 21.97        Core19: 43.01        
Core20: 23.52        Core21: 119.22        
Core22: 21.76        Core23: 44.55        
Core24: 26.57        Core25: 121.61        
Core26: 25.22        Core27: 113.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.84
Socket1: 81.26
DDR read Latency(ns)
Socket0: 21740.96
Socket1: 250.61
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13769
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14425782686; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14425802778; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7212908814; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7212908814; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213016309; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213016309; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010874973; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4054194; Consumed Joules: 247.45; Watts: 41.19; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 706246; Consumed DRAM Joules: 10.81; DRAM Watts: 1.80
S1P0; QPIClocks: 14425960930; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14425968522; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213091178; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213091178; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213002083; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213002083; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008099037; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7244221; Consumed Joules: 442.15; Watts: 73.61; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1747751; Consumed DRAM Joules: 26.74; DRAM Watts: 4.45
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3700
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.35   0.02    0.69     176 K    954 K    0.81    0.20    0.00    0.00     3528        4        3     70
   1    1     0.12   0.10   1.20    1.20      39 M     56 M    0.30    0.38    0.03    0.05     4088     5432       86     55
   2    0     0.00   0.51   0.01    0.60      75 K    442 K    0.83    0.15    0.00    0.01      840        2        1     69
   3    1     0.12   0.10   1.18    1.20      41 M     54 M    0.25    0.31    0.03    0.04     2520     4878       75     54
   4    0     0.00   0.55   0.00    0.60      19 K    164 K    0.88    0.24    0.00    0.01      728        1        1     70
   5    1     0.11   0.09   1.20    1.20      36 M     53 M    0.32    0.43    0.03    0.05     3584     5636       12     55
   6    0     0.00   0.64   0.00    0.60      18 K    157 K    0.88    0.25    0.00    0.01      224       11        0     70
   7    1     0.06   0.08   0.81    1.20      27 M     34 M    0.22    0.24    0.04    0.06     2464     3305       89     55
   8    0     0.01   1.74   0.01    0.73      25 K    216 K    0.88    0.34    0.00    0.00     1624        4        2     69
   9    1     0.07   0.45   0.16    0.65    1329 K   2534 K    0.48    0.29    0.00    0.00      112      211       14     56
  10    0     0.05   1.39   0.03    1.03      64 K    722 K    0.91    0.60    0.00    0.00    13272       19        1     68
  11    1     0.06   0.08   0.78    1.18      26 M     33 M    0.22    0.25    0.04    0.05     1344     2788       18     54
  12    0     0.01   1.11   0.01    0.91      45 K    409 K    0.89    0.51    0.00    0.00     4144        9        0     69
  13    1     0.13   0.11   1.20    1.20      32 M     48 M    0.33    0.47    0.03    0.04     3360     4963       33     54
  14    0     0.00   0.58   0.00    0.60      37 K    314 K    0.88    0.23    0.00    0.01     1512        3        1     70
  15    1     0.05   0.06   0.75    1.18      26 M     33 M    0.21    0.23    0.06    0.07     2464     3720       61     54
  16    0     0.00   0.64   0.00    0.60      25 K    255 K    0.90    0.27    0.00    0.01      560        1        0     70
  17    1     0.14   0.11   1.20    1.20      35 M     52 M    0.32    0.44    0.03    0.04     2744     4797        9     54
  18    0     0.00   0.53   0.00    0.60      16 K    157 K    0.89    0.25    0.00    0.01      504        1        0     70
  19    1     0.12   0.11   1.18    1.20      27 M     46 M    0.40    0.49    0.02    0.04     4032     5624       20     56
  20    0     0.02   1.10   0.02    0.66     216 K   1759 K    0.88    0.13    0.00    0.01      616        5        4     70
  21    1     0.09   0.10   0.84    1.20      26 M     34 M    0.23    0.29    0.03    0.04     3472     3253       99     55
  22    0     0.00   0.49   0.01    0.60     127 K   1140 K    0.89    0.08    0.00    0.02      504        3        0     70
  23    1     0.12   0.10   1.18    1.20      27 M     46 M    0.41    0.49    0.02    0.04     2968     5561       17     56
  24    0     0.01   0.52   0.01    0.60     123 K   1066 K    0.88    0.10    0.00    0.02      336        1        0     71
  25    1     0.06   0.07   0.78    1.20      26 M     34 M    0.23    0.26    0.05    0.06     1176     3487       10     55
  26    0     0.00   0.69   0.01    0.60      50 K    329 K    0.85    0.19    0.00    0.01     1904        3        0     70
  27    1     0.14   0.14   1.02    1.20      29 M     39 M    0.26    0.33    0.02    0.03     2240     3722       32     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.05   0.01    0.72    1022 K   8088 K    0.87    0.26    0.00    0.01    30296       67       12     62
 SKT    1     0.10   0.10   0.96    1.19     404 M    571 M    0.29    0.38    0.03    0.04    36568    57377      575     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.11   0.49    1.18     405 M    580 M    0.30    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  137 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.31 %

 C1 core residency: 12.37 %; C3 core residency: 0.31 %; C6 core residency: 46.01 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.11 => corresponds to 2.83 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.38 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5385 M   5345 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.64     0.26     206.83       9.00         263.69
 SKT   1    57.85    25.84     370.67      22.34         599.24
---------------------------------------------------------------------------------------------------------------
       *    58.48    26.09     577.50      31.34         598.76
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 38d6
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
Cleaning up|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11573.75 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5139.65 --|
|-- Mem Ch  2: Reads (MB/s):   117.80 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    46.69 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   117.80 --||-- NODE 1 Mem Read (MB/s) : 11573.75 --|
|-- NODE 0 Mem Write(MB/s) :    46.69 --||-- NODE 1 Mem Write(MB/s) :  5139.65 --|
|-- NODE 0 P. Write (T/s):      31189 --||-- NODE 1 P. Write (T/s):     210197 --|
|-- NODE 0 Memory (MB/s):      164.49 --||-- NODE 1 Memory (MB/s):    16713.41 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11691.56                --|
            |--                System Write Throughput(MB/s):       5186.34                --|
            |--               System Memory Throughput(MB/s):      16877.90                --|
            |---------------------------------------||---------------------------------------|

 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3a0c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      62 M       324    9689 K  1916 K    375 K    36    1344  
 1     121 M       276      29 M   240 M    788 K     0    1500 K
-----------------------------------------------------------------------
 *     183 M       600      39 M   242 M   1163 K    36    1501 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.12        Core1: 55.44        
Core2: 27.82        Core3: 111.26        
Core4: 18.44        Core5: 78.88        
Core6: 23.58        Core7: 136.45        
Core8: 22.40        Core9: 60.19        
Core10: 20.95        Core11: 133.46        
Core12: 10.25        Core13: 46.22        
Core14: 23.39        Core15: 134.41        
Core16: 24.94        Core17: 37.41        
Core18: 24.92        Core19: 78.44        
Core20: 26.82        Core21: 123.59        
Core22: 26.74        Core23: 38.15        
Core24: 23.59        Core25: 118.40        
Core26: 20.43        Core27: 126.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.49
Socket1: 78.32
DDR read Latency(ns)
Socket0: 22664.01
Socket1: 247.04


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 33.13        Core1: 53.67        
Core2: 27.57        Core3: 111.74        
Core4: 21.35        Core5: 76.56        
Core6: 20.86        Core7: 134.50        
Core8: 22.81        Core9: 59.08        
Core10: 10.55        Core11: 137.85        
Core12: 20.19        Core13: 47.05        
Core14: 21.11        Core15: 132.90        
Core16: 21.57        Core17: 37.41        
Core18: 22.09        Core19: 78.50        
Core20: 26.43        Core21: 121.35        
Core22: 26.13        Core23: 36.12        
Core24: 26.35        Core25: 117.99        
Core26: 23.86        Core27: 126.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.36
Socket1: 77.21
DDR read Latency(ns)
Socket0: 23322.58
Socket1: 250.23
irq_total: 292572.272893879
cpu_total: 39.77
cpu_0: 1.46
cpu_1: 100.00
cpu_2: 0.73
cpu_3: 95.94
cpu_4: 0.80
cpu_5: 100.00
cpu_6: 1.20
cpu_7: 56.91
cpu_8: 1.33
cpu_9: 23.27
cpu_10: 1.20
cpu_11: 61.17
cpu_12: 0.86
cpu_13: 99.87
cpu_14: 0.40
cpu_15: 60.44
cpu_16: 0.86
cpu_17: 99.00
cpu_18: 1.00
cpu_19: 100.00
cpu_20: 1.20
cpu_21: 69.75
cpu_22: 1.60
cpu_23: 99.14
cpu_24: 0.93
cpu_25: 70.88
cpu_26: 0.80
cpu_27: 63.23
enp130s0f0_tx_bytes: 4520570910
enp130s0f1_tx_bytes: 4029350018
enp4s0f0_tx_bytes: 1985105229
enp4s0f1_tx_bytes: 1997483701
Total_tx_bytes: 12532509858
enp130s0f0_rx_packets: 56920
enp130s0f1_rx_packets: 50920
enp4s0f0_rx_packets: 19429
enp4s0f1_rx_packets: 25959
Total_rx_packets: 153228
enp130s0f0_rx_bytes: 3756729
enp130s0f1_rx_bytes: 3360753
enp4s0f0_rx_bytes: 1282343
enp4s0f1_rx_bytes: 1713341
Total_rx_bytes: 10113166
enp130s0f0_rx_packets_phy: 56928
enp130s0f1_rx_packets_phy: 50927
enp4s0f0_rx_packets_phy: 19429
enp4s0f1_rx_packets_phy: 25964
Total_rx_packets_phy: 153248
enp130s0f0_tx_bytes_phy: 4523202656
enp130s0f1_tx_bytes_phy: 4030908968
enp4s0f0_tx_bytes_phy: 1985931003
enp4s0f1_tx_bytes_phy: 1998327555
Total_tx_bytes_phy: 12538370182
enp130s0f0_rx_bytes_phy: 3984958
enp130s0f1_rx_bytes_phy: 3564885
enp4s0f0_rx_bytes_phy: 1360074
enp4s0f1_rx_bytes_phy: 1817519
Total_rx_bytes_phy: 10727436
enp130s0f0_tx_packets_phy: 502804
enp130s0f1_tx_packets_phy: 448330
enp4s0f0_tx_packets_phy: 220219
enp4s0f1_tx_packets_phy: 221594
Total_tx_packets_phy: 1392947
enp130s0f0_tx_packets: 502735
enp130s0f1_tx_packets: 448356
enp4s0f0_tx_packets: 220225
enp4s0f1_tx_packets: 221599
Total_tx_packets: 1392915


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.13        Core1: 53.66        
Core2: 23.22        Core3: 111.13        
Core4: 24.98        Core5: 80.09        
Core6: 23.73        Core7: 133.15        
Core8: 17.43        Core9: 57.89        
Core10: 21.89        Core11: 133.96        
Core12: 19.89        Core13: 41.38        
Core14: 10.38        Core15: 124.95        
Core16: 23.22        Core17: 34.18        
Core18: 22.51        Core19: 79.34        
Core20: 26.53        Core21: 120.15        
Core22: 24.47        Core23: 36.20        
Core24: 24.76        Core25: 118.51        
Core26: 23.86        Core27: 122.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.84
Socket1: 75.62
DDR read Latency(ns)
Socket0: 21457.26
Socket1: 249.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.18        Core1: 54.41        
Core2: 18.07        Core3: 110.06        
Core4: 23.80        Core5: 78.07        
Core6: 20.76        Core7: 135.06        
Core8: 23.68        Core9: 64.32        
Core10: 22.21        Core11: 130.72        
Core12: 21.48        Core13: 47.88        
Core14: 23.51        Core15: 132.50        
Core16: 10.53        Core17: 36.69        
Core18: 20.86        Core19: 76.71        
Core20: 27.32        Core21: 121.86        
Core22: 26.84        Core23: 35.43        
Core24: 23.63        Core25: 115.85        
Core26: 25.70        Core27: 121.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.80
Socket1: 76.61
DDR read Latency(ns)
Socket0: 24181.49
Socket1: 251.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.57        Core1: 52.50        
Core2: 28.28        Core3: 108.39        
Core4: 30.26        Core5: 72.16        
Core6: 28.36        Core7: 137.62        
Core8: 28.55        Core9: 59.62        
Core10: 28.71        Core11: 135.97        
Core12: 29.75        Core13: 40.59        
Core14: 28.98        Core15: 131.40        
Core16: 18.55        Core17: 37.41        
Core18: 23.13        Core19: 75.48        
Core20: 25.84        Core21: 118.88        
Core22: 26.89        Core23: 33.40        
Core24: 25.94        Core25: 117.71        
Core26: 25.10        Core27: 125.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.98
Socket1: 74.70
DDR read Latency(ns)
Socket0: 24513.39
Socket1: 248.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.97        Core1: 52.83        
Core2: 28.22        Core3: 111.24        
Core4: 29.44        Core5: 81.70        
Core6: 26.85        Core7: 134.37        
Core8: 24.23        Core9: 60.16        
Core10: 20.41        Core11: 127.10        
Core12: 21.51        Core13: 39.01        
Core14: 10.49        Core15: 131.99        
Core16: 29.98        Core17: 34.44        
Core18: 24.17        Core19: 77.21        
Core20: 26.42        Core21: 119.25        
Core22: 25.30        Core23: 38.06        
Core24: 24.19        Core25: 118.30        
Core26: 23.52        Core27: 124.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.58
Socket1: 75.52
DDR read Latency(ns)
Socket0: 23929.45
Socket1: 249.35
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 15477
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417658950; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417677754; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208845764; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208845764; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208953727; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208953727; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007460376; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4069524; Consumed Joules: 248.38; Watts: 41.35; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 706322; Consumed DRAM Joules: 10.81; DRAM Watts: 1.80
S1P0; QPIClocks: 14417746006; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417754734; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208987417; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208987417; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208897116; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208897116; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007420159; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7211409; Consumed Joules: 440.15; Watts: 73.27; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1745223; Consumed DRAM Joules: 26.70; DRAM Watts: 4.45
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3daa
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.48   0.02    0.60     242 K   1452 K    0.83    0.11    0.00    0.02     2184        2        2     70
   1    1     0.12   0.10   1.20    1.20      34 M     53 M    0.35    0.45    0.03    0.04     4200     6047       19     55
   2    0     0.01   0.96   0.01    0.63      79 K    511 K    0.84    0.19    0.00    0.01      392        2        1     69
   3    1     0.09   0.08   1.17    1.20      44 M     57 M    0.23    0.29    0.05    0.06     3528     5987       85     55
   4    0     0.01   1.77   0.01    0.73      47 K    261 K    0.82    0.34    0.00    0.00     1288        2        1     70
   5    1     0.13   0.11   1.20    1.20      39 M     55 M    0.30    0.38    0.03    0.04     5040     5764       14     56
   6    0     0.01   1.73   0.01    0.72      34 K    202 K    0.83    0.38    0.00    0.00      896       10        1     70
   7    1     0.05   0.07   0.65    1.13      24 M     30 M    0.21    0.22    0.05    0.07      952     3084       61     56
   8    0     0.00   0.48   0.00    0.60      11 K    105 K    0.89    0.19    0.00    0.01      336        1        0     69
   9    1     0.11   0.45   0.25    0.69    2140 K   4361 K    0.51    0.43    0.00    0.00       56      230       14     56
  10    0     0.00   0.46   0.00    0.60      16 K    138 K    0.88    0.22    0.00    0.01      560        2        0     68
  11    1     0.05   0.07   0.76    1.19      27 M     34 M    0.21    0.23    0.05    0.07      448     3098       16     55
  12    0     0.02   1.42   0.01    0.99      32 K    353 K    0.91    0.54    0.00    0.00     5936        7        2     70
  13    1     0.14   0.12   1.20    1.20      30 M     48 M    0.36    0.49    0.02    0.03     4592     5210       14     54
  14    0     0.00   0.65   0.00    0.60      24 K    178 K    0.86    0.32    0.00    0.01     3136        6        1     70
  15    1     0.06   0.08   0.69    1.14      24 M     31 M    0.21    0.24    0.04    0.06     1960     3620       44     55
  16    0     0.02   1.22   0.02    1.05      54 K    485 K    0.89    0.58    0.00    0.00     8176       22        1     70
  17    1     0.13   0.11   1.18    1.20      30 M     47 M    0.35    0.49    0.02    0.04     3864     5847       19     55
  18    0     0.03   1.61   0.02    0.93      46 K    438 K    0.89    0.53    0.00    0.00     4928        8        2     70
  19    1     0.16   0.13   1.20    1.20      36 M     53 M    0.32    0.40    0.02    0.03     2856     4900       22     56
  20    0     0.02   1.84   0.01    0.80      44 K    278 K    0.84    0.42    0.00    0.00     1456        2        2     68
  21    1     0.10   0.12   0.89    1.20      27 M     35 M    0.24    0.30    0.03    0.03      672     3793       65     56
  22    0     0.00   0.55   0.01    0.60     103 K    829 K    0.87    0.12    0.00    0.02      392        2        1     71
  23    1     0.14   0.12   1.19    1.20      25 M     43 M    0.41    0.51    0.02    0.03     5040     5947       17     55
  24    0     0.01   0.55   0.01    0.60     113 K    997 K    0.89    0.12    0.00    0.02      280        2        1     71
  25    1     0.11   0.12   0.90    1.20      27 M     36 M    0.25    0.30    0.03    0.03     1456     3945       13     55
  26    0     0.01   0.49   0.02    0.60     241 K   1816 K    0.87    0.08    0.00    0.02     1232        6        2     70
  27    1     0.07   0.09   0.79    1.19      26 M     35 M    0.23    0.26    0.04    0.05     2800     3929       17     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.11   0.01    0.74    1091 K   8051 K    0.86    0.27    0.00    0.01    31192       74       17     62
 SKT    1     0.10   0.11   0.95    1.18     401 M    568 M    0.29    0.38    0.03    0.04    37464    61401      420     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.12   0.48    1.17     402 M    576 M    0.30    0.38    0.02    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  135 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 40.97 %

 C1 core residency: 12.42 %; C3 core residency: 0.32 %; C6 core residency: 46.29 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 2.98 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.43 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5324 M   5284 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.59     0.24     208.34       9.04         284.31
 SKT   1    58.38    25.98     372.01      22.40         592.21
---------------------------------------------------------------------------------------------------------------
       *    58.97    26.22     580.35      31.43         591.88
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3f98
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
Cleaning up
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11613.65 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5153.32 --|
|-- Mem Ch  2: Reads (MB/s):   136.10 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    55.69 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   136.10 --||-- NODE 1 Mem Read (MB/s) : 11613.65 --|
|-- NODE 0 Mem Write(MB/s) :    55.69 --||-- NODE 1 Mem Write(MB/s) :  5153.32 --|
|-- NODE 0 P. Write (T/s):      31252 --||-- NODE 1 P. Write (T/s):     211124 --|
|-- NODE 0 Memory (MB/s):      191.79 --||-- NODE 1 Memory (MB/s):    16766.97 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11749.75                --|
            |--                System Write Throughput(MB/s):       5209.00                --|
            |--               System Memory Throughput(MB/s):      16958.75                --|
            |---------------------------------------||---------------------------------------|
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 40cf
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      62 M        72    3367 K  2211 K    311 K    12    1284  
 1     129 M        12      28 M   259 M    597 K     0    1273 K
-----------------------------------------------------------------------
 *     191 M        84      31 M   261 M    908 K    12    1274 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.62        Core1: 65.13        
Core2: 26.66        Core3: 108.77        
Core4: 22.24        Core5: 79.59        
Core6: 20.97        Core7: 133.54        
Core8: 21.39        Core9: 56.23        
Core10: 23.26        Core11: 118.21        
Core12: 23.54        Core13: 37.02        
Core14: 26.14        Core15: 131.59        
Core16: 25.22        Core17: 32.33        
Core18: 26.78        Core19: 59.15        
Core20: 25.90        Core21: 122.83        
Core22: 23.55        Core23: 63.63        
Core24: 25.81        Core25: 114.29        
Core26: 12.05        Core27: 122.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.91
Socket1: 76.73
DDR read Latency(ns)
Socket0: 20698.90
Socket1: 248.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.59        Core1: 66.67        
Core2: 12.13        Core3: 110.25        
Core4: 20.61        Core5: 77.01        
Core6: 21.23        Core7: 129.95        
Core8: 19.73        Core9: 58.56        
Core10: 22.00        Core11: 121.95        
Core12: 20.85        Core13: 31.24        
Core14: 19.61        Core15: 127.52        
Core16: 24.20        Core17: 30.20        
Core18: 26.82        Core19: 60.61        
Core20: 27.96        Core21: 120.47        
Core22: 26.95        Core23: 59.22        
Core24: 22.21        Core25: 113.54        
Core26: 14.23        Core27: 118.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.95
Socket1: 74.84
DDR read Latency(ns)
Socket0: 20779.04
Socket1: 248.47
irq_total: 297642.666277051
cpu_total: 39.95
cpu_0: 1.80
cpu_1: 100.00
cpu_2: 1.66
cpu_3: 97.54
cpu_4: 0.73
cpu_5: 100.00
cpu_6: 0.47
cpu_7: 59.91
cpu_8: 0.80
cpu_9: 26.93
cpu_10: 0.60
cpu_11: 63.36
cpu_12: 1.06
cpu_13: 99.14
cpu_14: 0.93
cpu_15: 65.43
cpu_16: 1.00
cpu_17: 97.41
cpu_18: 1.13
cpu_19: 100.00
cpu_20: 0.40
cpu_21: 61.97
cpu_22: 1.00
cpu_23: 100.00
cpu_24: 1.80
cpu_25: 67.82
cpu_26: 1.73
cpu_27: 63.96
enp130s0f0_rx_packets: 54332
enp130s0f1_rx_packets: 47659
enp4s0f0_rx_packets: 20349
enp4s0f1_rx_packets: 34143
Total_rx_packets: 156483
enp130s0f0_rx_packets_phy: 54332
enp130s0f1_rx_packets_phy: 47667
enp4s0f0_rx_packets_phy: 20349
enp4s0f1_rx_packets_phy: 34145
Total_rx_packets_phy: 156493
enp130s0f0_rx_bytes: 3585933
enp130s0f1_rx_bytes: 3145506
enp4s0f0_rx_bytes: 1343070
enp4s0f1_rx_bytes: 2253499
Total_rx_bytes: 10328008
enp130s0f0_rx_bytes_phy: 3803290
enp130s0f1_rx_bytes_phy: 3336680
enp4s0f0_rx_bytes_phy: 1424440
enp4s0f1_rx_bytes_phy: 2390177
Total_rx_bytes_phy: 10954587
enp130s0f0_tx_bytes_phy: 4816355883
enp130s0f1_tx_bytes_phy: 3772808121
enp4s0f0_tx_bytes_phy: 1989048030
enp4s0f1_tx_bytes_phy: 1995615989
Total_tx_bytes_phy: 12573828023
enp130s0f0_tx_packets: 535170
enp130s0f1_tx_packets: 419839
enp4s0f0_tx_packets: 220572
enp4s0f1_tx_packets: 221279
Total_tx_packets: 1396860
enp130s0f0_tx_packets_phy: 535176
enp130s0f1_tx_packets_phy: 419827
enp4s0f0_tx_packets_phy: 220566
enp4s0f1_tx_packets_phy: 221296
Total_tx_packets_phy: 1396865
enp130s0f0_tx_bytes: 4814153650
enp130s0f1_tx_bytes: 3771237079
enp4s0f0_tx_bytes: 1988225539
enp4s0f1_tx_bytes: 1994574537
Total_tx_bytes: 12568190805


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.15        Core1: 66.85        
Core2: 21.50        Core3: 109.08        
Core4: 26.07        Core5: 76.75        
Core6: 22.31        Core7: 132.71        
Core8: 27.67        Core9: 59.22        
Core10: 27.55        Core11: 130.23        
Core12: 28.35        Core13: 32.55        
Core14: 27.54        Core15: 127.73        
Core16: 26.83        Core17: 31.29        
Core18: 26.85        Core19: 60.61        
Core20: 27.00        Core21: 120.49        
Core22: 19.05        Core23: 58.63        
Core24: 25.51        Core25: 118.48        
Core26: 25.95        Core27: 120.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.78
Socket1: 75.95
DDR read Latency(ns)
Socket0: 21236.79
Socket1: 249.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.73        Core1: 68.09        
Core2: 28.06        Core3: 109.66        
Core4: 21.58        Core5: 75.58        
Core6: 25.04        Core7: 132.52        
Core8: 22.27        Core9: 54.67        
Core10: 20.62        Core11: 124.30        
Core12: 11.12        Core13: 33.09        
Core14: 20.97        Core15: 125.88        
Core16: 25.02        Core17: 30.05        
Core18: 26.82        Core19: 59.87        
Core20: 24.86        Core21: 122.24        
Core22: 28.30        Core23: 64.06        
Core24: 25.60        Core25: 117.25        
Core26: 27.35        Core27: 117.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.55
Socket1: 75.79
DDR read Latency(ns)
Socket0: 20940.12
Socket1: 249.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.13        Core1: 73.63        
Core2: 33.29        Core3: 112.48        
Core4: 10.71        Core5: 81.65        
Core6: 18.74        Core7: 137.28        
Core8: 19.92        Core9: 56.12        
Core10: 23.91        Core11: 131.00        
Core12: 13.59        Core13: 36.35        
Core14: 23.22        Core15: 131.44        
Core16: 25.37        Core17: 36.20        
Core18: 26.70        Core19: 63.88        
Core20: 27.18        Core21: 123.00        
Core22: 24.12        Core23: 61.44        
Core24: 22.41        Core25: 122.14        
Core26: 24.47        Core27: 123.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.71
Socket1: 80.45
DDR read Latency(ns)
Socket0: 21288.95
Socket1: 249.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.96        Core1: 72.58        
Core2: 24.70        Core3: 111.35        
Core4: 13.82        Core5: 77.41        
Core6: 22.90        Core7: 131.91        
Core8: 16.85        Core9: 53.94        
Core10: 10.96        Core11: 122.32        
Core12: 22.26        Core13: 33.05        
Core14: 23.77        Core15: 125.07        
Core16: 25.73        Core17: 34.25        
Core18: 26.41        Core19: 58.42        
Core20: 27.36        Core21: 121.26        
Core22: 26.32        Core23: 63.07        
Core24: 26.43        Core25: 118.30        
Core26: 30.72        Core27: 121.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.90
Socket1: 77.45
DDR read Latency(ns)
Socket0: 20363.19
Socket1: 249.56
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 17207
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6013 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14432400374; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14432422450; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7216217395; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7216217395; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7216304251; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7216304251; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6013621743; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4056941; Consumed Joules: 247.62; Watts: 41.18; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 710215; Consumed DRAM Joules: 10.87; DRAM Watts: 1.81
S1P0; QPIClocks: 14432554762; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14432561178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7216386197; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7216386197; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7216297921; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7216297921; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6013694374; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7262003; Consumed Joules: 443.24; Watts: 73.71; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1751042; Consumed DRAM Joules: 26.79; DRAM Watts: 4.46
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 446d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.75   0.02    0.64     218 K   1130 K    0.81    0.12    0.00    0.01     2968        3        3     71
   1    1     0.12   0.10   1.20    1.20      38 M     55 M    0.32    0.41    0.03    0.05     2968     5626       64     55
   2    0     0.02   1.26   0.01    0.73     120 K    705 K    0.83    0.17    0.00    0.00     1008        2        1     69
   3    1     0.11   0.09   1.17    1.20      42 M     56 M    0.24    0.30    0.04    0.05     2128     5125       96     55
   4    0     0.05   1.61   0.03    1.03      56 K    622 K    0.91    0.58    0.00    0.00     6888       11        2     70
   5    1     0.12   0.10   1.20    1.20      39 M     56 M    0.30    0.39    0.03    0.05     2016     5508        8     55
   6    0     0.01   0.93   0.01    0.60      33 K    267 K    0.88    0.31    0.00    0.01     1512       19        0     70
   7    1     0.07   0.09   0.75    1.18      25 M     33 M    0.22    0.25    0.04    0.05     1960     3257      128     55
   8    0     0.00   0.70   0.00    0.60      23 K    204 K    0.88    0.35    0.00    0.01      896        2        0     69
   9    1     0.12   0.43   0.28    0.72    2911 K   5564 K    0.48    0.45    0.00    0.00      168      145       16     56
  10    0     0.02   1.38   0.02    0.96      38 K    394 K    0.90    0.52    0.00    0.00     5656       12        1     68
  11    1     0.05   0.06   0.74    1.18      26 M     33 M    0.22    0.23    0.06    0.07     2128     2811       15     54
  12    0     0.01   1.09   0.01    0.89      36 K    368 K    0.90    0.53    0.00    0.00     3864        6        0     70
  13    1     0.13   0.11   1.19    1.20      27 M     47 M    0.41    0.52    0.02    0.04     2856     5218       19     54
  14    0     0.00   0.50   0.00    0.60      15 K    147 K    0.90    0.30    0.00    0.01      448        1        0     70
  15    1     0.09   0.11   0.84    1.19      27 M     35 M    0.23    0.27    0.03    0.04     3192     3663       47     54
  16    0     0.00   0.54   0.00    0.60      16 K    139 K    0.88    0.28    0.00    0.01      952        1        0     70
  17    1     0.12   0.10   1.17    1.20      28 M     46 M    0.39    0.52    0.02    0.04     3584     5800        5     55
  18    0     0.00   0.54   0.00    0.60      19 K    124 K    0.85    0.25    0.00    0.01      616        1        1     71
  19    1     0.13   0.11   1.20    1.20      33 M     50 M    0.34    0.43    0.02    0.04     2856     4677       23     56
  20    0     0.01   1.58   0.01    0.74      45 K    314 K    0.86    0.27    0.00    0.00     1680        3        2     71
  21    1     0.08   0.10   0.79    1.20      25 M     33 M    0.23    0.27    0.03    0.04     2240     3623      122     55
  22    0     0.01   0.48   0.01    0.60     192 K   1511 K    0.87    0.08    0.00    0.02      840        4        2     70
  23    1     0.14   0.12   1.20    1.20      33 M     49 M    0.33    0.44    0.02    0.04     3528     4861      104     55
  24    0     0.01   0.47   0.01    0.60     136 K   1090 K    0.88    0.10    0.00    0.02      896        4        1     71
  25    1     0.09   0.11   0.86    1.20      26 M     35 M    0.24    0.29    0.03    0.04     2800     3827       12     56
  26    0     0.00   0.51   0.01    0.60      97 K    667 K    0.85    0.16    0.00    0.02     2016        7        0     70
  27    1     0.08   0.10   0.81    1.20      27 M     35 M    0.23    0.27    0.03    0.05     2744     3805       17     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.05   0.01    0.74    1050 K   7689 K    0.86    0.27    0.00    0.01    30240       76       11     62
 SKT    1     0.10   0.11   0.96    1.18     407 M    576 M    0.29    0.38    0.03    0.04    35168    57946      676     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.12   0.48    1.17     408 M    584 M    0.30    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  135 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.24 %

 C1 core residency: 12.52 %; C3 core residency: 0.31 %; C6 core residency: 45.93 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 2.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.42 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5361 M   5316 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.67     0.28     207.37       9.08         268.20
 SKT   1    58.26    25.80     371.39      22.34         590.87
---------------------------------------------------------------------------------------------------------------
       *    58.93    26.08     578.76      31.42         590.16
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_tx_s1_n2_p2/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4647
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s): 11601.26 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  5136.96 --|
|-- Mem Ch  2: Reads (MB/s):   122.89 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    50.23 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :   122.89 --||-- NODE 1 Mem Read (MB/s) : 11601.26 --|
|-- NODE 0 Mem Write(MB/s) :    50.23 --||-- NODE 1 Mem Write(MB/s) :  5136.96 --|
|-- NODE 0 P. Write (T/s):      31199 --||-- NODE 1 P. Write (T/s):     209060 --|
|-- NODE 0 Memory (MB/s):      173.12 --||-- NODE 1 Memory (MB/s):    16738.21 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      11724.15                --|
            |--                System Write Throughput(MB/s):       5187.19                --|
            |--               System Memory Throughput(MB/s):      16911.34                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 477c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0      63 M        60    2343 K  1179 K    303 K     0    2724  
 1     138 M        12      28 M   239 M    681 K    36    1340 K
-----------------------------------------------------------------------
 *     201 M        72      31 M   240 M    984 K    36    1343 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.45        Core1: 81.06        
Core2: 23.15        Core3: 114.62        
Core4: 20.92        Core5: 48.45        
Core6: 26.47        Core7: 131.33        
Core8: 27.44        Core9: 57.67        
Core10: 26.17        Core11: 129.45        
Core12: 25.70        Core13: 61.29        
Core14: 26.26        Core15: 132.71        
Core16: 14.50        Core17: 44.87        
Core18: 23.84        Core19: 63.54        
Core20: 31.63        Core21: 119.71        
Core22: 30.56        Core23: 33.85        
Core24: 29.87        Core25: 120.91        
Core26: 28.39        Core27: 124.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.42
Socket1: 78.05
DDR read Latency(ns)
Socket0: 23397.32
Socket1: 245.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 31.40        Core1: 79.98        
Core2: 34.59        Core3: 112.34        
Core4: 25.76        Core5: 50.08        
Core6: 27.48        Core7: 131.60        
Core8: 26.93        Core9: 59.59        
Core10: 24.61        Core11: 133.77        
Core12: 11.74        Core13: 59.78        
Core14: 21.28        Core15: 136.27        
Core16: 21.66        Core17: 49.34        
Core18: 28.73        Core19: 61.95        
Core20: 20.85        Core21: 119.78        
Core22: 28.72        Core23: 33.12        
Core24: 27.40        Core25: 122.58        
Core26: 21.46        Core27: 124.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.49
Socket1: 78.59
DDR read Latency(ns)
Socket0: 24438.26
Socket1: 250.40
irq_total: 291761.896012963
cpu_total: 40.36
cpu_0: 1.66
cpu_1: 100.00
cpu_2: 1.13
cpu_3: 95.35
cpu_4: 1.66
cpu_5: 100.00
cpu_6: 1.20
cpu_7: 63.90
cpu_8: 1.13
cpu_9: 24.73
cpu_10: 0.93
cpu_11: 68.88
cpu_12: 1.33
cpu_13: 99.93
cpu_14: 0.73
cpu_15: 60.24
cpu_16: 0.53
cpu_17: 99.67
cpu_18: 0.40
cpu_19: 100.00
cpu_20: 1.73
cpu_21: 74.53
cpu_22: 0.47
cpu_23: 99.20
cpu_24: 1.13
cpu_25: 60.57
cpu_26: 1.86
cpu_27: 67.35
enp130s0f0_tx_bytes_phy: 4144745993
enp130s0f1_tx_bytes_phy: 4339997745
enp4s0f0_tx_bytes_phy: 1973678767
enp4s0f1_tx_bytes_phy: 1993722288
Total_tx_bytes_phy: 12452144793
enp130s0f0_rx_packets: 52184
enp130s0f1_rx_packets: 58227
enp4s0f0_rx_packets: 19452
enp4s0f1_rx_packets: 27932
Total_rx_packets: 157795
enp130s0f0_tx_packets: 460935
enp130s0f1_tx_packets: 482516
enp4s0f0_tx_packets: 218858
enp4s0f1_tx_packets: 221094
Total_tx_packets: 1383403
enp130s0f0_rx_bytes: 3444169
enp130s0f1_rx_bytes: 3843018
enp4s0f0_rx_bytes: 1283847
enp4s0f1_rx_bytes: 1843561
Total_rx_bytes: 10414595
enp130s0f0_rx_packets_phy: 52188
enp130s0f1_rx_packets_phy: 58268
enp4s0f0_rx_packets_phy: 19451
enp4s0f1_rx_packets_phy: 27928
Total_rx_packets_phy: 157835
enp130s0f0_rx_bytes_phy: 3653171
enp130s0f1_rx_bytes_phy: 4078560
enp4s0f0_rx_bytes_phy: 1361600
enp4s0f1_rx_bytes_phy: 1954985
Total_rx_bytes_phy: 11048316
enp130s0f0_tx_bytes: 4142947871
enp130s0f1_tx_bytes: 4337624730
enp4s0f0_tx_bytes: 1972771561
enp4s0f1_tx_bytes: 1992934508
Total_tx_bytes: 12446278670
enp130s0f0_tx_packets_phy: 460929
enp130s0f1_tx_packets_phy: 482566
enp4s0f0_tx_packets_phy: 218861
enp4s0f1_tx_packets_phy: 221083
Total_tx_packets_phy: 1383439


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.44        Core1: 79.42        
Core2: 28.06        Core3: 112.27        
Core4: 11.52        Core5: 50.94        
Core6: 26.97        Core7: 131.16        
Core8: 19.13        Core9: 60.44        
Core10: 24.74        Core11: 131.75        
Core12: 16.19        Core13: 64.17        
Core14: 25.26        Core15: 136.41        
Core16: 23.36        Core17: 45.85        
Core18: 22.14        Core19: 63.58        
Core20: 17.08        Core21: 120.29        
Core22: 21.56        Core23: 38.85        
Core24: 23.99        Core25: 124.18        
Core26: 21.69        Core27: 124.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.38
Socket1: 79.96
DDR read Latency(ns)
Socket0: 23272.01
Socket1: 250.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.62        Core1: 81.68        
Core2: 24.35        Core3: 114.16        
Core4: 23.83        Core5: 45.84        
Core6: 24.22        Core7: 128.42        
Core8: 25.11        Core9: 56.33        
Core10: 14.99        Core11: 131.25        
Core12: 22.79        Core13: 57.48        
Core14: 32.39        Core15: 131.80        
Core16: 33.61        Core17: 44.12        
Core18: 26.08        Core19: 59.62        
Core20: 26.98        Core21: 120.04        
Core22: 27.83        Core23: 31.82        
Core24: 25.36        Core25: 118.11        
Core26: 23.57        Core27: 122.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.54
Socket1: 75.88
DDR read Latency(ns)
Socket0: 22990.07
Socket1: 250.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 30.84        Core1: 79.54        
Core2: 30.10        Core3: 112.25        
Core4: 23.09        Core5: 46.34        
Core6: 20.96        Core7: 131.13        
Core8: 24.21        Core9: 58.30        
Core10: 10.35        Core11: 131.53        
Core12: 23.43        Core13: 59.91        
Core14: 25.44        Core15: 133.38        
Core16: 21.36        Core17: 45.20        
Core18: 26.37        Core19: 59.01        
Core20: 24.90        Core21: 118.37        
Core22: 26.64        Core23: 30.57        
Core24: 17.26        Core25: 121.38        
Core26: 22.28        Core27: 122.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.42
Socket1: 76.14
DDR read Latency(ns)
Socket0: 23546.78
Socket1: 250.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.59        Core1: 81.62        
Core2: 29.54        Core3: 112.06        
Core4: 24.71        Core5: 49.30        
Core6: 25.48        Core7: 132.34        
Core8: 10.24        Core9: 56.90        
Core10: 25.20        Core11: 128.91        
Core12: 23.79        Core13: 65.87        
Core14: 20.80        Core15: 136.31        
Core16: 25.10        Core17: 49.18        
Core18: 24.08        Core19: 63.39        
Core20: 25.63        Core21: 121.39        
Core22: 27.22        Core23: 34.27        
Core24: 33.09        Core25: 123.72        
Core26: 27.33        Core27: 123.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.53
Socket1: 79.50
DDR read Latency(ns)
Socket0: 23377.08
Socket1: 250.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 18932
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14417024030; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14417041090; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208525863; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208525863; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208621011; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208621011; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007218710; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4055895; Consumed Joules: 247.55; Watts: 41.22; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 707327; Consumed DRAM Joules: 10.82; DRAM Watts: 1.80
S1P0; QPIClocks: 14417193274; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417199770; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208706973; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208706973; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208613458; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208613458; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006921421; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7263625; Consumed Joules: 443.34; Watts: 73.82; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1748966; Consumed DRAM Joules: 26.76; DRAM Watts: 4.46
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4b29
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.79   0.01    0.62     168 K    908 K    0.81    0.17    0.00    0.01     3080        2        3     71
   1    1     0.13   0.11   1.20    1.20      40 M     57 M    0.30    0.38    0.03    0.04     2744     5478       11     55
   2    0     0.01   0.57   0.01    0.60     183 K   1275 K    0.86    0.13    0.00    0.02      840        1        0     69
   3    1     0.09   0.08   1.15    1.20      43 M     56 M    0.23    0.29    0.05    0.06     2016     5793       76     55
   4    0     0.01   0.78   0.02    0.76     147 K   1217 K    0.88    0.26    0.00    0.01     3640        7        2     70
   5    1     0.12   0.10   1.20    1.20      33 M     52 M    0.36    0.47    0.03    0.04     5264     6144        8     55
   6    0     0.00   0.46   0.01    0.60     136 K   1041 K    0.87    0.08    0.00    0.02      168        2        1     70
   7    1     0.07   0.09   0.77    1.19      26 M     33 M    0.22    0.25    0.04    0.05     1792     3214       88     55
   8    0     0.00   0.45   0.01    0.60     100 K    805 K    0.87    0.09    0.00    0.02      616        2        0     69
   9    1     0.12   0.44   0.26    0.71    2856 K   5325 K    0.46    0.48    0.00    0.00       56      145       20     56
  10    0     0.00   0.59   0.01    0.60      52 K    434 K    0.88    0.20    0.00    0.01     1008        5        1     68
  11    1     0.08   0.09   0.83    1.19      27 M     36 M    0.23    0.25    0.04    0.05      952     2621       19     55
  12    0     0.00   0.73   0.00    0.60      28 K    189 K    0.85    0.29    0.00    0.01     1736        1        1     70
  13    1     0.14   0.12   1.20    1.20      33 M     49 M    0.33    0.47    0.02    0.04     3472     4496       31     54
  14    0     0.02   1.94   0.01    0.81      46 K    247 K    0.81    0.39    0.00    0.00     1456        2        2     70
  15    1     0.05   0.07   0.71    1.17      25 M     32 M    0.21    0.23    0.05    0.07     2240     3613       55     55
  16    0     0.00   0.58   0.00    0.60      18 K    140 K    0.87    0.27    0.00    0.01     1064        1        0     70
  17    1     0.13   0.11   1.20    1.20      30 M     48 M    0.37    0.49    0.02    0.04     3528     5247       16     55
  18    0     0.01   1.74   0.01    0.83      25 K    222 K    0.88    0.36    0.00    0.00      952        2        1     71
  19    1     0.14   0.12   1.20    1.20      32 M     49 M    0.35    0.44    0.02    0.04     3192     4477       19     56
  20    0     0.00   0.62   0.00    0.60      25 K    197 K    0.87    0.30    0.00    0.01     1120        2        1     71
  21    1     0.12   0.13   0.91    1.20      26 M     35 M    0.25    0.31    0.02    0.03     1792     3235       68     55
  22    0     0.00   0.55   0.00    0.60      47 K    209 K    0.78    0.28    0.00    0.01     2464        4        2     71
  23    1     0.14   0.11   1.19    1.20      28 M     53 M    0.46    0.52    0.02    0.04     4984     5486       16     56
  24    0     0.01   1.00   0.01    0.95      31 K    313 K    0.90    0.53    0.00    0.00     3192        7        0     71
  25    1     0.07   0.08   0.77    1.19      26 M     33 M    0.23    0.26    0.04    0.05     2408     3584       41     56
  26    0     0.05   1.70   0.03    0.99      53 K    630 K    0.92    0.58    0.00    0.00     8064       11        2     70
  27    1     0.09   0.11   0.85    1.20      27 M     35 M    0.24    0.28    0.03    0.04     1848     3546       44     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.06   0.01    0.73    1067 K   7834 K    0.86    0.27    0.00    0.01    29400       49       16     62
 SKT    1     0.10   0.11   0.96    1.18     403 M    579 M    0.30    0.39    0.03    0.04    36288    57079      512     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.12   0.49    1.17     404 M    587 M    0.31    0.39    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  136 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.34 %

 C1 core residency: 12.27 %; C3 core residency: 0.27 %; C6 core residency: 46.12 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 2.96 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.44 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5294 M   5257 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   40 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.61     0.25     207.01       8.99         297.99
 SKT   1    58.10    25.80     371.94      22.26         593.56
---------------------------------------------------------------------------------------------------------------
       *    58.71    26.05     578.95      31.26         592.98
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
