Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Dec  3 13:09:49 2019
| Host         : L-1V1ZTY1 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.953        0.000                      0                 3895        0.061        0.000                      0                 3895        3.650        0.000                       0                  1814  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK12MHZ                {0.000 41.666}       83.333          12.000          
  clk_MMCM_108MHZ       {0.000 4.630}        9.259           108.000         
  clkfbout_MMCM_108MHZ  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK12MHZ                                                                                                                                                                 16.667        0.000                       0                     1  
  clk_MMCM_108MHZ             0.953        0.000                      0                 3895        0.061        0.000                      0                 3895        3.650        0.000                       0                  1810  
  clkfbout_MMCM_108MHZ                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK12MHZ
  To Clock:  CLK12MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK12MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK12MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_MMCM_108MHZ
  To Clock:  clk_MMCM_108MHZ

Setup :            0  Failing Endpoints,  Worst Slack        0.953ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.953ns  (required time - arrival time)
  Source:                 U_VU_metre/conv_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VU_metre/VU_dout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 2.323ns (29.426%)  route 5.571ns (70.574%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.634    -0.862    U_VU_metre/clk
    SLICE_X58Y13         FDCE                                         r  U_VU_metre/conv_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  U_VU_metre/conv_in_reg[4]/Q
                         net (fo=58, routed)          1.240     0.834    U_VU_metre/conv_in[4]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.152     0.986 r  U_VU_metre/VU_dout[44]_i_35/O
                         net (fo=5, routed)           0.544     1.530    U_VU_metre/VU_dout[44]_i_35_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I0_O)        0.326     1.856 r  U_VU_metre/VU_dout[43]_i_38/O
                         net (fo=3, routed)           0.549     2.405    U_VU_metre/VU_dout[43]_i_38_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.124     2.529 r  U_VU_metre/VU_dout[42]_i_67/O
                         net (fo=1, routed)           0.638     3.168    U_VU_metre/VU_dout[42]_i_67_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.124     3.292 r  U_VU_metre/VU_dout[42]_i_42/O
                         net (fo=1, routed)           0.000     3.292    U_VU_metre/VU_dout[42]_i_42_n_0
    SLICE_X56Y17         MUXF7 (Prop_muxf7_I0_O)      0.209     3.501 r  U_VU_metre/VU_dout_reg[42]_i_21/O
                         net (fo=1, routed)           0.662     4.162    U_VU_metre/VU_dout_reg[42]_i_21_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.297     4.459 r  U_VU_metre/VU_dout[42]_i_8/O
                         net (fo=1, routed)           0.615     5.074    U_VU_metre/VU_dout[42]_i_8_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.198 r  U_VU_metre/VU_dout[42]_i_3/O
                         net (fo=1, routed)           0.000     5.198    U_VU_metre/VU_dout[42]_i_3_n_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     5.410 r  U_VU_metre/VU_dout_reg[42]_i_2/O
                         net (fo=1, routed)           0.773     6.184    U_VU_metre/VU_dout_reg[42]_i_2_n_0
    SLICE_X51Y12         LUT3 (Prop_lut3_I1_O)        0.299     6.483 r  U_VU_metre/VU_dout[42]_i_1/O
                         net (fo=8, routed)           0.550     7.032    U_VU_metre/VU_dout00_in[42]
    SLICE_X49Y12         FDCE                                         r  U_VU_metre/VU_dout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.450     7.730    U_VU_metre/clk
    SLICE_X49Y12         FDCE                                         r  U_VU_metre/VU_dout_reg[6]/C
                         clock pessimism              0.562     8.292    
                         clock uncertainty           -0.240     8.052    
    SLICE_X49Y12         FDCE (Setup_fdce_C_D)       -0.067     7.985    U_VU_metre/VU_dout_reg[6]
  -------------------------------------------------------------------
                         required time                          7.985    
                         arrival time                          -7.032    
  -------------------------------------------------------------------
                         slack                                  0.953    

Slack (MET) :             1.110ns  (required time - arrival time)
  Source:                 U_VU_metre/conv_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VU_metre/VU_dout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 2.323ns (30.016%)  route 5.416ns (69.984%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 7.732 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.634    -0.862    U_VU_metre/clk
    SLICE_X58Y13         FDCE                                         r  U_VU_metre/conv_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  U_VU_metre/conv_in_reg[4]/Q
                         net (fo=58, routed)          1.240     0.834    U_VU_metre/conv_in[4]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.152     0.986 r  U_VU_metre/VU_dout[44]_i_35/O
                         net (fo=5, routed)           0.544     1.530    U_VU_metre/VU_dout[44]_i_35_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I0_O)        0.326     1.856 r  U_VU_metre/VU_dout[43]_i_38/O
                         net (fo=3, routed)           0.549     2.405    U_VU_metre/VU_dout[43]_i_38_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.124     2.529 r  U_VU_metre/VU_dout[42]_i_67/O
                         net (fo=1, routed)           0.638     3.168    U_VU_metre/VU_dout[42]_i_67_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.124     3.292 r  U_VU_metre/VU_dout[42]_i_42/O
                         net (fo=1, routed)           0.000     3.292    U_VU_metre/VU_dout[42]_i_42_n_0
    SLICE_X56Y17         MUXF7 (Prop_muxf7_I0_O)      0.209     3.501 r  U_VU_metre/VU_dout_reg[42]_i_21/O
                         net (fo=1, routed)           0.662     4.162    U_VU_metre/VU_dout_reg[42]_i_21_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.297     4.459 r  U_VU_metre/VU_dout[42]_i_8/O
                         net (fo=1, routed)           0.615     5.074    U_VU_metre/VU_dout[42]_i_8_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.198 r  U_VU_metre/VU_dout[42]_i_3/O
                         net (fo=1, routed)           0.000     5.198    U_VU_metre/VU_dout[42]_i_3_n_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     5.410 r  U_VU_metre/VU_dout_reg[42]_i_2/O
                         net (fo=1, routed)           0.773     6.184    U_VU_metre/VU_dout_reg[42]_i_2_n_0
    SLICE_X51Y12         LUT3 (Prop_lut3_I1_O)        0.299     6.483 r  U_VU_metre/VU_dout[42]_i_1/O
                         net (fo=8, routed)           0.394     6.877    U_VU_metre/VU_dout00_in[42]
    SLICE_X51Y11         FDCE                                         r  U_VU_metre/VU_dout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.452     7.732    U_VU_metre/clk
    SLICE_X51Y11         FDCE                                         r  U_VU_metre/VU_dout_reg[30]/C
                         clock pessimism              0.562     8.294    
                         clock uncertainty           -0.240     8.054    
    SLICE_X51Y11         FDCE (Setup_fdce_C_D)       -0.067     7.987    U_VU_metre/VU_dout_reg[30]
  -------------------------------------------------------------------
                         required time                          7.987    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  1.110    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 U_VU_metre/conv_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VU_metre/VU_dout_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.731ns  (logic 2.323ns (30.047%)  route 5.408ns (69.953%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.634    -0.862    U_VU_metre/clk
    SLICE_X58Y13         FDCE                                         r  U_VU_metre/conv_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  U_VU_metre/conv_in_reg[4]/Q
                         net (fo=58, routed)          1.240     0.834    U_VU_metre/conv_in[4]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.152     0.986 r  U_VU_metre/VU_dout[44]_i_35/O
                         net (fo=5, routed)           0.544     1.530    U_VU_metre/VU_dout[44]_i_35_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I0_O)        0.326     1.856 r  U_VU_metre/VU_dout[43]_i_38/O
                         net (fo=3, routed)           0.549     2.405    U_VU_metre/VU_dout[43]_i_38_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.124     2.529 r  U_VU_metre/VU_dout[42]_i_67/O
                         net (fo=1, routed)           0.638     3.168    U_VU_metre/VU_dout[42]_i_67_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.124     3.292 r  U_VU_metre/VU_dout[42]_i_42/O
                         net (fo=1, routed)           0.000     3.292    U_VU_metre/VU_dout[42]_i_42_n_0
    SLICE_X56Y17         MUXF7 (Prop_muxf7_I0_O)      0.209     3.501 r  U_VU_metre/VU_dout_reg[42]_i_21/O
                         net (fo=1, routed)           0.662     4.162    U_VU_metre/VU_dout_reg[42]_i_21_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.297     4.459 r  U_VU_metre/VU_dout[42]_i_8/O
                         net (fo=1, routed)           0.615     5.074    U_VU_metre/VU_dout[42]_i_8_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.198 r  U_VU_metre/VU_dout[42]_i_3/O
                         net (fo=1, routed)           0.000     5.198    U_VU_metre/VU_dout[42]_i_3_n_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     5.410 r  U_VU_metre/VU_dout_reg[42]_i_2/O
                         net (fo=1, routed)           0.773     6.184    U_VU_metre/VU_dout_reg[42]_i_2_n_0
    SLICE_X51Y12         LUT3 (Prop_lut3_I1_O)        0.299     6.483 r  U_VU_metre/VU_dout[42]_i_1/O
                         net (fo=8, routed)           0.386     6.869    U_VU_metre/VU_dout00_in[42]
    SLICE_X51Y13         FDCE                                         r  U_VU_metre/VU_dout_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.450     7.730    U_VU_metre/clk
    SLICE_X51Y13         FDCE                                         r  U_VU_metre/VU_dout_reg[18]/C
                         clock pessimism              0.562     8.292    
                         clock uncertainty           -0.240     8.052    
    SLICE_X51Y13         FDCE (Setup_fdce_C_D)       -0.067     7.985    U_VU_metre/VU_dout_reg[18]
  -------------------------------------------------------------------
                         required time                          7.985    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 U_VU_metre/conv_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VU_metre/VU_dout_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 2.323ns (30.038%)  route 5.410ns (69.962%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 7.733 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.634    -0.862    U_VU_metre/clk
    SLICE_X58Y13         FDCE                                         r  U_VU_metre/conv_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  U_VU_metre/conv_in_reg[4]/Q
                         net (fo=58, routed)          1.240     0.834    U_VU_metre/conv_in[4]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.152     0.986 r  U_VU_metre/VU_dout[44]_i_35/O
                         net (fo=5, routed)           0.544     1.530    U_VU_metre/VU_dout[44]_i_35_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I0_O)        0.326     1.856 r  U_VU_metre/VU_dout[43]_i_38/O
                         net (fo=3, routed)           0.549     2.405    U_VU_metre/VU_dout[43]_i_38_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.124     2.529 r  U_VU_metre/VU_dout[42]_i_67/O
                         net (fo=1, routed)           0.638     3.168    U_VU_metre/VU_dout[42]_i_67_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.124     3.292 r  U_VU_metre/VU_dout[42]_i_42/O
                         net (fo=1, routed)           0.000     3.292    U_VU_metre/VU_dout[42]_i_42_n_0
    SLICE_X56Y17         MUXF7 (Prop_muxf7_I0_O)      0.209     3.501 r  U_VU_metre/VU_dout_reg[42]_i_21/O
                         net (fo=1, routed)           0.662     4.162    U_VU_metre/VU_dout_reg[42]_i_21_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.297     4.459 r  U_VU_metre/VU_dout[42]_i_8/O
                         net (fo=1, routed)           0.615     5.074    U_VU_metre/VU_dout[42]_i_8_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.198 r  U_VU_metre/VU_dout[42]_i_3/O
                         net (fo=1, routed)           0.000     5.198    U_VU_metre/VU_dout[42]_i_3_n_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     5.410 r  U_VU_metre/VU_dout_reg[42]_i_2/O
                         net (fo=1, routed)           0.773     6.184    U_VU_metre/VU_dout_reg[42]_i_2_n_0
    SLICE_X51Y12         LUT3 (Prop_lut3_I1_O)        0.299     6.483 r  U_VU_metre/VU_dout[42]_i_1/O
                         net (fo=8, routed)           0.389     6.871    U_VU_metre/VU_dout00_in[42]
    SLICE_X51Y10         FDCE                                         r  U_VU_metre/VU_dout_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.453     7.733    U_VU_metre/clk
    SLICE_X51Y10         FDCE                                         r  U_VU_metre/VU_dout_reg[42]/C
                         clock pessimism              0.562     8.295    
                         clock uncertainty           -0.240     8.055    
    SLICE_X51Y10         FDCE (Setup_fdce_C_D)       -0.067     7.988    U_VU_metre/VU_dout_reg[42]
  -------------------------------------------------------------------
                         required time                          7.988    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.146ns  (required time - arrival time)
  Source:                 U_VU_metre/conv_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VU_metre/VU_dout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.739ns  (logic 2.323ns (30.016%)  route 5.416ns (69.984%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 7.732 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.634    -0.862    U_VU_metre/clk
    SLICE_X58Y13         FDCE                                         r  U_VU_metre/conv_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  U_VU_metre/conv_in_reg[4]/Q
                         net (fo=58, routed)          1.240     0.834    U_VU_metre/conv_in[4]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.152     0.986 r  U_VU_metre/VU_dout[44]_i_35/O
                         net (fo=5, routed)           0.544     1.530    U_VU_metre/VU_dout[44]_i_35_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I0_O)        0.326     1.856 r  U_VU_metre/VU_dout[43]_i_38/O
                         net (fo=3, routed)           0.549     2.405    U_VU_metre/VU_dout[43]_i_38_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.124     2.529 r  U_VU_metre/VU_dout[42]_i_67/O
                         net (fo=1, routed)           0.638     3.168    U_VU_metre/VU_dout[42]_i_67_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.124     3.292 r  U_VU_metre/VU_dout[42]_i_42/O
                         net (fo=1, routed)           0.000     3.292    U_VU_metre/VU_dout[42]_i_42_n_0
    SLICE_X56Y17         MUXF7 (Prop_muxf7_I0_O)      0.209     3.501 r  U_VU_metre/VU_dout_reg[42]_i_21/O
                         net (fo=1, routed)           0.662     4.162    U_VU_metre/VU_dout_reg[42]_i_21_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.297     4.459 r  U_VU_metre/VU_dout[42]_i_8/O
                         net (fo=1, routed)           0.615     5.074    U_VU_metre/VU_dout[42]_i_8_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.198 r  U_VU_metre/VU_dout[42]_i_3/O
                         net (fo=1, routed)           0.000     5.198    U_VU_metre/VU_dout[42]_i_3_n_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     5.410 r  U_VU_metre/VU_dout_reg[42]_i_2/O
                         net (fo=1, routed)           0.773     6.184    U_VU_metre/VU_dout_reg[42]_i_2_n_0
    SLICE_X51Y12         LUT3 (Prop_lut3_I1_O)        0.299     6.483 r  U_VU_metre/VU_dout[42]_i_1/O
                         net (fo=8, routed)           0.394     6.877    U_VU_metre/VU_dout00_in[42]
    SLICE_X50Y11         FDCE                                         r  U_VU_metre/VU_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.452     7.732    U_VU_metre/clk
    SLICE_X50Y11         FDCE                                         r  U_VU_metre/VU_dout_reg[12]/C
                         clock pessimism              0.562     8.294    
                         clock uncertainty           -0.240     8.054    
    SLICE_X50Y11         FDCE (Setup_fdce_C_D)       -0.031     8.023    U_VU_metre/VU_dout_reg[12]
  -------------------------------------------------------------------
                         required time                          8.023    
                         arrival time                          -6.877    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.147ns  (required time - arrival time)
  Source:                 U_VU_metre/conv_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VU_metre/VU_dout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.723ns  (logic 2.323ns (30.078%)  route 5.400ns (69.922%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 7.731 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.634    -0.862    U_VU_metre/clk
    SLICE_X58Y13         FDCE                                         r  U_VU_metre/conv_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  U_VU_metre/conv_in_reg[4]/Q
                         net (fo=58, routed)          1.240     0.834    U_VU_metre/conv_in[4]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.152     0.986 r  U_VU_metre/VU_dout[44]_i_35/O
                         net (fo=5, routed)           0.544     1.530    U_VU_metre/VU_dout[44]_i_35_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I0_O)        0.326     1.856 r  U_VU_metre/VU_dout[43]_i_38/O
                         net (fo=3, routed)           0.549     2.405    U_VU_metre/VU_dout[43]_i_38_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.124     2.529 r  U_VU_metre/VU_dout[42]_i_67/O
                         net (fo=1, routed)           0.638     3.168    U_VU_metre/VU_dout[42]_i_67_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.124     3.292 r  U_VU_metre/VU_dout[42]_i_42/O
                         net (fo=1, routed)           0.000     3.292    U_VU_metre/VU_dout[42]_i_42_n_0
    SLICE_X56Y17         MUXF7 (Prop_muxf7_I0_O)      0.209     3.501 r  U_VU_metre/VU_dout_reg[42]_i_21/O
                         net (fo=1, routed)           0.662     4.162    U_VU_metre/VU_dout_reg[42]_i_21_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.297     4.459 r  U_VU_metre/VU_dout[42]_i_8/O
                         net (fo=1, routed)           0.615     5.074    U_VU_metre/VU_dout[42]_i_8_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.198 r  U_VU_metre/VU_dout[42]_i_3/O
                         net (fo=1, routed)           0.000     5.198    U_VU_metre/VU_dout[42]_i_3_n_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     5.410 r  U_VU_metre/VU_dout_reg[42]_i_2/O
                         net (fo=1, routed)           0.773     6.184    U_VU_metre/VU_dout_reg[42]_i_2_n_0
    SLICE_X51Y12         LUT3 (Prop_lut3_I1_O)        0.299     6.483 r  U_VU_metre/VU_dout[42]_i_1/O
                         net (fo=8, routed)           0.378     6.861    U_VU_metre/VU_dout00_in[42]
    SLICE_X52Y12         FDCE                                         r  U_VU_metre/VU_dout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.451     7.731    U_VU_metre/clk
    SLICE_X52Y12         FDCE                                         r  U_VU_metre/VU_dout_reg[24]/C
                         clock pessimism              0.562     8.293    
                         clock uncertainty           -0.240     8.053    
    SLICE_X52Y12         FDCE (Setup_fdce_C_D)       -0.045     8.008    U_VU_metre/VU_dout_reg[24]
  -------------------------------------------------------------------
                         required time                          8.008    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                  1.147    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[1][3]/C
                            (rising edge-triggered cell FDPE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VGA_interface/draw_vol_d_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 2.712ns (35.005%)  route 5.035ns (64.995%))
  Logic Levels:           8  (CARRY4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 7.726 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.558    -0.938    U_EQ_stage/U_EQ_volume_ctrl/clk
    SLICE_X35Y16         FDPE                                         r  U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDPE (Prop_fdpe_C_Q)         0.456    -0.482 r  U_EQ_stage/U_EQ_volume_ctrl/vol_data_reg[1][3]/Q
                         net (fo=11, routed)          1.005     0.523    U_VGA_interface/EQ_level_dout[8]
    SLICE_X36Y15         LUT5 (Prop_lut5_I3_O)        0.124     0.647 r  U_VGA_interface/draw_vol_d_i_356/O
                         net (fo=1, routed)           0.000     0.647    U_VGA_interface/draw_vol_d_i_356_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.227 f  U_VGA_interface/draw_vol_d_reg_i_331/O[2]
                         net (fo=6, routed)           0.844     2.071    U_VGA_interface/multOp12[5]
    SLICE_X32Y15         LUT5 (Prop_lut5_I0_O)        0.302     2.373 r  U_VGA_interface/draw_vol_d_i_237/O
                         net (fo=2, routed)           0.456     2.828    U_VGA_interface/draw_vol_d_i_237_n_0
    SLICE_X32Y15         LUT6 (Prop_lut6_I2_O)        0.124     2.952 r  U_VGA_interface/draw_vol_d_i_128/O
                         net (fo=1, routed)           0.330     3.283    U_VGA_interface/draw_vol_d_i_128_n_0
    SLICE_X33Y14         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.809 r  U_VGA_interface/draw_vol_d_reg_i_60/CO[3]
                         net (fo=1, routed)           1.044     4.853    U_VGA_interface/draw_vol211_in
    SLICE_X35Y12         LUT5 (Prop_lut5_I2_O)        0.150     5.003 f  U_VGA_interface/draw_vol_d_i_17/O
                         net (fo=1, routed)           0.708     5.711    U_VGA_interface/draw_vol_d_i_17_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I1_O)        0.326     6.037 r  U_VGA_interface/draw_vol_d_i_4/O
                         net (fo=1, routed)           0.648     6.685    U_VGA_interface/draw_vol_d_i_4_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I3_O)        0.124     6.809 r  U_VGA_interface/draw_vol_d_i_1/O
                         net (fo=1, routed)           0.000     6.809    U_VGA_interface/draw_vol
    SLICE_X36Y10         FDCE                                         r  U_VGA_interface/draw_vol_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.446     7.726    U_VGA_interface/clk
    SLICE_X36Y10         FDCE                                         r  U_VGA_interface/draw_vol_d_reg/C
                         clock pessimism              0.490     8.216    
                         clock uncertainty           -0.240     7.976    
    SLICE_X36Y10         FDCE (Setup_fdce_C_D)        0.029     8.005    U_VGA_interface/draw_vol_d_reg
  -------------------------------------------------------------------
                         required time                          8.005    
                         arrival time                          -6.809    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.216ns  (required time - arrival time)
  Source:                 U_VU_metre/conv_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VU_metre/VU_dout_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.595ns  (logic 2.003ns (26.373%)  route 5.592ns (73.627%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.634    -0.862    U_VU_metre/clk
    SLICE_X60Y14         FDCE                                         r  U_VU_metre/conv_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.344 r  U_VU_metre/conv_in_reg[6]/Q
                         net (fo=61, routed)          1.221     0.877    U_VU_metre/conv_in[6]
    SLICE_X55Y14         LUT4 (Prop_lut4_I3_O)        0.152     1.029 r  U_VU_metre/VU_dout[45]_i_23/O
                         net (fo=3, routed)           0.685     1.714    U_VU_metre/VU_dout[45]_i_23_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.326     2.040 r  U_VU_metre/VU_dout[44]_i_34/O
                         net (fo=2, routed)           0.641     2.681    U_VU_metre/VU_dout[44]_i_34_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.805 r  U_VU_metre/VU_dout[43]_i_41/O
                         net (fo=1, routed)           0.000     2.805    U_VU_metre/VU_dout[43]_i_41_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I1_O)      0.214     3.019 r  U_VU_metre/VU_dout_reg[43]_i_23/O
                         net (fo=1, routed)           0.754     3.773    U_VU_metre/VU_dout_reg[43]_i_23_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.297     4.070 r  U_VU_metre/VU_dout[43]_i_9/O
                         net (fo=1, routed)           0.162     4.232    U_VU_metre/VU_dout[43]_i_9_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.356 r  U_VU_metre/VU_dout[43]_i_3/O
                         net (fo=1, routed)           0.529     4.884    U_VU_metre/VU_dout[43]_i_3_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.124     5.008 r  U_VU_metre/VU_dout[43]_i_2/O
                         net (fo=1, routed)           0.492     5.500    U_VU_metre/VU_dout[43]_i_2_n_0
    SLICE_X50Y12         LUT2 (Prop_lut2_I1_O)        0.124     5.624 r  U_VU_metre/VU_dout[43]_i_1/O
                         net (fo=8, routed)           1.109     6.733    U_VU_metre/VU_dout00_in[43]
    SLICE_X44Y8          FDCE                                         r  U_VU_metre/VU_dout_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.450     7.730    U_VU_metre/clk
    SLICE_X44Y8          FDCE                                         r  U_VU_metre/VU_dout_reg[43]/C
                         clock pessimism              0.562     8.292    
                         clock uncertainty           -0.240     8.052    
    SLICE_X44Y8          FDCE (Setup_fdce_C_D)       -0.103     7.949    U_VU_metre/VU_dout_reg[43]
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.733    
  -------------------------------------------------------------------
                         slack                                  1.216    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 U_VU_metre/conv_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VU_metre/VU_dout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.598ns  (logic 2.003ns (26.362%)  route 5.595ns (73.638%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 7.730 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.634    -0.862    U_VU_metre/clk
    SLICE_X60Y14         FDCE                                         r  U_VU_metre/conv_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDCE (Prop_fdce_C_Q)         0.518    -0.344 r  U_VU_metre/conv_in_reg[6]/Q
                         net (fo=61, routed)          1.221     0.877    U_VU_metre/conv_in[6]
    SLICE_X55Y14         LUT4 (Prop_lut4_I3_O)        0.152     1.029 r  U_VU_metre/VU_dout[45]_i_23/O
                         net (fo=3, routed)           0.685     1.714    U_VU_metre/VU_dout[45]_i_23_n_0
    SLICE_X52Y17         LUT5 (Prop_lut5_I0_O)        0.326     2.040 r  U_VU_metre/VU_dout[44]_i_34/O
                         net (fo=2, routed)           0.641     2.681    U_VU_metre/VU_dout[44]_i_34_n_0
    SLICE_X52Y17         LUT6 (Prop_lut6_I0_O)        0.124     2.805 r  U_VU_metre/VU_dout[43]_i_41/O
                         net (fo=1, routed)           0.000     2.805    U_VU_metre/VU_dout[43]_i_41_n_0
    SLICE_X52Y17         MUXF7 (Prop_muxf7_I1_O)      0.214     3.019 r  U_VU_metre/VU_dout_reg[43]_i_23/O
                         net (fo=1, routed)           0.754     3.773    U_VU_metre/VU_dout_reg[43]_i_23_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.297     4.070 r  U_VU_metre/VU_dout[43]_i_9/O
                         net (fo=1, routed)           0.162     4.232    U_VU_metre/VU_dout[43]_i_9_n_0
    SLICE_X54Y15         LUT6 (Prop_lut6_I5_O)        0.124     4.356 r  U_VU_metre/VU_dout[43]_i_3/O
                         net (fo=1, routed)           0.529     4.884    U_VU_metre/VU_dout[43]_i_3_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I0_O)        0.124     5.008 r  U_VU_metre/VU_dout[43]_i_2/O
                         net (fo=1, routed)           0.492     5.500    U_VU_metre/VU_dout[43]_i_2_n_0
    SLICE_X50Y12         LUT2 (Prop_lut2_I1_O)        0.124     5.624 r  U_VU_metre/VU_dout[43]_i_1/O
                         net (fo=8, routed)           1.112     6.736    U_VU_metre/VU_dout00_in[43]
    SLICE_X42Y6          FDCE                                         r  U_VU_metre/VU_dout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.450     7.730    U_VU_metre/clk
    SLICE_X42Y6          FDCE                                         r  U_VU_metre/VU_dout_reg[13]/C
                         clock pessimism              0.562     8.292    
                         clock uncertainty           -0.240     8.052    
    SLICE_X42Y6          FDCE (Setup_fdce_C_D)       -0.058     7.994    U_VU_metre/VU_dout_reg[13]
  -------------------------------------------------------------------
                         required time                          7.994    
                         arrival time                          -6.736    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 U_VU_metre/conv_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_VU_metre/VU_dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_MMCM_108MHZ rise@9.259ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        7.590ns  (logic 2.323ns (30.604%)  route 5.267ns (69.396%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 7.731 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.475ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.692    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -4.259 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.592    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.496 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.634    -0.862    U_VU_metre/clk
    SLICE_X58Y13         FDCE                                         r  U_VU_metre/conv_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y13         FDCE (Prop_fdce_C_Q)         0.456    -0.406 f  U_VU_metre/conv_in_reg[4]/Q
                         net (fo=58, routed)          1.240     0.834    U_VU_metre/conv_in[4]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.152     0.986 r  U_VU_metre/VU_dout[44]_i_35/O
                         net (fo=5, routed)           0.544     1.530    U_VU_metre/VU_dout[44]_i_35_n_0
    SLICE_X57Y17         LUT5 (Prop_lut5_I0_O)        0.326     1.856 r  U_VU_metre/VU_dout[43]_i_38/O
                         net (fo=3, routed)           0.549     2.405    U_VU_metre/VU_dout[43]_i_38_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.124     2.529 r  U_VU_metre/VU_dout[42]_i_67/O
                         net (fo=1, routed)           0.638     3.168    U_VU_metre/VU_dout[42]_i_67_n_0
    SLICE_X56Y17         LUT5 (Prop_lut5_I0_O)        0.124     3.292 r  U_VU_metre/VU_dout[42]_i_42/O
                         net (fo=1, routed)           0.000     3.292    U_VU_metre/VU_dout[42]_i_42_n_0
    SLICE_X56Y17         MUXF7 (Prop_muxf7_I0_O)      0.209     3.501 r  U_VU_metre/VU_dout_reg[42]_i_21/O
                         net (fo=1, routed)           0.662     4.162    U_VU_metre/VU_dout_reg[42]_i_21_n_0
    SLICE_X56Y15         LUT6 (Prop_lut6_I5_O)        0.297     4.459 r  U_VU_metre/VU_dout[42]_i_8/O
                         net (fo=1, routed)           0.615     5.074    U_VU_metre/VU_dout[42]_i_8_n_0
    SLICE_X53Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.198 r  U_VU_metre/VU_dout[42]_i_3/O
                         net (fo=1, routed)           0.000     5.198    U_VU_metre/VU_dout[42]_i_3_n_0
    SLICE_X53Y13         MUXF7 (Prop_muxf7_I0_O)      0.212     5.410 r  U_VU_metre/VU_dout_reg[42]_i_2/O
                         net (fo=1, routed)           0.773     6.184    U_VU_metre/VU_dout_reg[42]_i_2_n_0
    SLICE_X51Y12         LUT3 (Prop_lut3_I1_O)        0.299     6.483 r  U_VU_metre/VU_dout[42]_i_1/O
                         net (fo=8, routed)           0.246     6.728    U_VU_metre/VU_dout00_in[42]
    SLICE_X50Y12         FDCE                                         r  U_VU_metre/VU_dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      9.259     9.259 r  
    F14                                               0.000     9.259 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     9.259    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         1.388    10.647 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.809    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208     4.601 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.189    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.280 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        1.451     7.731    U_VU_metre/clk
    SLICE_X50Y12         FDCE                                         r  U_VU_metre/VU_dout_reg[0]/C
                         clock pessimism              0.562     8.293    
                         clock uncertainty           -0.240     8.053    
    SLICE_X50Y12         FDCE (Setup_fdce_C_D)       -0.031     8.022    U_VU_metre/VU_dout_reg[0]
  -------------------------------------------------------------------
                         required time                          8.022    
                         arrival time                          -6.728    
  -------------------------------------------------------------------
                         slack                                  1.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.148ns (38.782%)  route 0.234ns (61.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.567    -0.610    U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X10Y9          FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.148    -0.462 r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[6]/Q
                         net (fo=2, routed)           0.234    -0.229    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[22]
    RAMB36_X0Y2          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.878    -0.806    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.533    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                      0.243    -0.290    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.597    -0.580    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X3Y6           FDRE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.384    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_nd_to_rdy/first_q
    SLICE_X2Y6           SRL16E                                       r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.868    -0.817    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_nd_to_rdy/aclk
    SLICE_X2Y6           SRL16E                                       r  U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/CLK
                         clock pessimism              0.249    -0.567    
    SLICE_X2Y6           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.450    U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][4]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.148ns (38.386%)  route 0.238ns (61.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.567    -0.610    U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/clk
    SLICE_X10Y9          FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.148    -0.462 r  U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][4]/Q
                         net (fo=2, routed)           0.238    -0.225    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y2          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.875    -0.809    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.536    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.243    -0.293    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.787%)  route 0.282ns (63.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.568    -0.609    U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X10Y5          FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDCE (Prop_fdce_C_Q)         0.164    -0.445 r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[5]/Q
                         net (fo=2, routed)           0.282    -0.164    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X0Y2          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.878    -0.806    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.533    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296    -0.237    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][2]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.818%)  route 0.281ns (63.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.567    -0.610    U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/clk
    SLICE_X12Y7          FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDCE (Prop_fdce_C_Q)         0.164    -0.446 r  U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][2]/Q
                         net (fo=2, routed)           0.281    -0.165    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y2          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.875    -0.809    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.536    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.240    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_FSM/addrC_d_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM3.U_RAM_COEF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (51.004%)  route 0.158ns (48.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.569    -0.608    U_FFT_Wrapper/U_FFT_FSM/clk
    SLICE_X8Y1           FDCE                                         r  U_FFT_Wrapper/U_FFT_FSM/addrC_d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDCE (Prop_fdce_C_Q)         0.164    -0.444 r  U_FFT_Wrapper/U_FFT_FSM/addrC_d_reg[7]/Q
                         net (fo=2, routed)           0.158    -0.287    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM3.U_RAM_COEF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y1          RAMB18E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM3.U_RAM_COEF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.881    -0.803    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM3.U_RAM_COEF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM3.U_RAM_COEF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.550    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.367    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM3.U_RAM_COEF/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.778%)  route 0.254ns (63.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.568    -0.609    U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X10Y6          FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDCE (Prop_fdce_C_Q)         0.148    -0.461 r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[11]/Q
                         net (fo=2, routed)           0.254    -0.207    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[11]
    RAMB36_X0Y1          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.880    -0.804    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.531    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.243    -0.288    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.148ns (36.357%)  route 0.259ns (63.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.568    -0.609    U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X10Y5          FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDCE (Prop_fdce_C_Q)         0.148    -0.461 r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_i_reg[14]/Q
                         net (fo=2, routed)           0.259    -0.202    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[14]
    RAMB36_X0Y1          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.880    -0.804    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.531    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.243    -0.288    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM2.U_RAM_FFTB/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.286%)  route 0.260ns (63.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.567    -0.610    U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/clk
    SLICE_X10Y9          FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDCE (Prop_fdce_C_Q)         0.148    -0.462 r  U_FFT_Wrapper/U_FFT_UAL/U_Multiplier/FFT_dout_r_reg[14]/Q
                         net (fo=2, routed)           0.260    -0.203    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[30]
    RAMB36_X0Y2          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.878    -0.806    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.273    -0.533    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[30])
                                                      0.243    -0.290    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][12]/C
                            (rising edge-triggered cell FDCE clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_MMCM_108MHZ  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_MMCM_108MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_MMCM_108MHZ rise@0.000ns - clk_MMCM_108MHZ rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.277%)  route 0.260ns (63.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.692 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.203    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.177 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.565    -0.612    U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/clk
    SLICE_X12Y12         FDCE                                         r  U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDCE (Prop_fdce_C_Q)         0.148    -0.464 r  U_FFT_Wrapper/U_FFT_UAL/U_FIFO_A_i/shift_reg_reg[2][12]/Q
                         net (fo=2, routed)           0.260    -0.204    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB36_X0Y2          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_MMCM_108MHZ rise edge)
                                                      0.000     0.000 r  
    F14                                               0.000     0.000 r  CLK12MHZ (IN)
                         net (fo=0)                   0.000     0.000    MMCM.U_MMCM/inst/CLK12MHZ
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  MMCM.U_MMCM/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    MMCM.U_MMCM/inst/CLK12MHZ_MMCM_108MHZ
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.247 r  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.713    MMCM.U_MMCM/inst/clk_MMCM_108MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.684 r  MMCM.U_MMCM/inst/clkout1_buf/O
                         net (fo=1808, routed)        0.875    -0.809    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.536    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.243    -0.293    U_FFT_Wrapper/U_FFT_RAM_Wrapper/RAM1.U_RAM_FFTA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_MMCM_108MHZ
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         9.259       5.375      DSP48_X1Y7       U_EQ_stage/U_Mult/mult_out/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y14     U_FIR_interface/GEN_FILTER[1].U_FIR_filter/ROM1.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y14     U_FIR_interface/GEN_FILTER[1].U_FIR_filter/ROM1.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y12     U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y12     U_FIR_interface/GEN_FILTER[2].U_FIR_filter/ROM2.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y15     U_FIR_interface/GEN_FILTER[3].U_FIR_filter/ROM3.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y15     U_FIR_interface/GEN_FILTER[3].U_FIR_filter/ROM3.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y8      U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y8      U_FIR_interface/GEN_FILTER[4].U_FIR_filter/ROM4.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y9      U_FIR_interface/GEN_FILTER[5].U_FIR_filter/ROM5.U_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y16     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y16     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y22     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y22     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[15].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[0][1]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X8Y5       U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_done_reg_srl2_U_FIFO_addrA_shift_reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X8Y5       U_FFT_Wrapper/U_FFT_UAL/U_Sub/FFT_done_reg_srl2_U_FIFO_addrA_shift_reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y2      U_FFT_Wrapper/U_FIFO_addrA/shift_reg_reg[3][0]_srl3_U_FIFO_addrA_shift_reg_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y2      U_FFT_Wrapper/U_FIFO_addrA/shift_reg_reg[3][0]_srl3_U_FIFO_addrA_shift_reg_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y2      U_FFT_Wrapper/U_FIFO_addrA/shift_reg_reg[3][1]_srl3_U_FIFO_addrA_shift_reg_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X14Y2      U_FFT_Wrapper/U_FIFO_addrA/shift_reg_reg[3][1]_srl3_U_FIFO_addrA_shift_reg_reg_c_1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X2Y6       U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y15     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y15     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[11].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y14     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y14     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y18     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y18     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[12].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y16     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X10Y16     U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X6Y19      U_FFT_Wrapper/U_FFT_UAL/U_Normalizer/U_Sqrt/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[13].gen_pre_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[1][0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM_108MHZ
  To Clock:  clkfbout_MMCM_108MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM_108MHZ
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { MMCM.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y17   MMCM.U_MMCM/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y1  MMCM.U_MMCM/inst/mmcm_adv_inst/CLKFBOUT



