<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>rangeProc DPU External Data Structures</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">rangeProc DPU External Data Structures</div>  </div>
</div><!--header-->
<div class="contents">

<p>The section has a list of all the data structures which are exposed to the application.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc___calib_dc_range_sig_cfg__t.html">DPU_RangeProc_CalibDcRangeSigCfg_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Path DC range signature compensation.  <a href="struct_d_p_u___range_proc___calib_dc_range_sig_cfg__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc__stats__t.html">DPU_RangeProc_stats_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data processing Unit statistics.  <a href="struct_d_p_u___range_proc__stats__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc___out_params__t.html">DPU_RangeProc_OutParams_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">rangeProc output parameters populated during rangeProc Processing time  <a href="struct_d_p_u___range_proc___out_params__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_d_s_p___e_d_m_a_config__t.html">DPU_RangeProcDSP_EDMAConfig_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProc EDMA configuration.  <a href="struct_d_p_u___range_proc_d_s_p___e_d_m_a_config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_d_s_p___h_w___resources__t.html">DPU_RangeProcDSP_HW_Resources_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProcDSP hardware resources.  <a href="struct_d_p_u___range_proc_d_s_p___h_w___resources__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_d_s_p___dynamic_config__t.html">DPU_RangeProcDSP_DynamicConfig_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProcDSP dynamic configurations.  <a href="struct_d_p_u___range_proc_d_s_p___dynamic_config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_d_s_p___static_config__t.html">DPU_RangeProcDSP_StaticConfig_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProcDSP dynamic configurations.  <a href="struct_d_p_u___range_proc_d_s_p___static_config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_d_s_p___out_params__t.html">DPU_RangeProcDSP_OutParams_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">rangeProcDSP output parameters populated during rangeProc Processing time  <a href="struct_d_p_u___range_proc_d_s_p___out_params__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_h_w_a___hwa_config__t.html">DPU_RangeProcHWA_HwaConfig_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProc HWA configuration.  <a href="struct_d_p_u___range_proc_h_w_a___hwa_config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_input_config__t.html">DPU_RangeProcHWA_EDMAInputConfig_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProc EDMA configuration.  <a href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_input_config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_output_config_fmt1__t.html">DPU_RangeProcHWA_EDMAOutputConfigFmt1_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProc EDMA configuration.  <a href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_output_config_fmt1__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_output_config_fmt2__t.html">DPU_RangeProcHWA_EDMAOutputConfigFmt2_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProc EDMA configuration.  <a href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_output_config_fmt2__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_output_config__t.html">DPU_RangeProcHWA_EDMAOutputConfig_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProc output EDMA configuration.  <a href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_output_config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_h_w_a___h_w___resources__t.html">DPU_RangeProcHWA_HW_Resources_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProcHWA hardware resources.  <a href="struct_d_p_u___range_proc_h_w_a___h_w___resources__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_h_w_a___static_config__t.html">DPU_RangeProcHWA_StaticConfig_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProcHWA static configuration.  <a href="struct_d_p_u___range_proc_h_w_a___static_config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_h_w_a___dynamic_config__t.html">DPU_RangeProcHWA_DynamicConfig_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProcHWA dynamic configuration.  <a href="struct_d_p_u___range_proc_h_w_a___dynamic_config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_h_w_a___config__t.html">DPU_RangeProcHWA_Config_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Range FFT configuration.  <a href="struct_d_p_u___range_proc_h_w_a___config__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_h_w_a___init_params__t.html">DPU_RangeProcHWA_InitParams_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">rangeProcHWA output parameters populated during rangeProc Processing time  <a href="struct_d_p_u___range_proc_h_w_a___init_params__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_p_u___range_proc_h_w_a___out_params__t.html">DPU_RangeProcHWA_OutParams_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">rangeProcHWA output parameters populated during rangeProc Processing time  <a href="struct_d_p_u___range_proc_h_w_a___out_params__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga95abfbaedd9cb13f4a02e770f3ab0e08"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc___calib_dc_range_sig_cfg__t.html">DPU_RangeProc_CalibDcRangeSigCfg_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga95abfbaedd9cb13f4a02e770f3ab0e08">DPU_RangeProc_CalibDcRangeSigCfg</a></td></tr>
<tr class="memdesc:ga95abfbaedd9cb13f4a02e770f3ab0e08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Path DC range signature compensation.  <a href="#ga95abfbaedd9cb13f4a02e770f3ab0e08">More...</a><br /></td></tr>
<tr class="separator:ga95abfbaedd9cb13f4a02e770f3ab0e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6a58854d4a21af1d884d7ed87622ea"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc__stats__t.html">DPU_RangeProc_stats_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga9d6a58854d4a21af1d884d7ed87622ea">DPU_RangeProc_stats</a></td></tr>
<tr class="memdesc:ga9d6a58854d4a21af1d884d7ed87622ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data processing Unit statistics.  <a href="#ga9d6a58854d4a21af1d884d7ed87622ea">More...</a><br /></td></tr>
<tr class="separator:ga9d6a58854d4a21af1d884d7ed87622ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf269e4fa742dcdc1dc57c54c7d383009"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc___out_params__t.html">DPU_RangeProc_OutParams_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaf269e4fa742dcdc1dc57c54c7d383009">DPU_RangeProc_OutParams</a></td></tr>
<tr class="memdesc:gaf269e4fa742dcdc1dc57c54c7d383009"><td class="mdescLeft">&#160;</td><td class="mdescRight">rangeProc output parameters populated during rangeProc Processing time  <a href="#gaf269e4fa742dcdc1dc57c54c7d383009">More...</a><br /></td></tr>
<tr class="separator:gaf269e4fa742dcdc1dc57c54c7d383009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga712683e1b7296e92719b4847cea893f0"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_d_s_p___e_d_m_a_config__t.html">DPU_RangeProcDSP_EDMAConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga712683e1b7296e92719b4847cea893f0">DPU_RangeProcDSP_EDMAConfig</a></td></tr>
<tr class="memdesc:ga712683e1b7296e92719b4847cea893f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProc EDMA configuration.  <a href="#ga712683e1b7296e92719b4847cea893f0">More...</a><br /></td></tr>
<tr class="separator:ga712683e1b7296e92719b4847cea893f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bc069adb7bd977c61515dfff3c1a931"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_d_s_p___h_w___resources__t.html">DPU_RangeProcDSP_HW_Resources_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga3bc069adb7bd977c61515dfff3c1a931">DPU_RangeProcDSP_HW_Resources</a></td></tr>
<tr class="memdesc:ga3bc069adb7bd977c61515dfff3c1a931"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProcDSP hardware resources.  <a href="#ga3bc069adb7bd977c61515dfff3c1a931">More...</a><br /></td></tr>
<tr class="separator:ga3bc069adb7bd977c61515dfff3c1a931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9180ffb4e42ab68726b4aab7bc70e318"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_d_s_p___dynamic_config__t.html">DPU_RangeProcDSP_DynamicConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga9180ffb4e42ab68726b4aab7bc70e318">DPU_RangeProcDSP_DynamicConfig</a></td></tr>
<tr class="memdesc:ga9180ffb4e42ab68726b4aab7bc70e318"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProcDSP dynamic configurations.  <a href="#ga9180ffb4e42ab68726b4aab7bc70e318">More...</a><br /></td></tr>
<tr class="separator:ga9180ffb4e42ab68726b4aab7bc70e318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ff82c056085acdfe694ea38b58bf4f3"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_d_s_p___static_config__t.html">DPU_RangeProcDSP_StaticConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga0ff82c056085acdfe694ea38b58bf4f3">DPU_RangeProcDSP_StaticConfig</a></td></tr>
<tr class="memdesc:ga0ff82c056085acdfe694ea38b58bf4f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProcDSP dynamic configurations.  <a href="#ga0ff82c056085acdfe694ea38b58bf4f3">More...</a><br /></td></tr>
<tr class="separator:ga0ff82c056085acdfe694ea38b58bf4f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8338f42727b3501d968565b15371b6"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_d_s_p___out_params__t.html">DPU_RangeProcDSP_OutParams_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaec8338f42727b3501d968565b15371b6">DPU_RangeProcDSP_OutParams</a></td></tr>
<tr class="memdesc:gaec8338f42727b3501d968565b15371b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">rangeProcDSP output parameters populated during rangeProc Processing time  <a href="#gaec8338f42727b3501d968565b15371b6">More...</a><br /></td></tr>
<tr class="separator:gaec8338f42727b3501d968565b15371b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5803db3f6398ab0ae62fbe7c306fbbe1"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaabd17f12617f8e65adc87dbc5056d37a">DPU_RangeProcDSP_Cmd_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga5803db3f6398ab0ae62fbe7c306fbbe1">DPU_RangeProcDSP_Cmd</a></td></tr>
<tr class="memdesc:ga5803db3f6398ab0ae62fbe7c306fbbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">rangeProcDSP control command  <a href="#ga5803db3f6398ab0ae62fbe7c306fbbe1">More...</a><br /></td></tr>
<tr class="separator:ga5803db3f6398ab0ae62fbe7c306fbbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9412d12c4bb4a642a0059e6e3a23e46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9412d12c4bb4a642a0059e6e3a23e46"></a>
typedef void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gad9412d12c4bb4a642a0059e6e3a23e46">DPU_RangeProcDSP_Handle</a></td></tr>
<tr class="memdesc:gad9412d12c4bb4a642a0059e6e3a23e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">rangeProcDSP DPU Handle <br /></td></tr>
<tr class="separator:gad9412d12c4bb4a642a0059e6e3a23e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0587239d2abee5c924effd525f54e3"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gab1ef0718b68cc0f9fe4e36f17a72c067">DPU_RangeProcHWA_InputMode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gadf0587239d2abee5c924effd525f54e3">DPU_RangeProcHWA_InputMode</a></td></tr>
<tr class="memdesc:gadf0587239d2abee5c924effd525f54e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProc data input mode.  <a href="#gadf0587239d2abee5c924effd525f54e3">More...</a><br /></td></tr>
<tr class="separator:gadf0587239d2abee5c924effd525f54e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12042ed08fff1305de2fc00ae8f0deda"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga8c25dec4f8f383a3c745d8da510aad30">DPU_RangeProcHWA_Cmd_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga12042ed08fff1305de2fc00ae8f0deda">DPU_RangeProcHWA_Cmd</a></td></tr>
<tr class="memdesc:ga12042ed08fff1305de2fc00ae8f0deda"><td class="mdescLeft">&#160;</td><td class="mdescRight">rangeProc control command  <a href="#ga12042ed08fff1305de2fc00ae8f0deda">More...</a><br /></td></tr>
<tr class="separator:ga12042ed08fff1305de2fc00ae8f0deda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe68e2afdf4f68f3e41b43e216921665"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___hwa_config__t.html">DPU_RangeProcHWA_HwaConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gafe68e2afdf4f68f3e41b43e216921665">DPU_RangeProcHWA_HwaConfig</a></td></tr>
<tr class="memdesc:gafe68e2afdf4f68f3e41b43e216921665"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProc HWA configuration.  <a href="#gafe68e2afdf4f68f3e41b43e216921665">More...</a><br /></td></tr>
<tr class="separator:gafe68e2afdf4f68f3e41b43e216921665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aef3420c4ac30db2a93827db1ac3a59"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_input_config__t.html">DPU_RangeProcHWA_EDMAInputConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga2aef3420c4ac30db2a93827db1ac3a59">DPU_RangeProcHWA_EDMAInputConfig</a></td></tr>
<tr class="memdesc:ga2aef3420c4ac30db2a93827db1ac3a59"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProc EDMA configuration.  <a href="#ga2aef3420c4ac30db2a93827db1ac3a59">More...</a><br /></td></tr>
<tr class="separator:ga2aef3420c4ac30db2a93827db1ac3a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e16e56295f0c691c990546c43ee5dd9"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_output_config_fmt1__t.html">DPU_RangeProcHWA_EDMAOutputConfigFmt1_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga1e16e56295f0c691c990546c43ee5dd9">DPU_RangeProcHWA_EDMAOutputConfigFmt1</a></td></tr>
<tr class="memdesc:ga1e16e56295f0c691c990546c43ee5dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProc EDMA configuration.  <a href="#ga1e16e56295f0c691c990546c43ee5dd9">More...</a><br /></td></tr>
<tr class="separator:ga1e16e56295f0c691c990546c43ee5dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87a51448bb00e451c837b590df405150"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_output_config_fmt2__t.html">DPU_RangeProcHWA_EDMAOutputConfigFmt2_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga87a51448bb00e451c837b590df405150">DPU_RangeProcHWA_EDMAOutputConfigFmt2</a></td></tr>
<tr class="memdesc:ga87a51448bb00e451c837b590df405150"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProc EDMA configuration.  <a href="#ga87a51448bb00e451c837b590df405150">More...</a><br /></td></tr>
<tr class="separator:ga87a51448bb00e451c837b590df405150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc5c47a69dd94ae84d2ddb95d92e42d4"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_output_config__t.html">DPU_RangeProcHWA_EDMAOutputConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gacc5c47a69dd94ae84d2ddb95d92e42d4">DPU_RangeProcHWA_EDMAOutputConfig</a></td></tr>
<tr class="memdesc:gacc5c47a69dd94ae84d2ddb95d92e42d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProc output EDMA configuration.  <a href="#gacc5c47a69dd94ae84d2ddb95d92e42d4">More...</a><br /></td></tr>
<tr class="separator:gacc5c47a69dd94ae84d2ddb95d92e42d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f65a7d546b94e4a5efb2f0ef85efee9"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___h_w___resources__t.html">DPU_RangeProcHWA_HW_Resources_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga0f65a7d546b94e4a5efb2f0ef85efee9">DPU_RangeProcHWA_HW_Resources</a></td></tr>
<tr class="memdesc:ga0f65a7d546b94e4a5efb2f0ef85efee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProcHWA hardware resources.  <a href="#ga0f65a7d546b94e4a5efb2f0ef85efee9">More...</a><br /></td></tr>
<tr class="separator:ga0f65a7d546b94e4a5efb2f0ef85efee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b799aca31d9a6bab9c660c1f2be860d"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___static_config__t.html">DPU_RangeProcHWA_StaticConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga6b799aca31d9a6bab9c660c1f2be860d">DPU_RangeProcHWA_StaticConfig</a></td></tr>
<tr class="memdesc:ga6b799aca31d9a6bab9c660c1f2be860d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProcHWA static configuration.  <a href="#ga6b799aca31d9a6bab9c660c1f2be860d">More...</a><br /></td></tr>
<tr class="separator:ga6b799aca31d9a6bab9c660c1f2be860d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa41383a429d08c792cdcae4beb02123e"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___dynamic_config__t.html">DPU_RangeProcHWA_DynamicConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaa41383a429d08c792cdcae4beb02123e">DPU_RangeProcHWA_DynamicConfig</a></td></tr>
<tr class="memdesc:gaa41383a429d08c792cdcae4beb02123e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RangeProcHWA dynamic configuration.  <a href="#gaa41383a429d08c792cdcae4beb02123e">More...</a><br /></td></tr>
<tr class="separator:gaa41383a429d08c792cdcae4beb02123e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca7d2cc51e57050faa52cfe44fcd536"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___config__t.html">DPU_RangeProcHWA_Config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaeca7d2cc51e57050faa52cfe44fcd536">DPU_RangeProcHWA_Config</a></td></tr>
<tr class="memdesc:gaeca7d2cc51e57050faa52cfe44fcd536"><td class="mdescLeft">&#160;</td><td class="mdescRight">Range FFT configuration.  <a href="#gaeca7d2cc51e57050faa52cfe44fcd536">More...</a><br /></td></tr>
<tr class="separator:gaeca7d2cc51e57050faa52cfe44fcd536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a9f498f11a3e3918317264f06ae639"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___init_params__t.html">DPU_RangeProcHWA_InitParams_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga88a9f498f11a3e3918317264f06ae639">DPU_RangeProcHWA_InitParams</a></td></tr>
<tr class="memdesc:ga88a9f498f11a3e3918317264f06ae639"><td class="mdescLeft">&#160;</td><td class="mdescRight">rangeProcHWA output parameters populated during rangeProc Processing time  <a href="#ga88a9f498f11a3e3918317264f06ae639">More...</a><br /></td></tr>
<tr class="separator:ga88a9f498f11a3e3918317264f06ae639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b745b207f3a17572ca163a4fed5003"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___out_params__t.html">DPU_RangeProcHWA_OutParams_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga68b745b207f3a17572ca163a4fed5003">DPU_RangeProcHWA_OutParams</a></td></tr>
<tr class="memdesc:ga68b745b207f3a17572ca163a4fed5003"><td class="mdescLeft">&#160;</td><td class="mdescRight">rangeProcHWA output parameters populated during rangeProc Processing time  <a href="#ga68b745b207f3a17572ca163a4fed5003">More...</a><br /></td></tr>
<tr class="separator:ga68b745b207f3a17572ca163a4fed5003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a9c4b90e33e424ead8bd402ebd0ef8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38a9c4b90e33e424ead8bd402ebd0ef8"></a>
typedef void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga38a9c4b90e33e424ead8bd402ebd0ef8">DPU_RangeProcHWA_Handle</a></td></tr>
<tr class="memdesc:ga38a9c4b90e33e424ead8bd402ebd0ef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">rangeProc DPU Handle <br /></td></tr>
<tr class="separator:ga38a9c4b90e33e424ead8bd402ebd0ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The section has a list of all the data structures which are exposed to the application. </p>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga95abfbaedd9cb13f4a02e770f3ab0e08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc___calib_dc_range_sig_cfg__t.html">DPU_RangeProc_CalibDcRangeSigCfg_t</a>  <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga95abfbaedd9cb13f4a02e770f3ab0e08">DPU_RangeProc_CalibDcRangeSigCfg</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data Path DC range signature compensation. </p>
<p>The structure contains the DC range antenna signature removeal configuration used in data path </p>

</div>
</div>
<a class="anchor" id="gaf269e4fa742dcdc1dc57c54c7d383009"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc___out_params__t.html">DPU_RangeProc_OutParams_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaf269e4fa742dcdc1dc57c54c7d383009">DPU_RangeProc_OutParams</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>rangeProc output parameters populated during rangeProc Processing time </p>
<p>The structure is used to hold the output parameters for rangeProcHWA </p>

</div>
</div>
<a class="anchor" id="ga9d6a58854d4a21af1d884d7ed87622ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc__stats__t.html">DPU_RangeProc_stats_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga9d6a58854d4a21af1d884d7ed87622ea">DPU_RangeProc_stats</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data processing Unit statistics. </p>
<p>The structure is used to hold the statistics of the DPU </p>

</div>
</div>
<a class="anchor" id="ga5803db3f6398ab0ae62fbe7c306fbbe1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaabd17f12617f8e65adc87dbc5056d37a">DPU_RangeProcDSP_Cmd_e</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga5803db3f6398ab0ae62fbe7c306fbbe1">DPU_RangeProcDSP_Cmd</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>rangeProcDSP control command </p>
<p>The enum defines the rangeProc supported run time command </p>

</div>
</div>
<a class="anchor" id="ga9180ffb4e42ab68726b4aab7bc70e318"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_d_s_p___dynamic_config__t.html">DPU_RangeProcDSP_DynamicConfig_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga9180ffb4e42ab68726b4aab7bc70e318">DPU_RangeProcDSP_DynamicConfig</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RangeProcDSP dynamic configurations. </p>
<p>The structure is used to hold the dynamic configuration needed for Range FFT </p>

</div>
</div>
<a class="anchor" id="ga712683e1b7296e92719b4847cea893f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_d_s_p___e_d_m_a_config__t.html">DPU_RangeProcDSP_EDMAConfig_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga712683e1b7296e92719b4847cea893f0">DPU_RangeProcDSP_EDMAConfig</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RangeProc EDMA configuration. </p>
<p>The structure is used to hold the EDMA configuration needed for Range FFT </p>

</div>
</div>
<a class="anchor" id="ga3bc069adb7bd977c61515dfff3c1a931"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_d_s_p___h_w___resources__t.html">DPU_RangeProcDSP_HW_Resources_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga3bc069adb7bd977c61515dfff3c1a931">DPU_RangeProcDSP_HW_Resources</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RangeProcDSP hardware resources. </p>
<p>The structure is used to hold the hardware resources needed for Range FFT </p>

</div>
</div>
<a class="anchor" id="gaec8338f42727b3501d968565b15371b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_d_s_p___out_params__t.html">DPU_RangeProcDSP_OutParams_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaec8338f42727b3501d968565b15371b6">DPU_RangeProcDSP_OutParams</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>rangeProcDSP output parameters populated during rangeProc Processing time </p>
<p>The structure is used to hold the output parameters for rangeProc </p>

</div>
</div>
<a class="anchor" id="ga0ff82c056085acdfe694ea38b58bf4f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_d_s_p___static_config__t.html">DPU_RangeProcDSP_StaticConfig_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga0ff82c056085acdfe694ea38b58bf4f3">DPU_RangeProcDSP_StaticConfig</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RangeProcDSP dynamic configurations. </p>
<p>The structure is used to hold the static configuration needed for Range FFT </p>

</div>
</div>
<a class="anchor" id="ga12042ed08fff1305de2fc00ae8f0deda"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga8c25dec4f8f383a3c745d8da510aad30">DPU_RangeProcHWA_Cmd_e</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga12042ed08fff1305de2fc00ae8f0deda">DPU_RangeProcHWA_Cmd</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>rangeProc control command </p>
<p>The enum defines the rangeProc supported run time command </p>

</div>
</div>
<a class="anchor" id="gaeca7d2cc51e57050faa52cfe44fcd536"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___config__t.html">DPU_RangeProcHWA_Config_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaeca7d2cc51e57050faa52cfe44fcd536">DPU_RangeProcHWA_Config</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Range FFT configuration. </p>
<p>The structure is used to hold the configuration needed for Range FFT </p>

</div>
</div>
<a class="anchor" id="gaa41383a429d08c792cdcae4beb02123e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___dynamic_config__t.html">DPU_RangeProcHWA_DynamicConfig_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaa41383a429d08c792cdcae4beb02123e">DPU_RangeProcHWA_DynamicConfig</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RangeProcHWA dynamic configuration. </p>
<p>The structure is used to hold the dynamic configuraiton used by rangeProcHWA </p>

</div>
</div>
<a class="anchor" id="ga2aef3420c4ac30db2a93827db1ac3a59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_input_config__t.html">DPU_RangeProcHWA_EDMAInputConfig_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga2aef3420c4ac30db2a93827db1ac3a59">DPU_RangeProcHWA_EDMAInputConfig</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RangeProc EDMA configuration. </p>
<p>The structure is used to hold the EDMA configuration needed for Range FFT </p>

</div>
</div>
<a class="anchor" id="gacc5c47a69dd94ae84d2ddb95d92e42d4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_output_config__t.html">DPU_RangeProcHWA_EDMAOutputConfig_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gacc5c47a69dd94ae84d2ddb95d92e42d4">DPU_RangeProcHWA_EDMAOutputConfig</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RangeProc output EDMA configuration. </p>
<p>The structure is used to hold the EDMA configuration needed for Range FFT</p>
<p>Fmt1: Generic EDMA ping/pong output mode</p><ul>
<li>1 ping/pong EDMA channel,</li>
<li>1 ping/pong HWA signature channel</li>
</ul>
<p>Fmt2: Specific EDMA ping/pong output mode used ONLY for 3 TX anntenna for radar cube layout format: <a class="el" href="group___d_p_i_f___r_a_d_a_r_c_u_b_e___f_o_r_m_a_t.html#ga4f1cc2e5019a697f3cafa1cecdf3b144">DPIF_RADARCUBE_FORMAT_1</a>, ADCbuf interleave mode <a class="el" href="dpif__adcdata_8h.html#a5a3c4d5f28cbdaf4e5f21d1a71bec7a2a9bc9d92e18630ecee50389baae437605">DPIF_RXCHAN_NON_INTERLEAVE_MODE</a></p><ul>
<li>1 ping/pong dummy EDMA channel with 3 shadow channels</li>
<li>3 ping/pong dataOut channel</li>
<li>1 ping/pong HWA signature channel </li>
</ul>

</div>
</div>
<a class="anchor" id="ga1e16e56295f0c691c990546c43ee5dd9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_output_config_fmt1__t.html">DPU_RangeProcHWA_EDMAOutputConfigFmt1_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga1e16e56295f0c691c990546c43ee5dd9">DPU_RangeProcHWA_EDMAOutputConfigFmt1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RangeProc EDMA configuration. </p>
<p>The structure is used to hold the EDMA configuration needed for Range FFT </p>

</div>
</div>
<a class="anchor" id="ga87a51448bb00e451c837b590df405150"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___e_d_m_a_output_config_fmt2__t.html">DPU_RangeProcHWA_EDMAOutputConfigFmt2_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga87a51448bb00e451c837b590df405150">DPU_RangeProcHWA_EDMAOutputConfigFmt2</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RangeProc EDMA configuration. </p>
<p>The structure is used to hold the EDMA configuration needed for Range FFT </p>

</div>
</div>
<a class="anchor" id="ga0f65a7d546b94e4a5efb2f0ef85efee9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___h_w___resources__t.html">DPU_RangeProcHWA_HW_Resources_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga0f65a7d546b94e4a5efb2f0ef85efee9">DPU_RangeProcHWA_HW_Resources</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RangeProcHWA hardware resources. </p>
<p>The structure is used to hold the hardware resources needed for Range FFT </p>

</div>
</div>
<a class="anchor" id="gafe68e2afdf4f68f3e41b43e216921665"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___hwa_config__t.html">DPU_RangeProcHWA_HwaConfig_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gafe68e2afdf4f68f3e41b43e216921665">DPU_RangeProcHWA_HwaConfig</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RangeProc HWA configuration. </p>
<p>The structure is used to hold the HWA configuration needed for Range FFT </p>

</div>
</div>
<a class="anchor" id="ga88a9f498f11a3e3918317264f06ae639"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___init_params__t.html">DPU_RangeProcHWA_InitParams_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga88a9f498f11a3e3918317264f06ae639">DPU_RangeProcHWA_InitParams</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>rangeProcHWA output parameters populated during rangeProc Processing time </p>
<p>The structure is used to hold the output parameters for rangeProcHWA </p>

</div>
</div>
<a class="anchor" id="gadf0587239d2abee5c924effd525f54e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gab1ef0718b68cc0f9fe4e36f17a72c067">DPU_RangeProcHWA_InputMode_e</a>  <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gadf0587239d2abee5c924effd525f54e3">DPU_RangeProcHWA_InputMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RangeProc data input mode. </p>
<p>This enum defines if the rangeProc input data is from RF front end or it is in M0 but standalone from RF. </p>

</div>
</div>
<a class="anchor" id="ga68b745b207f3a17572ca163a4fed5003"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___out_params__t.html">DPU_RangeProcHWA_OutParams_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga68b745b207f3a17572ca163a4fed5003">DPU_RangeProcHWA_OutParams</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>rangeProcHWA output parameters populated during rangeProc Processing time </p>
<p>The structure is used to hold the output parameters for rangeProcHWA </p>

</div>
</div>
<a class="anchor" id="ga6b799aca31d9a6bab9c660c1f2be860d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_p_u___range_proc_h_w_a___static_config__t.html">DPU_RangeProcHWA_StaticConfig_t</a> <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga6b799aca31d9a6bab9c660c1f2be860d">DPU_RangeProcHWA_StaticConfig</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RangeProcHWA static configuration. </p>
<p>The structure is used to hold the static configuraiton used by rangeProcHWA </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="gaabd17f12617f8e65adc87dbc5056d37a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaabd17f12617f8e65adc87dbc5056d37a">DPU_RangeProcDSP_Cmd_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>rangeProcDSP control command </p>
<p>The enum defines the rangeProc supported run time command </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaabd17f12617f8e65adc87dbc5056d37aa1ae008f0759c6ef17313799cf8f5ab66"></a>DPU_RangeProcDSP_Cmd_dcRangeCfg&#160;</td><td class="fielddoc">
<p>Command to update configuration. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="rangeprocdsp_8h_source.html#l00322">322</a> of file <a class="el" href="rangeprocdsp_8h_source.html">rangeprocdsp.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c25dec4f8f383a3c745d8da510aad30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga8c25dec4f8f383a3c745d8da510aad30">DPU_RangeProcHWA_Cmd_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>rangeProc control command </p>
<p>The enum defines the rangeProc supported run time command </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga8c25dec4f8f383a3c745d8da510aad30af34aae3970e0bc617b14cd6885ab3caa"></a>DPU_RangeProcHWA_Cmd_dcRangeCfg&#160;</td><td class="fielddoc">
<p>Command to update DC Signature removal configuration. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga8c25dec4f8f383a3c745d8da510aad30a2018c7b6945733bb85135605f9de77d0"></a>DPU_RangeProcHWA_Cmd_triggerProc&#160;</td><td class="fielddoc">
<p>Command to trigger rangeProcHWA process. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="rangeprochwa_8h_source.html#l00178">178</a> of file <a class="el" href="rangeprochwa_8h_source.html">rangeprochwa.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab1ef0718b68cc0f9fe4e36f17a72c067"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_p_u___r_a_n_g_e_p_r_o_c___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gab1ef0718b68cc0f9fe4e36f17a72c067">DPU_RangeProcHWA_InputMode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RangeProc data input mode. </p>
<p>This enum defines if the rangeProc input data is from RF front end or it is in M0 but standalone from RF. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggab1ef0718b68cc0f9fe4e36f17a72c067a22c8a10984e4bfee8408bd7c24da07d9"></a>DPU_RangeProcHWA_InputMode_MAPPED&#160;</td><td class="fielddoc">
<p>Range input is integrated with DFE input ADC buffer is mapped to HWA memory DMA data from ADC buffer to HWA is NOT required. </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggab1ef0718b68cc0f9fe4e36f17a72c067a53dc67330cf43a64e5832dad39140aa0"></a>DPU_RangeProcHWA_InputMode_ISOLATED&#160;</td><td class="fielddoc">
<p>Range input is integrated with DFE input ADC buffer is not mapped to HWA memory, DMA data from ADCBuf to HWA memory is needed in range processing. </p>
</td></tr>
</table>

<p>Definition at line <a class="el" href="rangeprochwa_8h_source.html#l00155">155</a> of file <a class="el" href="rangeprochwa_8h_source.html">rangeprochwa.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
