`timescale 1ns/100ps 

module T_tb;

reg clock;
reg reset;
wire out;

T t_dut(
.clock(clock),
.reset(reset),
.out(out)
);
 
  initial begin
  clock=0;
  reset=0;
  #40
 end
 
 always #40 clock=~clock;
 
 endmodule
 