xadc_wiz_0.v,verilog,xil_defaultlib,../../../../Lab7_90percent.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v,incdir="../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
