# ğŸ§© What Makes Up VSDBabySoC?
At its heart, VSDBabySoC is a mini-System-on-Chip:

###  RVMYTH (RISC-V CPU Core) ğŸ§ 
* Fetches & executes instructions.
* Drives output data through register r17.
### Phase-Locked Loop (PLL) â±ï¸

* Generates a clean, stable internal clock from an input source.
### Digital-to-Analog Converter (DAC) ğŸš

* Takes the 10-bit value from the CPU (r17) and outputs a proportional analog voltage.
#### ğŸ’¡ Concept:
Think of the CPU as the brain, the PLL as the heartbeat, and the DAC as the voice â€” all working together to make the chip â€œspeakâ€ in analog.

## ğŸ“‚ Project Structure

```bash
VSDBabySoC/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ include/      # Header files (*.vh)
â”‚   â”œâ”€â”€ module/       # Verilog + TLV modules
â”‚   â”‚   â”œâ”€â”€ vsdbabysoc.v   # Top-level module
â”‚   â”‚   â”œâ”€â”€ rvmyth.v       # CPU
â”‚   â”‚   â”œâ”€â”€ avsdpll.v      # PLL
â”‚   â”‚   â”œâ”€â”€ avsddac.v      # DAC
â”‚   â”‚   â””â”€â”€ testbench.v    # Testbench
â””â”€â”€ output/           # Simulation outputs
```
### ğŸ› ï¸ Setup
#### ğŸ“¥ Cloning the Project
```bash
cd ~/VLSI
git clone https://github.com/manili/VSDBabySoC.git
cd VSDBabySoC/
```
#### ğŸ“‚ Youâ€™ll see:

* src/ (modules)
* images/ (visuals)
* output/ (simulation results)
## ğŸ”§ TLV â†’ Verilog Conversion
Since RVMYTH is written in TL-Verilog (.tlv), we need to convert it to Verilog before simulating.
```bash
# Install tools
sudo apt update
sudo apt install python3-venv python3-pip

# Create virtual env
python3 -m venv sp_env
source sp_env/bin/activate

# Install SandPiper-SaaS
pip install pyyaml click sandpiper-saas

# Convert TLV â†’ Verilog
sandpiper-saas -i ./src/module/*.tlv -o rvmyth.v --bestsv --noline -p verilog --outdir ./src/module/
```
âœ… Now youâ€™ll have
```
rvmyth.v
```
 alongside your other Verilog files.

 ### ğŸ§ª Simulation Flow
#### ğŸ”¹ Pre-Synthesis Simulation
```bash
mkdir -p output/pre_synth_sim

iverilog -o output/pre_synth_sim/pre_synth_sim.out \
  -DPRE_SYNTH_SIM \
  -I src/include -I src/module \
  src/module/testbench.v

cd output/pre_synth_sim
./pre_synth_sim.out
```
#### ğŸ“Š View in GTKWave:
```bash
gtkwave output/pre_synth_sim/pre_synth_sim.vcd
```
#### ğŸ” Signals to Observe
* â±ï¸ CLK â†’ Input clock (from PLL)
* ğŸ”„ reset â†’ Reset signal
* ğŸš OUT (DAC) â†’ Output from DAC (appears digital in sim)
* ğŸ”¢ RV_TO_DAC[9:0] â†’ 10-bit RVMYTH output â†’ DAC input

  ![](presynth.png)
  
