<?xml version="1.0" ?>
<TOP_LEVEL_CNX_ELEMENT>
<GENERIC NAME="megafunction wizard" VALUE="ALTLVDS_RX"/>
<GENERIC NAME="MODULE" VALUE="ALTLVDS_RX"/>
<LIBRARY NAME="altera_mf" VALUE="altera_mf.altera_mf_components.all"/>
<PRIVATE NAME="Bitslip" VALUE="10"/>
<PRIVATE NAME="Clock_Choices" VALUE="tx_coreclock"/>
<PRIVATE NAME="Clock_Mode" VALUE="0"/>
<PRIVATE NAME="Data_rate" VALUE="480.0"/>
<PRIVATE NAME="Deser_Factor" VALUE="10"/>
<PRIVATE NAME="Dpll_Lock_Count" VALUE="0"/>
<PRIVATE NAME="Dpll_Lock_Window" VALUE="0"/>
<PRIVATE NAME="Enable_DPA_Mode" VALUE="OFF"/>
<PRIVATE NAME="Enable_FIFO_DPA_Channels" VALUE="0"/>
<PRIVATE NAME="Ext_PLL" VALUE="OFF"/>
<PRIVATE NAME="INTENDED_DEVICE_FAMILY" VALUE="Stratix IV"/>
<PRIVATE NAME="Le_Serdes" VALUE="OFF"/>
<PRIVATE NAME="Num_Channel" VALUE="5"/>
<PRIVATE NAME="Outclock_Divide_By" VALUE="0"/>
<PRIVATE NAME="pCNX_OUTCLK_ALIGN" VALUE="0"/>
<PRIVATE NAME="pINCLOCK_PHASE_SHIFT" VALUE="0.00"/>
<PRIVATE NAME="PLL_Enable" VALUE="0"/>
<PRIVATE NAME="PLL_Freq" VALUE="240.00"/>
<PRIVATE NAME="PLL_Period" VALUE="4.167"/>
<PRIVATE NAME="pOUTCLOCK_PHASE_SHIFT" VALUE="0"/>
<PRIVATE NAME="Reg_InOut" VALUE="1"/>
<PRIVATE NAME="Use_Cda_Reset" VALUE="0"/>
<PRIVATE NAME="Use_Clock_Resc" VALUE="AUTO"/>
<PRIVATE NAME="Use_Common_Rx_Tx_Plls" VALUE="0"/>
<PRIVATE NAME="Use_Data_Align" VALUE="1"/>
<PRIVATE NAME="Use_Lock" VALUE="0"/>
<PRIVATE NAME="Use_Pll_Areset" VALUE="0"/>
<PRIVATE NAME="Use_Rawperror" VALUE="0"/>
<PRIVATE NAME="Use_Tx_Out_Phase" VALUE="0"/>
<CONSTANT NAME="BUFFER_IMPLEMENTATION" VALUE="RAM"/>
<CONSTANT NAME="CDS_MODE" VALUE="UNUSED"/>
<CONSTANT NAME="COMMON_RX_TX_PLL" VALUE="OFF"/>
<CONSTANT NAME="clk_src_is_pll" VALUE="off"/>
<CONSTANT NAME="DATA_ALIGN_ROLLOVER" VALUE="10"/>
<CONSTANT NAME="DATA_RATE" VALUE="480.0 Mbps"/>
<CONSTANT NAME="DESERIALIZATION_FACTOR" VALUE="10"/>
<CONSTANT NAME="DPA_INITIAL_PHASE_VALUE" VALUE="0"/>
<CONSTANT NAME="DPLL_LOCK_COUNT" VALUE="0"/>
<CONSTANT NAME="DPLL_LOCK_WINDOW" VALUE="0"/>
<CONSTANT NAME="ENABLE_CLOCK_PIN_MODE" VALUE="UNUSED"/>
<CONSTANT NAME="ENABLE_DPA_ALIGN_TO_RISING_EDGE_ONLY" VALUE="OFF"/>
<CONSTANT NAME="ENABLE_DPA_CALIBRATION" VALUE="ON"/>
<CONSTANT NAME="ENABLE_DPA_FIFO" VALUE="UNUSED"/>
<CONSTANT NAME="ENABLE_DPA_INITIAL_PHASE_SELECTION" VALUE="OFF"/>
<CONSTANT NAME="ENABLE_DPA_MODE" VALUE="OFF"/>
<CONSTANT NAME="ENABLE_DPA_PLL_CALIBRATION" VALUE="OFF"/>
<CONSTANT NAME="ENABLE_SOFT_CDR_MODE" VALUE="OFF"/>
<CONSTANT NAME="IMPLEMENT_IN_LES" VALUE="OFF"/>
<CONSTANT NAME="INCLOCK_BOOST" VALUE="0"/>
<CONSTANT NAME="INCLOCK_DATA_ALIGNMENT" VALUE="EDGE_ALIGNED"/>
<CONSTANT NAME="INCLOCK_PERIOD" VALUE="4167"/>
<CONSTANT NAME="INCLOCK_PHASE_SHIFT" VALUE="0"/>
<CONSTANT NAME="INPUT_DATA_RATE" VALUE="480"/>
<CONSTANT NAME="INTENDED_DEVICE_FAMILY" VALUE="Stratix IV"/>
<CONSTANT NAME="LOSE_LOCK_ON_ONE_CHANGE" VALUE="UNUSED"/>
<CONSTANT NAME="LPM_HINT" VALUE="UNUSED"/>
<CONSTANT NAME="LPM_TYPE" VALUE="altlvds_rx"/>
<CONSTANT NAME="NUMBER_OF_CHANNELS" VALUE="5"/>
<CONSTANT NAME="OUTCLOCK_RESOURCE" VALUE="AUTO"/>
<CONSTANT NAME="PLL_OPERATION_MODE" VALUE="UNUSED"/>
<CONSTANT NAME="PLL_SELF_RESET_ON_LOSS_LOCK" VALUE="UNUSED"/>
<CONSTANT NAME="PORT_RX_CHANNEL_DATA_ALIGN" VALUE="PORT_USED"/>
<CONSTANT NAME="PORT_RX_DATA_ALIGN" VALUE="PORT_UNUSED"/>
<CONSTANT NAME="REFCLK_FREQUENCY" VALUE="UNUSED"/>
<CONSTANT NAME="REGISTERED_DATA_ALIGN_INPUT" VALUE="UNUSED"/>
<CONSTANT NAME="REGISTERED_OUTPUT" VALUE="ON"/>
<CONSTANT NAME="RESET_FIFO_AT_FIRST_LOCK" VALUE="UNUSED"/>
<CONSTANT NAME="RX_ALIGN_DATA_REG" VALUE="RISING_EDGE"/>
<CONSTANT NAME="SIM_DPA_IS_NEGATIVE_PPM_DRIFT" VALUE="OFF"/>
<CONSTANT NAME="SIM_DPA_NET_PPM_VARIATION" VALUE="0"/>
<CONSTANT NAME="SIM_DPA_OUTPUT_CLOCK_PHASE_SHIFT" VALUE="0"/>
<CONSTANT NAME="USE_CORECLOCK_INPUT" VALUE="OFF"/>
<CONSTANT NAME="USE_DPLL_RAWPERROR" VALUE="OFF"/>
<CONSTANT NAME="USE_EXTERNAL_PLL" VALUE="OFF"/>
<CONSTANT NAME="USE_NO_PHASE_SHIFT" VALUE="ON"/>
<CONSTANT NAME="X_ON_BITSLIP" VALUE="ON"/>
<USED_PORT DIRECTION="INPUT" TYPE="NODEFVAL" LABEL="rx_channel_data_align[4..0]">
<PORT NAME="rx_channel_data_align" SIZE="0" SIZEBASE="0" WIDTH="5" WIDTHBASE="0"/>
</USED_PORT>
<CONNECT>
<SRCPORT NAME="@rx_channel_data_align" SIZE="0" SIZEBASE="0" WIDTH="5" WIDTHBASE="0"/>
<DSTPORT NAME="rx_channel_data_align" SIZE="0" SIZEBASE="0" WIDTH="5" WIDTHBASE="0"/>
</CONNECT>
<USED_PORT DIRECTION="INPUT" TYPE="NODEFVAL" LABEL="rx_in[4..0]">
<PORT NAME="rx_in" SIZE="0" SIZEBASE="0" WIDTH="5" WIDTHBASE="0"/>
</USED_PORT>
<CONNECT>
<SRCPORT NAME="@rx_in" SIZE="0" SIZEBASE="0" WIDTH="5" WIDTHBASE="0"/>
<DSTPORT NAME="rx_in" SIZE="0" SIZEBASE="0" WIDTH="5" WIDTHBASE="0"/>
</CONNECT>
<USED_PORT DIRECTION="INPUT" TYPE="NODEFVAL" LABEL="rx_inclock">
<PORT NAME="rx_inclock" SIZE="0" SIZEBASE="0" WIDTH="0" WIDTHBASE="0"/>
</USED_PORT>
<CONNECT>
<SRCPORT NAME="@rx_inclock" SIZE="0" SIZEBASE="0" WIDTH="0" WIDTHBASE="0"/>
<DSTPORT NAME="rx_inclock" SIZE="0" SIZEBASE="0" WIDTH="0" WIDTHBASE="0"/>
</CONNECT>
<USED_PORT DIRECTION="OUTPUT" TYPE="NODEFVAL" LABEL="rx_out[49..0]">
<PORT NAME="rx_out" SIZE="0" SIZEBASE="0" WIDTH="50" WIDTHBASE="0"/>
</USED_PORT>
<CONNECT>
<SRCPORT NAME="rx_out" SIZE="0" SIZEBASE="0" WIDTH="50" WIDTHBASE="0"/>
<DSTPORT NAME="@rx_out" SIZE="0" SIZEBASE="0" WIDTH="50" WIDTHBASE="0"/>
</CONNECT>
<USED_PORT DIRECTION="OUTPUT" TYPE="NODEFVAL" LABEL="rx_outclock">
<PORT NAME="rx_outclock" SIZE="0" SIZEBASE="0" WIDTH="0" WIDTHBASE="0"/>
</USED_PORT>
<CONNECT>
<SRCPORT NAME="rx_outclock" SIZE="0" SIZEBASE="0" WIDTH="0" WIDTHBASE="0"/>
<DSTPORT NAME="@rx_outclock" SIZE="0" SIZEBASE="0" WIDTH="0" WIDTHBASE="0"/>
</CONNECT>
<GEN_FILE TYPE="TYPE_NORMAL" NAME="lvdsrx.vhd" CHECKED="TRUE" PERSISTENT="FALSE"/>
<GEN_FILE TYPE="TYPE_NORMAL" NAME="lvdsrx.qip" CHECKED="TRUE" PERSISTENT="FALSE"/>
<GEN_FILE TYPE="TYPE_NORMAL" NAME="lvdsrx.bsf" CHECKED="TRUE" PERSISTENT="TRUE"/>
<GEN_FILE TYPE="TYPE_NORMAL" NAME="lvdsrx_inst.vhd" CHECKED="TRUE" PERSISTENT="TRUE"/>
<GEN_FILE TYPE="TYPE_NORMAL" NAME="lvdsrx.inc" CHECKED="TRUE" PERSISTENT="TRUE"/>
<GEN_FILE TYPE="TYPE_NORMAL" NAME="lvdsrx.cmp" CHECKED="TRUE" PERSISTENT="TRUE"/>
<GEN_FILE TYPE="TYPE_NORMAL" NAME="lvdsrx.ppf" CHECKED="TRUE" PERSISTENT="FALSE"/>
<GENERIC NAME="LIB_FILE" VALUE="altera_mf"/>
<LICENSE_ID NAME="DEVICE_FAMILY_HardCopy III" VALUE="30319703A2300510219A"/>
<LICENSE_ID NAME="DEVICE_FAMILY_HardCopy IV" VALUE="30319703T2300510219X"/>
<LICENSE_ID NAME="DEVICE_FAMILY_Stratix IV" VALUE="30319703D2300510219M"/>
<LICENSE_ID NAME="DEVICE_FAMILY_Stratix III" VALUE="30319703T2300510219X"/>
<LICENSE_ID NAME="FEATURE_MEGARAM_PACKER" VALUE="30319703K2300510219S"/>
<LICENSE_ID NAME="FEATURE_STRATIXGX_DPA" VALUE="30319703H2300510219L"/>
<LICENSE_ID NAME="FEATURE_STRATIXGX_BASIC" VALUE="30319703V2300510219P"/>
<GENERIC NAME="SUPPORTED_DEVICE_FAMILY" VALUE="HardCopy III"/>
<GENERIC NAME="SUPPORTED_DEVICE_FAMILY" VALUE="HardCopy IV"/>
<GENERIC NAME="SUPPORTED_DEVICE_FAMILY" VALUE="Stratix IV"/>
<GENERIC NAME="SUPPORTED_DEVICE_FAMILY" VALUE="Stratix III"/>
<GENERIC NAME="SUPPORTED_DEVICE_FAMILY" VALUE="Stratix IV"/>
<GENERIC NAME="WIZARD_TITLE" VALUE="ALTLVDS_RX"/>
<GENERIC NAME="QUARTUS_VERSION" VALUE="Version 12.1"/>
<GENERIC NAME="QUARTUS_SVERSION" VALUE="12.1 Build 243 01/31/2013 SP 1 SJ Full Version:01/31/2013"/>
<GENERIC NAME="QUARTUS_BUILD_DATE" VALUE="01/31/2013"/>
<GENERIC NAME="ALTERA_COPYRIGHT" VALUE="Copyright (C) 1991-2012 Altera Corporation"/>
<GENERIC NAME="RESC_INFO" VALUE="TRUE"/>
<HELP_MENU_ITEM SEPARATOR="FALSE" TYPE="IUG" LABEL="altlvds Megafunction User Guide" TARGET="http://www.altera.com/literature/ug/ug_altlvds.pdf"/>
</TOP_LEVEL_CNX_ELEMENT>
