From e791450919c92738d183d4f2b3cf9ca44533df29 Mon Sep 17 00:00:00 2001
From: thanhbui <thanh.bui.fz@renesas.com>
Date: Tue, 28 Jul 2020 10:58:30 +0700
Subject: [PATCH 445/504] ARM: dts: r8a7742: add description for cmt0 and cmt1

Signed-off-by: thanhbui <thanh.bui.fz@renesas.com>
---
 arch/arm/boot/dts/r8a7742.dtsi | 34 ++++++++++++++++++++++++++++++++++
 1 file changed, 34 insertions(+)

diff --git a/arch/arm/boot/dts/r8a7742.dtsi b/arch/arm/boot/dts/r8a7742.dtsi
index e7cbabf..b61022f 100644
--- a/arch/arm/boot/dts/r8a7742.dtsi
+++ b/arch/arm/boot/dts/r8a7742.dtsi
@@ -476,6 +476,40 @@
 		power-domains = <&sysc R8A7742_PD_ALWAYS_ON>;
 	};
 
+	cmt0: timer@ffca0000 {
+		compatible = "renesas,cmt-48-gen2";
+		reg = <0 0xffca0000 0 0x1004>;
+		interrupts = <0 142 IRQ_TYPE_LEVEL_HIGH>,
+				<0 143 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&mstp1_clks R8A7742_CLK_CMT0>;
+		clock-names = "fck";
+		power-domains = <&sysc R8A7742_PD_ALWAYS_ON>;
+
+		renesas,channels-mask = <0x60>;
+
+		status = "disabled";
+	};
+
+	cmt1: timer@e6130000 {
+		compatible = "renesas,cmt-48-gen2";
+		reg = <0 0xe6130000 0 0x1004>;
+		interrupts = <0 120 IRQ_TYPE_LEVEL_HIGH>,
+				<0 121 IRQ_TYPE_LEVEL_HIGH>,
+				<0 122 IRQ_TYPE_LEVEL_HIGH>,
+				<0 123 IRQ_TYPE_LEVEL_HIGH>,
+				<0 124 IRQ_TYPE_LEVEL_HIGH>,
+				<0 125 IRQ_TYPE_LEVEL_HIGH>,
+				<0 126 IRQ_TYPE_LEVEL_HIGH>,
+				<0 127 IRQ_TYPE_LEVEL_HIGH>;
+		clocks = <&mstp3_clks R8A7742_CLK_CMT1>;
+		clock-names = "fck";
+		power-domains = <&sysc R8A7742_PD_ALWAYS_ON>;
+
+		renesas,channels-mask = <0xff>;
+
+		status = "disabled";
+	};
+
 	pfc: pfc@e6060000 {
 		compatible = "renesas,pfc-r8a7742";
 		reg = <0 0xe6060000 0 0x250>;
-- 
2.7.4

