

================================================================
== Vivado HLS Report for 'dma_master_driver'
================================================================
* Date:           Wed Mar 29 23:24:13 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls_proj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|  inf |    no    |
        | + Loop 1.1  |    ?|    ?|         ?|          -|          -|   900|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond)
	2  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dma0), !map !24"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dma1), !map !30"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %frame_trigger_V), !map !34"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @dma_master_driver_st) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%frame_trigger_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %frame_trigger_V)" [../dma_driver_hls/dma_master_driver_hls.cpp:59]   --->   Operation 32 'read' 'frame_trigger_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:60]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dma0, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str1, [4 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:62]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dma1, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1, [1 x i8]* @p_str1, [4 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:63]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %frame_trigger_V, [8 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:64]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br label %.loopexit" [../dma_driver_hls/dma_master_driver_hls.cpp:67]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind"   --->   Operation 38 'specloopbegin' 'loop_begin' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Wait(i32 1) nounwind" [../dma_driver_hls/dma_master_driver_hls.cpp:68]   --->   Operation 39 'wait' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Poll(i1 %frame_trigger_V_read)" [../dma_driver_hls/dma_master_driver_hls.cpp:68]   --->   Operation 40 'poll' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.66ns)   --->   "br label %1" [../dma_driver_hls/dma_master_driver_hls.cpp:70]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.66>

State 3 <SV = 2> <Delay = 7.18>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%chunk_ctr = phi i10 [ 0, %.loopexit ], [ %chunk_ctr_1, %2 ]"   --->   Operation 42 'phi' 'chunk_ctr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.70ns)   --->   "%exitcond = icmp eq i10 %chunk_ctr, -124" [../dma_driver_hls/dma_master_driver_hls.cpp:70]   --->   Operation 43 'icmp' 'exitcond' <Predicate = true> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 900, i64 900, i64 900)"   --->   Operation 44 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (2.12ns)   --->   "%chunk_ctr_1 = add i10 %chunk_ctr, 1" [../dma_driver_hls/dma_master_driver_hls.cpp:70]   --->   Operation 45 'add' 'chunk_ctr_1' <Predicate = true> <Delay = 2.12> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %2" [../dma_driver_hls/dma_master_driver_hls.cpp:70]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %chunk_ctr, i8 0)" [../dma_driver_hls/dma_master_driver_hls.cpp:71]   --->   Operation 47 'bitconcatenate' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_cast = zext i18 %tmp to i38" [../dma_driver_hls/dma_master_driver_hls.cpp:71]   --->   Operation 48 'zext' 'zext_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (7.18ns) (root node of the DSP)   --->   "%mul = mul i38 419431, %zext_cast" [../dma_driver_hls/dma_master_driver_hls.cpp:71]   --->   Operation 49 'mul' 'mul' <Predicate = (!exitcond)> <Delay = 7.18> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i38.i32.i32(i38 %mul, i32 29, i32 36)" [../dma_driver_hls/dma_master_driver_hls.cpp:71]   --->   Operation 50 'partselect' 'tmp_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 51 [22/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 51 'urem' 'input_col' <Predicate = (!exitcond)> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 52 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.72>
ST_4 : Operation 53 [21/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 53 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.72>
ST_5 : Operation 54 [20/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 54 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.72>
ST_6 : Operation 55 [19/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 55 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.72>
ST_7 : Operation 56 [18/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 56 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.72>
ST_8 : Operation 57 [17/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 57 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.72>
ST_9 : Operation 58 [16/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 58 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.72>
ST_10 : Operation 59 [15/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 59 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.72>
ST_11 : Operation 60 [14/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 60 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.72>
ST_12 : Operation 61 [13/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 61 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.72>
ST_13 : Operation 62 [12/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 62 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.72>
ST_14 : Operation 63 [11/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 63 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.72>
ST_15 : Operation 64 [10/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 64 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.72>
ST_16 : Operation 65 [9/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 65 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.72>
ST_17 : Operation 66 [8/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 66 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.72>
ST_18 : Operation 67 [7/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 67 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.72>
ST_19 : Operation 68 [6/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 68 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.72>
ST_20 : Operation 69 [5/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 69 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.72>
ST_21 : Operation 70 [4/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 70 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.72>
ST_22 : Operation 71 [3/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 71 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.72>
ST_23 : Operation 72 [2/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 72 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.85>
ST_24 : Operation 73 [1/1] (0.00ns)   --->   "%input_row = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_1, i2 0)" [../dma_driver_hls/dma_master_driver_hls.cpp:71]   --->   Operation 73 'bitconcatenate' 'input_row' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 74 [1/22] (3.72ns)   --->   "%input_col = urem i18 %tmp, 1280" [../dma_driver_hls/dma_master_driver_hls.cpp:72]   --->   Operation 74 'urem' 'input_col' <Predicate = true> <Delay = 3.72> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 21> <II = 11> <Delay = 3.72> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i18 %input_col to i11" [../dma_driver_hls/dma_master_driver_hls.cpp:80]   --->   Operation 75 'trunc' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 76 [2/2] (2.13ns)   --->   "call fastcc void @transfer_chunk.1(i32* %dma0, i10 %input_row, i11 %tmp_2)" [../dma_driver_hls/dma_master_driver_hls.cpp:80]   --->   Operation 76 'call' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 0.00>
ST_25 : Operation 77 [1/2] (0.00ns)   --->   "call fastcc void @transfer_chunk.1(i32* %dma0, i10 %input_row, i11 %tmp_2)" [../dma_driver_hls/dma_master_driver_hls.cpp:80]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 2.13>
ST_26 : Operation 78 [2/2] (2.13ns)   --->   "call fastcc void @transfer_chunk(i32* %dma0, i10 %input_row, i11 %tmp_2)" [../dma_driver_hls/dma_master_driver_hls.cpp:93]   --->   Operation 78 'call' <Predicate = true> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 0.00>
ST_27 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @transfer_chunk(i32* %dma0, i10 %input_row, i11 %tmp_2)" [../dma_driver_hls/dma_master_driver_hls.cpp:93]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_27 : Operation 80 [1/1] (0.00ns)   --->   "br label %1" [../dma_driver_hls/dma_master_driver_hls.cpp:70]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.66ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('chunk_ctr') with incoming values : ('chunk_ctr', ../dma_driver_hls/dma_master_driver_hls.cpp:70) [20]  (1.66 ns)

 <State 3>: 7.18ns
The critical path consists of the following:
	'phi' operation ('chunk_ctr') with incoming values : ('chunk_ctr', ../dma_driver_hls/dma_master_driver_hls.cpp:70) [20]  (0 ns)
	'mul' operation of DSP[28] ('mul', ../dma_driver_hls/dma_master_driver_hls.cpp:71) [28]  (7.18 ns)

 <State 4>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 5>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 6>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 7>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 8>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 9>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 10>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 11>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 12>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 13>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 14>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 15>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 16>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 17>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 18>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 19>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 20>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 21>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 22>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 23>: 3.72ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)

 <State 24>: 5.86ns
The critical path consists of the following:
	'urem' operation ('input_col', ../dma_driver_hls/dma_master_driver_hls.cpp:72) [31]  (3.72 ns)
	'call' operation (../dma_driver_hls/dma_master_driver_hls.cpp:80) to 'transfer_chunk.1' [33]  (2.13 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 2.13ns
The critical path consists of the following:
	'call' operation (../dma_driver_hls/dma_master_driver_hls.cpp:93) to 'transfer_chunk' [34]  (2.13 ns)

 <State 27>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
