Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sun Oct  9 11:30:10 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_route_timing_summary.rpt
| Design       : BSP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 3 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.165        0.000                      0                14798        0.052        0.000                      0                14798        3.000        0.000                       0                  5896  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        10.000          100.000         
  clk0       {0.000 5.000}        10.000          100.000         
  clk2x      {0.000 2.500}        5.000           200.000         
  clkdv      {0.000 10.000}       20.000          50.000          
  clkfx      {0.000 1.250}        2.500           400.000         
  clkfx180   {1.250 2.500}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clk0              0.165        0.000                      0                 8435        0.052        0.000                      0                 8435        3.750        0.000                       0                  4877  
  clkdv            12.044        0.000                      0                 6252        0.060        0.000                      0                 6252        8.750        0.000                       0                  1018  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkdv         clk0                4.606        0.000                      0                   71        0.066        0.000                      0                   71  
clk0          clkdv               1.092        0.000                      0                   94        0.178        0.000                      0                   94  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[23][0]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][29]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        9.730ns  (logic 3.940ns (40.494%)  route 5.790ns (59.506%))
  Logic Levels:           18  (CARRY4=9 LUT2=2 LUT3=3 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.464 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.475    -2.636    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST2/O
                         net (fo=4881, routed)        1.617    -0.923    radio_inst_1/rectangular_to_polar_inst_1/CLK
    SLICE_X49Y142        FDRE                                         r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y142        FDRE (Prop_fdre_C_Q)         0.419    -0.504 f  radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg[23][0]/Q
                         net (fo=8, routed)           0.940     0.436    radio_inst_1/rectangular_to_polar_inst_1/pipeline_q_reg_n_0_[23][0]
    SLICE_X54Y144        LUT2 (Prop_lut2_I0_O)        0.296     0.732 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][3]_i_76/O
                         net (fo=1, routed)           0.000     0.732    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][3]_i_76_n_0
    SLICE_X54Y144        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.245 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][3]_i_55/CO[3]
                         net (fo=1, routed)           0.000     1.245    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][3]_i_55_n_0
    SLICE_X54Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.362 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000     1.362    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][3]_i_41_n_0
    SLICE_X54Y146        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.479 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][3]_i_26/CO[3]
                         net (fo=1, routed)           0.000     1.479    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][3]_i_26_n_0
    SLICE_X54Y147        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.596 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][3]_i_19/CO[3]
                         net (fo=16, routed)          1.132     2.728    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][3]_i_19_n_0
    SLICE_X54Y142        LUT5 (Prop_lut5_I3_O)        0.124     2.852 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][7]_i_24/O
                         net (fo=1, routed)           0.574     3.426    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][7]_i_24_n_0
    SLICE_X55Y142        LUT5 (Prop_lut5_I4_O)        0.124     3.550 f  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][7]_i_17/O
                         net (fo=3, routed)           0.307     3.857    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][7]_i_17_n_0
    SLICE_X55Y143        LUT4 (Prop_lut4_I3_O)        0.124     3.981 f  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][7]_i_15/O
                         net (fo=3, routed)           0.447     4.428    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][7]_i_15_n_0
    SLICE_X55Y143        LUT4 (Prop_lut4_I3_O)        0.124     4.552 f  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][7]_i_13/O
                         net (fo=5, routed)           0.316     4.868    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][7]_i_13_n_0
    SLICE_X54Y142        LUT3 (Prop_lut3_I1_O)        0.124     4.992 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][31]_i_14/O
                         net (fo=26, routed)          0.512     5.504    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][31]_i_14_n_0
    SLICE_X54Y143        LUT3 (Prop_lut3_I2_O)        0.124     5.628 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][31]_i_12/O
                         net (fo=23, routed)          0.828     6.456    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][31]_i_12_n_0
    SLICE_X54Y137        LUT2 (Prop_lut2_I1_O)        0.124     6.580 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][15]_i_7/O
                         net (fo=1, routed)           0.000     6.580    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][15]_i_7_n_0
    SLICE_X54Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.093 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.093    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][15]_i_2_n_0
    SLICE_X54Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.210 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.210    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][19]_i_2_n_0
    SLICE_X54Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.327 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.327    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][23]_i_2_n_0
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.444 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.444    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][27]_i_2_n_0
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.767 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][31]_i_2/O[1]
                         net (fo=1, routed)           0.734     8.501    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24]00_in[29]
    SLICE_X56Y137        LUT3 (Prop_lut3_I0_O)        0.306     8.807 r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24][29]_i_1/O
                         net (fo=1, routed)           0.000     8.807    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i[24]_0[29]
    SLICE_X56Y137        FDRE                                         r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.087     5.486 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.402     6.888    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=4881, routed)        1.485     8.464    radio_inst_1/rectangular_to_polar_inst_1/CLK
    SLICE_X56Y137        FDRE                                         r  radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][29]/C
                         clock pessimism              0.488     8.953    
                         clock uncertainty           -0.059     8.893    
    SLICE_X56Y137        FDRE (Setup_fdre_C_D)        0.079     8.972    radio_inst_1/rectangular_to_polar_inst_1/pipeline_i_reg[24][29]
  -------------------------------------------------------------------
                         required time                          8.972    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                  0.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 USER_DESIGN_INST_1/main_0_140109721560560/instruction_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            USER_DESIGN_INST_1/main_0_140109721560560/literal_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.707%)  route 0.243ns (63.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.413    -1.190    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=4881, routed)        0.567    -0.597    USER_DESIGN_INST_1/main_0_140109721560560/CLK
    SLICE_X49Y52         FDRE                                         r  USER_DESIGN_INST_1/main_0_140109721560560/instruction_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  USER_DESIGN_INST_1/main_0_140109721560560/instruction_reg[8]/Q
                         net (fo=1, routed)           0.243    -0.213    USER_DESIGN_INST_1/main_0_140109721560560/instruction_reg_n_0_[8]
    SLICE_X53Y55         FDRE                                         r  USER_DESIGN_INST_1/main_0_140109721560560/literal_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.448    -1.702    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=4881, routed)        0.834    -0.839    USER_DESIGN_INST_1/main_0_140109721560560/CLK
    SLICE_X53Y55         FDRE                                         r  USER_DESIGN_INST_1/main_0_140109721560560/literal_2_reg[8]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X53Y55         FDRE (Hold_fdre_C_D)         0.070    -0.265    USER_DESIGN_INST_1/main_0_140109721560560/literal_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y27     CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKFBIN
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y61     USER_DESIGN_INST_1/main_0_140109721560560/registers_reg_r1_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y59     USER_DESIGN_INST_1/main_0_140109721560560/registers_reg_r1_0_15_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack       12.044ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.044ns  (required time - arrival time)
  Source:                 ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/TXD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkdv rise@20.000ns - clkdv rise@0.000ns)
  Data Path Delay:        7.856ns  (logic 3.246ns (41.320%)  route 4.610ns (58.680%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 18.503 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.475    -2.636    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.689    -0.851    ethernet_inst_1/ETH_CLK_OBUF
    RAMB36_X0Y11         RAMB36E1                                     r  ethernet_inst_1/TX_MEMORY_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     1.603 r  ethernet_inst_1/TX_MEMORY_reg/DOBDO[7]
                         net (fo=5, routed)           2.364     3.966    ethernet_inst_1/p_16_in[1]
    SLICE_X31Y53         LUT6 (Prop_lut6_I3_O)        0.124     4.090 r  ethernet_inst_1/TXD[1]_i_12/O
                         net (fo=1, routed)           0.000     4.090    ethernet_inst_1/TXD[1]_i_12_n_0
    SLICE_X31Y53         MUXF7 (Prop_muxf7_I1_O)      0.217     4.307 r  ethernet_inst_1/TXD_reg[1]_i_6/O
                         net (fo=1, routed)           0.796     5.104    ethernet_inst_1/TXD_reg[1]_i_6_n_0
    SLICE_X32Y53         LUT6 (Prop_lut6_I3_O)        0.299     5.403 r  ethernet_inst_1/TXD[1]_i_2/O
                         net (fo=1, routed)           1.450     6.853    ethernet_inst_1/TXD[1]_i_2_n_0
    SLICE_X15Y57         LUT3 (Prop_lut3_I0_O)        0.152     7.005 r  ethernet_inst_1/TXD[1]_i_1/O
                         net (fo=1, routed)           0.000     7.005    ethernet_inst_1/TXD[1]_i_1_n_0
    SLICE_X15Y57         FDRE                                         r  ethernet_inst_1/TXD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    22.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.087    15.486 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.402    16.888    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.523    18.503    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X15Y57         FDRE                                         r  ethernet_inst_1/TXD_reg[1]/C
                         clock pessimism              0.559    19.062    
                         clock uncertainty           -0.089    18.974    
    SLICE_X15Y57         FDRE (Setup_fdre_C_D)        0.075    19.049    ethernet_inst_1/TXD_reg[1]
  -------------------------------------------------------------------
                         required time                         19.049    
                         arrival time                          -7.005    
  -------------------------------------------------------------------
                         slack                                 12.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_WRITE_ADDRESS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_MEMORY_reg_576_639_12_14/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.413    -1.190    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.592    -0.572    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X75Y100        FDRE                                         r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  ethernet_inst_1/RX_WRITE_ADDRESS_reg[0]/Q
                         net (fo=262, routed)         0.242    -0.189    ethernet_inst_1/RX_MEMORY_reg_576_639_12_14/ADDRD0
    SLICE_X74Y100        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_576_639_12_14/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.448    -1.702    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.865    -0.808    ethernet_inst_1/RX_MEMORY_reg_576_639_12_14/WCLK
    SLICE_X74Y100        RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_576_639_12_14/RAMA/CLK
                         clock pessimism              0.249    -0.559    
    SLICE_X74Y100        RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310    -0.249    ethernet_inst_1/RX_MEMORY_reg_576_639_12_14/RAMA
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkdv
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { dcm_sp_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y27     CHARSVGA_INST_1/BRAM_INST_1/MEMORY_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  dcm_sp_inst/CLKOUT4
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X70Y109    ethernet_inst_1/RX_MEMORY_reg_0_63_15_15/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         10.000      8.750      SLICE_X78Y102    ethernet_inst_1/RX_MEMORY_reg_0_63_12_14/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkdv
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        4.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 ethernet_inst_1/RX_MEMORY_reg_1728_1791_9_11/RAMB/CLK
                            (rising edge-triggered cell RAMD64E clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clkdv rise@0.000ns)
  Data Path Delay:        5.083ns  (logic 2.076ns (40.839%)  route 3.007ns (59.161%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.826    -4.111 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.475    -2.636    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.633    -0.907    ethernet_inst_1/RX_MEMORY_reg_1728_1791_9_11/WCLK
    SLICE_X66Y96         RAMD64E                                      r  ethernet_inst_1/RX_MEMORY_reg_1728_1791_9_11/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y96         RAMD64E (Prop_ramd64e_CLK_O)
                                                      1.317     0.410 r  ethernet_inst_1/RX_MEMORY_reg_1728_1791_9_11/RAMB/O
                         net (fo=1, routed)           1.449     1.860    ethernet_inst_1/RX_MEMORY_reg_1728_1791_9_11_n_1
    SLICE_X71Y100        LUT6 (Prop_lut6_I0_O)        0.124     1.984 r  ethernet_inst_1/RX[10]_i_8/O
                         net (fo=1, routed)           0.000     1.984    ethernet_inst_1/RX[10]_i_8_n_0
    SLICE_X71Y100        MUXF7 (Prop_muxf7_I0_O)      0.212     2.196 r  ethernet_inst_1/RX_reg[10]_i_4/O
                         net (fo=1, routed)           1.116     3.312    ethernet_inst_1/RX_reg[10]_i_4_n_0
    SLICE_X75Y105        LUT6 (Prop_lut6_I0_O)        0.299     3.611 r  ethernet_inst_1/RX[10]_i_2/O
                         net (fo=1, routed)           0.442     4.053    ethernet_inst_1/RX0[10]
    SLICE_X73Y106        LUT6 (Prop_lut6_I0_O)        0.124     4.177 r  ethernet_inst_1/RX[10]_i_1/O
                         net (fo=1, routed)           0.000     4.177    ethernet_inst_1/RX[10]_i_1_n_0
    SLICE_X73Y106        FDRE                                         r  ethernet_inst_1/RX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.087     5.486 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.402     6.888    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.979 r  BUFG_INST2/O
                         net (fo=4881, routed)        1.579     8.558    ethernet_inst_1/CLK
    SLICE_X73Y106        FDRE                                         r  ethernet_inst_1/RX_reg[10]/C
                         clock pessimism              0.402     8.960    
                         clock uncertainty           -0.209     8.752    
    SLICE_X73Y106        FDRE (Setup_fdre_C_D)        0.031     8.783    ethernet_inst_1/RX_reg[10]
  -------------------------------------------------------------------
                         required time                          8.783    
                         arrival time                          -4.177    
  -------------------------------------------------------------------
                         slack                                  4.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_6_10/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clkdv rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.394ns (66.751%)  route 0.196ns (33.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.413    -1.190    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.589    -0.575    ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_6_10/WCLK
    SLICE_X76Y110        RAMD32                                       r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_6_10/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110        RAMD32 (Prop_ramd32_CLK_O)
                                                      0.394    -0.181 r  ethernet_inst_1/RX_START_ADDRESS_BUFFER_reg_0_31_6_10/RAMB/O
                         net (fo=1, routed)           0.196     0.015    ethernet_inst_1/RX_START_ADDRESS_SYNC0[8]
    SLICE_X79Y110        FDRE                                         r  ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.448    -1.702    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST2/O
                         net (fo=4881, routed)        0.863    -0.809    ethernet_inst_1/CLK
    SLICE_X79Y110        FDRE                                         r  ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[8]/C
                         clock pessimism              0.547    -0.263    
                         clock uncertainty            0.209    -0.054    
    SLICE_X79Y110        FDRE (Hold_fdre_C_D)         0.003    -0.051    ethernet_inst_1/RX_START_ADDRESS_SYNC_reg[8]
  -------------------------------------------------------------------
                         required time                          0.051    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.066    





---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clkdv

Setup :            0  Failing Endpoints,  Worst Slack        1.092ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 INTERNAL_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CHARSVGA_INST_1/TIMEING1/VTIMER_EN_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkdv rise@20.000ns - clk0 rise@10.000ns)
  Data Path Delay:        8.221ns  (logic 0.801ns (9.744%)  route 7.420ns (90.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.823ns = ( 9.177 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    10.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clkin1_buf/O
                         net (fo=1, routed)           1.233    12.715    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.826     5.889 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           1.475     7.364    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     7.460 r  BUFG_INST2/O
                         net (fo=4881, routed)        1.717     9.177    CLK
    SLICE_X88Y101        FDRE                                         r  INTERNAL_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.478     9.655 r  INTERNAL_RST_reg/Q
                         net (fo=285, routed)         6.881    16.536    CHARSVGA_INST_1/TIMEING1/INTERNAL_RST_reg
    SLICE_X5Y140         LUT3 (Prop_lut3_I0_O)        0.323    16.859 r  CHARSVGA_INST_1/TIMEING1/VTIMER_EN_i_1/O
                         net (fo=2, routed)           0.539    17.398    CHARSVGA_INST_1/TIMEING1/VTIMER_EN_i_1_n_0
    SLICE_X5Y141         FDRE                                         r  CHARSVGA_INST_1/TIMEING1/VTIMER_EN_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000    20.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    22.573    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -7.087    15.486 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           1.402    16.888    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  BUFG_INST1/O
                         net (fo=1017, routed)        1.586    18.565    CHARSVGA_INST_1/TIMEING1/ETH_CLK_OBUF
    SLICE_X5Y141         FDRE                                         r  CHARSVGA_INST_1/TIMEING1/VTIMER_EN_reg/C
                         clock pessimism              0.402    18.967    
                         clock uncertainty           -0.209    18.759    
    SLICE_X5Y141         FDRE (Setup_fdre_C_D)       -0.269    18.490    CHARSVGA_INST_1/TIMEING1/VTIMER_EN_reg
  -------------------------------------------------------------------
                         required time                         18.490    
                         arrival time                         -17.398    
  -------------------------------------------------------------------
                         slack                                  1.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ethernet_inst_1/GO_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ethernet_inst_1/GO_DEL_reg/D
                            (rising edge-triggered cell FDRE clocked by clkdv  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkdv
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkdv rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.141ns (18.751%)  route 0.611ns (81.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.690    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.293    -1.603 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, routed)           0.413    -1.190    clk0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  BUFG_INST2/O
                         net (fo=4881, routed)        0.568    -0.596    ethernet_inst_1/CLK
    SLICE_X39Y56         FDRE                                         r  ethernet_inst_1/GO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  ethernet_inst_1/GO_reg/Q
                         net (fo=2, routed)           0.611     0.156    ethernet_inst_1/GO
    SLICE_X42Y57         FDRE                                         r  ethernet_inst_1/GO_DEL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkdv rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_IN (IN)
                         net (fo=0)                   0.000     0.000    CLK_IN
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.918    CLKIN
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.067    -2.149 r  dcm_sp_inst/CLKOUT4
                         net (fo=1, routed)           0.448    -1.702    clkdv
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  BUFG_INST1/O
                         net (fo=1017, routed)        0.837    -0.836    ethernet_inst_1/ETH_CLK_OBUF
    SLICE_X42Y57         FDRE                                         r  ethernet_inst_1/GO_DEL_reg/C
                         clock pessimism              0.547    -0.290    
                         clock uncertainty            0.209    -0.081    
    SLICE_X42Y57         FDRE (Hold_fdre_C_D)         0.059    -0.022    ethernet_inst_1/GO_DEL_reg
  -------------------------------------------------------------------
                         required time                          0.022    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.178    





