Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Processor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Processor.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Processor"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Processor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\school files\computerarchitecture\sbise\cpu_rij\ipcore_dir\ROM_inst.v" into library work
Parsing module <ROM_inst>.
Analyzing Verilog file "F:\school files\computerarchitecture\sbise\cpu_rij\registerstack.v" into library work
Parsing module <Register_Stack>.
Analyzing Verilog file "F:\school files\computerarchitecture\sbise\cpu_rij\readinst.v" into library work
Parsing module <readinst>.
Analyzing Verilog file "F:\school files\computerarchitecture\sbise\cpu_rij\ipcore_dir\RAM.v" into library work
Parsing module <RAM>.
Analyzing Verilog file "F:\school files\computerarchitecture\sbise\cpu_rij\controller.v" into library work
Parsing module <Controller>.
Analyzing Verilog file "F:\school files\computerarchitecture\sbise\cpu_rij\alu.v" into library work
Parsing module <Alu>.
Analyzing Verilog file "F:\school files\computerarchitecture\sbise\cpu_rij\processer.v" into library work
Parsing module <Processor>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Processor>.

Elaborating module <Controller>.

Elaborating module <readinst>.

Elaborating module <ROM_inst>.
WARNING:HDLCompiler:1499 - "F:\school files\computerarchitecture\sbise\cpu_rij\ipcore_dir\ROM_inst.v" Line 39: Empty module <ROM_inst> remains a black box.

Elaborating module <Register_Stack>.
"F:\school files\computerarchitecture\sbise\cpu_rij\registerstack.v" Line 56. $display At time  $time , reset
"F:\school files\computerarchitecture\sbise\cpu_rij\registerstack.v" Line 60. $display At time  $time , write 0 with 0

Elaborating module <Alu>.
"F:\school files\computerarchitecture\sbise\cpu_rij\alu.v" Line 29. $display At time  $time , do 3'b..., with 0 and 0, output 0
WARNING:HDLCompiler:413 - "F:\school files\computerarchitecture\sbise\cpu_rij\alu.v" Line 32: Result of 32-bit expression is truncated to fit in 1-bit target.

Elaborating module <RAM>.
WARNING:HDLCompiler:1499 - "F:\school files\computerarchitecture\sbise\cpu_rij\ipcore_dir\RAM.v" Line 39: Empty module <RAM> remains a black box.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Processor>.
    Related source file is "F:\school files\computerarchitecture\sbise\cpu_rij\processer.v".
INFO:Xst:3210 - "F:\school files\computerarchitecture\sbise\cpu_rij\processer.v" line 64: Output port <imm_s> of the instance <c_i> is unconnected or connected to loadless signal.
    Summary:
	inferred   5 Multiplexer(s).
Unit <Processor> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "F:\school files\computerarchitecture\sbise\cpu_rij\controller.v".
WARNING:Xst:737 - Found 1-bit latch for signal <w_r_s<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <imm_s>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rt_imm_s>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wr_data_s<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <wr_data_s<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ALU_OP<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Write_Reg>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Mem_Write>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_s<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PC_s<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  12 Latch(s).
	inferred   3 Multiplexer(s).
Unit <Controller> synthesized.

Synthesizing Unit <readinst>.
    Related source file is "F:\school files\computerarchitecture\sbise\cpu_rij\readinst.v".
    Found 32-bit register for signal <PC>.
    Found 32-bit adder for signal <PC_new> created at line 13.
    Found 32-bit adder for signal <PC_new[31]_GND_16_o_add_1_OUT> created at line 31.
    Found 32-bit 4-to-1 multiplexer for signal <PC_s[1]_PC_new[31]_wide_mux_2_OUT> created at line 28.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <readinst> synthesized.

Synthesizing Unit <Register_Stack>.
    Related source file is "F:\school files\computerarchitecture\sbise\cpu_rij\registerstack.v".
    Found 1024-bit register for signal <n0046[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_A> created at line 66.
    Found 32-bit 32-to-1 multiplexer for signal <R_Data_B> created at line 67.
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
Unit <Register_Stack> synthesized.

Synthesizing Unit <Alu>.
    Related source file is "F:\school files\computerarchitecture\sbise\cpu_rij\alu.v".
        ONE32 = 32'b00000000000000000000000000000001
        ZERO32 = 32'b00000000000000000000000000000000
    Found 33-bit subtractor for signal <GND_19_o_GND_19_o_sub_13_OUT> created at line 24.
    Found 33-bit adder for signal <n0315> created at line 22.
    Found 32-bit shifter logical left for signal <B[31]_A[31]_shift_left_17_OUT> created at line 28
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1357_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1365_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1373_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1381_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1389_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1397_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1405_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1413_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1421_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1429_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1437_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1445_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1453_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1461_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1469_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1477_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1485_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1493_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1501_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1509_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1517_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1525_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1533_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1541_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1549_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1557_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1565_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1573_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1581_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1589_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1597_o> created at line 15.
    Found 1-bit 8-to-1 multiplexer for signal <F[31]_A[31]_MUX_1605_o> created at line 15.
WARNING:Xst:737 - Found 1-bit latch for signal <carry>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator greater for signal <A[31]_B[31]_LessThan_15_o> created at line 26
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Latch(s).
	inferred   1 Comparator(s).
	inferred  34 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <Alu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 2
 1024-bit register                                     : 1
 32-bit register                                       : 1
# Latches                                              : 13
 1-bit latch                                           : 13
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 77
 1-bit 2-to-1 multiplexer                              : 4
 1-bit 8-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/RAM.ngc>.
Reading core <ipcore_dir/ROM_inst.ngc>.
Loading core <RAM> for timing and area information for instance <ram_i>.
Loading core <ROM_inst> for timing and area information for instance <rominst>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 1056
 Flip-Flops                                            : 1056
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 76
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 8-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 36
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Processor> ...

Optimizing unit <readinst> ...

Optimizing unit <Register_Stack> ...

Optimizing unit <Alu> ...

Optimizing unit <Controller> ...
WARNING:Xst:2677 - Node <c_i/imm_s> of sequential type is unconnected in block <Processor>.
WARNING:Xst:1293 - FF/Latch <rs_i/REG_Files_0_0> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_1> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_2> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_3> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_4> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_5> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_6> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_7> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_8> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_9> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_10> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_11> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_12> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_13> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_14> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_15> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_16> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_17> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_18> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_19> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_20> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_21> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_22> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_23> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_24> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_25> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_26> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_27> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_28> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_29> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_30> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <rs_i/REG_Files_0_31> has a constant value of 0 in block <Processor>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Processor, actual ratio is 31.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1024
 Flip-Flops                                            : 1024

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Processor.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2497
#      GND                         : 3
#      INV                         : 2
#      LUT1                        : 42
#      LUT2                        : 34
#      LUT3                        : 1061
#      LUT4                        : 87
#      LUT5                        : 99
#      LUT6                        : 821
#      MUXCY                       : 140
#      MUXF7                       : 80
#      VCC                         : 3
#      XORCY                       : 125
# FlipFlops/Latches                : 1036
#      FDC                         : 32
#      FDCE                        : 992
#      LD                          : 12
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 67
#      IBUF                        : 1
#      OBUF                        : 66

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1036  out of  18224     5%  
 Number of Slice LUTs:                 2146  out of   9112    23%  
    Number used as Logic:              2146  out of   9112    23%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2147
   Number with an unused Flip Flop:    1111  out of   2147    51%  
   Number with an unused LUT:             1  out of   2147     0%  
   Number of fully used LUT-FF pairs:  1035  out of   2147    48%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          69
 Number of bonded IOBs:                  69  out of    232    29%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                           | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------------+------------------------+-------+
clk                                                                    | BUFGP                  | 1025  |
a_i/ALU_OP[2]_ALU_OP[2]_AND_127_o(a_i/ALU_OP[2]_ALU_OP[2]_AND_127_o1:O)| NONE(*)(a_i/carry)     | 1     |
c_i/_n0094(c_i/out1:O)                                                 | NONE(*)(c_i/rt_imm_s)  | 8     |
c_i/OP[5]_func[5]_Select_59_o(c_i/OP[5]_func[5]_Select_59_o3:O)        | NONE(*)(c_i/ALU_OP_0)  | 3     |
clk_m                                                                  | BUFGP                  | 1     |
-----------------------------------------------------------------------+------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 14.525ns (Maximum Frequency: 68.849MHz)
   Minimum input arrival time before clock: 3.864ns
   Maximum output required time after clock: 17.343ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 14.525ns (frequency: 68.849MHz)
  Total number of paths / destination ports: 8401649 / 2028
-------------------------------------------------------------------------
Delay:               7.262ns (Levels of Logic = 5)
  Source:            ri_i/rominst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       ri_i/PC_3 (FF)
  Source Clock:      clk falling
  Destination Clock: clk rising

  Data Path: ri_i/rominst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to ri_i/PC_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO5  257   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<21>)
     end scope: 'ri_i/rominst:douta<21>'
     LUT6:I4->O            1   0.203   0.827  rs_i/Mmux_R_Data_A_876 (rs_i/Mmux_R_Data_A_876)
     LUT6:I2->O            1   0.203   0.000  rs_i/Mmux_R_Data_A_325 (rs_i/Mmux_R_Data_A_325)
     MUXF7:I1->O          52   0.140   1.561  rs_i/Mmux_R_Data_A_2_f7_24 (R_Data_A<3>)
     LUT6:I5->O            1   0.205   0.000  ri_i/Mmux_PC_s[1]_PC_new[31]_wide_mux_2_OUT261 (ri_i/PC_s[1]_PC_new[31]_wide_mux_2_OUT<3>)
     FDC:D                     0.102          ri_i/PC_3
    ----------------------------------------
    Total                      7.262ns (2.703ns logic, 4.559ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'c_i/_n0094'
  Clock period: 11.008ns (frequency: 90.840MHz)
  Total number of paths / destination ports: 1681 / 1
-------------------------------------------------------------------------
Delay:               11.008ns (Levels of Logic = 10)
  Source:            c_i/rt_imm_s (LATCH)
  Destination:       c_i/PC_s_1 (LATCH)
  Source Clock:      c_i/_n0094 falling
  Destination Clock: c_i/_n0094 falling

  Data Path: c_i/rt_imm_s to c_i/PC_s_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             132   0.498   2.066  c_i/rt_imm_s (c_i/rt_imm_s)
     LUT3:I1->O            7   0.203   1.021  Mmux_ALU_B291 (ALU_B<6>)
     LUT6:I2->O            4   0.203   0.788  a_i/Sh71 (a_i/Sh7)
     LUT3:I1->O            2   0.203   0.721  a_i/Sh4711 (a_i/Sh471)
     LUT6:I4->O            2   0.203   0.617  a_i/Mmux_F[31]_A[31]_MUX_1421_o13 (a_i/Mmux_F[31]_A[31]_MUX_1421_o12)
     LUT6:I5->O            2   0.205   0.864  a_i/Mmux_F[31]_A[31]_MUX_1421_o14 (ALU_F_23_OBUF)
     LUT6:I2->O            1   0.203   0.580  a_i/F[31]_GND_19_o_equal_27_o<31>3 (a_i/F[31]_GND_19_o_equal_27_o<31>2)
     LUT5:I4->O            1   0.205   0.580  a_i/F[31]_GND_19_o_equal_27_o<31>4 (a_i/F[31]_GND_19_o_equal_27_o<31>3)
     LUT4:I3->O            1   0.205   0.580  a_i/F[31]_GND_19_o_equal_27_o<31>8_SW0 (N52)
     LUT6:I5->O            2   0.205   0.617  a_i/F[31]_GND_19_o_equal_27_o<31>8 (ZF_OBUF)
     LUT6:I5->O            1   0.205   0.000  c_i/OP[5]_GND_2_o_Select_72_o3 (c_i/OP[5]_GND_2_o_Select_72_o)
     LD:D                      0.037          c_i/PC_s_1
    ----------------------------------------
    Total                     11.008ns (2.575ns logic, 8.433ns route)
                                       (23.4% logic, 76.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1024 / 1024
-------------------------------------------------------------------------
Offset:              3.864ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       ri_i/PC_31 (FF)
  Destination Clock: clk rising

  Data Path: rst to ri_i/PC_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1024   1.222   2.212  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          ri_i/PC_0
    ----------------------------------------
    Total                      3.864ns (1.652ns logic, 2.212ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c_i/OP[5]_func[5]_Select_59_o'
  Total number of paths / destination ports: 592 / 34
-------------------------------------------------------------------------
Offset:              11.851ns (Levels of Logic = 8)
  Source:            c_i/ALU_OP_0 (LATCH)
  Destination:       ZF (PAD)
  Source Clock:      c_i/OP[5]_func[5]_Select_59_o falling

  Data Path: c_i/ALU_OP_0 to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              59   0.498   1.835  c_i/ALU_OP_0 (c_i/ALU_OP_0)
     LUT3:I0->O           22   0.205   1.478  a_i/Mmux_F[31]_A[31]_MUX_1421_o131 (a_i/Mmux_F[31]_A[31]_MUX_1357_o12)
     LUT5:I0->O            1   0.203   0.684  a_i/Mmux_F[31]_A[31]_MUX_1477_o14_SW0 (N36)
     LUT6:I4->O            3   0.203   0.898  a_i/Mmux_F[31]_A[31]_MUX_1477_o15 (ALU_F_16_OBUF)
     LUT6:I2->O            1   0.203   0.580  a_i/F[31]_GND_19_o_equal_27_o<31>1 (a_i/F[31]_GND_19_o_equal_27_o<31>)
     LUT5:I4->O            1   0.205   0.684  a_i/F[31]_GND_19_o_equal_27_o<31>2 (a_i/F[31]_GND_19_o_equal_27_o<31>1)
     LUT4:I2->O            1   0.203   0.580  a_i/F[31]_GND_19_o_equal_27_o<31>8_SW0 (N52)
     LUT6:I5->O            2   0.205   0.616  a_i/F[31]_GND_19_o_equal_27_o<31>8 (ZF_OBUF)
     OBUF:I->O                 2.571          ZF_OBUF (ZF)
    ----------------------------------------
    Total                     11.851ns (4.496ns logic, 7.355ns route)
                                       (37.9% logic, 62.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'c_i/_n0094'
  Total number of paths / destination ports: 3456 / 34
-------------------------------------------------------------------------
Offset:              13.336ns (Levels of Logic = 10)
  Source:            c_i/rt_imm_s (LATCH)
  Destination:       ZF (PAD)
  Source Clock:      c_i/_n0094 falling

  Data Path: c_i/rt_imm_s to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             132   0.498   2.066  c_i/rt_imm_s (c_i/rt_imm_s)
     LUT3:I1->O            7   0.203   1.021  Mmux_ALU_B291 (ALU_B<6>)
     LUT6:I2->O            4   0.203   0.788  a_i/Sh71 (a_i/Sh7)
     LUT3:I1->O            2   0.203   0.721  a_i/Sh4711 (a_i/Sh471)
     LUT6:I4->O            2   0.203   0.617  a_i/Mmux_F[31]_A[31]_MUX_1421_o13 (a_i/Mmux_F[31]_A[31]_MUX_1421_o12)
     LUT6:I5->O            2   0.205   0.864  a_i/Mmux_F[31]_A[31]_MUX_1421_o14 (ALU_F_23_OBUF)
     LUT6:I2->O            1   0.203   0.580  a_i/F[31]_GND_19_o_equal_27_o<31>3 (a_i/F[31]_GND_19_o_equal_27_o<31>2)
     LUT5:I4->O            1   0.205   0.580  a_i/F[31]_GND_19_o_equal_27_o<31>4 (a_i/F[31]_GND_19_o_equal_27_o<31>3)
     LUT4:I3->O            1   0.205   0.580  a_i/F[31]_GND_19_o_equal_27_o<31>8_SW0 (N52)
     LUT6:I5->O            2   0.205   0.616  a_i/F[31]_GND_19_o_equal_27_o<31>8 (ZF_OBUF)
     OBUF:I->O                 2.571          ZF_OBUF (ZF)
    ----------------------------------------
    Total                     13.336ns (4.904ns logic, 8.432ns route)
                                       (36.8% logic, 63.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 553566 / 34
-------------------------------------------------------------------------
Offset:              17.343ns (Levels of Logic = 14)
  Source:            ri_i/rominst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       ZF (PAD)
  Source Clock:      clk falling

  Data Path: ri_i/rominst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to ZF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO5  257   1.850   2.171  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<21>)
     end scope: 'ri_i/rominst:douta<21>'
     LUT6:I4->O            1   0.203   0.827  rs_i/Mmux_R_Data_A_822 (rs_i/Mmux_R_Data_A_822)
     LUT6:I2->O            1   0.203   0.000  rs_i/Mmux_R_Data_A_37 (rs_i/Mmux_R_Data_A_37)
     MUXF7:I1->O           7   0.140   1.138  rs_i/Mmux_R_Data_A_2_f7_6 (R_Data_A<16>)
     LUT6:I0->O            1   0.203   0.808  a_i/out3 (a_i/out2)
     LUT6:I3->O           19   0.205   1.072  a_i/out7 (a_i/_n0478)
     LUT3:I2->O           11   0.205   1.111  a_i/Mmux_F[31]_A[31]_MUX_1549_o12111 (a_i/Mmux_F[31]_A[31]_MUX_1549_o1211)
     LUT6:I3->O            1   0.205   0.000  a_i/Mmux_F[31]_A[31]_MUX_1517_o12_G (N67)
     MUXF7:I1->O           3   0.140   1.015  a_i/Mmux_F[31]_A[31]_MUX_1517_o12 (ALU_F_11_OBUF)
     LUT6:I0->O            1   0.203   0.580  a_i/F[31]_GND_19_o_equal_27_o<31>1 (a_i/F[31]_GND_19_o_equal_27_o<31>)
     LUT5:I4->O            1   0.205   0.684  a_i/F[31]_GND_19_o_equal_27_o<31>2 (a_i/F[31]_GND_19_o_equal_27_o<31>1)
     LUT4:I2->O            1   0.203   0.580  a_i/F[31]_GND_19_o_equal_27_o<31>8_SW0 (N52)
     LUT6:I5->O            2   0.205   0.616  a_i/F[31]_GND_19_o_equal_27_o<31>8 (ZF_OBUF)
     OBUF:I->O                 2.571          ZF_OBUF (ZF)
    ----------------------------------------
    Total                     17.343ns (6.741ns logic, 10.602ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_m'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              5.037ns (Levels of Logic = 2)
  Source:            ram_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (RAM)
  Destination:       M_R_Data<31> (PAD)
  Source Clock:      clk_m rising

  Data Path: ram_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram to M_R_Data<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKBRDCLK->DOBDO15    2   1.850   0.616  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.WIDE_PRIM9.ram (douta<31>)
     end scope: 'ram_i:douta<31>'
     OBUF:I->O                 2.571          M_R_Data_31_OBUF (M_R_Data<31>)
    ----------------------------------------
    Total                      5.037ns (4.421ns logic, 0.616ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'a_i/ALU_OP[2]_ALU_OP[2]_AND_127_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.433ns (Levels of Logic = 2)
  Source:            a_i/carry (LATCH)
  Destination:       OF (PAD)
  Source Clock:      a_i/ALU_OP[2]_ALU_OP[2]_AND_127_o falling

  Data Path: a_i/carry to OF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.580  a_i/carry (a_i/carry)
     LUT6:I5->O            1   0.205   0.579  a_i/OF1 (OF_OBUF)
     OBUF:I->O                 2.571          OF_OBUF (OF)
    ----------------------------------------
    Total                      4.433ns (3.274ns logic, 1.159ns route)
                                       (73.9% logic, 26.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock a_i/ALU_OP[2]_ALU_OP[2]_AND_127_o
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
c_i/OP[5]_func[5]_Select_59_o|         |         |    2.639|         |
c_i/_n0094                   |         |         |    4.997|         |
clk                          |         |         |    9.208|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock c_i/OP[5]_func[5]_Select_59_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    5.456|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock c_i/_n0094
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
c_i/OP[5]_func[5]_Select_59_o|         |         |    9.523|         |
c_i/_n0094                   |         |         |   11.008|         |
clk                          |         |         |   15.015|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
c_i/OP[5]_func[5]_Select_59_o|         |         |    7.547|         |
c_i/_n0094                   |         |    2.459|    9.257|         |
clk                          |    4.467|    7.262|   13.200|         |
clk_m                        |         |         |    4.619|         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_m
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
c_i/OP[5]_func[5]_Select_59_o|         |    4.979|         |         |
c_i/_n0094                   |         |    7.652|         |         |
clk                          |         |   11.419|         |         |
-----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.50 secs
 
--> 

Total memory usage is 4544316 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   49 (   0 filtered)
Number of infos    :    2 (   0 filtered)

