#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:48:12 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Mon Nov 28 18:49:22 2022
# Process ID: 73550
# Current directory: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/synth
# Command line: vivado -mode batch -source synthesize_4.tcl
# Log file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/synth/vivado.log
# Journal file: /home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/synth/vivado.jou
#-----------------------------------------------------------
source synthesize_4.tcl
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/arithmetic_units.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/delay_buffer.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/elastic_components.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/MemCont.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/multipliers.vhd
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/mul_wrapper.vhd
# read_verilog  ../sim/VHDL_SRC/LSQ_A.v
# read_vhdl -vhdl2008 ../sim/VHDL_SRC/triangular_optimized.vhd
# read_xdc period_4.xdc
# synth_design -top triangular -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Command: synth_design -top triangular -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 74451 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1979.738 ; gain = 201.531 ; free physical = 28433 ; free virtual = 219619
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'triangular' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/triangular_optimized.vhd:46]
INFO: [Synth 8-638] synthesizing module 'start_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB' (1#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB' (2#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer' (3#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node' (4#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'Const' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const' (5#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'add_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:67]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module '\join ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN' (6#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
INFO: [Synth 8-256] done synthesizing module '\join ' (7#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-256] done synthesizing module 'add_op' (8#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:67]
INFO: [Synth 8-638] synthesizing module 'icmp_sgt_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:741]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'icmp_sgt_op' (9#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:741]
INFO: [Synth 8-638] synthesizing module '\fork ' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN' (10#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-638] synthesizing module 'eagerFork_RegisterBLock' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module 'eagerFork_RegisterBLock' (11#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:623]
INFO: [Synth 8-256] done synthesizing module '\fork ' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'branch' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (12#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:113]
INFO: [Synth 8-638] synthesizing module 'branchSimple' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branchSimple' (13#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:553]
INFO: [Synth 8-256] done synthesizing module 'branch' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'start_node__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1034]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TEHB__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:167]
INFO: [Synth 8-638] synthesizing module 'OEHB__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OEHB__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:242]
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'start_node__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1034]
INFO: [Synth 8-638] synthesizing module 'branch__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'branch__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:584]
INFO: [Synth 8-638] synthesizing module 'Const__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Const__parameterized0' (14#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1564]
INFO: [Synth 8-638] synthesizing module 'merge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized0' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized1' (15#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1810]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized1' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized2' (16#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'cntrlMerge' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1882]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
	Parameter COND_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_notehb' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:853]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_notehb' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:853]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized3' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized3' (17#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
WARNING: [Synth 8-3848] Net dataOutArray[0] in module/entity cntrlMerge does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1879]
INFO: [Synth 8-256] done synthesizing module 'cntrlMerge' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1882]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized1' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'elasticBuffer__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elasticBuffer__parameterized2' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:303]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized4' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized1' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized1' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized4' (18#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'sext_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:274]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sext_op' (19#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:274]
INFO: [Synth 8-638] synthesizing module 'getelementptr_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:1005]
	Parameter INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter INPUT_SIZE bound to: 32 - type: integer 
	Parameter OUTPUT_SIZE bound to: 32 - type: integer 
	Parameter CONST_SIZE bound to: 1 - type: integer 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'getelementptr_op' (20#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:1005]
INFO: [Synth 8-638] synthesizing module 'mc_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:583]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mc_load_op' (21#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:583]
INFO: [Synth 8-638] synthesizing module 'mul_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/mul_wrapper.vhd:26]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mul_4_stage' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/multipliers.vhd:23]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mul_4_stage' (22#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/multipliers.vhd:23]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/delay_buffer.vhd:16]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (23#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/delay_buffer.vhd:16]
WARNING: [Synth 8-3848] Net oehb_datain in module/entity mul_op does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/mul_wrapper.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mul_op' (24#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/mul_wrapper.vhd:26]
INFO: [Synth 8-638] synthesizing module 'lsq_load_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1987]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_load_op' (25#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1987]
INFO: [Synth 8-638] synthesizing module 'sub_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:107]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sub_op' (26#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:107]
INFO: [Synth 8-638] synthesizing module 'lsq_store_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:2033]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 2 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lsq_store_op' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:2033]
INFO: [Synth 8-638] synthesizing module 'fork__parameterized5' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter SIZE bound to: 7 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'orN__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
	Parameter n bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'orN__parameterized2' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'fork__parameterized5' (27#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:671]
INFO: [Synth 8-638] synthesizing module 'nontranspFifo' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1357]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elasticFifoInner' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 3 - type: integer 
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1196]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1199]
INFO: [Synth 8-256] done synthesizing module 'elasticFifoInner' (28#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1167]
INFO: [Synth 8-256] done synthesizing module 'nontranspFifo' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1357]
INFO: [Synth 8-638] synthesizing module 'merge__parameterized2' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
	Parameter INPUTS bound to: 2 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge__parameterized2' (29#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:783]
INFO: [Synth 8-638] synthesizing module 'ret_op' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:24]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ret_op' (30#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/arithmetic_units.vhd:24]
INFO: [Synth 8-3491] module 'LSQ_A' declared at '/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39714' bound to instance 'c_LSQ_A' of component 'LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/triangular_optimized.vhd:4339]
INFO: [Synth 8-6157] synthesizing module 'LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39714]
INFO: [Synth 8-6157] synthesizing module 'STORE_QUEUE_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6155] done synthesizing module 'STORE_QUEUE_LSQ_A' (31#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/LSQ_A.v:1]
INFO: [Synth 8-6157] synthesizing module 'LOAD_QUEUE_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/LSQ_A.v:9077]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_QUEUE_LSQ_A' (32#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/LSQ_A.v:9077]
INFO: [Synth 8-6157] synthesizing module 'GROUP_ALLOCATOR_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39337]
INFO: [Synth 8-6155] done synthesizing module 'GROUP_ALLOCATOR_LSQ_A' (33#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39337]
INFO: [Synth 8-6157] synthesizing module 'LOAD_PORT_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39523]
INFO: [Synth 8-6155] done synthesizing module 'LOAD_PORT_LSQ_A' (34#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39523]
INFO: [Synth 8-6157] synthesizing module 'STORE_DATA_PORT_LSQ_A' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39623]
INFO: [Synth 8-6155] done synthesizing module 'STORE_DATA_PORT_LSQ_A' (35#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39623]
INFO: [Synth 8-6155] done synthesizing module 'LSQ_A' (36#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39714]
INFO: [Synth 8-638] synthesizing module 'MemCont' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 2 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (37#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (38#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (39#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 2 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (40#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (41#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:464]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:287]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (42#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:287]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:326]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (43#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:326]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:362]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (44#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:362]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:396]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (45#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (46#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:464]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'MemCont__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
	Parameter DATA_SIZE bound to: 32 - type: integer 
	Parameter ADDRESS_SIZE bound to: 32 - type: integer 
	Parameter BB_COUNT bound to: 1 - type: integer 
	Parameter LOAD_COUNT bound to: 1 - type: integer 
	Parameter STORE_COUNT bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:17]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:52]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:86]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:202]
WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:814]
INFO: [Synth 8-256] done synthesizing module 'MemCont__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/MemCont.vhd:753]
INFO: [Synth 8-638] synthesizing module 'end_node' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:481]
	Parameter INPUTS bound to: 1 - type: integer 
	Parameter MEM_INPUTS bound to: 3 - type: integer 
	Parameter OUTPUTS bound to: 1 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'andN__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'andN__parameterized0' (47#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:24]
WARNING: [Synth 8-3848] Net eReadyArray in module/entity end_node does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:477]
INFO: [Synth 8-256] done synthesizing module 'end_node' (48#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:481]
INFO: [Synth 8-638] synthesizing module 'sink' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 1 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
	Parameter INPUT_COUNT bound to: 1 - type: integer 
	Parameter OUTPUT_COUNT bound to: 0 - type: integer 
	Parameter DATA_SIZE_IN bound to: 32 - type: integer 
	Parameter DATA_SIZE_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (49#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/elastic_components.vhd:1105]
WARNING: [Synth 8-3848] Net n_ready_out in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/triangular_optimized.vhd:23]
WARNING: [Synth 8-3848] Net A_we1 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/triangular_optimized.vhd:31]
WARNING: [Synth 8-3848] Net A_dout1 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/triangular_optimized.vhd:32]
WARNING: [Synth 8-3848] Net x_we1 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/triangular_optimized.vhd:41]
WARNING: [Synth 8-3848] Net x_dout1 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/triangular_optimized.vhd:42]
WARNING: [Synth 8-3848] Net start_0_dataInArray_0 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/triangular_optimized.vhd:161]
WARNING: [Synth 8-3848] Net MC_x_pValidArray_2 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/triangular_optimized.vhd:1517]
WARNING: [Synth 8-3848] Net MC_x_dataInArray_2 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/triangular_optimized.vhd:1513]
WARNING: [Synth 8-3848] Net MC_x_pValidArray_3 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/triangular_optimized.vhd:1518]
WARNING: [Synth 8-3848] Net MC_x_dataInArray_3 in module/entity triangular does not have driver. [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/triangular_optimized.vhd:1514]
INFO: [Synth 8-256] done synthesizing module 'triangular' (50#1) [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/triangular_optimized.vhd:46]
WARNING: [Synth 8-3331] design sink has unconnected port clk
WARNING: [Synth 8-3331] design sink has unconnected port rst
WARNING: [Synth 8-3331] design sink has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][31]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][30]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][29]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][28]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][27]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][26]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][25]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][24]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][23]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][22]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][21]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][20]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][19]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][18]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][17]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][16]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][15]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][14]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][13]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][12]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][11]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][10]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][9]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][8]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][7]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][6]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][5]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][4]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][3]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][2]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][1]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design sink__parameterized0 has unconnected port pValidArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[2]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[1]
WARNING: [Synth 8-3331] design end_node has unconnected port eReadyArray[0]
WARNING: [Synth 8-3331] design end_node has unconnected port clk
WARNING: [Synth 8-3331] design end_node has unconnected port rst
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont__parameterized0 has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design MemCont has unconnected port io_Empty_Ready
WARNING: [Synth 8-3331] design MemCont has unconnected port io_wrDataPorts_valid[0]
WARNING: [Synth 8-3331] design merge_notehb has unconnected port clk
WARNING: [Synth 8-3331] design merge_notehb has unconnected port rst
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataOutArray[0][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[1][0]
WARNING: [Synth 8-3331] design cntrlMerge has unconnected port dataInArray[0][0]
WARNING: [Synth 8-3331] design add_op has unconnected port clk
WARNING: [Synth 8-3331] design add_op has unconnected port rst
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design branch__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design branch has unconnected port clk
WARNING: [Synth 8-3331] design branch has unconnected port rst
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port clk
WARNING: [Synth 8-3331] design icmp_sgt_op has unconnected port rst
WARNING: [Synth 8-3331] design Const has unconnected port clk
WARNING: [Synth 8-3331] design Const has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_store_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port clk
WARNING: [Synth 8-3331] design sub_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port rst
WARNING: [Synth 8-3331] design lsq_load_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port clk
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port rst
WARNING: [Synth 8-3331] design getelementptr_op has unconnected port pValidArray[2]
WARNING: [Synth 8-3331] design sext_op has unconnected port clk
WARNING: [Synth 8-3331] design sext_op has unconnected port rst
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port clk
WARNING: [Synth 8-3331] design Const__parameterized0 has unconnected port rst
WARNING: [Synth 8-3331] design triangular has unconnected port n_ready_out
WARNING: [Synth 8-3331] design triangular has unconnected port A_we1
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[31]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[30]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[29]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[28]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[27]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[26]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[25]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[24]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[23]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[22]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[21]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[20]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[19]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[18]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[17]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[16]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[15]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[14]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[13]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[12]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[11]
WARNING: [Synth 8-3331] design triangular has unconnected port A_dout1[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2256.516 ; gain = 478.309 ; free physical = 26527 ; free virtual = 217751
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2262.445 ; gain = 484.238 ; free physical = 25967 ; free virtual = 217191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 2262.445 ; gain = 484.238 ; free physical = 25967 ; free virtual = 217190
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2262.445 ; gain = 0.000 ; free physical = 25708 ; free virtual = 216932
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/synth/period_4.xdc]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/synth/period_4.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2413.285 ; gain = 0.000 ; free physical = 25283 ; free virtual = 216507
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2413.285 ; gain = 0.000 ; free physical = 25308 ; free virtual = 216534
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 24609 ; free virtual = 215875
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 24603 ; free virtual = 215869
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 24596 ; free virtual = 215863
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39613]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/LSQ_A.v:39704]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:53 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 23080 ; free virtual = 214393
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|     25164|
|2     |LOAD_QUEUE_LSQ_A__GB1 |           1|     25688|
|3     |LOAD_QUEUE_LSQ_A__GB2 |           1|     17976|
|4     |LOAD_QUEUE_LSQ_A__GB3 |           1|     20511|
|5     |LSQ_A__GC0            |           1|     13240|
|6     |triangular__GC0       |           1|     15259|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 65    
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 132   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 38    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 943   
+---Multipliers : 
	                32x32  Multipliers := 3     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 82    
	   2 Input     16 Bit        Muxes := 608   
	  17 Input     16 Bit        Muxes := 80    
	   2 Input      5 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 564   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LOAD_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 48    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 688   
+---Muxes : 
	   2 Input    512 Bit        Muxes := 16    
	   2 Input     32 Bit        Muxes := 18    
	   2 Input     16 Bit        Muxes := 576   
	  17 Input     16 Bit        Muxes := 48    
	  15 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 368   
Module STORE_QUEUE_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 31    
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 32    
	                4 Bit    Registers := 19    
	                1 Bit    Registers := 96    
+---Muxes : 
	  17 Input     16 Bit        Muxes := 32    
	   2 Input     16 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 95    
Module GROUP_ALLOCATOR_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module LOAD_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module STORE_DATA_PORT_LSQ_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module start_node 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module start_node__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module orN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module merge_notehb__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module orN__parameterized0__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module TEHB__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mul_4_stage 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module delay_buffer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module OEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module andN__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module getelementptr_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
Module andN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sub_op 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
Module andN__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized0__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module merge_notehb__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module orN__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module elasticFifoInner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               96 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module TEHB__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module OEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module TEHB__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module andN__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module merge__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module orN__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module andN__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TEHB__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TEHB__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module andN__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module add_op 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module TEHB__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module TEHB__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module merge__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module merge_notehb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module TEHB__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module orN__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module eagerFork_RegisterBLock__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module eagerFork_RegisterBLock__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module TEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module OEHB__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module read_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module read_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module write_address_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_address_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module read_data_signals__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module write_address_mux__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module write_data_signals__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module MemCont__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module andN__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module andN__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_3_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_4_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_5_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_6_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_7_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_8_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_9_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_10_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_11_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_12_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_13_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_14_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_15_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (storeQ/portQ_0_reg)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/multipliers.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q0_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/multipliers.vhd:42]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q1_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/multipliers.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element mul_17/multiply_unit/q2_reg was removed.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/sim/VHDL_SRC/multipliers.vhd:44]
DSP Report: Generating DSP mul_17/multiply_unit/q0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q0_reg.
DSP Report: Generating DSP mul_17/multiply_unit/q1_reg, operation Mode is: (PCIN>>17)+(A2*B)'.
DSP Report: register mul_17/multiply_unit/q1_reg is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: register mul_17/multiply_unit/q1_reg is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q1_reg.
DSP Report: Generating DSP mul_17/multiply_unit/q2_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q2_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q0_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q2_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: register mul_17/multiply_unit/q1_reg is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q2_reg.
DSP Report: operator mul_17/multiply_unit/mul is absorbed into DSP mul_17/multiply_unit/q2_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Buffer_17/tehb1/full_reg_reg )
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[16]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[17]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[14]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[15]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[12]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[13]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[22]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[23]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[20]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[21]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[18]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[19]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[28]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[29]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[26]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[27]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[24]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[25]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[4]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[5]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[2]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[3]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[0]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[1]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[10]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[11]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[8]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[9]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer_5/\tehb/data_reg_reg[6] )
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[7]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'Buffer_5/tehb/data_reg_reg[30]' (FDCE) to 'Buffer_5/tehb/data_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer_5/\tehb/data_reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Buffer_5/\tehb/full_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[4] )
INFO: [Synth 8-3886] merging instance 'forkC_24/generateBlocks[2].regblock/reg_value_reg' (FDP) to 'forkC_24/generateBlocks[3].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'forkC_24/generateBlocks[3].regblock/reg_value_reg' (FDP) to 'forkC_24/generateBlocks[5].regblock/reg_value_reg'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[4]' (FDE) to 'MC_x/counter1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[3]' (FDE) to 'MC_x/counter1_reg[2]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[2]' (FDE) to 'MC_x/counter1_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[7] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[7]' (FDE) to 'MC_x/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[1]' (FDE) to 'MC_x/counter1_reg[6]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[6]' (FDE) to 'MC_x/counter1_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[10] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[10]' (FDE) to 'MC_x/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[5]' (FDE) to 'MC_x/counter1_reg[9]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[9]' (FDE) to 'MC_x/counter1_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[13] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[13]' (FDE) to 'MC_x/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[8]' (FDE) to 'MC_x/counter1_reg[12]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[12]' (FDE) to 'MC_x/counter1_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[16] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[16]' (FDE) to 'MC_x/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[11]' (FDE) to 'MC_x/counter1_reg[15]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[15]' (FDE) to 'MC_x/counter1_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[19] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[19]' (FDE) to 'MC_x/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[14]' (FDE) to 'MC_x/counter1_reg[18]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[18]' (FDE) to 'MC_x/counter1_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[22] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[22]' (FDE) to 'MC_x/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[17]' (FDE) to 'MC_x/counter1_reg[21]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[21]' (FDE) to 'MC_x/counter1_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[25] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[25]' (FDE) to 'MC_x/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[20]' (FDE) to 'MC_x/counter1_reg[24]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[24]' (FDE) to 'MC_x/counter1_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[28] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[28]' (FDE) to 'MC_x/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[23]' (FDE) to 'MC_x/counter1_reg[27]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[27]' (FDE) to 'MC_x/counter1_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[26] )
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[30]' (FDE) to 'MC_x/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[26]' (FDE) to 'MC_x/counter1_reg[31]'
INFO: [Synth 8-3886] merging instance 'MC_x/counter1_reg[31]' (FDE) to 'MC_x/counter1_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter1_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MC_x/\counter_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\phiC_15/fork_C1/generateBlocks[1].regblock/reg_value_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:58 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 14795 ; free virtual = 206211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------+-----------+----------------------+-------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------+-----------+----------------------+-------------+
|Buffer_5    | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
+------------+-----------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|triangular__GC0 | (A2*B2)'           | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|triangular__GC0 | (PCIN>>17)+(A2*B)' | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|triangular__GC0 | (PCIN+(A''*B2)')'  | 18     | 15     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 1    | 1    | 
+----------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB0 |           1|     15428|
|2     |LOAD_QUEUE_LSQ_A__GB1 |           1|     27214|
|3     |LOAD_QUEUE_LSQ_A__GB2 |           1|      9820|
|4     |LOAD_QUEUE_LSQ_A__GB3 |           1|     17991|
|5     |LSQ_A__GC0            |           1|      5973|
|6     |triangular__GC0       |           1|      9801|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:02:14 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 16608 ; free virtual = 208093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:02:33 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 18584 ; free virtual = 210182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-----------------+-----------+----------------------+-------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives  | 
+------------+-----------------+-----------+----------------------+-------------+
|Buffer_5    | fifo/Memory_reg | Implied   | 4 x 32               | RAM32M x 6	 | 
+------------+-----------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB1 |           1|     27214|
|2     |LOAD_QUEUE_LSQ_A__GB2 |           1|      9795|
|3     |LOAD_QUEUE_LSQ_A__GB3 |           1|     17510|
|4     |triangular_GT0        |           1|     31187|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:58 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 17754 ; free virtual = 209374
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |LOAD_QUEUE_LSQ_A__GB1 |           1|      9516|
|2     |LOAD_QUEUE_LSQ_A__GB2 |           1|      3224|
|3     |LOAD_QUEUE_LSQ_A__GB3 |           1|      5543|
|4     |triangular_GT0        |           1|     11357|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:03:08 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 21402 ; free virtual = 213036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:03:08 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 21399 ; free virtual = 213032
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:08 ; elapsed = 00:03:11 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 21466 ; free virtual = 213099
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:08 ; elapsed = 00:03:11 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 21436 ; free virtual = 213069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:09 ; elapsed = 00:03:12 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 21421 ; free virtual = 213054
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:09 ; elapsed = 00:03:12 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 21457 ; free virtual = 213090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  1015|
|2     |DSP48E1_3 |     1|
|3     |DSP48E1_4 |     1|
|4     |DSP48E1_5 |     1|
|5     |LUT1      |    67|
|6     |LUT2      |  1243|
|7     |LUT3      |  1022|
|8     |LUT4      |  5783|
|9     |LUT5      |  5100|
|10    |LUT6      |  9080|
|11    |MUXF7     |  1247|
|12    |MUXF8     |   106|
|13    |RAM32M    |     3|
|14    |FDCE      |  1355|
|15    |FDPE      |    62|
|16    |FDRE      |  3665|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------------+------------------------------------+------+
|      |Instance                           |Module                              |Cells |
+------+-----------------------------------+------------------------------------+------+
|1     |top                                |                                    | 29751|
|2     |  Buffer_1                         |elasticBuffer__parameterized1       |   146|
|3     |    oehb1                          |OEHB_176                            |    81|
|4     |    tehb1                          |TEHB_177                            |    65|
|5     |  Buffer_10                        |elasticBuffer__parameterized1_0     |   131|
|6     |    oehb1                          |OEHB_174                            |    66|
|7     |    tehb1                          |TEHB_175                            |    65|
|8     |  Buffer_11                        |TEHB                                |    97|
|9     |  Buffer_12                        |TEHB_1                              |    65|
|10    |  Buffer_13                        |TEHB__parameterized0                |     9|
|11    |  Buffer_14                        |elasticBuffer__parameterized1_2     |   100|
|12    |    oehb1                          |OEHB_172                            |    35|
|13    |    tehb1                          |TEHB_173                            |    65|
|14    |  Buffer_15                        |TEHB__parameterized0_3              |    14|
|15    |  Buffer_16                        |elasticBuffer__parameterized2       |     6|
|16    |    oehb1                          |OEHB__parameterized0_170            |     5|
|17    |    tehb1                          |TEHB__parameterized0_171            |     1|
|18    |  Buffer_18                        |elasticBuffer__parameterized2_4     |     2|
|19    |    oehb1                          |OEHB__parameterized0_168            |     1|
|20    |    tehb1                          |TEHB__parameterized0_169            |     1|
|21    |  Buffer_19                        |TEHB__parameterized0_5              |     1|
|22    |  Buffer_2                         |elasticBuffer__parameterized1_6     |   264|
|23    |    oehb1                          |OEHB_166                            |   135|
|24    |    tehb1                          |TEHB_167                            |    65|
|25    |  Buffer_3                         |elasticBuffer__parameterized2_7     |    26|
|26    |    oehb1                          |OEHB__parameterized0_164            |    22|
|27    |    tehb1                          |TEHB__parameterized0_165            |     4|
|28    |  Buffer_4                         |elasticBuffer__parameterized1_8     |    99|
|29    |    oehb1                          |OEHB_162                            |    34|
|30    |    tehb1                          |TEHB_163                            |    65|
|31    |  Buffer_5                         |nontranspFifo                       |   286|
|32    |    fifo                           |elasticFifoInner                    |   286|
|33    |  Buffer_6                         |elasticBuffer__parameterized1_9     |   105|
|34    |    oehb1                          |OEHB_160                            |    38|
|35    |    tehb1                          |TEHB_161                            |    67|
|36    |  Buffer_7                         |elasticBuffer__parameterized1_10    |   105|
|37    |    oehb1                          |OEHB_158                            |    38|
|38    |    tehb1                          |TEHB_159                            |    67|
|39    |  Buffer_8                         |TEHB_11                             |   250|
|40    |  Buffer_9                         |elasticBuffer__parameterized1_12    |   131|
|41    |    oehb1                          |OEHB_156                            |    66|
|42    |    tehb1                          |TEHB_157                            |    65|
|43    |  MC_A                             |MemCont                             |   241|
|44    |    read_arbiter                   |read_memory_arbiter                 |   131|
|45    |      data                         |read_data_signals                   |   131|
|46    |  MC_x                             |MemCont__parameterized0             |    67|
|47    |    read_arbiter                   |read_memory_arbiter__parameterized0 |    67|
|48    |      data                         |read_data_signals__parameterized0   |    67|
|49    |  add_0                            |add_op                              |    72|
|50    |    join_write_temp                |join_154                            |     1|
|51    |      allPValidAndGate             |andN_155                            |     1|
|52    |  add_25                           |add_op_13                           |    40|
|53    |    join_write_temp                |join_152                            |     1|
|54    |      allPValidAndGate             |andN_153                            |     1|
|55    |  add_29                           |add_op_14                           |    43|
|56    |    join_write_temp                |join_150                            |     3|
|57    |      allPValidAndGate             |andN_151                            |     3|
|58    |  add_9                            |add_op_15                           |    28|
|59    |    join_write_temp                |join_148                            |     4|
|60    |      allPValidAndGate             |andN_149                            |     4|
|61    |  c_LSQ_A                          |LSQ_A                               | 25393|
|62    |    LOAD_PORT_LSQ_A                |LOAD_PORT_LSQ_A                     |    17|
|63    |    STORE_ADDR_PORT_LSQ_A          |STORE_DATA_PORT_LSQ_A               |    16|
|64    |    STORE_DATA_PORT_LSQ_A          |STORE_DATA_PORT_LSQ_A_147           |    16|
|65    |    loadQ                          |LOAD_QUEUE_LSQ_A                    | 13462|
|66    |    storeQ                         |STORE_QUEUE_LSQ_A                   | 11882|
|67    |  forkC_20                         |fork__parameterized0                |     4|
|68    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_144         |     1|
|69    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_145         |     1|
|70    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_146         |     2|
|71    |  forkC_21                         |fork__parameterized1                |     4|
|72    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_142         |     2|
|73    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_143         |     2|
|74    |  forkC_22                         |fork__parameterized1_16             |     2|
|75    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_140         |     1|
|76    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_141         |     1|
|77    |  forkC_23                         |fork__parameterized1_17             |     3|
|78    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_138         |     2|
|79    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_139         |     1|
|80    |  forkC_24                         |fork__parameterized5                |    13|
|81    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_133         |     2|
|82    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_134         |     2|
|83    |    \generateBlocks[4].regblock    |eagerFork_RegisterBLock_135         |     1|
|84    |    \generateBlocks[5].regblock    |eagerFork_RegisterBLock_136         |     3|
|85    |    \generateBlocks[6].regblock    |eagerFork_RegisterBLock_137         |     5|
|86    |  forkC_25                         |fork__parameterized0_18             |     9|
|87    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_130         |     1|
|88    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_131         |     2|
|89    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_132         |     6|
|90    |  fork_0                           |\fork                               |     3|
|91    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_127         |     1|
|92    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_128         |     1|
|93    |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_129         |     1|
|94    |  fork_10                          |fork__parameterized2                |     8|
|95    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_125         |     3|
|96    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_126         |     5|
|97    |  fork_11                          |fork_19                             |     9|
|98    |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_122         |     4|
|99    |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_123         |     4|
|100   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_124         |     1|
|101   |  fork_12                          |fork__parameterized2_20             |     7|
|102   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_120         |     4|
|103   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_121         |     3|
|104   |  fork_13                          |fork__parameterized0_21             |     5|
|105   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_117         |     1|
|106   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_118         |     1|
|107   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_119         |     3|
|108   |  fork_14                          |fork__parameterized0_22             |     8|
|109   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_114         |     1|
|110   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_115         |     1|
|111   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_116         |     6|
|112   |  fork_15                          |fork__parameterized0_23             |     9|
|113   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_111         |     5|
|114   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_112         |     1|
|115   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_113         |     3|
|116   |  fork_16                          |fork__parameterized4                |    19|
|117   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_107         |     4|
|118   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_108         |     4|
|119   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_109         |     9|
|120   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_110         |     2|
|121   |  fork_17                          |fork__parameterized4_24             |    14|
|122   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_103         |     2|
|123   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_104         |     3|
|124   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_105         |     3|
|125   |    \generateBlocks[3].regblock    |eagerFork_RegisterBLock_106         |     6|
|126   |  fork_18                          |fork__parameterized0_25             |    10|
|127   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_100         |     2|
|128   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_101         |     5|
|129   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_102         |     3|
|130   |  fork_2                           |fork__parameterized2_26             |     2|
|131   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_98          |     1|
|132   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_99          |     1|
|133   |  fork_3                           |fork__parameterized2_27             |     4|
|134   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_96          |     2|
|135   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_97          |     2|
|136   |  fork_4                           |fork_28                             |    10|
|137   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_93          |     2|
|138   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_94          |     7|
|139   |    \generateBlocks[2].regblock    |eagerFork_RegisterBLock_95          |     1|
|140   |  fork_5                           |fork__parameterized2_29             |     2|
|141   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_91          |     1|
|142   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_92          |     1|
|143   |  fork_8                           |fork__parameterized2_30             |    13|
|144   |    \generateBlocks[0].regblock    |eagerFork_RegisterBLock_89          |     5|
|145   |    \generateBlocks[1].regblock    |eagerFork_RegisterBLock_90          |     8|
|146   |  getelementptr_20                 |getelementptr_op                    |   275|
|147   |  icmp_1                           |icmp_sgt_op                         |    21|
|148   |    join_write_temp                |join_87                             |     2|
|149   |      allPValidAndGate             |andN_88                             |     1|
|150   |  icmp_23                          |icmp_sgt_op_31                      |     5|
|151   |    join_write_temp                |join_85                             |     1|
|152   |      allPValidAndGate             |andN_86                             |     1|
|153   |  icmp_26                          |icmp_sgt_op_32                      |    20|
|154   |    join_write_temp                |join_83                             |     1|
|155   |      allPValidAndGate             |andN_84                             |     1|
|156   |  icmp_5                           |icmp_sgt_op_33                      |    20|
|157   |    join_write_temp                |join_81                             |     1|
|158   |      allPValidAndGate             |andN_82                             |     1|
|159   |  load_13                          |mc_load_op                          |   110|
|160   |    Buffer_1                       |TEHB_79                             |    71|
|161   |    Buffer_2                       |TEHB_80                             |    39|
|162   |  load_16                          |mc_load_op_34                       |   104|
|163   |    Buffer_1                       |TEHB_77                             |    67|
|164   |    Buffer_2                       |TEHB_78                             |    37|
|165   |  mul_17                           |mul_op                              |    45|
|166   |    buff                           |delay_buffer                        |     6|
|167   |    \join                          |join_74                             |     1|
|168   |      allPValidAndGate             |andN_76                             |     1|
|169   |    multiply_unit                  |mul_4_stage                         |    37|
|170   |    oehb                           |OEHB__parameterized0_75             |     1|
|171   |  n                                |start_node                          |   230|
|172   |    startBuff                      |elasticBuffer                       |   226|
|173   |      oehb1                        |OEHB                                |   161|
|174   |      tehb1                        |TEHB_73                             |    65|
|175   |  phiC_10                          |merge__parameterized0               |     1|
|176   |    tehb1                          |TEHB__parameterized0_72             |     1|
|177   |  phiC_11                          |cntrlMerge                          |    19|
|178   |    fork_C1                        |fork__parameterized3_68             |     9|
|179   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock_70          |     2|
|180   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_71          |     7|
|181   |    oehb1                          |TEHB__parameterized0_69             |    10|
|182   |  phiC_12                          |merge__parameterized0_35            |     3|
|183   |    tehb1                          |TEHB__parameterized0_67             |     3|
|184   |  phiC_13                          |cntrlMerge_36                       |    31|
|185   |    fork_C1                        |fork__parameterized3                |    16|
|186   |      \generateBlocks[0].regblock  |eagerFork_RegisterBLock             |     2|
|187   |      \generateBlocks[1].regblock  |eagerFork_RegisterBLock_66          |    14|
|188   |    oehb1                          |TEHB__parameterized0_65             |    15|
|189   |  phiC_14                          |merge__parameterized2               |     1|
|190   |    tehb1                          |TEHB__parameterized0_64             |     1|
|191   |  phiC_15                          |cntrlMerge_37                       |    18|
|192   |    oehb1                          |TEHB__parameterized0_63             |    18|
|193   |  phi_28                           |mux                                 |    65|
|194   |    tehb1                          |TEHB_62                             |    65|
|195   |  phi_4                            |mux_38                              |    65|
|196   |    tehb1                          |TEHB_61                             |    65|
|197   |  phi_8                            |mux_39                              |   113|
|198   |    tehb1                          |TEHB_60                             |   113|
|199   |  phi_n0                           |merge                               |    97|
|200   |    tehb1                          |TEHB_59                             |    97|
|201   |  phi_n1                           |merge_40                            |    33|
|202   |    tehb1                          |TEHB_58                             |    33|
|203   |  phi_n2                           |merge__parameterized1               |    35|
|204   |    tehb1                          |TEHB_57                             |    35|
|205   |  phi_n3                           |merge__parameterized1_41            |    65|
|206   |    tehb1                          |TEHB_56                             |    65|
|207   |  phi_n4                           |merge__parameterized1_42            |    85|
|208   |    tehb1                          |TEHB_55                             |    85|
|209   |  phi_n5                           |merge__parameterized1_43            |    69|
|210   |    tehb1                          |TEHB_54                             |    69|
|211   |  phi_n6                           |merge_44                            |    65|
|212   |    tehb1                          |TEHB_53                             |    65|
|213   |  phi_n7                           |merge_45                            |    67|
|214   |    tehb1                          |TEHB_52                             |    67|
|215   |  phi_n8                           |merge__parameterized1_46            |    66|
|216   |    tehb1                          |TEHB_51                             |    66|
|217   |  phi_n9                           |merge__parameterized1_47            |    67|
|218   |    tehb1                          |TEHB_50                             |    67|
|219   |  ret_0                            |ret_op                              |    66|
|220   |    tehb                           |TEHB_49                             |    66|
|221   |  start_0                          |start_node__parameterized0          |    10|
|222   |    startBuff                      |elasticBuffer__parameterized0       |     6|
|223   |      oehb1                        |OEHB__parameterized0                |     3|
|224   |      tehb1                        |TEHB__parameterized0_48             |     3|
|225   |  sub_22                           |sub_op                              |     1|
|226   |    join_write_temp                |\join                               |     1|
|227   |      allPValidAndGate             |andN                                |     1|
+------+-----------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:03:12 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 21456 ; free virtual = 213089
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 165 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:04 ; elapsed = 00:03:11 . Memory (MB): peak = 2413.285 ; gain = 484.238 ; free physical = 25048 ; free virtual = 216682
Synthesis Optimization Complete : Time (s): cpu = 00:02:12 ; elapsed = 00:03:18 . Memory (MB): peak = 2413.285 ; gain = 635.078 ; free physical = 25069 ; free virtual = 216699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2413.285 ; gain = 0.000 ; free physical = 25038 ; free virtual = 216666
INFO: [Netlist 29-17] Analyzing 2374 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/synth/period_4.xdc]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clk. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/synth/period_4.xdc:2]
Finished Parsing XDC File [/home/elakhras/dynamatic_work/FPGA'23/NEW_attempts/commenting_MERGE_condition_leaving_MUX/triangular/Dynamatic/synth/period_4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2437.297 ; gain = 0.000 ; free physical = 24998 ; free virtual = 216627
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
296 Infos, 122 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:22 ; elapsed = 00:03:45 . Memory (MB): peak = 2437.297 ; gain = 941.121 ; free physical = 25182 ; free virtual = 216810
# report_utilization > utilization_post_syn.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 18:53:19 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : triangular
| Device       : 7k160tfbg484-1
| Design State : Synthesized
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs*                | 19825 |     0 |    101400 | 19.55 |
|   LUT as Logic             | 19813 |     0 |    101400 | 19.54 |
|   LUT as Memory            |    12 |     0 |     35000 |  0.03 |
|     LUT as Distributed RAM |    12 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  5082 |     0 |    202800 |  2.51 |
|   Register as Flip Flop    |  5082 |     0 |    202800 |  2.51 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1247 |     0 |     50700 |  2.46 |
| F8 Muxes                   |   106 |     0 |     25350 |  0.42 |
+----------------------------+-------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 62    |          Yes |           - |          Set |
| 1355  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3665  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 9080 |                 LUT |
| LUT4     | 5783 |                 LUT |
| LUT5     | 5100 |                 LUT |
| FDRE     | 3665 |        Flop & Latch |
| FDCE     | 1355 |        Flop & Latch |
| MUXF7    | 1247 |               MuxFx |
| LUT2     | 1243 |                 LUT |
| LUT3     | 1022 |                 LUT |
| CARRY4   | 1015 |          CarryLogic |
| MUXF8    |  106 |               MuxFx |
| LUT1     |   67 |                 LUT |
| FDPE     |   62 |        Flop & Latch |
| RAMD32   |   18 |  Distributed Memory |
| RAMS32   |    6 |  Distributed Memory |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


8. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_syn.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 18:53:27 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -4.019ns  (required time - arrival time)
  Source:                 Buffer_5/fifo/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/loadQ/addrQ_10_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.781ns  (logic 3.114ns (40.021%)  route 4.667ns (59.979%))
  Logic Levels:           15  (CARRY4=10 LUT3=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5108, unset)         0.672     0.672    Buffer_5/fifo/clk
                         FDRE                                         r  Buffer_5/fifo/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.209     0.881 r  Buffer_5/fifo/Head_reg[0]/Q
                         net (fo=21, unplaced)        0.719     1.600    Buffer_5/fifo/Memory_reg_0_3_0_5/ADDRC0
                         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.163     1.763 r  Buffer_5/fifo/Memory_reg_0_3_0_5/RAMC/O
                         net (fo=55, unplaced)        0.749     2.512    Buffer_5/fifo/dataOutArray[0][4]
                         LUT6 (Prop_lut6_I2_O)        0.053     2.565 r  Buffer_5/fifo/addrQ_15[11]_i_30/O
                         net (fo=2, unplaced)         0.351     2.916    Buffer_5/fifo/clk_8[1]
                         LUT6 (Prop_lut6_I0_O)        0.053     2.969 r  Buffer_5/fifo/addrQ_15[11]_i_34/O
                         net (fo=1, unplaced)         0.000     2.969    getelementptr_20/addrQ_15[11]_i_14_1[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     3.279 r  getelementptr_20/addrQ_15_reg[11]_i_16/CO[3]
                         net (fo=1, unplaced)         0.000     3.279    getelementptr_20/addrQ_15_reg[11]_i_16_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.339 r  getelementptr_20/addrQ_15_reg[23]_i_36/CO[3]
                         net (fo=1, unplaced)         0.000     3.339    getelementptr_20/addrQ_15_reg[23]_i_36_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.399 r  getelementptr_20/addrQ_15_reg[27]_i_64/CO[3]
                         net (fo=1, unplaced)         0.000     3.399    getelementptr_20/addrQ_15_reg[27]_i_64_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     3.619 r  getelementptr_20/addrQ_15_reg[31]_i_118/O[1]
                         net (fo=3, unplaced)         0.470     4.089    getelementptr_20/addrQ_15_reg[31]_i_118_n_6
                         LUT3 (Prop_lut3_I1_O)        0.155     4.244 r  getelementptr_20/addrQ_15[27]_i_25/O
                         net (fo=1, unplaced)         0.348     4.592    getelementptr_20/addrQ_15[27]_i_25_n_0
                         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.244     4.836 r  getelementptr_20/addrQ_15_reg[27]_i_15/CO[3]
                         net (fo=1, unplaced)         0.000     4.836    getelementptr_20/addrQ_15_reg[27]_i_15_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     5.025 r  getelementptr_20/addrQ_15_reg[31]_i_28/O[3]
                         net (fo=1, unplaced)         0.566     5.591    getelementptr_20/addrQ_15_reg[31]_i_28_n_4
                         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.413     6.004 r  getelementptr_20/addrQ_15_reg[31]_i_22/O[1]
                         net (fo=3, unplaced)         0.258     6.262    getelementptr_20/addrQ_15_reg[31]_i_22_n_6
                         LUT3 (Prop_lut3_I0_O)        0.155     6.417 r  getelementptr_20/addrQ_15[31]_i_14/O
                         net (fo=1, unplaced)         0.348     6.765    getelementptr_20/addrQ_15[31]_i_14_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234     6.999 r  getelementptr_20/addrQ_15_reg[31]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     6.999    getelementptr_20/addrQ_15_reg[31]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     7.219 r  getelementptr_20/addrQ_15_reg[31]_i_3/O[1]
                         net (fo=2, unplaced)         0.400     7.619    getelementptr_20/dataOutArray[0]1[30]
                         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.376     7.995 r  getelementptr_20/addrQ_15_reg[31]_i_2/O[3]
                         net (fo=32, unplaced)        0.458     8.453    c_LSQ_A/loadQ/dataOutArray[0][31]
                         FDRE                                         r  c_LSQ_A/loadQ/addrQ_10_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5108, unset)         0.638     4.638    c_LSQ_A/loadQ/clk
                         FDRE                                         r  c_LSQ_A/loadQ/addrQ_10_reg[31]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
                         FDRE (Setup_fdre_C_D)       -0.169     4.434    c_LSQ_A/loadQ/addrQ_10_reg[31]
  -------------------------------------------------------------------
                         required time                          4.434    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                 -4.019    




report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2640.168 ; gain = 202.871 ; free physical = 24669 ; free virtual = 216298
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2752.734 ; gain = 112.566 ; free physical = 24664 ; free virtual = 216292

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 12066e4ec

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2752.734 ; gain = 0.000 ; free physical = 24665 ; free virtual = 216294

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e08ef96e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2810.715 ; gain = 0.004 ; free physical = 24621 ; free virtual = 216249
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: ca004e50

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.715 ; gain = 0.004 ; free physical = 24610 ; free virtual = 216237
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 17cb9ed8e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.715 ; gain = 0.004 ; free physical = 24608 ; free virtual = 216235
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 17cb9ed8e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.715 ; gain = 0.004 ; free physical = 24608 ; free virtual = 216236
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 17cb9ed8e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2810.715 ; gain = 0.004 ; free physical = 24587 ; free virtual = 216214
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17cb9ed8e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.715 ; gain = 0.004 ; free physical = 24597 ; free virtual = 216224
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2810.715 ; gain = 0.000 ; free physical = 24557 ; free virtual = 216185
Ending Logic Optimization Task | Checksum: cde9e2c1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2810.715 ; gain = 0.004 ; free physical = 24557 ; free virtual = 216185

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cde9e2c1

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2810.715 ; gain = 0.000 ; free physical = 24526 ; free virtual = 216155

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cde9e2c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.715 ; gain = 0.000 ; free physical = 24506 ; free virtual = 216134

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.715 ; gain = 0.000 ; free physical = 24505 ; free virtual = 216133
Ending Netlist Obfuscation Task | Checksum: cde9e2c1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2810.715 ; gain = 0.000 ; free physical = 24507 ; free virtual = 216135
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2810.715 ; gain = 170.547 ; free physical = 24534 ; free virtual = 216163
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2861.547 ; gain = 0.000 ; free physical = 24473 ; free virtual = 216100
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4086ef73

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2861.547 ; gain = 0.000 ; free physical = 24473 ; free virtual = 216100
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2861.547 ; gain = 0.000 ; free physical = 24472 ; free virtual = 216100

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 82b63b0b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2861.547 ; gain = 0.000 ; free physical = 24436 ; free virtual = 216063

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 145ac3a23

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2870.539 ; gain = 8.992 ; free physical = 24369 ; free virtual = 215998

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 145ac3a23

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2870.539 ; gain = 8.992 ; free physical = 24371 ; free virtual = 216000
Phase 1 Placer Initialization | Checksum: 145ac3a23

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2870.539 ; gain = 8.992 ; free physical = 24368 ; free virtual = 215996

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 142ae5686

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2899.625 ; gain = 38.078 ; free physical = 24321 ; free virtual = 215950

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 51 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1020 nets or cells. Created 1000 new cells, deleted 20 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2929.930 ; gain = 0.000 ; free physical = 23867 ; free virtual = 215506

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |         1000  |             20  |                  1020  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |         1000  |             20  |                  1020  |           0  |           7  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a922b4c1

Time (s): cpu = 00:02:00 ; elapsed = 00:00:47 . Memory (MB): peak = 2929.930 ; gain = 68.383 ; free physical = 23888 ; free virtual = 215527
Phase 2.2 Global Placement Core | Checksum: 1da1c529f

Time (s): cpu = 00:02:03 ; elapsed = 00:00:48 . Memory (MB): peak = 2929.930 ; gain = 68.383 ; free physical = 23955 ; free virtual = 215593
Phase 2 Global Placement | Checksum: 1da1c529f

Time (s): cpu = 00:02:03 ; elapsed = 00:00:48 . Memory (MB): peak = 2929.930 ; gain = 68.383 ; free physical = 23962 ; free virtual = 215600

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f343a739

Time (s): cpu = 00:02:09 ; elapsed = 00:00:50 . Memory (MB): peak = 2929.930 ; gain = 68.383 ; free physical = 24108 ; free virtual = 215746

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 236cd1a82

Time (s): cpu = 00:02:21 ; elapsed = 00:00:55 . Memory (MB): peak = 2929.930 ; gain = 68.383 ; free physical = 24085 ; free virtual = 215724

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20c714fbc

Time (s): cpu = 00:02:21 ; elapsed = 00:00:56 . Memory (MB): peak = 2929.930 ; gain = 68.383 ; free physical = 24109 ; free virtual = 215746

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e330648b

Time (s): cpu = 00:02:21 ; elapsed = 00:00:56 . Memory (MB): peak = 2929.930 ; gain = 68.383 ; free physical = 24103 ; free virtual = 215740

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16dd0a093

Time (s): cpu = 00:02:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2929.930 ; gain = 68.383 ; free physical = 24105 ; free virtual = 215794

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1dbcc8b58

Time (s): cpu = 00:02:48 ; elapsed = 00:01:15 . Memory (MB): peak = 2929.930 ; gain = 68.383 ; free physical = 23736 ; free virtual = 215475

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 218ae7d05

Time (s): cpu = 00:02:50 ; elapsed = 00:01:17 . Memory (MB): peak = 2929.930 ; gain = 68.383 ; free physical = 23604 ; free virtual = 215343

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 14ce70eeb

Time (s): cpu = 00:02:50 ; elapsed = 00:01:17 . Memory (MB): peak = 2929.930 ; gain = 68.383 ; free physical = 23526 ; free virtual = 215266

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 153b741bb

Time (s): cpu = 00:03:12 ; elapsed = 00:01:29 . Memory (MB): peak = 2929.930 ; gain = 68.383 ; free physical = 22472 ; free virtual = 214118
Phase 3 Detail Placement | Checksum: 153b741bb

Time (s): cpu = 00:03:12 ; elapsed = 00:01:29 . Memory (MB): peak = 2929.930 ; gain = 68.383 ; free physical = 22402 ; free virtual = 214048

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2343621be

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2343621be

Time (s): cpu = 00:03:24 ; elapsed = 00:01:33 . Memory (MB): peak = 2950.734 ; gain = 89.188 ; free physical = 22335 ; free virtual = 213984
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.612. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fc527961

Time (s): cpu = 00:04:01 ; elapsed = 00:02:01 . Memory (MB): peak = 2950.734 ; gain = 89.188 ; free physical = 29432 ; free virtual = 221150
Phase 4.1 Post Commit Optimization | Checksum: 1fc527961

Time (s): cpu = 00:04:01 ; elapsed = 00:02:01 . Memory (MB): peak = 2950.734 ; gain = 89.188 ; free physical = 29469 ; free virtual = 221149

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fc527961

Time (s): cpu = 00:04:01 ; elapsed = 00:02:01 . Memory (MB): peak = 2950.734 ; gain = 89.188 ; free physical = 29514 ; free virtual = 221194

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fc527961

Time (s): cpu = 00:04:02 ; elapsed = 00:02:01 . Memory (MB): peak = 2950.734 ; gain = 89.188 ; free physical = 29531 ; free virtual = 221211

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2950.734 ; gain = 0.000 ; free physical = 29529 ; free virtual = 221209
Phase 4.4 Final Placement Cleanup | Checksum: 1a520bd37

Time (s): cpu = 00:04:02 ; elapsed = 00:02:01 . Memory (MB): peak = 2950.734 ; gain = 89.188 ; free physical = 29507 ; free virtual = 221187
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a520bd37

Time (s): cpu = 00:04:02 ; elapsed = 00:02:02 . Memory (MB): peak = 2950.734 ; gain = 89.188 ; free physical = 29505 ; free virtual = 221184
Ending Placer Task | Checksum: 1417b517f

Time (s): cpu = 00:04:02 ; elapsed = 00:02:02 . Memory (MB): peak = 2950.734 ; gain = 89.188 ; free physical = 29467 ; free virtual = 221149
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:07 ; elapsed = 00:02:10 . Memory (MB): peak = 2950.734 ; gain = 140.020 ; free physical = 29449 ; free virtual = 221154
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: dc19651b ConstDB: 0 ShapeSum: 6561ec64 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "n_din[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "n_din[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "x_din1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "x_din1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_din1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_din1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: c0dc1bb9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3079.816 ; gain = 22.656 ; free physical = 27594 ; free virtual = 219279
Post Restoration Checksum: NetGraph: 74b01232 NumContArr: 4c2c0987 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c0dc1bb9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 3109.625 ; gain = 52.465 ; free physical = 27575 ; free virtual = 219260

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c0dc1bb9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3122.625 ; gain = 65.465 ; free physical = 27537 ; free virtual = 219222

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c0dc1bb9

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 3122.625 ; gain = 65.465 ; free physical = 27530 ; free virtual = 219215
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 9ed4b273

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 3139.445 ; gain = 82.285 ; free physical = 26716 ; free virtual = 218402
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.343 | TNS=-16283.671| WHS=-0.197 | THS=-32.412|

Phase 2 Router Initialization | Checksum: f87e0dc6

Time (s): cpu = 00:00:48 ; elapsed = 00:00:26 . Memory (MB): peak = 3140.445 ; gain = 83.285 ; free physical = 26566 ; free virtual = 218252

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21248
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 21248
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c0f7ea3b

Time (s): cpu = 00:01:05 ; elapsed = 00:00:30 . Memory (MB): peak = 3154.266 ; gain = 97.105 ; free physical = 25630 ; free virtual = 217342
INFO: [Route 35-580] Design has 462 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                      clk |                      clk |                                                                           c_LSQ_A/loadQ/checkBits_3_reg/D|
|                      clk |                      clk |                                                                           c_LSQ_A/loadQ/checkBits_7_reg/D|
|                      clk |                      clk |                                                                                   MC_A/counter1_reg[29]/D|
|                      clk |                      clk |                                                                                   MC_A/counter1_reg[25]/D|
|                      clk |                      clk |                                                                                   MC_A/counter1_reg[22]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13486
 Number of Nodes with overlaps = 3885
 Number of Nodes with overlaps = 1643
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.333 | TNS=-21520.582| WHS=N/A    | THS=N/A    |

WARNING: [Route 35-447] Congestion is preventing the router from routing all nets. The router will prioritize the successful completion of routing all nets over timing optimizations.
Phase 4.1 Global Iteration 0 | Checksum: 19cdcda73

Time (s): cpu = 00:08:00 ; elapsed = 00:02:50 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15708 ; free virtual = 207603

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4160
 Number of Nodes with overlaps = 768
 Number of Nodes with overlaps = 181
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.446 | TNS=-22358.894| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1348ff56d

Time (s): cpu = 00:09:14 ; elapsed = 00:03:27 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15186 ; free virtual = 207082

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 344
 Number of Nodes with overlaps = 217
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.184 | TNS=-22259.655| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1d869d4b3

Time (s): cpu = 00:09:37 ; elapsed = 00:03:42 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15114 ; free virtual = 207009

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 303
 Number of Nodes with overlaps = 227
 Number of Nodes with overlaps = 168
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.364 | TNS=-22311.035| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: f6dbb608

Time (s): cpu = 00:10:10 ; elapsed = 00:04:03 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15171 ; free virtual = 207066
Phase 4 Rip-up And Reroute | Checksum: f6dbb608

Time (s): cpu = 00:10:10 ; elapsed = 00:04:03 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15161 ; free virtual = 207056

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: f00079f0

Time (s): cpu = 00:10:12 ; elapsed = 00:04:03 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15133 ; free virtual = 207028
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.174 | TNS=-21916.290| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: ef865bb8

Time (s): cpu = 00:10:14 ; elapsed = 00:04:04 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15082 ; free virtual = 206977

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ef865bb8

Time (s): cpu = 00:10:14 ; elapsed = 00:04:04 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15060 ; free virtual = 206955
Phase 5 Delay and Skew Optimization | Checksum: ef865bb8

Time (s): cpu = 00:10:14 ; elapsed = 00:04:04 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15055 ; free virtual = 206950

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c9078cc2

Time (s): cpu = 00:10:17 ; elapsed = 00:04:05 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15080 ; free virtual = 206975
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-5.174 | TNS=-21783.007| WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cb339179

Time (s): cpu = 00:10:17 ; elapsed = 00:04:05 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15081 ; free virtual = 206976
Phase 6 Post Hold Fix | Checksum: 1cb339179

Time (s): cpu = 00:10:17 ; elapsed = 00:04:06 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15083 ; free virtual = 206978

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.66842 %
  Global Horizontal Routing Utilization  = 7.8373 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 92.7928%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X28Y134 -> INT_L_X28Y134
   INT_R_X33Y132 -> INT_R_X33Y132
   INT_L_X46Y130 -> INT_L_X46Y130
   INT_L_X26Y119 -> INT_L_X26Y119
   INT_R_X33Y119 -> INT_R_X33Y119
South Dir 4x4 Area, Max Cong = 92.286%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y98 -> INT_R_X35Y101
   INT_L_X28Y94 -> INT_R_X31Y97
   INT_L_X32Y94 -> INT_R_X35Y97
   INT_L_X28Y90 -> INT_R_X31Y93
East Dir 2x2 Area, Max Cong = 85.6618%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X32Y94 -> INT_R_X33Y95
West Dir 2x2 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y110 -> INT_R_X37Y111
   INT_L_X36Y102 -> INT_R_X37Y103
   INT_L_X36Y100 -> INT_R_X37Y101

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 1.25
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.75 Sparse Ratio: 0.5625
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 1.75
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 0.333333 Sparse Ratio: 0.75

Phase 7 Route finalize | Checksum: de9d8669

Time (s): cpu = 00:10:17 ; elapsed = 00:04:06 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15088 ; free virtual = 206982

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: de9d8669

Time (s): cpu = 00:10:17 ; elapsed = 00:04:06 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15093 ; free virtual = 206988

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: db20efea

Time (s): cpu = 00:10:20 ; elapsed = 00:04:09 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15030 ; free virtual = 206925

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-5.174 | TNS=-21783.007| WHS=0.046  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: db20efea

Time (s): cpu = 00:10:21 ; elapsed = 00:04:09 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15054 ; free virtual = 206949
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:10:21 ; elapsed = 00:04:09 . Memory (MB): peak = 3196.266 ; gain = 139.105 ; free physical = 15146 ; free virtual = 207040

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:10:26 ; elapsed = 00:04:17 . Memory (MB): peak = 3196.266 ; gain = 245.531 ; free physical = 15147 ; free virtual = 207042
# report_utilization > utilization_post_pr.rpt
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 19:00:09 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization
| Design       : triangular
| Device       : 7k160tfbg484-1
| Design State : Routed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| Slice LUTs                 | 20581 |     0 |    101400 | 20.30 |
|   LUT as Logic             | 20569 |     0 |    101400 | 20.29 |
|   LUT as Memory            |    12 |     0 |     35000 |  0.03 |
|     LUT as Distributed RAM |    12 |     0 |           |       |
|     LUT as Shift Register  |     0 |     0 |           |       |
| Slice Registers            |  5082 |     0 |    202800 |  2.51 |
|   Register as Flip Flop    |  5082 |     0 |    202800 |  2.51 |
|   Register as Latch        |     0 |     0 |    202800 |  0.00 |
| F7 Muxes                   |  1247 |     0 |     50700 |  2.46 |
| F8 Muxes                   |   106 |     0 |     25350 |  0.42 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 62    |          Yes |           - |          Set |
| 1355  |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3665  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| Slice                                      |  6047 |     0 |     25350 | 23.85 |
|   SLICEL                                   |  3845 |     0 |           |       |
|   SLICEM                                   |  2202 |     0 |           |       |
| LUT as Logic                               | 20569 |     0 |    101400 | 20.29 |
|   using O5 output only                     |     0 |       |           |       |
|   using O6 output only                     | 18848 |       |           |       |
|   using O5 and O6                          |  1721 |       |           |       |
| LUT as Memory                              |    12 |     0 |     35000 |  0.03 |
|   LUT as Distributed RAM                   |    12 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |    12 |       |           |       |
|   LUT as Shift Register                    |     0 |     0 |           |       |
| Slice Registers                            |  5082 |     0 |    202800 |  2.51 |
|   Register driven from within the Slice    |  2689 |       |           |       |
|   Register driven from outside the Slice   |  2393 |       |           |       |
|     LUT in front of the register is unused |  1246 |       |           |       |
|     LUT in front of the register is used   |  1147 |       |           |       |
| Unique Control Sets                        |   158 |       |     25350 |  0.62 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       325 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       325 |  0.00 |
|   RAMB18       |    0 |     0 |       650 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |       600 |  0.50 |
|   DSP48E1 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+-------+
|          Site Type          | Used | Fixed | Available | Util% |
+-----------------------------+------+-------+-----------+-------+
| Bonded IOB                  |    0 |     0 |       285 |  0.00 |
| Bonded IPADs                |    0 |     0 |        14 |  0.00 |
| Bonded OPADs                |    0 |     0 |         8 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |         8 |  0.00 |
| PHASER_REF                  |    0 |     0 |         8 |  0.00 |
| OUT_FIFO                    |    0 |     0 |        32 |  0.00 |
| IN_FIFO                     |    0 |     0 |        32 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |         8 |  0.00 |
| IBUFDS                      |    0 |     0 |       275 |  0.00 |
| GTXE2_COMMON                |    0 |     0 |         1 |  0.00 |
| GTXE2_CHANNEL               |    0 |     0 |         4 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |        32 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |        32 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |       400 |  0.00 |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |  0.00 |
| IBUFDS_GTE2                 |    0 |     0 |         2 |  0.00 |
| ILOGIC                      |    0 |     0 |       285 |  0.00 |
| OLOGIC                      |    0 |     0 |       285 |  0.00 |
+-----------------------------+------+-------+-----------+-------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |    0 |     0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |        32 |  0.00 |
| MMCME2_ADV |    0 |     0 |         8 |  0.00 |
| PLLE2_ADV  |    0 |     0 |         8 |  0.00 |
| BUFMRCE    |    0 |     0 |        16 |  0.00 |
| BUFHCE     |    0 |     0 |       120 |  0.00 |
| BUFR       |    0 |     0 |        32 |  0.00 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |         2 |  0.00 |
| PCIE_2_1    |    0 |     0 |         1 |  0.00 |
| STARTUPE2   |    0 |     0 |         1 |  0.00 |
| XADC        |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| LUT6     | 9080 |                 LUT |
| LUT4     | 5783 |                 LUT |
| LUT5     | 5100 |                 LUT |
| FDRE     | 3665 |        Flop & Latch |
| FDCE     | 1355 |        Flop & Latch |
| MUXF7    | 1247 |               MuxFx |
| LUT2     | 1243 |                 LUT |
| LUT3     | 1022 |                 LUT |
| CARRY4   | 1015 |          CarryLogic |
| MUXF8    |  106 |               MuxFx |
| LUT1     |   62 |                 LUT |
| FDPE     |   62 |        Flop & Latch |
| RAMD32   |   18 |  Distributed Memory |
| RAMS32   |    6 |  Distributed Memory |
| DSP48E1  |    3 |    Block Arithmetic |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


# report_timing > timing_post_pr.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 19:00:11 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -5.175ns  (required time - arrival time)
  Source:                 Buffer_5/fifo/Head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_A/loadQ/addrQ_4_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        8.727ns  (logic 2.432ns (27.869%)  route 6.295ns (72.131%))
  Logic Levels:           11  (CARRY4=6 LUT3=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 5.286 - 4.000 ) 
    Source Clock Delay      (SCD):    1.602ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5108, unset)         1.602     1.602    Buffer_5/fifo/clk
    SLICE_X25Y94         FDRE                                         r  Buffer_5/fifo/Head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94         FDRE (Prop_fdre_C_Q)         0.269     1.871 r  Buffer_5/fifo/Head_reg[1]/Q
                         net (fo=21, routed)          1.124     2.995    Buffer_5/fifo/Memory_reg_0_3_30_31/ADDRA1
    SLICE_X40Y90         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.066     3.061 r  Buffer_5/fifo/Memory_reg_0_3_30_31/RAMA/O
                         net (fo=66, routed)          0.954     4.015    Buffer_5/fifo/dataOutArray[0][12]
    SLICE_X35Y90         LUT6 (Prop_lut6_I4_O)        0.168     4.183 r  Buffer_5/fifo/addrQ_15[31]_i_140/O
                         net (fo=4, routed)           0.554     4.737    Buffer_5/fifo/clk_36[1]
    SLICE_X36Y90         LUT6 (Prop_lut6_I0_O)        0.053     4.790 r  Buffer_5/fifo/addrQ_15[31]_i_260/O
                         net (fo=1, routed)           0.000     4.790    getelementptr_20/addrQ_15[27]_i_58_0[1]
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.379     5.169 r  getelementptr_20/addrQ_15_reg[31]_i_120/O[3]
                         net (fo=3, routed)           0.533     5.702    getelementptr_20/addrQ_15_reg[31]_i_120_n_4
    SLICE_X35Y88         LUT3 (Prop_lut3_I1_O)        0.142     5.844 r  getelementptr_20/addrQ_15[31]_i_78/O
                         net (fo=1, routed)           0.690     6.534    getelementptr_20/addrQ_15[31]_i_78_n_0
    SLICE_X39Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230     6.764 r  getelementptr_20/addrQ_15_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.764    getelementptr_20/addrQ_15_reg[31]_i_30_n_0
    SLICE_X39Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.900 r  getelementptr_20/addrQ_15_reg[31]_i_25/O[2]
                         net (fo=3, routed)           0.723     7.623    getelementptr_20/addrQ_15_reg[31]_i_25_n_5
    SLICE_X45Y95         LUT3 (Prop_lut3_I2_O)        0.152     7.775 r  getelementptr_20/addrQ_15[31]_i_14/O
                         net (fo=1, routed)           0.359     8.135    getelementptr_20/addrQ_15[31]_i_14_n_0
    SLICE_X44Y94         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.234     8.369 r  getelementptr_20/addrQ_15_reg[31]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.369    getelementptr_20/addrQ_15_reg[31]_i_4_n_0
    SLICE_X44Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.504 r  getelementptr_20/addrQ_15_reg[31]_i_3/O[0]
                         net (fo=2, routed)           0.356     8.860    getelementptr_20/dataOutArray[0]1[29]
    SLICE_X46Y96         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.468     9.328 r  getelementptr_20/addrQ_15_reg[31]_i_2/O[3]
                         net (fo=32, routed)          1.001    10.329    c_LSQ_A/loadQ/dataOutArray[0][31]
    SLICE_X49Y107        FDRE                                         r  c_LSQ_A/loadQ/addrQ_4_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5108, unset)         1.286     5.286    c_LSQ_A/loadQ/clk
    SLICE_X49Y107        FDRE                                         r  c_LSQ_A/loadQ/addrQ_4_reg[31]/C
                         clock pessimism              0.010     5.296    
                         clock uncertainty           -0.035     5.261    
    SLICE_X49Y107        FDRE (Setup_fdre_C_D)       -0.107     5.154    c_LSQ_A/loadQ/addrQ_4_reg[31]
  -------------------------------------------------------------------
                         required time                          5.154    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                 -5.175    




INFO: [Common 17-206] Exiting Vivado at Mon Nov 28 19:00:12 2022...
