#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000d43920 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000db1da0_0 .net/s "A_O", 31 0, L_0000000000d23d00;  1 drivers
v0000000000db1e40_0 .var "Address", 31 0;
v0000000000db1ee0_0 .net "C_U_out", 8 0, L_0000000000db53b0;  1 drivers
v0000000000db1f80_0 .net "Carry", 0 0, v0000000000db2ca0_0;  1 drivers
v0000000000db25c0_0 .net "DO", 31 0, v0000000000da5f30_0;  1 drivers
v0000000000db2700_0 .net "DO_CU", 31 0, v0000000000cfe720_0;  1 drivers
v0000000000db27a0_0 .net "Data_RAM_Out", 31 0, v0000000000da18c0_0;  1 drivers
v0000000000db2b60_0 .net "EX_ALU_OP", 3 0, v0000000000d2dce0_0;  1 drivers
v0000000000db2980_0 .net "EX_B_instr", 0 0, v0000000000d004a0_0;  1 drivers
v0000000000db2a20_0 .net "EX_Bit11_0", 31 0, v0000000000d2dd80_0;  1 drivers
v0000000000db2c00_0 .net "EX_Bit15_12", 3 0, v0000000000d2df60_0;  1 drivers
v0000000000db2fc0_0 .net "EX_Bit31_28", 3 0, v0000000000d2d6a0_0;  1 drivers
v0000000000db3ce0_0 .net/s "EX_MUX_2X1_OUT", 31 0, L_0000000000d23a60;  1 drivers
v0000000000db4280_0 .net "EX_Next_PC", 31 0, v0000000000d2d7e0_0;  1 drivers
v0000000000db41e0_0 .net "EX_RF_Enable", 0 0, v0000000000d2e0a0_0;  1 drivers
v0000000000db4960_0 .net "EX_S_M", 0 0, v0000000000d00400_0;  1 drivers
v0000000000db39c0_0 .net "EX_Shift_imm", 0 0, v0000000000d2e1e0_0;  1 drivers
v0000000000db4780_0 .net "EX_addresing_modes", 7 0, v0000000000d2e320_0;  1 drivers
v0000000000db4aa0_0 .net "EX_load_instr", 0 0, v0000000000d2e3c0_0;  1 drivers
v0000000000db3e20_0 .net "EX_mem_read_write", 0 0, v0000000000d2e460_0;  1 drivers
v0000000000db3ec0_0 .net "EX_mem_size", 0 0, v0000000000d2e5a0_0;  1 drivers
v0000000000db3c40_0 .net/s "FMOV", 31 0, L_0000000000d24160;  1 drivers
v0000000000db3d80_0 .net "ID_B_instr", 0 0, L_0000000000d22fe0;  1 drivers
v0000000000db3f60_0 .net "ID_Bit15_12", 3 0, v0000000000cfdbe0_0;  1 drivers
v0000000000db37e0_0 .net "ID_Bit19_16", 3 0, v0000000000cfe5e0_0;  1 drivers
v0000000000db48c0_0 .net "ID_Bit23_0", 23 0, v0000000000cfef40_0;  1 drivers
v0000000000db3420_0 .net "ID_Bit31_28", 3 0, v0000000000cfe900_0;  1 drivers
v0000000000db4a00_0 .net "ID_Bit3_0", 3 0, v0000000000cfea40_0;  1 drivers
v0000000000db3a60_0 .net "ID_CU", 8 0, v0000000000da2180_0;  1 drivers
o0000000000d49728 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000db34c0_0 .net "ID_addresing_modes", 7 0, o0000000000d49728;  0 drivers
v0000000000db4140_0 .net "ID_bl", 0 0, L_0000000000d22cd0;  1 drivers
v0000000000db3b00_0 .net "IF_ID_Load", 0 0, v0000000000da1dc0_0;  1 drivers
v0000000000db3ba0_0 .net "MEM_A_O", 31 0, v0000000000d2d100_0;  1 drivers
v0000000000db4640_0 .net "MEM_Bit15_12", 3 0, v0000000000d2ea00_0;  1 drivers
v0000000000db4000_0 .net "MEM_MUX3", 31 0, v0000000000d2eaa0_0;  1 drivers
v0000000000db3600_0 .net "MEM_RF_Enable", 0 0, v0000000000d2ebe0_0;  1 drivers
v0000000000db3560_0 .net "MEM_load_instr", 0 0, v0000000000d2e640_0;  1 drivers
v0000000000db36a0_0 .net "MEM_mem_read_write", 0 0, v0000000000d2e280_0;  1 drivers
v0000000000db40a0_0 .net "MEM_mem_size", 0 0, v0000000000d2dba0_0;  1 drivers
v0000000000db4320_0 .net "MOV", 31 0, L_0000000000d232f0;  1 drivers
v0000000000db43c0_0 .net "MUX1_signal", 1 0, v0000000000da0ce0_0;  1 drivers
v0000000000db4460_0 .net "MUX2_signal", 1 0, v0000000000da1820_0;  1 drivers
v0000000000db4500_0 .net "MUX3_signal", 1 0, v0000000000da1be0_0;  1 drivers
v0000000000db45a0_0 .net "MUXControlUnit_signal", 0 0, v0000000000da2540_0;  1 drivers
v0000000000db46e0_0 .net/s "M_O", 31 0, L_0000000000d24400;  1 drivers
v0000000000db4820_0 .net "Next_PC", 31 0, v0000000000cfeb80_0;  1 drivers
v0000000000db3740_0 .net "PA", 31 0, v0000000000dac3a0_0;  1 drivers
v0000000000db3880_0 .net "PB", 31 0, v0000000000dab680_0;  1 drivers
v0000000000db3920_0 .net "PC4", 31 0, L_0000000000db5db0;  1 drivers
v0000000000db8a10_0 .net "PCIN", 31 0, L_0000000000d238a0;  1 drivers
v0000000000db8830_0 .net "PCO", 31 0, L_0000000000d237c0;  1 drivers
v0000000000db8010_0 .net "PC_RF_ld", 0 0, v0000000000da2220_0;  1 drivers
v0000000000db8150_0 .net "PD", 31 0, v0000000000dab860_0;  1 drivers
v0000000000db7a70_0 .net/s "PW", 31 0, L_0000000000d22e90;  1 drivers
v0000000000db86f0_0 .net "R14_CU_OUT", 0 0, L_0000000000d23520;  1 drivers
v0000000000db7610_0 .net "REPLACEMENT", 0 0, L_0000000000db4eb0;  1 drivers
v0000000000db76b0_0 .net "RF_rm", 31 0, L_0000000000d23830;  1 drivers
v0000000000db8ab0_0 .net "RM1", 3 0, L_0000000000d24390;  1 drivers
v0000000000db7930_0 .net "RW", 3 0, L_0000000000d241d0;  1 drivers
v0000000000db7f70_0 .var "Reset", 0 0;
v0000000000db7e30_0 .net "Rm", 3 0, L_0000000000d23980;  1 drivers
v0000000000db7bb0_0 .net "S", 0 0, L_0000000000d22bf0;  1 drivers
v0000000000db7430_0 .net "SEx4_out", 31 0, v0000000000db1300_0;  1 drivers
v0000000000db7c50_0 .net/s "SSEI", 31 0, L_0000000000d22e20;  1 drivers
v0000000000db80b0_0 .net/s "SSEIst", 31 0, L_0000000000d23600;  1 drivers
v0000000000db81f0_0 .net/s "SSE_out", 31 0, v0000000000db1260_0;  1 drivers
v0000000000db79d0_0 .net "S_M", 0 0, L_0000000000d24010;  1 drivers
v0000000000db7750_0 .net "TA", 31 0, L_0000000000db5c70;  1 drivers
v0000000000db88d0_0 .net "TA_PP", 0 0, v0000000000cff4e0_0;  1 drivers
v0000000000db7b10_0 .net "WB_A_O", 31 0, v0000000000d965b0_0;  1 drivers
v0000000000db8790_0 .net "WB_Bit15_12", 3 0, v0000000000d96010_0;  1 drivers
v0000000000db7cf0_0 .net "WB_Data_RAM_Out", 31 0, v0000000000d95c50_0;  1 drivers
v0000000000db7d90_0 .net "WB_RF_Enable", 0 0, v0000000000d95f70_0;  1 drivers
v0000000000db8970_0 .net "WB_load_instr", 0 0, v0000000000d95bb0_0;  1 drivers
v0000000000db8290_0 .var/2u *"_ivl_12", 31 0; Local signal
v0000000000db77f0_0 .var/2u *"_ivl_13", 31 0; Local signal
v0000000000db8330_0 .net "asserted", 0 0, L_0000000000d23ad0;  1 drivers
v0000000000db7ed0_0 .net "bl", 0 0, L_0000000000d22b10;  1 drivers
v0000000000db83d0_0 .net "cc_alu_1", 3 0, L_0000000000db6df0;  1 drivers
v0000000000db8470_0 .net "cc_alu_2", 3 0, L_0000000000db68f0;  1 drivers
v0000000000db8510_0 .net "cc_main_alu_out", 3 0, L_0000000000db5950;  1 drivers
v0000000000db85b0_0 .net "cc_out", 3 0, v0000000000d951b0_0;  1 drivers
v0000000000db7570_0 .net "choose_ta_r_nop", 0 0, v0000000000d2e140_0;  1 drivers
v0000000000db8650_0 .var "clk", 0 0;
v0000000000db74d0_0 .var/i "code", 31 0;
v0000000000db7890_0 .var "data", 31 0;
v0000000000db5590_0 .net "ex_asserted", 0 0, v0000000000d00a40_0;  1 drivers
v0000000000db62b0_0 .net "ex_bl", 0 0, v0000000000d2d600_0;  1 drivers
v0000000000db59f0_0 .var/i "file", 31 0;
v0000000000db63f0_0 .net "mem_bl", 0 0, v0000000000d2d4c0_0;  1 drivers
v0000000000db51d0_0 .net "mux_out_1", 31 0, L_0000000000d23910;  1 drivers
v0000000000db6210_0 .net/s "mux_out_1_A", 31 0, v0000000000d005e0_0;  1 drivers
v0000000000db71b0_0 .net "mux_out_2", 31 0, L_0000000000d239f0;  1 drivers
v0000000000db5d10_0 .net/s "mux_out_2_B", 31 0, v0000000000d00ea0_0;  1 drivers
v0000000000db5090_0 .net "mux_out_3", 31 0, L_0000000000d240f0;  1 drivers
v0000000000db7390_0 .net/s "mux_out_3_C", 31 0, v0000000000d00f40_0;  1 drivers
v0000000000db6cb0_0 .net "old_A0", 31 0, L_0000000000db6530;  1 drivers
v0000000000db5450_0 .net "wb_bl", 0 0, v0000000000d968d0_0;  1 drivers
v0000000000db6d50_0 .var/i "x", 31 0;
L_0000000000db7250 .part v0000000000da2180_0, 6, 1;
S_0000000000d48160 .scope module, "Cond_Is_Assert2" "Cond_Is_Asserted" 2 225, 3 270 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
L_0000000000d23ad0 .functor BUFZ 1, v0000000000d2e000_0, C4<0>, C4<0>, C4<0>;
v0000000000d2d060_0 .net "asserted", 0 0, L_0000000000d23ad0;  alias, 1 drivers
v0000000000d2e000_0 .var "assrt", 0 0;
v0000000000d2d880_0 .var/i "c", 31 0;
v0000000000d2d920_0 .net "cc_in", 3 0, v0000000000d951b0_0;  alias, 1 drivers
v0000000000d2e8c0_0 .net "instr_condition", 3 0, v0000000000d2d6a0_0;  alias, 1 drivers
v0000000000d2ce80_0 .var/i "n", 31 0;
v0000000000d2e780_0 .var/i "v", 31 0;
v0000000000d2ec80_0 .var/i "z", 31 0;
E_0000000000cf1690/0 .event edge, v0000000000d2d920_0, v0000000000d2e8c0_0, v0000000000d2ec80_0, v0000000000d2d880_0;
E_0000000000cf1690/1 .event edge, v0000000000d2ce80_0, v0000000000d2e780_0;
E_0000000000cf1690 .event/or E_0000000000cf1690/0, E_0000000000cf1690/1;
S_0000000000d482f0 .scope module, "Condition_Hand" "Condition_Handler" 2 228, 3 431 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /INPUT 1 "TA_PP";
    .port_info 3 /OUTPUT 1 "choose_ta_r_nop";
v0000000000d2cfc0_0 .net "TA_PP", 0 0, L_0000000000d22cd0;  alias, 1 drivers
v0000000000d2dec0_0 .net "asserted", 0 0, L_0000000000d23ad0;  alias, 1 drivers
v0000000000d2d1a0_0 .net "b_instr", 0 0, L_0000000000d22fe0;  alias, 1 drivers
v0000000000d2e140_0 .var "choose_ta_r_nop", 0 0;
E_0000000000cf1e10 .event edge, v0000000000d2cfc0_0, v0000000000d2d060_0, v0000000000d2d1a0_0;
S_0000000000d48480 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 235, 3 596 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "EXBL";
    .port_info 10 /OUTPUT 32 "MEM_A_O";
    .port_info 11 /OUTPUT 32 "MEM_MUX3";
    .port_info 12 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 13 /OUTPUT 1 "MEM_load_instr";
    .port_info 14 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 15 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 16 /OUTPUT 1 "MEM_mem_size";
    .port_info 17 /INPUT 1 "Reset";
    .port_info 18 /OUTPUT 1 "MEMBL";
v0000000000d2e820_0 .net "A_O", 31 0, L_0000000000d23d00;  alias, 1 drivers
v0000000000d2e500_0 .net "EXBL", 0 0, v0000000000d2d600_0;  alias, 1 drivers
v0000000000d2d9c0_0 .net "EX_Bit15_12", 3 0, v0000000000d2df60_0;  alias, 1 drivers
v0000000000d2d740_0 .net "EX_RF_instr", 0 0, v0000000000d2e0a0_0;  alias, 1 drivers
v0000000000d2da60_0 .net "EX_load_instr", 0 0, v0000000000d2e3c0_0;  alias, 1 drivers
v0000000000d2e960_0 .net "EX_mem_read_write", 0 0, v0000000000d2e460_0;  alias, 1 drivers
v0000000000d2db00_0 .net "EX_mem_size", 0 0, v0000000000d2e5a0_0;  alias, 1 drivers
v0000000000d2d4c0_0 .var "MEMBL", 0 0;
v0000000000d2d100_0 .var "MEM_A_O", 31 0;
v0000000000d2ea00_0 .var "MEM_Bit15_12", 3 0;
v0000000000d2eaa0_0 .var "MEM_MUX3", 31 0;
v0000000000d2ebe0_0 .var "MEM_RF_Enable", 0 0;
v0000000000d2e640_0 .var "MEM_load_instr", 0 0;
v0000000000d2e280_0 .var "MEM_mem_read_write", 0 0;
v0000000000d2dba0_0 .var "MEM_mem_size", 0 0;
v0000000000d2d240_0 .net "Reset", 0 0, v0000000000db7f70_0;  1 drivers
v0000000000d2d2e0_0 .net "cc_main_alu_out", 3 0, L_0000000000db5950;  alias, 1 drivers
v0000000000d2d380_0 .net "clk", 0 0, v0000000000db8650_0;  1 drivers
v0000000000d2d420_0 .net "mux_out_3_C", 31 0, v0000000000d00f40_0;  alias, 1 drivers
E_0000000000cf1650 .event posedge, v0000000000d2d240_0, v0000000000d2d380_0;
S_0000000000acac20 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 198, 3 518 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 4 "EX_Bit31_28";
    .port_info 5 /OUTPUT 1 "EX_Shift_imm";
    .port_info 6 /OUTPUT 4 "EX_ALU_OP";
    .port_info 7 /OUTPUT 1 "EX_load_instr";
    .port_info 8 /OUTPUT 1 "EX_RF_instr";
    .port_info 9 /OUTPUT 32 "EX_Bit11_0";
    .port_info 10 /OUTPUT 8 "EX_addresing_modes";
    .port_info 11 /OUTPUT 1 "EX_mem_size";
    .port_info 12 /OUTPUT 1 "EX_mem_read_write";
    .port_info 13 /OUTPUT 1 "EXBL";
    .port_info 14 /OUTPUT 1 "ex_S_M";
    .port_info 15 /OUTPUT 1 "ex_asserted";
    .port_info 16 /OUTPUT 1 "ex_b_instr";
    .port_info 17 /INPUT 32 "mux_out_1";
    .port_info 18 /INPUT 32 "mux_out_2";
    .port_info 19 /INPUT 32 "mux_out_3";
    .port_info 20 /INPUT 4 "ID_Bit15_12";
    .port_info 21 /INPUT 4 "ID_Bit31_28";
    .port_info 22 /INPUT 9 "ID_CU";
    .port_info 23 /INPUT 1 "id_bl";
    .port_info 24 /INPUT 32 "ID_Bit11_0";
    .port_info 25 /INPUT 8 "ID_addresing_modes";
    .port_info 26 /INPUT 1 "clk";
    .port_info 27 /INPUT 1 "Reset";
    .port_info 28 /INPUT 1 "s_M";
    .port_info 29 /INPUT 1 "asserted";
    .port_info 30 /INPUT 1 "b_instr";
    .port_info 31 /INPUT 32 "ID_Next_PC";
    .port_info 32 /OUTPUT 32 "EX_Next_PC";
v0000000000d2d600_0 .var "EXBL", 0 0;
v0000000000d2dce0_0 .var "EX_ALU_OP", 3 0;
v0000000000d2dd80_0 .var "EX_Bit11_0", 31 0;
v0000000000d2df60_0 .var "EX_Bit15_12", 3 0;
v0000000000d2d6a0_0 .var "EX_Bit31_28", 3 0;
v0000000000d2d7e0_0 .var "EX_Next_PC", 31 0;
v0000000000d2e0a0_0 .var "EX_RF_instr", 0 0;
v0000000000d2e1e0_0 .var "EX_Shift_imm", 0 0;
v0000000000d2e320_0 .var "EX_addresing_modes", 7 0;
v0000000000d2e3c0_0 .var "EX_load_instr", 0 0;
v0000000000d2e460_0 .var "EX_mem_read_write", 0 0;
v0000000000d2e5a0_0 .var "EX_mem_size", 0 0;
v0000000000cffe60_0 .net "ID_Bit11_0", 31 0, L_0000000000d24160;  alias, 1 drivers
v0000000000d00860_0 .net "ID_Bit15_12", 3 0, v0000000000cfdbe0_0;  alias, 1 drivers
v0000000000d00e00_0 .net "ID_Bit31_28", 3 0, v0000000000cfe900_0;  alias, 1 drivers
v0000000000d01580_0 .net "ID_CU", 8 0, v0000000000da2180_0;  alias, 1 drivers
v0000000000d01940_0 .net "ID_Next_PC", 31 0, v0000000000cfeb80_0;  alias, 1 drivers
v0000000000d00900_0 .net "ID_addresing_modes", 7 0, o0000000000d49728;  alias, 0 drivers
v0000000000d01120_0 .net "Reset", 0 0, v0000000000db7f70_0;  alias, 1 drivers
v0000000000d011c0_0 .net "asserted", 0 0, L_0000000000d23ad0;  alias, 1 drivers
v0000000000d009a0_0 .net "b_instr", 0 0, L_0000000000d22fe0;  alias, 1 drivers
v0000000000cfff00_0 .net "clk", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000d00400_0 .var "ex_S_M", 0 0;
v0000000000d00a40_0 .var "ex_asserted", 0 0;
v0000000000d004a0_0 .var "ex_b_instr", 0 0;
v0000000000d01300_0 .net "id_bl", 0 0, L_0000000000d22cd0;  alias, 1 drivers
v0000000000d00ae0_0 .net "mux_out_1", 31 0, L_0000000000d23910;  alias, 1 drivers
v0000000000d005e0_0 .var "mux_out_1_A", 31 0;
v0000000000d00cc0_0 .net "mux_out_2", 31 0, L_0000000000d239f0;  alias, 1 drivers
v0000000000d00ea0_0 .var "mux_out_2_B", 31 0;
v0000000000d013a0_0 .net "mux_out_3", 31 0, L_0000000000d240f0;  alias, 1 drivers
v0000000000d00f40_0 .var "mux_out_3_C", 31 0;
v0000000000cff760_0 .net "s_M", 0 0, L_0000000000d24010;  alias, 1 drivers
S_0000000000ad91c0 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 132, 3 448 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 4 "ID_Bit15_12";
    .port_info 6 /OUTPUT 32 "ID_Bit31_0";
    .port_info 7 /INPUT 1 "choose_ta_r_nop";
    .port_info 8 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "Reset";
    .port_info 11 /INPUT 1 "asserted";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
    .port_info 14 /OUTPUT 1 "TA_PP";
v0000000000cfe040_0 .net "DataOut", 31 0, v0000000000da5f30_0;  alias, 1 drivers
v0000000000cfdaa0_0 .net "Hazard_Unit_Ld", 0 0, v0000000000da1dc0_0;  alias, 1 drivers
v0000000000cfdbe0_0 .var "ID_Bit15_12", 3 0;
v0000000000cfe5e0_0 .var "ID_Bit19_16", 3 0;
v0000000000cfef40_0 .var "ID_Bit23_0", 23 0;
v0000000000cfe720_0 .var "ID_Bit31_0", 31 0;
v0000000000cfe900_0 .var "ID_Bit31_28", 3 0;
v0000000000cfea40_0 .var "ID_Bit3_0", 3 0;
v0000000000cfeb80_0 .var "ID_Next_PC", 31 0;
v0000000000cff1c0_0 .net "PC4", 31 0, L_0000000000db5db0;  alias, 1 drivers
v0000000000cff300_0 .net "Reset", 0 0, v0000000000db7f70_0;  alias, 1 drivers
v0000000000cff4e0_0 .var "TA_PP", 0 0;
v0000000000cb8e40_0 .net "asserted", 0 0, L_0000000000d23ad0;  alias, 1 drivers
v0000000000cb9160_0 .net "choose_ta_r_nop", 0 0, v0000000000d2e140_0;  alias, 1 drivers
v0000000000cb9200_0 .net "clk", 0 0, v0000000000db8650_0;  alias, 1 drivers
S_0000000000ad94f0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 247, 3 633 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "MEMBL";
    .port_info 7 /OUTPUT 32 "wb_alu_out";
    .port_info 8 /OUTPUT 32 "wb_data_r_out";
    .port_info 9 /OUTPUT 4 "wb_bit15_12";
    .port_info 10 /OUTPUT 1 "WB_load_instr";
    .port_info 11 /OUTPUT 1 "WB_RF_Enable";
    .port_info 12 /INPUT 1 "Reset";
    .port_info 13 /OUTPUT 1 "WBBL";
v0000000000ad36d0_0 .net "MEMBL", 0 0, v0000000000d2d4c0_0;  alias, 1 drivers
v0000000000d963d0_0 .net "MEM_RF_Enable", 0 0, v0000000000d2ebe0_0;  alias, 1 drivers
v0000000000d956b0_0 .net "MEM_load_instr", 0 0, v0000000000d2e640_0;  alias, 1 drivers
v0000000000d95430_0 .net "Reset", 0 0, v0000000000db7f70_0;  alias, 1 drivers
v0000000000d968d0_0 .var "WBBL", 0 0;
v0000000000d95f70_0 .var "WB_RF_Enable", 0 0;
v0000000000d95bb0_0 .var "WB_load_instr", 0 0;
v0000000000d954d0_0 .net "alu_out", 31 0, v0000000000d2d100_0;  alias, 1 drivers
v0000000000d96330_0 .net "bit15_12", 3 0, v0000000000d2ea00_0;  alias, 1 drivers
v0000000000d95ed0_0 .net "clk", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000d96150_0 .net "data_r_out", 31 0, v0000000000da18c0_0;  alias, 1 drivers
v0000000000d965b0_0 .var "wb_alu_out", 31 0;
v0000000000d96010_0 .var "wb_bit15_12", 3 0;
v0000000000d95c50_0 .var "wb_data_r_out", 31 0;
S_0000000000ad9680 .scope module, "Status_register" "Status_register" 2 147, 3 251 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
v0000000000d94d50_0 .net "Reset", 0 0, v0000000000db7f70_0;  alias, 1 drivers
v0000000000d966f0_0 .net "S", 0 0, v0000000000d00400_0;  alias, 1 drivers
v0000000000d961f0_0 .net "cc_in", 3 0, L_0000000000db5950;  alias, 1 drivers
v0000000000d951b0_0 .var "cc_out", 3 0;
v0000000000d952f0_0 .net "clk", 0 0, v0000000000db8650_0;  alias, 1 drivers
E_0000000000cf1c50 .event posedge, v0000000000d2d380_0;
S_0000000000ad9810 .scope module, "alu_1" "alu" 2 121, 3 1396 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 4 "ccCin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d94b70_0 .net/s "A", 31 0, L_0000000000d237c0;  alias, 1 drivers
v0000000000d95a70_0 .net "Alu_Out", 3 0, L_0000000000db6df0;  alias, 1 drivers
L_0000000000db8be8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000d95930_0 .net/s "B", 31 0, L_0000000000db8be8;  1 drivers
v0000000000d96290_0 .var/i "Cin", 31 0;
L_0000000000db8c30 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000d94cb0_0 .net "OPS", 3 0, L_0000000000db8c30;  1 drivers
v0000000000d95d90_0 .var/s "OPS_result", 32 0;
v0000000000d960b0_0 .net/s "S", 31 0, L_0000000000db5db0;  alias, 1 drivers
v0000000000d96470_0 .net *"_ivl_11", 0 0, L_0000000000db5270;  1 drivers
v0000000000d94c10_0 .net *"_ivl_16", 0 0, L_0000000000db4e10;  1 drivers
v0000000000d95cf0_0 .net *"_ivl_3", 0 0, L_0000000000db6850;  1 drivers
v0000000000d95110_0 .net *"_ivl_7", 0 0, L_0000000000db6e90;  1 drivers
L_0000000000db8c78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000000d94df0_0 .net "ccCin", 3 0, L_0000000000db8c78;  1 drivers
v0000000000d96830_0 .var/i "ol", 31 0;
v0000000000d95570_0 .var/i "tc", 31 0;
v0000000000d95250_0 .var/i "tn", 31 0;
v0000000000d95610_0 .var/i "tv", 31 0;
v0000000000d96970_0 .var/i "tz", 31 0;
E_0000000000cf1710/0 .event edge, v0000000000d94df0_0, v0000000000d94cb0_0, v0000000000d94b70_0, v0000000000d95930_0;
E_0000000000cf1710/1 .event edge, v0000000000d95d90_0, v0000000000d96290_0;
E_0000000000cf1710 .event/or E_0000000000cf1710/0, E_0000000000cf1710/1;
L_0000000000db6850 .part v0000000000d95250_0, 0, 1;
L_0000000000db6e90 .part v0000000000d96970_0, 0, 1;
L_0000000000db5270 .part v0000000000d95570_0, 0, 1;
L_0000000000db6df0 .concat8 [ 1 1 1 1], L_0000000000db4e10, L_0000000000db5270, L_0000000000db6e90, L_0000000000db6850;
L_0000000000db4e10 .part v0000000000d95610_0, 0, 1;
L_0000000000db5db0 .part v0000000000d95d90_0, 0, 32;
S_0000000000ad0a30 .scope module, "alu_2" "alu" 2 155, 3 1396 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 4 "ccCin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d96790_0 .net/s "A", 31 0, v0000000000db1300_0;  alias, 1 drivers
v0000000000d96650_0 .net "Alu_Out", 3 0, L_0000000000db68f0;  alias, 1 drivers
v0000000000d96510_0 .net/s "B", 31 0, v0000000000cfeb80_0;  alias, 1 drivers
v0000000000d96a10_0 .var/i "Cin", 31 0;
L_0000000000db8cc0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000d94e90_0 .net "OPS", 3 0, L_0000000000db8cc0;  1 drivers
v0000000000d95e30_0 .var/s "OPS_result", 32 0;
v0000000000d94f30_0 .net/s "S", 31 0, L_0000000000db5c70;  alias, 1 drivers
v0000000000d94fd0_0 .net *"_ivl_11", 0 0, L_0000000000db6ad0;  1 drivers
v0000000000d95070_0 .net *"_ivl_16", 0 0, L_0000000000db6fd0;  1 drivers
v0000000000d95390_0 .net *"_ivl_3", 0 0, L_0000000000db6f30;  1 drivers
v0000000000d95750_0 .net *"_ivl_7", 0 0, L_0000000000db4ff0;  1 drivers
L_0000000000db8d08 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000000d957f0_0 .net "ccCin", 3 0, L_0000000000db8d08;  1 drivers
v0000000000d95890_0 .var/i "ol", 31 0;
v0000000000d959d0_0 .var/i "tc", 31 0;
v0000000000d95b10_0 .var/i "tn", 31 0;
v0000000000d97800_0 .var/i "tv", 31 0;
v0000000000d97080_0 .var/i "tz", 31 0;
E_0000000000cf1510/0 .event edge, v0000000000d957f0_0, v0000000000d94e90_0, v0000000000d96790_0, v0000000000d01940_0;
E_0000000000cf1510/1 .event edge, v0000000000d95e30_0, v0000000000d96a10_0;
E_0000000000cf1510 .event/or E_0000000000cf1510/0, E_0000000000cf1510/1;
L_0000000000db6f30 .part v0000000000d95b10_0, 0, 1;
L_0000000000db4ff0 .part v0000000000d97080_0, 0, 1;
L_0000000000db6ad0 .part v0000000000d959d0_0, 0, 1;
L_0000000000db68f0 .concat8 [ 1 1 1 1], L_0000000000db6fd0, L_0000000000db6ad0, L_0000000000db4ff0, L_0000000000db6f30;
L_0000000000db6fd0 .part v0000000000d97800_0, 0, 1;
L_0000000000db5c70 .part v0000000000d95e30_0, 0, 32;
S_0000000000ad0bc0 .scope module, "alu_main" "alu" 2 214, 3 1396 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 4 "ccCin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000d97c60_0 .net/s "A", 31 0, v0000000000d005e0_0;  alias, 1 drivers
v0000000000d97440_0 .net "Alu_Out", 3 0, L_0000000000db5950;  alias, 1 drivers
v0000000000d979e0_0 .net/s "B", 31 0, L_0000000000d23a60;  alias, 1 drivers
v0000000000d96cc0_0 .var/i "Cin", 31 0;
v0000000000d983e0_0 .net "OPS", 3 0, v0000000000d2dce0_0;  alias, 1 drivers
v0000000000d97da0_0 .var/s "OPS_result", 32 0;
v0000000000d988e0_0 .net/s "S", 31 0, L_0000000000db6530;  alias, 1 drivers
v0000000000d97f80_0 .net *"_ivl_11", 0 0, L_0000000000db7110;  1 drivers
v0000000000d974e0_0 .net *"_ivl_16", 0 0, L_0000000000db6030;  1 drivers
v0000000000d98340_0 .net *"_ivl_3", 0 0, L_0000000000db7070;  1 drivers
v0000000000d98520_0 .net *"_ivl_7", 0 0, L_0000000000db5310;  1 drivers
v0000000000d971c0_0 .net "ccCin", 3 0, v0000000000d951b0_0;  alias, 1 drivers
v0000000000d98020_0 .var/i "ol", 31 0;
v0000000000d978a0_0 .var/i "tc", 31 0;
v0000000000d97bc0_0 .var/i "tn", 31 0;
v0000000000d97580_0 .var/i "tv", 31 0;
v0000000000d97760_0 .var/i "tz", 31 0;
E_0000000000cf2050/0 .event edge, v0000000000d2d920_0, v0000000000d2dce0_0, v0000000000d005e0_0, v0000000000d979e0_0;
E_0000000000cf2050/1 .event edge, v0000000000d97da0_0, v0000000000d96cc0_0;
E_0000000000cf2050 .event/or E_0000000000cf2050/0, E_0000000000cf2050/1;
L_0000000000db7070 .part v0000000000d97bc0_0, 0, 1;
L_0000000000db5310 .part v0000000000d97760_0, 0, 1;
L_0000000000db7110 .part v0000000000d978a0_0, 0, 1;
L_0000000000db5950 .concat8 [ 1 1 1 1], L_0000000000db6030, L_0000000000db7110, L_0000000000db5310, L_0000000000db7070;
L_0000000000db6030 .part v0000000000d97580_0, 0, 1;
L_0000000000db6530 .part v0000000000d97da0_0, 0, 32;
S_0000000000ad0d50 .scope module, "control_unit1" "control_unit" 2 140, 3 7 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "BL";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 9 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
    .port_info 8 /OUTPUT 1 "R14_CU_OUT";
    .port_info 9 /OUTPUT 4 "Rm";
    .port_info 10 /OUTPUT 32 "SSEI";
L_0000000000d22fe0 .functor BUFZ 1, v0000000000d96c20_0, C4<0>, C4<0>, C4<0>;
L_0000000000d22b10 .functor BUFZ 1, v0000000000d96b80_0, C4<0>, C4<0>, C4<0>;
L_0000000000d22bf0 .functor BUFZ 1, v0000000000d97a80_0, C4<0>, C4<0>, C4<0>;
L_0000000000d23520 .functor BUFZ 1, v0000000000d976c0_0, C4<0>, C4<0>, C4<0>;
L_0000000000d24390 .functor BUFZ 4, v0000000000d980c0_0, C4<0000>, C4<0000>, C4<0000>;
L_0000000000d22e20 .functor BUFZ 32, v0000000000da1d20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000d982a0_0 .net "A", 31 0, v0000000000cfe720_0;  alias, 1 drivers
v0000000000d97d00_0 .net "BL", 0 0, L_0000000000d22b10;  alias, 1 drivers
v0000000000d96d60_0 .net "C_U_out", 8 0, L_0000000000db53b0;  alias, 1 drivers
v0000000000d98480_0 .net "ID_B_instr", 0 0, L_0000000000d22fe0;  alias, 1 drivers
v0000000000d98840_0 .net "R14_CU_OUT", 0 0, L_0000000000d23520;  alias, 1 drivers
v0000000000d98700_0 .net "Reset", 0 0, v0000000000db7f70_0;  alias, 1 drivers
v0000000000d97940_0 .net "Rm", 3 0, L_0000000000d24390;  alias, 1 drivers
v0000000000d985c0_0 .net "S", 0 0, L_0000000000d22bf0;  alias, 1 drivers
v0000000000d987a0_0 .net "SSEI", 31 0, L_0000000000d22e20;  alias, 1 drivers
v0000000000d97300_0 .net *"_ivl_11", 0 0, v0000000000d97e40_0;  1 drivers
v0000000000d98660_0 .net *"_ivl_17", 3 0, v0000000000d96ea0_0;  1 drivers
v0000000000d97120_0 .net *"_ivl_21", 0 0, v0000000000d98200_0;  1 drivers
v0000000000d97620_0 .net *"_ivl_26", 0 0, v0000000000d97b20_0;  1 drivers
v0000000000d98980_0 .net *"_ivl_3", 0 0, v0000000000d98160_0;  1 drivers
v0000000000d98a20_0 .net *"_ivl_7", 0 0, v0000000000d97ee0_0;  1 drivers
v0000000000d96ea0_0 .var "alu_op", 3 0;
v0000000000d97260_0 .net "asserted", 0 0, L_0000000000d23ad0;  alias, 1 drivers
v0000000000d96b80_0 .var "b_bl", 0 0;
v0000000000d96c20_0 .var "b_instr", 0 0;
v0000000000d97a80_0 .var "change", 0 0;
v0000000000d973a0_0 .net "clk", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000d96f40_0 .var "incon", 0 0;
v0000000000d96e00_0 .var "instr", 2 0;
v0000000000d97e40_0 .var "l_instr", 0 0;
v0000000000d98200_0 .var "m_rw", 0 0;
v0000000000d97b20_0 .var "m_size", 0 0;
v0000000000d96fe0_0 .var "r_sr_off", 0 0;
v0000000000d976c0_0 .var "rcu", 0 0;
v0000000000d97ee0_0 .var "rf_instr", 0 0;
v0000000000d980c0_0 .var "rm_new", 3 0;
v0000000000d98160_0 .var "s_imm", 0 0;
v0000000000da1d20_0 .var "ssi", 31 0;
E_0000000000cf1750/0 .event edge, v0000000000d2d240_0, v0000000000cfe720_0, v0000000000d2d060_0, v0000000000d96e00_0;
E_0000000000cf1750/1 .event edge, v0000000000d97e40_0, v0000000000d96b80_0, v0000000000d96f40_0;
E_0000000000cf1750 .event/or E_0000000000cf1750/0, E_0000000000cf1750/1;
LS_0000000000db53b0_0_0 .concat8 [ 1 1 4 1], v0000000000d97ee0_0, v0000000000d97e40_0, v0000000000d96ea0_0, v0000000000d98160_0;
LS_0000000000db53b0_0_4 .concat8 [ 1 1 0 0], v0000000000d98200_0, v0000000000d97b20_0;
L_0000000000db53b0 .concat8 [ 7 2 0 0], LS_0000000000db53b0_0_0, LS_0000000000db53b0_0_4;
S_0000000000ac4160 .scope module, "data_ram" "data_ram256x8" 2 239, 3 695 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000da1aa0_0 .net "Address", 31 0, v0000000000d2d100_0;  alias, 1 drivers
v0000000000da2a40_0 .net "DataIn", 31 0, v0000000000d2eaa0_0;  alias, 1 drivers
v0000000000da18c0_0 .var "DataOut", 31 0;
v0000000000da1640 .array "Mem", 255 0, 7 0;
v0000000000da16e0_0 .net "ReadWrite", 0 0, v0000000000d2e280_0;  alias, 1 drivers
v0000000000da29a0_0 .net "Size", 0 0, v0000000000d2dba0_0;  alias, 1 drivers
E_0000000000cf1f10/0 .event edge, v0000000000d2dba0_0, v0000000000d2eaa0_0, v0000000000d2d100_0, v0000000000d2e280_0;
E_0000000000cf1f10/1 .event edge, v0000000000d96150_0;
E_0000000000cf1f10 .event/or E_0000000000cf1f10/0, E_0000000000cf1f10/1;
S_0000000000ac42f0 .scope module, "h_u" "hazard_unit" 2 261, 3 894 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "ID_shift_imm";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 4 "EX_Bit15_12";
    .port_info 13 /INPUT 4 "MEM_Bit15_12";
    .port_info 14 /INPUT 4 "WB_Bit15_12";
    .port_info 15 /INPUT 4 "ID_Bit3_0";
    .port_info 16 /INPUT 4 "ID_Bit19_16";
v0000000000da1500_0 .net "EX_Bit15_12", 3 0, v0000000000d2df60_0;  alias, 1 drivers
v0000000000da1140_0 .net "EX_RF_Enable", 0 0, v0000000000d2e0a0_0;  alias, 1 drivers
v0000000000da2400_0 .net "EX_load_instr", 0 0, v0000000000d2e3c0_0;  alias, 1 drivers
v0000000000da2360_0 .net "ID_Bit19_16", 3 0, v0000000000cfe5e0_0;  alias, 1 drivers
v0000000000da0ba0_0 .net "ID_Bit3_0", 3 0, v0000000000cfea40_0;  alias, 1 drivers
v0000000000da0c40_0 .net "ID_shift_imm", 0 0, L_0000000000db7250;  1 drivers
v0000000000da1dc0_0 .var "IF_ID_load", 0 0;
v0000000000da24a0_0 .net "MEM_Bit15_12", 3 0, v0000000000d2ea00_0;  alias, 1 drivers
v0000000000da1780_0 .net "MEM_RF_Enable", 0 0, v0000000000d2ebe0_0;  alias, 1 drivers
v0000000000da0ce0_0 .var "MUX1_signal", 1 0;
v0000000000da1820_0 .var "MUX2_signal", 1 0;
v0000000000da1be0_0 .var "MUX3_signal", 1 0;
v0000000000da2540_0 .var "MUXControlUnit_signal", 0 0;
v0000000000da2220_0 .var "PC_RF_load", 0 0;
v0000000000da25e0_0 .net "WB_Bit15_12", 3 0, v0000000000d96010_0;  alias, 1 drivers
v0000000000da15a0_0 .net "WB_RF_Enable", 0 0, v0000000000d95f70_0;  alias, 1 drivers
v0000000000da2720_0 .net "clk", 0 0, v0000000000db8650_0;  alias, 1 drivers
E_0000000000cf1590/0 .event edge, v0000000000d2da60_0, v0000000000cfea40_0, v0000000000d2d9c0_0, v0000000000da0c40_0;
E_0000000000cf1590/1 .event edge, v0000000000cfe5e0_0, v0000000000d95f70_0, v0000000000d96010_0, v0000000000d2ebe0_0;
E_0000000000cf1590/2 .event edge, v0000000000d2ea00_0, v0000000000d2d740_0;
E_0000000000cf1590 .event/or E_0000000000cf1590/0, E_0000000000cf1590/1, E_0000000000cf1590/2;
S_0000000000ac4480 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 143, 3 768 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "BL";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "R14m";
    .port_info 4 /INPUT 32 "ssei";
    .port_info 5 /INPUT 4 "Rm";
    .port_info 6 /INPUT 1 "HF_U";
    .port_info 7 /OUTPUT 9 "MUX_Out";
    .port_info 8 /OUTPUT 1 "id_bl";
    .port_info 9 /OUTPUT 1 "S_M";
    .port_info 10 /OUTPUT 1 "replacement";
    .port_info 11 /OUTPUT 32 "id_ssei";
    .port_info 12 /OUTPUT 4 "newrm";
L_0000000000d24010 .functor BUFZ 1, v0000000000da0d80_0, C4<0>, C4<0>, C4<0>;
L_0000000000d22cd0 .functor BUFZ 1, v0000000000da2680_0, C4<0>, C4<0>, C4<0>;
L_0000000000d23600 .functor BUFZ 32, v0000000000da1460_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000d23980 .functor BUFZ 4, v0000000000da2860_0, C4<0000>, C4<0000>, C4<0000>;
v0000000000da13c0_0 .net "BL", 0 0, L_0000000000d22b10;  alias, 1 drivers
v0000000000da10a0_0 .net "C_U", 8 0, L_0000000000db53b0;  alias, 1 drivers
v0000000000da27c0_0 .net "HF_U", 0 0, v0000000000da2540_0;  alias, 1 drivers
v0000000000da1960_0 .net "MUX_Out", 8 0, v0000000000da2180_0;  alias, 1 drivers
v0000000000da11e0_0 .net "R14m", 0 0, L_0000000000d23520;  alias, 1 drivers
v0000000000da1c80_0 .net "Rm", 3 0, L_0000000000d24390;  alias, 1 drivers
v0000000000da1e60_0 .net "S", 0 0, L_0000000000d22bf0;  alias, 1 drivers
v0000000000da1a00_0 .net "S_M", 0 0, L_0000000000d24010;  alias, 1 drivers
v0000000000da0d80_0 .var "change", 0 0;
v0000000000da0e20_0 .net "id_bl", 0 0, L_0000000000d22cd0;  alias, 1 drivers
v0000000000da2040_0 .net "id_ssei", 31 0, L_0000000000d23600;  alias, 1 drivers
v0000000000da2680_0 .var "nbl", 0 0;
v0000000000da20e0_0 .var "newrd", 3 0;
v0000000000da1b40_0 .net "newrm", 3 0, L_0000000000d23980;  alias, 1 drivers
v0000000000da2860_0 .var "nrm", 3 0;
v0000000000da2900_0 .net "replacement", 0 0, L_0000000000db4eb0;  alias, 1 drivers
v0000000000da2180_0 .var "salida", 8 0;
v0000000000da1460_0 .var "ss", 31 0;
v0000000000da0ec0_0 .net "ssei", 31 0, L_0000000000d22e20;  alias, 1 drivers
E_0000000000cf1f90/0 .event edge, v0000000000da2540_0, v0000000000d96d60_0, v0000000000d985c0_0, v0000000000d97d00_0;
E_0000000000cf1f90/1 .event edge, v0000000000d98840_0, v0000000000d987a0_0, v0000000000d97940_0;
E_0000000000cf1f90 .event/or E_0000000000cf1f90/0, E_0000000000cf1f90/1;
L_0000000000db4eb0 .part v0000000000da20e0_0, 0, 1;
S_0000000000ae53e0 .scope module, "mux_2x1_Reg2" "mux_2x1_Reg" 2 208, 3 834 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 4 "MUX_Out";
L_0000000000d241d0 .functor BUFZ 4, v0000000000da1000_0, C4<0000>, C4<0000>, C4<0000>;
v0000000000da1f00_0 .net "A", 3 0, v0000000000d96010_0;  alias, 1 drivers
v0000000000da0f60_0 .net "B", 3 0, L_0000000000d23980;  alias, 1 drivers
v0000000000da22c0_0 .net "MUX_Out", 3 0, L_0000000000d241d0;  alias, 1 drivers
v0000000000da1000_0 .var "salida", 3 0;
v0000000000da1fa0_0 .net "sig", 0 0, L_0000000000d22cd0;  alias, 1 drivers
E_0000000000cf1910 .event edge, v0000000000d2cfc0_0, v0000000000d96010_0, v0000000000da1b40_0;
S_0000000000ae5570 .scope module, "mux_2x1__stages_10" "mux_2x1_Stages" 2 122, 3 814 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000d232f0 .functor BUFZ 32, v0000000000da3830_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000da1280_0 .net "A", 31 0, L_0000000000db5c70;  alias, 1 drivers
v0000000000da1320_0 .net "B", 31 0, L_0000000000d239f0;  alias, 1 drivers
v0000000000da4050_0 .net "MUX_Out", 31 0, L_0000000000d232f0;  alias, 1 drivers
v0000000000da3830_0 .var "salida", 31 0;
v0000000000da35b0_0 .net "sig", 0 0, L_0000000000db4eb0;  alias, 1 drivers
E_0000000000cf1d10 .event edge, v0000000000da2900_0, v0000000000d94f30_0, v0000000000d00cc0_0;
S_0000000000d456f0 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 123, 3 814 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000d238a0 .functor BUFZ 32, v0000000000da45f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000da3ab0_0 .net "A", 31 0, L_0000000000db5db0;  alias, 1 drivers
v0000000000da4550_0 .net "B", 31 0, L_0000000000d232f0;  alias, 1 drivers
v0000000000da3fb0_0 .net "MUX_Out", 31 0, L_0000000000d238a0;  alias, 1 drivers
v0000000000da45f0_0 .var "salida", 31 0;
v0000000000da2d90_0 .net "sig", 0 0, v0000000000d2e140_0;  alias, 1 drivers
E_0000000000cf2090 .event edge, v0000000000d2e140_0, v0000000000cff1c0_0, v0000000000da4050_0;
S_0000000000d45880 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 220, 3 814 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000d23a60 .functor BUFZ 32, v0000000000da4690_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000da31f0_0 .net "A", 31 0, v0000000000d00ea0_0;  alias, 1 drivers
v0000000000da3650_0 .net "B", 31 0, v0000000000db1260_0;  alias, 1 drivers
v0000000000da2ed0_0 .net "MUX_Out", 31 0, L_0000000000d23a60;  alias, 1 drivers
v0000000000da4690_0 .var "salida", 31 0;
v0000000000da36f0_0 .net "sig", 0 0, v0000000000d2e1e0_0;  alias, 1 drivers
E_0000000000cf20d0 .event edge, v0000000000d2e1e0_0, v0000000000d00ea0_0, v0000000000da3650_0;
S_0000000000d45a10 .scope module, "mux_2x1_stages_20" "mux_2x1_Stages" 2 196, 3 814 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000d24160 .functor BUFZ 32, v0000000000da44b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000da4730_0 .net "A", 31 0, v0000000000cfe720_0;  alias, 1 drivers
v0000000000da3790_0 .net "B", 31 0, L_0000000000d23600;  alias, 1 drivers
v0000000000da38d0_0 .net "MUX_Out", 31 0, L_0000000000d24160;  alias, 1 drivers
v0000000000da44b0_0 .var "salida", 31 0;
v0000000000da30b0_0 .net "sig", 0 0, L_0000000000d22cd0;  alias, 1 drivers
E_0000000000cf2110 .event edge, v0000000000d2cfc0_0, v0000000000cfe720_0, v0000000000da2040_0;
S_0000000000d44c00 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 243, 3 814 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000d24400 .functor BUFZ 32, v0000000000da4a50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000da3e70_0 .net "A", 31 0, v0000000000d2d100_0;  alias, 1 drivers
v0000000000da3330_0 .net "B", 31 0, v0000000000da18c0_0;  alias, 1 drivers
v0000000000da4870_0 .net "MUX_Out", 31 0, L_0000000000d24400;  alias, 1 drivers
v0000000000da4a50_0 .var "salida", 31 0;
v0000000000da3970_0 .net "sig", 0 0, v0000000000d2e640_0;  alias, 1 drivers
E_0000000000cf1cd0 .event edge, v0000000000d2e640_0, v0000000000d2d100_0, v0000000000d96150_0;
S_0000000000d44d90 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 251, 3 814 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000d22e90 .functor BUFZ 32, v0000000000da47d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000da42d0_0 .net "A", 31 0, v0000000000d965b0_0;  alias, 1 drivers
v0000000000da40f0_0 .net "B", 31 0, v0000000000d95c50_0;  alias, 1 drivers
v0000000000da2f70_0 .net "MUX_Out", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da47d0_0 .var "salida", 31 0;
v0000000000da3470_0 .net "sig", 0 0, v0000000000d95bb0_0;  alias, 1 drivers
E_0000000000cf16d0 .event edge, v0000000000d95bb0_0, v0000000000d965b0_0, v0000000000d95c50_0;
S_0000000000d44f20 .scope module, "mux_2x1_stages_alu" "mux_2x1_Stages" 2 210, 3 814 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000d23d00 .functor BUFZ 32, v0000000000da3b50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000da3510_0 .net "A", 31 0, L_0000000000db6530;  alias, 1 drivers
v0000000000da4190_0 .net "B", 31 0, v0000000000d2d7e0_0;  alias, 1 drivers
v0000000000da3a10_0 .net "MUX_Out", 31 0, L_0000000000d23d00;  alias, 1 drivers
v0000000000da3b50_0 .var "salida", 31 0;
v0000000000da3bf0_0 .net "sig", 0 0, v0000000000d2d600_0;  alias, 1 drivers
E_0000000000cf1810 .event edge, v0000000000d2e500_0, v0000000000d988e0_0, v0000000000d2d7e0_0;
S_0000000000d450b0 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 174, 3 743 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000d23910 .functor BUFZ 32, v0000000000da3f10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000da3c90_0 .net "A_O", 31 0, L_0000000000d23d00;  alias, 1 drivers
v0000000000da3010_0 .net "HF_U", 1 0, v0000000000da0ce0_0;  alias, 1 drivers
v0000000000da3d30_0 .net "MUX_Out", 31 0, L_0000000000d23910;  alias, 1 drivers
v0000000000da33d0_0 .net "M_O", 31 0, L_0000000000d24400;  alias, 1 drivers
v0000000000da3dd0_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da2bb0_0 .net "X", 31 0, v0000000000dac3a0_0;  alias, 1 drivers
v0000000000da3f10_0 .var "salida", 31 0;
E_0000000000cf1a90/0 .event edge, v0000000000da0ce0_0, v0000000000da2bb0_0, v0000000000d2e820_0, v0000000000da4870_0;
E_0000000000cf1a90/1 .event edge, v0000000000da2f70_0;
E_0000000000cf1a90 .event/or E_0000000000cf1a90/0, E_0000000000cf1a90/1;
S_0000000000d45240 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 177, 3 743 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000d239f0 .functor BUFZ 32, v0000000000da2cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000da4230_0 .net "A_O", 31 0, L_0000000000d23d00;  alias, 1 drivers
v0000000000da4370_0 .net "HF_U", 1 0, v0000000000da1820_0;  alias, 1 drivers
v0000000000da4910_0 .net "MUX_Out", 31 0, L_0000000000d239f0;  alias, 1 drivers
v0000000000da49b0_0 .net "M_O", 31 0, L_0000000000d24400;  alias, 1 drivers
v0000000000da4410_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da2c50_0 .net "X", 31 0, v0000000000dab680_0;  alias, 1 drivers
v0000000000da2cf0_0 .var "salida", 31 0;
E_0000000000cf15d0/0 .event edge, v0000000000da1820_0, v0000000000da2c50_0, v0000000000d2e820_0, v0000000000da4870_0;
E_0000000000cf15d0/1 .event edge, v0000000000da2f70_0;
E_0000000000cf15d0 .event/or E_0000000000cf15d0/0, E_0000000000cf15d0/1;
S_0000000000d453d0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 180, 3 743 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000d240f0 .functor BUFZ 32, v0000000000da62f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000da2e30_0 .net "A_O", 31 0, L_0000000000d23d00;  alias, 1 drivers
v0000000000da3150_0 .net "HF_U", 1 0, v0000000000da1be0_0;  alias, 1 drivers
v0000000000da3290_0 .net "MUX_Out", 31 0, L_0000000000d240f0;  alias, 1 drivers
v0000000000da4ef0_0 .net "M_O", 31 0, L_0000000000d24400;  alias, 1 drivers
v0000000000da5cb0_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da6930_0 .net "X", 31 0, v0000000000dab860_0;  alias, 1 drivers
v0000000000da62f0_0 .var "salida", 31 0;
E_0000000000cf1850/0 .event edge, v0000000000da1be0_0, v0000000000da6930_0, v0000000000d2e820_0, v0000000000da4870_0;
E_0000000000cf1850/1 .event edge, v0000000000da2f70_0;
E_0000000000cf1850 .event/or E_0000000000cf1850/0, E_0000000000cf1850/1;
S_0000000000d45560 .scope module, "ram1" "inst_ram256x8" 2 86, 3 663 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000da6e30_0 .net "Address", 31 0, L_0000000000d237c0;  alias, 1 drivers
v0000000000da5f30_0 .var "DataOut", 31 0;
v0000000000da6390 .array "Mem", 255 0, 7 0;
E_0000000000cf19d0 .event edge, v0000000000d94b70_0, v0000000000cfe040_0;
S_0000000000da9530 .scope module, "register_file_1" "register_file" 2 170, 3 1203 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /OUTPUT 32 "R14out";
    .port_info 7 /INPUT 4 "C";
    .port_info 8 /INPUT 4 "SA";
    .port_info 9 /INPUT 4 "SB";
    .port_info 10 /INPUT 1 "RFLd";
    .port_info 11 /INPUT 1 "HZPCld";
    .port_info 12 /INPUT 1 "CLK";
    .port_info 13 /INPUT 1 "RST";
L_0000000000d237c0 .functor BUFZ 32, v0000000000da4d10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000000d23830 .functor BUFZ 32, v0000000000da64d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000db1800_0 .net "C", 3 0, L_0000000000d241d0;  alias, 1 drivers
v0000000000db2020_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000db2520_0 .net "E", 15 0, v0000000000da7c90_0;  1 drivers
v0000000000db14e0_0 .net "HZPCld", 0 0, v0000000000da2220_0;  alias, 1 drivers
v0000000000db0f40_0 .net "MO", 31 0, v0000000000daabe0_0;  1 drivers
v0000000000db0ea0_0 .net "PA", 31 0, v0000000000dac3a0_0;  alias, 1 drivers
v0000000000db2660_0 .net "PB", 31 0, v0000000000dab680_0;  alias, 1 drivers
v0000000000db1580_0 .net "PCin", 31 0, L_0000000000d238a0;  alias, 1 drivers
v0000000000db1620_0 .net "PCout", 31 0, L_0000000000d237c0;  alias, 1 drivers
v0000000000db2200_0 .net "PD", 31 0, v0000000000dab860_0;  alias, 1 drivers
v0000000000db0fe0_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000db1c60_0 .net "Q0", 31 0, v0000000000da52b0_0;  1 drivers
v0000000000db1940_0 .net "Q1", 31 0, v0000000000da5df0_0;  1 drivers
v0000000000db0cc0_0 .net "Q10", 31 0, v0000000000da5490_0;  1 drivers
v0000000000db18a0_0 .net "Q11", 31 0, v0000000000da5030_0;  1 drivers
v0000000000db16c0_0 .net "Q12", 31 0, v0000000000da50d0_0;  1 drivers
v0000000000db0e00_0 .net "Q13", 31 0, v0000000000da55d0_0;  1 drivers
v0000000000db2840_0 .net "Q14", 31 0, v0000000000da64d0_0;  1 drivers
v0000000000db1760_0 .net "Q15", 31 0, v0000000000da4d10_0;  1 drivers
v0000000000db22a0_0 .net "Q2", 31 0, v0000000000da6570_0;  1 drivers
v0000000000db2160_0 .net "Q3", 31 0, v0000000000da6610_0;  1 drivers
v0000000000db11c0_0 .net "Q4", 31 0, v0000000000da67f0_0;  1 drivers
v0000000000db2340_0 .net "Q5", 31 0, v0000000000da8550_0;  1 drivers
v0000000000db31a0_0 .net "Q6", 31 0, v0000000000da7510_0;  1 drivers
v0000000000db1a80_0 .net "Q7", 31 0, v0000000000da85f0_0;  1 drivers
v0000000000db2ac0_0 .net "Q8", 31 0, v0000000000da78d0_0;  1 drivers
v0000000000db2480_0 .net "Q9", 31 0, v0000000000da7b50_0;  1 drivers
v0000000000db0d60_0 .net "R14out", 31 0, L_0000000000d23830;  alias, 1 drivers
o0000000000d4f338 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000db2d40_0 .net "R15MO", 1 0, o0000000000d4f338;  0 drivers
v0000000000db28e0_0 .net "RFLd", 0 0, v0000000000d95f70_0;  alias, 1 drivers
v0000000000db19e0_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
v0000000000db2de0_0 .net "SA", 3 0, v0000000000cfe5e0_0;  alias, 1 drivers
v0000000000db2e80_0 .net "SB", 3 0, v0000000000cfea40_0;  alias, 1 drivers
L_0000000000db65d0 .part v0000000000da7c90_0, 15, 1;
L_0000000000db5810 .part v0000000000da7c90_0, 0, 1;
L_0000000000db4f50 .part v0000000000da7c90_0, 1, 1;
L_0000000000db6b70 .part v0000000000da7c90_0, 2, 1;
L_0000000000db6c10 .part v0000000000da7c90_0, 3, 1;
L_0000000000db72f0 .part v0000000000da7c90_0, 4, 1;
L_0000000000db6350 .part v0000000000da7c90_0, 5, 1;
L_0000000000db56d0 .part v0000000000da7c90_0, 6, 1;
L_0000000000db5b30 .part v0000000000da7c90_0, 7, 1;
L_0000000000db5e50 .part v0000000000da7c90_0, 8, 1;
L_0000000000db6490 .part v0000000000da7c90_0, 9, 1;
L_0000000000db5ef0 .part v0000000000da7c90_0, 10, 1;
L_0000000000db6170 .part v0000000000da7c90_0, 11, 1;
L_0000000000db58b0 .part v0000000000da7c90_0, 12, 1;
L_0000000000db5f90 .part v0000000000da7c90_0, 13, 1;
L_0000000000db5630 .part v0000000000da7c90_0, 14, 1;
S_0000000000da9850 .scope module, "R0" "register" 3 1234, 3 1359 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da6f70_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da5c10_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da52b0_0 .var "Q", 31 0;
v0000000000da5350_0 .net "RFLd", 0 0, L_0000000000db5810;  1 drivers
v0000000000da4bd0_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000daa660 .scope module, "R1" "register" 3 1235, 3 1359 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da53f0_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da69d0_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da5df0_0 .var "Q", 31 0;
v0000000000da4db0_0 .net "RFLd", 0 0, L_0000000000db4f50;  1 drivers
v0000000000da4c70_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000daa7f0 .scope module, "R10" "register" 3 1244, 3 1359 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da6070_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da5710_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da5490_0 .var "Q", 31 0;
v0000000000da5d50_0 .net "RFLd", 0 0, L_0000000000db5ef0;  1 drivers
v0000000000da4f90_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000da9b70 .scope module, "R11" "register" 3 1245, 3 1359 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da5170_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da5b70_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da5030_0 .var "Q", 31 0;
v0000000000da6a70_0 .net "RFLd", 0 0, L_0000000000db6170;  1 drivers
v0000000000da5530_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000daa340 .scope module, "R12" "register" 3 1246, 3 1359 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da5ad0_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da4e50_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da50d0_0 .var "Q", 31 0;
v0000000000da5210_0 .net "RFLd", 0 0, L_0000000000db58b0;  1 drivers
v0000000000da6d90_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000da9210 .scope module, "R13" "register" 3 1247, 3 1359 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da6110_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da5fd0_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da55d0_0 .var "Q", 31 0;
v0000000000da6430_0 .net "RFLd", 0 0, L_0000000000db5f90;  1 drivers
v0000000000da58f0_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000daa980 .scope module, "R14" "register" 3 1248, 3 1359 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da5670_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da6b10_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da64d0_0 .var "Q", 31 0;
v0000000000da57b0_0 .net "RFLd", 0 0, L_0000000000db5630;  1 drivers
v0000000000da6cf0_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000da93a0 .scope module, "R15" "PCregister" 3 1249, 3 1373 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da7330_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da61b0_0 .net "HZPCld", 0 0, v0000000000da2220_0;  alias, 1 drivers
v0000000000da5e90_0 .net "MOin", 31 0, v0000000000daabe0_0;  alias, 1 drivers
v0000000000da4d10_0 .var "Q", 31 0;
v0000000000da6250_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000da96c0 .scope module, "R2" "register" 3 1236, 3 1359 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da6bb0_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da5850_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da6570_0 .var "Q", 31 0;
v0000000000da5990_0 .net "RFLd", 0 0, L_0000000000db6b70;  1 drivers
v0000000000da6c50_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000da9d00 .scope module, "R3" "register" 3 1237, 3 1359 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da5a30_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da6ed0_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da6610_0 .var "Q", 31 0;
v0000000000da7010_0 .net "RFLd", 0 0, L_0000000000db6c10;  1 drivers
v0000000000da70b0_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000da9080 .scope module, "R4" "register" 3 1238, 3 1359 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da66b0_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da6750_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da67f0_0 .var "Q", 31 0;
v0000000000da7150_0 .net "RFLd", 0 0, L_0000000000db72f0;  1 drivers
v0000000000da6890_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000da99e0 .scope module, "R5" "register" 3 1239, 3 1359 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da71f0_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da7290_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da8550_0 .var "Q", 31 0;
v0000000000da80f0_0 .net "RFLd", 0 0, L_0000000000db6350;  1 drivers
v0000000000da7a10_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000da9e90 .scope module, "R6" "register" 3 1240, 3 1359 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da7fb0_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da8190_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da7510_0 .var "Q", 31 0;
v0000000000da7e70_0 .net "RFLd", 0 0, L_0000000000db56d0;  1 drivers
v0000000000da7f10_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000da8ef0 .scope module, "R7" "register" 3 1241, 3 1359 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da8050_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da7470_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da85f0_0 .var "Q", 31 0;
v0000000000da8410_0 .net "RFLd", 0 0, L_0000000000db5b30;  1 drivers
v0000000000da7dd0_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000daa020 .scope module, "R8" "register" 3 1242, 3 1359 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da8910_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da8230_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da78d0_0 .var "Q", 31 0;
v0000000000da8730_0 .net "RFLd", 0 0, L_0000000000db5e50;  1 drivers
v0000000000da75b0_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000daa1b0 .scope module, "R9" "register" 3 1243, 3 1359 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000da7ab0_0 .net "CLK", 0 0, v0000000000db8650_0;  alias, 1 drivers
v0000000000da8370_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da7b50_0 .var "Q", 31 0;
v0000000000da7bf0_0 .net "RFLd", 0 0, L_0000000000db6490;  1 drivers
v0000000000da82d0_0 .net "RST", 0 0, v0000000000db7f70_0;  alias, 1 drivers
S_0000000000daa4d0 .scope module, "bc" "binary_decoder" 3 1217, 3 1255 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000da7d30_0 .net "C", 3 0, L_0000000000d241d0;  alias, 1 drivers
v0000000000da7c90_0 .var "E", 15 0;
v0000000000da73d0_0 .net "Ld", 0 0, v0000000000d95f70_0;  alias, 1 drivers
E_0000000000cf1e90 .event edge, v0000000000d95f70_0, v0000000000da22c0_0;
S_0000000000da8bd0 .scope module, "muxA" "multiplexer" 3 1220, 3 1287 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000da8690_0 .net "I0", 31 0, v0000000000da52b0_0;  alias, 1 drivers
v0000000000da8a50_0 .net "I1", 31 0, v0000000000da5df0_0;  alias, 1 drivers
v0000000000da87d0_0 .net "I10", 31 0, v0000000000da5490_0;  alias, 1 drivers
v0000000000da8870_0 .net "I11", 31 0, v0000000000da5030_0;  alias, 1 drivers
v0000000000da7650_0 .net "I12", 31 0, v0000000000da50d0_0;  alias, 1 drivers
v0000000000da89b0_0 .net "I13", 31 0, v0000000000da55d0_0;  alias, 1 drivers
v0000000000da76f0_0 .net "I14", 31 0, v0000000000da64d0_0;  alias, 1 drivers
v0000000000da7790_0 .net "I15", 31 0, v0000000000da4d10_0;  alias, 1 drivers
v0000000000da7830_0 .net "I2", 31 0, v0000000000da6570_0;  alias, 1 drivers
v0000000000da7970_0 .net "I3", 31 0, v0000000000da6610_0;  alias, 1 drivers
v0000000000dab220_0 .net "I4", 31 0, v0000000000da67f0_0;  alias, 1 drivers
v0000000000dabd60_0 .net "I5", 31 0, v0000000000da8550_0;  alias, 1 drivers
v0000000000dac1c0_0 .net "I6", 31 0, v0000000000da7510_0;  alias, 1 drivers
v0000000000dab400_0 .net "I7", 31 0, v0000000000da85f0_0;  alias, 1 drivers
v0000000000dabe00_0 .net "I8", 31 0, v0000000000da78d0_0;  alias, 1 drivers
v0000000000dabfe0_0 .net "I9", 31 0, v0000000000da7b50_0;  alias, 1 drivers
v0000000000dac3a0_0 .var "P", 31 0;
v0000000000dabc20_0 .net "S", 3 0, v0000000000cfe5e0_0;  alias, 1 drivers
E_0000000000cf13d0/0 .event edge, v0000000000da4d10_0, v0000000000da64d0_0, v0000000000da55d0_0, v0000000000da50d0_0;
E_0000000000cf13d0/1 .event edge, v0000000000da5030_0, v0000000000da5490_0, v0000000000da7b50_0, v0000000000da78d0_0;
E_0000000000cf13d0/2 .event edge, v0000000000da85f0_0, v0000000000da7510_0, v0000000000da8550_0, v0000000000da67f0_0;
E_0000000000cf13d0/3 .event edge, v0000000000da6610_0, v0000000000da6570_0, v0000000000da5df0_0, v0000000000da52b0_0;
E_0000000000cf13d0/4 .event edge, v0000000000cfe5e0_0;
E_0000000000cf13d0 .event/or E_0000000000cf13d0/0, E_0000000000cf13d0/1, E_0000000000cf13d0/2, E_0000000000cf13d0/3, E_0000000000cf13d0/4;
S_0000000000da8d60 .scope module, "muxB" "multiplexer" 3 1221, 3 1287 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000daca80_0 .net "I0", 31 0, v0000000000da52b0_0;  alias, 1 drivers
v0000000000dac440_0 .net "I1", 31 0, v0000000000da5df0_0;  alias, 1 drivers
v0000000000dabea0_0 .net "I10", 31 0, v0000000000da5490_0;  alias, 1 drivers
v0000000000dabae0_0 .net "I11", 31 0, v0000000000da5030_0;  alias, 1 drivers
v0000000000dab9a0_0 .net "I12", 31 0, v0000000000da50d0_0;  alias, 1 drivers
v0000000000dabf40_0 .net "I13", 31 0, v0000000000da55d0_0;  alias, 1 drivers
v0000000000dab5e0_0 .net "I14", 31 0, v0000000000da64d0_0;  alias, 1 drivers
v0000000000dac4e0_0 .net "I15", 31 0, v0000000000da4d10_0;  alias, 1 drivers
v0000000000dac580_0 .net "I2", 31 0, v0000000000da6570_0;  alias, 1 drivers
v0000000000daba40_0 .net "I3", 31 0, v0000000000da6610_0;  alias, 1 drivers
v0000000000dabb80_0 .net "I4", 31 0, v0000000000da67f0_0;  alias, 1 drivers
v0000000000dac6c0_0 .net "I5", 31 0, v0000000000da8550_0;  alias, 1 drivers
v0000000000dac620_0 .net "I6", 31 0, v0000000000da7510_0;  alias, 1 drivers
v0000000000dabcc0_0 .net "I7", 31 0, v0000000000da85f0_0;  alias, 1 drivers
v0000000000dac8a0_0 .net "I8", 31 0, v0000000000da78d0_0;  alias, 1 drivers
v0000000000dac760_0 .net "I9", 31 0, v0000000000da7b50_0;  alias, 1 drivers
v0000000000dab680_0 .var "P", 31 0;
v0000000000dac260_0 .net "S", 3 0, v0000000000cfea40_0;  alias, 1 drivers
E_0000000000cf1a10/0 .event edge, v0000000000da4d10_0, v0000000000da64d0_0, v0000000000da55d0_0, v0000000000da50d0_0;
E_0000000000cf1a10/1 .event edge, v0000000000da5030_0, v0000000000da5490_0, v0000000000da7b50_0, v0000000000da78d0_0;
E_0000000000cf1a10/2 .event edge, v0000000000da85f0_0, v0000000000da7510_0, v0000000000da8550_0, v0000000000da67f0_0;
E_0000000000cf1a10/3 .event edge, v0000000000da6610_0, v0000000000da6570_0, v0000000000da5df0_0, v0000000000da52b0_0;
E_0000000000cf1a10/4 .event edge, v0000000000cfea40_0;
E_0000000000cf1a10 .event/or E_0000000000cf1a10/0, E_0000000000cf1a10/1, E_0000000000cf1a10/2, E_0000000000cf1a10/3, E_0000000000cf1a10/4;
S_0000000000daf0b0 .scope module, "muxD" "multiplexer" 3 1222, 3 1287 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000dab2c0_0 .net "I0", 31 0, v0000000000da52b0_0;  alias, 1 drivers
v0000000000dac800_0 .net "I1", 31 0, v0000000000da5df0_0;  alias, 1 drivers
v0000000000dac080_0 .net "I10", 31 0, v0000000000da5490_0;  alias, 1 drivers
v0000000000dab040_0 .net "I11", 31 0, v0000000000da5030_0;  alias, 1 drivers
v0000000000dac940_0 .net "I12", 31 0, v0000000000da50d0_0;  alias, 1 drivers
v0000000000daafa0_0 .net "I13", 31 0, v0000000000da55d0_0;  alias, 1 drivers
v0000000000dab7c0_0 .net "I14", 31 0, v0000000000da64d0_0;  alias, 1 drivers
v0000000000daae60_0 .net "I15", 31 0, v0000000000da4d10_0;  alias, 1 drivers
v0000000000dac9e0_0 .net "I2", 31 0, v0000000000da6570_0;  alias, 1 drivers
v0000000000dac120_0 .net "I3", 31 0, v0000000000da6610_0;  alias, 1 drivers
v0000000000dac300_0 .net "I4", 31 0, v0000000000da67f0_0;  alias, 1 drivers
v0000000000dab540_0 .net "I5", 31 0, v0000000000da8550_0;  alias, 1 drivers
v0000000000daac80_0 .net "I6", 31 0, v0000000000da7510_0;  alias, 1 drivers
v0000000000daad20_0 .net "I7", 31 0, v0000000000da85f0_0;  alias, 1 drivers
v0000000000daadc0_0 .net "I8", 31 0, v0000000000da78d0_0;  alias, 1 drivers
v0000000000dab4a0_0 .net "I9", 31 0, v0000000000da7b50_0;  alias, 1 drivers
v0000000000dab860_0 .var "P", 31 0;
v0000000000daaf00_0 .net "S", 3 0, L_0000000000d241d0;  alias, 1 drivers
E_0000000000cf1450/0 .event edge, v0000000000da4d10_0, v0000000000da64d0_0, v0000000000da55d0_0, v0000000000da50d0_0;
E_0000000000cf1450/1 .event edge, v0000000000da5030_0, v0000000000da5490_0, v0000000000da7b50_0, v0000000000da78d0_0;
E_0000000000cf1450/2 .event edge, v0000000000da85f0_0, v0000000000da7510_0, v0000000000da8550_0, v0000000000da67f0_0;
E_0000000000cf1450/3 .event edge, v0000000000da6610_0, v0000000000da6570_0, v0000000000da5df0_0, v0000000000da52b0_0;
E_0000000000cf1450/4 .event edge, v0000000000da22c0_0;
E_0000000000cf1450 .event/or E_0000000000cf1450/0, E_0000000000cf1450/1, E_0000000000cf1450/2, E_0000000000cf1450/3, E_0000000000cf1450/4;
S_0000000000dafd30 .scope module, "r15mux" "twoToOneMultiplexer" 3 1230, 3 1318 0, S_0000000000da9530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000daabe0_0 .var "MO", 31 0;
v0000000000dab180_0 .net "PC", 31 0, L_0000000000d238a0;  alias, 1 drivers
v0000000000dab360_0 .net "PW", 31 0, L_0000000000d22e90;  alias, 1 drivers
v0000000000da84b0_0 .net "PWLd", 0 0, L_0000000000db65d0;  1 drivers
E_0000000000cf11d0 .event edge, v0000000000da84b0_0, v0000000000da3fb0_0, v0000000000da2f70_0;
S_0000000000dafa10 .scope module, "se" "SExtender" 2 151, 3 854 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
v0000000000db23e0_0 .var/i "i", 31 0;
v0000000000db1080_0 .net "in", 23 0, v0000000000cfef40_0;  alias, 1 drivers
v0000000000db1120_0 .var "in1", 31 0;
v0000000000db1300_0 .var/s "out1", 31 0;
v0000000000db13a0_0 .var/s "temp_reg", 31 0;
v0000000000db2f20_0 .var/s "twoscomp", 31 0;
E_0000000000cf1b50 .event edge, v0000000000cfef40_0, v0000000000db1120_0, v0000000000db13a0_0;
S_0000000000dafba0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 217, 3 969 0, S_0000000000d43920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Cin_1";
    .port_info 3 /OUTPUT 32 "shift_result";
    .port_info 4 /OUTPUT 1 "C";
v0000000000db3100_0 .net "A", 31 0, v0000000000d00ea0_0;  alias, 1 drivers
v0000000000db3380_0 .net "B", 31 0, v0000000000d2dd80_0;  alias, 1 drivers
v0000000000db2ca0_0 .var "C", 0 0;
v0000000000db3240_0 .var "Cin", 0 0;
v0000000000db1d00_0 .net "Cin_1", 3 0, v0000000000d951b0_0;  alias, 1 drivers
v0000000000db1440_0 .var "by_imm_shift", 1 0;
v0000000000db3060_0 .var/i "i", 31 0;
v0000000000db0c20_0 .var/i "num_of_rot", 31 0;
v0000000000db32e0_0 .var "relleno", 0 0;
v0000000000db1b20_0 .var "shift", 1 0;
v0000000000db1260_0 .var "shift_result", 31 0;
v0000000000db20c0_0 .var "shifter_op", 2 0;
v0000000000db1bc0_0 .var "temp_reg", 31 0;
E_0000000000cf1b90/0 .event edge, v0000000000d2dd80_0, v0000000000d00ea0_0, v0000000000d2d920_0, v0000000000db20c0_0;
E_0000000000cf1b90/1 .event edge, v0000000000db1440_0, v0000000000db0c20_0, v0000000000db1bc0_0, v0000000000db3240_0;
E_0000000000cf1b90/2 .event edge, v0000000000db32e0_0, v0000000000db1b20_0;
E_0000000000cf1b90 .event/or E_0000000000cf1b90/0, E_0000000000cf1b90/1, E_0000000000cf1b90/2;
    .scope S_0000000000d45560;
T_0 ;
    %wait E_0000000000cf19d0;
    %load/vec4 v0000000000da6e30_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000da6e30_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000da6390, 4;
    %load/vec4 v0000000000da6e30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000da6390, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000da6e30_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000da6390, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000da6e30_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000da6390, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000da5f30_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000da6e30_0;
    %load/vec4a v0000000000da6390, 4;
    %pad/u 32;
    %store/vec4 v0000000000da5f30_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000000ad9810;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d95250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d96970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d95570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d96830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d96290_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_0000000000ad9810;
T_2 ;
    %wait E_0000000000cf1710;
    %load/vec4 v0000000000d94df0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000d96290_0, 0, 32;
    %load/vec4 v0000000000d94cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000d94b70_0;
    %pad/s 33;
    %load/vec4 v0000000000d95930_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000d94b70_0;
    %pad/s 33;
    %load/vec4 v0000000000d95930_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000d94b70_0;
    %pad/s 33;
    %load/vec4 v0000000000d95930_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.17, 4;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
    %jmp T_2.20;
T_2.19 ;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
T_2.22 ;
T_2.20 ;
T_2.17 ;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000d95930_0;
    %pad/s 33;
    %load/vec4 v0000000000d94b70_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.25, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
    %jmp T_2.28;
T_2.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
T_2.28 ;
T_2.26 ;
T_2.23 ;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v0000000000d95610_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000d94b70_0;
    %pad/s 33;
    %load/vec4 v0000000000d95930_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
T_2.30 ;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000d94b70_0;
    %pad/s 33;
    %load/vec4 v0000000000d95930_0;
    %pad/s 33;
    %add;
    %load/vec4 v0000000000d96290_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
T_2.36 ;
    %jmp T_2.34;
T_2.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
T_2.34 ;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000d94b70_0;
    %pad/u 33;
    %load/vec4 v0000000000d95930_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000d96290_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.39, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
    %jmp T_2.40;
T_2.39 ;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.41, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
    %jmp T_2.42;
T_2.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
T_2.42 ;
T_2.40 ;
T_2.37 ;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000d95930_0;
    %pad/u 33;
    %load/vec4 v0000000000d94b70_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000d96290_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.43, 4;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
    %jmp T_2.46;
T_2.45 ;
    %load/vec4 v0000000000d95930_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d94b70_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
    %jmp T_2.48;
T_2.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
T_2.48 ;
T_2.46 ;
T_2.43 ;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000d94b70_0;
    %pad/s 33;
    %load/vec4 v0000000000d95930_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000d94b70_0;
    %pad/s 33;
    %load/vec4 v0000000000d95930_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000d94b70_0;
    %pad/s 33;
    %load/vec4 v0000000000d95930_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000d94b70_0;
    %pad/s 33;
    %load/vec4 v0000000000d95930_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d95610_0, 0, 32;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000d94b70_0;
    %pad/s 33;
    %load/vec4 v0000000000d95930_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000d95930_0;
    %pad/s 33;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000d94b70_0;
    %pad/s 33;
    %load/vec4 v0000000000d95930_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000d95930_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000d95d90_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d95d90_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.50, 8;
T_2.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.50, 8;
 ; End of false expr.
    %blend;
T_2.50;
    %store/vec4 v0000000000d96970_0, 0, 32;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.52, 8;
T_2.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.52, 8;
 ; End of false expr.
    %blend;
T_2.52;
    %store/vec4 v0000000000d95250_0, 0, 32;
    %load/vec4 v0000000000d95d90_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d95570_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000ae5570;
T_3 ;
    %wait E_0000000000cf1d10;
    %load/vec4 v0000000000da35b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000da1280_0;
    %store/vec4 v0000000000da3830_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000da1320_0;
    %store/vec4 v0000000000da3830_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000d456f0;
T_4 ;
    %wait E_0000000000cf2090;
    %load/vec4 v0000000000da2d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0000000000da3ab0_0;
    %store/vec4 v0000000000da45f0_0, 0, 32;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0000000000da4550_0;
    %store/vec4 v0000000000da45f0_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000ad91c0;
T_5 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000cff300_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cfe720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cfeb80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000cfea40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000cfe900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000cfe5e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000cfdbe0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000cfef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cff4e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000cfdaa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000cb8e40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000cb9160_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0000000000cfe040_0;
    %assign/vec4 v0000000000cfe720_0, 0;
    %load/vec4 v0000000000cff1c0_0;
    %assign/vec4 v0000000000cfeb80_0, 0;
    %load/vec4 v0000000000cfe040_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000cfea40_0, 0;
    %load/vec4 v0000000000cfe040_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000cfe900_0, 0;
    %load/vec4 v0000000000cfe040_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000cfe5e0_0, 0;
    %load/vec4 v0000000000cfe040_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000cfdbe0_0, 0;
    %load/vec4 v0000000000cfe040_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000cfef40_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cfe720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000cfeb80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000cfea40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000cfe900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000cfe5e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000cfdbe0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000cfef40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000cff4e0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000ad0d50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d98160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d98200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d976c0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0000000000ad0d50;
T_7 ;
    %wait E_0000000000cf1750;
    %load/vec4 v0000000000d98700_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d982a0_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d97260_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d98160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d98200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97b20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000d96ea0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96b80_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 4, 12, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000000d96e00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d96f40_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000d96e00_0, 0, 3;
T_7.3 ;
    %load/vec4 v0000000000d96e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000d97a80_0, 0, 1;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d98160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d97ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96c20_0, 0, 1;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000d96ea0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d98200_0, 0, 1;
T_7.10 ;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 5, 7, 4;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d98160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d97ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96c20_0, 0, 1;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000d96ea0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d98200_0, 0, 1;
T_7.12 ;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000d97a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d98160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d97ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96c20_0, 0, 1;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000d96ea0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d98200_0, 0, 1;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d98160_0, 0, 1;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000d97e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96c20_0, 0, 1;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000d97b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96b80_0, 0, 1;
    %load/vec4 v0000000000d97e40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d98200_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d97ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d98200_0, 0, 1;
T_7.15 ;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d96ea0_0, 0, 4;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d96ea0_0, 0, 4;
T_7.17 ;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97a80_0, 0, 1;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.18, 4;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000d97e40_0, 0, 1;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000d97b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d98160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96b80_0, 0, 1;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d96ea0_0, 0, 4;
    %jmp T_7.21;
T_7.20 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d96ea0_0, 0, 4;
T_7.21 ;
    %load/vec4 v0000000000d97e40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97ee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d98200_0, 0, 1;
    %jmp T_7.23;
T_7.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d97ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d98200_0, 0, 1;
T_7.23 ;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_7.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d96fe0_0, 0, 1;
    %jmp T_7.25;
T_7.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d96fe0_0, 0, 1;
T_7.25 ;
T_7.18 ;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d96c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97a80_0, 0, 1;
    %load/vec4 v0000000000d982a0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000d96b80_0, 0, 1;
    %load/vec4 v0000000000d96b80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.26, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d98160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97e40_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000d96ea0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d98200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97b20_0, 0, 1;
    %jmp T_7.27;
T_7.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d98160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d97ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97e40_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000d96ea0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d98200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d97b20_0, 0, 1;
    %pushi/vec4 3785416719, 0, 32;
    %store/vec4 v0000000000da1d20_0, 0, 32;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000000000d980c0_0, 0, 4;
T_7.27 ;
    %load/vec4 v0000000000d96f40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d976c0_0, 0, 1;
    %jmp T_7.29;
T_7.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d976c0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000000000d96ea0_0, 0, 4;
T_7.29 ;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000ac4480;
T_8 ;
    %wait E_0000000000cf1f90;
    %load/vec4 v0000000000da27c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000000000da2180_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000da0d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000da2680_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000da20e0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000da1460_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000da2860_0, 0, 4;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0000000000da10a0_0;
    %store/vec4 v0000000000da2180_0, 0, 9;
    %load/vec4 v0000000000da1e60_0;
    %store/vec4 v0000000000da0d80_0, 0, 1;
    %load/vec4 v0000000000da13c0_0;
    %store/vec4 v0000000000da2680_0, 0, 1;
    %load/vec4 v0000000000da11e0_0;
    %pad/u 4;
    %store/vec4 v0000000000da20e0_0, 0, 4;
    %load/vec4 v0000000000da0ec0_0;
    %store/vec4 v0000000000da1460_0, 0, 32;
    %load/vec4 v0000000000da1c80_0;
    %store/vec4 v0000000000da2860_0, 0, 4;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000ad9680;
T_9 ;
    %wait E_0000000000cf1c50;
    %load/vec4 v0000000000d94d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d951b0_0, 0;
T_9.0 ;
    %load/vec4 v0000000000d966f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000000000d961f0_0;
    %assign/vec4 v0000000000d951b0_0, 0;
T_9.2 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000dafa10;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db23e0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0000000000dafa10;
T_11 ;
    %wait E_0000000000cf1b50;
    %load/vec4 v0000000000db1080_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000000000db1080_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000db1120_0, 0, 32;
    %load/vec4 v0000000000db1120_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000db2f20_0, 0, 32;
    %load/vec4 v0000000000db1120_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000db13a0_0, 0, 32;
    %load/vec4 v0000000000db13a0_0;
    %store/vec4 v0000000000db1300_0, 0, 32;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000db1080_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000db1120_0, 0, 32;
    %load/vec4 v0000000000db1120_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000db1300_0, 0, 32;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000000000ad0a30;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d95b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d959d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d95890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d96a10_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0000000000ad0a30;
T_13 ;
    %wait E_0000000000cf1510;
    %load/vec4 v0000000000d957f0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000d96a10_0, 0, 32;
    %load/vec4 v0000000000d94e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %jmp T_13.16;
T_13.0 ;
    %load/vec4 v0000000000d96790_0;
    %pad/s 33;
    %load/vec4 v0000000000d96510_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %jmp T_13.16;
T_13.1 ;
    %load/vec4 v0000000000d96790_0;
    %pad/s 33;
    %load/vec4 v0000000000d96510_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %jmp T_13.16;
T_13.2 ;
    %load/vec4 v0000000000d96790_0;
    %pad/s 33;
    %load/vec4 v0000000000d96510_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.17, 4;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.19, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
    %jmp T_13.20;
T_13.19 ;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.21, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
T_13.22 ;
T_13.20 ;
T_13.17 ;
    %jmp T_13.16;
T_13.3 ;
    %load/vec4 v0000000000d96510_0;
    %pad/s 33;
    %load/vec4 v0000000000d96790_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.23, 4;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.25, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
    %jmp T_13.26;
T_13.25 ;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.27, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
    %jmp T_13.28;
T_13.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
T_13.28 ;
T_13.26 ;
T_13.23 ;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v0000000000d97800_0, 0, 32;
    %jmp T_13.16;
T_13.4 ;
    %load/vec4 v0000000000d96790_0;
    %pad/s 33;
    %load/vec4 v0000000000d96510_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_13.29, 4;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
    %jmp T_13.32;
T_13.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
T_13.32 ;
    %jmp T_13.30;
T_13.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
T_13.30 ;
    %jmp T_13.16;
T_13.5 ;
    %load/vec4 v0000000000d96790_0;
    %pad/s 33;
    %load/vec4 v0000000000d96510_0;
    %pad/s 33;
    %add;
    %load/vec4 v0000000000d96a10_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_13.33, 4;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
    %jmp T_13.36;
T_13.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
T_13.36 ;
    %jmp T_13.34;
T_13.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
T_13.34 ;
    %jmp T_13.16;
T_13.6 ;
    %load/vec4 v0000000000d96790_0;
    %pad/u 33;
    %load/vec4 v0000000000d96510_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000d96a10_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.37, 4;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.39, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
    %jmp T_13.40;
T_13.39 ;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.41, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
    %jmp T_13.42;
T_13.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
T_13.42 ;
T_13.40 ;
T_13.37 ;
    %jmp T_13.16;
T_13.7 ;
    %load/vec4 v0000000000d96510_0;
    %pad/u 33;
    %load/vec4 v0000000000d96790_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000d96a10_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_13.43, 4;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.45, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
    %jmp T_13.46;
T_13.45 ;
    %load/vec4 v0000000000d96510_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d96790_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
    %jmp T_13.48;
T_13.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
T_13.48 ;
T_13.46 ;
T_13.43 ;
    %jmp T_13.16;
T_13.8 ;
    %load/vec4 v0000000000d96790_0;
    %pad/s 33;
    %load/vec4 v0000000000d96510_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %jmp T_13.16;
T_13.9 ;
    %load/vec4 v0000000000d96790_0;
    %pad/s 33;
    %load/vec4 v0000000000d96510_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %jmp T_13.16;
T_13.10 ;
    %load/vec4 v0000000000d96790_0;
    %pad/s 33;
    %load/vec4 v0000000000d96510_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
    %jmp T_13.16;
T_13.11 ;
    %load/vec4 v0000000000d96790_0;
    %pad/s 33;
    %load/vec4 v0000000000d96510_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d97800_0, 0, 32;
    %jmp T_13.16;
T_13.12 ;
    %load/vec4 v0000000000d96790_0;
    %pad/s 33;
    %load/vec4 v0000000000d96510_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %jmp T_13.16;
T_13.13 ;
    %load/vec4 v0000000000d96510_0;
    %pad/s 33;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %jmp T_13.16;
T_13.14 ;
    %load/vec4 v0000000000d96790_0;
    %pad/s 33;
    %load/vec4 v0000000000d96510_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v0000000000d96510_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000d95e30_0, 0, 33;
    %jmp T_13.16;
T_13.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d95e30_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_13.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.50, 8;
T_13.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.50, 8;
 ; End of false expr.
    %blend;
T_13.50;
    %store/vec4 v0000000000d97080_0, 0, 32;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_13.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_13.52, 8;
T_13.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_13.52, 8;
 ; End of false expr.
    %blend;
T_13.52;
    %store/vec4 v0000000000d95b10_0, 0, 32;
    %load/vec4 v0000000000d95e30_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d959d0_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000daa4d0;
T_14 ;
    %wait E_0000000000cf1e90;
    %load/vec4 v0000000000da73d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0000000000da7d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %jmp T_14.18;
T_14.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
    %jmp T_14.18;
T_14.18 ;
    %pop/vec4 1;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000da7c90_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000da8bd0;
T_15 ;
    %wait E_0000000000cf13d0;
    %load/vec4 v0000000000dabc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000da8690_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000da8a50_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000da7830_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000da7970_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000dab220_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000dabd60_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000dac1c0_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000dab400_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000dabe00_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000dabfe0_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000da87d0_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000da8870_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000da7650_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000da89b0_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000da76f0_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000da7790_0;
    %assign/vec4 v0000000000dac3a0_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000da8d60;
T_16 ;
    %wait E_0000000000cf1a10;
    %load/vec4 v0000000000dac260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v0000000000daca80_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.1 ;
    %load/vec4 v0000000000dac440_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.2 ;
    %load/vec4 v0000000000dac580_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.3 ;
    %load/vec4 v0000000000daba40_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.4 ;
    %load/vec4 v0000000000dabb80_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.5 ;
    %load/vec4 v0000000000dac6c0_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.6 ;
    %load/vec4 v0000000000dac620_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.7 ;
    %load/vec4 v0000000000dabcc0_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.8 ;
    %load/vec4 v0000000000dac8a0_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %load/vec4 v0000000000dac760_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %load/vec4 v0000000000dabea0_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %load/vec4 v0000000000dabae0_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %load/vec4 v0000000000dab9a0_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %load/vec4 v0000000000dabf40_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %load/vec4 v0000000000dab5e0_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0000000000dac4e0_0;
    %assign/vec4 v0000000000dab680_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000daf0b0;
T_17 ;
    %wait E_0000000000cf1450;
    %load/vec4 v0000000000daaf00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %jmp T_17.16;
T_17.0 ;
    %load/vec4 v0000000000dab2c0_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.1 ;
    %load/vec4 v0000000000dac800_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.2 ;
    %load/vec4 v0000000000dac9e0_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.3 ;
    %load/vec4 v0000000000dac120_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.4 ;
    %load/vec4 v0000000000dac300_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.5 ;
    %load/vec4 v0000000000dab540_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.6 ;
    %load/vec4 v0000000000daac80_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.7 ;
    %load/vec4 v0000000000daad20_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.8 ;
    %load/vec4 v0000000000daadc0_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.9 ;
    %load/vec4 v0000000000dab4a0_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.10 ;
    %load/vec4 v0000000000dac080_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.11 ;
    %load/vec4 v0000000000dab040_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.12 ;
    %load/vec4 v0000000000dac940_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.13 ;
    %load/vec4 v0000000000daafa0_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.14 ;
    %load/vec4 v0000000000dab7c0_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.15 ;
    %load/vec4 v0000000000daae60_0;
    %assign/vec4 v0000000000dab860_0, 0;
    %jmp T_17.16;
T_17.16 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000dafd30;
T_18 ;
    %wait E_0000000000cf11d0;
    %load/vec4 v0000000000da84b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000000000dab360_0;
    %assign/vec4 v0000000000daabe0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000dab180_0;
    %assign/vec4 v0000000000daabe0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000000da9850;
T_19 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da4bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da52b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000da5350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000da5c10_0;
    %assign/vec4 v0000000000da52b0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000daa660;
T_20 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da4c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da5df0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000da4db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000da69d0_0;
    %assign/vec4 v0000000000da5df0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000da96c0;
T_21 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da6c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da6570_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000da5990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000da5850_0;
    %assign/vec4 v0000000000da6570_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000da9d00;
T_22 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da70b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da6610_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000da7010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000da6ed0_0;
    %assign/vec4 v0000000000da6610_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000da9080;
T_23 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da6890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da67f0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000da7150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000da6750_0;
    %assign/vec4 v0000000000da67f0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000da99e0;
T_24 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da7a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da8550_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000da80f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000da7290_0;
    %assign/vec4 v0000000000da8550_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000da9e90;
T_25 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da7f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da7510_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000da7e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000da8190_0;
    %assign/vec4 v0000000000da7510_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000da8ef0;
T_26 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da7dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da85f0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000da8410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000da7470_0;
    %assign/vec4 v0000000000da85f0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000daa020;
T_27 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da75b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da78d0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000da8730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000da8230_0;
    %assign/vec4 v0000000000da78d0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000daa1b0;
T_28 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da7b50_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000da7bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000da8370_0;
    %assign/vec4 v0000000000da7b50_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000daa7f0;
T_29 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da4f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da5490_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000da5d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000da5710_0;
    %assign/vec4 v0000000000da5490_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000da9b70;
T_30 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da5530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da5030_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000da6a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000da5b70_0;
    %assign/vec4 v0000000000da5030_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000daa340;
T_31 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da50d0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000da5210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000da4e50_0;
    %assign/vec4 v0000000000da50d0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000da9210;
T_32 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da58f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da55d0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000da6430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000000da5fd0_0;
    %assign/vec4 v0000000000da55d0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000daa980;
T_33 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da6cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da64d0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000000da57b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000000000da6b10_0;
    %assign/vec4 v0000000000da64d0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000da93a0;
T_34 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000da6250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000da4d10_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000000000da61b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000000000da5e90_0;
    %assign/vec4 v0000000000da4d10_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000000000d450b0;
T_35 ;
    %wait E_0000000000cf1a90;
    %load/vec4 v0000000000da3010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000da2bb0_0;
    %store/vec4 v0000000000da3f10_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000da3c90_0;
    %store/vec4 v0000000000da3f10_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000da33d0_0;
    %store/vec4 v0000000000da3f10_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000da3dd0_0;
    %store/vec4 v0000000000da3f10_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000d45240;
T_36 ;
    %wait E_0000000000cf15d0;
    %load/vec4 v0000000000da4370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000da2c50_0;
    %store/vec4 v0000000000da2cf0_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000da4230_0;
    %store/vec4 v0000000000da2cf0_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000da49b0_0;
    %store/vec4 v0000000000da2cf0_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000da4410_0;
    %store/vec4 v0000000000da2cf0_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0000000000d453d0;
T_37 ;
    %wait E_0000000000cf1850;
    %load/vec4 v0000000000da3150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0000000000da6930_0;
    %store/vec4 v0000000000da62f0_0, 0, 32;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0000000000da2e30_0;
    %store/vec4 v0000000000da62f0_0, 0, 32;
    %jmp T_37.4;
T_37.2 ;
    %load/vec4 v0000000000da4ef0_0;
    %store/vec4 v0000000000da62f0_0, 0, 32;
    %jmp T_37.4;
T_37.3 ;
    %load/vec4 v0000000000da5cb0_0;
    %store/vec4 v0000000000da62f0_0, 0, 32;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000000d45a10;
T_38 ;
    %wait E_0000000000cf2110;
    %load/vec4 v0000000000da30b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %jmp T_38.2;
T_38.0 ;
    %load/vec4 v0000000000da4730_0;
    %store/vec4 v0000000000da44b0_0, 0, 32;
    %jmp T_38.2;
T_38.1 ;
    %load/vec4 v0000000000da3790_0;
    %store/vec4 v0000000000da44b0_0, 0, 32;
    %jmp T_38.2;
T_38.2 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0000000000acac20;
T_39 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000d01120_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d2e1e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d2dce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d2e3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d2e0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d2e5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d2e460_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d2d7e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d005e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d00ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d00f40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d2df60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d2dd80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000d2e320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d2d600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d00400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d00a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d2d6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d004a0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000000000d01580_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000d2e1e0_0, 0;
    %load/vec4 v0000000000d01580_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000d2dce0_0, 0;
    %load/vec4 v0000000000d01580_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000d2e3c0_0, 0;
    %load/vec4 v0000000000d01580_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000d2e0a0_0, 0;
    %load/vec4 v0000000000d01580_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000d2e5a0_0, 0;
    %load/vec4 v0000000000d01580_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000d2e460_0, 0;
    %load/vec4 v0000000000d01940_0;
    %assign/vec4 v0000000000d2d7e0_0, 0;
    %load/vec4 v0000000000d00ae0_0;
    %assign/vec4 v0000000000d005e0_0, 0;
    %load/vec4 v0000000000d00cc0_0;
    %assign/vec4 v0000000000d00ea0_0, 0;
    %load/vec4 v0000000000d013a0_0;
    %assign/vec4 v0000000000d00f40_0, 0;
    %load/vec4 v0000000000d00860_0;
    %assign/vec4 v0000000000d2df60_0, 0;
    %load/vec4 v0000000000cffe60_0;
    %assign/vec4 v0000000000d2dd80_0, 0;
    %load/vec4 v0000000000d00900_0;
    %assign/vec4 v0000000000d2e320_0, 0;
    %load/vec4 v0000000000d01300_0;
    %assign/vec4 v0000000000d2d600_0, 0;
    %load/vec4 v0000000000cff760_0;
    %assign/vec4 v0000000000d00400_0, 0;
    %load/vec4 v0000000000d011c0_0;
    %assign/vec4 v0000000000d00a40_0, 0;
    %load/vec4 v0000000000d00e00_0;
    %assign/vec4 v0000000000d2d6a0_0, 0;
    %load/vec4 v0000000000d009a0_0;
    %assign/vec4 v0000000000d004a0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000000000ae53e0;
T_40 ;
    %wait E_0000000000cf1910;
    %load/vec4 v0000000000da1fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %jmp T_40.2;
T_40.0 ;
    %load/vec4 v0000000000da1f00_0;
    %store/vec4 v0000000000da1000_0, 0, 4;
    %jmp T_40.2;
T_40.1 ;
    %load/vec4 v0000000000da0f60_0;
    %store/vec4 v0000000000da1000_0, 0, 4;
    %jmp T_40.2;
T_40.2 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000d44f20;
T_41 ;
    %wait E_0000000000cf1810;
    %load/vec4 v0000000000da3bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v0000000000da3510_0;
    %store/vec4 v0000000000da3b50_0, 0, 32;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0000000000da4190_0;
    %store/vec4 v0000000000da3b50_0, 0, 32;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000ad0bc0;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d978a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d98020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d96cc0_0, 0, 32;
    %end;
    .thread T_42;
    .scope S_0000000000ad0bc0;
T_43 ;
    %wait E_0000000000cf2050;
    %load/vec4 v0000000000d971c0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000d96cc0_0, 0, 32;
    %load/vec4 v0000000000d983e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_43.15, 6;
    %jmp T_43.16;
T_43.0 ;
    %load/vec4 v0000000000d97c60_0;
    %pad/s 33;
    %load/vec4 v0000000000d979e0_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %jmp T_43.16;
T_43.1 ;
    %load/vec4 v0000000000d97c60_0;
    %pad/s 33;
    %load/vec4 v0000000000d979e0_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %jmp T_43.16;
T_43.2 ;
    %load/vec4 v0000000000d97c60_0;
    %pad/s 33;
    %load/vec4 v0000000000d979e0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_43.17, 4;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.19, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
    %jmp T_43.20;
T_43.19 ;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.21, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
    %jmp T_43.22;
T_43.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
T_43.22 ;
T_43.20 ;
T_43.17 ;
    %jmp T_43.16;
T_43.3 ;
    %load/vec4 v0000000000d979e0_0;
    %pad/s 33;
    %load/vec4 v0000000000d97c60_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_43.23, 4;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.25, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
    %jmp T_43.26;
T_43.25 ;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.27, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
    %jmp T_43.28;
T_43.27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
T_43.28 ;
T_43.26 ;
T_43.23 ;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %nor/r;
    %pad/u 32;
    %and;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %and;
    %or;
    %store/vec4 v0000000000d97580_0, 0, 32;
    %jmp T_43.16;
T_43.4 ;
    %load/vec4 v0000000000d97c60_0;
    %pad/s 33;
    %load/vec4 v0000000000d979e0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_43.29, 4;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_43.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
    %jmp T_43.32;
T_43.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
T_43.32 ;
    %jmp T_43.30;
T_43.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
T_43.30 ;
    %jmp T_43.16;
T_43.5 ;
    %load/vec4 v0000000000d97c60_0;
    %pad/s 33;
    %load/vec4 v0000000000d979e0_0;
    %pad/s 33;
    %add;
    %load/vec4 v0000000000d96cc0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_43.33, 4;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_43.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
    %jmp T_43.36;
T_43.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
T_43.36 ;
    %jmp T_43.34;
T_43.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
T_43.34 ;
    %jmp T_43.16;
T_43.6 ;
    %load/vec4 v0000000000d97c60_0;
    %pad/u 33;
    %load/vec4 v0000000000d979e0_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000d96cc0_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_43.37, 4;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.39, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
    %jmp T_43.40;
T_43.39 ;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.41, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
    %jmp T_43.42;
T_43.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
T_43.42 ;
T_43.40 ;
T_43.37 ;
    %jmp T_43.16;
T_43.7 ;
    %load/vec4 v0000000000d979e0_0;
    %pad/u 33;
    %load/vec4 v0000000000d97c60_0;
    %pad/u 33;
    %sub;
    %load/vec4 v0000000000d96cc0_0;
    %nor/r;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_43.43, 4;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.45, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
    %jmp T_43.46;
T_43.45 ;
    %load/vec4 v0000000000d979e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000d97c60_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.47, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
    %jmp T_43.48;
T_43.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
T_43.48 ;
T_43.46 ;
T_43.43 ;
    %jmp T_43.16;
T_43.8 ;
    %load/vec4 v0000000000d97c60_0;
    %pad/s 33;
    %load/vec4 v0000000000d979e0_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %jmp T_43.16;
T_43.9 ;
    %load/vec4 v0000000000d97c60_0;
    %pad/s 33;
    %load/vec4 v0000000000d979e0_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %jmp T_43.16;
T_43.10 ;
    %load/vec4 v0000000000d97c60_0;
    %pad/s 33;
    %load/vec4 v0000000000d979e0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
    %jmp T_43.16;
T_43.11 ;
    %load/vec4 v0000000000d97c60_0;
    %pad/s 33;
    %load/vec4 v0000000000d979e0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d97580_0, 0, 32;
    %jmp T_43.16;
T_43.12 ;
    %load/vec4 v0000000000d97c60_0;
    %pad/s 33;
    %load/vec4 v0000000000d979e0_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %jmp T_43.16;
T_43.13 ;
    %load/vec4 v0000000000d979e0_0;
    %pad/s 33;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %jmp T_43.16;
T_43.14 ;
    %load/vec4 v0000000000d97c60_0;
    %pad/s 33;
    %load/vec4 v0000000000d979e0_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %jmp T_43.16;
T_43.15 ;
    %load/vec4 v0000000000d979e0_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000d97da0_0, 0, 33;
    %jmp T_43.16;
T_43.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000d97da0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_43.49, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_43.50, 8;
T_43.49 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_43.50, 8;
 ; End of false expr.
    %blend;
T_43.50;
    %store/vec4 v0000000000d97760_0, 0, 32;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_43.51, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_43.52, 8;
T_43.51 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_43.52, 8;
 ; End of false expr.
    %blend;
T_43.52;
    %store/vec4 v0000000000d97bc0_0, 0, 32;
    %load/vec4 v0000000000d97da0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000d978a0_0, 0, 32;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000dafba0;
T_44 ;
    %wait E_0000000000cf1b90;
    %load/vec4 v0000000000db3380_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000db20c0_0, 0, 3;
    %load/vec4 v0000000000db3380_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000db1440_0, 0, 2;
    %load/vec4 v0000000000db3100_0;
    %store/vec4 v0000000000db1bc0_0, 0, 32;
    %load/vec4 v0000000000db1d00_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000db3240_0, 0, 1;
    %load/vec4 v0000000000db20c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.0 ;
    %load/vec4 v0000000000db3380_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000db0c20_0, 0, 32;
    %load/vec4 v0000000000db1440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_44.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_44.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_44.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_44.8, 6;
    %jmp T_44.9;
T_44.5 ;
    %load/vec4 v0000000000db0c20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.10, 4;
    %load/vec4 v0000000000db1bc0_0;
    %store/vec4 v0000000000db1260_0, 0, 32;
    %load/vec4 v0000000000db3240_0;
    %store/vec4 v0000000000db2ca0_0, 0, 1;
    %jmp T_44.11;
T_44.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
T_44.12 ;
    %load/vec4 v0000000000db3060_0;
    %load/vec4 v0000000000db0c20_0;
    %cmp/s;
    %jmp/0xz T_44.13, 5;
    %load/vec4 v0000000000db1bc0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000db1bc0_0, 0, 32;
    %load/vec4 v0000000000db3060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
    %jmp T_44.12;
T_44.13 ;
    %load/vec4 v0000000000db1bc0_0;
    %store/vec4 v0000000000db1260_0, 0, 32;
    %load/vec4 v0000000000db3100_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000db0c20_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000db2ca0_0, 0, 1;
T_44.11 ;
    %jmp T_44.9;
T_44.6 ;
    %load/vec4 v0000000000db0c20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db1260_0, 0, 32;
    %load/vec4 v0000000000db3100_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000db2ca0_0, 0, 1;
    %jmp T_44.15;
T_44.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
T_44.16 ;
    %load/vec4 v0000000000db3060_0;
    %load/vec4 v0000000000db0c20_0;
    %cmp/s;
    %jmp/0xz T_44.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000db1bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000db1bc0_0, 0, 32;
    %load/vec4 v0000000000db3060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
    %jmp T_44.16;
T_44.17 ;
    %load/vec4 v0000000000db1bc0_0;
    %store/vec4 v0000000000db1260_0, 0, 32;
    %load/vec4 v0000000000db3100_0;
    %load/vec4 v0000000000db0c20_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000db2ca0_0, 0, 1;
T_44.15 ;
    %jmp T_44.9;
T_44.7 ;
    %load/vec4 v0000000000db0c20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.18, 4;
    %load/vec4 v0000000000db1bc0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_44.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db1260_0, 0, 32;
    %load/vec4 v0000000000db3100_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000db2ca0_0, 0, 1;
    %jmp T_44.21;
T_44.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000db1260_0, 0, 32;
    %load/vec4 v0000000000db3100_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000db2ca0_0, 0, 1;
T_44.21 ;
    %jmp T_44.19;
T_44.18 ;
    %load/vec4 v0000000000db3100_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000db32e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
T_44.22 ;
    %load/vec4 v0000000000db3060_0;
    %load/vec4 v0000000000db0c20_0;
    %cmp/s;
    %jmp/0xz T_44.23, 5;
    %load/vec4 v0000000000db32e0_0;
    %load/vec4 v0000000000db1bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000db1bc0_0, 0, 32;
    %load/vec4 v0000000000db3060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
    %jmp T_44.22;
T_44.23 ;
    %load/vec4 v0000000000db1bc0_0;
    %store/vec4 v0000000000db1260_0, 0, 32;
    %load/vec4 v0000000000db3100_0;
    %load/vec4 v0000000000db0c20_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000db2ca0_0, 0, 1;
T_44.19 ;
    %jmp T_44.9;
T_44.8 ;
    %load/vec4 v0000000000db0c20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000db1bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000db1260_0, 0, 32;
    %load/vec4 v0000000000db3100_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000db2ca0_0, 0, 1;
    %jmp T_44.25;
T_44.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
T_44.26 ;
    %load/vec4 v0000000000db3060_0;
    %load/vec4 v0000000000db0c20_0;
    %cmp/s;
    %jmp/0xz T_44.27, 5;
    %load/vec4 v0000000000db1bc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000db1bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000db1bc0_0, 0, 32;
    %load/vec4 v0000000000db3060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
    %jmp T_44.26;
T_44.27 ;
    %load/vec4 v0000000000db1bc0_0;
    %store/vec4 v0000000000db1260_0, 0, 32;
    %load/vec4 v0000000000db3100_0;
    %load/vec4 v0000000000db0c20_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000db2ca0_0, 0, 1;
T_44.25 ;
    %jmp T_44.9;
T_44.9 ;
    %pop/vec4 1;
    %jmp T_44.4;
T_44.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000db3380_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000db1bc0_0, 0, 32;
    %load/vec4 v0000000000db3380_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000db0c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
T_44.28 ;
    %load/vec4 v0000000000db3060_0;
    %load/vec4 v0000000000db0c20_0;
    %cmp/s;
    %jmp/0xz T_44.29, 5;
    %load/vec4 v0000000000db1bc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000db1bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000db1bc0_0, 0, 32;
    %load/vec4 v0000000000db3060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
    %jmp T_44.28;
T_44.29 ;
    %load/vec4 v0000000000db1bc0_0;
    %store/vec4 v0000000000db1260_0, 0, 32;
    %load/vec4 v0000000000db3380_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_44.30, 4;
    %load/vec4 v0000000000db3100_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000db2ca0_0, 0, 1;
T_44.30 ;
    %jmp T_44.4;
T_44.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000db3380_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000db1260_0, 0, 32;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0000000000db3380_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_44.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000db3380_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000db1260_0, 0, 32;
    %jmp T_44.33;
T_44.32 ;
    %load/vec4 v0000000000db3380_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000db1b20_0, 0, 2;
    %load/vec4 v0000000000db1b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_44.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_44.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_44.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_44.37, 6;
    %jmp T_44.38;
T_44.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
T_44.39 ;
    %load/vec4 v0000000000db3060_0;
    %load/vec4 v0000000000db0c20_0;
    %cmp/s;
    %jmp/0xz T_44.40, 5;
    %load/vec4 v0000000000db1bc0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000db1bc0_0, 0, 32;
    %load/vec4 v0000000000db3060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
    %jmp T_44.39;
T_44.40 ;
    %load/vec4 v0000000000db1bc0_0;
    %store/vec4 v0000000000db1260_0, 0, 32;
    %jmp T_44.38;
T_44.35 ;
    %load/vec4 v0000000000db0c20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db1bc0_0, 0, 32;
    %jmp T_44.42;
T_44.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
T_44.43 ;
    %load/vec4 v0000000000db3060_0;
    %load/vec4 v0000000000db0c20_0;
    %cmp/s;
    %jmp/0xz T_44.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000db1bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000db1bc0_0, 0, 32;
    %load/vec4 v0000000000db3060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
    %jmp T_44.43;
T_44.44 ;
T_44.42 ;
    %load/vec4 v0000000000db1bc0_0;
    %store/vec4 v0000000000db1260_0, 0, 32;
    %jmp T_44.38;
T_44.36 ;
    %load/vec4 v0000000000db0c20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.45, 4;
    %load/vec4 v0000000000db3100_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000db1bc0_0, 0, 32;
    %jmp T_44.48;
T_44.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db1bc0_0, 0, 32;
T_44.48 ;
    %jmp T_44.46;
T_44.45 ;
    %load/vec4 v0000000000db3100_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000db32e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
T_44.49 ;
    %load/vec4 v0000000000db3060_0;
    %load/vec4 v0000000000db0c20_0;
    %cmp/s;
    %jmp/0xz T_44.50, 5;
    %load/vec4 v0000000000db32e0_0;
    %load/vec4 v0000000000db1bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000db1bc0_0, 0, 32;
    %load/vec4 v0000000000db3060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
    %jmp T_44.49;
T_44.50 ;
T_44.46 ;
    %load/vec4 v0000000000db1bc0_0;
    %store/vec4 v0000000000db1260_0, 0, 32;
    %jmp T_44.38;
T_44.37 ;
    %load/vec4 v0000000000db0c20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_44.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000db3100_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000db1bc0_0, 0, 32;
    %jmp T_44.52;
T_44.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
T_44.53 ;
    %load/vec4 v0000000000db3060_0;
    %load/vec4 v0000000000db0c20_0;
    %cmp/s;
    %jmp/0xz T_44.54, 5;
    %load/vec4 v0000000000db1bc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000db1bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000db1bc0_0, 0, 32;
    %load/vec4 v0000000000db3060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000db3060_0, 0, 32;
    %jmp T_44.53;
T_44.54 ;
T_44.52 ;
    %load/vec4 v0000000000db1bc0_0;
    %store/vec4 v0000000000db1260_0, 0, 32;
    %jmp T_44.38;
T_44.38 ;
    %pop/vec4 1;
T_44.33 ;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0000000000d45880;
T_45 ;
    %wait E_0000000000cf20d0;
    %load/vec4 v0000000000da36f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %jmp T_45.2;
T_45.0 ;
    %load/vec4 v0000000000da31f0_0;
    %store/vec4 v0000000000da4690_0, 0, 32;
    %jmp T_45.2;
T_45.1 ;
    %load/vec4 v0000000000da3650_0;
    %store/vec4 v0000000000da4690_0, 0, 32;
    %jmp T_45.2;
T_45.2 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000000000d48160;
T_46 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d2ce80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d2ec80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d2d880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000d2e780_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0000000000d48160;
T_47 ;
    %wait E_0000000000cf1690;
    %load/vec4 v0000000000d2d920_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000d2ce80_0, 0, 32;
    %load/vec4 v0000000000d2d920_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000d2ec80_0, 0, 32;
    %load/vec4 v0000000000d2d920_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000d2d880_0, 0, 32;
    %load/vec4 v0000000000d2d920_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000d2e780_0, 0, 32;
    %load/vec4 v0000000000d2e8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_47.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_47.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_47.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_47.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_47.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_47.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_47.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_47.15, 6;
    %jmp T_47.16;
T_47.0 ;
    %load/vec4 v0000000000d2ec80_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.18;
T_47.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
T_47.18 ;
    %jmp T_47.16;
T_47.1 ;
    %load/vec4 v0000000000d2ec80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.20;
T_47.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
T_47.20 ;
    %jmp T_47.16;
T_47.2 ;
    %load/vec4 v0000000000d2d880_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.22;
T_47.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
T_47.22 ;
    %jmp T_47.16;
T_47.3 ;
    %load/vec4 v0000000000d2d880_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.24;
T_47.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
T_47.24 ;
    %jmp T_47.16;
T_47.4 ;
    %load/vec4 v0000000000d2ce80_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.26;
T_47.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
T_47.26 ;
    %jmp T_47.16;
T_47.5 ;
    %load/vec4 v0000000000d2ce80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.28;
T_47.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
T_47.28 ;
    %jmp T_47.16;
T_47.6 ;
    %load/vec4 v0000000000d2e780_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.30;
T_47.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
T_47.30 ;
    %jmp T_47.16;
T_47.7 ;
    %load/vec4 v0000000000d2e780_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_47.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.32;
T_47.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
T_47.32 ;
    %jmp T_47.16;
T_47.8 ;
    %load/vec4 v0000000000d2d880_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d2ec80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.34;
T_47.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
T_47.34 ;
    %jmp T_47.16;
T_47.9 ;
    %load/vec4 v0000000000d2d880_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d2ec80_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_47.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.36;
T_47.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
T_47.36 ;
    %jmp T_47.16;
T_47.10 ;
    %load/vec4 v0000000000d2e780_0;
    %load/vec4 v0000000000d2ce80_0;
    %cmp/e;
    %jmp/0xz  T_47.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.38;
T_47.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
T_47.38 ;
    %jmp T_47.16;
T_47.11 ;
    %load/vec4 v0000000000d2e780_0;
    %load/vec4 v0000000000d2ce80_0;
    %cmp/ne;
    %jmp/0xz  T_47.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.40;
T_47.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
T_47.40 ;
    %jmp T_47.16;
T_47.12 ;
    %load/vec4 v0000000000d2ec80_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d2ce80_0;
    %load/vec4 v0000000000d2e780_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_47.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.42;
T_47.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
T_47.42 ;
    %jmp T_47.16;
T_47.13 ;
    %load/vec4 v0000000000d2ec80_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000d2ce80_0;
    %load/vec4 v0000000000d2e780_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_47.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.44;
T_47.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
T_47.44 ;
    %jmp T_47.16;
T_47.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.16;
T_47.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e000_0, 0, 1;
    %jmp T_47.16;
T_47.16 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000000d482f0;
T_48 ;
    %wait E_0000000000cf1e10;
    %load/vec4 v0000000000d2cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e140_0, 0, 1;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000000000d2dec0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000d2d1a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000d2e140_0, 0, 1;
    %jmp T_48.3;
T_48.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000d2e140_0, 0, 1;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000000d48480;
T_49 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000d2d240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d2d100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d2eaa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d2ea00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d2e640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d2ebe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d2e280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d2dba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d2d4c0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000000000d2e820_0;
    %assign/vec4 v0000000000d2d100_0, 0;
    %load/vec4 v0000000000d2d420_0;
    %assign/vec4 v0000000000d2eaa0_0, 0;
    %load/vec4 v0000000000d2d9c0_0;
    %assign/vec4 v0000000000d2ea00_0, 0;
    %load/vec4 v0000000000d2da60_0;
    %assign/vec4 v0000000000d2e640_0, 0;
    %load/vec4 v0000000000d2d740_0;
    %assign/vec4 v0000000000d2ebe0_0, 0;
    %load/vec4 v0000000000d2e960_0;
    %assign/vec4 v0000000000d2e280_0, 0;
    %load/vec4 v0000000000d2db00_0;
    %assign/vec4 v0000000000d2dba0_0, 0;
    %load/vec4 v0000000000d2e500_0;
    %assign/vec4 v0000000000d2d4c0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000000000ac4160;
T_50 ;
    %wait E_0000000000cf1f10;
    %load/vec4 v0000000000da29a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_50.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_50.1, 4;
    %jmp T_50.2;
T_50.0 ;
    %load/vec4 v0000000000da16e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.3, 8;
    %load/vec4 v0000000000da2a40_0;
    %pad/u 8;
    %ix/getv 4, v0000000000da1aa0_0;
    %store/vec4a v0000000000da1640, 4, 0;
    %jmp T_50.4;
T_50.3 ;
    %ix/getv 4, v0000000000da1aa0_0;
    %load/vec4a v0000000000da1640, 4;
    %pad/u 32;
    %store/vec4 v0000000000da18c0_0, 0, 32;
T_50.4 ;
    %jmp T_50.2;
T_50.1 ;
    %load/vec4 v0000000000da16e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.5, 8;
    %load/vec4 v0000000000da2a40_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000da1aa0_0;
    %store/vec4a v0000000000da1640, 4, 0;
    %load/vec4 v0000000000da2a40_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000da1aa0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000da1640, 4, 0;
    %load/vec4 v0000000000da2a40_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000da1aa0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000da1640, 4, 0;
    %load/vec4 v0000000000da2a40_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000da1aa0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000da1640, 4, 0;
    %jmp T_50.6;
T_50.5 ;
    %load/vec4 v0000000000da1aa0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000da1640, 4;
    %load/vec4 v0000000000da1aa0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000da1640, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000da1aa0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000da1640, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000da1aa0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000da1640, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000da18c0_0, 0, 32;
T_50.6 ;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000d44c00;
T_51 ;
    %wait E_0000000000cf1cd0;
    %load/vec4 v0000000000da3970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %jmp T_51.2;
T_51.0 ;
    %load/vec4 v0000000000da3e70_0;
    %store/vec4 v0000000000da4a50_0, 0, 32;
    %jmp T_51.2;
T_51.1 ;
    %load/vec4 v0000000000da3330_0;
    %store/vec4 v0000000000da4a50_0, 0, 32;
    %jmp T_51.2;
T_51.2 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0000000000ad94f0;
T_52 ;
    %wait E_0000000000cf1650;
    %load/vec4 v0000000000d95430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_52.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d965b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000d95c50_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000d96010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d95bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d95f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000d968d0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0000000000d954d0_0;
    %assign/vec4 v0000000000d965b0_0, 0;
    %load/vec4 v0000000000d96150_0;
    %assign/vec4 v0000000000d95c50_0, 0;
    %load/vec4 v0000000000d96330_0;
    %assign/vec4 v0000000000d96010_0, 0;
    %load/vec4 v0000000000d956b0_0;
    %assign/vec4 v0000000000d95bb0_0, 0;
    %load/vec4 v0000000000d963d0_0;
    %assign/vec4 v0000000000d95f70_0, 0;
    %load/vec4 v0000000000ad36d0_0;
    %assign/vec4 v0000000000d968d0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0000000000d44d90;
T_53 ;
    %wait E_0000000000cf16d0;
    %load/vec4 v0000000000da3470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %jmp T_53.2;
T_53.0 ;
    %load/vec4 v0000000000da42d0_0;
    %store/vec4 v0000000000da47d0_0, 0, 32;
    %jmp T_53.2;
T_53.1 ;
    %load/vec4 v0000000000da40f0_0;
    %store/vec4 v0000000000da47d0_0, 0, 32;
    %jmp T_53.2;
T_53.2 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0000000000ac42f0;
T_54 ;
    %wait E_0000000000cf1590;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000da1dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000da2220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000da2540_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000da0ce0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000da1820_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000da1be0_0, 0, 2;
    %load/vec4 v0000000000da2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0000000000da0ba0_0;
    %load/vec4 v0000000000da1500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000da0c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000da1dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000da2220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000da2540_0, 0, 1;
T_54.2 ;
    %load/vec4 v0000000000da2360_0;
    %load/vec4 v0000000000da1500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000da0c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000da1dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000da2220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000da2540_0, 0, 1;
    %jmp T_54.5;
T_54.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000da2540_0, 0, 1;
T_54.5 ;
T_54.0 ;
    %load/vec4 v0000000000da15a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.6, 8;
    %load/vec4 v0000000000da2360_0;
    %load/vec4 v0000000000da25e0_0;
    %cmp/e;
    %jmp/0xz  T_54.8, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000da0ce0_0, 0, 2;
T_54.8 ;
    %load/vec4 v0000000000da0ba0_0;
    %load/vec4 v0000000000da25e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000da0c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000da1820_0, 0, 2;
T_54.10 ;
T_54.6 ;
    %load/vec4 v0000000000da1780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.12, 8;
    %load/vec4 v0000000000da2360_0;
    %load/vec4 v0000000000da24a0_0;
    %cmp/e;
    %jmp/0xz  T_54.14, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000da0ce0_0, 0, 2;
T_54.14 ;
    %load/vec4 v0000000000da0ba0_0;
    %load/vec4 v0000000000da24a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000da0c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.16, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000da1820_0, 0, 2;
T_54.16 ;
T_54.12 ;
    %load/vec4 v0000000000da1140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.18, 8;
    %load/vec4 v0000000000da2360_0;
    %load/vec4 v0000000000da1500_0;
    %cmp/e;
    %jmp/0xz  T_54.20, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000da0ce0_0, 0, 2;
T_54.20 ;
    %load/vec4 v0000000000da0ba0_0;
    %load/vec4 v0000000000da1500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000da0c40_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000da1820_0, 0, 2;
T_54.22 ;
T_54.18 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0000000000d43920;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db6d50_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0000000000d43920;
T_56 ;
    %vpi_func 2 90 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000db59f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db1e40_0, 0, 32;
T_56.0 ;
    %vpi_func 2 92 "$feof" 32, v0000000000db59f0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_56.1, 8;
    %vpi_func 2 93 "$fscanf" 32, v0000000000db59f0_0, "%b", v0000000000db7890_0 {0 0 0};
    %store/vec4 v0000000000db74d0_0, 0, 32;
    %load/vec4 v0000000000db7890_0;
    %pad/u 8;
    %ix/getv 4, v0000000000db1e40_0;
    %store/vec4a v0000000000da6390, 4, 0;
    %load/vec4 v0000000000db1e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000db1e40_0, 0, 32;
    %jmp T_56.0;
T_56.1 ;
    %vpi_call 2 98 "$fclose", v0000000000db59f0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db8290_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000db8290_0;
    %store/vec4 v0000000000db1e40_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0000000000d43920;
T_57 ;
    %vpi_func 2 106 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000db59f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db1e40_0, 0, 32;
T_57.0 ;
    %vpi_func 2 108 "$feof" 32, v0000000000db59f0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_57.1, 8;
    %vpi_func 2 109 "$fscanf" 32, v0000000000db59f0_0, "%b", v0000000000db7890_0 {0 0 0};
    %store/vec4 v0000000000db74d0_0, 0, 32;
    %load/vec4 v0000000000db7890_0;
    %pad/u 8;
    %ix/getv 4, v0000000000db1e40_0;
    %store/vec4a v0000000000da1640, 4, 0;
    %load/vec4 v0000000000db1e40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000db1e40_0, 0, 32;
    %jmp T_57.0;
T_57.1 ;
    %vpi_call 2 114 "$fclose", v0000000000db59f0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db77f0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000db77f0_0;
    %store/vec4 v0000000000db1e40_0, 0, 32;
    %end;
    .thread T_57;
    .scope S_0000000000d43920;
T_58 ;
    %delay 60, 0;
    %vpi_call 2 272 "$finish" {0 0 0};
    %end;
    .thread T_58;
    .scope S_0000000000d43920;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000db8650_0, 0, 1;
T_59.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000db8650_0;
    %inv;
    %store/vec4 v0000000000db8650_0, 0, 1;
    %jmp T_59.0;
    %end;
    .thread T_59;
    .scope S_0000000000d43920;
T_60 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000db7f70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000db7f70_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_0000000000d43920;
T_61 ;
    %vpi_call 2 341 "$monitor", "PC: %3d  |  DR-Address: %b  | R0: %d  | R1: %d  |  R2: %d  | R3: %d  | R4: %d  | R5: %d  | R10: %d  | R11: %d  |  R12: %d  |R15: %d  | R14: %d  | Time: %2d ", v0000000000db8830_0, v0000000000db3ba0_0, v0000000000da52b0_0, v0000000000da5df0_0, v0000000000da6570_0, v0000000000da6610_0, v0000000000da67f0_0, v0000000000da8550_0, v0000000000da5490_0, v0000000000da5030_0, v0000000000da50d0_0, v0000000000da4d10_0, v0000000000da64d0_0, $time {0 0 0};
    %end;
    .thread T_61;
    .scope S_0000000000d43920;
T_62 ;
    %delay 59, 0;
    %vpi_call 2 421 "$display", "\012\012--------------------------------------  Data Ram Content After Simulation  --------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000db6d50_0, 0, 32;
T_62.0 ;
    %load/vec4 v0000000000db6d50_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_62.1, 5;
    %vpi_call 2 425 "$display", "Data en Address %0d = %b at time: %0d", v0000000000db6d50_0, &A<v0000000000da1640, v0000000000db6d50_0 >, $time {0 0 0};
    %load/vec4 v0000000000db6d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000db6d50_0, 0, 32;
    %jmp T_62.0;
T_62.1 ;
    %end;
    .thread T_62;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
