// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Tue May 11 17:20:05 2021
// Host        : MSI running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_matrixmul_0_0_sim_netlist.v
// Design      : design_1_matrixmul_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_matrixmul_0_0,matrixmul,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "matrixmul,Vivado 2020.2" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (ap_clk,
    ap_rst_n,
    a_TVALID,
    a_TREADY,
    a_TDATA,
    b_TVALID,
    b_TREADY,
    b_TDATA,
    res_TVALID,
    res_TREADY,
    res_TDATA);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF a:b:res, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 a TVALID" *) input a_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 a TREADY" *) output a_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 a TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME a, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [31:0]a_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 b TVALID" *) input b_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 b TREADY" *) output b_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 b TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME b, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [31:0]b_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 res TVALID" *) output res_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 res TREADY" *) input res_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 res TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME res, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [31:0]res_TDATA;

  wire [31:0]a_TDATA;
  wire a_TREADY;
  wire a_TVALID;
  wire ap_clk;
  wire ap_rst_n;
  wire [31:0]b_TDATA;
  wire b_TREADY;
  wire b_TVALID;
  wire [31:0]res_TDATA;
  wire res_TREADY;
  wire res_TVALID;

  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  (* ap_ST_fsm_pp0_stage0 = "10'b0000000010" *) 
  (* ap_ST_fsm_pp1_stage0 = "10'b0000001000" *) 
  (* ap_ST_fsm_pp2_stage0 = "10'b0000100000" *) 
  (* ap_ST_fsm_pp2_stage1 = "10'b0001000000" *) 
  (* ap_ST_fsm_pp3_stage0 = "10'b0100000000" *) 
  (* ap_ST_fsm_state1 = "10'b0000000001" *) 
  (* ap_ST_fsm_state18 = "10'b0010000000" *) 
  (* ap_ST_fsm_state23 = "10'b1000000000" *) 
  (* ap_ST_fsm_state4 = "10'b0000000100" *) 
  (* ap_ST_fsm_state7 = "10'b0000010000" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul inst
       (.a_TDATA(a_TDATA),
        .a_TREADY(a_TREADY),
        .a_TVALID(a_TVALID),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .b_TDATA(b_TDATA),
        .b_TREADY(b_TREADY),
        .b_TVALID(b_TVALID),
        .res_TDATA(res_TDATA),
        .res_TREADY(res_TREADY),
        .res_TVALID(res_TVALID));
endmodule

(* ap_ST_fsm_pp0_stage0 = "10'b0000000010" *) (* ap_ST_fsm_pp1_stage0 = "10'b0000001000" *) (* ap_ST_fsm_pp2_stage0 = "10'b0000100000" *) 
(* ap_ST_fsm_pp2_stage1 = "10'b0001000000" *) (* ap_ST_fsm_pp3_stage0 = "10'b0100000000" *) (* ap_ST_fsm_state1 = "10'b0000000001" *) 
(* ap_ST_fsm_state18 = "10'b0010000000" *) (* ap_ST_fsm_state23 = "10'b1000000000" *) (* ap_ST_fsm_state4 = "10'b0000000100" *) 
(* ap_ST_fsm_state7 = "10'b0000010000" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul
   (ap_clk,
    ap_rst_n,
    a_TDATA,
    a_TVALID,
    a_TREADY,
    b_TDATA,
    b_TVALID,
    b_TREADY,
    res_TDATA,
    res_TVALID,
    res_TREADY);
  input ap_clk;
  input ap_rst_n;
  input [31:0]a_TDATA;
  input a_TVALID;
  output a_TREADY;
  input [31:0]b_TDATA;
  input b_TVALID;
  output b_TREADY;
  output [31:0]res_TDATA;
  output res_TVALID;
  input res_TREADY;

  wire [31:0]a_TDATA;
  wire [31:0]a_TDATA_int_regslice;
  wire a_TREADY;
  wire a_TREADY_int_regslice;
  wire a_TVALID;
  wire [31:0]a_read_reg_3202;
  wire a_read_reg_32020;
  wire [10:0]add_ln12_1_fu_970_p2;
  wire [5:0]add_ln13_fu_1032_p2;
  wire [9:5]add_ln14_fu_1026_p2;
  wire [9:0]add_ln14_reg_3197;
  wire \add_ln14_reg_3197[9]_i_3_n_0 ;
  wire \add_ln14_reg_3197[9]_i_4_n_0 ;
  wire \add_ln14_reg_3197[9]_i_6_n_0 ;
  wire [10:0]add_ln17_1_fu_1042_p2;
  wire [5:0]add_ln18_fu_1104_p2;
  wire [9:5]add_ln19_fu_1098_p2;
  wire [9:0]add_ln19_reg_3226;
  wire add_ln19_reg_32260;
  wire \add_ln19_reg_3226[8]_i_3_n_0 ;
  wire \add_ln19_reg_3226[9]_i_3_n_0 ;
  wire \add_ln19_reg_3226[9]_i_4_n_0 ;
  wire \add_ln19_reg_3226[9]_i_6_n_0 ;
  wire [10:0]add_ln24_1_fu_1114_p2;
  wire add_ln24_1_reg_32410;
  wire \add_ln24_1_reg_3241[10]_i_3_n_0 ;
  wire \add_ln24_1_reg_3241[3]_i_2_n_0 ;
  wire \add_ln24_1_reg_3241[4]_i_2_n_0 ;
  wire \add_ln24_1_reg_3241[5]_i_2_n_0 ;
  wire \add_ln24_1_reg_3241[6]_i_2_n_0 ;
  wire [10:0]add_ln24_1_reg_3241_reg;
  wire [4:0]add_ln24_reg_3250;
  wire add_ln24_reg_32500;
  wire \add_ln24_reg_3250[0]_i_1_n_0 ;
  wire \add_ln24_reg_3250[1]_i_1_n_0 ;
  wire \add_ln24_reg_3250[2]_i_1_n_0 ;
  wire \add_ln24_reg_3250[3]_i_1_n_0 ;
  wire \add_ln24_reg_3250[3]_i_2_n_0 ;
  wire \add_ln24_reg_3250[4]_i_1_n_0 ;
  wire [5:0]add_ln26_fu_2832_p2;
  wire [5:0]add_ln26_reg_3855;
  wire add_ln26_reg_38550;
  wire [31:0]add_ln33_12_fu_2991_p2;
  wire [31:0]add_ln33_12_reg_4190;
  wire add_ln33_12_reg_41900;
  wire \add_ln33_12_reg_4190[11]_i_10_n_0 ;
  wire \add_ln33_12_reg_4190[11]_i_11_n_0 ;
  wire \add_ln33_12_reg_4190[11]_i_12_n_0 ;
  wire \add_ln33_12_reg_4190[11]_i_13_n_0 ;
  wire \add_ln33_12_reg_4190[11]_i_2_n_0 ;
  wire \add_ln33_12_reg_4190[11]_i_3_n_0 ;
  wire \add_ln33_12_reg_4190[11]_i_4_n_0 ;
  wire \add_ln33_12_reg_4190[11]_i_5_n_0 ;
  wire \add_ln33_12_reg_4190[11]_i_6_n_0 ;
  wire \add_ln33_12_reg_4190[11]_i_7_n_0 ;
  wire \add_ln33_12_reg_4190[11]_i_8_n_0 ;
  wire \add_ln33_12_reg_4190[11]_i_9_n_0 ;
  wire \add_ln33_12_reg_4190[15]_i_10_n_0 ;
  wire \add_ln33_12_reg_4190[15]_i_11_n_0 ;
  wire \add_ln33_12_reg_4190[15]_i_12_n_0 ;
  wire \add_ln33_12_reg_4190[15]_i_13_n_0 ;
  wire \add_ln33_12_reg_4190[15]_i_2_n_0 ;
  wire \add_ln33_12_reg_4190[15]_i_3_n_0 ;
  wire \add_ln33_12_reg_4190[15]_i_4_n_0 ;
  wire \add_ln33_12_reg_4190[15]_i_5_n_0 ;
  wire \add_ln33_12_reg_4190[15]_i_6_n_0 ;
  wire \add_ln33_12_reg_4190[15]_i_7_n_0 ;
  wire \add_ln33_12_reg_4190[15]_i_8_n_0 ;
  wire \add_ln33_12_reg_4190[15]_i_9_n_0 ;
  wire \add_ln33_12_reg_4190[19]_i_10_n_0 ;
  wire \add_ln33_12_reg_4190[19]_i_11_n_0 ;
  wire \add_ln33_12_reg_4190[19]_i_12_n_0 ;
  wire \add_ln33_12_reg_4190[19]_i_13_n_0 ;
  wire \add_ln33_12_reg_4190[19]_i_2_n_0 ;
  wire \add_ln33_12_reg_4190[19]_i_3_n_0 ;
  wire \add_ln33_12_reg_4190[19]_i_4_n_0 ;
  wire \add_ln33_12_reg_4190[19]_i_5_n_0 ;
  wire \add_ln33_12_reg_4190[19]_i_6_n_0 ;
  wire \add_ln33_12_reg_4190[19]_i_7_n_0 ;
  wire \add_ln33_12_reg_4190[19]_i_8_n_0 ;
  wire \add_ln33_12_reg_4190[19]_i_9_n_0 ;
  wire \add_ln33_12_reg_4190[23]_i_10_n_0 ;
  wire \add_ln33_12_reg_4190[23]_i_11_n_0 ;
  wire \add_ln33_12_reg_4190[23]_i_12_n_0 ;
  wire \add_ln33_12_reg_4190[23]_i_13_n_0 ;
  wire \add_ln33_12_reg_4190[23]_i_2_n_0 ;
  wire \add_ln33_12_reg_4190[23]_i_3_n_0 ;
  wire \add_ln33_12_reg_4190[23]_i_4_n_0 ;
  wire \add_ln33_12_reg_4190[23]_i_5_n_0 ;
  wire \add_ln33_12_reg_4190[23]_i_6_n_0 ;
  wire \add_ln33_12_reg_4190[23]_i_7_n_0 ;
  wire \add_ln33_12_reg_4190[23]_i_8_n_0 ;
  wire \add_ln33_12_reg_4190[23]_i_9_n_0 ;
  wire \add_ln33_12_reg_4190[27]_i_10_n_0 ;
  wire \add_ln33_12_reg_4190[27]_i_11_n_0 ;
  wire \add_ln33_12_reg_4190[27]_i_12_n_0 ;
  wire \add_ln33_12_reg_4190[27]_i_13_n_0 ;
  wire \add_ln33_12_reg_4190[27]_i_2_n_0 ;
  wire \add_ln33_12_reg_4190[27]_i_3_n_0 ;
  wire \add_ln33_12_reg_4190[27]_i_4_n_0 ;
  wire \add_ln33_12_reg_4190[27]_i_5_n_0 ;
  wire \add_ln33_12_reg_4190[27]_i_6_n_0 ;
  wire \add_ln33_12_reg_4190[27]_i_7_n_0 ;
  wire \add_ln33_12_reg_4190[27]_i_8_n_0 ;
  wire \add_ln33_12_reg_4190[27]_i_9_n_0 ;
  wire \add_ln33_12_reg_4190[31]_i_10_n_0 ;
  wire \add_ln33_12_reg_4190[31]_i_11_n_0 ;
  wire \add_ln33_12_reg_4190[31]_i_12_n_0 ;
  wire \add_ln33_12_reg_4190[31]_i_13_n_0 ;
  wire \add_ln33_12_reg_4190[31]_i_14_n_0 ;
  wire \add_ln33_12_reg_4190[31]_i_2_n_0 ;
  wire \add_ln33_12_reg_4190[31]_i_3_n_0 ;
  wire \add_ln33_12_reg_4190[31]_i_4_n_0 ;
  wire \add_ln33_12_reg_4190[31]_i_5_n_0 ;
  wire \add_ln33_12_reg_4190[31]_i_6_n_0 ;
  wire \add_ln33_12_reg_4190[31]_i_7_n_0 ;
  wire \add_ln33_12_reg_4190[31]_i_8_n_0 ;
  wire \add_ln33_12_reg_4190[31]_i_9_n_0 ;
  wire \add_ln33_12_reg_4190[3]_i_2_n_0 ;
  wire \add_ln33_12_reg_4190[3]_i_3_n_0 ;
  wire \add_ln33_12_reg_4190[3]_i_4_n_0 ;
  wire \add_ln33_12_reg_4190[3]_i_5_n_0 ;
  wire \add_ln33_12_reg_4190[3]_i_6_n_0 ;
  wire \add_ln33_12_reg_4190[3]_i_7_n_0 ;
  wire \add_ln33_12_reg_4190[3]_i_8_n_0 ;
  wire \add_ln33_12_reg_4190[3]_i_9_n_0 ;
  wire \add_ln33_12_reg_4190[7]_i_10_n_0 ;
  wire \add_ln33_12_reg_4190[7]_i_11_n_0 ;
  wire \add_ln33_12_reg_4190[7]_i_12_n_0 ;
  wire \add_ln33_12_reg_4190[7]_i_13_n_0 ;
  wire \add_ln33_12_reg_4190[7]_i_2_n_0 ;
  wire \add_ln33_12_reg_4190[7]_i_3_n_0 ;
  wire \add_ln33_12_reg_4190[7]_i_4_n_0 ;
  wire \add_ln33_12_reg_4190[7]_i_5_n_0 ;
  wire \add_ln33_12_reg_4190[7]_i_6_n_0 ;
  wire \add_ln33_12_reg_4190[7]_i_7_n_0 ;
  wire \add_ln33_12_reg_4190[7]_i_8_n_0 ;
  wire \add_ln33_12_reg_4190[7]_i_9_n_0 ;
  wire \add_ln33_12_reg_4190_reg[11]_i_1_n_0 ;
  wire \add_ln33_12_reg_4190_reg[11]_i_1_n_1 ;
  wire \add_ln33_12_reg_4190_reg[11]_i_1_n_2 ;
  wire \add_ln33_12_reg_4190_reg[11]_i_1_n_3 ;
  wire \add_ln33_12_reg_4190_reg[15]_i_1_n_0 ;
  wire \add_ln33_12_reg_4190_reg[15]_i_1_n_1 ;
  wire \add_ln33_12_reg_4190_reg[15]_i_1_n_2 ;
  wire \add_ln33_12_reg_4190_reg[15]_i_1_n_3 ;
  wire \add_ln33_12_reg_4190_reg[19]_i_1_n_0 ;
  wire \add_ln33_12_reg_4190_reg[19]_i_1_n_1 ;
  wire \add_ln33_12_reg_4190_reg[19]_i_1_n_2 ;
  wire \add_ln33_12_reg_4190_reg[19]_i_1_n_3 ;
  wire \add_ln33_12_reg_4190_reg[23]_i_1_n_0 ;
  wire \add_ln33_12_reg_4190_reg[23]_i_1_n_1 ;
  wire \add_ln33_12_reg_4190_reg[23]_i_1_n_2 ;
  wire \add_ln33_12_reg_4190_reg[23]_i_1_n_3 ;
  wire \add_ln33_12_reg_4190_reg[27]_i_1_n_0 ;
  wire \add_ln33_12_reg_4190_reg[27]_i_1_n_1 ;
  wire \add_ln33_12_reg_4190_reg[27]_i_1_n_2 ;
  wire \add_ln33_12_reg_4190_reg[27]_i_1_n_3 ;
  wire \add_ln33_12_reg_4190_reg[31]_i_1_n_1 ;
  wire \add_ln33_12_reg_4190_reg[31]_i_1_n_2 ;
  wire \add_ln33_12_reg_4190_reg[31]_i_1_n_3 ;
  wire \add_ln33_12_reg_4190_reg[3]_i_1_n_0 ;
  wire \add_ln33_12_reg_4190_reg[3]_i_1_n_1 ;
  wire \add_ln33_12_reg_4190_reg[3]_i_1_n_2 ;
  wire \add_ln33_12_reg_4190_reg[3]_i_1_n_3 ;
  wire \add_ln33_12_reg_4190_reg[7]_i_1_n_0 ;
  wire \add_ln33_12_reg_4190_reg[7]_i_1_n_1 ;
  wire \add_ln33_12_reg_4190_reg[7]_i_1_n_2 ;
  wire \add_ln33_12_reg_4190_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln33_13_fu_3075_p2;
  wire [31:0]add_ln33_13_reg_4225;
  wire add_ln33_13_reg_42250;
  wire \add_ln33_13_reg_4225[11]_i_11_n_0 ;
  wire \add_ln33_13_reg_4225[11]_i_12_n_0 ;
  wire \add_ln33_13_reg_4225[11]_i_13_n_0 ;
  wire \add_ln33_13_reg_4225[11]_i_14_n_0 ;
  wire \add_ln33_13_reg_4225[11]_i_15_n_0 ;
  wire \add_ln33_13_reg_4225[11]_i_16_n_0 ;
  wire \add_ln33_13_reg_4225[11]_i_17_n_0 ;
  wire \add_ln33_13_reg_4225[11]_i_18_n_0 ;
  wire \add_ln33_13_reg_4225[11]_i_2_n_0 ;
  wire \add_ln33_13_reg_4225[11]_i_3_n_0 ;
  wire \add_ln33_13_reg_4225[11]_i_4_n_0 ;
  wire \add_ln33_13_reg_4225[11]_i_5_n_0 ;
  wire \add_ln33_13_reg_4225[11]_i_6_n_0 ;
  wire \add_ln33_13_reg_4225[11]_i_7_n_0 ;
  wire \add_ln33_13_reg_4225[11]_i_8_n_0 ;
  wire \add_ln33_13_reg_4225[11]_i_9_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_11_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_12_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_13_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_14_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_15_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_16_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_17_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_18_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_2_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_3_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_4_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_5_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_6_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_7_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_8_n_0 ;
  wire \add_ln33_13_reg_4225[15]_i_9_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_11_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_12_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_13_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_14_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_15_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_16_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_17_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_18_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_2_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_3_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_4_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_5_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_6_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_7_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_8_n_0 ;
  wire \add_ln33_13_reg_4225[19]_i_9_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_11_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_12_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_13_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_14_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_15_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_16_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_17_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_18_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_2_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_3_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_4_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_5_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_6_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_7_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_8_n_0 ;
  wire \add_ln33_13_reg_4225[23]_i_9_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_11_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_12_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_13_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_14_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_15_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_16_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_17_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_18_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_2_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_3_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_4_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_5_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_6_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_7_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_8_n_0 ;
  wire \add_ln33_13_reg_4225[27]_i_9_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_11_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_12_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_13_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_14_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_15_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_16_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_17_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_18_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_19_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_20_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_21_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_22_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_23_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_24_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_25_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_2_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_3_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_4_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_5_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_6_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_7_n_0 ;
  wire \add_ln33_13_reg_4225[31]_i_8_n_0 ;
  wire \add_ln33_13_reg_4225[3]_i_2_n_0 ;
  wire \add_ln33_13_reg_4225[3]_i_3_n_0 ;
  wire \add_ln33_13_reg_4225[3]_i_4_n_0 ;
  wire \add_ln33_13_reg_4225[3]_i_5_n_0 ;
  wire \add_ln33_13_reg_4225[3]_i_6_n_0 ;
  wire \add_ln33_13_reg_4225[3]_i_7_n_0 ;
  wire \add_ln33_13_reg_4225[3]_i_8_n_0 ;
  wire \add_ln33_13_reg_4225[7]_i_11_n_0 ;
  wire \add_ln33_13_reg_4225[7]_i_12_n_0 ;
  wire \add_ln33_13_reg_4225[7]_i_13_n_0 ;
  wire \add_ln33_13_reg_4225[7]_i_14_n_0 ;
  wire \add_ln33_13_reg_4225[7]_i_15_n_0 ;
  wire \add_ln33_13_reg_4225[7]_i_16_n_0 ;
  wire \add_ln33_13_reg_4225[7]_i_17_n_0 ;
  wire \add_ln33_13_reg_4225[7]_i_2_n_0 ;
  wire \add_ln33_13_reg_4225[7]_i_3_n_0 ;
  wire \add_ln33_13_reg_4225[7]_i_4_n_0 ;
  wire \add_ln33_13_reg_4225[7]_i_5_n_0 ;
  wire \add_ln33_13_reg_4225[7]_i_6_n_0 ;
  wire \add_ln33_13_reg_4225[7]_i_7_n_0 ;
  wire \add_ln33_13_reg_4225[7]_i_8_n_0 ;
  wire \add_ln33_13_reg_4225[7]_i_9_n_0 ;
  wire \add_ln33_13_reg_4225_reg[11]_i_10_n_0 ;
  wire \add_ln33_13_reg_4225_reg[11]_i_10_n_1 ;
  wire \add_ln33_13_reg_4225_reg[11]_i_10_n_2 ;
  wire \add_ln33_13_reg_4225_reg[11]_i_10_n_3 ;
  wire \add_ln33_13_reg_4225_reg[11]_i_10_n_4 ;
  wire \add_ln33_13_reg_4225_reg[11]_i_10_n_5 ;
  wire \add_ln33_13_reg_4225_reg[11]_i_10_n_6 ;
  wire \add_ln33_13_reg_4225_reg[11]_i_10_n_7 ;
  wire \add_ln33_13_reg_4225_reg[11]_i_1_n_0 ;
  wire \add_ln33_13_reg_4225_reg[11]_i_1_n_1 ;
  wire \add_ln33_13_reg_4225_reg[11]_i_1_n_2 ;
  wire \add_ln33_13_reg_4225_reg[11]_i_1_n_3 ;
  wire \add_ln33_13_reg_4225_reg[15]_i_10_n_0 ;
  wire \add_ln33_13_reg_4225_reg[15]_i_10_n_1 ;
  wire \add_ln33_13_reg_4225_reg[15]_i_10_n_2 ;
  wire \add_ln33_13_reg_4225_reg[15]_i_10_n_3 ;
  wire \add_ln33_13_reg_4225_reg[15]_i_10_n_4 ;
  wire \add_ln33_13_reg_4225_reg[15]_i_10_n_5 ;
  wire \add_ln33_13_reg_4225_reg[15]_i_10_n_6 ;
  wire \add_ln33_13_reg_4225_reg[15]_i_10_n_7 ;
  wire \add_ln33_13_reg_4225_reg[15]_i_1_n_0 ;
  wire \add_ln33_13_reg_4225_reg[15]_i_1_n_1 ;
  wire \add_ln33_13_reg_4225_reg[15]_i_1_n_2 ;
  wire \add_ln33_13_reg_4225_reg[15]_i_1_n_3 ;
  wire \add_ln33_13_reg_4225_reg[19]_i_10_n_0 ;
  wire \add_ln33_13_reg_4225_reg[19]_i_10_n_1 ;
  wire \add_ln33_13_reg_4225_reg[19]_i_10_n_2 ;
  wire \add_ln33_13_reg_4225_reg[19]_i_10_n_3 ;
  wire \add_ln33_13_reg_4225_reg[19]_i_10_n_4 ;
  wire \add_ln33_13_reg_4225_reg[19]_i_10_n_5 ;
  wire \add_ln33_13_reg_4225_reg[19]_i_10_n_6 ;
  wire \add_ln33_13_reg_4225_reg[19]_i_10_n_7 ;
  wire \add_ln33_13_reg_4225_reg[19]_i_1_n_0 ;
  wire \add_ln33_13_reg_4225_reg[19]_i_1_n_1 ;
  wire \add_ln33_13_reg_4225_reg[19]_i_1_n_2 ;
  wire \add_ln33_13_reg_4225_reg[19]_i_1_n_3 ;
  wire \add_ln33_13_reg_4225_reg[23]_i_10_n_0 ;
  wire \add_ln33_13_reg_4225_reg[23]_i_10_n_1 ;
  wire \add_ln33_13_reg_4225_reg[23]_i_10_n_2 ;
  wire \add_ln33_13_reg_4225_reg[23]_i_10_n_3 ;
  wire \add_ln33_13_reg_4225_reg[23]_i_10_n_4 ;
  wire \add_ln33_13_reg_4225_reg[23]_i_10_n_5 ;
  wire \add_ln33_13_reg_4225_reg[23]_i_10_n_6 ;
  wire \add_ln33_13_reg_4225_reg[23]_i_10_n_7 ;
  wire \add_ln33_13_reg_4225_reg[23]_i_1_n_0 ;
  wire \add_ln33_13_reg_4225_reg[23]_i_1_n_1 ;
  wire \add_ln33_13_reg_4225_reg[23]_i_1_n_2 ;
  wire \add_ln33_13_reg_4225_reg[23]_i_1_n_3 ;
  wire \add_ln33_13_reg_4225_reg[27]_i_10_n_0 ;
  wire \add_ln33_13_reg_4225_reg[27]_i_10_n_1 ;
  wire \add_ln33_13_reg_4225_reg[27]_i_10_n_2 ;
  wire \add_ln33_13_reg_4225_reg[27]_i_10_n_3 ;
  wire \add_ln33_13_reg_4225_reg[27]_i_10_n_4 ;
  wire \add_ln33_13_reg_4225_reg[27]_i_10_n_5 ;
  wire \add_ln33_13_reg_4225_reg[27]_i_10_n_6 ;
  wire \add_ln33_13_reg_4225_reg[27]_i_10_n_7 ;
  wire \add_ln33_13_reg_4225_reg[27]_i_1_n_0 ;
  wire \add_ln33_13_reg_4225_reg[27]_i_1_n_1 ;
  wire \add_ln33_13_reg_4225_reg[27]_i_1_n_2 ;
  wire \add_ln33_13_reg_4225_reg[27]_i_1_n_3 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_10_n_0 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_10_n_1 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_10_n_2 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_10_n_3 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_10_n_4 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_10_n_5 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_10_n_6 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_10_n_7 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_1_n_1 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_1_n_2 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_1_n_3 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_9_n_1 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_9_n_2 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_9_n_3 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_9_n_4 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_9_n_5 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_9_n_6 ;
  wire \add_ln33_13_reg_4225_reg[31]_i_9_n_7 ;
  wire \add_ln33_13_reg_4225_reg[3]_i_1_n_0 ;
  wire \add_ln33_13_reg_4225_reg[3]_i_1_n_1 ;
  wire \add_ln33_13_reg_4225_reg[3]_i_1_n_2 ;
  wire \add_ln33_13_reg_4225_reg[3]_i_1_n_3 ;
  wire \add_ln33_13_reg_4225_reg[7]_i_10_n_0 ;
  wire \add_ln33_13_reg_4225_reg[7]_i_10_n_1 ;
  wire \add_ln33_13_reg_4225_reg[7]_i_10_n_2 ;
  wire \add_ln33_13_reg_4225_reg[7]_i_10_n_3 ;
  wire \add_ln33_13_reg_4225_reg[7]_i_10_n_4 ;
  wire \add_ln33_13_reg_4225_reg[7]_i_10_n_5 ;
  wire \add_ln33_13_reg_4225_reg[7]_i_10_n_6 ;
  wire \add_ln33_13_reg_4225_reg[7]_i_10_n_7 ;
  wire \add_ln33_13_reg_4225_reg[7]_i_1_n_0 ;
  wire \add_ln33_13_reg_4225_reg[7]_i_1_n_1 ;
  wire \add_ln33_13_reg_4225_reg[7]_i_1_n_2 ;
  wire \add_ln33_13_reg_4225_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln33_17_fu_3005_p2;
  wire [31:0]add_ln33_17_reg_4195;
  wire \add_ln33_17_reg_4195[11]_i_10_n_0 ;
  wire \add_ln33_17_reg_4195[11]_i_11_n_0 ;
  wire \add_ln33_17_reg_4195[11]_i_12_n_0 ;
  wire \add_ln33_17_reg_4195[11]_i_13_n_0 ;
  wire \add_ln33_17_reg_4195[11]_i_2_n_0 ;
  wire \add_ln33_17_reg_4195[11]_i_3_n_0 ;
  wire \add_ln33_17_reg_4195[11]_i_4_n_0 ;
  wire \add_ln33_17_reg_4195[11]_i_5_n_0 ;
  wire \add_ln33_17_reg_4195[11]_i_6_n_0 ;
  wire \add_ln33_17_reg_4195[11]_i_7_n_0 ;
  wire \add_ln33_17_reg_4195[11]_i_8_n_0 ;
  wire \add_ln33_17_reg_4195[11]_i_9_n_0 ;
  wire \add_ln33_17_reg_4195[15]_i_10_n_0 ;
  wire \add_ln33_17_reg_4195[15]_i_11_n_0 ;
  wire \add_ln33_17_reg_4195[15]_i_12_n_0 ;
  wire \add_ln33_17_reg_4195[15]_i_13_n_0 ;
  wire \add_ln33_17_reg_4195[15]_i_2_n_0 ;
  wire \add_ln33_17_reg_4195[15]_i_3_n_0 ;
  wire \add_ln33_17_reg_4195[15]_i_4_n_0 ;
  wire \add_ln33_17_reg_4195[15]_i_5_n_0 ;
  wire \add_ln33_17_reg_4195[15]_i_6_n_0 ;
  wire \add_ln33_17_reg_4195[15]_i_7_n_0 ;
  wire \add_ln33_17_reg_4195[15]_i_8_n_0 ;
  wire \add_ln33_17_reg_4195[15]_i_9_n_0 ;
  wire \add_ln33_17_reg_4195[19]_i_10_n_0 ;
  wire \add_ln33_17_reg_4195[19]_i_11_n_0 ;
  wire \add_ln33_17_reg_4195[19]_i_12_n_0 ;
  wire \add_ln33_17_reg_4195[19]_i_13_n_0 ;
  wire \add_ln33_17_reg_4195[19]_i_2_n_0 ;
  wire \add_ln33_17_reg_4195[19]_i_3_n_0 ;
  wire \add_ln33_17_reg_4195[19]_i_4_n_0 ;
  wire \add_ln33_17_reg_4195[19]_i_5_n_0 ;
  wire \add_ln33_17_reg_4195[19]_i_6_n_0 ;
  wire \add_ln33_17_reg_4195[19]_i_7_n_0 ;
  wire \add_ln33_17_reg_4195[19]_i_8_n_0 ;
  wire \add_ln33_17_reg_4195[19]_i_9_n_0 ;
  wire \add_ln33_17_reg_4195[23]_i_10_n_0 ;
  wire \add_ln33_17_reg_4195[23]_i_11_n_0 ;
  wire \add_ln33_17_reg_4195[23]_i_12_n_0 ;
  wire \add_ln33_17_reg_4195[23]_i_13_n_0 ;
  wire \add_ln33_17_reg_4195[23]_i_2_n_0 ;
  wire \add_ln33_17_reg_4195[23]_i_3_n_0 ;
  wire \add_ln33_17_reg_4195[23]_i_4_n_0 ;
  wire \add_ln33_17_reg_4195[23]_i_5_n_0 ;
  wire \add_ln33_17_reg_4195[23]_i_6_n_0 ;
  wire \add_ln33_17_reg_4195[23]_i_7_n_0 ;
  wire \add_ln33_17_reg_4195[23]_i_8_n_0 ;
  wire \add_ln33_17_reg_4195[23]_i_9_n_0 ;
  wire \add_ln33_17_reg_4195[27]_i_10_n_0 ;
  wire \add_ln33_17_reg_4195[27]_i_11_n_0 ;
  wire \add_ln33_17_reg_4195[27]_i_12_n_0 ;
  wire \add_ln33_17_reg_4195[27]_i_13_n_0 ;
  wire \add_ln33_17_reg_4195[27]_i_2_n_0 ;
  wire \add_ln33_17_reg_4195[27]_i_3_n_0 ;
  wire \add_ln33_17_reg_4195[27]_i_4_n_0 ;
  wire \add_ln33_17_reg_4195[27]_i_5_n_0 ;
  wire \add_ln33_17_reg_4195[27]_i_6_n_0 ;
  wire \add_ln33_17_reg_4195[27]_i_7_n_0 ;
  wire \add_ln33_17_reg_4195[27]_i_8_n_0 ;
  wire \add_ln33_17_reg_4195[27]_i_9_n_0 ;
  wire \add_ln33_17_reg_4195[31]_i_10_n_0 ;
  wire \add_ln33_17_reg_4195[31]_i_11_n_0 ;
  wire \add_ln33_17_reg_4195[31]_i_12_n_0 ;
  wire \add_ln33_17_reg_4195[31]_i_13_n_0 ;
  wire \add_ln33_17_reg_4195[31]_i_14_n_0 ;
  wire \add_ln33_17_reg_4195[31]_i_2_n_0 ;
  wire \add_ln33_17_reg_4195[31]_i_3_n_0 ;
  wire \add_ln33_17_reg_4195[31]_i_4_n_0 ;
  wire \add_ln33_17_reg_4195[31]_i_5_n_0 ;
  wire \add_ln33_17_reg_4195[31]_i_6_n_0 ;
  wire \add_ln33_17_reg_4195[31]_i_7_n_0 ;
  wire \add_ln33_17_reg_4195[31]_i_8_n_0 ;
  wire \add_ln33_17_reg_4195[31]_i_9_n_0 ;
  wire \add_ln33_17_reg_4195[3]_i_2_n_0 ;
  wire \add_ln33_17_reg_4195[3]_i_3_n_0 ;
  wire \add_ln33_17_reg_4195[3]_i_4_n_0 ;
  wire \add_ln33_17_reg_4195[3]_i_5_n_0 ;
  wire \add_ln33_17_reg_4195[3]_i_6_n_0 ;
  wire \add_ln33_17_reg_4195[3]_i_7_n_0 ;
  wire \add_ln33_17_reg_4195[3]_i_8_n_0 ;
  wire \add_ln33_17_reg_4195[3]_i_9_n_0 ;
  wire \add_ln33_17_reg_4195[7]_i_10_n_0 ;
  wire \add_ln33_17_reg_4195[7]_i_11_n_0 ;
  wire \add_ln33_17_reg_4195[7]_i_12_n_0 ;
  wire \add_ln33_17_reg_4195[7]_i_13_n_0 ;
  wire \add_ln33_17_reg_4195[7]_i_2_n_0 ;
  wire \add_ln33_17_reg_4195[7]_i_3_n_0 ;
  wire \add_ln33_17_reg_4195[7]_i_4_n_0 ;
  wire \add_ln33_17_reg_4195[7]_i_5_n_0 ;
  wire \add_ln33_17_reg_4195[7]_i_6_n_0 ;
  wire \add_ln33_17_reg_4195[7]_i_7_n_0 ;
  wire \add_ln33_17_reg_4195[7]_i_8_n_0 ;
  wire \add_ln33_17_reg_4195[7]_i_9_n_0 ;
  wire \add_ln33_17_reg_4195_reg[11]_i_1_n_0 ;
  wire \add_ln33_17_reg_4195_reg[11]_i_1_n_1 ;
  wire \add_ln33_17_reg_4195_reg[11]_i_1_n_2 ;
  wire \add_ln33_17_reg_4195_reg[11]_i_1_n_3 ;
  wire \add_ln33_17_reg_4195_reg[15]_i_1_n_0 ;
  wire \add_ln33_17_reg_4195_reg[15]_i_1_n_1 ;
  wire \add_ln33_17_reg_4195_reg[15]_i_1_n_2 ;
  wire \add_ln33_17_reg_4195_reg[15]_i_1_n_3 ;
  wire \add_ln33_17_reg_4195_reg[19]_i_1_n_0 ;
  wire \add_ln33_17_reg_4195_reg[19]_i_1_n_1 ;
  wire \add_ln33_17_reg_4195_reg[19]_i_1_n_2 ;
  wire \add_ln33_17_reg_4195_reg[19]_i_1_n_3 ;
  wire \add_ln33_17_reg_4195_reg[23]_i_1_n_0 ;
  wire \add_ln33_17_reg_4195_reg[23]_i_1_n_1 ;
  wire \add_ln33_17_reg_4195_reg[23]_i_1_n_2 ;
  wire \add_ln33_17_reg_4195_reg[23]_i_1_n_3 ;
  wire \add_ln33_17_reg_4195_reg[27]_i_1_n_0 ;
  wire \add_ln33_17_reg_4195_reg[27]_i_1_n_1 ;
  wire \add_ln33_17_reg_4195_reg[27]_i_1_n_2 ;
  wire \add_ln33_17_reg_4195_reg[27]_i_1_n_3 ;
  wire \add_ln33_17_reg_4195_reg[31]_i_1_n_1 ;
  wire \add_ln33_17_reg_4195_reg[31]_i_1_n_2 ;
  wire \add_ln33_17_reg_4195_reg[31]_i_1_n_3 ;
  wire \add_ln33_17_reg_4195_reg[3]_i_1_n_0 ;
  wire \add_ln33_17_reg_4195_reg[3]_i_1_n_1 ;
  wire \add_ln33_17_reg_4195_reg[3]_i_1_n_2 ;
  wire \add_ln33_17_reg_4195_reg[3]_i_1_n_3 ;
  wire \add_ln33_17_reg_4195_reg[7]_i_1_n_0 ;
  wire \add_ln33_17_reg_4195_reg[7]_i_1_n_1 ;
  wire \add_ln33_17_reg_4195_reg[7]_i_1_n_2 ;
  wire \add_ln33_17_reg_4195_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln33_20_fu_3019_p2;
  wire [31:0]add_ln33_20_reg_4200;
  wire \add_ln33_20_reg_4200[11]_i_10_n_0 ;
  wire \add_ln33_20_reg_4200[11]_i_11_n_0 ;
  wire \add_ln33_20_reg_4200[11]_i_12_n_0 ;
  wire \add_ln33_20_reg_4200[11]_i_13_n_0 ;
  wire \add_ln33_20_reg_4200[11]_i_2_n_0 ;
  wire \add_ln33_20_reg_4200[11]_i_3_n_0 ;
  wire \add_ln33_20_reg_4200[11]_i_4_n_0 ;
  wire \add_ln33_20_reg_4200[11]_i_5_n_0 ;
  wire \add_ln33_20_reg_4200[11]_i_6_n_0 ;
  wire \add_ln33_20_reg_4200[11]_i_7_n_0 ;
  wire \add_ln33_20_reg_4200[11]_i_8_n_0 ;
  wire \add_ln33_20_reg_4200[11]_i_9_n_0 ;
  wire \add_ln33_20_reg_4200[15]_i_10_n_0 ;
  wire \add_ln33_20_reg_4200[15]_i_11_n_0 ;
  wire \add_ln33_20_reg_4200[15]_i_12_n_0 ;
  wire \add_ln33_20_reg_4200[15]_i_13_n_0 ;
  wire \add_ln33_20_reg_4200[15]_i_2_n_0 ;
  wire \add_ln33_20_reg_4200[15]_i_3_n_0 ;
  wire \add_ln33_20_reg_4200[15]_i_4_n_0 ;
  wire \add_ln33_20_reg_4200[15]_i_5_n_0 ;
  wire \add_ln33_20_reg_4200[15]_i_6_n_0 ;
  wire \add_ln33_20_reg_4200[15]_i_7_n_0 ;
  wire \add_ln33_20_reg_4200[15]_i_8_n_0 ;
  wire \add_ln33_20_reg_4200[15]_i_9_n_0 ;
  wire \add_ln33_20_reg_4200[19]_i_10_n_0 ;
  wire \add_ln33_20_reg_4200[19]_i_11_n_0 ;
  wire \add_ln33_20_reg_4200[19]_i_12_n_0 ;
  wire \add_ln33_20_reg_4200[19]_i_13_n_0 ;
  wire \add_ln33_20_reg_4200[19]_i_2_n_0 ;
  wire \add_ln33_20_reg_4200[19]_i_3_n_0 ;
  wire \add_ln33_20_reg_4200[19]_i_4_n_0 ;
  wire \add_ln33_20_reg_4200[19]_i_5_n_0 ;
  wire \add_ln33_20_reg_4200[19]_i_6_n_0 ;
  wire \add_ln33_20_reg_4200[19]_i_7_n_0 ;
  wire \add_ln33_20_reg_4200[19]_i_8_n_0 ;
  wire \add_ln33_20_reg_4200[19]_i_9_n_0 ;
  wire \add_ln33_20_reg_4200[23]_i_10_n_0 ;
  wire \add_ln33_20_reg_4200[23]_i_11_n_0 ;
  wire \add_ln33_20_reg_4200[23]_i_12_n_0 ;
  wire \add_ln33_20_reg_4200[23]_i_13_n_0 ;
  wire \add_ln33_20_reg_4200[23]_i_2_n_0 ;
  wire \add_ln33_20_reg_4200[23]_i_3_n_0 ;
  wire \add_ln33_20_reg_4200[23]_i_4_n_0 ;
  wire \add_ln33_20_reg_4200[23]_i_5_n_0 ;
  wire \add_ln33_20_reg_4200[23]_i_6_n_0 ;
  wire \add_ln33_20_reg_4200[23]_i_7_n_0 ;
  wire \add_ln33_20_reg_4200[23]_i_8_n_0 ;
  wire \add_ln33_20_reg_4200[23]_i_9_n_0 ;
  wire \add_ln33_20_reg_4200[27]_i_10_n_0 ;
  wire \add_ln33_20_reg_4200[27]_i_11_n_0 ;
  wire \add_ln33_20_reg_4200[27]_i_12_n_0 ;
  wire \add_ln33_20_reg_4200[27]_i_13_n_0 ;
  wire \add_ln33_20_reg_4200[27]_i_2_n_0 ;
  wire \add_ln33_20_reg_4200[27]_i_3_n_0 ;
  wire \add_ln33_20_reg_4200[27]_i_4_n_0 ;
  wire \add_ln33_20_reg_4200[27]_i_5_n_0 ;
  wire \add_ln33_20_reg_4200[27]_i_6_n_0 ;
  wire \add_ln33_20_reg_4200[27]_i_7_n_0 ;
  wire \add_ln33_20_reg_4200[27]_i_8_n_0 ;
  wire \add_ln33_20_reg_4200[27]_i_9_n_0 ;
  wire \add_ln33_20_reg_4200[31]_i_10_n_0 ;
  wire \add_ln33_20_reg_4200[31]_i_11_n_0 ;
  wire \add_ln33_20_reg_4200[31]_i_12_n_0 ;
  wire \add_ln33_20_reg_4200[31]_i_13_n_0 ;
  wire \add_ln33_20_reg_4200[31]_i_14_n_0 ;
  wire \add_ln33_20_reg_4200[31]_i_2_n_0 ;
  wire \add_ln33_20_reg_4200[31]_i_3_n_0 ;
  wire \add_ln33_20_reg_4200[31]_i_4_n_0 ;
  wire \add_ln33_20_reg_4200[31]_i_5_n_0 ;
  wire \add_ln33_20_reg_4200[31]_i_6_n_0 ;
  wire \add_ln33_20_reg_4200[31]_i_7_n_0 ;
  wire \add_ln33_20_reg_4200[31]_i_8_n_0 ;
  wire \add_ln33_20_reg_4200[31]_i_9_n_0 ;
  wire \add_ln33_20_reg_4200[3]_i_2_n_0 ;
  wire \add_ln33_20_reg_4200[3]_i_3_n_0 ;
  wire \add_ln33_20_reg_4200[3]_i_4_n_0 ;
  wire \add_ln33_20_reg_4200[3]_i_5_n_0 ;
  wire \add_ln33_20_reg_4200[3]_i_6_n_0 ;
  wire \add_ln33_20_reg_4200[3]_i_7_n_0 ;
  wire \add_ln33_20_reg_4200[3]_i_8_n_0 ;
  wire \add_ln33_20_reg_4200[3]_i_9_n_0 ;
  wire \add_ln33_20_reg_4200[7]_i_10_n_0 ;
  wire \add_ln33_20_reg_4200[7]_i_11_n_0 ;
  wire \add_ln33_20_reg_4200[7]_i_12_n_0 ;
  wire \add_ln33_20_reg_4200[7]_i_13_n_0 ;
  wire \add_ln33_20_reg_4200[7]_i_2_n_0 ;
  wire \add_ln33_20_reg_4200[7]_i_3_n_0 ;
  wire \add_ln33_20_reg_4200[7]_i_4_n_0 ;
  wire \add_ln33_20_reg_4200[7]_i_5_n_0 ;
  wire \add_ln33_20_reg_4200[7]_i_6_n_0 ;
  wire \add_ln33_20_reg_4200[7]_i_7_n_0 ;
  wire \add_ln33_20_reg_4200[7]_i_8_n_0 ;
  wire \add_ln33_20_reg_4200[7]_i_9_n_0 ;
  wire \add_ln33_20_reg_4200_reg[11]_i_1_n_0 ;
  wire \add_ln33_20_reg_4200_reg[11]_i_1_n_1 ;
  wire \add_ln33_20_reg_4200_reg[11]_i_1_n_2 ;
  wire \add_ln33_20_reg_4200_reg[11]_i_1_n_3 ;
  wire \add_ln33_20_reg_4200_reg[15]_i_1_n_0 ;
  wire \add_ln33_20_reg_4200_reg[15]_i_1_n_1 ;
  wire \add_ln33_20_reg_4200_reg[15]_i_1_n_2 ;
  wire \add_ln33_20_reg_4200_reg[15]_i_1_n_3 ;
  wire \add_ln33_20_reg_4200_reg[19]_i_1_n_0 ;
  wire \add_ln33_20_reg_4200_reg[19]_i_1_n_1 ;
  wire \add_ln33_20_reg_4200_reg[19]_i_1_n_2 ;
  wire \add_ln33_20_reg_4200_reg[19]_i_1_n_3 ;
  wire \add_ln33_20_reg_4200_reg[23]_i_1_n_0 ;
  wire \add_ln33_20_reg_4200_reg[23]_i_1_n_1 ;
  wire \add_ln33_20_reg_4200_reg[23]_i_1_n_2 ;
  wire \add_ln33_20_reg_4200_reg[23]_i_1_n_3 ;
  wire \add_ln33_20_reg_4200_reg[27]_i_1_n_0 ;
  wire \add_ln33_20_reg_4200_reg[27]_i_1_n_1 ;
  wire \add_ln33_20_reg_4200_reg[27]_i_1_n_2 ;
  wire \add_ln33_20_reg_4200_reg[27]_i_1_n_3 ;
  wire \add_ln33_20_reg_4200_reg[31]_i_1_n_1 ;
  wire \add_ln33_20_reg_4200_reg[31]_i_1_n_2 ;
  wire \add_ln33_20_reg_4200_reg[31]_i_1_n_3 ;
  wire \add_ln33_20_reg_4200_reg[3]_i_1_n_0 ;
  wire \add_ln33_20_reg_4200_reg[3]_i_1_n_1 ;
  wire \add_ln33_20_reg_4200_reg[3]_i_1_n_2 ;
  wire \add_ln33_20_reg_4200_reg[3]_i_1_n_3 ;
  wire \add_ln33_20_reg_4200_reg[7]_i_1_n_0 ;
  wire \add_ln33_20_reg_4200_reg[7]_i_1_n_1 ;
  wire \add_ln33_20_reg_4200_reg[7]_i_1_n_2 ;
  wire \add_ln33_20_reg_4200_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln33_22_fu_3025_p2;
  wire [31:0]add_ln33_22_reg_4205;
  wire \add_ln33_22_reg_4205[11]_i_2_n_0 ;
  wire \add_ln33_22_reg_4205[11]_i_3_n_0 ;
  wire \add_ln33_22_reg_4205[11]_i_4_n_0 ;
  wire \add_ln33_22_reg_4205[11]_i_5_n_0 ;
  wire \add_ln33_22_reg_4205[15]_i_2_n_0 ;
  wire \add_ln33_22_reg_4205[15]_i_3_n_0 ;
  wire \add_ln33_22_reg_4205[15]_i_4_n_0 ;
  wire \add_ln33_22_reg_4205[15]_i_5_n_0 ;
  wire \add_ln33_22_reg_4205[19]_i_2_n_0 ;
  wire \add_ln33_22_reg_4205[19]_i_3_n_0 ;
  wire \add_ln33_22_reg_4205[19]_i_4_n_0 ;
  wire \add_ln33_22_reg_4205[19]_i_5_n_0 ;
  wire \add_ln33_22_reg_4205[23]_i_2_n_0 ;
  wire \add_ln33_22_reg_4205[23]_i_3_n_0 ;
  wire \add_ln33_22_reg_4205[23]_i_4_n_0 ;
  wire \add_ln33_22_reg_4205[23]_i_5_n_0 ;
  wire \add_ln33_22_reg_4205[27]_i_2_n_0 ;
  wire \add_ln33_22_reg_4205[27]_i_3_n_0 ;
  wire \add_ln33_22_reg_4205[27]_i_4_n_0 ;
  wire \add_ln33_22_reg_4205[27]_i_5_n_0 ;
  wire \add_ln33_22_reg_4205[31]_i_2_n_0 ;
  wire \add_ln33_22_reg_4205[31]_i_3_n_0 ;
  wire \add_ln33_22_reg_4205[31]_i_4_n_0 ;
  wire \add_ln33_22_reg_4205[31]_i_5_n_0 ;
  wire \add_ln33_22_reg_4205[3]_i_2_n_0 ;
  wire \add_ln33_22_reg_4205[3]_i_3_n_0 ;
  wire \add_ln33_22_reg_4205[3]_i_4_n_0 ;
  wire \add_ln33_22_reg_4205[3]_i_5_n_0 ;
  wire \add_ln33_22_reg_4205[7]_i_2_n_0 ;
  wire \add_ln33_22_reg_4205[7]_i_3_n_0 ;
  wire \add_ln33_22_reg_4205[7]_i_4_n_0 ;
  wire \add_ln33_22_reg_4205[7]_i_5_n_0 ;
  wire \add_ln33_22_reg_4205_reg[11]_i_1_n_0 ;
  wire \add_ln33_22_reg_4205_reg[11]_i_1_n_1 ;
  wire \add_ln33_22_reg_4205_reg[11]_i_1_n_2 ;
  wire \add_ln33_22_reg_4205_reg[11]_i_1_n_3 ;
  wire \add_ln33_22_reg_4205_reg[15]_i_1_n_0 ;
  wire \add_ln33_22_reg_4205_reg[15]_i_1_n_1 ;
  wire \add_ln33_22_reg_4205_reg[15]_i_1_n_2 ;
  wire \add_ln33_22_reg_4205_reg[15]_i_1_n_3 ;
  wire \add_ln33_22_reg_4205_reg[19]_i_1_n_0 ;
  wire \add_ln33_22_reg_4205_reg[19]_i_1_n_1 ;
  wire \add_ln33_22_reg_4205_reg[19]_i_1_n_2 ;
  wire \add_ln33_22_reg_4205_reg[19]_i_1_n_3 ;
  wire \add_ln33_22_reg_4205_reg[23]_i_1_n_0 ;
  wire \add_ln33_22_reg_4205_reg[23]_i_1_n_1 ;
  wire \add_ln33_22_reg_4205_reg[23]_i_1_n_2 ;
  wire \add_ln33_22_reg_4205_reg[23]_i_1_n_3 ;
  wire \add_ln33_22_reg_4205_reg[27]_i_1_n_0 ;
  wire \add_ln33_22_reg_4205_reg[27]_i_1_n_1 ;
  wire \add_ln33_22_reg_4205_reg[27]_i_1_n_2 ;
  wire \add_ln33_22_reg_4205_reg[27]_i_1_n_3 ;
  wire \add_ln33_22_reg_4205_reg[31]_i_1_n_1 ;
  wire \add_ln33_22_reg_4205_reg[31]_i_1_n_2 ;
  wire \add_ln33_22_reg_4205_reg[31]_i_1_n_3 ;
  wire \add_ln33_22_reg_4205_reg[3]_i_1_n_0 ;
  wire \add_ln33_22_reg_4205_reg[3]_i_1_n_1 ;
  wire \add_ln33_22_reg_4205_reg[3]_i_1_n_2 ;
  wire \add_ln33_22_reg_4205_reg[3]_i_1_n_3 ;
  wire \add_ln33_22_reg_4205_reg[7]_i_1_n_0 ;
  wire \add_ln33_22_reg_4205_reg[7]_i_1_n_1 ;
  wire \add_ln33_22_reg_4205_reg[7]_i_1_n_2 ;
  wire \add_ln33_22_reg_4205_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln33_23_fu_3029_p2;
  wire [31:0]add_ln33_23_reg_4210;
  wire \add_ln33_23_reg_4210[11]_i_2_n_0 ;
  wire \add_ln33_23_reg_4210[11]_i_3_n_0 ;
  wire \add_ln33_23_reg_4210[11]_i_4_n_0 ;
  wire \add_ln33_23_reg_4210[11]_i_5_n_0 ;
  wire \add_ln33_23_reg_4210[15]_i_2_n_0 ;
  wire \add_ln33_23_reg_4210[15]_i_3_n_0 ;
  wire \add_ln33_23_reg_4210[15]_i_4_n_0 ;
  wire \add_ln33_23_reg_4210[15]_i_5_n_0 ;
  wire \add_ln33_23_reg_4210[19]_i_2_n_0 ;
  wire \add_ln33_23_reg_4210[19]_i_3_n_0 ;
  wire \add_ln33_23_reg_4210[19]_i_4_n_0 ;
  wire \add_ln33_23_reg_4210[19]_i_5_n_0 ;
  wire \add_ln33_23_reg_4210[23]_i_2_n_0 ;
  wire \add_ln33_23_reg_4210[23]_i_3_n_0 ;
  wire \add_ln33_23_reg_4210[23]_i_4_n_0 ;
  wire \add_ln33_23_reg_4210[23]_i_5_n_0 ;
  wire \add_ln33_23_reg_4210[27]_i_2_n_0 ;
  wire \add_ln33_23_reg_4210[27]_i_3_n_0 ;
  wire \add_ln33_23_reg_4210[27]_i_4_n_0 ;
  wire \add_ln33_23_reg_4210[27]_i_5_n_0 ;
  wire \add_ln33_23_reg_4210[31]_i_2_n_0 ;
  wire \add_ln33_23_reg_4210[31]_i_3_n_0 ;
  wire \add_ln33_23_reg_4210[31]_i_4_n_0 ;
  wire \add_ln33_23_reg_4210[31]_i_5_n_0 ;
  wire \add_ln33_23_reg_4210[3]_i_2_n_0 ;
  wire \add_ln33_23_reg_4210[3]_i_3_n_0 ;
  wire \add_ln33_23_reg_4210[3]_i_4_n_0 ;
  wire \add_ln33_23_reg_4210[3]_i_5_n_0 ;
  wire \add_ln33_23_reg_4210[7]_i_2_n_0 ;
  wire \add_ln33_23_reg_4210[7]_i_3_n_0 ;
  wire \add_ln33_23_reg_4210[7]_i_4_n_0 ;
  wire \add_ln33_23_reg_4210[7]_i_5_n_0 ;
  wire \add_ln33_23_reg_4210_reg[11]_i_1_n_0 ;
  wire \add_ln33_23_reg_4210_reg[11]_i_1_n_1 ;
  wire \add_ln33_23_reg_4210_reg[11]_i_1_n_2 ;
  wire \add_ln33_23_reg_4210_reg[11]_i_1_n_3 ;
  wire \add_ln33_23_reg_4210_reg[15]_i_1_n_0 ;
  wire \add_ln33_23_reg_4210_reg[15]_i_1_n_1 ;
  wire \add_ln33_23_reg_4210_reg[15]_i_1_n_2 ;
  wire \add_ln33_23_reg_4210_reg[15]_i_1_n_3 ;
  wire \add_ln33_23_reg_4210_reg[19]_i_1_n_0 ;
  wire \add_ln33_23_reg_4210_reg[19]_i_1_n_1 ;
  wire \add_ln33_23_reg_4210_reg[19]_i_1_n_2 ;
  wire \add_ln33_23_reg_4210_reg[19]_i_1_n_3 ;
  wire \add_ln33_23_reg_4210_reg[23]_i_1_n_0 ;
  wire \add_ln33_23_reg_4210_reg[23]_i_1_n_1 ;
  wire \add_ln33_23_reg_4210_reg[23]_i_1_n_2 ;
  wire \add_ln33_23_reg_4210_reg[23]_i_1_n_3 ;
  wire \add_ln33_23_reg_4210_reg[27]_i_1_n_0 ;
  wire \add_ln33_23_reg_4210_reg[27]_i_1_n_1 ;
  wire \add_ln33_23_reg_4210_reg[27]_i_1_n_2 ;
  wire \add_ln33_23_reg_4210_reg[27]_i_1_n_3 ;
  wire \add_ln33_23_reg_4210_reg[31]_i_1_n_1 ;
  wire \add_ln33_23_reg_4210_reg[31]_i_1_n_2 ;
  wire \add_ln33_23_reg_4210_reg[31]_i_1_n_3 ;
  wire \add_ln33_23_reg_4210_reg[3]_i_1_n_0 ;
  wire \add_ln33_23_reg_4210_reg[3]_i_1_n_1 ;
  wire \add_ln33_23_reg_4210_reg[3]_i_1_n_2 ;
  wire \add_ln33_23_reg_4210_reg[3]_i_1_n_3 ;
  wire \add_ln33_23_reg_4210_reg[7]_i_1_n_0 ;
  wire \add_ln33_23_reg_4210_reg[7]_i_1_n_1 ;
  wire \add_ln33_23_reg_4210_reg[7]_i_1_n_2 ;
  wire \add_ln33_23_reg_4210_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln33_26_fu_2965_p2;
  wire [31:0]add_ln33_26_reg_4145;
  wire add_ln33_26_reg_41450;
  wire \add_ln33_26_reg_4145[11]_i_2_n_0 ;
  wire \add_ln33_26_reg_4145[11]_i_3_n_0 ;
  wire \add_ln33_26_reg_4145[11]_i_4_n_0 ;
  wire \add_ln33_26_reg_4145[11]_i_5_n_0 ;
  wire \add_ln33_26_reg_4145[15]_i_2_n_0 ;
  wire \add_ln33_26_reg_4145[15]_i_3_n_0 ;
  wire \add_ln33_26_reg_4145[15]_i_4_n_0 ;
  wire \add_ln33_26_reg_4145[15]_i_5_n_0 ;
  wire \add_ln33_26_reg_4145[19]_i_2_n_0 ;
  wire \add_ln33_26_reg_4145[19]_i_3_n_0 ;
  wire \add_ln33_26_reg_4145[19]_i_4_n_0 ;
  wire \add_ln33_26_reg_4145[19]_i_5_n_0 ;
  wire \add_ln33_26_reg_4145[23]_i_2_n_0 ;
  wire \add_ln33_26_reg_4145[23]_i_3_n_0 ;
  wire \add_ln33_26_reg_4145[23]_i_4_n_0 ;
  wire \add_ln33_26_reg_4145[23]_i_5_n_0 ;
  wire \add_ln33_26_reg_4145[27]_i_2_n_0 ;
  wire \add_ln33_26_reg_4145[27]_i_3_n_0 ;
  wire \add_ln33_26_reg_4145[27]_i_4_n_0 ;
  wire \add_ln33_26_reg_4145[27]_i_5_n_0 ;
  wire \add_ln33_26_reg_4145[31]_i_2_n_0 ;
  wire \add_ln33_26_reg_4145[31]_i_3_n_0 ;
  wire \add_ln33_26_reg_4145[31]_i_4_n_0 ;
  wire \add_ln33_26_reg_4145[31]_i_5_n_0 ;
  wire \add_ln33_26_reg_4145[3]_i_2_n_0 ;
  wire \add_ln33_26_reg_4145[3]_i_3_n_0 ;
  wire \add_ln33_26_reg_4145[3]_i_4_n_0 ;
  wire \add_ln33_26_reg_4145[3]_i_5_n_0 ;
  wire \add_ln33_26_reg_4145[7]_i_2_n_0 ;
  wire \add_ln33_26_reg_4145[7]_i_3_n_0 ;
  wire \add_ln33_26_reg_4145[7]_i_4_n_0 ;
  wire \add_ln33_26_reg_4145[7]_i_5_n_0 ;
  wire \add_ln33_26_reg_4145_reg[11]_i_1_n_0 ;
  wire \add_ln33_26_reg_4145_reg[11]_i_1_n_1 ;
  wire \add_ln33_26_reg_4145_reg[11]_i_1_n_2 ;
  wire \add_ln33_26_reg_4145_reg[11]_i_1_n_3 ;
  wire \add_ln33_26_reg_4145_reg[15]_i_1_n_0 ;
  wire \add_ln33_26_reg_4145_reg[15]_i_1_n_1 ;
  wire \add_ln33_26_reg_4145_reg[15]_i_1_n_2 ;
  wire \add_ln33_26_reg_4145_reg[15]_i_1_n_3 ;
  wire \add_ln33_26_reg_4145_reg[19]_i_1_n_0 ;
  wire \add_ln33_26_reg_4145_reg[19]_i_1_n_1 ;
  wire \add_ln33_26_reg_4145_reg[19]_i_1_n_2 ;
  wire \add_ln33_26_reg_4145_reg[19]_i_1_n_3 ;
  wire \add_ln33_26_reg_4145_reg[23]_i_1_n_0 ;
  wire \add_ln33_26_reg_4145_reg[23]_i_1_n_1 ;
  wire \add_ln33_26_reg_4145_reg[23]_i_1_n_2 ;
  wire \add_ln33_26_reg_4145_reg[23]_i_1_n_3 ;
  wire \add_ln33_26_reg_4145_reg[27]_i_1_n_0 ;
  wire \add_ln33_26_reg_4145_reg[27]_i_1_n_1 ;
  wire \add_ln33_26_reg_4145_reg[27]_i_1_n_2 ;
  wire \add_ln33_26_reg_4145_reg[27]_i_1_n_3 ;
  wire \add_ln33_26_reg_4145_reg[31]_i_1_n_1 ;
  wire \add_ln33_26_reg_4145_reg[31]_i_1_n_2 ;
  wire \add_ln33_26_reg_4145_reg[31]_i_1_n_3 ;
  wire \add_ln33_26_reg_4145_reg[3]_i_1_n_0 ;
  wire \add_ln33_26_reg_4145_reg[3]_i_1_n_1 ;
  wire \add_ln33_26_reg_4145_reg[3]_i_1_n_2 ;
  wire \add_ln33_26_reg_4145_reg[3]_i_1_n_3 ;
  wire \add_ln33_26_reg_4145_reg[7]_i_1_n_0 ;
  wire \add_ln33_26_reg_4145_reg[7]_i_1_n_1 ;
  wire \add_ln33_26_reg_4145_reg[7]_i_1_n_2 ;
  wire \add_ln33_26_reg_4145_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln33_27_fu_3037_p2;
  wire [31:0]add_ln33_27_reg_4215;
  wire \add_ln33_27_reg_4215[11]_i_2_n_0 ;
  wire \add_ln33_27_reg_4215[11]_i_3_n_0 ;
  wire \add_ln33_27_reg_4215[11]_i_4_n_0 ;
  wire \add_ln33_27_reg_4215[11]_i_5_n_0 ;
  wire \add_ln33_27_reg_4215[11]_i_6_n_0 ;
  wire \add_ln33_27_reg_4215[11]_i_7_n_0 ;
  wire \add_ln33_27_reg_4215[11]_i_8_n_0 ;
  wire \add_ln33_27_reg_4215[11]_i_9_n_0 ;
  wire \add_ln33_27_reg_4215[15]_i_2_n_0 ;
  wire \add_ln33_27_reg_4215[15]_i_3_n_0 ;
  wire \add_ln33_27_reg_4215[15]_i_4_n_0 ;
  wire \add_ln33_27_reg_4215[15]_i_5_n_0 ;
  wire \add_ln33_27_reg_4215[15]_i_6_n_0 ;
  wire \add_ln33_27_reg_4215[15]_i_7_n_0 ;
  wire \add_ln33_27_reg_4215[15]_i_8_n_0 ;
  wire \add_ln33_27_reg_4215[15]_i_9_n_0 ;
  wire \add_ln33_27_reg_4215[19]_i_2_n_0 ;
  wire \add_ln33_27_reg_4215[19]_i_3_n_0 ;
  wire \add_ln33_27_reg_4215[19]_i_4_n_0 ;
  wire \add_ln33_27_reg_4215[19]_i_5_n_0 ;
  wire \add_ln33_27_reg_4215[19]_i_6_n_0 ;
  wire \add_ln33_27_reg_4215[19]_i_7_n_0 ;
  wire \add_ln33_27_reg_4215[19]_i_8_n_0 ;
  wire \add_ln33_27_reg_4215[19]_i_9_n_0 ;
  wire \add_ln33_27_reg_4215[23]_i_2_n_0 ;
  wire \add_ln33_27_reg_4215[23]_i_3_n_0 ;
  wire \add_ln33_27_reg_4215[23]_i_4_n_0 ;
  wire \add_ln33_27_reg_4215[23]_i_5_n_0 ;
  wire \add_ln33_27_reg_4215[23]_i_6_n_0 ;
  wire \add_ln33_27_reg_4215[23]_i_7_n_0 ;
  wire \add_ln33_27_reg_4215[23]_i_8_n_0 ;
  wire \add_ln33_27_reg_4215[23]_i_9_n_0 ;
  wire \add_ln33_27_reg_4215[27]_i_2_n_0 ;
  wire \add_ln33_27_reg_4215[27]_i_3_n_0 ;
  wire \add_ln33_27_reg_4215[27]_i_4_n_0 ;
  wire \add_ln33_27_reg_4215[27]_i_5_n_0 ;
  wire \add_ln33_27_reg_4215[27]_i_6_n_0 ;
  wire \add_ln33_27_reg_4215[27]_i_7_n_0 ;
  wire \add_ln33_27_reg_4215[27]_i_8_n_0 ;
  wire \add_ln33_27_reg_4215[27]_i_9_n_0 ;
  wire \add_ln33_27_reg_4215[31]_i_2_n_0 ;
  wire \add_ln33_27_reg_4215[31]_i_3_n_0 ;
  wire \add_ln33_27_reg_4215[31]_i_4_n_0 ;
  wire \add_ln33_27_reg_4215[31]_i_5_n_0 ;
  wire \add_ln33_27_reg_4215[31]_i_6_n_0 ;
  wire \add_ln33_27_reg_4215[31]_i_7_n_0 ;
  wire \add_ln33_27_reg_4215[31]_i_8_n_0 ;
  wire \add_ln33_27_reg_4215[3]_i_2_n_0 ;
  wire \add_ln33_27_reg_4215[3]_i_3_n_0 ;
  wire \add_ln33_27_reg_4215[3]_i_4_n_0 ;
  wire \add_ln33_27_reg_4215[3]_i_5_n_0 ;
  wire \add_ln33_27_reg_4215[3]_i_6_n_0 ;
  wire \add_ln33_27_reg_4215[3]_i_7_n_0 ;
  wire \add_ln33_27_reg_4215[3]_i_8_n_0 ;
  wire \add_ln33_27_reg_4215[7]_i_2_n_0 ;
  wire \add_ln33_27_reg_4215[7]_i_3_n_0 ;
  wire \add_ln33_27_reg_4215[7]_i_4_n_0 ;
  wire \add_ln33_27_reg_4215[7]_i_5_n_0 ;
  wire \add_ln33_27_reg_4215[7]_i_6_n_0 ;
  wire \add_ln33_27_reg_4215[7]_i_7_n_0 ;
  wire \add_ln33_27_reg_4215[7]_i_8_n_0 ;
  wire \add_ln33_27_reg_4215[7]_i_9_n_0 ;
  wire \add_ln33_27_reg_4215_reg[11]_i_1_n_0 ;
  wire \add_ln33_27_reg_4215_reg[11]_i_1_n_1 ;
  wire \add_ln33_27_reg_4215_reg[11]_i_1_n_2 ;
  wire \add_ln33_27_reg_4215_reg[11]_i_1_n_3 ;
  wire \add_ln33_27_reg_4215_reg[15]_i_1_n_0 ;
  wire \add_ln33_27_reg_4215_reg[15]_i_1_n_1 ;
  wire \add_ln33_27_reg_4215_reg[15]_i_1_n_2 ;
  wire \add_ln33_27_reg_4215_reg[15]_i_1_n_3 ;
  wire \add_ln33_27_reg_4215_reg[19]_i_1_n_0 ;
  wire \add_ln33_27_reg_4215_reg[19]_i_1_n_1 ;
  wire \add_ln33_27_reg_4215_reg[19]_i_1_n_2 ;
  wire \add_ln33_27_reg_4215_reg[19]_i_1_n_3 ;
  wire \add_ln33_27_reg_4215_reg[23]_i_1_n_0 ;
  wire \add_ln33_27_reg_4215_reg[23]_i_1_n_1 ;
  wire \add_ln33_27_reg_4215_reg[23]_i_1_n_2 ;
  wire \add_ln33_27_reg_4215_reg[23]_i_1_n_3 ;
  wire \add_ln33_27_reg_4215_reg[27]_i_1_n_0 ;
  wire \add_ln33_27_reg_4215_reg[27]_i_1_n_1 ;
  wire \add_ln33_27_reg_4215_reg[27]_i_1_n_2 ;
  wire \add_ln33_27_reg_4215_reg[27]_i_1_n_3 ;
  wire \add_ln33_27_reg_4215_reg[31]_i_1_n_1 ;
  wire \add_ln33_27_reg_4215_reg[31]_i_1_n_2 ;
  wire \add_ln33_27_reg_4215_reg[31]_i_1_n_3 ;
  wire \add_ln33_27_reg_4215_reg[3]_i_1_n_0 ;
  wire \add_ln33_27_reg_4215_reg[3]_i_1_n_1 ;
  wire \add_ln33_27_reg_4215_reg[3]_i_1_n_2 ;
  wire \add_ln33_27_reg_4215_reg[3]_i_1_n_3 ;
  wire \add_ln33_27_reg_4215_reg[7]_i_1_n_0 ;
  wire \add_ln33_27_reg_4215_reg[7]_i_1_n_1 ;
  wire \add_ln33_27_reg_4215_reg[7]_i_1_n_2 ;
  wire \add_ln33_27_reg_4215_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln33_28_fu_3084_p2;
  wire [31:0]add_ln33_28_reg_4230;
  wire \add_ln33_28_reg_4230[11]_i_2_n_0 ;
  wire \add_ln33_28_reg_4230[11]_i_3_n_0 ;
  wire \add_ln33_28_reg_4230[11]_i_4_n_0 ;
  wire \add_ln33_28_reg_4230[11]_i_5_n_0 ;
  wire \add_ln33_28_reg_4230[11]_i_6_n_0 ;
  wire \add_ln33_28_reg_4230[11]_i_7_n_0 ;
  wire \add_ln33_28_reg_4230[11]_i_8_n_0 ;
  wire \add_ln33_28_reg_4230[11]_i_9_n_0 ;
  wire \add_ln33_28_reg_4230[15]_i_2_n_0 ;
  wire \add_ln33_28_reg_4230[15]_i_3_n_0 ;
  wire \add_ln33_28_reg_4230[15]_i_4_n_0 ;
  wire \add_ln33_28_reg_4230[15]_i_5_n_0 ;
  wire \add_ln33_28_reg_4230[15]_i_6_n_0 ;
  wire \add_ln33_28_reg_4230[15]_i_7_n_0 ;
  wire \add_ln33_28_reg_4230[15]_i_8_n_0 ;
  wire \add_ln33_28_reg_4230[15]_i_9_n_0 ;
  wire \add_ln33_28_reg_4230[19]_i_2_n_0 ;
  wire \add_ln33_28_reg_4230[19]_i_3_n_0 ;
  wire \add_ln33_28_reg_4230[19]_i_4_n_0 ;
  wire \add_ln33_28_reg_4230[19]_i_5_n_0 ;
  wire \add_ln33_28_reg_4230[19]_i_6_n_0 ;
  wire \add_ln33_28_reg_4230[19]_i_7_n_0 ;
  wire \add_ln33_28_reg_4230[19]_i_8_n_0 ;
  wire \add_ln33_28_reg_4230[19]_i_9_n_0 ;
  wire \add_ln33_28_reg_4230[23]_i_2_n_0 ;
  wire \add_ln33_28_reg_4230[23]_i_3_n_0 ;
  wire \add_ln33_28_reg_4230[23]_i_4_n_0 ;
  wire \add_ln33_28_reg_4230[23]_i_5_n_0 ;
  wire \add_ln33_28_reg_4230[23]_i_6_n_0 ;
  wire \add_ln33_28_reg_4230[23]_i_7_n_0 ;
  wire \add_ln33_28_reg_4230[23]_i_8_n_0 ;
  wire \add_ln33_28_reg_4230[23]_i_9_n_0 ;
  wire \add_ln33_28_reg_4230[27]_i_2_n_0 ;
  wire \add_ln33_28_reg_4230[27]_i_3_n_0 ;
  wire \add_ln33_28_reg_4230[27]_i_4_n_0 ;
  wire \add_ln33_28_reg_4230[27]_i_5_n_0 ;
  wire \add_ln33_28_reg_4230[27]_i_6_n_0 ;
  wire \add_ln33_28_reg_4230[27]_i_7_n_0 ;
  wire \add_ln33_28_reg_4230[27]_i_8_n_0 ;
  wire \add_ln33_28_reg_4230[27]_i_9_n_0 ;
  wire \add_ln33_28_reg_4230[31]_i_2_n_0 ;
  wire \add_ln33_28_reg_4230[31]_i_3_n_0 ;
  wire \add_ln33_28_reg_4230[31]_i_4_n_0 ;
  wire \add_ln33_28_reg_4230[31]_i_5_n_0 ;
  wire \add_ln33_28_reg_4230[31]_i_6_n_0 ;
  wire \add_ln33_28_reg_4230[31]_i_7_n_0 ;
  wire \add_ln33_28_reg_4230[31]_i_8_n_0 ;
  wire \add_ln33_28_reg_4230[3]_i_2_n_0 ;
  wire \add_ln33_28_reg_4230[3]_i_3_n_0 ;
  wire \add_ln33_28_reg_4230[3]_i_4_n_0 ;
  wire \add_ln33_28_reg_4230[3]_i_5_n_0 ;
  wire \add_ln33_28_reg_4230[3]_i_6_n_0 ;
  wire \add_ln33_28_reg_4230[3]_i_7_n_0 ;
  wire \add_ln33_28_reg_4230[3]_i_8_n_0 ;
  wire \add_ln33_28_reg_4230[7]_i_2_n_0 ;
  wire \add_ln33_28_reg_4230[7]_i_3_n_0 ;
  wire \add_ln33_28_reg_4230[7]_i_4_n_0 ;
  wire \add_ln33_28_reg_4230[7]_i_5_n_0 ;
  wire \add_ln33_28_reg_4230[7]_i_6_n_0 ;
  wire \add_ln33_28_reg_4230[7]_i_7_n_0 ;
  wire \add_ln33_28_reg_4230[7]_i_8_n_0 ;
  wire \add_ln33_28_reg_4230[7]_i_9_n_0 ;
  wire \add_ln33_28_reg_4230_reg[11]_i_1_n_0 ;
  wire \add_ln33_28_reg_4230_reg[11]_i_1_n_1 ;
  wire \add_ln33_28_reg_4230_reg[11]_i_1_n_2 ;
  wire \add_ln33_28_reg_4230_reg[11]_i_1_n_3 ;
  wire \add_ln33_28_reg_4230_reg[15]_i_1_n_0 ;
  wire \add_ln33_28_reg_4230_reg[15]_i_1_n_1 ;
  wire \add_ln33_28_reg_4230_reg[15]_i_1_n_2 ;
  wire \add_ln33_28_reg_4230_reg[15]_i_1_n_3 ;
  wire \add_ln33_28_reg_4230_reg[19]_i_1_n_0 ;
  wire \add_ln33_28_reg_4230_reg[19]_i_1_n_1 ;
  wire \add_ln33_28_reg_4230_reg[19]_i_1_n_2 ;
  wire \add_ln33_28_reg_4230_reg[19]_i_1_n_3 ;
  wire \add_ln33_28_reg_4230_reg[23]_i_1_n_0 ;
  wire \add_ln33_28_reg_4230_reg[23]_i_1_n_1 ;
  wire \add_ln33_28_reg_4230_reg[23]_i_1_n_2 ;
  wire \add_ln33_28_reg_4230_reg[23]_i_1_n_3 ;
  wire \add_ln33_28_reg_4230_reg[27]_i_1_n_0 ;
  wire \add_ln33_28_reg_4230_reg[27]_i_1_n_1 ;
  wire \add_ln33_28_reg_4230_reg[27]_i_1_n_2 ;
  wire \add_ln33_28_reg_4230_reg[27]_i_1_n_3 ;
  wire \add_ln33_28_reg_4230_reg[31]_i_1_n_1 ;
  wire \add_ln33_28_reg_4230_reg[31]_i_1_n_2 ;
  wire \add_ln33_28_reg_4230_reg[31]_i_1_n_3 ;
  wire \add_ln33_28_reg_4230_reg[3]_i_1_n_0 ;
  wire \add_ln33_28_reg_4230_reg[3]_i_1_n_1 ;
  wire \add_ln33_28_reg_4230_reg[3]_i_1_n_2 ;
  wire \add_ln33_28_reg_4230_reg[3]_i_1_n_3 ;
  wire \add_ln33_28_reg_4230_reg[7]_i_1_n_0 ;
  wire \add_ln33_28_reg_4230_reg[7]_i_1_n_1 ;
  wire \add_ln33_28_reg_4230_reg[7]_i_1_n_2 ;
  wire \add_ln33_28_reg_4230_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln33_29_fu_3093_p2;
  wire [31:0]add_ln33_29_reg_4235;
  wire add_ln33_29_reg_42350;
  wire \add_ln33_29_reg_4235[11]_i_2_n_0 ;
  wire \add_ln33_29_reg_4235[11]_i_3_n_0 ;
  wire \add_ln33_29_reg_4235[11]_i_4_n_0 ;
  wire \add_ln33_29_reg_4235[11]_i_5_n_0 ;
  wire \add_ln33_29_reg_4235[11]_i_6_n_0 ;
  wire \add_ln33_29_reg_4235[11]_i_7_n_0 ;
  wire \add_ln33_29_reg_4235[11]_i_8_n_0 ;
  wire \add_ln33_29_reg_4235[11]_i_9_n_0 ;
  wire \add_ln33_29_reg_4235[15]_i_2_n_0 ;
  wire \add_ln33_29_reg_4235[15]_i_3_n_0 ;
  wire \add_ln33_29_reg_4235[15]_i_4_n_0 ;
  wire \add_ln33_29_reg_4235[15]_i_5_n_0 ;
  wire \add_ln33_29_reg_4235[15]_i_6_n_0 ;
  wire \add_ln33_29_reg_4235[15]_i_7_n_0 ;
  wire \add_ln33_29_reg_4235[15]_i_8_n_0 ;
  wire \add_ln33_29_reg_4235[15]_i_9_n_0 ;
  wire \add_ln33_29_reg_4235[19]_i_2_n_0 ;
  wire \add_ln33_29_reg_4235[19]_i_3_n_0 ;
  wire \add_ln33_29_reg_4235[19]_i_4_n_0 ;
  wire \add_ln33_29_reg_4235[19]_i_5_n_0 ;
  wire \add_ln33_29_reg_4235[19]_i_6_n_0 ;
  wire \add_ln33_29_reg_4235[19]_i_7_n_0 ;
  wire \add_ln33_29_reg_4235[19]_i_8_n_0 ;
  wire \add_ln33_29_reg_4235[19]_i_9_n_0 ;
  wire \add_ln33_29_reg_4235[23]_i_2_n_0 ;
  wire \add_ln33_29_reg_4235[23]_i_3_n_0 ;
  wire \add_ln33_29_reg_4235[23]_i_4_n_0 ;
  wire \add_ln33_29_reg_4235[23]_i_5_n_0 ;
  wire \add_ln33_29_reg_4235[23]_i_6_n_0 ;
  wire \add_ln33_29_reg_4235[23]_i_7_n_0 ;
  wire \add_ln33_29_reg_4235[23]_i_8_n_0 ;
  wire \add_ln33_29_reg_4235[23]_i_9_n_0 ;
  wire \add_ln33_29_reg_4235[27]_i_2_n_0 ;
  wire \add_ln33_29_reg_4235[27]_i_3_n_0 ;
  wire \add_ln33_29_reg_4235[27]_i_4_n_0 ;
  wire \add_ln33_29_reg_4235[27]_i_5_n_0 ;
  wire \add_ln33_29_reg_4235[27]_i_6_n_0 ;
  wire \add_ln33_29_reg_4235[27]_i_7_n_0 ;
  wire \add_ln33_29_reg_4235[27]_i_8_n_0 ;
  wire \add_ln33_29_reg_4235[27]_i_9_n_0 ;
  wire \add_ln33_29_reg_4235[31]_i_3_n_0 ;
  wire \add_ln33_29_reg_4235[31]_i_4_n_0 ;
  wire \add_ln33_29_reg_4235[31]_i_5_n_0 ;
  wire \add_ln33_29_reg_4235[31]_i_6_n_0 ;
  wire \add_ln33_29_reg_4235[31]_i_7_n_0 ;
  wire \add_ln33_29_reg_4235[31]_i_8_n_0 ;
  wire \add_ln33_29_reg_4235[31]_i_9_n_0 ;
  wire \add_ln33_29_reg_4235[3]_i_2_n_0 ;
  wire \add_ln33_29_reg_4235[3]_i_3_n_0 ;
  wire \add_ln33_29_reg_4235[3]_i_4_n_0 ;
  wire \add_ln33_29_reg_4235[3]_i_5_n_0 ;
  wire \add_ln33_29_reg_4235[3]_i_6_n_0 ;
  wire \add_ln33_29_reg_4235[3]_i_7_n_0 ;
  wire \add_ln33_29_reg_4235[3]_i_8_n_0 ;
  wire \add_ln33_29_reg_4235[7]_i_2_n_0 ;
  wire \add_ln33_29_reg_4235[7]_i_3_n_0 ;
  wire \add_ln33_29_reg_4235[7]_i_4_n_0 ;
  wire \add_ln33_29_reg_4235[7]_i_5_n_0 ;
  wire \add_ln33_29_reg_4235[7]_i_6_n_0 ;
  wire \add_ln33_29_reg_4235[7]_i_7_n_0 ;
  wire \add_ln33_29_reg_4235[7]_i_8_n_0 ;
  wire \add_ln33_29_reg_4235[7]_i_9_n_0 ;
  wire \add_ln33_29_reg_4235_reg[11]_i_1_n_0 ;
  wire \add_ln33_29_reg_4235_reg[11]_i_1_n_1 ;
  wire \add_ln33_29_reg_4235_reg[11]_i_1_n_2 ;
  wire \add_ln33_29_reg_4235_reg[11]_i_1_n_3 ;
  wire \add_ln33_29_reg_4235_reg[15]_i_1_n_0 ;
  wire \add_ln33_29_reg_4235_reg[15]_i_1_n_1 ;
  wire \add_ln33_29_reg_4235_reg[15]_i_1_n_2 ;
  wire \add_ln33_29_reg_4235_reg[15]_i_1_n_3 ;
  wire \add_ln33_29_reg_4235_reg[19]_i_1_n_0 ;
  wire \add_ln33_29_reg_4235_reg[19]_i_1_n_1 ;
  wire \add_ln33_29_reg_4235_reg[19]_i_1_n_2 ;
  wire \add_ln33_29_reg_4235_reg[19]_i_1_n_3 ;
  wire \add_ln33_29_reg_4235_reg[23]_i_1_n_0 ;
  wire \add_ln33_29_reg_4235_reg[23]_i_1_n_1 ;
  wire \add_ln33_29_reg_4235_reg[23]_i_1_n_2 ;
  wire \add_ln33_29_reg_4235_reg[23]_i_1_n_3 ;
  wire \add_ln33_29_reg_4235_reg[27]_i_1_n_0 ;
  wire \add_ln33_29_reg_4235_reg[27]_i_1_n_1 ;
  wire \add_ln33_29_reg_4235_reg[27]_i_1_n_2 ;
  wire \add_ln33_29_reg_4235_reg[27]_i_1_n_3 ;
  wire \add_ln33_29_reg_4235_reg[31]_i_2_n_1 ;
  wire \add_ln33_29_reg_4235_reg[31]_i_2_n_2 ;
  wire \add_ln33_29_reg_4235_reg[31]_i_2_n_3 ;
  wire \add_ln33_29_reg_4235_reg[3]_i_1_n_0 ;
  wire \add_ln33_29_reg_4235_reg[3]_i_1_n_1 ;
  wire \add_ln33_29_reg_4235_reg[3]_i_1_n_2 ;
  wire \add_ln33_29_reg_4235_reg[3]_i_1_n_3 ;
  wire \add_ln33_29_reg_4235_reg[7]_i_1_n_0 ;
  wire \add_ln33_29_reg_4235_reg[7]_i_1_n_1 ;
  wire \add_ln33_29_reg_4235_reg[7]_i_1_n_2 ;
  wire \add_ln33_29_reg_4235_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln33_30_fu_3102_p2;
  wire [31:0]add_ln33_30_reg_4240;
  wire add_ln33_30_reg_42400;
  wire \add_ln33_30_reg_4240[11]_i_2_n_0 ;
  wire \add_ln33_30_reg_4240[11]_i_3_n_0 ;
  wire \add_ln33_30_reg_4240[11]_i_4_n_0 ;
  wire \add_ln33_30_reg_4240[11]_i_5_n_0 ;
  wire \add_ln33_30_reg_4240[11]_i_6_n_0 ;
  wire \add_ln33_30_reg_4240[11]_i_7_n_0 ;
  wire \add_ln33_30_reg_4240[11]_i_8_n_0 ;
  wire \add_ln33_30_reg_4240[11]_i_9_n_0 ;
  wire \add_ln33_30_reg_4240[15]_i_2_n_0 ;
  wire \add_ln33_30_reg_4240[15]_i_3_n_0 ;
  wire \add_ln33_30_reg_4240[15]_i_4_n_0 ;
  wire \add_ln33_30_reg_4240[15]_i_5_n_0 ;
  wire \add_ln33_30_reg_4240[15]_i_6_n_0 ;
  wire \add_ln33_30_reg_4240[15]_i_7_n_0 ;
  wire \add_ln33_30_reg_4240[15]_i_8_n_0 ;
  wire \add_ln33_30_reg_4240[15]_i_9_n_0 ;
  wire \add_ln33_30_reg_4240[19]_i_2_n_0 ;
  wire \add_ln33_30_reg_4240[19]_i_3_n_0 ;
  wire \add_ln33_30_reg_4240[19]_i_4_n_0 ;
  wire \add_ln33_30_reg_4240[19]_i_5_n_0 ;
  wire \add_ln33_30_reg_4240[19]_i_6_n_0 ;
  wire \add_ln33_30_reg_4240[19]_i_7_n_0 ;
  wire \add_ln33_30_reg_4240[19]_i_8_n_0 ;
  wire \add_ln33_30_reg_4240[19]_i_9_n_0 ;
  wire \add_ln33_30_reg_4240[23]_i_2_n_0 ;
  wire \add_ln33_30_reg_4240[23]_i_3_n_0 ;
  wire \add_ln33_30_reg_4240[23]_i_4_n_0 ;
  wire \add_ln33_30_reg_4240[23]_i_5_n_0 ;
  wire \add_ln33_30_reg_4240[23]_i_6_n_0 ;
  wire \add_ln33_30_reg_4240[23]_i_7_n_0 ;
  wire \add_ln33_30_reg_4240[23]_i_8_n_0 ;
  wire \add_ln33_30_reg_4240[23]_i_9_n_0 ;
  wire \add_ln33_30_reg_4240[27]_i_2_n_0 ;
  wire \add_ln33_30_reg_4240[27]_i_3_n_0 ;
  wire \add_ln33_30_reg_4240[27]_i_4_n_0 ;
  wire \add_ln33_30_reg_4240[27]_i_5_n_0 ;
  wire \add_ln33_30_reg_4240[27]_i_6_n_0 ;
  wire \add_ln33_30_reg_4240[27]_i_7_n_0 ;
  wire \add_ln33_30_reg_4240[27]_i_8_n_0 ;
  wire \add_ln33_30_reg_4240[27]_i_9_n_0 ;
  wire \add_ln33_30_reg_4240[31]_i_3_n_0 ;
  wire \add_ln33_30_reg_4240[31]_i_4_n_0 ;
  wire \add_ln33_30_reg_4240[31]_i_5_n_0 ;
  wire \add_ln33_30_reg_4240[31]_i_6_n_0 ;
  wire \add_ln33_30_reg_4240[31]_i_7_n_0 ;
  wire \add_ln33_30_reg_4240[31]_i_8_n_0 ;
  wire \add_ln33_30_reg_4240[31]_i_9_n_0 ;
  wire \add_ln33_30_reg_4240[3]_i_2_n_0 ;
  wire \add_ln33_30_reg_4240[3]_i_3_n_0 ;
  wire \add_ln33_30_reg_4240[3]_i_4_n_0 ;
  wire \add_ln33_30_reg_4240[3]_i_5_n_0 ;
  wire \add_ln33_30_reg_4240[3]_i_6_n_0 ;
  wire \add_ln33_30_reg_4240[3]_i_7_n_0 ;
  wire \add_ln33_30_reg_4240[3]_i_8_n_0 ;
  wire \add_ln33_30_reg_4240[7]_i_2_n_0 ;
  wire \add_ln33_30_reg_4240[7]_i_3_n_0 ;
  wire \add_ln33_30_reg_4240[7]_i_4_n_0 ;
  wire \add_ln33_30_reg_4240[7]_i_5_n_0 ;
  wire \add_ln33_30_reg_4240[7]_i_6_n_0 ;
  wire \add_ln33_30_reg_4240[7]_i_7_n_0 ;
  wire \add_ln33_30_reg_4240[7]_i_8_n_0 ;
  wire \add_ln33_30_reg_4240[7]_i_9_n_0 ;
  wire \add_ln33_30_reg_4240_reg[11]_i_1_n_0 ;
  wire \add_ln33_30_reg_4240_reg[11]_i_1_n_1 ;
  wire \add_ln33_30_reg_4240_reg[11]_i_1_n_2 ;
  wire \add_ln33_30_reg_4240_reg[11]_i_1_n_3 ;
  wire \add_ln33_30_reg_4240_reg[15]_i_1_n_0 ;
  wire \add_ln33_30_reg_4240_reg[15]_i_1_n_1 ;
  wire \add_ln33_30_reg_4240_reg[15]_i_1_n_2 ;
  wire \add_ln33_30_reg_4240_reg[15]_i_1_n_3 ;
  wire \add_ln33_30_reg_4240_reg[19]_i_1_n_0 ;
  wire \add_ln33_30_reg_4240_reg[19]_i_1_n_1 ;
  wire \add_ln33_30_reg_4240_reg[19]_i_1_n_2 ;
  wire \add_ln33_30_reg_4240_reg[19]_i_1_n_3 ;
  wire \add_ln33_30_reg_4240_reg[23]_i_1_n_0 ;
  wire \add_ln33_30_reg_4240_reg[23]_i_1_n_1 ;
  wire \add_ln33_30_reg_4240_reg[23]_i_1_n_2 ;
  wire \add_ln33_30_reg_4240_reg[23]_i_1_n_3 ;
  wire \add_ln33_30_reg_4240_reg[27]_i_1_n_0 ;
  wire \add_ln33_30_reg_4240_reg[27]_i_1_n_1 ;
  wire \add_ln33_30_reg_4240_reg[27]_i_1_n_2 ;
  wire \add_ln33_30_reg_4240_reg[27]_i_1_n_3 ;
  wire \add_ln33_30_reg_4240_reg[31]_i_2_n_1 ;
  wire \add_ln33_30_reg_4240_reg[31]_i_2_n_2 ;
  wire \add_ln33_30_reg_4240_reg[31]_i_2_n_3 ;
  wire \add_ln33_30_reg_4240_reg[3]_i_1_n_0 ;
  wire \add_ln33_30_reg_4240_reg[3]_i_1_n_1 ;
  wire \add_ln33_30_reg_4240_reg[3]_i_1_n_2 ;
  wire \add_ln33_30_reg_4240_reg[3]_i_1_n_3 ;
  wire \add_ln33_30_reg_4240_reg[7]_i_1_n_0 ;
  wire \add_ln33_30_reg_4240_reg[7]_i_1_n_1 ;
  wire \add_ln33_30_reg_4240_reg[7]_i_1_n_2 ;
  wire \add_ln33_30_reg_4240_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln33_5_fu_2977_p2;
  wire [31:0]add_ln33_5_reg_4185;
  wire \add_ln33_5_reg_4185[11]_i_10_n_0 ;
  wire \add_ln33_5_reg_4185[11]_i_11_n_0 ;
  wire \add_ln33_5_reg_4185[11]_i_12_n_0 ;
  wire \add_ln33_5_reg_4185[11]_i_13_n_0 ;
  wire \add_ln33_5_reg_4185[11]_i_2_n_0 ;
  wire \add_ln33_5_reg_4185[11]_i_3_n_0 ;
  wire \add_ln33_5_reg_4185[11]_i_4_n_0 ;
  wire \add_ln33_5_reg_4185[11]_i_5_n_0 ;
  wire \add_ln33_5_reg_4185[11]_i_6_n_0 ;
  wire \add_ln33_5_reg_4185[11]_i_7_n_0 ;
  wire \add_ln33_5_reg_4185[11]_i_8_n_0 ;
  wire \add_ln33_5_reg_4185[11]_i_9_n_0 ;
  wire \add_ln33_5_reg_4185[15]_i_10_n_0 ;
  wire \add_ln33_5_reg_4185[15]_i_11_n_0 ;
  wire \add_ln33_5_reg_4185[15]_i_12_n_0 ;
  wire \add_ln33_5_reg_4185[15]_i_13_n_0 ;
  wire \add_ln33_5_reg_4185[15]_i_2_n_0 ;
  wire \add_ln33_5_reg_4185[15]_i_3_n_0 ;
  wire \add_ln33_5_reg_4185[15]_i_4_n_0 ;
  wire \add_ln33_5_reg_4185[15]_i_5_n_0 ;
  wire \add_ln33_5_reg_4185[15]_i_6_n_0 ;
  wire \add_ln33_5_reg_4185[15]_i_7_n_0 ;
  wire \add_ln33_5_reg_4185[15]_i_8_n_0 ;
  wire \add_ln33_5_reg_4185[15]_i_9_n_0 ;
  wire \add_ln33_5_reg_4185[19]_i_10_n_0 ;
  wire \add_ln33_5_reg_4185[19]_i_11_n_0 ;
  wire \add_ln33_5_reg_4185[19]_i_12_n_0 ;
  wire \add_ln33_5_reg_4185[19]_i_13_n_0 ;
  wire \add_ln33_5_reg_4185[19]_i_2_n_0 ;
  wire \add_ln33_5_reg_4185[19]_i_3_n_0 ;
  wire \add_ln33_5_reg_4185[19]_i_4_n_0 ;
  wire \add_ln33_5_reg_4185[19]_i_5_n_0 ;
  wire \add_ln33_5_reg_4185[19]_i_6_n_0 ;
  wire \add_ln33_5_reg_4185[19]_i_7_n_0 ;
  wire \add_ln33_5_reg_4185[19]_i_8_n_0 ;
  wire \add_ln33_5_reg_4185[19]_i_9_n_0 ;
  wire \add_ln33_5_reg_4185[23]_i_10_n_0 ;
  wire \add_ln33_5_reg_4185[23]_i_11_n_0 ;
  wire \add_ln33_5_reg_4185[23]_i_12_n_0 ;
  wire \add_ln33_5_reg_4185[23]_i_13_n_0 ;
  wire \add_ln33_5_reg_4185[23]_i_2_n_0 ;
  wire \add_ln33_5_reg_4185[23]_i_3_n_0 ;
  wire \add_ln33_5_reg_4185[23]_i_4_n_0 ;
  wire \add_ln33_5_reg_4185[23]_i_5_n_0 ;
  wire \add_ln33_5_reg_4185[23]_i_6_n_0 ;
  wire \add_ln33_5_reg_4185[23]_i_7_n_0 ;
  wire \add_ln33_5_reg_4185[23]_i_8_n_0 ;
  wire \add_ln33_5_reg_4185[23]_i_9_n_0 ;
  wire \add_ln33_5_reg_4185[27]_i_10_n_0 ;
  wire \add_ln33_5_reg_4185[27]_i_11_n_0 ;
  wire \add_ln33_5_reg_4185[27]_i_12_n_0 ;
  wire \add_ln33_5_reg_4185[27]_i_13_n_0 ;
  wire \add_ln33_5_reg_4185[27]_i_2_n_0 ;
  wire \add_ln33_5_reg_4185[27]_i_3_n_0 ;
  wire \add_ln33_5_reg_4185[27]_i_4_n_0 ;
  wire \add_ln33_5_reg_4185[27]_i_5_n_0 ;
  wire \add_ln33_5_reg_4185[27]_i_6_n_0 ;
  wire \add_ln33_5_reg_4185[27]_i_7_n_0 ;
  wire \add_ln33_5_reg_4185[27]_i_8_n_0 ;
  wire \add_ln33_5_reg_4185[27]_i_9_n_0 ;
  wire \add_ln33_5_reg_4185[31]_i_10_n_0 ;
  wire \add_ln33_5_reg_4185[31]_i_11_n_0 ;
  wire \add_ln33_5_reg_4185[31]_i_12_n_0 ;
  wire \add_ln33_5_reg_4185[31]_i_13_n_0 ;
  wire \add_ln33_5_reg_4185[31]_i_14_n_0 ;
  wire \add_ln33_5_reg_4185[31]_i_2_n_0 ;
  wire \add_ln33_5_reg_4185[31]_i_3_n_0 ;
  wire \add_ln33_5_reg_4185[31]_i_4_n_0 ;
  wire \add_ln33_5_reg_4185[31]_i_5_n_0 ;
  wire \add_ln33_5_reg_4185[31]_i_6_n_0 ;
  wire \add_ln33_5_reg_4185[31]_i_7_n_0 ;
  wire \add_ln33_5_reg_4185[31]_i_8_n_0 ;
  wire \add_ln33_5_reg_4185[31]_i_9_n_0 ;
  wire \add_ln33_5_reg_4185[3]_i_2_n_0 ;
  wire \add_ln33_5_reg_4185[3]_i_3_n_0 ;
  wire \add_ln33_5_reg_4185[3]_i_4_n_0 ;
  wire \add_ln33_5_reg_4185[3]_i_5_n_0 ;
  wire \add_ln33_5_reg_4185[3]_i_6_n_0 ;
  wire \add_ln33_5_reg_4185[3]_i_7_n_0 ;
  wire \add_ln33_5_reg_4185[3]_i_8_n_0 ;
  wire \add_ln33_5_reg_4185[3]_i_9_n_0 ;
  wire \add_ln33_5_reg_4185[7]_i_10_n_0 ;
  wire \add_ln33_5_reg_4185[7]_i_11_n_0 ;
  wire \add_ln33_5_reg_4185[7]_i_12_n_0 ;
  wire \add_ln33_5_reg_4185[7]_i_13_n_0 ;
  wire \add_ln33_5_reg_4185[7]_i_2_n_0 ;
  wire \add_ln33_5_reg_4185[7]_i_3_n_0 ;
  wire \add_ln33_5_reg_4185[7]_i_4_n_0 ;
  wire \add_ln33_5_reg_4185[7]_i_5_n_0 ;
  wire \add_ln33_5_reg_4185[7]_i_6_n_0 ;
  wire \add_ln33_5_reg_4185[7]_i_7_n_0 ;
  wire \add_ln33_5_reg_4185[7]_i_8_n_0 ;
  wire \add_ln33_5_reg_4185[7]_i_9_n_0 ;
  wire \add_ln33_5_reg_4185_reg[11]_i_1_n_0 ;
  wire \add_ln33_5_reg_4185_reg[11]_i_1_n_1 ;
  wire \add_ln33_5_reg_4185_reg[11]_i_1_n_2 ;
  wire \add_ln33_5_reg_4185_reg[11]_i_1_n_3 ;
  wire \add_ln33_5_reg_4185_reg[15]_i_1_n_0 ;
  wire \add_ln33_5_reg_4185_reg[15]_i_1_n_1 ;
  wire \add_ln33_5_reg_4185_reg[15]_i_1_n_2 ;
  wire \add_ln33_5_reg_4185_reg[15]_i_1_n_3 ;
  wire \add_ln33_5_reg_4185_reg[19]_i_1_n_0 ;
  wire \add_ln33_5_reg_4185_reg[19]_i_1_n_1 ;
  wire \add_ln33_5_reg_4185_reg[19]_i_1_n_2 ;
  wire \add_ln33_5_reg_4185_reg[19]_i_1_n_3 ;
  wire \add_ln33_5_reg_4185_reg[23]_i_1_n_0 ;
  wire \add_ln33_5_reg_4185_reg[23]_i_1_n_1 ;
  wire \add_ln33_5_reg_4185_reg[23]_i_1_n_2 ;
  wire \add_ln33_5_reg_4185_reg[23]_i_1_n_3 ;
  wire \add_ln33_5_reg_4185_reg[27]_i_1_n_0 ;
  wire \add_ln33_5_reg_4185_reg[27]_i_1_n_1 ;
  wire \add_ln33_5_reg_4185_reg[27]_i_1_n_2 ;
  wire \add_ln33_5_reg_4185_reg[27]_i_1_n_3 ;
  wire \add_ln33_5_reg_4185_reg[31]_i_1_n_1 ;
  wire \add_ln33_5_reg_4185_reg[31]_i_1_n_2 ;
  wire \add_ln33_5_reg_4185_reg[31]_i_1_n_3 ;
  wire \add_ln33_5_reg_4185_reg[3]_i_1_n_0 ;
  wire \add_ln33_5_reg_4185_reg[3]_i_1_n_1 ;
  wire \add_ln33_5_reg_4185_reg[3]_i_1_n_2 ;
  wire \add_ln33_5_reg_4185_reg[3]_i_1_n_3 ;
  wire \add_ln33_5_reg_4185_reg[7]_i_1_n_0 ;
  wire \add_ln33_5_reg_4185_reg[7]_i_1_n_1 ;
  wire \add_ln33_5_reg_4185_reg[7]_i_1_n_2 ;
  wire \add_ln33_5_reg_4185_reg[7]_i_1_n_3 ;
  wire [31:0]add_ln33_6_fu_3056_p2;
  wire [31:0]add_ln33_6_reg_4220;
  wire \add_ln33_6_reg_4220[11]_i_11_n_0 ;
  wire \add_ln33_6_reg_4220[11]_i_12_n_0 ;
  wire \add_ln33_6_reg_4220[11]_i_13_n_0 ;
  wire \add_ln33_6_reg_4220[11]_i_14_n_0 ;
  wire \add_ln33_6_reg_4220[11]_i_15_n_0 ;
  wire \add_ln33_6_reg_4220[11]_i_16_n_0 ;
  wire \add_ln33_6_reg_4220[11]_i_17_n_0 ;
  wire \add_ln33_6_reg_4220[11]_i_18_n_0 ;
  wire \add_ln33_6_reg_4220[11]_i_2_n_0 ;
  wire \add_ln33_6_reg_4220[11]_i_3_n_0 ;
  wire \add_ln33_6_reg_4220[11]_i_4_n_0 ;
  wire \add_ln33_6_reg_4220[11]_i_5_n_0 ;
  wire \add_ln33_6_reg_4220[11]_i_6_n_0 ;
  wire \add_ln33_6_reg_4220[11]_i_7_n_0 ;
  wire \add_ln33_6_reg_4220[11]_i_8_n_0 ;
  wire \add_ln33_6_reg_4220[11]_i_9_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_11_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_12_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_13_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_14_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_15_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_16_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_17_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_18_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_2_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_3_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_4_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_5_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_6_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_7_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_8_n_0 ;
  wire \add_ln33_6_reg_4220[15]_i_9_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_11_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_12_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_13_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_14_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_15_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_16_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_17_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_18_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_2_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_3_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_4_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_5_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_6_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_7_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_8_n_0 ;
  wire \add_ln33_6_reg_4220[19]_i_9_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_11_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_12_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_13_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_14_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_15_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_16_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_17_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_18_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_2_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_3_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_4_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_5_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_6_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_7_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_8_n_0 ;
  wire \add_ln33_6_reg_4220[23]_i_9_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_11_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_12_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_13_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_14_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_15_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_16_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_17_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_18_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_2_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_3_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_4_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_5_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_6_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_7_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_8_n_0 ;
  wire \add_ln33_6_reg_4220[27]_i_9_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_12_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_13_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_14_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_15_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_16_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_17_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_18_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_19_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_20_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_21_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_22_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_23_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_24_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_25_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_26_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_3_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_4_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_5_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_6_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_7_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_8_n_0 ;
  wire \add_ln33_6_reg_4220[31]_i_9_n_0 ;
  wire \add_ln33_6_reg_4220[3]_i_2_n_0 ;
  wire \add_ln33_6_reg_4220[3]_i_3_n_0 ;
  wire \add_ln33_6_reg_4220[3]_i_4_n_0 ;
  wire \add_ln33_6_reg_4220[3]_i_5_n_0 ;
  wire \add_ln33_6_reg_4220[3]_i_6_n_0 ;
  wire \add_ln33_6_reg_4220[3]_i_7_n_0 ;
  wire \add_ln33_6_reg_4220[3]_i_8_n_0 ;
  wire \add_ln33_6_reg_4220[7]_i_11_n_0 ;
  wire \add_ln33_6_reg_4220[7]_i_12_n_0 ;
  wire \add_ln33_6_reg_4220[7]_i_13_n_0 ;
  wire \add_ln33_6_reg_4220[7]_i_14_n_0 ;
  wire \add_ln33_6_reg_4220[7]_i_15_n_0 ;
  wire \add_ln33_6_reg_4220[7]_i_16_n_0 ;
  wire \add_ln33_6_reg_4220[7]_i_17_n_0 ;
  wire \add_ln33_6_reg_4220[7]_i_2_n_0 ;
  wire \add_ln33_6_reg_4220[7]_i_3_n_0 ;
  wire \add_ln33_6_reg_4220[7]_i_4_n_0 ;
  wire \add_ln33_6_reg_4220[7]_i_5_n_0 ;
  wire \add_ln33_6_reg_4220[7]_i_6_n_0 ;
  wire \add_ln33_6_reg_4220[7]_i_7_n_0 ;
  wire \add_ln33_6_reg_4220[7]_i_8_n_0 ;
  wire \add_ln33_6_reg_4220[7]_i_9_n_0 ;
  wire \add_ln33_6_reg_4220_reg[11]_i_10_n_0 ;
  wire \add_ln33_6_reg_4220_reg[11]_i_10_n_1 ;
  wire \add_ln33_6_reg_4220_reg[11]_i_10_n_2 ;
  wire \add_ln33_6_reg_4220_reg[11]_i_10_n_3 ;
  wire \add_ln33_6_reg_4220_reg[11]_i_10_n_4 ;
  wire \add_ln33_6_reg_4220_reg[11]_i_10_n_5 ;
  wire \add_ln33_6_reg_4220_reg[11]_i_10_n_6 ;
  wire \add_ln33_6_reg_4220_reg[11]_i_10_n_7 ;
  wire \add_ln33_6_reg_4220_reg[11]_i_1_n_0 ;
  wire \add_ln33_6_reg_4220_reg[11]_i_1_n_1 ;
  wire \add_ln33_6_reg_4220_reg[11]_i_1_n_2 ;
  wire \add_ln33_6_reg_4220_reg[11]_i_1_n_3 ;
  wire \add_ln33_6_reg_4220_reg[15]_i_10_n_0 ;
  wire \add_ln33_6_reg_4220_reg[15]_i_10_n_1 ;
  wire \add_ln33_6_reg_4220_reg[15]_i_10_n_2 ;
  wire \add_ln33_6_reg_4220_reg[15]_i_10_n_3 ;
  wire \add_ln33_6_reg_4220_reg[15]_i_10_n_4 ;
  wire \add_ln33_6_reg_4220_reg[15]_i_10_n_5 ;
  wire \add_ln33_6_reg_4220_reg[15]_i_10_n_6 ;
  wire \add_ln33_6_reg_4220_reg[15]_i_10_n_7 ;
  wire \add_ln33_6_reg_4220_reg[15]_i_1_n_0 ;
  wire \add_ln33_6_reg_4220_reg[15]_i_1_n_1 ;
  wire \add_ln33_6_reg_4220_reg[15]_i_1_n_2 ;
  wire \add_ln33_6_reg_4220_reg[15]_i_1_n_3 ;
  wire \add_ln33_6_reg_4220_reg[19]_i_10_n_0 ;
  wire \add_ln33_6_reg_4220_reg[19]_i_10_n_1 ;
  wire \add_ln33_6_reg_4220_reg[19]_i_10_n_2 ;
  wire \add_ln33_6_reg_4220_reg[19]_i_10_n_3 ;
  wire \add_ln33_6_reg_4220_reg[19]_i_10_n_4 ;
  wire \add_ln33_6_reg_4220_reg[19]_i_10_n_5 ;
  wire \add_ln33_6_reg_4220_reg[19]_i_10_n_6 ;
  wire \add_ln33_6_reg_4220_reg[19]_i_10_n_7 ;
  wire \add_ln33_6_reg_4220_reg[19]_i_1_n_0 ;
  wire \add_ln33_6_reg_4220_reg[19]_i_1_n_1 ;
  wire \add_ln33_6_reg_4220_reg[19]_i_1_n_2 ;
  wire \add_ln33_6_reg_4220_reg[19]_i_1_n_3 ;
  wire \add_ln33_6_reg_4220_reg[23]_i_10_n_0 ;
  wire \add_ln33_6_reg_4220_reg[23]_i_10_n_1 ;
  wire \add_ln33_6_reg_4220_reg[23]_i_10_n_2 ;
  wire \add_ln33_6_reg_4220_reg[23]_i_10_n_3 ;
  wire \add_ln33_6_reg_4220_reg[23]_i_10_n_4 ;
  wire \add_ln33_6_reg_4220_reg[23]_i_10_n_5 ;
  wire \add_ln33_6_reg_4220_reg[23]_i_10_n_6 ;
  wire \add_ln33_6_reg_4220_reg[23]_i_10_n_7 ;
  wire \add_ln33_6_reg_4220_reg[23]_i_1_n_0 ;
  wire \add_ln33_6_reg_4220_reg[23]_i_1_n_1 ;
  wire \add_ln33_6_reg_4220_reg[23]_i_1_n_2 ;
  wire \add_ln33_6_reg_4220_reg[23]_i_1_n_3 ;
  wire \add_ln33_6_reg_4220_reg[27]_i_10_n_0 ;
  wire \add_ln33_6_reg_4220_reg[27]_i_10_n_1 ;
  wire \add_ln33_6_reg_4220_reg[27]_i_10_n_2 ;
  wire \add_ln33_6_reg_4220_reg[27]_i_10_n_3 ;
  wire \add_ln33_6_reg_4220_reg[27]_i_10_n_4 ;
  wire \add_ln33_6_reg_4220_reg[27]_i_10_n_5 ;
  wire \add_ln33_6_reg_4220_reg[27]_i_10_n_6 ;
  wire \add_ln33_6_reg_4220_reg[27]_i_10_n_7 ;
  wire \add_ln33_6_reg_4220_reg[27]_i_1_n_0 ;
  wire \add_ln33_6_reg_4220_reg[27]_i_1_n_1 ;
  wire \add_ln33_6_reg_4220_reg[27]_i_1_n_2 ;
  wire \add_ln33_6_reg_4220_reg[27]_i_1_n_3 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_10_n_1 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_10_n_2 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_10_n_3 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_10_n_4 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_10_n_5 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_10_n_6 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_10_n_7 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_11_n_0 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_11_n_1 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_11_n_2 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_11_n_3 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_11_n_4 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_11_n_5 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_11_n_6 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_11_n_7 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_2_n_1 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_2_n_2 ;
  wire \add_ln33_6_reg_4220_reg[31]_i_2_n_3 ;
  wire \add_ln33_6_reg_4220_reg[3]_i_1_n_0 ;
  wire \add_ln33_6_reg_4220_reg[3]_i_1_n_1 ;
  wire \add_ln33_6_reg_4220_reg[3]_i_1_n_2 ;
  wire \add_ln33_6_reg_4220_reg[3]_i_1_n_3 ;
  wire \add_ln33_6_reg_4220_reg[7]_i_10_n_0 ;
  wire \add_ln33_6_reg_4220_reg[7]_i_10_n_1 ;
  wire \add_ln33_6_reg_4220_reg[7]_i_10_n_2 ;
  wire \add_ln33_6_reg_4220_reg[7]_i_10_n_3 ;
  wire \add_ln33_6_reg_4220_reg[7]_i_10_n_4 ;
  wire \add_ln33_6_reg_4220_reg[7]_i_10_n_5 ;
  wire \add_ln33_6_reg_4220_reg[7]_i_10_n_6 ;
  wire \add_ln33_6_reg_4220_reg[7]_i_10_n_7 ;
  wire \add_ln33_6_reg_4220_reg[7]_i_1_n_0 ;
  wire \add_ln33_6_reg_4220_reg[7]_i_1_n_1 ;
  wire \add_ln33_6_reg_4220_reg[7]_i_1_n_2 ;
  wire \add_ln33_6_reg_4220_reg[7]_i_1_n_3 ;
  wire [9:5]add_ln36_fu_2826_p2;
  wire [9:0]add_ln36_reg_3770;
  wire \add_ln36_reg_3770[8]_i_2_n_0 ;
  wire \add_ln36_reg_3770[9]_i_3_n_0 ;
  wire \add_ln36_reg_3770_pp2_iter2_reg_reg[0]_srl2_n_0 ;
  wire \add_ln36_reg_3770_pp2_iter2_reg_reg[1]_srl2_n_0 ;
  wire \add_ln36_reg_3770_pp2_iter2_reg_reg[2]_srl2_n_0 ;
  wire \add_ln36_reg_3770_pp2_iter2_reg_reg[3]_srl2_n_0 ;
  wire \add_ln36_reg_3770_pp2_iter2_reg_reg[4]_srl2_n_0 ;
  wire \add_ln36_reg_3770_pp2_iter2_reg_reg[5]_srl2_n_0 ;
  wire \add_ln36_reg_3770_pp2_iter2_reg_reg[6]_srl2_n_0 ;
  wire \add_ln36_reg_3770_pp2_iter2_reg_reg[7]_srl2_n_0 ;
  wire \add_ln36_reg_3770_pp2_iter2_reg_reg[8]_srl2_n_0 ;
  wire \add_ln36_reg_3770_pp2_iter2_reg_reg[9]_srl2_n_0 ;
  wire [9:0]add_ln36_reg_3770_pp2_iter3_reg;
  wire [10:0]add_ln40_1_fu_3111_p2;
  wire [5:0]add_ln41_fu_3173_p2;
  wire [9:5]add_ln42_fu_3167_p2;
  wire [9:0]add_ln42_reg_4259;
  wire add_ln42_reg_42590;
  wire \add_ln42_reg_4259[8]_i_3_n_0 ;
  wire \add_ln42_reg_4259[9]_i_3_n_0 ;
  wire \add_ln42_reg_4259[9]_i_4_n_0 ;
  wire \add_ln42_reg_4259[9]_i_6_n_0 ;
  wire \ap_CS_fsm[7]_i_2_n_0 ;
  wire \ap_CS_fsm[7]_i_3_n_0 ;
  wire \ap_CS_fsm[7]_i_4_n_0 ;
  wire \ap_CS_fsm[7]_i_5_n_0 ;
  wire \ap_CS_fsm[7]_i_6_n_0 ;
  wire \ap_CS_fsm[9]_i_3_n_0 ;
  wire \ap_CS_fsm[9]_i_4_n_0 ;
  wire \ap_CS_fsm[9]_i_5_n_0 ;
  wire \ap_CS_fsm[9]_i_6_n_0 ;
  wire ap_CS_fsm_pp0_stage0;
  wire ap_CS_fsm_pp1_stage0;
  wire ap_CS_fsm_pp2_stage0;
  wire ap_CS_fsm_pp2_stage1;
  wire ap_CS_fsm_pp3_stage0;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state18;
  wire ap_CS_fsm_state23;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state7;
  wire [9:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter0_i_1_n_0;
  wire ap_enable_reg_pp0_iter1_reg_n_0;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter0_i_1_n_0;
  wire ap_enable_reg_pp1_iter1_reg_n_0;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_i_1_n_0;
  wire ap_enable_reg_pp2_iter0_i_2_n_0;
  wire ap_enable_reg_pp2_iter1;
  wire ap_enable_reg_pp2_iter1_i_1_n_0;
  wire ap_enable_reg_pp2_iter2;
  wire ap_enable_reg_pp2_iter2_i_1_n_0;
  wire ap_enable_reg_pp2_iter3;
  wire ap_enable_reg_pp2_iter3_i_1_n_0;
  wire ap_enable_reg_pp2_iter4_i_1_n_0;
  wire ap_enable_reg_pp2_iter4_reg_n_0;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter1_reg_n_0;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter3_reg_n_0;
  wire [3:0]ap_phi_mux_ia_phi_fu_852_p4__0;
  wire [3:0]ap_phi_mux_iab_phi_fu_952_p4__0;
  wire [3:0]ap_phi_mux_ib_phi_fu_885_p4__0;
  wire [5:0]ap_phi_mux_j_phi_fu_930_p4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]b_TDATA;
  wire [31:0]b_TDATA_int_regslice;
  wire b_TREADY;
  wire b_TREADY_int_regslice;
  wire b_TVALID;
  wire [31:0]b_read_reg_3231;
  wire ia_reg_848;
  wire \ia_reg_848_reg_n_0_[0] ;
  wire \ia_reg_848_reg_n_0_[1] ;
  wire \ia_reg_848_reg_n_0_[2] ;
  wire \ia_reg_848_reg_n_0_[3] ;
  wire \ia_reg_848_reg_n_0_[4] ;
  wire [4:0]iab_reg_948;
  wire [4:0]ib_reg_881;
  wire icmp_ln12_fu_976_p2;
  wire icmp_ln12_reg_3188;
  wire icmp_ln17_fu_1048_p2;
  wire icmp_ln17_reg_3217;
  wire icmp_ln24_fu_1132_p2;
  wire icmp_ln24_reg_3246_pp2_iter1_reg;
  wire icmp_ln24_reg_3246_pp2_iter2_reg;
  wire icmp_ln24_reg_3246_pp2_iter3_reg;
  wire icmp_ln24_reg_3246_pp2_iter4_reg;
  wire \icmp_ln24_reg_3246_reg_n_0_[0] ;
  wire icmp_ln26_reg_3255;
  wire icmp_ln40_fu_3117_p2;
  wire icmp_ln40_reg_4250;
  wire \icmp_ln40_reg_4250_pp3_iter1_reg_reg_n_0_[0] ;
  wire icmp_ln40_reg_4250_pp3_iter2_reg;
  wire [10:0]indvar_flatten47_reg_903;
  wire indvar_flatten47_reg_9031;
  wire indvar_flatten55_reg_9370;
  wire \indvar_flatten55_reg_937[10]_i_2_n_0 ;
  wire [10:0]indvar_flatten55_reg_937_reg;
  wire \indvar_flatten7_reg_870[10]_i_2_n_0 ;
  wire [10:0]indvar_flatten7_reg_870_reg;
  wire indvar_flatten_reg_837;
  wire \indvar_flatten_reg_837[10]_i_2_n_0 ;
  wire [10:0]indvar_flatten_reg_837_reg;
  wire [5:0]j_reg_926;
  wire [5:0]ja_reg_859;
  wire [5:0]jab_reg_959;
  wire [5:0]jb_reg_892;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 ;
  wire [31:16]\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 ;
  wire mul_32s_32s_32_2_1_U10_n_16;
  wire mul_32s_32s_32_2_1_U10_n_17;
  wire mul_32s_32s_32_2_1_U10_n_18;
  wire mul_32s_32s_32_2_1_U10_n_19;
  wire mul_32s_32s_32_2_1_U10_n_20;
  wire mul_32s_32s_32_2_1_U10_n_21;
  wire mul_32s_32s_32_2_1_U10_n_22;
  wire mul_32s_32s_32_2_1_U10_n_23;
  wire mul_32s_32s_32_2_1_U10_n_24;
  wire mul_32s_32s_32_2_1_U10_n_25;
  wire mul_32s_32s_32_2_1_U10_n_26;
  wire mul_32s_32s_32_2_1_U10_n_27;
  wire mul_32s_32s_32_2_1_U10_n_28;
  wire mul_32s_32s_32_2_1_U10_n_29;
  wire mul_32s_32s_32_2_1_U10_n_30;
  wire mul_32s_32s_32_2_1_U10_n_31;
  wire mul_32s_32s_32_2_1_U11_n_16;
  wire mul_32s_32s_32_2_1_U11_n_17;
  wire mul_32s_32s_32_2_1_U11_n_18;
  wire mul_32s_32s_32_2_1_U11_n_19;
  wire mul_32s_32s_32_2_1_U11_n_20;
  wire mul_32s_32s_32_2_1_U11_n_21;
  wire mul_32s_32s_32_2_1_U11_n_22;
  wire mul_32s_32s_32_2_1_U11_n_23;
  wire mul_32s_32s_32_2_1_U11_n_24;
  wire mul_32s_32s_32_2_1_U11_n_25;
  wire mul_32s_32s_32_2_1_U11_n_26;
  wire mul_32s_32s_32_2_1_U11_n_27;
  wire mul_32s_32s_32_2_1_U11_n_28;
  wire mul_32s_32s_32_2_1_U11_n_29;
  wire mul_32s_32s_32_2_1_U11_n_30;
  wire mul_32s_32s_32_2_1_U11_n_31;
  wire mul_32s_32s_32_2_1_U12_n_16;
  wire mul_32s_32s_32_2_1_U12_n_17;
  wire mul_32s_32s_32_2_1_U12_n_18;
  wire mul_32s_32s_32_2_1_U12_n_19;
  wire mul_32s_32s_32_2_1_U12_n_20;
  wire mul_32s_32s_32_2_1_U12_n_21;
  wire mul_32s_32s_32_2_1_U12_n_22;
  wire mul_32s_32s_32_2_1_U12_n_23;
  wire mul_32s_32s_32_2_1_U12_n_24;
  wire mul_32s_32s_32_2_1_U12_n_25;
  wire mul_32s_32s_32_2_1_U12_n_26;
  wire mul_32s_32s_32_2_1_U12_n_27;
  wire mul_32s_32s_32_2_1_U12_n_28;
  wire mul_32s_32s_32_2_1_U12_n_29;
  wire mul_32s_32s_32_2_1_U12_n_30;
  wire mul_32s_32s_32_2_1_U12_n_31;
  wire mul_32s_32s_32_2_1_U13_n_16;
  wire mul_32s_32s_32_2_1_U13_n_17;
  wire mul_32s_32s_32_2_1_U13_n_18;
  wire mul_32s_32s_32_2_1_U13_n_19;
  wire mul_32s_32s_32_2_1_U13_n_20;
  wire mul_32s_32s_32_2_1_U13_n_21;
  wire mul_32s_32s_32_2_1_U13_n_22;
  wire mul_32s_32s_32_2_1_U13_n_23;
  wire mul_32s_32s_32_2_1_U13_n_24;
  wire mul_32s_32s_32_2_1_U13_n_25;
  wire mul_32s_32s_32_2_1_U13_n_26;
  wire mul_32s_32s_32_2_1_U13_n_27;
  wire mul_32s_32s_32_2_1_U13_n_28;
  wire mul_32s_32s_32_2_1_U13_n_29;
  wire mul_32s_32s_32_2_1_U13_n_30;
  wire mul_32s_32s_32_2_1_U13_n_31;
  wire mul_32s_32s_32_2_1_U14_n_16;
  wire mul_32s_32s_32_2_1_U14_n_17;
  wire mul_32s_32s_32_2_1_U14_n_18;
  wire mul_32s_32s_32_2_1_U14_n_19;
  wire mul_32s_32s_32_2_1_U14_n_20;
  wire mul_32s_32s_32_2_1_U14_n_21;
  wire mul_32s_32s_32_2_1_U14_n_22;
  wire mul_32s_32s_32_2_1_U14_n_23;
  wire mul_32s_32s_32_2_1_U14_n_24;
  wire mul_32s_32s_32_2_1_U14_n_25;
  wire mul_32s_32s_32_2_1_U14_n_26;
  wire mul_32s_32s_32_2_1_U14_n_27;
  wire mul_32s_32s_32_2_1_U14_n_28;
  wire mul_32s_32s_32_2_1_U14_n_29;
  wire mul_32s_32s_32_2_1_U14_n_30;
  wire mul_32s_32s_32_2_1_U14_n_31;
  wire mul_32s_32s_32_2_1_U15_n_16;
  wire mul_32s_32s_32_2_1_U15_n_17;
  wire mul_32s_32s_32_2_1_U15_n_18;
  wire mul_32s_32s_32_2_1_U15_n_19;
  wire mul_32s_32s_32_2_1_U15_n_20;
  wire mul_32s_32s_32_2_1_U15_n_21;
  wire mul_32s_32s_32_2_1_U15_n_22;
  wire mul_32s_32s_32_2_1_U15_n_23;
  wire mul_32s_32s_32_2_1_U15_n_24;
  wire mul_32s_32s_32_2_1_U15_n_25;
  wire mul_32s_32s_32_2_1_U15_n_26;
  wire mul_32s_32s_32_2_1_U15_n_27;
  wire mul_32s_32s_32_2_1_U15_n_28;
  wire mul_32s_32s_32_2_1_U15_n_29;
  wire mul_32s_32s_32_2_1_U15_n_30;
  wire mul_32s_32s_32_2_1_U15_n_31;
  wire mul_32s_32s_32_2_1_U16_n_16;
  wire mul_32s_32s_32_2_1_U16_n_17;
  wire mul_32s_32s_32_2_1_U16_n_18;
  wire mul_32s_32s_32_2_1_U16_n_19;
  wire mul_32s_32s_32_2_1_U16_n_20;
  wire mul_32s_32s_32_2_1_U16_n_21;
  wire mul_32s_32s_32_2_1_U16_n_22;
  wire mul_32s_32s_32_2_1_U16_n_23;
  wire mul_32s_32s_32_2_1_U16_n_24;
  wire mul_32s_32s_32_2_1_U16_n_25;
  wire mul_32s_32s_32_2_1_U16_n_26;
  wire mul_32s_32s_32_2_1_U16_n_27;
  wire mul_32s_32s_32_2_1_U16_n_28;
  wire mul_32s_32s_32_2_1_U16_n_29;
  wire mul_32s_32s_32_2_1_U16_n_30;
  wire mul_32s_32s_32_2_1_U16_n_31;
  wire mul_32s_32s_32_2_1_U17_n_16;
  wire mul_32s_32s_32_2_1_U17_n_17;
  wire mul_32s_32s_32_2_1_U17_n_18;
  wire mul_32s_32s_32_2_1_U17_n_19;
  wire mul_32s_32s_32_2_1_U17_n_20;
  wire mul_32s_32s_32_2_1_U17_n_21;
  wire mul_32s_32s_32_2_1_U17_n_22;
  wire mul_32s_32s_32_2_1_U17_n_23;
  wire mul_32s_32s_32_2_1_U17_n_24;
  wire mul_32s_32s_32_2_1_U17_n_25;
  wire mul_32s_32s_32_2_1_U17_n_26;
  wire mul_32s_32s_32_2_1_U17_n_27;
  wire mul_32s_32s_32_2_1_U17_n_28;
  wire mul_32s_32s_32_2_1_U17_n_29;
  wire mul_32s_32s_32_2_1_U17_n_30;
  wire mul_32s_32s_32_2_1_U17_n_31;
  wire mul_32s_32s_32_2_1_U18_n_16;
  wire mul_32s_32s_32_2_1_U18_n_17;
  wire mul_32s_32s_32_2_1_U18_n_18;
  wire mul_32s_32s_32_2_1_U18_n_19;
  wire mul_32s_32s_32_2_1_U18_n_20;
  wire mul_32s_32s_32_2_1_U18_n_21;
  wire mul_32s_32s_32_2_1_U18_n_22;
  wire mul_32s_32s_32_2_1_U18_n_23;
  wire mul_32s_32s_32_2_1_U18_n_24;
  wire mul_32s_32s_32_2_1_U18_n_25;
  wire mul_32s_32s_32_2_1_U18_n_26;
  wire mul_32s_32s_32_2_1_U18_n_27;
  wire mul_32s_32s_32_2_1_U18_n_28;
  wire mul_32s_32s_32_2_1_U18_n_29;
  wire mul_32s_32s_32_2_1_U18_n_30;
  wire mul_32s_32s_32_2_1_U18_n_31;
  wire mul_32s_32s_32_2_1_U19_n_16;
  wire mul_32s_32s_32_2_1_U19_n_17;
  wire mul_32s_32s_32_2_1_U19_n_18;
  wire mul_32s_32s_32_2_1_U19_n_19;
  wire mul_32s_32s_32_2_1_U19_n_20;
  wire mul_32s_32s_32_2_1_U19_n_21;
  wire mul_32s_32s_32_2_1_U19_n_22;
  wire mul_32s_32s_32_2_1_U19_n_23;
  wire mul_32s_32s_32_2_1_U19_n_24;
  wire mul_32s_32s_32_2_1_U19_n_25;
  wire mul_32s_32s_32_2_1_U19_n_26;
  wire mul_32s_32s_32_2_1_U19_n_27;
  wire mul_32s_32s_32_2_1_U19_n_28;
  wire mul_32s_32s_32_2_1_U19_n_29;
  wire mul_32s_32s_32_2_1_U19_n_30;
  wire mul_32s_32s_32_2_1_U19_n_31;
  wire mul_32s_32s_32_2_1_U1_n_16;
  wire mul_32s_32s_32_2_1_U1_n_17;
  wire mul_32s_32s_32_2_1_U1_n_18;
  wire mul_32s_32s_32_2_1_U1_n_19;
  wire mul_32s_32s_32_2_1_U1_n_20;
  wire mul_32s_32s_32_2_1_U1_n_21;
  wire mul_32s_32s_32_2_1_U1_n_22;
  wire mul_32s_32s_32_2_1_U1_n_23;
  wire mul_32s_32s_32_2_1_U1_n_24;
  wire mul_32s_32s_32_2_1_U1_n_25;
  wire mul_32s_32s_32_2_1_U1_n_26;
  wire mul_32s_32s_32_2_1_U1_n_27;
  wire mul_32s_32s_32_2_1_U1_n_28;
  wire mul_32s_32s_32_2_1_U1_n_29;
  wire mul_32s_32s_32_2_1_U1_n_30;
  wire mul_32s_32s_32_2_1_U1_n_31;
  wire mul_32s_32s_32_2_1_U20_n_16;
  wire mul_32s_32s_32_2_1_U20_n_17;
  wire mul_32s_32s_32_2_1_U20_n_18;
  wire mul_32s_32s_32_2_1_U20_n_19;
  wire mul_32s_32s_32_2_1_U20_n_20;
  wire mul_32s_32s_32_2_1_U20_n_21;
  wire mul_32s_32s_32_2_1_U20_n_22;
  wire mul_32s_32s_32_2_1_U20_n_23;
  wire mul_32s_32s_32_2_1_U20_n_24;
  wire mul_32s_32s_32_2_1_U20_n_25;
  wire mul_32s_32s_32_2_1_U20_n_26;
  wire mul_32s_32s_32_2_1_U20_n_27;
  wire mul_32s_32s_32_2_1_U20_n_28;
  wire mul_32s_32s_32_2_1_U20_n_29;
  wire mul_32s_32s_32_2_1_U20_n_30;
  wire mul_32s_32s_32_2_1_U20_n_31;
  wire mul_32s_32s_32_2_1_U21_n_16;
  wire mul_32s_32s_32_2_1_U21_n_17;
  wire mul_32s_32s_32_2_1_U21_n_18;
  wire mul_32s_32s_32_2_1_U21_n_19;
  wire mul_32s_32s_32_2_1_U21_n_20;
  wire mul_32s_32s_32_2_1_U21_n_21;
  wire mul_32s_32s_32_2_1_U21_n_22;
  wire mul_32s_32s_32_2_1_U21_n_23;
  wire mul_32s_32s_32_2_1_U21_n_24;
  wire mul_32s_32s_32_2_1_U21_n_25;
  wire mul_32s_32s_32_2_1_U21_n_26;
  wire mul_32s_32s_32_2_1_U21_n_27;
  wire mul_32s_32s_32_2_1_U21_n_28;
  wire mul_32s_32s_32_2_1_U21_n_29;
  wire mul_32s_32s_32_2_1_U21_n_30;
  wire mul_32s_32s_32_2_1_U21_n_31;
  wire mul_32s_32s_32_2_1_U22_n_16;
  wire mul_32s_32s_32_2_1_U22_n_17;
  wire mul_32s_32s_32_2_1_U22_n_18;
  wire mul_32s_32s_32_2_1_U22_n_19;
  wire mul_32s_32s_32_2_1_U22_n_20;
  wire mul_32s_32s_32_2_1_U22_n_21;
  wire mul_32s_32s_32_2_1_U22_n_22;
  wire mul_32s_32s_32_2_1_U22_n_23;
  wire mul_32s_32s_32_2_1_U22_n_24;
  wire mul_32s_32s_32_2_1_U22_n_25;
  wire mul_32s_32s_32_2_1_U22_n_26;
  wire mul_32s_32s_32_2_1_U22_n_27;
  wire mul_32s_32s_32_2_1_U22_n_28;
  wire mul_32s_32s_32_2_1_U22_n_29;
  wire mul_32s_32s_32_2_1_U22_n_30;
  wire mul_32s_32s_32_2_1_U22_n_31;
  wire mul_32s_32s_32_2_1_U23_n_16;
  wire mul_32s_32s_32_2_1_U23_n_17;
  wire mul_32s_32s_32_2_1_U23_n_18;
  wire mul_32s_32s_32_2_1_U23_n_19;
  wire mul_32s_32s_32_2_1_U23_n_20;
  wire mul_32s_32s_32_2_1_U23_n_21;
  wire mul_32s_32s_32_2_1_U23_n_22;
  wire mul_32s_32s_32_2_1_U23_n_23;
  wire mul_32s_32s_32_2_1_U23_n_24;
  wire mul_32s_32s_32_2_1_U23_n_25;
  wire mul_32s_32s_32_2_1_U23_n_26;
  wire mul_32s_32s_32_2_1_U23_n_27;
  wire mul_32s_32s_32_2_1_U23_n_28;
  wire mul_32s_32s_32_2_1_U23_n_29;
  wire mul_32s_32s_32_2_1_U23_n_30;
  wire mul_32s_32s_32_2_1_U23_n_31;
  wire mul_32s_32s_32_2_1_U24_n_16;
  wire mul_32s_32s_32_2_1_U24_n_17;
  wire mul_32s_32s_32_2_1_U24_n_18;
  wire mul_32s_32s_32_2_1_U24_n_19;
  wire mul_32s_32s_32_2_1_U24_n_20;
  wire mul_32s_32s_32_2_1_U24_n_21;
  wire mul_32s_32s_32_2_1_U24_n_22;
  wire mul_32s_32s_32_2_1_U24_n_23;
  wire mul_32s_32s_32_2_1_U24_n_24;
  wire mul_32s_32s_32_2_1_U24_n_25;
  wire mul_32s_32s_32_2_1_U24_n_26;
  wire mul_32s_32s_32_2_1_U24_n_27;
  wire mul_32s_32s_32_2_1_U24_n_28;
  wire mul_32s_32s_32_2_1_U24_n_29;
  wire mul_32s_32s_32_2_1_U24_n_30;
  wire mul_32s_32s_32_2_1_U24_n_31;
  wire mul_32s_32s_32_2_1_U25_n_16;
  wire mul_32s_32s_32_2_1_U25_n_17;
  wire mul_32s_32s_32_2_1_U25_n_18;
  wire mul_32s_32s_32_2_1_U25_n_19;
  wire mul_32s_32s_32_2_1_U25_n_20;
  wire mul_32s_32s_32_2_1_U25_n_21;
  wire mul_32s_32s_32_2_1_U25_n_22;
  wire mul_32s_32s_32_2_1_U25_n_23;
  wire mul_32s_32s_32_2_1_U25_n_24;
  wire mul_32s_32s_32_2_1_U25_n_25;
  wire mul_32s_32s_32_2_1_U25_n_26;
  wire mul_32s_32s_32_2_1_U25_n_27;
  wire mul_32s_32s_32_2_1_U25_n_28;
  wire mul_32s_32s_32_2_1_U25_n_29;
  wire mul_32s_32s_32_2_1_U25_n_30;
  wire mul_32s_32s_32_2_1_U25_n_31;
  wire mul_32s_32s_32_2_1_U26_n_16;
  wire mul_32s_32s_32_2_1_U26_n_17;
  wire mul_32s_32s_32_2_1_U26_n_18;
  wire mul_32s_32s_32_2_1_U26_n_19;
  wire mul_32s_32s_32_2_1_U26_n_20;
  wire mul_32s_32s_32_2_1_U26_n_21;
  wire mul_32s_32s_32_2_1_U26_n_22;
  wire mul_32s_32s_32_2_1_U26_n_23;
  wire mul_32s_32s_32_2_1_U26_n_24;
  wire mul_32s_32s_32_2_1_U26_n_25;
  wire mul_32s_32s_32_2_1_U26_n_26;
  wire mul_32s_32s_32_2_1_U26_n_27;
  wire mul_32s_32s_32_2_1_U26_n_28;
  wire mul_32s_32s_32_2_1_U26_n_29;
  wire mul_32s_32s_32_2_1_U26_n_30;
  wire mul_32s_32s_32_2_1_U26_n_31;
  wire mul_32s_32s_32_2_1_U27_n_16;
  wire mul_32s_32s_32_2_1_U27_n_17;
  wire mul_32s_32s_32_2_1_U27_n_18;
  wire mul_32s_32s_32_2_1_U27_n_19;
  wire mul_32s_32s_32_2_1_U27_n_20;
  wire mul_32s_32s_32_2_1_U27_n_21;
  wire mul_32s_32s_32_2_1_U27_n_22;
  wire mul_32s_32s_32_2_1_U27_n_23;
  wire mul_32s_32s_32_2_1_U27_n_24;
  wire mul_32s_32s_32_2_1_U27_n_25;
  wire mul_32s_32s_32_2_1_U27_n_26;
  wire mul_32s_32s_32_2_1_U27_n_27;
  wire mul_32s_32s_32_2_1_U27_n_28;
  wire mul_32s_32s_32_2_1_U27_n_29;
  wire mul_32s_32s_32_2_1_U27_n_30;
  wire mul_32s_32s_32_2_1_U27_n_31;
  wire mul_32s_32s_32_2_1_U28_n_16;
  wire mul_32s_32s_32_2_1_U28_n_17;
  wire mul_32s_32s_32_2_1_U28_n_18;
  wire mul_32s_32s_32_2_1_U28_n_19;
  wire mul_32s_32s_32_2_1_U28_n_20;
  wire mul_32s_32s_32_2_1_U28_n_21;
  wire mul_32s_32s_32_2_1_U28_n_22;
  wire mul_32s_32s_32_2_1_U28_n_23;
  wire mul_32s_32s_32_2_1_U28_n_24;
  wire mul_32s_32s_32_2_1_U28_n_25;
  wire mul_32s_32s_32_2_1_U28_n_26;
  wire mul_32s_32s_32_2_1_U28_n_27;
  wire mul_32s_32s_32_2_1_U28_n_28;
  wire mul_32s_32s_32_2_1_U28_n_29;
  wire mul_32s_32s_32_2_1_U28_n_30;
  wire mul_32s_32s_32_2_1_U28_n_31;
  wire mul_32s_32s_32_2_1_U29_n_16;
  wire mul_32s_32s_32_2_1_U29_n_17;
  wire mul_32s_32s_32_2_1_U29_n_18;
  wire mul_32s_32s_32_2_1_U29_n_19;
  wire mul_32s_32s_32_2_1_U29_n_20;
  wire mul_32s_32s_32_2_1_U29_n_21;
  wire mul_32s_32s_32_2_1_U29_n_22;
  wire mul_32s_32s_32_2_1_U29_n_23;
  wire mul_32s_32s_32_2_1_U29_n_24;
  wire mul_32s_32s_32_2_1_U29_n_25;
  wire mul_32s_32s_32_2_1_U29_n_26;
  wire mul_32s_32s_32_2_1_U29_n_27;
  wire mul_32s_32s_32_2_1_U29_n_28;
  wire mul_32s_32s_32_2_1_U29_n_29;
  wire mul_32s_32s_32_2_1_U29_n_30;
  wire mul_32s_32s_32_2_1_U29_n_31;
  wire mul_32s_32s_32_2_1_U2_n_16;
  wire mul_32s_32s_32_2_1_U2_n_17;
  wire mul_32s_32s_32_2_1_U2_n_18;
  wire mul_32s_32s_32_2_1_U2_n_19;
  wire mul_32s_32s_32_2_1_U2_n_20;
  wire mul_32s_32s_32_2_1_U2_n_21;
  wire mul_32s_32s_32_2_1_U2_n_22;
  wire mul_32s_32s_32_2_1_U2_n_23;
  wire mul_32s_32s_32_2_1_U2_n_24;
  wire mul_32s_32s_32_2_1_U2_n_25;
  wire mul_32s_32s_32_2_1_U2_n_26;
  wire mul_32s_32s_32_2_1_U2_n_27;
  wire mul_32s_32s_32_2_1_U2_n_28;
  wire mul_32s_32s_32_2_1_U2_n_29;
  wire mul_32s_32s_32_2_1_U2_n_30;
  wire mul_32s_32s_32_2_1_U2_n_31;
  wire mul_32s_32s_32_2_1_U30_n_16;
  wire mul_32s_32s_32_2_1_U30_n_17;
  wire mul_32s_32s_32_2_1_U30_n_18;
  wire mul_32s_32s_32_2_1_U30_n_19;
  wire mul_32s_32s_32_2_1_U30_n_20;
  wire mul_32s_32s_32_2_1_U30_n_21;
  wire mul_32s_32s_32_2_1_U30_n_22;
  wire mul_32s_32s_32_2_1_U30_n_23;
  wire mul_32s_32s_32_2_1_U30_n_24;
  wire mul_32s_32s_32_2_1_U30_n_25;
  wire mul_32s_32s_32_2_1_U30_n_26;
  wire mul_32s_32s_32_2_1_U30_n_27;
  wire mul_32s_32s_32_2_1_U30_n_28;
  wire mul_32s_32s_32_2_1_U30_n_29;
  wire mul_32s_32s_32_2_1_U30_n_30;
  wire mul_32s_32s_32_2_1_U30_n_31;
  wire mul_32s_32s_32_2_1_U31_n_16;
  wire mul_32s_32s_32_2_1_U31_n_17;
  wire mul_32s_32s_32_2_1_U31_n_18;
  wire mul_32s_32s_32_2_1_U31_n_19;
  wire mul_32s_32s_32_2_1_U31_n_20;
  wire mul_32s_32s_32_2_1_U31_n_21;
  wire mul_32s_32s_32_2_1_U31_n_22;
  wire mul_32s_32s_32_2_1_U31_n_23;
  wire mul_32s_32s_32_2_1_U31_n_24;
  wire mul_32s_32s_32_2_1_U31_n_25;
  wire mul_32s_32s_32_2_1_U31_n_26;
  wire mul_32s_32s_32_2_1_U31_n_27;
  wire mul_32s_32s_32_2_1_U31_n_28;
  wire mul_32s_32s_32_2_1_U31_n_29;
  wire mul_32s_32s_32_2_1_U31_n_30;
  wire mul_32s_32s_32_2_1_U31_n_31;
  wire mul_32s_32s_32_2_1_U32_n_16;
  wire mul_32s_32s_32_2_1_U32_n_17;
  wire mul_32s_32s_32_2_1_U32_n_18;
  wire mul_32s_32s_32_2_1_U32_n_19;
  wire mul_32s_32s_32_2_1_U32_n_20;
  wire mul_32s_32s_32_2_1_U32_n_21;
  wire mul_32s_32s_32_2_1_U32_n_22;
  wire mul_32s_32s_32_2_1_U32_n_23;
  wire mul_32s_32s_32_2_1_U32_n_24;
  wire mul_32s_32s_32_2_1_U32_n_25;
  wire mul_32s_32s_32_2_1_U32_n_26;
  wire mul_32s_32s_32_2_1_U32_n_27;
  wire mul_32s_32s_32_2_1_U32_n_28;
  wire mul_32s_32s_32_2_1_U32_n_29;
  wire mul_32s_32s_32_2_1_U32_n_30;
  wire mul_32s_32s_32_2_1_U32_n_31;
  wire mul_32s_32s_32_2_1_U3_n_16;
  wire mul_32s_32s_32_2_1_U3_n_17;
  wire mul_32s_32s_32_2_1_U3_n_18;
  wire mul_32s_32s_32_2_1_U3_n_19;
  wire mul_32s_32s_32_2_1_U3_n_20;
  wire mul_32s_32s_32_2_1_U3_n_21;
  wire mul_32s_32s_32_2_1_U3_n_22;
  wire mul_32s_32s_32_2_1_U3_n_23;
  wire mul_32s_32s_32_2_1_U3_n_24;
  wire mul_32s_32s_32_2_1_U3_n_25;
  wire mul_32s_32s_32_2_1_U3_n_26;
  wire mul_32s_32s_32_2_1_U3_n_27;
  wire mul_32s_32s_32_2_1_U3_n_28;
  wire mul_32s_32s_32_2_1_U3_n_29;
  wire mul_32s_32s_32_2_1_U3_n_30;
  wire mul_32s_32s_32_2_1_U3_n_31;
  wire mul_32s_32s_32_2_1_U4_n_16;
  wire mul_32s_32s_32_2_1_U4_n_17;
  wire mul_32s_32s_32_2_1_U4_n_18;
  wire mul_32s_32s_32_2_1_U4_n_19;
  wire mul_32s_32s_32_2_1_U4_n_20;
  wire mul_32s_32s_32_2_1_U4_n_21;
  wire mul_32s_32s_32_2_1_U4_n_22;
  wire mul_32s_32s_32_2_1_U4_n_23;
  wire mul_32s_32s_32_2_1_U4_n_24;
  wire mul_32s_32s_32_2_1_U4_n_25;
  wire mul_32s_32s_32_2_1_U4_n_26;
  wire mul_32s_32s_32_2_1_U4_n_27;
  wire mul_32s_32s_32_2_1_U4_n_28;
  wire mul_32s_32s_32_2_1_U4_n_29;
  wire mul_32s_32s_32_2_1_U4_n_30;
  wire mul_32s_32s_32_2_1_U4_n_31;
  wire mul_32s_32s_32_2_1_U5_n_16;
  wire mul_32s_32s_32_2_1_U5_n_17;
  wire mul_32s_32s_32_2_1_U5_n_18;
  wire mul_32s_32s_32_2_1_U5_n_19;
  wire mul_32s_32s_32_2_1_U5_n_20;
  wire mul_32s_32s_32_2_1_U5_n_21;
  wire mul_32s_32s_32_2_1_U5_n_22;
  wire mul_32s_32s_32_2_1_U5_n_23;
  wire mul_32s_32s_32_2_1_U5_n_24;
  wire mul_32s_32s_32_2_1_U5_n_25;
  wire mul_32s_32s_32_2_1_U5_n_26;
  wire mul_32s_32s_32_2_1_U5_n_27;
  wire mul_32s_32s_32_2_1_U5_n_28;
  wire mul_32s_32s_32_2_1_U5_n_29;
  wire mul_32s_32s_32_2_1_U5_n_30;
  wire mul_32s_32s_32_2_1_U5_n_31;
  wire mul_32s_32s_32_2_1_U6_n_16;
  wire mul_32s_32s_32_2_1_U6_n_17;
  wire mul_32s_32s_32_2_1_U6_n_18;
  wire mul_32s_32s_32_2_1_U6_n_19;
  wire mul_32s_32s_32_2_1_U6_n_20;
  wire mul_32s_32s_32_2_1_U6_n_21;
  wire mul_32s_32s_32_2_1_U6_n_22;
  wire mul_32s_32s_32_2_1_U6_n_23;
  wire mul_32s_32s_32_2_1_U6_n_24;
  wire mul_32s_32s_32_2_1_U6_n_25;
  wire mul_32s_32s_32_2_1_U6_n_26;
  wire mul_32s_32s_32_2_1_U6_n_27;
  wire mul_32s_32s_32_2_1_U6_n_28;
  wire mul_32s_32s_32_2_1_U6_n_29;
  wire mul_32s_32s_32_2_1_U6_n_30;
  wire mul_32s_32s_32_2_1_U6_n_31;
  wire mul_32s_32s_32_2_1_U7_n_16;
  wire mul_32s_32s_32_2_1_U7_n_17;
  wire mul_32s_32s_32_2_1_U7_n_18;
  wire mul_32s_32s_32_2_1_U7_n_19;
  wire mul_32s_32s_32_2_1_U7_n_20;
  wire mul_32s_32s_32_2_1_U7_n_21;
  wire mul_32s_32s_32_2_1_U7_n_22;
  wire mul_32s_32s_32_2_1_U7_n_23;
  wire mul_32s_32s_32_2_1_U7_n_24;
  wire mul_32s_32s_32_2_1_U7_n_25;
  wire mul_32s_32s_32_2_1_U7_n_26;
  wire mul_32s_32s_32_2_1_U7_n_27;
  wire mul_32s_32s_32_2_1_U7_n_28;
  wire mul_32s_32s_32_2_1_U7_n_29;
  wire mul_32s_32s_32_2_1_U7_n_30;
  wire mul_32s_32s_32_2_1_U7_n_31;
  wire mul_32s_32s_32_2_1_U8_n_17;
  wire mul_32s_32s_32_2_1_U8_n_18;
  wire mul_32s_32s_32_2_1_U8_n_19;
  wire mul_32s_32s_32_2_1_U8_n_20;
  wire mul_32s_32s_32_2_1_U8_n_21;
  wire mul_32s_32s_32_2_1_U8_n_22;
  wire mul_32s_32s_32_2_1_U8_n_23;
  wire mul_32s_32s_32_2_1_U8_n_24;
  wire mul_32s_32s_32_2_1_U8_n_25;
  wire mul_32s_32s_32_2_1_U8_n_26;
  wire mul_32s_32s_32_2_1_U8_n_27;
  wire mul_32s_32s_32_2_1_U8_n_28;
  wire mul_32s_32s_32_2_1_U8_n_29;
  wire mul_32s_32s_32_2_1_U8_n_30;
  wire mul_32s_32s_32_2_1_U8_n_31;
  wire mul_32s_32s_32_2_1_U8_n_32;
  wire mul_32s_32s_32_2_1_U9_n_16;
  wire mul_32s_32s_32_2_1_U9_n_17;
  wire mul_32s_32s_32_2_1_U9_n_18;
  wire mul_32s_32s_32_2_1_U9_n_19;
  wire mul_32s_32s_32_2_1_U9_n_20;
  wire mul_32s_32s_32_2_1_U9_n_21;
  wire mul_32s_32s_32_2_1_U9_n_22;
  wire mul_32s_32s_32_2_1_U9_n_23;
  wire mul_32s_32s_32_2_1_U9_n_24;
  wire mul_32s_32s_32_2_1_U9_n_25;
  wire mul_32s_32s_32_2_1_U9_n_26;
  wire mul_32s_32s_32_2_1_U9_n_27;
  wire mul_32s_32s_32_2_1_U9_n_28;
  wire mul_32s_32s_32_2_1_U9_n_29;
  wire mul_32s_32s_32_2_1_U9_n_30;
  wire mul_32s_32s_32_2_1_U9_n_31;
  wire [31:0]mul_ln33_10_reg_4175;
  wire [31:0]mul_ln33_11_reg_4180;
  wire [31:0]mul_ln33_12_reg_4030;
  wire mul_ln33_12_reg_40300;
  wire [31:0]mul_ln33_13_reg_4080;
  wire [31:0]mul_ln33_14_reg_4035;
  wire [31:0]mul_ln33_15_reg_4085;
  wire [31:0]mul_ln33_16_reg_4040;
  wire [31:0]mul_ln33_17_reg_4090;
  wire [31:0]mul_ln33_18_reg_4045;
  wire [31:0]mul_ln33_19_reg_4095;
  wire [31:0]mul_ln33_1_reg_4150;
  wire [31:0]mul_ln33_20_reg_4100;
  wire [31:0]mul_ln33_21_reg_4105;
  wire [31:0]mul_ln33_22_reg_4110;
  wire [31:0]mul_ln33_23_reg_4115;
  wire [31:0]mul_ln33_24_reg_4120;
  wire [31:0]mul_ln33_25_reg_4125;
  wire [31:0]mul_ln33_26_reg_4130;
  wire [31:0]mul_ln33_27_reg_4135;
  wire [31:0]mul_ln33_28_reg_4050;
  wire [31:0]mul_ln33_29_reg_4140;
  wire [31:0]mul_ln33_2_reg_4155;
  wire [31:0]mul_ln33_30_reg_4055;
  wire [31:0]mul_ln33_31_reg_4060;
  wire [31:0]mul_ln33_3_reg_4160;
  wire [31:0]mul_ln33_4_reg_4020;
  wire [31:0]mul_ln33_5_reg_4070;
  wire [31:0]mul_ln33_6_reg_4025;
  wire [31:0]mul_ln33_7_reg_4075;
  wire [31:0]mul_ln33_8_reg_4165;
  wire [31:0]mul_ln33_9_reg_4170;
  wire [31:0]mul_ln33_reg_4065;
  wire p_0_in;
  wire p_7_in;
  wire regslice_both_a_U_n_0;
  wire regslice_both_a_U_n_10;
  wire regslice_both_a_U_n_11;
  wire regslice_both_a_U_n_12;
  wire regslice_both_a_U_n_13;
  wire regslice_both_a_U_n_14;
  wire regslice_both_a_U_n_15;
  wire regslice_both_a_U_n_16;
  wire regslice_both_a_U_n_17;
  wire regslice_both_a_U_n_18;
  wire regslice_both_a_U_n_19;
  wire regslice_both_a_U_n_20;
  wire regslice_both_a_U_n_22;
  wire regslice_both_a_U_n_6;
  wire regslice_both_a_U_n_7;
  wire regslice_both_a_U_n_8;
  wire regslice_both_a_U_n_9;
  wire regslice_both_b_U_n_0;
  wire regslice_both_b_U_n_10;
  wire regslice_both_b_U_n_11;
  wire regslice_both_b_U_n_12;
  wire regslice_both_b_U_n_13;
  wire regslice_both_b_U_n_14;
  wire regslice_both_b_U_n_15;
  wire regslice_both_b_U_n_16;
  wire regslice_both_b_U_n_17;
  wire regslice_both_b_U_n_18;
  wire regslice_both_b_U_n_20;
  wire regslice_both_b_U_n_4;
  wire regslice_both_b_U_n_5;
  wire regslice_both_b_U_n_6;
  wire regslice_both_b_U_n_7;
  wire regslice_both_b_U_n_8;
  wire regslice_both_b_U_n_9;
  wire regslice_both_res_U_n_11;
  wire regslice_both_res_U_n_12;
  wire regslice_both_res_U_n_13;
  wire regslice_both_res_U_n_14;
  wire regslice_both_res_U_n_15;
  wire regslice_both_res_U_n_4;
  wire regslice_both_res_U_n_5;
  wire regslice_both_res_U_n_8;
  wire [31:0]res_TDATA;
  wire res_TREADY;
  wire res_TVALID;
  wire [10:0]sel0;
  wire [4:0]select_ln12_1_fu_1002_p3;
  wire \select_ln12_1_reg_3192[3]_i_2_n_0 ;
  wire [4:0]select_ln12_1_reg_3192_reg;
  wire [4:0]select_ln17_1_fu_1074_p3;
  wire \select_ln17_1_reg_3221[3]_i_2_n_0 ;
  wire [4:0]select_ln17_1_reg_3221_reg;
  wire [4:0]select_ln24_1_reg_3525;
  wire \select_ln24_2_reg_3285_reg_n_0_[5] ;
  wire \select_ln24_2_reg_3285_reg_n_0_[6] ;
  wire \select_ln24_2_reg_3285_reg_n_0_[7] ;
  wire \select_ln24_2_reg_3285_reg_n_0_[8] ;
  wire \select_ln24_2_reg_3285_reg_n_0_[9] ;
  wire [9:5]select_ln24_39_fu_1300_p3;
  wire [5:0]select_ln24_reg_3275;
  wire [4:0]select_ln40_1_fu_3143_p3;
  wire \select_ln40_1_reg_4254[3]_i_2_n_0 ;
  wire [4:0]select_ln40_1_reg_4254_reg;
  wire tempAB_ce0;
  wire [31:0]tempAB_q0;
  wire tempA_U_n_1;
  wire tempA_U_n_11;
  wire tempA_U_n_12;
  wire tempA_U_n_13;
  wire tempA_U_n_14;
  wire tempA_U_n_15;
  wire tempA_U_n_16;
  wire tempA_U_n_2;
  wire tempA_U_n_8;
  wire tempA_U_n_9;
  wire tempA_address01;
  wire tempA_ce1;
  wire [31:0]tempA_q0;
  wire [31:0]tempA_q1;
  wire [31:0]tempA_q10;
  wire [31:0]tempA_q11;
  wire [31:0]tempA_q12;
  wire [31:0]tempA_q13;
  wire [31:0]tempA_q14;
  wire [31:0]tempA_q15;
  wire [31:0]tempA_q2;
  wire [31:0]tempA_q3;
  wire [31:0]tempA_q4;
  wire [31:0]tempA_q5;
  wire [31:0]tempA_q6;
  wire [31:0]tempA_q7;
  wire [31:0]tempA_q8;
  wire [31:0]tempA_q9;
  wire tempA_we0;
  wire tempB_U_n_1;
  wire tempB_U_n_2;
  wire tempB_U_n_9;
  wire [31:0]tempB_q0;
  wire [31:0]tempB_q1;
  wire [31:0]tempB_q10;
  wire [31:0]tempB_q11;
  wire [31:0]tempB_q12;
  wire [31:0]tempB_q13;
  wire [31:0]tempB_q14;
  wire [31:0]tempB_q15;
  wire [31:0]tempB_q2;
  wire [31:0]tempB_q3;
  wire [31:0]tempB_q4;
  wire [31:0]tempB_q5;
  wire [31:0]tempB_q6;
  wire [31:0]tempB_q7;
  wire [31:0]tempB_q8;
  wire [31:0]tempB_q9;
  wire tempB_we0;
  wire [9:5]tmp_15_fu_2216_p3;
  wire [5:0]tmp_75_fu_2048_p3;
  wire [4:0]trunc_ln36_fu_2078_p1;
  wire [3:3]\NLW_add_ln33_12_reg_4190_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_13_reg_4225_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_13_reg_4225_reg[31]_i_9_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_17_reg_4195_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_20_reg_4200_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_22_reg_4205_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_23_reg_4210_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_26_reg_4145_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_27_reg_4215_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_28_reg_4230_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_29_reg_4235_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_30_reg_4240_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_5_reg_4185_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_6_reg_4220_reg[31]_i_10_CO_UNCONNECTED ;
  wire [3:3]\NLW_add_ln33_6_reg_4220_reg[31]_i_2_CO_UNCONNECTED ;

  FDRE \a_read_reg_3202_reg[0] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[0]),
        .Q(a_read_reg_3202[0]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[10] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[10]),
        .Q(a_read_reg_3202[10]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[11] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[11]),
        .Q(a_read_reg_3202[11]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[12] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[12]),
        .Q(a_read_reg_3202[12]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[13] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[13]),
        .Q(a_read_reg_3202[13]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[14] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[14]),
        .Q(a_read_reg_3202[14]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[15] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[15]),
        .Q(a_read_reg_3202[15]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[16] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[16]),
        .Q(a_read_reg_3202[16]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[17] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[17]),
        .Q(a_read_reg_3202[17]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[18] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[18]),
        .Q(a_read_reg_3202[18]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[19] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[19]),
        .Q(a_read_reg_3202[19]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[1] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[1]),
        .Q(a_read_reg_3202[1]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[20] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[20]),
        .Q(a_read_reg_3202[20]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[21] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[21]),
        .Q(a_read_reg_3202[21]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[22] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[22]),
        .Q(a_read_reg_3202[22]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[23] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[23]),
        .Q(a_read_reg_3202[23]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[24] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[24]),
        .Q(a_read_reg_3202[24]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[25] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[25]),
        .Q(a_read_reg_3202[25]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[26] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[26]),
        .Q(a_read_reg_3202[26]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[27] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[27]),
        .Q(a_read_reg_3202[27]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[28] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[28]),
        .Q(a_read_reg_3202[28]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[29] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[29]),
        .Q(a_read_reg_3202[29]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[2] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[2]),
        .Q(a_read_reg_3202[2]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[30] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[30]),
        .Q(a_read_reg_3202[30]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[31] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[31]),
        .Q(a_read_reg_3202[31]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[3] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[3]),
        .Q(a_read_reg_3202[3]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[4] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[4]),
        .Q(a_read_reg_3202[4]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[5] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[5]),
        .Q(a_read_reg_3202[5]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[6] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[6]),
        .Q(a_read_reg_3202[6]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[7] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[7]),
        .Q(a_read_reg_3202[7]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[8] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[8]),
        .Q(a_read_reg_3202[8]),
        .R(1'b0));
  FDRE \a_read_reg_3202_reg[9] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(a_TDATA_int_regslice[9]),
        .Q(a_read_reg_3202[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h474747B8)) 
    \add_ln14_reg_3197[5]_i_1 
       (.I0(\ia_reg_848_reg_n_0_[0] ),
        .I1(\add_ln14_reg_3197[9]_i_4_n_0 ),
        .I2(select_ln12_1_reg_3192_reg[0]),
        .I3(p_0_in),
        .I4(ja_reg_859[5]),
        .O(add_ln14_fu_1026_p2[5]));
  LUT6 #(
    .INIT(64'hFF1DFFFF00E20000)) 
    \add_ln14_reg_3197[6]_i_1 
       (.I0(select_ln12_1_reg_3192_reg[0]),
        .I1(\add_ln14_reg_3197[9]_i_4_n_0 ),
        .I2(\ia_reg_848_reg_n_0_[0] ),
        .I3(p_0_in),
        .I4(ja_reg_859[5]),
        .I5(select_ln12_1_fu_1002_p3[1]),
        .O(add_ln14_fu_1026_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h3CCC6CCC)) 
    \add_ln14_reg_3197[7]_i_1 
       (.I0(ja_reg_859[5]),
        .I1(ap_phi_mux_ia_phi_fu_852_p4__0[2]),
        .I2(ap_phi_mux_ia_phi_fu_852_p4__0[1]),
        .I3(ap_phi_mux_ia_phi_fu_852_p4__0[0]),
        .I4(p_0_in),
        .O(add_ln14_fu_1026_p2[7]));
  LUT6 #(
    .INIT(64'h3C6CCCCCCCCCCCCC)) 
    \add_ln14_reg_3197[8]_i_1 
       (.I0(ja_reg_859[5]),
        .I1(ap_phi_mux_ia_phi_fu_852_p4__0[3]),
        .I2(ap_phi_mux_ia_phi_fu_852_p4__0[2]),
        .I3(p_0_in),
        .I4(ap_phi_mux_ia_phi_fu_852_p4__0[0]),
        .I5(ap_phi_mux_ia_phi_fu_852_p4__0[1]),
        .O(add_ln14_fu_1026_p2[8]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \add_ln14_reg_3197[8]_i_2 
       (.I0(\ia_reg_848_reg_n_0_[2] ),
        .I1(icmp_ln12_reg_3188),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(select_ln12_1_reg_3192_reg[2]),
        .O(ap_phi_mux_ia_phi_fu_852_p4__0[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \add_ln14_reg_3197[8]_i_3 
       (.I0(ja_reg_859[2]),
        .I1(ja_reg_859[3]),
        .I2(ja_reg_859[0]),
        .I3(ja_reg_859[1]),
        .I4(ja_reg_859[4]),
        .I5(ja_reg_859[5]),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \add_ln14_reg_3197[8]_i_4 
       (.I0(\ia_reg_848_reg_n_0_[0] ),
        .I1(icmp_ln12_reg_3188),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(select_ln12_1_reg_3192_reg[0]),
        .O(ap_phi_mux_ia_phi_fu_852_p4__0[0]));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \add_ln14_reg_3197[8]_i_5 
       (.I0(\ia_reg_848_reg_n_0_[1] ),
        .I1(icmp_ln12_reg_3188),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(select_ln12_1_reg_3192_reg[1]),
        .O(ap_phi_mux_ia_phi_fu_852_p4__0[1]));
  LUT6 #(
    .INIT(64'h303F656A656ACFC0)) 
    \add_ln14_reg_3197[9]_i_2 
       (.I0(\add_ln14_reg_3197[9]_i_3_n_0 ),
        .I1(\ia_reg_848_reg_n_0_[4] ),
        .I2(\add_ln14_reg_3197[9]_i_4_n_0 ),
        .I3(select_ln12_1_reg_3192_reg[4]),
        .I4(ap_phi_mux_ia_phi_fu_852_p4__0[3]),
        .I5(\add_ln14_reg_3197[9]_i_6_n_0 ),
        .O(add_ln14_fu_1026_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \add_ln14_reg_3197[9]_i_3 
       (.I0(ap_phi_mux_ia_phi_fu_852_p4__0[2]),
        .I1(ja_reg_859[5]),
        .I2(p_0_in),
        .I3(ap_phi_mux_ia_phi_fu_852_p4__0[0]),
        .I4(ap_phi_mux_ia_phi_fu_852_p4__0[1]),
        .O(\add_ln14_reg_3197[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    \add_ln14_reg_3197[9]_i_4 
       (.I0(icmp_ln12_reg_3188),
        .I1(ap_CS_fsm_pp0_stage0),
        .I2(ap_enable_reg_pp0_iter1_reg_n_0),
        .O(\add_ln14_reg_3197[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hBAAA8AAA)) 
    \add_ln14_reg_3197[9]_i_5 
       (.I0(\ia_reg_848_reg_n_0_[3] ),
        .I1(icmp_ln12_reg_3188),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(ap_enable_reg_pp0_iter1_reg_n_0),
        .I4(select_ln12_1_reg_3192_reg[3]),
        .O(ap_phi_mux_ia_phi_fu_852_p4__0[3]));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \add_ln14_reg_3197[9]_i_6 
       (.I0(select_ln12_1_reg_3192_reg[2]),
        .I1(\add_ln14_reg_3197[9]_i_4_n_0 ),
        .I2(\ia_reg_848_reg_n_0_[2] ),
        .I3(p_0_in),
        .I4(ap_phi_mux_ia_phi_fu_852_p4__0[0]),
        .I5(ap_phi_mux_ia_phi_fu_852_p4__0[1]),
        .O(\add_ln14_reg_3197[9]_i_6_n_0 ));
  FDRE \add_ln14_reg_3197_reg[0] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(ja_reg_859[0]),
        .Q(add_ln14_reg_3197[0]),
        .R(1'b0));
  FDRE \add_ln14_reg_3197_reg[1] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(ja_reg_859[1]),
        .Q(add_ln14_reg_3197[1]),
        .R(1'b0));
  FDRE \add_ln14_reg_3197_reg[2] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(ja_reg_859[2]),
        .Q(add_ln14_reg_3197[2]),
        .R(1'b0));
  FDRE \add_ln14_reg_3197_reg[3] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(ja_reg_859[3]),
        .Q(add_ln14_reg_3197[3]),
        .R(1'b0));
  FDRE \add_ln14_reg_3197_reg[4] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(ja_reg_859[4]),
        .Q(add_ln14_reg_3197[4]),
        .R(1'b0));
  FDRE \add_ln14_reg_3197_reg[5] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(add_ln14_fu_1026_p2[5]),
        .Q(add_ln14_reg_3197[5]),
        .R(1'b0));
  FDRE \add_ln14_reg_3197_reg[6] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(add_ln14_fu_1026_p2[6]),
        .Q(add_ln14_reg_3197[6]),
        .R(1'b0));
  FDRE \add_ln14_reg_3197_reg[7] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(add_ln14_fu_1026_p2[7]),
        .Q(add_ln14_reg_3197[7]),
        .R(1'b0));
  FDRE \add_ln14_reg_3197_reg[8] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(add_ln14_fu_1026_p2[8]),
        .Q(add_ln14_reg_3197[8]),
        .R(1'b0));
  FDRE \add_ln14_reg_3197_reg[9] 
       (.C(ap_clk),
        .CE(a_read_reg_32020),
        .D(add_ln14_fu_1026_p2[9]),
        .Q(add_ln14_reg_3197[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h474747B8)) 
    \add_ln19_reg_3226[5]_i_1 
       (.I0(ib_reg_881[0]),
        .I1(\add_ln19_reg_3226[9]_i_4_n_0 ),
        .I2(select_ln17_1_reg_3221_reg[0]),
        .I3(\add_ln19_reg_3226[8]_i_3_n_0 ),
        .I4(jb_reg_892[5]),
        .O(add_ln19_fu_1098_p2[5]));
  LUT6 #(
    .INIT(64'hFF1DFFFF00E20000)) 
    \add_ln19_reg_3226[6]_i_1 
       (.I0(select_ln17_1_reg_3221_reg[0]),
        .I1(\add_ln19_reg_3226[9]_i_4_n_0 ),
        .I2(ib_reg_881[0]),
        .I3(\add_ln19_reg_3226[8]_i_3_n_0 ),
        .I4(jb_reg_892[5]),
        .I5(select_ln17_1_fu_1074_p3[1]),
        .O(add_ln19_fu_1098_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h3CCC6CCC)) 
    \add_ln19_reg_3226[7]_i_1 
       (.I0(jb_reg_892[5]),
        .I1(ap_phi_mux_ib_phi_fu_885_p4__0[2]),
        .I2(ap_phi_mux_ib_phi_fu_885_p4__0[1]),
        .I3(ap_phi_mux_ib_phi_fu_885_p4__0[0]),
        .I4(\add_ln19_reg_3226[8]_i_3_n_0 ),
        .O(add_ln19_fu_1098_p2[7]));
  LUT6 #(
    .INIT(64'h3C6CCCCCCCCCCCCC)) 
    \add_ln19_reg_3226[8]_i_1 
       (.I0(jb_reg_892[5]),
        .I1(ap_phi_mux_ib_phi_fu_885_p4__0[3]),
        .I2(ap_phi_mux_ib_phi_fu_885_p4__0[2]),
        .I3(\add_ln19_reg_3226[8]_i_3_n_0 ),
        .I4(ap_phi_mux_ib_phi_fu_885_p4__0[0]),
        .I5(ap_phi_mux_ib_phi_fu_885_p4__0[1]),
        .O(add_ln19_fu_1098_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \add_ln19_reg_3226[8]_i_2 
       (.I0(ib_reg_881[2]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln17_reg_3217),
        .I4(select_ln17_1_reg_3221_reg[2]),
        .O(ap_phi_mux_ib_phi_fu_885_p4__0[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \add_ln19_reg_3226[8]_i_3 
       (.I0(jb_reg_892[2]),
        .I1(jb_reg_892[3]),
        .I2(jb_reg_892[0]),
        .I3(jb_reg_892[1]),
        .I4(jb_reg_892[4]),
        .I5(jb_reg_892[5]),
        .O(\add_ln19_reg_3226[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \add_ln19_reg_3226[8]_i_4 
       (.I0(ib_reg_881[0]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln17_reg_3217),
        .I4(select_ln17_1_reg_3221_reg[0]),
        .O(ap_phi_mux_ib_phi_fu_885_p4__0[0]));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \add_ln19_reg_3226[8]_i_5 
       (.I0(ib_reg_881[1]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln17_reg_3217),
        .I4(select_ln17_1_reg_3221_reg[1]),
        .O(ap_phi_mux_ib_phi_fu_885_p4__0[1]));
  LUT6 #(
    .INIT(64'h303F656A656ACFC0)) 
    \add_ln19_reg_3226[9]_i_2 
       (.I0(\add_ln19_reg_3226[9]_i_3_n_0 ),
        .I1(ib_reg_881[4]),
        .I2(\add_ln19_reg_3226[9]_i_4_n_0 ),
        .I3(select_ln17_1_reg_3221_reg[4]),
        .I4(ap_phi_mux_ib_phi_fu_885_p4__0[3]),
        .I5(\add_ln19_reg_3226[9]_i_6_n_0 ),
        .O(add_ln19_fu_1098_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \add_ln19_reg_3226[9]_i_3 
       (.I0(ap_phi_mux_ib_phi_fu_885_p4__0[2]),
        .I1(jb_reg_892[5]),
        .I2(\add_ln19_reg_3226[8]_i_3_n_0 ),
        .I3(ap_phi_mux_ib_phi_fu_885_p4__0[0]),
        .I4(ap_phi_mux_ib_phi_fu_885_p4__0[1]),
        .O(\add_ln19_reg_3226[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \add_ln19_reg_3226[9]_i_4 
       (.I0(ap_enable_reg_pp1_iter1_reg_n_0),
        .I1(ap_CS_fsm_pp1_stage0),
        .I2(icmp_ln17_reg_3217),
        .O(\add_ln19_reg_3226[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAEAAA2A)) 
    \add_ln19_reg_3226[9]_i_5 
       (.I0(ib_reg_881[3]),
        .I1(ap_enable_reg_pp1_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp1_stage0),
        .I3(icmp_ln17_reg_3217),
        .I4(select_ln17_1_reg_3221_reg[3]),
        .O(ap_phi_mux_ib_phi_fu_885_p4__0[3]));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \add_ln19_reg_3226[9]_i_6 
       (.I0(select_ln17_1_reg_3221_reg[2]),
        .I1(\add_ln19_reg_3226[9]_i_4_n_0 ),
        .I2(ib_reg_881[2]),
        .I3(\add_ln19_reg_3226[8]_i_3_n_0 ),
        .I4(ap_phi_mux_ib_phi_fu_885_p4__0[0]),
        .I5(ap_phi_mux_ib_phi_fu_885_p4__0[1]),
        .O(\add_ln19_reg_3226[9]_i_6_n_0 ));
  FDRE \add_ln19_reg_3226_reg[0] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(jb_reg_892[0]),
        .Q(add_ln19_reg_3226[0]),
        .R(1'b0));
  FDRE \add_ln19_reg_3226_reg[1] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(jb_reg_892[1]),
        .Q(add_ln19_reg_3226[1]),
        .R(1'b0));
  FDRE \add_ln19_reg_3226_reg[2] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(jb_reg_892[2]),
        .Q(add_ln19_reg_3226[2]),
        .R(1'b0));
  FDRE \add_ln19_reg_3226_reg[3] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(jb_reg_892[3]),
        .Q(add_ln19_reg_3226[3]),
        .R(1'b0));
  FDRE \add_ln19_reg_3226_reg[4] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(jb_reg_892[4]),
        .Q(add_ln19_reg_3226[4]),
        .R(1'b0));
  FDRE \add_ln19_reg_3226_reg[5] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(add_ln19_fu_1098_p2[5]),
        .Q(add_ln19_reg_3226[5]),
        .R(1'b0));
  FDRE \add_ln19_reg_3226_reg[6] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(add_ln19_fu_1098_p2[6]),
        .Q(add_ln19_reg_3226[6]),
        .R(1'b0));
  FDRE \add_ln19_reg_3226_reg[7] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(add_ln19_fu_1098_p2[7]),
        .Q(add_ln19_reg_3226[7]),
        .R(1'b0));
  FDRE \add_ln19_reg_3226_reg[8] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(add_ln19_fu_1098_p2[8]),
        .Q(add_ln19_reg_3226[8]),
        .R(1'b0));
  FDRE \add_ln19_reg_3226_reg[9] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(add_ln19_fu_1098_p2[9]),
        .Q(add_ln19_reg_3226[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \add_ln24_1_reg_3241[0]_i_1 
       (.I0(indvar_flatten47_reg_903[0]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I3(add_ln24_1_reg_3241_reg[0]),
        .O(add_ln24_1_fu_1114_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln24_1_reg_3241[10]_i_2 
       (.I0(sel0[8]),
        .I1(sel0[6]),
        .I2(\add_ln24_1_reg_3241[10]_i_3_n_0 ),
        .I3(sel0[7]),
        .I4(sel0[9]),
        .I5(sel0[10]),
        .O(add_ln24_1_fu_1114_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \add_ln24_1_reg_3241[10]_i_3 
       (.I0(sel0[5]),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(sel0[4]),
        .O(\add_ln24_1_reg_3241[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln24_1_reg_3241[1]_i_1 
       (.I0(indvar_flatten47_reg_903[0]),
        .I1(add_ln24_1_reg_3241_reg[0]),
        .I2(indvar_flatten47_reg_903[1]),
        .I3(indvar_flatten47_reg_9031),
        .I4(add_ln24_1_reg_3241_reg[1]),
        .O(add_ln24_1_fu_1114_p2[1]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_1_reg_3241[2]_i_1 
       (.I0(sel0[0]),
        .I1(add_ln24_1_reg_3241_reg[1]),
        .I2(indvar_flatten47_reg_903[1]),
        .I3(indvar_flatten47_reg_903[2]),
        .I4(indvar_flatten47_reg_9031),
        .I5(add_ln24_1_reg_3241_reg[2]),
        .O(add_ln24_1_fu_1114_p2[2]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_1_reg_3241[3]_i_1 
       (.I0(\add_ln24_1_reg_3241[3]_i_2_n_0 ),
        .I1(add_ln24_1_reg_3241_reg[2]),
        .I2(indvar_flatten47_reg_903[2]),
        .I3(indvar_flatten47_reg_903[3]),
        .I4(indvar_flatten47_reg_9031),
        .I5(add_ln24_1_reg_3241_reg[3]),
        .O(add_ln24_1_fu_1114_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \add_ln24_1_reg_3241[3]_i_2 
       (.I0(indvar_flatten47_reg_903[1]),
        .I1(add_ln24_1_reg_3241_reg[1]),
        .I2(indvar_flatten47_reg_903[0]),
        .I3(indvar_flatten47_reg_9031),
        .I4(add_ln24_1_reg_3241_reg[0]),
        .O(\add_ln24_1_reg_3241[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_1_reg_3241[4]_i_1 
       (.I0(\add_ln24_1_reg_3241[4]_i_2_n_0 ),
        .I1(add_ln24_1_reg_3241_reg[3]),
        .I2(indvar_flatten47_reg_903[3]),
        .I3(indvar_flatten47_reg_903[4]),
        .I4(indvar_flatten47_reg_9031),
        .I5(add_ln24_1_reg_3241_reg[4]),
        .O(add_ln24_1_fu_1114_p2[4]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln24_1_reg_3241[4]_i_2 
       (.I0(indvar_flatten47_reg_903[2]),
        .I1(add_ln24_1_reg_3241_reg[2]),
        .I2(sel0[0]),
        .I3(add_ln24_1_reg_3241_reg[1]),
        .I4(indvar_flatten47_reg_9031),
        .I5(indvar_flatten47_reg_903[1]),
        .O(\add_ln24_1_reg_3241[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_1_reg_3241[5]_i_1 
       (.I0(\add_ln24_1_reg_3241[5]_i_2_n_0 ),
        .I1(add_ln24_1_reg_3241_reg[4]),
        .I2(indvar_flatten47_reg_903[4]),
        .I3(indvar_flatten47_reg_903[5]),
        .I4(indvar_flatten47_reg_9031),
        .I5(add_ln24_1_reg_3241_reg[5]),
        .O(add_ln24_1_fu_1114_p2[5]));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \add_ln24_1_reg_3241[5]_i_2 
       (.I0(indvar_flatten47_reg_903[3]),
        .I1(indvar_flatten47_reg_9031),
        .I2(add_ln24_1_reg_3241_reg[3]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(sel0[2]),
        .O(\add_ln24_1_reg_3241[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_1_reg_3241[6]_i_1 
       (.I0(\add_ln24_1_reg_3241[6]_i_2_n_0 ),
        .I1(add_ln24_1_reg_3241_reg[5]),
        .I2(indvar_flatten47_reg_903[5]),
        .I3(indvar_flatten47_reg_903[6]),
        .I4(indvar_flatten47_reg_9031),
        .I5(add_ln24_1_reg_3241_reg[6]),
        .O(add_ln24_1_fu_1114_p2[6]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \add_ln24_1_reg_3241[6]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\add_ln24_1_reg_3241[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_1_reg_3241[7]_i_1 
       (.I0(\add_ln24_1_reg_3241[10]_i_3_n_0 ),
        .I1(add_ln24_1_reg_3241_reg[6]),
        .I2(indvar_flatten47_reg_903[6]),
        .I3(indvar_flatten47_reg_903[7]),
        .I4(indvar_flatten47_reg_9031),
        .I5(add_ln24_1_reg_3241_reg[7]),
        .O(add_ln24_1_fu_1114_p2[7]));
  LUT6 #(
    .INIT(64'h7F777FFF80888000)) 
    \add_ln24_1_reg_3241[8]_i_1 
       (.I0(sel0[6]),
        .I1(\add_ln24_1_reg_3241[10]_i_3_n_0 ),
        .I2(add_ln24_1_reg_3241_reg[7]),
        .I3(indvar_flatten47_reg_9031),
        .I4(indvar_flatten47_reg_903[7]),
        .I5(sel0[8]),
        .O(add_ln24_1_fu_1114_p2[8]));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln24_1_reg_3241[9]_i_1 
       (.I0(sel0[7]),
        .I1(\add_ln24_1_reg_3241[10]_i_3_n_0 ),
        .I2(sel0[6]),
        .I3(sel0[8]),
        .I4(sel0[9]),
        .O(add_ln24_1_fu_1114_p2[9]));
  FDRE \add_ln24_1_reg_3241_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_32410),
        .D(add_ln24_1_fu_1114_p2[0]),
        .Q(add_ln24_1_reg_3241_reg[0]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_3241_reg[10] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_32410),
        .D(add_ln24_1_fu_1114_p2[10]),
        .Q(add_ln24_1_reg_3241_reg[10]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_3241_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_32410),
        .D(add_ln24_1_fu_1114_p2[1]),
        .Q(add_ln24_1_reg_3241_reg[1]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_3241_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_32410),
        .D(add_ln24_1_fu_1114_p2[2]),
        .Q(add_ln24_1_reg_3241_reg[2]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_3241_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_32410),
        .D(add_ln24_1_fu_1114_p2[3]),
        .Q(add_ln24_1_reg_3241_reg[3]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_3241_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_32410),
        .D(add_ln24_1_fu_1114_p2[4]),
        .Q(add_ln24_1_reg_3241_reg[4]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_3241_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_32410),
        .D(add_ln24_1_fu_1114_p2[5]),
        .Q(add_ln24_1_reg_3241_reg[5]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_3241_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_32410),
        .D(add_ln24_1_fu_1114_p2[6]),
        .Q(add_ln24_1_reg_3241_reg[6]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_3241_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_32410),
        .D(add_ln24_1_fu_1114_p2[7]),
        .Q(add_ln24_1_reg_3241_reg[7]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_3241_reg[8] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_32410),
        .D(add_ln24_1_fu_1114_p2[8]),
        .Q(add_ln24_1_reg_3241_reg[8]),
        .R(1'b0));
  FDRE \add_ln24_1_reg_3241_reg[9] 
       (.C(ap_clk),
        .CE(add_ln24_1_reg_32410),
        .D(add_ln24_1_fu_1114_p2[9]),
        .Q(add_ln24_1_reg_3241_reg[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h515D)) 
    \add_ln24_reg_3250[0]_i_1 
       (.I0(tmp_15_fu_2216_p3[5]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I3(select_ln24_1_reg_3525[0]),
        .O(\add_ln24_reg_3250[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln24_reg_3250[1]_i_1 
       (.I0(tmp_15_fu_2216_p3[5]),
        .I1(select_ln24_1_reg_3525[0]),
        .I2(tmp_15_fu_2216_p3[6]),
        .I3(indvar_flatten47_reg_9031),
        .I4(select_ln24_1_reg_3525[1]),
        .O(\add_ln24_reg_3250[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_reg_3250[2]_i_1 
       (.I0(tempA_U_n_8),
        .I1(select_ln24_1_reg_3525[1]),
        .I2(tmp_15_fu_2216_p3[6]),
        .I3(tmp_15_fu_2216_p3[7]),
        .I4(indvar_flatten47_reg_9031),
        .I5(select_ln24_1_reg_3525[2]),
        .O(\add_ln24_reg_3250[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_reg_3250[3]_i_1 
       (.I0(\add_ln24_reg_3250[3]_i_2_n_0 ),
        .I1(select_ln24_1_reg_3525[2]),
        .I2(tmp_15_fu_2216_p3[7]),
        .I3(tmp_15_fu_2216_p3[8]),
        .I4(indvar_flatten47_reg_9031),
        .I5(select_ln24_1_reg_3525[3]),
        .O(\add_ln24_reg_3250[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hCCA000A0)) 
    \add_ln24_reg_3250[3]_i_2 
       (.I0(tmp_15_fu_2216_p3[6]),
        .I1(select_ln24_1_reg_3525[1]),
        .I2(tmp_15_fu_2216_p3[5]),
        .I3(indvar_flatten47_reg_9031),
        .I4(select_ln24_1_reg_3525[0]),
        .O(\add_ln24_reg_3250[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln24_reg_3250[4]_i_1 
       (.I0(tempA_U_n_12),
        .I1(select_ln24_1_reg_3525[3]),
        .I2(tmp_15_fu_2216_p3[8]),
        .I3(tmp_15_fu_2216_p3[9]),
        .I4(indvar_flatten47_reg_9031),
        .I5(select_ln24_1_reg_3525[4]),
        .O(\add_ln24_reg_3250[4]_i_1_n_0 ));
  FDRE \add_ln24_reg_3250_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(\add_ln24_reg_3250[0]_i_1_n_0 ),
        .Q(add_ln24_reg_3250[0]),
        .R(1'b0));
  FDRE \add_ln24_reg_3250_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(\add_ln24_reg_3250[1]_i_1_n_0 ),
        .Q(add_ln24_reg_3250[1]),
        .R(1'b0));
  FDRE \add_ln24_reg_3250_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(\add_ln24_reg_3250[2]_i_1_n_0 ),
        .Q(add_ln24_reg_3250[2]),
        .R(1'b0));
  FDRE \add_ln24_reg_3250_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(\add_ln24_reg_3250[3]_i_1_n_0 ),
        .Q(add_ln24_reg_3250[3]),
        .R(1'b0));
  FDRE \add_ln24_reg_3250_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(\add_ln24_reg_3250[4]_i_1_n_0 ),
        .Q(add_ln24_reg_3250[4]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \add_ln26_reg_3855[0]_i_1 
       (.I0(select_ln24_reg_3275[0]),
        .O(add_ln26_fu_2832_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln26_reg_3855[1]_i_1 
       (.I0(select_ln24_reg_3275[0]),
        .I1(select_ln24_reg_3275[1]),
        .O(add_ln26_fu_2832_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln26_reg_3855[2]_i_1 
       (.I0(select_ln24_reg_3275[0]),
        .I1(select_ln24_reg_3275[1]),
        .I2(select_ln24_reg_3275[2]),
        .O(add_ln26_fu_2832_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \add_ln26_reg_3855[3]_i_1 
       (.I0(select_ln24_reg_3275[1]),
        .I1(select_ln24_reg_3275[0]),
        .I2(select_ln24_reg_3275[2]),
        .I3(select_ln24_reg_3275[3]),
        .O(add_ln26_fu_2832_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \add_ln26_reg_3855[4]_i_1 
       (.I0(select_ln24_reg_3275[2]),
        .I1(select_ln24_reg_3275[0]),
        .I2(select_ln24_reg_3275[1]),
        .I3(select_ln24_reg_3275[3]),
        .I4(select_ln24_reg_3275[4]),
        .O(add_ln26_fu_2832_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \add_ln26_reg_3855[5]_i_2 
       (.I0(select_ln24_reg_3275[3]),
        .I1(select_ln24_reg_3275[1]),
        .I2(select_ln24_reg_3275[0]),
        .I3(select_ln24_reg_3275[2]),
        .I4(select_ln24_reg_3275[4]),
        .I5(select_ln24_reg_3275[5]),
        .O(add_ln26_fu_2832_p2[5]));
  FDRE \add_ln26_reg_3855_reg[0] 
       (.C(ap_clk),
        .CE(add_ln26_reg_38550),
        .D(add_ln26_fu_2832_p2[0]),
        .Q(add_ln26_reg_3855[0]),
        .R(1'b0));
  FDRE \add_ln26_reg_3855_reg[1] 
       (.C(ap_clk),
        .CE(add_ln26_reg_38550),
        .D(add_ln26_fu_2832_p2[1]),
        .Q(add_ln26_reg_3855[1]),
        .R(1'b0));
  FDRE \add_ln26_reg_3855_reg[2] 
       (.C(ap_clk),
        .CE(add_ln26_reg_38550),
        .D(add_ln26_fu_2832_p2[2]),
        .Q(add_ln26_reg_3855[2]),
        .R(1'b0));
  FDRE \add_ln26_reg_3855_reg[3] 
       (.C(ap_clk),
        .CE(add_ln26_reg_38550),
        .D(add_ln26_fu_2832_p2[3]),
        .Q(add_ln26_reg_3855[3]),
        .R(1'b0));
  FDRE \add_ln26_reg_3855_reg[4] 
       (.C(ap_clk),
        .CE(add_ln26_reg_38550),
        .D(add_ln26_fu_2832_p2[4]),
        .Q(add_ln26_reg_3855[4]),
        .R(1'b0));
  FDRE \add_ln26_reg_3855_reg[5] 
       (.C(ap_clk),
        .CE(add_ln26_reg_38550),
        .D(add_ln26_fu_2832_p2[5]),
        .Q(add_ln26_reg_3855[5]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[11]_i_10 
       (.I0(mul_ln33_12_reg_4030[10]),
        .I1(mul_ln33_13_reg_4080[10]),
        .I2(mul_ln33_15_reg_4085[10]),
        .O(\add_ln33_12_reg_4190[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[11]_i_11 
       (.I0(mul_ln33_12_reg_4030[9]),
        .I1(mul_ln33_13_reg_4080[9]),
        .I2(mul_ln33_15_reg_4085[9]),
        .O(\add_ln33_12_reg_4190[11]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[11]_i_12 
       (.I0(mul_ln33_12_reg_4030[8]),
        .I1(mul_ln33_13_reg_4080[8]),
        .I2(mul_ln33_15_reg_4085[8]),
        .O(\add_ln33_12_reg_4190[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[11]_i_13 
       (.I0(mul_ln33_12_reg_4030[7]),
        .I1(mul_ln33_13_reg_4080[7]),
        .I2(mul_ln33_15_reg_4085[7]),
        .O(\add_ln33_12_reg_4190[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[11]_i_2 
       (.I0(mul_ln33_14_reg_4035[10]),
        .I1(\add_ln33_12_reg_4190[11]_i_10_n_0 ),
        .I2(mul_ln33_12_reg_4030[9]),
        .I3(mul_ln33_15_reg_4085[9]),
        .I4(mul_ln33_13_reg_4080[9]),
        .O(\add_ln33_12_reg_4190[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[11]_i_3 
       (.I0(mul_ln33_14_reg_4035[9]),
        .I1(\add_ln33_12_reg_4190[11]_i_11_n_0 ),
        .I2(mul_ln33_12_reg_4030[8]),
        .I3(mul_ln33_15_reg_4085[8]),
        .I4(mul_ln33_13_reg_4080[8]),
        .O(\add_ln33_12_reg_4190[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[11]_i_4 
       (.I0(mul_ln33_14_reg_4035[8]),
        .I1(\add_ln33_12_reg_4190[11]_i_12_n_0 ),
        .I2(mul_ln33_12_reg_4030[7]),
        .I3(mul_ln33_15_reg_4085[7]),
        .I4(mul_ln33_13_reg_4080[7]),
        .O(\add_ln33_12_reg_4190[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[11]_i_5 
       (.I0(mul_ln33_14_reg_4035[7]),
        .I1(\add_ln33_12_reg_4190[11]_i_13_n_0 ),
        .I2(mul_ln33_12_reg_4030[6]),
        .I3(mul_ln33_15_reg_4085[6]),
        .I4(mul_ln33_13_reg_4080[6]),
        .O(\add_ln33_12_reg_4190[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[11]_i_6 
       (.I0(\add_ln33_12_reg_4190[11]_i_2_n_0 ),
        .I1(\add_ln33_12_reg_4190[15]_i_13_n_0 ),
        .I2(mul_ln33_14_reg_4035[11]),
        .I3(mul_ln33_13_reg_4080[10]),
        .I4(mul_ln33_15_reg_4085[10]),
        .I5(mul_ln33_12_reg_4030[10]),
        .O(\add_ln33_12_reg_4190[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[11]_i_7 
       (.I0(\add_ln33_12_reg_4190[11]_i_3_n_0 ),
        .I1(\add_ln33_12_reg_4190[11]_i_10_n_0 ),
        .I2(mul_ln33_14_reg_4035[10]),
        .I3(mul_ln33_13_reg_4080[9]),
        .I4(mul_ln33_15_reg_4085[9]),
        .I5(mul_ln33_12_reg_4030[9]),
        .O(\add_ln33_12_reg_4190[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[11]_i_8 
       (.I0(\add_ln33_12_reg_4190[11]_i_4_n_0 ),
        .I1(\add_ln33_12_reg_4190[11]_i_11_n_0 ),
        .I2(mul_ln33_14_reg_4035[9]),
        .I3(mul_ln33_13_reg_4080[8]),
        .I4(mul_ln33_15_reg_4085[8]),
        .I5(mul_ln33_12_reg_4030[8]),
        .O(\add_ln33_12_reg_4190[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[11]_i_9 
       (.I0(\add_ln33_12_reg_4190[11]_i_5_n_0 ),
        .I1(\add_ln33_12_reg_4190[11]_i_12_n_0 ),
        .I2(mul_ln33_14_reg_4035[8]),
        .I3(mul_ln33_13_reg_4080[7]),
        .I4(mul_ln33_15_reg_4085[7]),
        .I5(mul_ln33_12_reg_4030[7]),
        .O(\add_ln33_12_reg_4190[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[15]_i_10 
       (.I0(mul_ln33_12_reg_4030[14]),
        .I1(mul_ln33_13_reg_4080[14]),
        .I2(mul_ln33_15_reg_4085[14]),
        .O(\add_ln33_12_reg_4190[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[15]_i_11 
       (.I0(mul_ln33_12_reg_4030[13]),
        .I1(mul_ln33_13_reg_4080[13]),
        .I2(mul_ln33_15_reg_4085[13]),
        .O(\add_ln33_12_reg_4190[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[15]_i_12 
       (.I0(mul_ln33_12_reg_4030[12]),
        .I1(mul_ln33_13_reg_4080[12]),
        .I2(mul_ln33_15_reg_4085[12]),
        .O(\add_ln33_12_reg_4190[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[15]_i_13 
       (.I0(mul_ln33_12_reg_4030[11]),
        .I1(mul_ln33_13_reg_4080[11]),
        .I2(mul_ln33_15_reg_4085[11]),
        .O(\add_ln33_12_reg_4190[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[15]_i_2 
       (.I0(mul_ln33_14_reg_4035[14]),
        .I1(\add_ln33_12_reg_4190[15]_i_10_n_0 ),
        .I2(mul_ln33_12_reg_4030[13]),
        .I3(mul_ln33_15_reg_4085[13]),
        .I4(mul_ln33_13_reg_4080[13]),
        .O(\add_ln33_12_reg_4190[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[15]_i_3 
       (.I0(mul_ln33_14_reg_4035[13]),
        .I1(\add_ln33_12_reg_4190[15]_i_11_n_0 ),
        .I2(mul_ln33_12_reg_4030[12]),
        .I3(mul_ln33_15_reg_4085[12]),
        .I4(mul_ln33_13_reg_4080[12]),
        .O(\add_ln33_12_reg_4190[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[15]_i_4 
       (.I0(mul_ln33_14_reg_4035[12]),
        .I1(\add_ln33_12_reg_4190[15]_i_12_n_0 ),
        .I2(mul_ln33_12_reg_4030[11]),
        .I3(mul_ln33_15_reg_4085[11]),
        .I4(mul_ln33_13_reg_4080[11]),
        .O(\add_ln33_12_reg_4190[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[15]_i_5 
       (.I0(mul_ln33_14_reg_4035[11]),
        .I1(\add_ln33_12_reg_4190[15]_i_13_n_0 ),
        .I2(mul_ln33_12_reg_4030[10]),
        .I3(mul_ln33_15_reg_4085[10]),
        .I4(mul_ln33_13_reg_4080[10]),
        .O(\add_ln33_12_reg_4190[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[15]_i_6 
       (.I0(\add_ln33_12_reg_4190[15]_i_2_n_0 ),
        .I1(\add_ln33_12_reg_4190[19]_i_13_n_0 ),
        .I2(mul_ln33_14_reg_4035[15]),
        .I3(mul_ln33_13_reg_4080[14]),
        .I4(mul_ln33_15_reg_4085[14]),
        .I5(mul_ln33_12_reg_4030[14]),
        .O(\add_ln33_12_reg_4190[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[15]_i_7 
       (.I0(\add_ln33_12_reg_4190[15]_i_3_n_0 ),
        .I1(\add_ln33_12_reg_4190[15]_i_10_n_0 ),
        .I2(mul_ln33_14_reg_4035[14]),
        .I3(mul_ln33_13_reg_4080[13]),
        .I4(mul_ln33_15_reg_4085[13]),
        .I5(mul_ln33_12_reg_4030[13]),
        .O(\add_ln33_12_reg_4190[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[15]_i_8 
       (.I0(\add_ln33_12_reg_4190[15]_i_4_n_0 ),
        .I1(\add_ln33_12_reg_4190[15]_i_11_n_0 ),
        .I2(mul_ln33_14_reg_4035[13]),
        .I3(mul_ln33_13_reg_4080[12]),
        .I4(mul_ln33_15_reg_4085[12]),
        .I5(mul_ln33_12_reg_4030[12]),
        .O(\add_ln33_12_reg_4190[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[15]_i_9 
       (.I0(\add_ln33_12_reg_4190[15]_i_5_n_0 ),
        .I1(\add_ln33_12_reg_4190[15]_i_12_n_0 ),
        .I2(mul_ln33_14_reg_4035[12]),
        .I3(mul_ln33_13_reg_4080[11]),
        .I4(mul_ln33_15_reg_4085[11]),
        .I5(mul_ln33_12_reg_4030[11]),
        .O(\add_ln33_12_reg_4190[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[19]_i_10 
       (.I0(mul_ln33_12_reg_4030[18]),
        .I1(mul_ln33_13_reg_4080[18]),
        .I2(mul_ln33_15_reg_4085[18]),
        .O(\add_ln33_12_reg_4190[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[19]_i_11 
       (.I0(mul_ln33_12_reg_4030[17]),
        .I1(mul_ln33_13_reg_4080[17]),
        .I2(mul_ln33_15_reg_4085[17]),
        .O(\add_ln33_12_reg_4190[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[19]_i_12 
       (.I0(mul_ln33_12_reg_4030[16]),
        .I1(mul_ln33_13_reg_4080[16]),
        .I2(mul_ln33_15_reg_4085[16]),
        .O(\add_ln33_12_reg_4190[19]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[19]_i_13 
       (.I0(mul_ln33_12_reg_4030[15]),
        .I1(mul_ln33_13_reg_4080[15]),
        .I2(mul_ln33_15_reg_4085[15]),
        .O(\add_ln33_12_reg_4190[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[19]_i_2 
       (.I0(mul_ln33_14_reg_4035[18]),
        .I1(\add_ln33_12_reg_4190[19]_i_10_n_0 ),
        .I2(mul_ln33_12_reg_4030[17]),
        .I3(mul_ln33_15_reg_4085[17]),
        .I4(mul_ln33_13_reg_4080[17]),
        .O(\add_ln33_12_reg_4190[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[19]_i_3 
       (.I0(mul_ln33_14_reg_4035[17]),
        .I1(\add_ln33_12_reg_4190[19]_i_11_n_0 ),
        .I2(mul_ln33_12_reg_4030[16]),
        .I3(mul_ln33_15_reg_4085[16]),
        .I4(mul_ln33_13_reg_4080[16]),
        .O(\add_ln33_12_reg_4190[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[19]_i_4 
       (.I0(mul_ln33_14_reg_4035[16]),
        .I1(\add_ln33_12_reg_4190[19]_i_12_n_0 ),
        .I2(mul_ln33_12_reg_4030[15]),
        .I3(mul_ln33_15_reg_4085[15]),
        .I4(mul_ln33_13_reg_4080[15]),
        .O(\add_ln33_12_reg_4190[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[19]_i_5 
       (.I0(mul_ln33_14_reg_4035[15]),
        .I1(\add_ln33_12_reg_4190[19]_i_13_n_0 ),
        .I2(mul_ln33_12_reg_4030[14]),
        .I3(mul_ln33_15_reg_4085[14]),
        .I4(mul_ln33_13_reg_4080[14]),
        .O(\add_ln33_12_reg_4190[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[19]_i_6 
       (.I0(\add_ln33_12_reg_4190[19]_i_2_n_0 ),
        .I1(\add_ln33_12_reg_4190[23]_i_13_n_0 ),
        .I2(mul_ln33_14_reg_4035[19]),
        .I3(mul_ln33_13_reg_4080[18]),
        .I4(mul_ln33_15_reg_4085[18]),
        .I5(mul_ln33_12_reg_4030[18]),
        .O(\add_ln33_12_reg_4190[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[19]_i_7 
       (.I0(\add_ln33_12_reg_4190[19]_i_3_n_0 ),
        .I1(\add_ln33_12_reg_4190[19]_i_10_n_0 ),
        .I2(mul_ln33_14_reg_4035[18]),
        .I3(mul_ln33_13_reg_4080[17]),
        .I4(mul_ln33_15_reg_4085[17]),
        .I5(mul_ln33_12_reg_4030[17]),
        .O(\add_ln33_12_reg_4190[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[19]_i_8 
       (.I0(\add_ln33_12_reg_4190[19]_i_4_n_0 ),
        .I1(\add_ln33_12_reg_4190[19]_i_11_n_0 ),
        .I2(mul_ln33_14_reg_4035[17]),
        .I3(mul_ln33_13_reg_4080[16]),
        .I4(mul_ln33_15_reg_4085[16]),
        .I5(mul_ln33_12_reg_4030[16]),
        .O(\add_ln33_12_reg_4190[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[19]_i_9 
       (.I0(\add_ln33_12_reg_4190[19]_i_5_n_0 ),
        .I1(\add_ln33_12_reg_4190[19]_i_12_n_0 ),
        .I2(mul_ln33_14_reg_4035[16]),
        .I3(mul_ln33_13_reg_4080[15]),
        .I4(mul_ln33_15_reg_4085[15]),
        .I5(mul_ln33_12_reg_4030[15]),
        .O(\add_ln33_12_reg_4190[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[23]_i_10 
       (.I0(mul_ln33_12_reg_4030[22]),
        .I1(mul_ln33_13_reg_4080[22]),
        .I2(mul_ln33_15_reg_4085[22]),
        .O(\add_ln33_12_reg_4190[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[23]_i_11 
       (.I0(mul_ln33_12_reg_4030[21]),
        .I1(mul_ln33_13_reg_4080[21]),
        .I2(mul_ln33_15_reg_4085[21]),
        .O(\add_ln33_12_reg_4190[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[23]_i_12 
       (.I0(mul_ln33_12_reg_4030[20]),
        .I1(mul_ln33_13_reg_4080[20]),
        .I2(mul_ln33_15_reg_4085[20]),
        .O(\add_ln33_12_reg_4190[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[23]_i_13 
       (.I0(mul_ln33_12_reg_4030[19]),
        .I1(mul_ln33_13_reg_4080[19]),
        .I2(mul_ln33_15_reg_4085[19]),
        .O(\add_ln33_12_reg_4190[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[23]_i_2 
       (.I0(mul_ln33_14_reg_4035[22]),
        .I1(\add_ln33_12_reg_4190[23]_i_10_n_0 ),
        .I2(mul_ln33_12_reg_4030[21]),
        .I3(mul_ln33_15_reg_4085[21]),
        .I4(mul_ln33_13_reg_4080[21]),
        .O(\add_ln33_12_reg_4190[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[23]_i_3 
       (.I0(mul_ln33_14_reg_4035[21]),
        .I1(\add_ln33_12_reg_4190[23]_i_11_n_0 ),
        .I2(mul_ln33_12_reg_4030[20]),
        .I3(mul_ln33_15_reg_4085[20]),
        .I4(mul_ln33_13_reg_4080[20]),
        .O(\add_ln33_12_reg_4190[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[23]_i_4 
       (.I0(mul_ln33_14_reg_4035[20]),
        .I1(\add_ln33_12_reg_4190[23]_i_12_n_0 ),
        .I2(mul_ln33_12_reg_4030[19]),
        .I3(mul_ln33_15_reg_4085[19]),
        .I4(mul_ln33_13_reg_4080[19]),
        .O(\add_ln33_12_reg_4190[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[23]_i_5 
       (.I0(mul_ln33_14_reg_4035[19]),
        .I1(\add_ln33_12_reg_4190[23]_i_13_n_0 ),
        .I2(mul_ln33_12_reg_4030[18]),
        .I3(mul_ln33_15_reg_4085[18]),
        .I4(mul_ln33_13_reg_4080[18]),
        .O(\add_ln33_12_reg_4190[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[23]_i_6 
       (.I0(\add_ln33_12_reg_4190[23]_i_2_n_0 ),
        .I1(\add_ln33_12_reg_4190[27]_i_13_n_0 ),
        .I2(mul_ln33_14_reg_4035[23]),
        .I3(mul_ln33_13_reg_4080[22]),
        .I4(mul_ln33_15_reg_4085[22]),
        .I5(mul_ln33_12_reg_4030[22]),
        .O(\add_ln33_12_reg_4190[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[23]_i_7 
       (.I0(\add_ln33_12_reg_4190[23]_i_3_n_0 ),
        .I1(\add_ln33_12_reg_4190[23]_i_10_n_0 ),
        .I2(mul_ln33_14_reg_4035[22]),
        .I3(mul_ln33_13_reg_4080[21]),
        .I4(mul_ln33_15_reg_4085[21]),
        .I5(mul_ln33_12_reg_4030[21]),
        .O(\add_ln33_12_reg_4190[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[23]_i_8 
       (.I0(\add_ln33_12_reg_4190[23]_i_4_n_0 ),
        .I1(\add_ln33_12_reg_4190[23]_i_11_n_0 ),
        .I2(mul_ln33_14_reg_4035[21]),
        .I3(mul_ln33_13_reg_4080[20]),
        .I4(mul_ln33_15_reg_4085[20]),
        .I5(mul_ln33_12_reg_4030[20]),
        .O(\add_ln33_12_reg_4190[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[23]_i_9 
       (.I0(\add_ln33_12_reg_4190[23]_i_5_n_0 ),
        .I1(\add_ln33_12_reg_4190[23]_i_12_n_0 ),
        .I2(mul_ln33_14_reg_4035[20]),
        .I3(mul_ln33_13_reg_4080[19]),
        .I4(mul_ln33_15_reg_4085[19]),
        .I5(mul_ln33_12_reg_4030[19]),
        .O(\add_ln33_12_reg_4190[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[27]_i_10 
       (.I0(mul_ln33_12_reg_4030[26]),
        .I1(mul_ln33_13_reg_4080[26]),
        .I2(mul_ln33_15_reg_4085[26]),
        .O(\add_ln33_12_reg_4190[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[27]_i_11 
       (.I0(mul_ln33_12_reg_4030[25]),
        .I1(mul_ln33_13_reg_4080[25]),
        .I2(mul_ln33_15_reg_4085[25]),
        .O(\add_ln33_12_reg_4190[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[27]_i_12 
       (.I0(mul_ln33_12_reg_4030[24]),
        .I1(mul_ln33_13_reg_4080[24]),
        .I2(mul_ln33_15_reg_4085[24]),
        .O(\add_ln33_12_reg_4190[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[27]_i_13 
       (.I0(mul_ln33_12_reg_4030[23]),
        .I1(mul_ln33_13_reg_4080[23]),
        .I2(mul_ln33_15_reg_4085[23]),
        .O(\add_ln33_12_reg_4190[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[27]_i_2 
       (.I0(mul_ln33_14_reg_4035[26]),
        .I1(\add_ln33_12_reg_4190[27]_i_10_n_0 ),
        .I2(mul_ln33_12_reg_4030[25]),
        .I3(mul_ln33_15_reg_4085[25]),
        .I4(mul_ln33_13_reg_4080[25]),
        .O(\add_ln33_12_reg_4190[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[27]_i_3 
       (.I0(mul_ln33_14_reg_4035[25]),
        .I1(\add_ln33_12_reg_4190[27]_i_11_n_0 ),
        .I2(mul_ln33_12_reg_4030[24]),
        .I3(mul_ln33_15_reg_4085[24]),
        .I4(mul_ln33_13_reg_4080[24]),
        .O(\add_ln33_12_reg_4190[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[27]_i_4 
       (.I0(mul_ln33_14_reg_4035[24]),
        .I1(\add_ln33_12_reg_4190[27]_i_12_n_0 ),
        .I2(mul_ln33_12_reg_4030[23]),
        .I3(mul_ln33_15_reg_4085[23]),
        .I4(mul_ln33_13_reg_4080[23]),
        .O(\add_ln33_12_reg_4190[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[27]_i_5 
       (.I0(mul_ln33_14_reg_4035[23]),
        .I1(\add_ln33_12_reg_4190[27]_i_13_n_0 ),
        .I2(mul_ln33_12_reg_4030[22]),
        .I3(mul_ln33_15_reg_4085[22]),
        .I4(mul_ln33_13_reg_4080[22]),
        .O(\add_ln33_12_reg_4190[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[27]_i_6 
       (.I0(\add_ln33_12_reg_4190[27]_i_2_n_0 ),
        .I1(\add_ln33_12_reg_4190[31]_i_11_n_0 ),
        .I2(mul_ln33_14_reg_4035[27]),
        .I3(mul_ln33_13_reg_4080[26]),
        .I4(mul_ln33_15_reg_4085[26]),
        .I5(mul_ln33_12_reg_4030[26]),
        .O(\add_ln33_12_reg_4190[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[27]_i_7 
       (.I0(\add_ln33_12_reg_4190[27]_i_3_n_0 ),
        .I1(\add_ln33_12_reg_4190[27]_i_10_n_0 ),
        .I2(mul_ln33_14_reg_4035[26]),
        .I3(mul_ln33_13_reg_4080[25]),
        .I4(mul_ln33_15_reg_4085[25]),
        .I5(mul_ln33_12_reg_4030[25]),
        .O(\add_ln33_12_reg_4190[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[27]_i_8 
       (.I0(\add_ln33_12_reg_4190[27]_i_4_n_0 ),
        .I1(\add_ln33_12_reg_4190[27]_i_11_n_0 ),
        .I2(mul_ln33_14_reg_4035[25]),
        .I3(mul_ln33_13_reg_4080[24]),
        .I4(mul_ln33_15_reg_4085[24]),
        .I5(mul_ln33_12_reg_4030[24]),
        .O(\add_ln33_12_reg_4190[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[27]_i_9 
       (.I0(\add_ln33_12_reg_4190[27]_i_5_n_0 ),
        .I1(\add_ln33_12_reg_4190[27]_i_12_n_0 ),
        .I2(mul_ln33_14_reg_4035[24]),
        .I3(mul_ln33_13_reg_4080[23]),
        .I4(mul_ln33_15_reg_4085[23]),
        .I5(mul_ln33_12_reg_4030[23]),
        .O(\add_ln33_12_reg_4190[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[31]_i_10 
       (.I0(mul_ln33_12_reg_4030[28]),
        .I1(mul_ln33_13_reg_4080[28]),
        .I2(mul_ln33_15_reg_4085[28]),
        .O(\add_ln33_12_reg_4190[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[31]_i_11 
       (.I0(mul_ln33_12_reg_4030[27]),
        .I1(mul_ln33_13_reg_4080[27]),
        .I2(mul_ln33_15_reg_4085[27]),
        .O(\add_ln33_12_reg_4190[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_12_reg_4190[31]_i_12 
       (.I0(mul_ln33_13_reg_4080[29]),
        .I1(mul_ln33_15_reg_4085[29]),
        .I2(mul_ln33_12_reg_4030[29]),
        .O(\add_ln33_12_reg_4190[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_12_reg_4190[31]_i_13 
       (.I0(mul_ln33_15_reg_4085[31]),
        .I1(mul_ln33_13_reg_4080[31]),
        .I2(mul_ln33_12_reg_4030[31]),
        .I3(mul_ln33_14_reg_4035[31]),
        .O(\add_ln33_12_reg_4190[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[31]_i_14 
       (.I0(mul_ln33_12_reg_4030[30]),
        .I1(mul_ln33_13_reg_4080[30]),
        .I2(mul_ln33_15_reg_4085[30]),
        .O(\add_ln33_12_reg_4190[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[31]_i_2 
       (.I0(mul_ln33_14_reg_4035[29]),
        .I1(\add_ln33_12_reg_4190[31]_i_9_n_0 ),
        .I2(mul_ln33_12_reg_4030[28]),
        .I3(mul_ln33_15_reg_4085[28]),
        .I4(mul_ln33_13_reg_4080[28]),
        .O(\add_ln33_12_reg_4190[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[31]_i_3 
       (.I0(mul_ln33_14_reg_4035[28]),
        .I1(\add_ln33_12_reg_4190[31]_i_10_n_0 ),
        .I2(mul_ln33_12_reg_4030[27]),
        .I3(mul_ln33_15_reg_4085[27]),
        .I4(mul_ln33_13_reg_4080[27]),
        .O(\add_ln33_12_reg_4190[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[31]_i_4 
       (.I0(mul_ln33_14_reg_4035[27]),
        .I1(\add_ln33_12_reg_4190[31]_i_11_n_0 ),
        .I2(mul_ln33_12_reg_4030[26]),
        .I3(mul_ln33_15_reg_4085[26]),
        .I4(mul_ln33_13_reg_4080[26]),
        .O(\add_ln33_12_reg_4190[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln33_12_reg_4190[31]_i_5 
       (.I0(\add_ln33_12_reg_4190[31]_i_12_n_0 ),
        .I1(mul_ln33_14_reg_4035[30]),
        .I2(\add_ln33_12_reg_4190[31]_i_13_n_0 ),
        .I3(mul_ln33_13_reg_4080[30]),
        .I4(mul_ln33_15_reg_4085[30]),
        .I5(mul_ln33_12_reg_4030[30]),
        .O(\add_ln33_12_reg_4190[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[31]_i_6 
       (.I0(\add_ln33_12_reg_4190[31]_i_2_n_0 ),
        .I1(\add_ln33_12_reg_4190[31]_i_14_n_0 ),
        .I2(mul_ln33_14_reg_4035[30]),
        .I3(mul_ln33_13_reg_4080[29]),
        .I4(mul_ln33_15_reg_4085[29]),
        .I5(mul_ln33_12_reg_4030[29]),
        .O(\add_ln33_12_reg_4190[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[31]_i_7 
       (.I0(\add_ln33_12_reg_4190[31]_i_3_n_0 ),
        .I1(\add_ln33_12_reg_4190[31]_i_9_n_0 ),
        .I2(mul_ln33_14_reg_4035[29]),
        .I3(mul_ln33_13_reg_4080[28]),
        .I4(mul_ln33_15_reg_4085[28]),
        .I5(mul_ln33_12_reg_4030[28]),
        .O(\add_ln33_12_reg_4190[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[31]_i_8 
       (.I0(\add_ln33_12_reg_4190[31]_i_4_n_0 ),
        .I1(\add_ln33_12_reg_4190[31]_i_10_n_0 ),
        .I2(mul_ln33_14_reg_4035[28]),
        .I3(mul_ln33_13_reg_4080[27]),
        .I4(mul_ln33_15_reg_4085[27]),
        .I5(mul_ln33_12_reg_4030[27]),
        .O(\add_ln33_12_reg_4190[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[31]_i_9 
       (.I0(mul_ln33_12_reg_4030[29]),
        .I1(mul_ln33_13_reg_4080[29]),
        .I2(mul_ln33_15_reg_4085[29]),
        .O(\add_ln33_12_reg_4190[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[3]_i_2 
       (.I0(mul_ln33_14_reg_4035[2]),
        .I1(\add_ln33_12_reg_4190[3]_i_9_n_0 ),
        .I2(mul_ln33_12_reg_4030[1]),
        .I3(mul_ln33_15_reg_4085[1]),
        .I4(mul_ln33_13_reg_4080[1]),
        .O(\add_ln33_12_reg_4190[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln33_12_reg_4190[3]_i_3 
       (.I0(mul_ln33_12_reg_4030[1]),
        .I1(mul_ln33_15_reg_4085[1]),
        .I2(mul_ln33_13_reg_4080[1]),
        .I3(mul_ln33_14_reg_4035[2]),
        .I4(\add_ln33_12_reg_4190[3]_i_9_n_0 ),
        .O(\add_ln33_12_reg_4190[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_12_reg_4190[3]_i_4 
       (.I0(mul_ln33_15_reg_4085[1]),
        .I1(mul_ln33_13_reg_4080[1]),
        .I2(mul_ln33_12_reg_4030[1]),
        .I3(mul_ln33_14_reg_4035[1]),
        .O(\add_ln33_12_reg_4190[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[3]_i_5 
       (.I0(\add_ln33_12_reg_4190[3]_i_2_n_0 ),
        .I1(\add_ln33_12_reg_4190[7]_i_13_n_0 ),
        .I2(mul_ln33_14_reg_4035[3]),
        .I3(mul_ln33_13_reg_4080[2]),
        .I4(mul_ln33_15_reg_4085[2]),
        .I5(mul_ln33_12_reg_4030[2]),
        .O(\add_ln33_12_reg_4190[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln33_12_reg_4190[3]_i_6 
       (.I0(\add_ln33_12_reg_4190[3]_i_9_n_0 ),
        .I1(mul_ln33_14_reg_4035[2]),
        .I2(mul_ln33_12_reg_4030[1]),
        .I3(mul_ln33_13_reg_4080[1]),
        .I4(mul_ln33_15_reg_4085[1]),
        .I5(mul_ln33_14_reg_4035[1]),
        .O(\add_ln33_12_reg_4190[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln33_12_reg_4190[3]_i_7 
       (.I0(\add_ln33_12_reg_4190[3]_i_4_n_0 ),
        .I1(mul_ln33_12_reg_4030[0]),
        .I2(mul_ln33_15_reg_4085[0]),
        .I3(mul_ln33_13_reg_4080[0]),
        .O(\add_ln33_12_reg_4190[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_12_reg_4190[3]_i_8 
       (.I0(mul_ln33_15_reg_4085[0]),
        .I1(mul_ln33_13_reg_4080[0]),
        .I2(mul_ln33_12_reg_4030[0]),
        .I3(mul_ln33_14_reg_4035[0]),
        .O(\add_ln33_12_reg_4190[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[3]_i_9 
       (.I0(mul_ln33_12_reg_4030[2]),
        .I1(mul_ln33_13_reg_4080[2]),
        .I2(mul_ln33_15_reg_4085[2]),
        .O(\add_ln33_12_reg_4190[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[7]_i_10 
       (.I0(mul_ln33_12_reg_4030[6]),
        .I1(mul_ln33_13_reg_4080[6]),
        .I2(mul_ln33_15_reg_4085[6]),
        .O(\add_ln33_12_reg_4190[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[7]_i_11 
       (.I0(mul_ln33_12_reg_4030[5]),
        .I1(mul_ln33_13_reg_4080[5]),
        .I2(mul_ln33_15_reg_4085[5]),
        .O(\add_ln33_12_reg_4190[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[7]_i_12 
       (.I0(mul_ln33_12_reg_4030[4]),
        .I1(mul_ln33_13_reg_4080[4]),
        .I2(mul_ln33_15_reg_4085[4]),
        .O(\add_ln33_12_reg_4190[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_12_reg_4190[7]_i_13 
       (.I0(mul_ln33_12_reg_4030[3]),
        .I1(mul_ln33_13_reg_4080[3]),
        .I2(mul_ln33_15_reg_4085[3]),
        .O(\add_ln33_12_reg_4190[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[7]_i_2 
       (.I0(mul_ln33_14_reg_4035[6]),
        .I1(\add_ln33_12_reg_4190[7]_i_10_n_0 ),
        .I2(mul_ln33_12_reg_4030[5]),
        .I3(mul_ln33_15_reg_4085[5]),
        .I4(mul_ln33_13_reg_4080[5]),
        .O(\add_ln33_12_reg_4190[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[7]_i_3 
       (.I0(mul_ln33_14_reg_4035[5]),
        .I1(\add_ln33_12_reg_4190[7]_i_11_n_0 ),
        .I2(mul_ln33_12_reg_4030[4]),
        .I3(mul_ln33_15_reg_4085[4]),
        .I4(mul_ln33_13_reg_4080[4]),
        .O(\add_ln33_12_reg_4190[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[7]_i_4 
       (.I0(mul_ln33_14_reg_4035[4]),
        .I1(\add_ln33_12_reg_4190[7]_i_12_n_0 ),
        .I2(mul_ln33_12_reg_4030[3]),
        .I3(mul_ln33_15_reg_4085[3]),
        .I4(mul_ln33_13_reg_4080[3]),
        .O(\add_ln33_12_reg_4190[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_12_reg_4190[7]_i_5 
       (.I0(mul_ln33_14_reg_4035[3]),
        .I1(\add_ln33_12_reg_4190[7]_i_13_n_0 ),
        .I2(mul_ln33_12_reg_4030[2]),
        .I3(mul_ln33_15_reg_4085[2]),
        .I4(mul_ln33_13_reg_4080[2]),
        .O(\add_ln33_12_reg_4190[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[7]_i_6 
       (.I0(\add_ln33_12_reg_4190[7]_i_2_n_0 ),
        .I1(\add_ln33_12_reg_4190[11]_i_13_n_0 ),
        .I2(mul_ln33_14_reg_4035[7]),
        .I3(mul_ln33_13_reg_4080[6]),
        .I4(mul_ln33_15_reg_4085[6]),
        .I5(mul_ln33_12_reg_4030[6]),
        .O(\add_ln33_12_reg_4190[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[7]_i_7 
       (.I0(\add_ln33_12_reg_4190[7]_i_3_n_0 ),
        .I1(\add_ln33_12_reg_4190[7]_i_10_n_0 ),
        .I2(mul_ln33_14_reg_4035[6]),
        .I3(mul_ln33_13_reg_4080[5]),
        .I4(mul_ln33_15_reg_4085[5]),
        .I5(mul_ln33_12_reg_4030[5]),
        .O(\add_ln33_12_reg_4190[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[7]_i_8 
       (.I0(\add_ln33_12_reg_4190[7]_i_4_n_0 ),
        .I1(\add_ln33_12_reg_4190[7]_i_11_n_0 ),
        .I2(mul_ln33_14_reg_4035[5]),
        .I3(mul_ln33_13_reg_4080[4]),
        .I4(mul_ln33_15_reg_4085[4]),
        .I5(mul_ln33_12_reg_4030[4]),
        .O(\add_ln33_12_reg_4190[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_12_reg_4190[7]_i_9 
       (.I0(\add_ln33_12_reg_4190[7]_i_5_n_0 ),
        .I1(\add_ln33_12_reg_4190[7]_i_12_n_0 ),
        .I2(mul_ln33_14_reg_4035[4]),
        .I3(mul_ln33_13_reg_4080[3]),
        .I4(mul_ln33_15_reg_4085[3]),
        .I5(mul_ln33_12_reg_4030[3]),
        .O(\add_ln33_12_reg_4190[7]_i_9_n_0 ));
  FDRE \add_ln33_12_reg_4190_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[0]),
        .Q(add_ln33_12_reg_4190[0]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[10]),
        .Q(add_ln33_12_reg_4190[10]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[11]),
        .Q(add_ln33_12_reg_4190[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_12_reg_4190_reg[11]_i_1 
       (.CI(\add_ln33_12_reg_4190_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_12_reg_4190_reg[11]_i_1_n_0 ,\add_ln33_12_reg_4190_reg[11]_i_1_n_1 ,\add_ln33_12_reg_4190_reg[11]_i_1_n_2 ,\add_ln33_12_reg_4190_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_12_reg_4190[11]_i_2_n_0 ,\add_ln33_12_reg_4190[11]_i_3_n_0 ,\add_ln33_12_reg_4190[11]_i_4_n_0 ,\add_ln33_12_reg_4190[11]_i_5_n_0 }),
        .O(add_ln33_12_fu_2991_p2[11:8]),
        .S({\add_ln33_12_reg_4190[11]_i_6_n_0 ,\add_ln33_12_reg_4190[11]_i_7_n_0 ,\add_ln33_12_reg_4190[11]_i_8_n_0 ,\add_ln33_12_reg_4190[11]_i_9_n_0 }));
  FDRE \add_ln33_12_reg_4190_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[12]),
        .Q(add_ln33_12_reg_4190[12]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[13]),
        .Q(add_ln33_12_reg_4190[13]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[14]),
        .Q(add_ln33_12_reg_4190[14]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[15]),
        .Q(add_ln33_12_reg_4190[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_12_reg_4190_reg[15]_i_1 
       (.CI(\add_ln33_12_reg_4190_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_12_reg_4190_reg[15]_i_1_n_0 ,\add_ln33_12_reg_4190_reg[15]_i_1_n_1 ,\add_ln33_12_reg_4190_reg[15]_i_1_n_2 ,\add_ln33_12_reg_4190_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_12_reg_4190[15]_i_2_n_0 ,\add_ln33_12_reg_4190[15]_i_3_n_0 ,\add_ln33_12_reg_4190[15]_i_4_n_0 ,\add_ln33_12_reg_4190[15]_i_5_n_0 }),
        .O(add_ln33_12_fu_2991_p2[15:12]),
        .S({\add_ln33_12_reg_4190[15]_i_6_n_0 ,\add_ln33_12_reg_4190[15]_i_7_n_0 ,\add_ln33_12_reg_4190[15]_i_8_n_0 ,\add_ln33_12_reg_4190[15]_i_9_n_0 }));
  FDRE \add_ln33_12_reg_4190_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[16]),
        .Q(add_ln33_12_reg_4190[16]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[17]),
        .Q(add_ln33_12_reg_4190[17]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[18]),
        .Q(add_ln33_12_reg_4190[18]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[19]),
        .Q(add_ln33_12_reg_4190[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_12_reg_4190_reg[19]_i_1 
       (.CI(\add_ln33_12_reg_4190_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_12_reg_4190_reg[19]_i_1_n_0 ,\add_ln33_12_reg_4190_reg[19]_i_1_n_1 ,\add_ln33_12_reg_4190_reg[19]_i_1_n_2 ,\add_ln33_12_reg_4190_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_12_reg_4190[19]_i_2_n_0 ,\add_ln33_12_reg_4190[19]_i_3_n_0 ,\add_ln33_12_reg_4190[19]_i_4_n_0 ,\add_ln33_12_reg_4190[19]_i_5_n_0 }),
        .O(add_ln33_12_fu_2991_p2[19:16]),
        .S({\add_ln33_12_reg_4190[19]_i_6_n_0 ,\add_ln33_12_reg_4190[19]_i_7_n_0 ,\add_ln33_12_reg_4190[19]_i_8_n_0 ,\add_ln33_12_reg_4190[19]_i_9_n_0 }));
  FDRE \add_ln33_12_reg_4190_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[1]),
        .Q(add_ln33_12_reg_4190[1]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[20]),
        .Q(add_ln33_12_reg_4190[20]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[21]),
        .Q(add_ln33_12_reg_4190[21]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[22]),
        .Q(add_ln33_12_reg_4190[22]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[23]),
        .Q(add_ln33_12_reg_4190[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_12_reg_4190_reg[23]_i_1 
       (.CI(\add_ln33_12_reg_4190_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_12_reg_4190_reg[23]_i_1_n_0 ,\add_ln33_12_reg_4190_reg[23]_i_1_n_1 ,\add_ln33_12_reg_4190_reg[23]_i_1_n_2 ,\add_ln33_12_reg_4190_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_12_reg_4190[23]_i_2_n_0 ,\add_ln33_12_reg_4190[23]_i_3_n_0 ,\add_ln33_12_reg_4190[23]_i_4_n_0 ,\add_ln33_12_reg_4190[23]_i_5_n_0 }),
        .O(add_ln33_12_fu_2991_p2[23:20]),
        .S({\add_ln33_12_reg_4190[23]_i_6_n_0 ,\add_ln33_12_reg_4190[23]_i_7_n_0 ,\add_ln33_12_reg_4190[23]_i_8_n_0 ,\add_ln33_12_reg_4190[23]_i_9_n_0 }));
  FDRE \add_ln33_12_reg_4190_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[24]),
        .Q(add_ln33_12_reg_4190[24]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[25]),
        .Q(add_ln33_12_reg_4190[25]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[26]),
        .Q(add_ln33_12_reg_4190[26]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[27]),
        .Q(add_ln33_12_reg_4190[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_12_reg_4190_reg[27]_i_1 
       (.CI(\add_ln33_12_reg_4190_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_12_reg_4190_reg[27]_i_1_n_0 ,\add_ln33_12_reg_4190_reg[27]_i_1_n_1 ,\add_ln33_12_reg_4190_reg[27]_i_1_n_2 ,\add_ln33_12_reg_4190_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_12_reg_4190[27]_i_2_n_0 ,\add_ln33_12_reg_4190[27]_i_3_n_0 ,\add_ln33_12_reg_4190[27]_i_4_n_0 ,\add_ln33_12_reg_4190[27]_i_5_n_0 }),
        .O(add_ln33_12_fu_2991_p2[27:24]),
        .S({\add_ln33_12_reg_4190[27]_i_6_n_0 ,\add_ln33_12_reg_4190[27]_i_7_n_0 ,\add_ln33_12_reg_4190[27]_i_8_n_0 ,\add_ln33_12_reg_4190[27]_i_9_n_0 }));
  FDRE \add_ln33_12_reg_4190_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[28]),
        .Q(add_ln33_12_reg_4190[28]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[29]),
        .Q(add_ln33_12_reg_4190[29]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[2]),
        .Q(add_ln33_12_reg_4190[2]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[30]),
        .Q(add_ln33_12_reg_4190[30]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[31]),
        .Q(add_ln33_12_reg_4190[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_12_reg_4190_reg[31]_i_1 
       (.CI(\add_ln33_12_reg_4190_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_12_reg_4190_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln33_12_reg_4190_reg[31]_i_1_n_1 ,\add_ln33_12_reg_4190_reg[31]_i_1_n_2 ,\add_ln33_12_reg_4190_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln33_12_reg_4190[31]_i_2_n_0 ,\add_ln33_12_reg_4190[31]_i_3_n_0 ,\add_ln33_12_reg_4190[31]_i_4_n_0 }),
        .O(add_ln33_12_fu_2991_p2[31:28]),
        .S({\add_ln33_12_reg_4190[31]_i_5_n_0 ,\add_ln33_12_reg_4190[31]_i_6_n_0 ,\add_ln33_12_reg_4190[31]_i_7_n_0 ,\add_ln33_12_reg_4190[31]_i_8_n_0 }));
  FDRE \add_ln33_12_reg_4190_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[3]),
        .Q(add_ln33_12_reg_4190[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_12_reg_4190_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_12_reg_4190_reg[3]_i_1_n_0 ,\add_ln33_12_reg_4190_reg[3]_i_1_n_1 ,\add_ln33_12_reg_4190_reg[3]_i_1_n_2 ,\add_ln33_12_reg_4190_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_12_reg_4190[3]_i_2_n_0 ,\add_ln33_12_reg_4190[3]_i_3_n_0 ,\add_ln33_12_reg_4190[3]_i_4_n_0 ,mul_ln33_14_reg_4035[0]}),
        .O(add_ln33_12_fu_2991_p2[3:0]),
        .S({\add_ln33_12_reg_4190[3]_i_5_n_0 ,\add_ln33_12_reg_4190[3]_i_6_n_0 ,\add_ln33_12_reg_4190[3]_i_7_n_0 ,\add_ln33_12_reg_4190[3]_i_8_n_0 }));
  FDRE \add_ln33_12_reg_4190_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[4]),
        .Q(add_ln33_12_reg_4190[4]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[5]),
        .Q(add_ln33_12_reg_4190[5]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[6]),
        .Q(add_ln33_12_reg_4190[6]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[7]),
        .Q(add_ln33_12_reg_4190[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_12_reg_4190_reg[7]_i_1 
       (.CI(\add_ln33_12_reg_4190_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_12_reg_4190_reg[7]_i_1_n_0 ,\add_ln33_12_reg_4190_reg[7]_i_1_n_1 ,\add_ln33_12_reg_4190_reg[7]_i_1_n_2 ,\add_ln33_12_reg_4190_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_12_reg_4190[7]_i_2_n_0 ,\add_ln33_12_reg_4190[7]_i_3_n_0 ,\add_ln33_12_reg_4190[7]_i_4_n_0 ,\add_ln33_12_reg_4190[7]_i_5_n_0 }),
        .O(add_ln33_12_fu_2991_p2[7:4]),
        .S({\add_ln33_12_reg_4190[7]_i_6_n_0 ,\add_ln33_12_reg_4190[7]_i_7_n_0 ,\add_ln33_12_reg_4190[7]_i_8_n_0 ,\add_ln33_12_reg_4190[7]_i_9_n_0 }));
  FDRE \add_ln33_12_reg_4190_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[8]),
        .Q(add_ln33_12_reg_4190[8]),
        .R(1'b0));
  FDRE \add_ln33_12_reg_4190_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_12_fu_2991_p2[9]),
        .Q(add_ln33_12_reg_4190[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[11]_i_11 
       (.I0(mul_ln33_8_reg_4165[6]),
        .I1(mul_ln33_10_reg_4175[6]),
        .I2(add_ln33_12_reg_4190[6]),
        .O(\add_ln33_13_reg_4225[11]_i_11_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[11]_i_12 
       (.I0(mul_ln33_8_reg_4165[5]),
        .I1(mul_ln33_10_reg_4175[5]),
        .I2(add_ln33_12_reg_4190[5]),
        .O(\add_ln33_13_reg_4225[11]_i_12_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[11]_i_13 
       (.I0(mul_ln33_8_reg_4165[4]),
        .I1(mul_ln33_10_reg_4175[4]),
        .I2(add_ln33_12_reg_4190[4]),
        .O(\add_ln33_13_reg_4225[11]_i_13_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[11]_i_14 
       (.I0(mul_ln33_8_reg_4165[3]),
        .I1(mul_ln33_10_reg_4175[3]),
        .I2(add_ln33_12_reg_4190[3]),
        .O(\add_ln33_13_reg_4225[11]_i_14_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[11]_i_15 
       (.I0(mul_ln33_8_reg_4165[7]),
        .I1(mul_ln33_10_reg_4175[7]),
        .I2(add_ln33_12_reg_4190[7]),
        .I3(\add_ln33_13_reg_4225[11]_i_11_n_0 ),
        .O(\add_ln33_13_reg_4225[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[11]_i_16 
       (.I0(mul_ln33_8_reg_4165[6]),
        .I1(mul_ln33_10_reg_4175[6]),
        .I2(add_ln33_12_reg_4190[6]),
        .I3(\add_ln33_13_reg_4225[11]_i_12_n_0 ),
        .O(\add_ln33_13_reg_4225[11]_i_16_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[11]_i_17 
       (.I0(mul_ln33_8_reg_4165[5]),
        .I1(mul_ln33_10_reg_4175[5]),
        .I2(add_ln33_12_reg_4190[5]),
        .I3(\add_ln33_13_reg_4225[11]_i_13_n_0 ),
        .O(\add_ln33_13_reg_4225[11]_i_17_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[11]_i_18 
       (.I0(mul_ln33_8_reg_4165[4]),
        .I1(mul_ln33_10_reg_4175[4]),
        .I2(add_ln33_12_reg_4190[4]),
        .I3(\add_ln33_13_reg_4225[11]_i_14_n_0 ),
        .O(\add_ln33_13_reg_4225[11]_i_18_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[11]_i_2 
       (.I0(\add_ln33_13_reg_4225_reg[15]_i_10_n_5 ),
        .I1(mul_ln33_9_reg_4170[10]),
        .I2(mul_ln33_11_reg_4180[10]),
        .O(\add_ln33_13_reg_4225[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[11]_i_3 
       (.I0(\add_ln33_13_reg_4225_reg[15]_i_10_n_6 ),
        .I1(mul_ln33_9_reg_4170[9]),
        .I2(mul_ln33_11_reg_4180[9]),
        .O(\add_ln33_13_reg_4225[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[11]_i_4 
       (.I0(\add_ln33_13_reg_4225_reg[15]_i_10_n_7 ),
        .I1(mul_ln33_9_reg_4170[8]),
        .I2(mul_ln33_11_reg_4180[8]),
        .O(\add_ln33_13_reg_4225[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[11]_i_5 
       (.I0(\add_ln33_13_reg_4225_reg[11]_i_10_n_4 ),
        .I1(mul_ln33_9_reg_4170[7]),
        .I2(mul_ln33_11_reg_4180[7]),
        .O(\add_ln33_13_reg_4225[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[11]_i_6 
       (.I0(\add_ln33_13_reg_4225_reg[15]_i_10_n_4 ),
        .I1(mul_ln33_9_reg_4170[11]),
        .I2(mul_ln33_11_reg_4180[11]),
        .I3(\add_ln33_13_reg_4225[11]_i_2_n_0 ),
        .O(\add_ln33_13_reg_4225[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair100" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[11]_i_7 
       (.I0(\add_ln33_13_reg_4225_reg[15]_i_10_n_5 ),
        .I1(mul_ln33_9_reg_4170[10]),
        .I2(mul_ln33_11_reg_4180[10]),
        .I3(\add_ln33_13_reg_4225[11]_i_3_n_0 ),
        .O(\add_ln33_13_reg_4225[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair99" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[11]_i_8 
       (.I0(\add_ln33_13_reg_4225_reg[15]_i_10_n_6 ),
        .I1(mul_ln33_9_reg_4170[9]),
        .I2(mul_ln33_11_reg_4180[9]),
        .I3(\add_ln33_13_reg_4225[11]_i_4_n_0 ),
        .O(\add_ln33_13_reg_4225[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair98" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[11]_i_9 
       (.I0(\add_ln33_13_reg_4225_reg[15]_i_10_n_7 ),
        .I1(mul_ln33_9_reg_4170[8]),
        .I2(mul_ln33_11_reg_4180[8]),
        .I3(\add_ln33_13_reg_4225[11]_i_5_n_0 ),
        .O(\add_ln33_13_reg_4225[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[15]_i_11 
       (.I0(mul_ln33_8_reg_4165[10]),
        .I1(mul_ln33_10_reg_4175[10]),
        .I2(add_ln33_12_reg_4190[10]),
        .O(\add_ln33_13_reg_4225[15]_i_11_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[15]_i_12 
       (.I0(mul_ln33_8_reg_4165[9]),
        .I1(mul_ln33_10_reg_4175[9]),
        .I2(add_ln33_12_reg_4190[9]),
        .O(\add_ln33_13_reg_4225[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[15]_i_13 
       (.I0(mul_ln33_8_reg_4165[8]),
        .I1(mul_ln33_10_reg_4175[8]),
        .I2(add_ln33_12_reg_4190[8]),
        .O(\add_ln33_13_reg_4225[15]_i_13_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[15]_i_14 
       (.I0(mul_ln33_8_reg_4165[7]),
        .I1(mul_ln33_10_reg_4175[7]),
        .I2(add_ln33_12_reg_4190[7]),
        .O(\add_ln33_13_reg_4225[15]_i_14_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[15]_i_15 
       (.I0(mul_ln33_8_reg_4165[11]),
        .I1(mul_ln33_10_reg_4175[11]),
        .I2(add_ln33_12_reg_4190[11]),
        .I3(\add_ln33_13_reg_4225[15]_i_11_n_0 ),
        .O(\add_ln33_13_reg_4225[15]_i_15_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[15]_i_16 
       (.I0(mul_ln33_8_reg_4165[10]),
        .I1(mul_ln33_10_reg_4175[10]),
        .I2(add_ln33_12_reg_4190[10]),
        .I3(\add_ln33_13_reg_4225[15]_i_12_n_0 ),
        .O(\add_ln33_13_reg_4225[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[15]_i_17 
       (.I0(mul_ln33_8_reg_4165[9]),
        .I1(mul_ln33_10_reg_4175[9]),
        .I2(add_ln33_12_reg_4190[9]),
        .I3(\add_ln33_13_reg_4225[15]_i_13_n_0 ),
        .O(\add_ln33_13_reg_4225[15]_i_17_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[15]_i_18 
       (.I0(mul_ln33_8_reg_4165[8]),
        .I1(mul_ln33_10_reg_4175[8]),
        .I2(add_ln33_12_reg_4190[8]),
        .I3(\add_ln33_13_reg_4225[15]_i_14_n_0 ),
        .O(\add_ln33_13_reg_4225[15]_i_18_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[15]_i_2 
       (.I0(\add_ln33_13_reg_4225_reg[19]_i_10_n_5 ),
        .I1(mul_ln33_9_reg_4170[14]),
        .I2(mul_ln33_11_reg_4180[14]),
        .O(\add_ln33_13_reg_4225[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[15]_i_3 
       (.I0(\add_ln33_13_reg_4225_reg[19]_i_10_n_6 ),
        .I1(mul_ln33_9_reg_4170[13]),
        .I2(mul_ln33_11_reg_4180[13]),
        .O(\add_ln33_13_reg_4225[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[15]_i_4 
       (.I0(\add_ln33_13_reg_4225_reg[19]_i_10_n_7 ),
        .I1(mul_ln33_9_reg_4170[12]),
        .I2(mul_ln33_11_reg_4180[12]),
        .O(\add_ln33_13_reg_4225[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair101" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[15]_i_5 
       (.I0(\add_ln33_13_reg_4225_reg[15]_i_10_n_4 ),
        .I1(mul_ln33_9_reg_4170[11]),
        .I2(mul_ln33_11_reg_4180[11]),
        .O(\add_ln33_13_reg_4225[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[15]_i_6 
       (.I0(\add_ln33_13_reg_4225_reg[19]_i_10_n_4 ),
        .I1(mul_ln33_9_reg_4170[15]),
        .I2(mul_ln33_11_reg_4180[15]),
        .I3(\add_ln33_13_reg_4225[15]_i_2_n_0 ),
        .O(\add_ln33_13_reg_4225[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair104" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[15]_i_7 
       (.I0(\add_ln33_13_reg_4225_reg[19]_i_10_n_5 ),
        .I1(mul_ln33_9_reg_4170[14]),
        .I2(mul_ln33_11_reg_4180[14]),
        .I3(\add_ln33_13_reg_4225[15]_i_3_n_0 ),
        .O(\add_ln33_13_reg_4225[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair103" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[15]_i_8 
       (.I0(\add_ln33_13_reg_4225_reg[19]_i_10_n_6 ),
        .I1(mul_ln33_9_reg_4170[13]),
        .I2(mul_ln33_11_reg_4180[13]),
        .I3(\add_ln33_13_reg_4225[15]_i_4_n_0 ),
        .O(\add_ln33_13_reg_4225[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair102" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[15]_i_9 
       (.I0(\add_ln33_13_reg_4225_reg[19]_i_10_n_7 ),
        .I1(mul_ln33_9_reg_4170[12]),
        .I2(mul_ln33_11_reg_4180[12]),
        .I3(\add_ln33_13_reg_4225[15]_i_5_n_0 ),
        .O(\add_ln33_13_reg_4225[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[19]_i_11 
       (.I0(mul_ln33_8_reg_4165[14]),
        .I1(mul_ln33_10_reg_4175[14]),
        .I2(add_ln33_12_reg_4190[14]),
        .O(\add_ln33_13_reg_4225[19]_i_11_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[19]_i_12 
       (.I0(mul_ln33_8_reg_4165[13]),
        .I1(mul_ln33_10_reg_4175[13]),
        .I2(add_ln33_12_reg_4190[13]),
        .O(\add_ln33_13_reg_4225[19]_i_12_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[19]_i_13 
       (.I0(mul_ln33_8_reg_4165[12]),
        .I1(mul_ln33_10_reg_4175[12]),
        .I2(add_ln33_12_reg_4190[12]),
        .O(\add_ln33_13_reg_4225[19]_i_13_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[19]_i_14 
       (.I0(mul_ln33_8_reg_4165[11]),
        .I1(mul_ln33_10_reg_4175[11]),
        .I2(add_ln33_12_reg_4190[11]),
        .O(\add_ln33_13_reg_4225[19]_i_14_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[19]_i_15 
       (.I0(mul_ln33_8_reg_4165[15]),
        .I1(mul_ln33_10_reg_4175[15]),
        .I2(add_ln33_12_reg_4190[15]),
        .I3(\add_ln33_13_reg_4225[19]_i_11_n_0 ),
        .O(\add_ln33_13_reg_4225[19]_i_15_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[19]_i_16 
       (.I0(mul_ln33_8_reg_4165[14]),
        .I1(mul_ln33_10_reg_4175[14]),
        .I2(add_ln33_12_reg_4190[14]),
        .I3(\add_ln33_13_reg_4225[19]_i_12_n_0 ),
        .O(\add_ln33_13_reg_4225[19]_i_16_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[19]_i_17 
       (.I0(mul_ln33_8_reg_4165[13]),
        .I1(mul_ln33_10_reg_4175[13]),
        .I2(add_ln33_12_reg_4190[13]),
        .I3(\add_ln33_13_reg_4225[19]_i_13_n_0 ),
        .O(\add_ln33_13_reg_4225[19]_i_17_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[19]_i_18 
       (.I0(mul_ln33_8_reg_4165[12]),
        .I1(mul_ln33_10_reg_4175[12]),
        .I2(add_ln33_12_reg_4190[12]),
        .I3(\add_ln33_13_reg_4225[19]_i_14_n_0 ),
        .O(\add_ln33_13_reg_4225[19]_i_18_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[19]_i_2 
       (.I0(\add_ln33_13_reg_4225_reg[23]_i_10_n_5 ),
        .I1(mul_ln33_9_reg_4170[18]),
        .I2(mul_ln33_11_reg_4180[18]),
        .O(\add_ln33_13_reg_4225[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[19]_i_3 
       (.I0(\add_ln33_13_reg_4225_reg[23]_i_10_n_6 ),
        .I1(mul_ln33_9_reg_4170[17]),
        .I2(mul_ln33_11_reg_4180[17]),
        .O(\add_ln33_13_reg_4225[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[19]_i_4 
       (.I0(\add_ln33_13_reg_4225_reg[23]_i_10_n_7 ),
        .I1(mul_ln33_9_reg_4170[16]),
        .I2(mul_ln33_11_reg_4180[16]),
        .O(\add_ln33_13_reg_4225[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair105" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[19]_i_5 
       (.I0(\add_ln33_13_reg_4225_reg[19]_i_10_n_4 ),
        .I1(mul_ln33_9_reg_4170[15]),
        .I2(mul_ln33_11_reg_4180[15]),
        .O(\add_ln33_13_reg_4225[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[19]_i_6 
       (.I0(\add_ln33_13_reg_4225_reg[23]_i_10_n_4 ),
        .I1(mul_ln33_9_reg_4170[19]),
        .I2(mul_ln33_11_reg_4180[19]),
        .I3(\add_ln33_13_reg_4225[19]_i_2_n_0 ),
        .O(\add_ln33_13_reg_4225[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair108" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[19]_i_7 
       (.I0(\add_ln33_13_reg_4225_reg[23]_i_10_n_5 ),
        .I1(mul_ln33_9_reg_4170[18]),
        .I2(mul_ln33_11_reg_4180[18]),
        .I3(\add_ln33_13_reg_4225[19]_i_3_n_0 ),
        .O(\add_ln33_13_reg_4225[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair107" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[19]_i_8 
       (.I0(\add_ln33_13_reg_4225_reg[23]_i_10_n_6 ),
        .I1(mul_ln33_9_reg_4170[17]),
        .I2(mul_ln33_11_reg_4180[17]),
        .I3(\add_ln33_13_reg_4225[19]_i_4_n_0 ),
        .O(\add_ln33_13_reg_4225[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair106" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[19]_i_9 
       (.I0(\add_ln33_13_reg_4225_reg[23]_i_10_n_7 ),
        .I1(mul_ln33_9_reg_4170[16]),
        .I2(mul_ln33_11_reg_4180[16]),
        .I3(\add_ln33_13_reg_4225[19]_i_5_n_0 ),
        .O(\add_ln33_13_reg_4225[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[23]_i_11 
       (.I0(mul_ln33_8_reg_4165[18]),
        .I1(mul_ln33_10_reg_4175[18]),
        .I2(add_ln33_12_reg_4190[18]),
        .O(\add_ln33_13_reg_4225[23]_i_11_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[23]_i_12 
       (.I0(mul_ln33_8_reg_4165[17]),
        .I1(mul_ln33_10_reg_4175[17]),
        .I2(add_ln33_12_reg_4190[17]),
        .O(\add_ln33_13_reg_4225[23]_i_12_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[23]_i_13 
       (.I0(mul_ln33_8_reg_4165[16]),
        .I1(mul_ln33_10_reg_4175[16]),
        .I2(add_ln33_12_reg_4190[16]),
        .O(\add_ln33_13_reg_4225[23]_i_13_n_0 ));
  (* HLUTNM = "lutpair75" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[23]_i_14 
       (.I0(mul_ln33_8_reg_4165[15]),
        .I1(mul_ln33_10_reg_4175[15]),
        .I2(add_ln33_12_reg_4190[15]),
        .O(\add_ln33_13_reg_4225[23]_i_14_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[23]_i_15 
       (.I0(mul_ln33_8_reg_4165[19]),
        .I1(mul_ln33_10_reg_4175[19]),
        .I2(add_ln33_12_reg_4190[19]),
        .I3(\add_ln33_13_reg_4225[23]_i_11_n_0 ),
        .O(\add_ln33_13_reg_4225[23]_i_15_n_0 ));
  (* HLUTNM = "lutpair78" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[23]_i_16 
       (.I0(mul_ln33_8_reg_4165[18]),
        .I1(mul_ln33_10_reg_4175[18]),
        .I2(add_ln33_12_reg_4190[18]),
        .I3(\add_ln33_13_reg_4225[23]_i_12_n_0 ),
        .O(\add_ln33_13_reg_4225[23]_i_16_n_0 ));
  (* HLUTNM = "lutpair77" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[23]_i_17 
       (.I0(mul_ln33_8_reg_4165[17]),
        .I1(mul_ln33_10_reg_4175[17]),
        .I2(add_ln33_12_reg_4190[17]),
        .I3(\add_ln33_13_reg_4225[23]_i_13_n_0 ),
        .O(\add_ln33_13_reg_4225[23]_i_17_n_0 ));
  (* HLUTNM = "lutpair76" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[23]_i_18 
       (.I0(mul_ln33_8_reg_4165[16]),
        .I1(mul_ln33_10_reg_4175[16]),
        .I2(add_ln33_12_reg_4190[16]),
        .I3(\add_ln33_13_reg_4225[23]_i_14_n_0 ),
        .O(\add_ln33_13_reg_4225[23]_i_18_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[23]_i_2 
       (.I0(\add_ln33_13_reg_4225_reg[27]_i_10_n_5 ),
        .I1(mul_ln33_9_reg_4170[22]),
        .I2(mul_ln33_11_reg_4180[22]),
        .O(\add_ln33_13_reg_4225[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[23]_i_3 
       (.I0(\add_ln33_13_reg_4225_reg[27]_i_10_n_6 ),
        .I1(mul_ln33_9_reg_4170[21]),
        .I2(mul_ln33_11_reg_4180[21]),
        .O(\add_ln33_13_reg_4225[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[23]_i_4 
       (.I0(\add_ln33_13_reg_4225_reg[27]_i_10_n_7 ),
        .I1(mul_ln33_9_reg_4170[20]),
        .I2(mul_ln33_11_reg_4180[20]),
        .O(\add_ln33_13_reg_4225[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair109" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[23]_i_5 
       (.I0(\add_ln33_13_reg_4225_reg[23]_i_10_n_4 ),
        .I1(mul_ln33_9_reg_4170[19]),
        .I2(mul_ln33_11_reg_4180[19]),
        .O(\add_ln33_13_reg_4225[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[23]_i_6 
       (.I0(\add_ln33_13_reg_4225_reg[27]_i_10_n_4 ),
        .I1(mul_ln33_9_reg_4170[23]),
        .I2(mul_ln33_11_reg_4180[23]),
        .I3(\add_ln33_13_reg_4225[23]_i_2_n_0 ),
        .O(\add_ln33_13_reg_4225[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair112" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[23]_i_7 
       (.I0(\add_ln33_13_reg_4225_reg[27]_i_10_n_5 ),
        .I1(mul_ln33_9_reg_4170[22]),
        .I2(mul_ln33_11_reg_4180[22]),
        .I3(\add_ln33_13_reg_4225[23]_i_3_n_0 ),
        .O(\add_ln33_13_reg_4225[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair111" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[23]_i_8 
       (.I0(\add_ln33_13_reg_4225_reg[27]_i_10_n_6 ),
        .I1(mul_ln33_9_reg_4170[21]),
        .I2(mul_ln33_11_reg_4180[21]),
        .I3(\add_ln33_13_reg_4225[23]_i_4_n_0 ),
        .O(\add_ln33_13_reg_4225[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair110" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[23]_i_9 
       (.I0(\add_ln33_13_reg_4225_reg[27]_i_10_n_7 ),
        .I1(mul_ln33_9_reg_4170[20]),
        .I2(mul_ln33_11_reg_4180[20]),
        .I3(\add_ln33_13_reg_4225[23]_i_5_n_0 ),
        .O(\add_ln33_13_reg_4225[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[27]_i_11 
       (.I0(mul_ln33_8_reg_4165[22]),
        .I1(mul_ln33_10_reg_4175[22]),
        .I2(add_ln33_12_reg_4190[22]),
        .O(\add_ln33_13_reg_4225[27]_i_11_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[27]_i_12 
       (.I0(mul_ln33_8_reg_4165[21]),
        .I1(mul_ln33_10_reg_4175[21]),
        .I2(add_ln33_12_reg_4190[21]),
        .O(\add_ln33_13_reg_4225[27]_i_12_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[27]_i_13 
       (.I0(mul_ln33_8_reg_4165[20]),
        .I1(mul_ln33_10_reg_4175[20]),
        .I2(add_ln33_12_reg_4190[20]),
        .O(\add_ln33_13_reg_4225[27]_i_13_n_0 ));
  (* HLUTNM = "lutpair79" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[27]_i_14 
       (.I0(mul_ln33_8_reg_4165[19]),
        .I1(mul_ln33_10_reg_4175[19]),
        .I2(add_ln33_12_reg_4190[19]),
        .O(\add_ln33_13_reg_4225[27]_i_14_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[27]_i_15 
       (.I0(mul_ln33_8_reg_4165[23]),
        .I1(mul_ln33_10_reg_4175[23]),
        .I2(add_ln33_12_reg_4190[23]),
        .I3(\add_ln33_13_reg_4225[27]_i_11_n_0 ),
        .O(\add_ln33_13_reg_4225[27]_i_15_n_0 ));
  (* HLUTNM = "lutpair82" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[27]_i_16 
       (.I0(mul_ln33_8_reg_4165[22]),
        .I1(mul_ln33_10_reg_4175[22]),
        .I2(add_ln33_12_reg_4190[22]),
        .I3(\add_ln33_13_reg_4225[27]_i_12_n_0 ),
        .O(\add_ln33_13_reg_4225[27]_i_16_n_0 ));
  (* HLUTNM = "lutpair81" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[27]_i_17 
       (.I0(mul_ln33_8_reg_4165[21]),
        .I1(mul_ln33_10_reg_4175[21]),
        .I2(add_ln33_12_reg_4190[21]),
        .I3(\add_ln33_13_reg_4225[27]_i_13_n_0 ),
        .O(\add_ln33_13_reg_4225[27]_i_17_n_0 ));
  (* HLUTNM = "lutpair80" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[27]_i_18 
       (.I0(mul_ln33_8_reg_4165[20]),
        .I1(mul_ln33_10_reg_4175[20]),
        .I2(add_ln33_12_reg_4190[20]),
        .I3(\add_ln33_13_reg_4225[27]_i_14_n_0 ),
        .O(\add_ln33_13_reg_4225[27]_i_18_n_0 ));
  (* HLUTNM = "lutpair116" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[27]_i_2 
       (.I0(\add_ln33_13_reg_4225_reg[31]_i_10_n_5 ),
        .I1(mul_ln33_9_reg_4170[26]),
        .I2(mul_ln33_11_reg_4180[26]),
        .O(\add_ln33_13_reg_4225[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair115" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[27]_i_3 
       (.I0(\add_ln33_13_reg_4225_reg[31]_i_10_n_6 ),
        .I1(mul_ln33_9_reg_4170[25]),
        .I2(mul_ln33_11_reg_4180[25]),
        .O(\add_ln33_13_reg_4225[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[27]_i_4 
       (.I0(\add_ln33_13_reg_4225_reg[31]_i_10_n_7 ),
        .I1(mul_ln33_9_reg_4170[24]),
        .I2(mul_ln33_11_reg_4180[24]),
        .O(\add_ln33_13_reg_4225[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair113" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[27]_i_5 
       (.I0(\add_ln33_13_reg_4225_reg[27]_i_10_n_4 ),
        .I1(mul_ln33_9_reg_4170[23]),
        .I2(mul_ln33_11_reg_4180[23]),
        .O(\add_ln33_13_reg_4225[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair117" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[27]_i_6 
       (.I0(\add_ln33_13_reg_4225_reg[31]_i_10_n_4 ),
        .I1(mul_ln33_9_reg_4170[27]),
        .I2(mul_ln33_11_reg_4180[27]),
        .I3(\add_ln33_13_reg_4225[27]_i_2_n_0 ),
        .O(\add_ln33_13_reg_4225[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair116" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[27]_i_7 
       (.I0(\add_ln33_13_reg_4225_reg[31]_i_10_n_5 ),
        .I1(mul_ln33_9_reg_4170[26]),
        .I2(mul_ln33_11_reg_4180[26]),
        .I3(\add_ln33_13_reg_4225[27]_i_3_n_0 ),
        .O(\add_ln33_13_reg_4225[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair115" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[27]_i_8 
       (.I0(\add_ln33_13_reg_4225_reg[31]_i_10_n_6 ),
        .I1(mul_ln33_9_reg_4170[25]),
        .I2(mul_ln33_11_reg_4180[25]),
        .I3(\add_ln33_13_reg_4225[27]_i_4_n_0 ),
        .O(\add_ln33_13_reg_4225[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair114" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[27]_i_9 
       (.I0(\add_ln33_13_reg_4225_reg[31]_i_10_n_7 ),
        .I1(mul_ln33_9_reg_4170[24]),
        .I2(mul_ln33_11_reg_4180[24]),
        .I3(\add_ln33_13_reg_4225[27]_i_5_n_0 ),
        .O(\add_ln33_13_reg_4225[27]_i_9_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[31]_i_11 
       (.I0(mul_ln33_8_reg_4165[29]),
        .I1(mul_ln33_10_reg_4175[29]),
        .I2(add_ln33_12_reg_4190[29]),
        .O(\add_ln33_13_reg_4225[31]_i_11_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[31]_i_12 
       (.I0(mul_ln33_8_reg_4165[28]),
        .I1(mul_ln33_10_reg_4175[28]),
        .I2(add_ln33_12_reg_4190[28]),
        .O(\add_ln33_13_reg_4225[31]_i_12_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[31]_i_13 
       (.I0(mul_ln33_8_reg_4165[27]),
        .I1(mul_ln33_10_reg_4175[27]),
        .I2(add_ln33_12_reg_4190[27]),
        .O(\add_ln33_13_reg_4225[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln33_13_reg_4225[31]_i_14 
       (.I0(add_ln33_12_reg_4190[30]),
        .I1(mul_ln33_10_reg_4175[30]),
        .I2(mul_ln33_8_reg_4165[30]),
        .I3(mul_ln33_10_reg_4175[31]),
        .I4(mul_ln33_8_reg_4165[31]),
        .I5(add_ln33_12_reg_4190[31]),
        .O(\add_ln33_13_reg_4225[31]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[31]_i_15 
       (.I0(\add_ln33_13_reg_4225[31]_i_11_n_0 ),
        .I1(mul_ln33_10_reg_4175[30]),
        .I2(mul_ln33_8_reg_4165[30]),
        .I3(add_ln33_12_reg_4190[30]),
        .O(\add_ln33_13_reg_4225[31]_i_15_n_0 ));
  (* HLUTNM = "lutpair89" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[31]_i_16 
       (.I0(mul_ln33_8_reg_4165[29]),
        .I1(mul_ln33_10_reg_4175[29]),
        .I2(add_ln33_12_reg_4190[29]),
        .I3(\add_ln33_13_reg_4225[31]_i_12_n_0 ),
        .O(\add_ln33_13_reg_4225[31]_i_16_n_0 ));
  (* HLUTNM = "lutpair88" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[31]_i_17 
       (.I0(mul_ln33_8_reg_4165[28]),
        .I1(mul_ln33_10_reg_4175[28]),
        .I2(add_ln33_12_reg_4190[28]),
        .I3(\add_ln33_13_reg_4225[31]_i_13_n_0 ),
        .O(\add_ln33_13_reg_4225[31]_i_17_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[31]_i_18 
       (.I0(mul_ln33_8_reg_4165[26]),
        .I1(mul_ln33_10_reg_4175[26]),
        .I2(add_ln33_12_reg_4190[26]),
        .O(\add_ln33_13_reg_4225[31]_i_18_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[31]_i_19 
       (.I0(mul_ln33_8_reg_4165[25]),
        .I1(mul_ln33_10_reg_4175[25]),
        .I2(add_ln33_12_reg_4190[25]),
        .O(\add_ln33_13_reg_4225[31]_i_19_n_0 ));
  (* HLUTNM = "lutpair119" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[31]_i_2 
       (.I0(\add_ln33_13_reg_4225_reg[31]_i_9_n_6 ),
        .I1(mul_ln33_9_reg_4170[29]),
        .I2(mul_ln33_11_reg_4180[29]),
        .O(\add_ln33_13_reg_4225[31]_i_2_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[31]_i_20 
       (.I0(mul_ln33_8_reg_4165[24]),
        .I1(mul_ln33_10_reg_4175[24]),
        .I2(add_ln33_12_reg_4190[24]),
        .O(\add_ln33_13_reg_4225[31]_i_20_n_0 ));
  (* HLUTNM = "lutpair83" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[31]_i_21 
       (.I0(mul_ln33_8_reg_4165[23]),
        .I1(mul_ln33_10_reg_4175[23]),
        .I2(add_ln33_12_reg_4190[23]),
        .O(\add_ln33_13_reg_4225[31]_i_21_n_0 ));
  (* HLUTNM = "lutpair87" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[31]_i_22 
       (.I0(mul_ln33_8_reg_4165[27]),
        .I1(mul_ln33_10_reg_4175[27]),
        .I2(add_ln33_12_reg_4190[27]),
        .I3(\add_ln33_13_reg_4225[31]_i_18_n_0 ),
        .O(\add_ln33_13_reg_4225[31]_i_22_n_0 ));
  (* HLUTNM = "lutpair86" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[31]_i_23 
       (.I0(mul_ln33_8_reg_4165[26]),
        .I1(mul_ln33_10_reg_4175[26]),
        .I2(add_ln33_12_reg_4190[26]),
        .I3(\add_ln33_13_reg_4225[31]_i_19_n_0 ),
        .O(\add_ln33_13_reg_4225[31]_i_23_n_0 ));
  (* HLUTNM = "lutpair85" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[31]_i_24 
       (.I0(mul_ln33_8_reg_4165[25]),
        .I1(mul_ln33_10_reg_4175[25]),
        .I2(add_ln33_12_reg_4190[25]),
        .I3(\add_ln33_13_reg_4225[31]_i_20_n_0 ),
        .O(\add_ln33_13_reg_4225[31]_i_24_n_0 ));
  (* HLUTNM = "lutpair84" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[31]_i_25 
       (.I0(mul_ln33_8_reg_4165[24]),
        .I1(mul_ln33_10_reg_4175[24]),
        .I2(add_ln33_12_reg_4190[24]),
        .I3(\add_ln33_13_reg_4225[31]_i_21_n_0 ),
        .O(\add_ln33_13_reg_4225[31]_i_25_n_0 ));
  (* HLUTNM = "lutpair118" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[31]_i_3 
       (.I0(\add_ln33_13_reg_4225_reg[31]_i_9_n_7 ),
        .I1(mul_ln33_9_reg_4170[28]),
        .I2(mul_ln33_11_reg_4180[28]),
        .O(\add_ln33_13_reg_4225[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair117" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[31]_i_4 
       (.I0(\add_ln33_13_reg_4225_reg[31]_i_10_n_4 ),
        .I1(mul_ln33_9_reg_4170[27]),
        .I2(mul_ln33_11_reg_4180[27]),
        .O(\add_ln33_13_reg_4225[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln33_13_reg_4225[31]_i_5 
       (.I0(mul_ln33_11_reg_4180[30]),
        .I1(mul_ln33_9_reg_4170[30]),
        .I2(\add_ln33_13_reg_4225_reg[31]_i_9_n_5 ),
        .I3(mul_ln33_9_reg_4170[31]),
        .I4(\add_ln33_13_reg_4225_reg[31]_i_9_n_4 ),
        .I5(mul_ln33_11_reg_4180[31]),
        .O(\add_ln33_13_reg_4225[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[31]_i_6 
       (.I0(\add_ln33_13_reg_4225[31]_i_2_n_0 ),
        .I1(mul_ln33_9_reg_4170[30]),
        .I2(\add_ln33_13_reg_4225_reg[31]_i_9_n_5 ),
        .I3(mul_ln33_11_reg_4180[30]),
        .O(\add_ln33_13_reg_4225[31]_i_6_n_0 ));
  (* HLUTNM = "lutpair119" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[31]_i_7 
       (.I0(\add_ln33_13_reg_4225_reg[31]_i_9_n_6 ),
        .I1(mul_ln33_9_reg_4170[29]),
        .I2(mul_ln33_11_reg_4180[29]),
        .I3(\add_ln33_13_reg_4225[31]_i_3_n_0 ),
        .O(\add_ln33_13_reg_4225[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair118" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[31]_i_8 
       (.I0(\add_ln33_13_reg_4225_reg[31]_i_9_n_7 ),
        .I1(mul_ln33_9_reg_4170[28]),
        .I2(mul_ln33_11_reg_4180[28]),
        .I3(\add_ln33_13_reg_4225[31]_i_4_n_0 ),
        .O(\add_ln33_13_reg_4225[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[3]_i_2 
       (.I0(\add_ln33_13_reg_4225_reg[7]_i_10_n_5 ),
        .I1(mul_ln33_9_reg_4170[2]),
        .I2(mul_ln33_11_reg_4180[2]),
        .O(\add_ln33_13_reg_4225[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[3]_i_3 
       (.I0(\add_ln33_13_reg_4225_reg[7]_i_10_n_6 ),
        .I1(mul_ln33_9_reg_4170[1]),
        .I2(mul_ln33_11_reg_4180[1]),
        .O(\add_ln33_13_reg_4225[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[3]_i_4 
       (.I0(\add_ln33_13_reg_4225_reg[7]_i_10_n_7 ),
        .I1(mul_ln33_9_reg_4170[0]),
        .I2(mul_ln33_11_reg_4180[0]),
        .O(\add_ln33_13_reg_4225[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[3]_i_5 
       (.I0(\add_ln33_13_reg_4225_reg[7]_i_10_n_4 ),
        .I1(mul_ln33_9_reg_4170[3]),
        .I2(mul_ln33_11_reg_4180[3]),
        .I3(\add_ln33_13_reg_4225[3]_i_2_n_0 ),
        .O(\add_ln33_13_reg_4225[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair92" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[3]_i_6 
       (.I0(\add_ln33_13_reg_4225_reg[7]_i_10_n_5 ),
        .I1(mul_ln33_9_reg_4170[2]),
        .I2(mul_ln33_11_reg_4180[2]),
        .I3(\add_ln33_13_reg_4225[3]_i_3_n_0 ),
        .O(\add_ln33_13_reg_4225[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair91" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[3]_i_7 
       (.I0(\add_ln33_13_reg_4225_reg[7]_i_10_n_6 ),
        .I1(mul_ln33_9_reg_4170[1]),
        .I2(mul_ln33_11_reg_4180[1]),
        .I3(\add_ln33_13_reg_4225[3]_i_4_n_0 ),
        .O(\add_ln33_13_reg_4225[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair90" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_13_reg_4225[3]_i_8 
       (.I0(\add_ln33_13_reg_4225_reg[7]_i_10_n_7 ),
        .I1(mul_ln33_9_reg_4170[0]),
        .I2(mul_ln33_11_reg_4180[0]),
        .O(\add_ln33_13_reg_4225[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[7]_i_11 
       (.I0(mul_ln33_8_reg_4165[2]),
        .I1(mul_ln33_10_reg_4175[2]),
        .I2(add_ln33_12_reg_4190[2]),
        .O(\add_ln33_13_reg_4225[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[7]_i_12 
       (.I0(mul_ln33_8_reg_4165[1]),
        .I1(mul_ln33_10_reg_4175[1]),
        .I2(add_ln33_12_reg_4190[1]),
        .O(\add_ln33_13_reg_4225[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[7]_i_13 
       (.I0(mul_ln33_8_reg_4165[0]),
        .I1(mul_ln33_10_reg_4175[0]),
        .I2(add_ln33_12_reg_4190[0]),
        .O(\add_ln33_13_reg_4225[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[7]_i_14 
       (.I0(mul_ln33_8_reg_4165[3]),
        .I1(mul_ln33_10_reg_4175[3]),
        .I2(add_ln33_12_reg_4190[3]),
        .I3(\add_ln33_13_reg_4225[7]_i_11_n_0 ),
        .O(\add_ln33_13_reg_4225[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[7]_i_15 
       (.I0(mul_ln33_8_reg_4165[2]),
        .I1(mul_ln33_10_reg_4175[2]),
        .I2(add_ln33_12_reg_4190[2]),
        .I3(\add_ln33_13_reg_4225[7]_i_12_n_0 ),
        .O(\add_ln33_13_reg_4225[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[7]_i_16 
       (.I0(mul_ln33_8_reg_4165[1]),
        .I1(mul_ln33_10_reg_4175[1]),
        .I2(add_ln33_12_reg_4190[1]),
        .I3(\add_ln33_13_reg_4225[7]_i_13_n_0 ),
        .O(\add_ln33_13_reg_4225[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_13_reg_4225[7]_i_17 
       (.I0(mul_ln33_8_reg_4165[0]),
        .I1(mul_ln33_10_reg_4175[0]),
        .I2(add_ln33_12_reg_4190[0]),
        .O(\add_ln33_13_reg_4225[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[7]_i_2 
       (.I0(\add_ln33_13_reg_4225_reg[11]_i_10_n_5 ),
        .I1(mul_ln33_9_reg_4170[6]),
        .I2(mul_ln33_11_reg_4180[6]),
        .O(\add_ln33_13_reg_4225[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[7]_i_3 
       (.I0(\add_ln33_13_reg_4225_reg[11]_i_10_n_6 ),
        .I1(mul_ln33_9_reg_4170[5]),
        .I2(mul_ln33_11_reg_4180[5]),
        .O(\add_ln33_13_reg_4225[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[7]_i_4 
       (.I0(\add_ln33_13_reg_4225_reg[11]_i_10_n_7 ),
        .I1(mul_ln33_9_reg_4170[4]),
        .I2(mul_ln33_11_reg_4180[4]),
        .O(\add_ln33_13_reg_4225[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair93" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_13_reg_4225[7]_i_5 
       (.I0(\add_ln33_13_reg_4225_reg[7]_i_10_n_4 ),
        .I1(mul_ln33_9_reg_4170[3]),
        .I2(mul_ln33_11_reg_4180[3]),
        .O(\add_ln33_13_reg_4225[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair97" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[7]_i_6 
       (.I0(\add_ln33_13_reg_4225_reg[11]_i_10_n_4 ),
        .I1(mul_ln33_9_reg_4170[7]),
        .I2(mul_ln33_11_reg_4180[7]),
        .I3(\add_ln33_13_reg_4225[7]_i_2_n_0 ),
        .O(\add_ln33_13_reg_4225[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair96" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[7]_i_7 
       (.I0(\add_ln33_13_reg_4225_reg[11]_i_10_n_5 ),
        .I1(mul_ln33_9_reg_4170[6]),
        .I2(mul_ln33_11_reg_4180[6]),
        .I3(\add_ln33_13_reg_4225[7]_i_3_n_0 ),
        .O(\add_ln33_13_reg_4225[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair95" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[7]_i_8 
       (.I0(\add_ln33_13_reg_4225_reg[11]_i_10_n_6 ),
        .I1(mul_ln33_9_reg_4170[5]),
        .I2(mul_ln33_11_reg_4180[5]),
        .I3(\add_ln33_13_reg_4225[7]_i_4_n_0 ),
        .O(\add_ln33_13_reg_4225[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair94" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_13_reg_4225[7]_i_9 
       (.I0(\add_ln33_13_reg_4225_reg[11]_i_10_n_7 ),
        .I1(mul_ln33_9_reg_4170[4]),
        .I2(mul_ln33_11_reg_4180[4]),
        .I3(\add_ln33_13_reg_4225[7]_i_5_n_0 ),
        .O(\add_ln33_13_reg_4225[7]_i_9_n_0 ));
  FDRE \add_ln33_13_reg_4225_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[0]),
        .Q(add_ln33_13_reg_4225[0]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[10]),
        .Q(add_ln33_13_reg_4225[10]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[11]),
        .Q(add_ln33_13_reg_4225[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[11]_i_1 
       (.CI(\add_ln33_13_reg_4225_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_13_reg_4225_reg[11]_i_1_n_0 ,\add_ln33_13_reg_4225_reg[11]_i_1_n_1 ,\add_ln33_13_reg_4225_reg[11]_i_1_n_2 ,\add_ln33_13_reg_4225_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_13_reg_4225[11]_i_2_n_0 ,\add_ln33_13_reg_4225[11]_i_3_n_0 ,\add_ln33_13_reg_4225[11]_i_4_n_0 ,\add_ln33_13_reg_4225[11]_i_5_n_0 }),
        .O(add_ln33_13_fu_3075_p2[11:8]),
        .S({\add_ln33_13_reg_4225[11]_i_6_n_0 ,\add_ln33_13_reg_4225[11]_i_7_n_0 ,\add_ln33_13_reg_4225[11]_i_8_n_0 ,\add_ln33_13_reg_4225[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[11]_i_10 
       (.CI(\add_ln33_13_reg_4225_reg[7]_i_10_n_0 ),
        .CO({\add_ln33_13_reg_4225_reg[11]_i_10_n_0 ,\add_ln33_13_reg_4225_reg[11]_i_10_n_1 ,\add_ln33_13_reg_4225_reg[11]_i_10_n_2 ,\add_ln33_13_reg_4225_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_13_reg_4225[11]_i_11_n_0 ,\add_ln33_13_reg_4225[11]_i_12_n_0 ,\add_ln33_13_reg_4225[11]_i_13_n_0 ,\add_ln33_13_reg_4225[11]_i_14_n_0 }),
        .O({\add_ln33_13_reg_4225_reg[11]_i_10_n_4 ,\add_ln33_13_reg_4225_reg[11]_i_10_n_5 ,\add_ln33_13_reg_4225_reg[11]_i_10_n_6 ,\add_ln33_13_reg_4225_reg[11]_i_10_n_7 }),
        .S({\add_ln33_13_reg_4225[11]_i_15_n_0 ,\add_ln33_13_reg_4225[11]_i_16_n_0 ,\add_ln33_13_reg_4225[11]_i_17_n_0 ,\add_ln33_13_reg_4225[11]_i_18_n_0 }));
  FDRE \add_ln33_13_reg_4225_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[12]),
        .Q(add_ln33_13_reg_4225[12]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[13]),
        .Q(add_ln33_13_reg_4225[13]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[14]),
        .Q(add_ln33_13_reg_4225[14]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[15]),
        .Q(add_ln33_13_reg_4225[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[15]_i_1 
       (.CI(\add_ln33_13_reg_4225_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_13_reg_4225_reg[15]_i_1_n_0 ,\add_ln33_13_reg_4225_reg[15]_i_1_n_1 ,\add_ln33_13_reg_4225_reg[15]_i_1_n_2 ,\add_ln33_13_reg_4225_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_13_reg_4225[15]_i_2_n_0 ,\add_ln33_13_reg_4225[15]_i_3_n_0 ,\add_ln33_13_reg_4225[15]_i_4_n_0 ,\add_ln33_13_reg_4225[15]_i_5_n_0 }),
        .O(add_ln33_13_fu_3075_p2[15:12]),
        .S({\add_ln33_13_reg_4225[15]_i_6_n_0 ,\add_ln33_13_reg_4225[15]_i_7_n_0 ,\add_ln33_13_reg_4225[15]_i_8_n_0 ,\add_ln33_13_reg_4225[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[15]_i_10 
       (.CI(\add_ln33_13_reg_4225_reg[11]_i_10_n_0 ),
        .CO({\add_ln33_13_reg_4225_reg[15]_i_10_n_0 ,\add_ln33_13_reg_4225_reg[15]_i_10_n_1 ,\add_ln33_13_reg_4225_reg[15]_i_10_n_2 ,\add_ln33_13_reg_4225_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_13_reg_4225[15]_i_11_n_0 ,\add_ln33_13_reg_4225[15]_i_12_n_0 ,\add_ln33_13_reg_4225[15]_i_13_n_0 ,\add_ln33_13_reg_4225[15]_i_14_n_0 }),
        .O({\add_ln33_13_reg_4225_reg[15]_i_10_n_4 ,\add_ln33_13_reg_4225_reg[15]_i_10_n_5 ,\add_ln33_13_reg_4225_reg[15]_i_10_n_6 ,\add_ln33_13_reg_4225_reg[15]_i_10_n_7 }),
        .S({\add_ln33_13_reg_4225[15]_i_15_n_0 ,\add_ln33_13_reg_4225[15]_i_16_n_0 ,\add_ln33_13_reg_4225[15]_i_17_n_0 ,\add_ln33_13_reg_4225[15]_i_18_n_0 }));
  FDRE \add_ln33_13_reg_4225_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[16]),
        .Q(add_ln33_13_reg_4225[16]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[17]),
        .Q(add_ln33_13_reg_4225[17]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[18]),
        .Q(add_ln33_13_reg_4225[18]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[19]),
        .Q(add_ln33_13_reg_4225[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[19]_i_1 
       (.CI(\add_ln33_13_reg_4225_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_13_reg_4225_reg[19]_i_1_n_0 ,\add_ln33_13_reg_4225_reg[19]_i_1_n_1 ,\add_ln33_13_reg_4225_reg[19]_i_1_n_2 ,\add_ln33_13_reg_4225_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_13_reg_4225[19]_i_2_n_0 ,\add_ln33_13_reg_4225[19]_i_3_n_0 ,\add_ln33_13_reg_4225[19]_i_4_n_0 ,\add_ln33_13_reg_4225[19]_i_5_n_0 }),
        .O(add_ln33_13_fu_3075_p2[19:16]),
        .S({\add_ln33_13_reg_4225[19]_i_6_n_0 ,\add_ln33_13_reg_4225[19]_i_7_n_0 ,\add_ln33_13_reg_4225[19]_i_8_n_0 ,\add_ln33_13_reg_4225[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[19]_i_10 
       (.CI(\add_ln33_13_reg_4225_reg[15]_i_10_n_0 ),
        .CO({\add_ln33_13_reg_4225_reg[19]_i_10_n_0 ,\add_ln33_13_reg_4225_reg[19]_i_10_n_1 ,\add_ln33_13_reg_4225_reg[19]_i_10_n_2 ,\add_ln33_13_reg_4225_reg[19]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_13_reg_4225[19]_i_11_n_0 ,\add_ln33_13_reg_4225[19]_i_12_n_0 ,\add_ln33_13_reg_4225[19]_i_13_n_0 ,\add_ln33_13_reg_4225[19]_i_14_n_0 }),
        .O({\add_ln33_13_reg_4225_reg[19]_i_10_n_4 ,\add_ln33_13_reg_4225_reg[19]_i_10_n_5 ,\add_ln33_13_reg_4225_reg[19]_i_10_n_6 ,\add_ln33_13_reg_4225_reg[19]_i_10_n_7 }),
        .S({\add_ln33_13_reg_4225[19]_i_15_n_0 ,\add_ln33_13_reg_4225[19]_i_16_n_0 ,\add_ln33_13_reg_4225[19]_i_17_n_0 ,\add_ln33_13_reg_4225[19]_i_18_n_0 }));
  FDRE \add_ln33_13_reg_4225_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[1]),
        .Q(add_ln33_13_reg_4225[1]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[20]),
        .Q(add_ln33_13_reg_4225[20]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[21]),
        .Q(add_ln33_13_reg_4225[21]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[22]),
        .Q(add_ln33_13_reg_4225[22]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[23]),
        .Q(add_ln33_13_reg_4225[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[23]_i_1 
       (.CI(\add_ln33_13_reg_4225_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_13_reg_4225_reg[23]_i_1_n_0 ,\add_ln33_13_reg_4225_reg[23]_i_1_n_1 ,\add_ln33_13_reg_4225_reg[23]_i_1_n_2 ,\add_ln33_13_reg_4225_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_13_reg_4225[23]_i_2_n_0 ,\add_ln33_13_reg_4225[23]_i_3_n_0 ,\add_ln33_13_reg_4225[23]_i_4_n_0 ,\add_ln33_13_reg_4225[23]_i_5_n_0 }),
        .O(add_ln33_13_fu_3075_p2[23:20]),
        .S({\add_ln33_13_reg_4225[23]_i_6_n_0 ,\add_ln33_13_reg_4225[23]_i_7_n_0 ,\add_ln33_13_reg_4225[23]_i_8_n_0 ,\add_ln33_13_reg_4225[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[23]_i_10 
       (.CI(\add_ln33_13_reg_4225_reg[19]_i_10_n_0 ),
        .CO({\add_ln33_13_reg_4225_reg[23]_i_10_n_0 ,\add_ln33_13_reg_4225_reg[23]_i_10_n_1 ,\add_ln33_13_reg_4225_reg[23]_i_10_n_2 ,\add_ln33_13_reg_4225_reg[23]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_13_reg_4225[23]_i_11_n_0 ,\add_ln33_13_reg_4225[23]_i_12_n_0 ,\add_ln33_13_reg_4225[23]_i_13_n_0 ,\add_ln33_13_reg_4225[23]_i_14_n_0 }),
        .O({\add_ln33_13_reg_4225_reg[23]_i_10_n_4 ,\add_ln33_13_reg_4225_reg[23]_i_10_n_5 ,\add_ln33_13_reg_4225_reg[23]_i_10_n_6 ,\add_ln33_13_reg_4225_reg[23]_i_10_n_7 }),
        .S({\add_ln33_13_reg_4225[23]_i_15_n_0 ,\add_ln33_13_reg_4225[23]_i_16_n_0 ,\add_ln33_13_reg_4225[23]_i_17_n_0 ,\add_ln33_13_reg_4225[23]_i_18_n_0 }));
  FDRE \add_ln33_13_reg_4225_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[24]),
        .Q(add_ln33_13_reg_4225[24]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[25]),
        .Q(add_ln33_13_reg_4225[25]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[26]),
        .Q(add_ln33_13_reg_4225[26]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[27]),
        .Q(add_ln33_13_reg_4225[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[27]_i_1 
       (.CI(\add_ln33_13_reg_4225_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_13_reg_4225_reg[27]_i_1_n_0 ,\add_ln33_13_reg_4225_reg[27]_i_1_n_1 ,\add_ln33_13_reg_4225_reg[27]_i_1_n_2 ,\add_ln33_13_reg_4225_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_13_reg_4225[27]_i_2_n_0 ,\add_ln33_13_reg_4225[27]_i_3_n_0 ,\add_ln33_13_reg_4225[27]_i_4_n_0 ,\add_ln33_13_reg_4225[27]_i_5_n_0 }),
        .O(add_ln33_13_fu_3075_p2[27:24]),
        .S({\add_ln33_13_reg_4225[27]_i_6_n_0 ,\add_ln33_13_reg_4225[27]_i_7_n_0 ,\add_ln33_13_reg_4225[27]_i_8_n_0 ,\add_ln33_13_reg_4225[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[27]_i_10 
       (.CI(\add_ln33_13_reg_4225_reg[23]_i_10_n_0 ),
        .CO({\add_ln33_13_reg_4225_reg[27]_i_10_n_0 ,\add_ln33_13_reg_4225_reg[27]_i_10_n_1 ,\add_ln33_13_reg_4225_reg[27]_i_10_n_2 ,\add_ln33_13_reg_4225_reg[27]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_13_reg_4225[27]_i_11_n_0 ,\add_ln33_13_reg_4225[27]_i_12_n_0 ,\add_ln33_13_reg_4225[27]_i_13_n_0 ,\add_ln33_13_reg_4225[27]_i_14_n_0 }),
        .O({\add_ln33_13_reg_4225_reg[27]_i_10_n_4 ,\add_ln33_13_reg_4225_reg[27]_i_10_n_5 ,\add_ln33_13_reg_4225_reg[27]_i_10_n_6 ,\add_ln33_13_reg_4225_reg[27]_i_10_n_7 }),
        .S({\add_ln33_13_reg_4225[27]_i_15_n_0 ,\add_ln33_13_reg_4225[27]_i_16_n_0 ,\add_ln33_13_reg_4225[27]_i_17_n_0 ,\add_ln33_13_reg_4225[27]_i_18_n_0 }));
  FDRE \add_ln33_13_reg_4225_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[28]),
        .Q(add_ln33_13_reg_4225[28]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[29]),
        .Q(add_ln33_13_reg_4225[29]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[2]),
        .Q(add_ln33_13_reg_4225[2]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[30]),
        .Q(add_ln33_13_reg_4225[30]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[31]),
        .Q(add_ln33_13_reg_4225[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[31]_i_1 
       (.CI(\add_ln33_13_reg_4225_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_13_reg_4225_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln33_13_reg_4225_reg[31]_i_1_n_1 ,\add_ln33_13_reg_4225_reg[31]_i_1_n_2 ,\add_ln33_13_reg_4225_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln33_13_reg_4225[31]_i_2_n_0 ,\add_ln33_13_reg_4225[31]_i_3_n_0 ,\add_ln33_13_reg_4225[31]_i_4_n_0 }),
        .O(add_ln33_13_fu_3075_p2[31:28]),
        .S({\add_ln33_13_reg_4225[31]_i_5_n_0 ,\add_ln33_13_reg_4225[31]_i_6_n_0 ,\add_ln33_13_reg_4225[31]_i_7_n_0 ,\add_ln33_13_reg_4225[31]_i_8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[31]_i_10 
       (.CI(\add_ln33_13_reg_4225_reg[27]_i_10_n_0 ),
        .CO({\add_ln33_13_reg_4225_reg[31]_i_10_n_0 ,\add_ln33_13_reg_4225_reg[31]_i_10_n_1 ,\add_ln33_13_reg_4225_reg[31]_i_10_n_2 ,\add_ln33_13_reg_4225_reg[31]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_13_reg_4225[31]_i_18_n_0 ,\add_ln33_13_reg_4225[31]_i_19_n_0 ,\add_ln33_13_reg_4225[31]_i_20_n_0 ,\add_ln33_13_reg_4225[31]_i_21_n_0 }),
        .O({\add_ln33_13_reg_4225_reg[31]_i_10_n_4 ,\add_ln33_13_reg_4225_reg[31]_i_10_n_5 ,\add_ln33_13_reg_4225_reg[31]_i_10_n_6 ,\add_ln33_13_reg_4225_reg[31]_i_10_n_7 }),
        .S({\add_ln33_13_reg_4225[31]_i_22_n_0 ,\add_ln33_13_reg_4225[31]_i_23_n_0 ,\add_ln33_13_reg_4225[31]_i_24_n_0 ,\add_ln33_13_reg_4225[31]_i_25_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[31]_i_9 
       (.CI(\add_ln33_13_reg_4225_reg[31]_i_10_n_0 ),
        .CO({\NLW_add_ln33_13_reg_4225_reg[31]_i_9_CO_UNCONNECTED [3],\add_ln33_13_reg_4225_reg[31]_i_9_n_1 ,\add_ln33_13_reg_4225_reg[31]_i_9_n_2 ,\add_ln33_13_reg_4225_reg[31]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln33_13_reg_4225[31]_i_11_n_0 ,\add_ln33_13_reg_4225[31]_i_12_n_0 ,\add_ln33_13_reg_4225[31]_i_13_n_0 }),
        .O({\add_ln33_13_reg_4225_reg[31]_i_9_n_4 ,\add_ln33_13_reg_4225_reg[31]_i_9_n_5 ,\add_ln33_13_reg_4225_reg[31]_i_9_n_6 ,\add_ln33_13_reg_4225_reg[31]_i_9_n_7 }),
        .S({\add_ln33_13_reg_4225[31]_i_14_n_0 ,\add_ln33_13_reg_4225[31]_i_15_n_0 ,\add_ln33_13_reg_4225[31]_i_16_n_0 ,\add_ln33_13_reg_4225[31]_i_17_n_0 }));
  FDRE \add_ln33_13_reg_4225_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[3]),
        .Q(add_ln33_13_reg_4225[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_13_reg_4225_reg[3]_i_1_n_0 ,\add_ln33_13_reg_4225_reg[3]_i_1_n_1 ,\add_ln33_13_reg_4225_reg[3]_i_1_n_2 ,\add_ln33_13_reg_4225_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_13_reg_4225[3]_i_2_n_0 ,\add_ln33_13_reg_4225[3]_i_3_n_0 ,\add_ln33_13_reg_4225[3]_i_4_n_0 ,1'b0}),
        .O(add_ln33_13_fu_3075_p2[3:0]),
        .S({\add_ln33_13_reg_4225[3]_i_5_n_0 ,\add_ln33_13_reg_4225[3]_i_6_n_0 ,\add_ln33_13_reg_4225[3]_i_7_n_0 ,\add_ln33_13_reg_4225[3]_i_8_n_0 }));
  FDRE \add_ln33_13_reg_4225_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[4]),
        .Q(add_ln33_13_reg_4225[4]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[5]),
        .Q(add_ln33_13_reg_4225[5]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[6]),
        .Q(add_ln33_13_reg_4225[6]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[7]),
        .Q(add_ln33_13_reg_4225[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[7]_i_1 
       (.CI(\add_ln33_13_reg_4225_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_13_reg_4225_reg[7]_i_1_n_0 ,\add_ln33_13_reg_4225_reg[7]_i_1_n_1 ,\add_ln33_13_reg_4225_reg[7]_i_1_n_2 ,\add_ln33_13_reg_4225_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_13_reg_4225[7]_i_2_n_0 ,\add_ln33_13_reg_4225[7]_i_3_n_0 ,\add_ln33_13_reg_4225[7]_i_4_n_0 ,\add_ln33_13_reg_4225[7]_i_5_n_0 }),
        .O(add_ln33_13_fu_3075_p2[7:4]),
        .S({\add_ln33_13_reg_4225[7]_i_6_n_0 ,\add_ln33_13_reg_4225[7]_i_7_n_0 ,\add_ln33_13_reg_4225[7]_i_8_n_0 ,\add_ln33_13_reg_4225[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_13_reg_4225_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\add_ln33_13_reg_4225_reg[7]_i_10_n_0 ,\add_ln33_13_reg_4225_reg[7]_i_10_n_1 ,\add_ln33_13_reg_4225_reg[7]_i_10_n_2 ,\add_ln33_13_reg_4225_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_13_reg_4225[7]_i_11_n_0 ,\add_ln33_13_reg_4225[7]_i_12_n_0 ,\add_ln33_13_reg_4225[7]_i_13_n_0 ,1'b0}),
        .O({\add_ln33_13_reg_4225_reg[7]_i_10_n_4 ,\add_ln33_13_reg_4225_reg[7]_i_10_n_5 ,\add_ln33_13_reg_4225_reg[7]_i_10_n_6 ,\add_ln33_13_reg_4225_reg[7]_i_10_n_7 }),
        .S({\add_ln33_13_reg_4225[7]_i_14_n_0 ,\add_ln33_13_reg_4225[7]_i_15_n_0 ,\add_ln33_13_reg_4225[7]_i_16_n_0 ,\add_ln33_13_reg_4225[7]_i_17_n_0 }));
  FDRE \add_ln33_13_reg_4225_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[8]),
        .Q(add_ln33_13_reg_4225[8]),
        .R(1'b0));
  FDRE \add_ln33_13_reg_4225_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_13_fu_3075_p2[9]),
        .Q(add_ln33_13_reg_4225[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[11]_i_10 
       (.I0(mul_ln33_16_reg_4040[10]),
        .I1(mul_ln33_17_reg_4090[10]),
        .I2(mul_ln33_19_reg_4095[10]),
        .O(\add_ln33_17_reg_4195[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[11]_i_11 
       (.I0(mul_ln33_16_reg_4040[9]),
        .I1(mul_ln33_17_reg_4090[9]),
        .I2(mul_ln33_19_reg_4095[9]),
        .O(\add_ln33_17_reg_4195[11]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[11]_i_12 
       (.I0(mul_ln33_16_reg_4040[8]),
        .I1(mul_ln33_17_reg_4090[8]),
        .I2(mul_ln33_19_reg_4095[8]),
        .O(\add_ln33_17_reg_4195[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[11]_i_13 
       (.I0(mul_ln33_16_reg_4040[7]),
        .I1(mul_ln33_17_reg_4090[7]),
        .I2(mul_ln33_19_reg_4095[7]),
        .O(\add_ln33_17_reg_4195[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[11]_i_2 
       (.I0(mul_ln33_18_reg_4045[10]),
        .I1(\add_ln33_17_reg_4195[11]_i_10_n_0 ),
        .I2(mul_ln33_16_reg_4040[9]),
        .I3(mul_ln33_19_reg_4095[9]),
        .I4(mul_ln33_17_reg_4090[9]),
        .O(\add_ln33_17_reg_4195[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[11]_i_3 
       (.I0(mul_ln33_18_reg_4045[9]),
        .I1(\add_ln33_17_reg_4195[11]_i_11_n_0 ),
        .I2(mul_ln33_16_reg_4040[8]),
        .I3(mul_ln33_19_reg_4095[8]),
        .I4(mul_ln33_17_reg_4090[8]),
        .O(\add_ln33_17_reg_4195[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[11]_i_4 
       (.I0(mul_ln33_18_reg_4045[8]),
        .I1(\add_ln33_17_reg_4195[11]_i_12_n_0 ),
        .I2(mul_ln33_16_reg_4040[7]),
        .I3(mul_ln33_19_reg_4095[7]),
        .I4(mul_ln33_17_reg_4090[7]),
        .O(\add_ln33_17_reg_4195[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[11]_i_5 
       (.I0(mul_ln33_18_reg_4045[7]),
        .I1(\add_ln33_17_reg_4195[11]_i_13_n_0 ),
        .I2(mul_ln33_16_reg_4040[6]),
        .I3(mul_ln33_19_reg_4095[6]),
        .I4(mul_ln33_17_reg_4090[6]),
        .O(\add_ln33_17_reg_4195[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[11]_i_6 
       (.I0(\add_ln33_17_reg_4195[11]_i_2_n_0 ),
        .I1(\add_ln33_17_reg_4195[15]_i_13_n_0 ),
        .I2(mul_ln33_18_reg_4045[11]),
        .I3(mul_ln33_17_reg_4090[10]),
        .I4(mul_ln33_19_reg_4095[10]),
        .I5(mul_ln33_16_reg_4040[10]),
        .O(\add_ln33_17_reg_4195[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[11]_i_7 
       (.I0(\add_ln33_17_reg_4195[11]_i_3_n_0 ),
        .I1(\add_ln33_17_reg_4195[11]_i_10_n_0 ),
        .I2(mul_ln33_18_reg_4045[10]),
        .I3(mul_ln33_17_reg_4090[9]),
        .I4(mul_ln33_19_reg_4095[9]),
        .I5(mul_ln33_16_reg_4040[9]),
        .O(\add_ln33_17_reg_4195[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[11]_i_8 
       (.I0(\add_ln33_17_reg_4195[11]_i_4_n_0 ),
        .I1(\add_ln33_17_reg_4195[11]_i_11_n_0 ),
        .I2(mul_ln33_18_reg_4045[9]),
        .I3(mul_ln33_17_reg_4090[8]),
        .I4(mul_ln33_19_reg_4095[8]),
        .I5(mul_ln33_16_reg_4040[8]),
        .O(\add_ln33_17_reg_4195[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[11]_i_9 
       (.I0(\add_ln33_17_reg_4195[11]_i_5_n_0 ),
        .I1(\add_ln33_17_reg_4195[11]_i_12_n_0 ),
        .I2(mul_ln33_18_reg_4045[8]),
        .I3(mul_ln33_17_reg_4090[7]),
        .I4(mul_ln33_19_reg_4095[7]),
        .I5(mul_ln33_16_reg_4040[7]),
        .O(\add_ln33_17_reg_4195[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[15]_i_10 
       (.I0(mul_ln33_16_reg_4040[14]),
        .I1(mul_ln33_17_reg_4090[14]),
        .I2(mul_ln33_19_reg_4095[14]),
        .O(\add_ln33_17_reg_4195[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[15]_i_11 
       (.I0(mul_ln33_16_reg_4040[13]),
        .I1(mul_ln33_17_reg_4090[13]),
        .I2(mul_ln33_19_reg_4095[13]),
        .O(\add_ln33_17_reg_4195[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[15]_i_12 
       (.I0(mul_ln33_16_reg_4040[12]),
        .I1(mul_ln33_17_reg_4090[12]),
        .I2(mul_ln33_19_reg_4095[12]),
        .O(\add_ln33_17_reg_4195[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[15]_i_13 
       (.I0(mul_ln33_16_reg_4040[11]),
        .I1(mul_ln33_17_reg_4090[11]),
        .I2(mul_ln33_19_reg_4095[11]),
        .O(\add_ln33_17_reg_4195[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[15]_i_2 
       (.I0(mul_ln33_18_reg_4045[14]),
        .I1(\add_ln33_17_reg_4195[15]_i_10_n_0 ),
        .I2(mul_ln33_16_reg_4040[13]),
        .I3(mul_ln33_19_reg_4095[13]),
        .I4(mul_ln33_17_reg_4090[13]),
        .O(\add_ln33_17_reg_4195[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[15]_i_3 
       (.I0(mul_ln33_18_reg_4045[13]),
        .I1(\add_ln33_17_reg_4195[15]_i_11_n_0 ),
        .I2(mul_ln33_16_reg_4040[12]),
        .I3(mul_ln33_19_reg_4095[12]),
        .I4(mul_ln33_17_reg_4090[12]),
        .O(\add_ln33_17_reg_4195[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[15]_i_4 
       (.I0(mul_ln33_18_reg_4045[12]),
        .I1(\add_ln33_17_reg_4195[15]_i_12_n_0 ),
        .I2(mul_ln33_16_reg_4040[11]),
        .I3(mul_ln33_19_reg_4095[11]),
        .I4(mul_ln33_17_reg_4090[11]),
        .O(\add_ln33_17_reg_4195[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[15]_i_5 
       (.I0(mul_ln33_18_reg_4045[11]),
        .I1(\add_ln33_17_reg_4195[15]_i_13_n_0 ),
        .I2(mul_ln33_16_reg_4040[10]),
        .I3(mul_ln33_19_reg_4095[10]),
        .I4(mul_ln33_17_reg_4090[10]),
        .O(\add_ln33_17_reg_4195[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[15]_i_6 
       (.I0(\add_ln33_17_reg_4195[15]_i_2_n_0 ),
        .I1(\add_ln33_17_reg_4195[19]_i_13_n_0 ),
        .I2(mul_ln33_18_reg_4045[15]),
        .I3(mul_ln33_17_reg_4090[14]),
        .I4(mul_ln33_19_reg_4095[14]),
        .I5(mul_ln33_16_reg_4040[14]),
        .O(\add_ln33_17_reg_4195[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[15]_i_7 
       (.I0(\add_ln33_17_reg_4195[15]_i_3_n_0 ),
        .I1(\add_ln33_17_reg_4195[15]_i_10_n_0 ),
        .I2(mul_ln33_18_reg_4045[14]),
        .I3(mul_ln33_17_reg_4090[13]),
        .I4(mul_ln33_19_reg_4095[13]),
        .I5(mul_ln33_16_reg_4040[13]),
        .O(\add_ln33_17_reg_4195[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[15]_i_8 
       (.I0(\add_ln33_17_reg_4195[15]_i_4_n_0 ),
        .I1(\add_ln33_17_reg_4195[15]_i_11_n_0 ),
        .I2(mul_ln33_18_reg_4045[13]),
        .I3(mul_ln33_17_reg_4090[12]),
        .I4(mul_ln33_19_reg_4095[12]),
        .I5(mul_ln33_16_reg_4040[12]),
        .O(\add_ln33_17_reg_4195[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[15]_i_9 
       (.I0(\add_ln33_17_reg_4195[15]_i_5_n_0 ),
        .I1(\add_ln33_17_reg_4195[15]_i_12_n_0 ),
        .I2(mul_ln33_18_reg_4045[12]),
        .I3(mul_ln33_17_reg_4090[11]),
        .I4(mul_ln33_19_reg_4095[11]),
        .I5(mul_ln33_16_reg_4040[11]),
        .O(\add_ln33_17_reg_4195[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[19]_i_10 
       (.I0(mul_ln33_16_reg_4040[18]),
        .I1(mul_ln33_17_reg_4090[18]),
        .I2(mul_ln33_19_reg_4095[18]),
        .O(\add_ln33_17_reg_4195[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[19]_i_11 
       (.I0(mul_ln33_16_reg_4040[17]),
        .I1(mul_ln33_17_reg_4090[17]),
        .I2(mul_ln33_19_reg_4095[17]),
        .O(\add_ln33_17_reg_4195[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[19]_i_12 
       (.I0(mul_ln33_16_reg_4040[16]),
        .I1(mul_ln33_17_reg_4090[16]),
        .I2(mul_ln33_19_reg_4095[16]),
        .O(\add_ln33_17_reg_4195[19]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[19]_i_13 
       (.I0(mul_ln33_16_reg_4040[15]),
        .I1(mul_ln33_17_reg_4090[15]),
        .I2(mul_ln33_19_reg_4095[15]),
        .O(\add_ln33_17_reg_4195[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[19]_i_2 
       (.I0(mul_ln33_18_reg_4045[18]),
        .I1(\add_ln33_17_reg_4195[19]_i_10_n_0 ),
        .I2(mul_ln33_16_reg_4040[17]),
        .I3(mul_ln33_19_reg_4095[17]),
        .I4(mul_ln33_17_reg_4090[17]),
        .O(\add_ln33_17_reg_4195[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[19]_i_3 
       (.I0(mul_ln33_18_reg_4045[17]),
        .I1(\add_ln33_17_reg_4195[19]_i_11_n_0 ),
        .I2(mul_ln33_16_reg_4040[16]),
        .I3(mul_ln33_19_reg_4095[16]),
        .I4(mul_ln33_17_reg_4090[16]),
        .O(\add_ln33_17_reg_4195[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[19]_i_4 
       (.I0(mul_ln33_18_reg_4045[16]),
        .I1(\add_ln33_17_reg_4195[19]_i_12_n_0 ),
        .I2(mul_ln33_16_reg_4040[15]),
        .I3(mul_ln33_19_reg_4095[15]),
        .I4(mul_ln33_17_reg_4090[15]),
        .O(\add_ln33_17_reg_4195[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[19]_i_5 
       (.I0(mul_ln33_18_reg_4045[15]),
        .I1(\add_ln33_17_reg_4195[19]_i_13_n_0 ),
        .I2(mul_ln33_16_reg_4040[14]),
        .I3(mul_ln33_19_reg_4095[14]),
        .I4(mul_ln33_17_reg_4090[14]),
        .O(\add_ln33_17_reg_4195[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[19]_i_6 
       (.I0(\add_ln33_17_reg_4195[19]_i_2_n_0 ),
        .I1(\add_ln33_17_reg_4195[23]_i_13_n_0 ),
        .I2(mul_ln33_18_reg_4045[19]),
        .I3(mul_ln33_17_reg_4090[18]),
        .I4(mul_ln33_19_reg_4095[18]),
        .I5(mul_ln33_16_reg_4040[18]),
        .O(\add_ln33_17_reg_4195[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[19]_i_7 
       (.I0(\add_ln33_17_reg_4195[19]_i_3_n_0 ),
        .I1(\add_ln33_17_reg_4195[19]_i_10_n_0 ),
        .I2(mul_ln33_18_reg_4045[18]),
        .I3(mul_ln33_17_reg_4090[17]),
        .I4(mul_ln33_19_reg_4095[17]),
        .I5(mul_ln33_16_reg_4040[17]),
        .O(\add_ln33_17_reg_4195[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[19]_i_8 
       (.I0(\add_ln33_17_reg_4195[19]_i_4_n_0 ),
        .I1(\add_ln33_17_reg_4195[19]_i_11_n_0 ),
        .I2(mul_ln33_18_reg_4045[17]),
        .I3(mul_ln33_17_reg_4090[16]),
        .I4(mul_ln33_19_reg_4095[16]),
        .I5(mul_ln33_16_reg_4040[16]),
        .O(\add_ln33_17_reg_4195[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[19]_i_9 
       (.I0(\add_ln33_17_reg_4195[19]_i_5_n_0 ),
        .I1(\add_ln33_17_reg_4195[19]_i_12_n_0 ),
        .I2(mul_ln33_18_reg_4045[16]),
        .I3(mul_ln33_17_reg_4090[15]),
        .I4(mul_ln33_19_reg_4095[15]),
        .I5(mul_ln33_16_reg_4040[15]),
        .O(\add_ln33_17_reg_4195[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[23]_i_10 
       (.I0(mul_ln33_16_reg_4040[22]),
        .I1(mul_ln33_17_reg_4090[22]),
        .I2(mul_ln33_19_reg_4095[22]),
        .O(\add_ln33_17_reg_4195[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[23]_i_11 
       (.I0(mul_ln33_16_reg_4040[21]),
        .I1(mul_ln33_17_reg_4090[21]),
        .I2(mul_ln33_19_reg_4095[21]),
        .O(\add_ln33_17_reg_4195[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[23]_i_12 
       (.I0(mul_ln33_16_reg_4040[20]),
        .I1(mul_ln33_17_reg_4090[20]),
        .I2(mul_ln33_19_reg_4095[20]),
        .O(\add_ln33_17_reg_4195[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[23]_i_13 
       (.I0(mul_ln33_16_reg_4040[19]),
        .I1(mul_ln33_17_reg_4090[19]),
        .I2(mul_ln33_19_reg_4095[19]),
        .O(\add_ln33_17_reg_4195[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[23]_i_2 
       (.I0(mul_ln33_18_reg_4045[22]),
        .I1(\add_ln33_17_reg_4195[23]_i_10_n_0 ),
        .I2(mul_ln33_16_reg_4040[21]),
        .I3(mul_ln33_19_reg_4095[21]),
        .I4(mul_ln33_17_reg_4090[21]),
        .O(\add_ln33_17_reg_4195[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[23]_i_3 
       (.I0(mul_ln33_18_reg_4045[21]),
        .I1(\add_ln33_17_reg_4195[23]_i_11_n_0 ),
        .I2(mul_ln33_16_reg_4040[20]),
        .I3(mul_ln33_19_reg_4095[20]),
        .I4(mul_ln33_17_reg_4090[20]),
        .O(\add_ln33_17_reg_4195[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[23]_i_4 
       (.I0(mul_ln33_18_reg_4045[20]),
        .I1(\add_ln33_17_reg_4195[23]_i_12_n_0 ),
        .I2(mul_ln33_16_reg_4040[19]),
        .I3(mul_ln33_19_reg_4095[19]),
        .I4(mul_ln33_17_reg_4090[19]),
        .O(\add_ln33_17_reg_4195[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[23]_i_5 
       (.I0(mul_ln33_18_reg_4045[19]),
        .I1(\add_ln33_17_reg_4195[23]_i_13_n_0 ),
        .I2(mul_ln33_16_reg_4040[18]),
        .I3(mul_ln33_19_reg_4095[18]),
        .I4(mul_ln33_17_reg_4090[18]),
        .O(\add_ln33_17_reg_4195[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[23]_i_6 
       (.I0(\add_ln33_17_reg_4195[23]_i_2_n_0 ),
        .I1(\add_ln33_17_reg_4195[27]_i_13_n_0 ),
        .I2(mul_ln33_18_reg_4045[23]),
        .I3(mul_ln33_17_reg_4090[22]),
        .I4(mul_ln33_19_reg_4095[22]),
        .I5(mul_ln33_16_reg_4040[22]),
        .O(\add_ln33_17_reg_4195[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[23]_i_7 
       (.I0(\add_ln33_17_reg_4195[23]_i_3_n_0 ),
        .I1(\add_ln33_17_reg_4195[23]_i_10_n_0 ),
        .I2(mul_ln33_18_reg_4045[22]),
        .I3(mul_ln33_17_reg_4090[21]),
        .I4(mul_ln33_19_reg_4095[21]),
        .I5(mul_ln33_16_reg_4040[21]),
        .O(\add_ln33_17_reg_4195[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[23]_i_8 
       (.I0(\add_ln33_17_reg_4195[23]_i_4_n_0 ),
        .I1(\add_ln33_17_reg_4195[23]_i_11_n_0 ),
        .I2(mul_ln33_18_reg_4045[21]),
        .I3(mul_ln33_17_reg_4090[20]),
        .I4(mul_ln33_19_reg_4095[20]),
        .I5(mul_ln33_16_reg_4040[20]),
        .O(\add_ln33_17_reg_4195[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[23]_i_9 
       (.I0(\add_ln33_17_reg_4195[23]_i_5_n_0 ),
        .I1(\add_ln33_17_reg_4195[23]_i_12_n_0 ),
        .I2(mul_ln33_18_reg_4045[20]),
        .I3(mul_ln33_17_reg_4090[19]),
        .I4(mul_ln33_19_reg_4095[19]),
        .I5(mul_ln33_16_reg_4040[19]),
        .O(\add_ln33_17_reg_4195[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[27]_i_10 
       (.I0(mul_ln33_16_reg_4040[26]),
        .I1(mul_ln33_17_reg_4090[26]),
        .I2(mul_ln33_19_reg_4095[26]),
        .O(\add_ln33_17_reg_4195[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[27]_i_11 
       (.I0(mul_ln33_16_reg_4040[25]),
        .I1(mul_ln33_17_reg_4090[25]),
        .I2(mul_ln33_19_reg_4095[25]),
        .O(\add_ln33_17_reg_4195[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[27]_i_12 
       (.I0(mul_ln33_16_reg_4040[24]),
        .I1(mul_ln33_17_reg_4090[24]),
        .I2(mul_ln33_19_reg_4095[24]),
        .O(\add_ln33_17_reg_4195[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[27]_i_13 
       (.I0(mul_ln33_16_reg_4040[23]),
        .I1(mul_ln33_17_reg_4090[23]),
        .I2(mul_ln33_19_reg_4095[23]),
        .O(\add_ln33_17_reg_4195[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[27]_i_2 
       (.I0(mul_ln33_18_reg_4045[26]),
        .I1(\add_ln33_17_reg_4195[27]_i_10_n_0 ),
        .I2(mul_ln33_16_reg_4040[25]),
        .I3(mul_ln33_19_reg_4095[25]),
        .I4(mul_ln33_17_reg_4090[25]),
        .O(\add_ln33_17_reg_4195[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[27]_i_3 
       (.I0(mul_ln33_18_reg_4045[25]),
        .I1(\add_ln33_17_reg_4195[27]_i_11_n_0 ),
        .I2(mul_ln33_16_reg_4040[24]),
        .I3(mul_ln33_19_reg_4095[24]),
        .I4(mul_ln33_17_reg_4090[24]),
        .O(\add_ln33_17_reg_4195[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[27]_i_4 
       (.I0(mul_ln33_18_reg_4045[24]),
        .I1(\add_ln33_17_reg_4195[27]_i_12_n_0 ),
        .I2(mul_ln33_16_reg_4040[23]),
        .I3(mul_ln33_19_reg_4095[23]),
        .I4(mul_ln33_17_reg_4090[23]),
        .O(\add_ln33_17_reg_4195[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[27]_i_5 
       (.I0(mul_ln33_18_reg_4045[23]),
        .I1(\add_ln33_17_reg_4195[27]_i_13_n_0 ),
        .I2(mul_ln33_16_reg_4040[22]),
        .I3(mul_ln33_19_reg_4095[22]),
        .I4(mul_ln33_17_reg_4090[22]),
        .O(\add_ln33_17_reg_4195[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[27]_i_6 
       (.I0(\add_ln33_17_reg_4195[27]_i_2_n_0 ),
        .I1(\add_ln33_17_reg_4195[31]_i_11_n_0 ),
        .I2(mul_ln33_18_reg_4045[27]),
        .I3(mul_ln33_17_reg_4090[26]),
        .I4(mul_ln33_19_reg_4095[26]),
        .I5(mul_ln33_16_reg_4040[26]),
        .O(\add_ln33_17_reg_4195[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[27]_i_7 
       (.I0(\add_ln33_17_reg_4195[27]_i_3_n_0 ),
        .I1(\add_ln33_17_reg_4195[27]_i_10_n_0 ),
        .I2(mul_ln33_18_reg_4045[26]),
        .I3(mul_ln33_17_reg_4090[25]),
        .I4(mul_ln33_19_reg_4095[25]),
        .I5(mul_ln33_16_reg_4040[25]),
        .O(\add_ln33_17_reg_4195[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[27]_i_8 
       (.I0(\add_ln33_17_reg_4195[27]_i_4_n_0 ),
        .I1(\add_ln33_17_reg_4195[27]_i_11_n_0 ),
        .I2(mul_ln33_18_reg_4045[25]),
        .I3(mul_ln33_17_reg_4090[24]),
        .I4(mul_ln33_19_reg_4095[24]),
        .I5(mul_ln33_16_reg_4040[24]),
        .O(\add_ln33_17_reg_4195[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[27]_i_9 
       (.I0(\add_ln33_17_reg_4195[27]_i_5_n_0 ),
        .I1(\add_ln33_17_reg_4195[27]_i_12_n_0 ),
        .I2(mul_ln33_18_reg_4045[24]),
        .I3(mul_ln33_17_reg_4090[23]),
        .I4(mul_ln33_19_reg_4095[23]),
        .I5(mul_ln33_16_reg_4040[23]),
        .O(\add_ln33_17_reg_4195[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[31]_i_10 
       (.I0(mul_ln33_16_reg_4040[28]),
        .I1(mul_ln33_17_reg_4090[28]),
        .I2(mul_ln33_19_reg_4095[28]),
        .O(\add_ln33_17_reg_4195[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[31]_i_11 
       (.I0(mul_ln33_16_reg_4040[27]),
        .I1(mul_ln33_17_reg_4090[27]),
        .I2(mul_ln33_19_reg_4095[27]),
        .O(\add_ln33_17_reg_4195[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_17_reg_4195[31]_i_12 
       (.I0(mul_ln33_17_reg_4090[29]),
        .I1(mul_ln33_19_reg_4095[29]),
        .I2(mul_ln33_16_reg_4040[29]),
        .O(\add_ln33_17_reg_4195[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_17_reg_4195[31]_i_13 
       (.I0(mul_ln33_19_reg_4095[31]),
        .I1(mul_ln33_17_reg_4090[31]),
        .I2(mul_ln33_16_reg_4040[31]),
        .I3(mul_ln33_18_reg_4045[31]),
        .O(\add_ln33_17_reg_4195[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[31]_i_14 
       (.I0(mul_ln33_16_reg_4040[30]),
        .I1(mul_ln33_17_reg_4090[30]),
        .I2(mul_ln33_19_reg_4095[30]),
        .O(\add_ln33_17_reg_4195[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[31]_i_2 
       (.I0(mul_ln33_18_reg_4045[29]),
        .I1(\add_ln33_17_reg_4195[31]_i_9_n_0 ),
        .I2(mul_ln33_16_reg_4040[28]),
        .I3(mul_ln33_19_reg_4095[28]),
        .I4(mul_ln33_17_reg_4090[28]),
        .O(\add_ln33_17_reg_4195[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[31]_i_3 
       (.I0(mul_ln33_18_reg_4045[28]),
        .I1(\add_ln33_17_reg_4195[31]_i_10_n_0 ),
        .I2(mul_ln33_16_reg_4040[27]),
        .I3(mul_ln33_19_reg_4095[27]),
        .I4(mul_ln33_17_reg_4090[27]),
        .O(\add_ln33_17_reg_4195[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[31]_i_4 
       (.I0(mul_ln33_18_reg_4045[27]),
        .I1(\add_ln33_17_reg_4195[31]_i_11_n_0 ),
        .I2(mul_ln33_16_reg_4040[26]),
        .I3(mul_ln33_19_reg_4095[26]),
        .I4(mul_ln33_17_reg_4090[26]),
        .O(\add_ln33_17_reg_4195[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln33_17_reg_4195[31]_i_5 
       (.I0(\add_ln33_17_reg_4195[31]_i_12_n_0 ),
        .I1(mul_ln33_18_reg_4045[30]),
        .I2(\add_ln33_17_reg_4195[31]_i_13_n_0 ),
        .I3(mul_ln33_17_reg_4090[30]),
        .I4(mul_ln33_19_reg_4095[30]),
        .I5(mul_ln33_16_reg_4040[30]),
        .O(\add_ln33_17_reg_4195[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[31]_i_6 
       (.I0(\add_ln33_17_reg_4195[31]_i_2_n_0 ),
        .I1(\add_ln33_17_reg_4195[31]_i_14_n_0 ),
        .I2(mul_ln33_18_reg_4045[30]),
        .I3(mul_ln33_17_reg_4090[29]),
        .I4(mul_ln33_19_reg_4095[29]),
        .I5(mul_ln33_16_reg_4040[29]),
        .O(\add_ln33_17_reg_4195[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[31]_i_7 
       (.I0(\add_ln33_17_reg_4195[31]_i_3_n_0 ),
        .I1(\add_ln33_17_reg_4195[31]_i_9_n_0 ),
        .I2(mul_ln33_18_reg_4045[29]),
        .I3(mul_ln33_17_reg_4090[28]),
        .I4(mul_ln33_19_reg_4095[28]),
        .I5(mul_ln33_16_reg_4040[28]),
        .O(\add_ln33_17_reg_4195[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[31]_i_8 
       (.I0(\add_ln33_17_reg_4195[31]_i_4_n_0 ),
        .I1(\add_ln33_17_reg_4195[31]_i_10_n_0 ),
        .I2(mul_ln33_18_reg_4045[28]),
        .I3(mul_ln33_17_reg_4090[27]),
        .I4(mul_ln33_19_reg_4095[27]),
        .I5(mul_ln33_16_reg_4040[27]),
        .O(\add_ln33_17_reg_4195[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[31]_i_9 
       (.I0(mul_ln33_16_reg_4040[29]),
        .I1(mul_ln33_17_reg_4090[29]),
        .I2(mul_ln33_19_reg_4095[29]),
        .O(\add_ln33_17_reg_4195[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[3]_i_2 
       (.I0(mul_ln33_18_reg_4045[2]),
        .I1(\add_ln33_17_reg_4195[3]_i_9_n_0 ),
        .I2(mul_ln33_16_reg_4040[1]),
        .I3(mul_ln33_19_reg_4095[1]),
        .I4(mul_ln33_17_reg_4090[1]),
        .O(\add_ln33_17_reg_4195[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln33_17_reg_4195[3]_i_3 
       (.I0(mul_ln33_16_reg_4040[1]),
        .I1(mul_ln33_19_reg_4095[1]),
        .I2(mul_ln33_17_reg_4090[1]),
        .I3(mul_ln33_18_reg_4045[2]),
        .I4(\add_ln33_17_reg_4195[3]_i_9_n_0 ),
        .O(\add_ln33_17_reg_4195[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_17_reg_4195[3]_i_4 
       (.I0(mul_ln33_19_reg_4095[1]),
        .I1(mul_ln33_17_reg_4090[1]),
        .I2(mul_ln33_16_reg_4040[1]),
        .I3(mul_ln33_18_reg_4045[1]),
        .O(\add_ln33_17_reg_4195[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[3]_i_5 
       (.I0(\add_ln33_17_reg_4195[3]_i_2_n_0 ),
        .I1(\add_ln33_17_reg_4195[7]_i_13_n_0 ),
        .I2(mul_ln33_18_reg_4045[3]),
        .I3(mul_ln33_17_reg_4090[2]),
        .I4(mul_ln33_19_reg_4095[2]),
        .I5(mul_ln33_16_reg_4040[2]),
        .O(\add_ln33_17_reg_4195[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln33_17_reg_4195[3]_i_6 
       (.I0(\add_ln33_17_reg_4195[3]_i_9_n_0 ),
        .I1(mul_ln33_18_reg_4045[2]),
        .I2(mul_ln33_16_reg_4040[1]),
        .I3(mul_ln33_17_reg_4090[1]),
        .I4(mul_ln33_19_reg_4095[1]),
        .I5(mul_ln33_18_reg_4045[1]),
        .O(\add_ln33_17_reg_4195[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln33_17_reg_4195[3]_i_7 
       (.I0(\add_ln33_17_reg_4195[3]_i_4_n_0 ),
        .I1(mul_ln33_16_reg_4040[0]),
        .I2(mul_ln33_19_reg_4095[0]),
        .I3(mul_ln33_17_reg_4090[0]),
        .O(\add_ln33_17_reg_4195[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_17_reg_4195[3]_i_8 
       (.I0(mul_ln33_19_reg_4095[0]),
        .I1(mul_ln33_17_reg_4090[0]),
        .I2(mul_ln33_16_reg_4040[0]),
        .I3(mul_ln33_18_reg_4045[0]),
        .O(\add_ln33_17_reg_4195[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[3]_i_9 
       (.I0(mul_ln33_16_reg_4040[2]),
        .I1(mul_ln33_17_reg_4090[2]),
        .I2(mul_ln33_19_reg_4095[2]),
        .O(\add_ln33_17_reg_4195[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[7]_i_10 
       (.I0(mul_ln33_16_reg_4040[6]),
        .I1(mul_ln33_17_reg_4090[6]),
        .I2(mul_ln33_19_reg_4095[6]),
        .O(\add_ln33_17_reg_4195[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[7]_i_11 
       (.I0(mul_ln33_16_reg_4040[5]),
        .I1(mul_ln33_17_reg_4090[5]),
        .I2(mul_ln33_19_reg_4095[5]),
        .O(\add_ln33_17_reg_4195[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[7]_i_12 
       (.I0(mul_ln33_16_reg_4040[4]),
        .I1(mul_ln33_17_reg_4090[4]),
        .I2(mul_ln33_19_reg_4095[4]),
        .O(\add_ln33_17_reg_4195[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_17_reg_4195[7]_i_13 
       (.I0(mul_ln33_16_reg_4040[3]),
        .I1(mul_ln33_17_reg_4090[3]),
        .I2(mul_ln33_19_reg_4095[3]),
        .O(\add_ln33_17_reg_4195[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[7]_i_2 
       (.I0(mul_ln33_18_reg_4045[6]),
        .I1(\add_ln33_17_reg_4195[7]_i_10_n_0 ),
        .I2(mul_ln33_16_reg_4040[5]),
        .I3(mul_ln33_19_reg_4095[5]),
        .I4(mul_ln33_17_reg_4090[5]),
        .O(\add_ln33_17_reg_4195[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[7]_i_3 
       (.I0(mul_ln33_18_reg_4045[5]),
        .I1(\add_ln33_17_reg_4195[7]_i_11_n_0 ),
        .I2(mul_ln33_16_reg_4040[4]),
        .I3(mul_ln33_19_reg_4095[4]),
        .I4(mul_ln33_17_reg_4090[4]),
        .O(\add_ln33_17_reg_4195[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[7]_i_4 
       (.I0(mul_ln33_18_reg_4045[4]),
        .I1(\add_ln33_17_reg_4195[7]_i_12_n_0 ),
        .I2(mul_ln33_16_reg_4040[3]),
        .I3(mul_ln33_19_reg_4095[3]),
        .I4(mul_ln33_17_reg_4090[3]),
        .O(\add_ln33_17_reg_4195[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_17_reg_4195[7]_i_5 
       (.I0(mul_ln33_18_reg_4045[3]),
        .I1(\add_ln33_17_reg_4195[7]_i_13_n_0 ),
        .I2(mul_ln33_16_reg_4040[2]),
        .I3(mul_ln33_19_reg_4095[2]),
        .I4(mul_ln33_17_reg_4090[2]),
        .O(\add_ln33_17_reg_4195[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[7]_i_6 
       (.I0(\add_ln33_17_reg_4195[7]_i_2_n_0 ),
        .I1(\add_ln33_17_reg_4195[11]_i_13_n_0 ),
        .I2(mul_ln33_18_reg_4045[7]),
        .I3(mul_ln33_17_reg_4090[6]),
        .I4(mul_ln33_19_reg_4095[6]),
        .I5(mul_ln33_16_reg_4040[6]),
        .O(\add_ln33_17_reg_4195[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[7]_i_7 
       (.I0(\add_ln33_17_reg_4195[7]_i_3_n_0 ),
        .I1(\add_ln33_17_reg_4195[7]_i_10_n_0 ),
        .I2(mul_ln33_18_reg_4045[6]),
        .I3(mul_ln33_17_reg_4090[5]),
        .I4(mul_ln33_19_reg_4095[5]),
        .I5(mul_ln33_16_reg_4040[5]),
        .O(\add_ln33_17_reg_4195[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[7]_i_8 
       (.I0(\add_ln33_17_reg_4195[7]_i_4_n_0 ),
        .I1(\add_ln33_17_reg_4195[7]_i_11_n_0 ),
        .I2(mul_ln33_18_reg_4045[5]),
        .I3(mul_ln33_17_reg_4090[4]),
        .I4(mul_ln33_19_reg_4095[4]),
        .I5(mul_ln33_16_reg_4040[4]),
        .O(\add_ln33_17_reg_4195[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_17_reg_4195[7]_i_9 
       (.I0(\add_ln33_17_reg_4195[7]_i_5_n_0 ),
        .I1(\add_ln33_17_reg_4195[7]_i_12_n_0 ),
        .I2(mul_ln33_18_reg_4045[4]),
        .I3(mul_ln33_17_reg_4090[3]),
        .I4(mul_ln33_19_reg_4095[3]),
        .I5(mul_ln33_16_reg_4040[3]),
        .O(\add_ln33_17_reg_4195[7]_i_9_n_0 ));
  FDRE \add_ln33_17_reg_4195_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[0]),
        .Q(add_ln33_17_reg_4195[0]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[10]),
        .Q(add_ln33_17_reg_4195[10]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[11]),
        .Q(add_ln33_17_reg_4195[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_17_reg_4195_reg[11]_i_1 
       (.CI(\add_ln33_17_reg_4195_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_17_reg_4195_reg[11]_i_1_n_0 ,\add_ln33_17_reg_4195_reg[11]_i_1_n_1 ,\add_ln33_17_reg_4195_reg[11]_i_1_n_2 ,\add_ln33_17_reg_4195_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_17_reg_4195[11]_i_2_n_0 ,\add_ln33_17_reg_4195[11]_i_3_n_0 ,\add_ln33_17_reg_4195[11]_i_4_n_0 ,\add_ln33_17_reg_4195[11]_i_5_n_0 }),
        .O(add_ln33_17_fu_3005_p2[11:8]),
        .S({\add_ln33_17_reg_4195[11]_i_6_n_0 ,\add_ln33_17_reg_4195[11]_i_7_n_0 ,\add_ln33_17_reg_4195[11]_i_8_n_0 ,\add_ln33_17_reg_4195[11]_i_9_n_0 }));
  FDRE \add_ln33_17_reg_4195_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[12]),
        .Q(add_ln33_17_reg_4195[12]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[13]),
        .Q(add_ln33_17_reg_4195[13]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[14]),
        .Q(add_ln33_17_reg_4195[14]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[15]),
        .Q(add_ln33_17_reg_4195[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_17_reg_4195_reg[15]_i_1 
       (.CI(\add_ln33_17_reg_4195_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_17_reg_4195_reg[15]_i_1_n_0 ,\add_ln33_17_reg_4195_reg[15]_i_1_n_1 ,\add_ln33_17_reg_4195_reg[15]_i_1_n_2 ,\add_ln33_17_reg_4195_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_17_reg_4195[15]_i_2_n_0 ,\add_ln33_17_reg_4195[15]_i_3_n_0 ,\add_ln33_17_reg_4195[15]_i_4_n_0 ,\add_ln33_17_reg_4195[15]_i_5_n_0 }),
        .O(add_ln33_17_fu_3005_p2[15:12]),
        .S({\add_ln33_17_reg_4195[15]_i_6_n_0 ,\add_ln33_17_reg_4195[15]_i_7_n_0 ,\add_ln33_17_reg_4195[15]_i_8_n_0 ,\add_ln33_17_reg_4195[15]_i_9_n_0 }));
  FDRE \add_ln33_17_reg_4195_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[16]),
        .Q(add_ln33_17_reg_4195[16]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[17]),
        .Q(add_ln33_17_reg_4195[17]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[18]),
        .Q(add_ln33_17_reg_4195[18]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[19]),
        .Q(add_ln33_17_reg_4195[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_17_reg_4195_reg[19]_i_1 
       (.CI(\add_ln33_17_reg_4195_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_17_reg_4195_reg[19]_i_1_n_0 ,\add_ln33_17_reg_4195_reg[19]_i_1_n_1 ,\add_ln33_17_reg_4195_reg[19]_i_1_n_2 ,\add_ln33_17_reg_4195_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_17_reg_4195[19]_i_2_n_0 ,\add_ln33_17_reg_4195[19]_i_3_n_0 ,\add_ln33_17_reg_4195[19]_i_4_n_0 ,\add_ln33_17_reg_4195[19]_i_5_n_0 }),
        .O(add_ln33_17_fu_3005_p2[19:16]),
        .S({\add_ln33_17_reg_4195[19]_i_6_n_0 ,\add_ln33_17_reg_4195[19]_i_7_n_0 ,\add_ln33_17_reg_4195[19]_i_8_n_0 ,\add_ln33_17_reg_4195[19]_i_9_n_0 }));
  FDRE \add_ln33_17_reg_4195_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[1]),
        .Q(add_ln33_17_reg_4195[1]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[20]),
        .Q(add_ln33_17_reg_4195[20]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[21]),
        .Q(add_ln33_17_reg_4195[21]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[22]),
        .Q(add_ln33_17_reg_4195[22]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[23]),
        .Q(add_ln33_17_reg_4195[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_17_reg_4195_reg[23]_i_1 
       (.CI(\add_ln33_17_reg_4195_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_17_reg_4195_reg[23]_i_1_n_0 ,\add_ln33_17_reg_4195_reg[23]_i_1_n_1 ,\add_ln33_17_reg_4195_reg[23]_i_1_n_2 ,\add_ln33_17_reg_4195_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_17_reg_4195[23]_i_2_n_0 ,\add_ln33_17_reg_4195[23]_i_3_n_0 ,\add_ln33_17_reg_4195[23]_i_4_n_0 ,\add_ln33_17_reg_4195[23]_i_5_n_0 }),
        .O(add_ln33_17_fu_3005_p2[23:20]),
        .S({\add_ln33_17_reg_4195[23]_i_6_n_0 ,\add_ln33_17_reg_4195[23]_i_7_n_0 ,\add_ln33_17_reg_4195[23]_i_8_n_0 ,\add_ln33_17_reg_4195[23]_i_9_n_0 }));
  FDRE \add_ln33_17_reg_4195_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[24]),
        .Q(add_ln33_17_reg_4195[24]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[25]),
        .Q(add_ln33_17_reg_4195[25]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[26]),
        .Q(add_ln33_17_reg_4195[26]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[27]),
        .Q(add_ln33_17_reg_4195[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_17_reg_4195_reg[27]_i_1 
       (.CI(\add_ln33_17_reg_4195_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_17_reg_4195_reg[27]_i_1_n_0 ,\add_ln33_17_reg_4195_reg[27]_i_1_n_1 ,\add_ln33_17_reg_4195_reg[27]_i_1_n_2 ,\add_ln33_17_reg_4195_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_17_reg_4195[27]_i_2_n_0 ,\add_ln33_17_reg_4195[27]_i_3_n_0 ,\add_ln33_17_reg_4195[27]_i_4_n_0 ,\add_ln33_17_reg_4195[27]_i_5_n_0 }),
        .O(add_ln33_17_fu_3005_p2[27:24]),
        .S({\add_ln33_17_reg_4195[27]_i_6_n_0 ,\add_ln33_17_reg_4195[27]_i_7_n_0 ,\add_ln33_17_reg_4195[27]_i_8_n_0 ,\add_ln33_17_reg_4195[27]_i_9_n_0 }));
  FDRE \add_ln33_17_reg_4195_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[28]),
        .Q(add_ln33_17_reg_4195[28]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[29]),
        .Q(add_ln33_17_reg_4195[29]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[2]),
        .Q(add_ln33_17_reg_4195[2]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[30]),
        .Q(add_ln33_17_reg_4195[30]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[31]),
        .Q(add_ln33_17_reg_4195[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_17_reg_4195_reg[31]_i_1 
       (.CI(\add_ln33_17_reg_4195_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_17_reg_4195_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln33_17_reg_4195_reg[31]_i_1_n_1 ,\add_ln33_17_reg_4195_reg[31]_i_1_n_2 ,\add_ln33_17_reg_4195_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln33_17_reg_4195[31]_i_2_n_0 ,\add_ln33_17_reg_4195[31]_i_3_n_0 ,\add_ln33_17_reg_4195[31]_i_4_n_0 }),
        .O(add_ln33_17_fu_3005_p2[31:28]),
        .S({\add_ln33_17_reg_4195[31]_i_5_n_0 ,\add_ln33_17_reg_4195[31]_i_6_n_0 ,\add_ln33_17_reg_4195[31]_i_7_n_0 ,\add_ln33_17_reg_4195[31]_i_8_n_0 }));
  FDRE \add_ln33_17_reg_4195_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[3]),
        .Q(add_ln33_17_reg_4195[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_17_reg_4195_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_17_reg_4195_reg[3]_i_1_n_0 ,\add_ln33_17_reg_4195_reg[3]_i_1_n_1 ,\add_ln33_17_reg_4195_reg[3]_i_1_n_2 ,\add_ln33_17_reg_4195_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_17_reg_4195[3]_i_2_n_0 ,\add_ln33_17_reg_4195[3]_i_3_n_0 ,\add_ln33_17_reg_4195[3]_i_4_n_0 ,mul_ln33_18_reg_4045[0]}),
        .O(add_ln33_17_fu_3005_p2[3:0]),
        .S({\add_ln33_17_reg_4195[3]_i_5_n_0 ,\add_ln33_17_reg_4195[3]_i_6_n_0 ,\add_ln33_17_reg_4195[3]_i_7_n_0 ,\add_ln33_17_reg_4195[3]_i_8_n_0 }));
  FDRE \add_ln33_17_reg_4195_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[4]),
        .Q(add_ln33_17_reg_4195[4]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[5]),
        .Q(add_ln33_17_reg_4195[5]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[6]),
        .Q(add_ln33_17_reg_4195[6]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[7]),
        .Q(add_ln33_17_reg_4195[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_17_reg_4195_reg[7]_i_1 
       (.CI(\add_ln33_17_reg_4195_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_17_reg_4195_reg[7]_i_1_n_0 ,\add_ln33_17_reg_4195_reg[7]_i_1_n_1 ,\add_ln33_17_reg_4195_reg[7]_i_1_n_2 ,\add_ln33_17_reg_4195_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_17_reg_4195[7]_i_2_n_0 ,\add_ln33_17_reg_4195[7]_i_3_n_0 ,\add_ln33_17_reg_4195[7]_i_4_n_0 ,\add_ln33_17_reg_4195[7]_i_5_n_0 }),
        .O(add_ln33_17_fu_3005_p2[7:4]),
        .S({\add_ln33_17_reg_4195[7]_i_6_n_0 ,\add_ln33_17_reg_4195[7]_i_7_n_0 ,\add_ln33_17_reg_4195[7]_i_8_n_0 ,\add_ln33_17_reg_4195[7]_i_9_n_0 }));
  FDRE \add_ln33_17_reg_4195_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[8]),
        .Q(add_ln33_17_reg_4195[8]),
        .R(1'b0));
  FDRE \add_ln33_17_reg_4195_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_17_fu_3005_p2[9]),
        .Q(add_ln33_17_reg_4195[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[11]_i_10 
       (.I0(mul_ln33_20_reg_4100[10]),
        .I1(mul_ln33_21_reg_4105[10]),
        .I2(mul_ln33_23_reg_4115[10]),
        .O(\add_ln33_20_reg_4200[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[11]_i_11 
       (.I0(mul_ln33_20_reg_4100[9]),
        .I1(mul_ln33_21_reg_4105[9]),
        .I2(mul_ln33_23_reg_4115[9]),
        .O(\add_ln33_20_reg_4200[11]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[11]_i_12 
       (.I0(mul_ln33_20_reg_4100[8]),
        .I1(mul_ln33_21_reg_4105[8]),
        .I2(mul_ln33_23_reg_4115[8]),
        .O(\add_ln33_20_reg_4200[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[11]_i_13 
       (.I0(mul_ln33_20_reg_4100[7]),
        .I1(mul_ln33_21_reg_4105[7]),
        .I2(mul_ln33_23_reg_4115[7]),
        .O(\add_ln33_20_reg_4200[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[11]_i_2 
       (.I0(mul_ln33_22_reg_4110[10]),
        .I1(\add_ln33_20_reg_4200[11]_i_10_n_0 ),
        .I2(mul_ln33_20_reg_4100[9]),
        .I3(mul_ln33_23_reg_4115[9]),
        .I4(mul_ln33_21_reg_4105[9]),
        .O(\add_ln33_20_reg_4200[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[11]_i_3 
       (.I0(mul_ln33_22_reg_4110[9]),
        .I1(\add_ln33_20_reg_4200[11]_i_11_n_0 ),
        .I2(mul_ln33_20_reg_4100[8]),
        .I3(mul_ln33_23_reg_4115[8]),
        .I4(mul_ln33_21_reg_4105[8]),
        .O(\add_ln33_20_reg_4200[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[11]_i_4 
       (.I0(mul_ln33_22_reg_4110[8]),
        .I1(\add_ln33_20_reg_4200[11]_i_12_n_0 ),
        .I2(mul_ln33_20_reg_4100[7]),
        .I3(mul_ln33_23_reg_4115[7]),
        .I4(mul_ln33_21_reg_4105[7]),
        .O(\add_ln33_20_reg_4200[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[11]_i_5 
       (.I0(mul_ln33_22_reg_4110[7]),
        .I1(\add_ln33_20_reg_4200[11]_i_13_n_0 ),
        .I2(mul_ln33_20_reg_4100[6]),
        .I3(mul_ln33_23_reg_4115[6]),
        .I4(mul_ln33_21_reg_4105[6]),
        .O(\add_ln33_20_reg_4200[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[11]_i_6 
       (.I0(\add_ln33_20_reg_4200[11]_i_2_n_0 ),
        .I1(\add_ln33_20_reg_4200[15]_i_13_n_0 ),
        .I2(mul_ln33_22_reg_4110[11]),
        .I3(mul_ln33_21_reg_4105[10]),
        .I4(mul_ln33_23_reg_4115[10]),
        .I5(mul_ln33_20_reg_4100[10]),
        .O(\add_ln33_20_reg_4200[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[11]_i_7 
       (.I0(\add_ln33_20_reg_4200[11]_i_3_n_0 ),
        .I1(\add_ln33_20_reg_4200[11]_i_10_n_0 ),
        .I2(mul_ln33_22_reg_4110[10]),
        .I3(mul_ln33_21_reg_4105[9]),
        .I4(mul_ln33_23_reg_4115[9]),
        .I5(mul_ln33_20_reg_4100[9]),
        .O(\add_ln33_20_reg_4200[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[11]_i_8 
       (.I0(\add_ln33_20_reg_4200[11]_i_4_n_0 ),
        .I1(\add_ln33_20_reg_4200[11]_i_11_n_0 ),
        .I2(mul_ln33_22_reg_4110[9]),
        .I3(mul_ln33_21_reg_4105[8]),
        .I4(mul_ln33_23_reg_4115[8]),
        .I5(mul_ln33_20_reg_4100[8]),
        .O(\add_ln33_20_reg_4200[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[11]_i_9 
       (.I0(\add_ln33_20_reg_4200[11]_i_5_n_0 ),
        .I1(\add_ln33_20_reg_4200[11]_i_12_n_0 ),
        .I2(mul_ln33_22_reg_4110[8]),
        .I3(mul_ln33_21_reg_4105[7]),
        .I4(mul_ln33_23_reg_4115[7]),
        .I5(mul_ln33_20_reg_4100[7]),
        .O(\add_ln33_20_reg_4200[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[15]_i_10 
       (.I0(mul_ln33_20_reg_4100[14]),
        .I1(mul_ln33_21_reg_4105[14]),
        .I2(mul_ln33_23_reg_4115[14]),
        .O(\add_ln33_20_reg_4200[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[15]_i_11 
       (.I0(mul_ln33_20_reg_4100[13]),
        .I1(mul_ln33_21_reg_4105[13]),
        .I2(mul_ln33_23_reg_4115[13]),
        .O(\add_ln33_20_reg_4200[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[15]_i_12 
       (.I0(mul_ln33_20_reg_4100[12]),
        .I1(mul_ln33_21_reg_4105[12]),
        .I2(mul_ln33_23_reg_4115[12]),
        .O(\add_ln33_20_reg_4200[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[15]_i_13 
       (.I0(mul_ln33_20_reg_4100[11]),
        .I1(mul_ln33_21_reg_4105[11]),
        .I2(mul_ln33_23_reg_4115[11]),
        .O(\add_ln33_20_reg_4200[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[15]_i_2 
       (.I0(mul_ln33_22_reg_4110[14]),
        .I1(\add_ln33_20_reg_4200[15]_i_10_n_0 ),
        .I2(mul_ln33_20_reg_4100[13]),
        .I3(mul_ln33_23_reg_4115[13]),
        .I4(mul_ln33_21_reg_4105[13]),
        .O(\add_ln33_20_reg_4200[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[15]_i_3 
       (.I0(mul_ln33_22_reg_4110[13]),
        .I1(\add_ln33_20_reg_4200[15]_i_11_n_0 ),
        .I2(mul_ln33_20_reg_4100[12]),
        .I3(mul_ln33_23_reg_4115[12]),
        .I4(mul_ln33_21_reg_4105[12]),
        .O(\add_ln33_20_reg_4200[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[15]_i_4 
       (.I0(mul_ln33_22_reg_4110[12]),
        .I1(\add_ln33_20_reg_4200[15]_i_12_n_0 ),
        .I2(mul_ln33_20_reg_4100[11]),
        .I3(mul_ln33_23_reg_4115[11]),
        .I4(mul_ln33_21_reg_4105[11]),
        .O(\add_ln33_20_reg_4200[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[15]_i_5 
       (.I0(mul_ln33_22_reg_4110[11]),
        .I1(\add_ln33_20_reg_4200[15]_i_13_n_0 ),
        .I2(mul_ln33_20_reg_4100[10]),
        .I3(mul_ln33_23_reg_4115[10]),
        .I4(mul_ln33_21_reg_4105[10]),
        .O(\add_ln33_20_reg_4200[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[15]_i_6 
       (.I0(\add_ln33_20_reg_4200[15]_i_2_n_0 ),
        .I1(\add_ln33_20_reg_4200[19]_i_13_n_0 ),
        .I2(mul_ln33_22_reg_4110[15]),
        .I3(mul_ln33_21_reg_4105[14]),
        .I4(mul_ln33_23_reg_4115[14]),
        .I5(mul_ln33_20_reg_4100[14]),
        .O(\add_ln33_20_reg_4200[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[15]_i_7 
       (.I0(\add_ln33_20_reg_4200[15]_i_3_n_0 ),
        .I1(\add_ln33_20_reg_4200[15]_i_10_n_0 ),
        .I2(mul_ln33_22_reg_4110[14]),
        .I3(mul_ln33_21_reg_4105[13]),
        .I4(mul_ln33_23_reg_4115[13]),
        .I5(mul_ln33_20_reg_4100[13]),
        .O(\add_ln33_20_reg_4200[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[15]_i_8 
       (.I0(\add_ln33_20_reg_4200[15]_i_4_n_0 ),
        .I1(\add_ln33_20_reg_4200[15]_i_11_n_0 ),
        .I2(mul_ln33_22_reg_4110[13]),
        .I3(mul_ln33_21_reg_4105[12]),
        .I4(mul_ln33_23_reg_4115[12]),
        .I5(mul_ln33_20_reg_4100[12]),
        .O(\add_ln33_20_reg_4200[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[15]_i_9 
       (.I0(\add_ln33_20_reg_4200[15]_i_5_n_0 ),
        .I1(\add_ln33_20_reg_4200[15]_i_12_n_0 ),
        .I2(mul_ln33_22_reg_4110[12]),
        .I3(mul_ln33_21_reg_4105[11]),
        .I4(mul_ln33_23_reg_4115[11]),
        .I5(mul_ln33_20_reg_4100[11]),
        .O(\add_ln33_20_reg_4200[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[19]_i_10 
       (.I0(mul_ln33_20_reg_4100[18]),
        .I1(mul_ln33_21_reg_4105[18]),
        .I2(mul_ln33_23_reg_4115[18]),
        .O(\add_ln33_20_reg_4200[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[19]_i_11 
       (.I0(mul_ln33_20_reg_4100[17]),
        .I1(mul_ln33_21_reg_4105[17]),
        .I2(mul_ln33_23_reg_4115[17]),
        .O(\add_ln33_20_reg_4200[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[19]_i_12 
       (.I0(mul_ln33_20_reg_4100[16]),
        .I1(mul_ln33_21_reg_4105[16]),
        .I2(mul_ln33_23_reg_4115[16]),
        .O(\add_ln33_20_reg_4200[19]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[19]_i_13 
       (.I0(mul_ln33_20_reg_4100[15]),
        .I1(mul_ln33_21_reg_4105[15]),
        .I2(mul_ln33_23_reg_4115[15]),
        .O(\add_ln33_20_reg_4200[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[19]_i_2 
       (.I0(mul_ln33_22_reg_4110[18]),
        .I1(\add_ln33_20_reg_4200[19]_i_10_n_0 ),
        .I2(mul_ln33_20_reg_4100[17]),
        .I3(mul_ln33_23_reg_4115[17]),
        .I4(mul_ln33_21_reg_4105[17]),
        .O(\add_ln33_20_reg_4200[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[19]_i_3 
       (.I0(mul_ln33_22_reg_4110[17]),
        .I1(\add_ln33_20_reg_4200[19]_i_11_n_0 ),
        .I2(mul_ln33_20_reg_4100[16]),
        .I3(mul_ln33_23_reg_4115[16]),
        .I4(mul_ln33_21_reg_4105[16]),
        .O(\add_ln33_20_reg_4200[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[19]_i_4 
       (.I0(mul_ln33_22_reg_4110[16]),
        .I1(\add_ln33_20_reg_4200[19]_i_12_n_0 ),
        .I2(mul_ln33_20_reg_4100[15]),
        .I3(mul_ln33_23_reg_4115[15]),
        .I4(mul_ln33_21_reg_4105[15]),
        .O(\add_ln33_20_reg_4200[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[19]_i_5 
       (.I0(mul_ln33_22_reg_4110[15]),
        .I1(\add_ln33_20_reg_4200[19]_i_13_n_0 ),
        .I2(mul_ln33_20_reg_4100[14]),
        .I3(mul_ln33_23_reg_4115[14]),
        .I4(mul_ln33_21_reg_4105[14]),
        .O(\add_ln33_20_reg_4200[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[19]_i_6 
       (.I0(\add_ln33_20_reg_4200[19]_i_2_n_0 ),
        .I1(\add_ln33_20_reg_4200[23]_i_13_n_0 ),
        .I2(mul_ln33_22_reg_4110[19]),
        .I3(mul_ln33_21_reg_4105[18]),
        .I4(mul_ln33_23_reg_4115[18]),
        .I5(mul_ln33_20_reg_4100[18]),
        .O(\add_ln33_20_reg_4200[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[19]_i_7 
       (.I0(\add_ln33_20_reg_4200[19]_i_3_n_0 ),
        .I1(\add_ln33_20_reg_4200[19]_i_10_n_0 ),
        .I2(mul_ln33_22_reg_4110[18]),
        .I3(mul_ln33_21_reg_4105[17]),
        .I4(mul_ln33_23_reg_4115[17]),
        .I5(mul_ln33_20_reg_4100[17]),
        .O(\add_ln33_20_reg_4200[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[19]_i_8 
       (.I0(\add_ln33_20_reg_4200[19]_i_4_n_0 ),
        .I1(\add_ln33_20_reg_4200[19]_i_11_n_0 ),
        .I2(mul_ln33_22_reg_4110[17]),
        .I3(mul_ln33_21_reg_4105[16]),
        .I4(mul_ln33_23_reg_4115[16]),
        .I5(mul_ln33_20_reg_4100[16]),
        .O(\add_ln33_20_reg_4200[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[19]_i_9 
       (.I0(\add_ln33_20_reg_4200[19]_i_5_n_0 ),
        .I1(\add_ln33_20_reg_4200[19]_i_12_n_0 ),
        .I2(mul_ln33_22_reg_4110[16]),
        .I3(mul_ln33_21_reg_4105[15]),
        .I4(mul_ln33_23_reg_4115[15]),
        .I5(mul_ln33_20_reg_4100[15]),
        .O(\add_ln33_20_reg_4200[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[23]_i_10 
       (.I0(mul_ln33_20_reg_4100[22]),
        .I1(mul_ln33_21_reg_4105[22]),
        .I2(mul_ln33_23_reg_4115[22]),
        .O(\add_ln33_20_reg_4200[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[23]_i_11 
       (.I0(mul_ln33_20_reg_4100[21]),
        .I1(mul_ln33_21_reg_4105[21]),
        .I2(mul_ln33_23_reg_4115[21]),
        .O(\add_ln33_20_reg_4200[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[23]_i_12 
       (.I0(mul_ln33_20_reg_4100[20]),
        .I1(mul_ln33_21_reg_4105[20]),
        .I2(mul_ln33_23_reg_4115[20]),
        .O(\add_ln33_20_reg_4200[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[23]_i_13 
       (.I0(mul_ln33_20_reg_4100[19]),
        .I1(mul_ln33_21_reg_4105[19]),
        .I2(mul_ln33_23_reg_4115[19]),
        .O(\add_ln33_20_reg_4200[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[23]_i_2 
       (.I0(mul_ln33_22_reg_4110[22]),
        .I1(\add_ln33_20_reg_4200[23]_i_10_n_0 ),
        .I2(mul_ln33_20_reg_4100[21]),
        .I3(mul_ln33_23_reg_4115[21]),
        .I4(mul_ln33_21_reg_4105[21]),
        .O(\add_ln33_20_reg_4200[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[23]_i_3 
       (.I0(mul_ln33_22_reg_4110[21]),
        .I1(\add_ln33_20_reg_4200[23]_i_11_n_0 ),
        .I2(mul_ln33_20_reg_4100[20]),
        .I3(mul_ln33_23_reg_4115[20]),
        .I4(mul_ln33_21_reg_4105[20]),
        .O(\add_ln33_20_reg_4200[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[23]_i_4 
       (.I0(mul_ln33_22_reg_4110[20]),
        .I1(\add_ln33_20_reg_4200[23]_i_12_n_0 ),
        .I2(mul_ln33_20_reg_4100[19]),
        .I3(mul_ln33_23_reg_4115[19]),
        .I4(mul_ln33_21_reg_4105[19]),
        .O(\add_ln33_20_reg_4200[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[23]_i_5 
       (.I0(mul_ln33_22_reg_4110[19]),
        .I1(\add_ln33_20_reg_4200[23]_i_13_n_0 ),
        .I2(mul_ln33_20_reg_4100[18]),
        .I3(mul_ln33_23_reg_4115[18]),
        .I4(mul_ln33_21_reg_4105[18]),
        .O(\add_ln33_20_reg_4200[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[23]_i_6 
       (.I0(\add_ln33_20_reg_4200[23]_i_2_n_0 ),
        .I1(\add_ln33_20_reg_4200[27]_i_13_n_0 ),
        .I2(mul_ln33_22_reg_4110[23]),
        .I3(mul_ln33_21_reg_4105[22]),
        .I4(mul_ln33_23_reg_4115[22]),
        .I5(mul_ln33_20_reg_4100[22]),
        .O(\add_ln33_20_reg_4200[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[23]_i_7 
       (.I0(\add_ln33_20_reg_4200[23]_i_3_n_0 ),
        .I1(\add_ln33_20_reg_4200[23]_i_10_n_0 ),
        .I2(mul_ln33_22_reg_4110[22]),
        .I3(mul_ln33_21_reg_4105[21]),
        .I4(mul_ln33_23_reg_4115[21]),
        .I5(mul_ln33_20_reg_4100[21]),
        .O(\add_ln33_20_reg_4200[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[23]_i_8 
       (.I0(\add_ln33_20_reg_4200[23]_i_4_n_0 ),
        .I1(\add_ln33_20_reg_4200[23]_i_11_n_0 ),
        .I2(mul_ln33_22_reg_4110[21]),
        .I3(mul_ln33_21_reg_4105[20]),
        .I4(mul_ln33_23_reg_4115[20]),
        .I5(mul_ln33_20_reg_4100[20]),
        .O(\add_ln33_20_reg_4200[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[23]_i_9 
       (.I0(\add_ln33_20_reg_4200[23]_i_5_n_0 ),
        .I1(\add_ln33_20_reg_4200[23]_i_12_n_0 ),
        .I2(mul_ln33_22_reg_4110[20]),
        .I3(mul_ln33_21_reg_4105[19]),
        .I4(mul_ln33_23_reg_4115[19]),
        .I5(mul_ln33_20_reg_4100[19]),
        .O(\add_ln33_20_reg_4200[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[27]_i_10 
       (.I0(mul_ln33_20_reg_4100[26]),
        .I1(mul_ln33_21_reg_4105[26]),
        .I2(mul_ln33_23_reg_4115[26]),
        .O(\add_ln33_20_reg_4200[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[27]_i_11 
       (.I0(mul_ln33_20_reg_4100[25]),
        .I1(mul_ln33_21_reg_4105[25]),
        .I2(mul_ln33_23_reg_4115[25]),
        .O(\add_ln33_20_reg_4200[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[27]_i_12 
       (.I0(mul_ln33_20_reg_4100[24]),
        .I1(mul_ln33_21_reg_4105[24]),
        .I2(mul_ln33_23_reg_4115[24]),
        .O(\add_ln33_20_reg_4200[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[27]_i_13 
       (.I0(mul_ln33_20_reg_4100[23]),
        .I1(mul_ln33_21_reg_4105[23]),
        .I2(mul_ln33_23_reg_4115[23]),
        .O(\add_ln33_20_reg_4200[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[27]_i_2 
       (.I0(mul_ln33_22_reg_4110[26]),
        .I1(\add_ln33_20_reg_4200[27]_i_10_n_0 ),
        .I2(mul_ln33_20_reg_4100[25]),
        .I3(mul_ln33_23_reg_4115[25]),
        .I4(mul_ln33_21_reg_4105[25]),
        .O(\add_ln33_20_reg_4200[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[27]_i_3 
       (.I0(mul_ln33_22_reg_4110[25]),
        .I1(\add_ln33_20_reg_4200[27]_i_11_n_0 ),
        .I2(mul_ln33_20_reg_4100[24]),
        .I3(mul_ln33_23_reg_4115[24]),
        .I4(mul_ln33_21_reg_4105[24]),
        .O(\add_ln33_20_reg_4200[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[27]_i_4 
       (.I0(mul_ln33_22_reg_4110[24]),
        .I1(\add_ln33_20_reg_4200[27]_i_12_n_0 ),
        .I2(mul_ln33_20_reg_4100[23]),
        .I3(mul_ln33_23_reg_4115[23]),
        .I4(mul_ln33_21_reg_4105[23]),
        .O(\add_ln33_20_reg_4200[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[27]_i_5 
       (.I0(mul_ln33_22_reg_4110[23]),
        .I1(\add_ln33_20_reg_4200[27]_i_13_n_0 ),
        .I2(mul_ln33_20_reg_4100[22]),
        .I3(mul_ln33_23_reg_4115[22]),
        .I4(mul_ln33_21_reg_4105[22]),
        .O(\add_ln33_20_reg_4200[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[27]_i_6 
       (.I0(\add_ln33_20_reg_4200[27]_i_2_n_0 ),
        .I1(\add_ln33_20_reg_4200[31]_i_11_n_0 ),
        .I2(mul_ln33_22_reg_4110[27]),
        .I3(mul_ln33_21_reg_4105[26]),
        .I4(mul_ln33_23_reg_4115[26]),
        .I5(mul_ln33_20_reg_4100[26]),
        .O(\add_ln33_20_reg_4200[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[27]_i_7 
       (.I0(\add_ln33_20_reg_4200[27]_i_3_n_0 ),
        .I1(\add_ln33_20_reg_4200[27]_i_10_n_0 ),
        .I2(mul_ln33_22_reg_4110[26]),
        .I3(mul_ln33_21_reg_4105[25]),
        .I4(mul_ln33_23_reg_4115[25]),
        .I5(mul_ln33_20_reg_4100[25]),
        .O(\add_ln33_20_reg_4200[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[27]_i_8 
       (.I0(\add_ln33_20_reg_4200[27]_i_4_n_0 ),
        .I1(\add_ln33_20_reg_4200[27]_i_11_n_0 ),
        .I2(mul_ln33_22_reg_4110[25]),
        .I3(mul_ln33_21_reg_4105[24]),
        .I4(mul_ln33_23_reg_4115[24]),
        .I5(mul_ln33_20_reg_4100[24]),
        .O(\add_ln33_20_reg_4200[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[27]_i_9 
       (.I0(\add_ln33_20_reg_4200[27]_i_5_n_0 ),
        .I1(\add_ln33_20_reg_4200[27]_i_12_n_0 ),
        .I2(mul_ln33_22_reg_4110[24]),
        .I3(mul_ln33_21_reg_4105[23]),
        .I4(mul_ln33_23_reg_4115[23]),
        .I5(mul_ln33_20_reg_4100[23]),
        .O(\add_ln33_20_reg_4200[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[31]_i_10 
       (.I0(mul_ln33_20_reg_4100[28]),
        .I1(mul_ln33_21_reg_4105[28]),
        .I2(mul_ln33_23_reg_4115[28]),
        .O(\add_ln33_20_reg_4200[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[31]_i_11 
       (.I0(mul_ln33_20_reg_4100[27]),
        .I1(mul_ln33_21_reg_4105[27]),
        .I2(mul_ln33_23_reg_4115[27]),
        .O(\add_ln33_20_reg_4200[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_20_reg_4200[31]_i_12 
       (.I0(mul_ln33_21_reg_4105[29]),
        .I1(mul_ln33_23_reg_4115[29]),
        .I2(mul_ln33_20_reg_4100[29]),
        .O(\add_ln33_20_reg_4200[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_20_reg_4200[31]_i_13 
       (.I0(mul_ln33_23_reg_4115[31]),
        .I1(mul_ln33_21_reg_4105[31]),
        .I2(mul_ln33_20_reg_4100[31]),
        .I3(mul_ln33_22_reg_4110[31]),
        .O(\add_ln33_20_reg_4200[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[31]_i_14 
       (.I0(mul_ln33_20_reg_4100[30]),
        .I1(mul_ln33_21_reg_4105[30]),
        .I2(mul_ln33_23_reg_4115[30]),
        .O(\add_ln33_20_reg_4200[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[31]_i_2 
       (.I0(mul_ln33_22_reg_4110[29]),
        .I1(\add_ln33_20_reg_4200[31]_i_9_n_0 ),
        .I2(mul_ln33_20_reg_4100[28]),
        .I3(mul_ln33_23_reg_4115[28]),
        .I4(mul_ln33_21_reg_4105[28]),
        .O(\add_ln33_20_reg_4200[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[31]_i_3 
       (.I0(mul_ln33_22_reg_4110[28]),
        .I1(\add_ln33_20_reg_4200[31]_i_10_n_0 ),
        .I2(mul_ln33_20_reg_4100[27]),
        .I3(mul_ln33_23_reg_4115[27]),
        .I4(mul_ln33_21_reg_4105[27]),
        .O(\add_ln33_20_reg_4200[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[31]_i_4 
       (.I0(mul_ln33_22_reg_4110[27]),
        .I1(\add_ln33_20_reg_4200[31]_i_11_n_0 ),
        .I2(mul_ln33_20_reg_4100[26]),
        .I3(mul_ln33_23_reg_4115[26]),
        .I4(mul_ln33_21_reg_4105[26]),
        .O(\add_ln33_20_reg_4200[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln33_20_reg_4200[31]_i_5 
       (.I0(\add_ln33_20_reg_4200[31]_i_12_n_0 ),
        .I1(mul_ln33_22_reg_4110[30]),
        .I2(\add_ln33_20_reg_4200[31]_i_13_n_0 ),
        .I3(mul_ln33_21_reg_4105[30]),
        .I4(mul_ln33_23_reg_4115[30]),
        .I5(mul_ln33_20_reg_4100[30]),
        .O(\add_ln33_20_reg_4200[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[31]_i_6 
       (.I0(\add_ln33_20_reg_4200[31]_i_2_n_0 ),
        .I1(\add_ln33_20_reg_4200[31]_i_14_n_0 ),
        .I2(mul_ln33_22_reg_4110[30]),
        .I3(mul_ln33_21_reg_4105[29]),
        .I4(mul_ln33_23_reg_4115[29]),
        .I5(mul_ln33_20_reg_4100[29]),
        .O(\add_ln33_20_reg_4200[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[31]_i_7 
       (.I0(\add_ln33_20_reg_4200[31]_i_3_n_0 ),
        .I1(\add_ln33_20_reg_4200[31]_i_9_n_0 ),
        .I2(mul_ln33_22_reg_4110[29]),
        .I3(mul_ln33_21_reg_4105[28]),
        .I4(mul_ln33_23_reg_4115[28]),
        .I5(mul_ln33_20_reg_4100[28]),
        .O(\add_ln33_20_reg_4200[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[31]_i_8 
       (.I0(\add_ln33_20_reg_4200[31]_i_4_n_0 ),
        .I1(\add_ln33_20_reg_4200[31]_i_10_n_0 ),
        .I2(mul_ln33_22_reg_4110[28]),
        .I3(mul_ln33_21_reg_4105[27]),
        .I4(mul_ln33_23_reg_4115[27]),
        .I5(mul_ln33_20_reg_4100[27]),
        .O(\add_ln33_20_reg_4200[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[31]_i_9 
       (.I0(mul_ln33_20_reg_4100[29]),
        .I1(mul_ln33_21_reg_4105[29]),
        .I2(mul_ln33_23_reg_4115[29]),
        .O(\add_ln33_20_reg_4200[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[3]_i_2 
       (.I0(mul_ln33_22_reg_4110[2]),
        .I1(\add_ln33_20_reg_4200[3]_i_9_n_0 ),
        .I2(mul_ln33_20_reg_4100[1]),
        .I3(mul_ln33_23_reg_4115[1]),
        .I4(mul_ln33_21_reg_4105[1]),
        .O(\add_ln33_20_reg_4200[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln33_20_reg_4200[3]_i_3 
       (.I0(mul_ln33_20_reg_4100[1]),
        .I1(mul_ln33_23_reg_4115[1]),
        .I2(mul_ln33_21_reg_4105[1]),
        .I3(mul_ln33_22_reg_4110[2]),
        .I4(\add_ln33_20_reg_4200[3]_i_9_n_0 ),
        .O(\add_ln33_20_reg_4200[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_20_reg_4200[3]_i_4 
       (.I0(mul_ln33_23_reg_4115[1]),
        .I1(mul_ln33_21_reg_4105[1]),
        .I2(mul_ln33_20_reg_4100[1]),
        .I3(mul_ln33_22_reg_4110[1]),
        .O(\add_ln33_20_reg_4200[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[3]_i_5 
       (.I0(\add_ln33_20_reg_4200[3]_i_2_n_0 ),
        .I1(\add_ln33_20_reg_4200[7]_i_13_n_0 ),
        .I2(mul_ln33_22_reg_4110[3]),
        .I3(mul_ln33_21_reg_4105[2]),
        .I4(mul_ln33_23_reg_4115[2]),
        .I5(mul_ln33_20_reg_4100[2]),
        .O(\add_ln33_20_reg_4200[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln33_20_reg_4200[3]_i_6 
       (.I0(\add_ln33_20_reg_4200[3]_i_9_n_0 ),
        .I1(mul_ln33_22_reg_4110[2]),
        .I2(mul_ln33_20_reg_4100[1]),
        .I3(mul_ln33_21_reg_4105[1]),
        .I4(mul_ln33_23_reg_4115[1]),
        .I5(mul_ln33_22_reg_4110[1]),
        .O(\add_ln33_20_reg_4200[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln33_20_reg_4200[3]_i_7 
       (.I0(\add_ln33_20_reg_4200[3]_i_4_n_0 ),
        .I1(mul_ln33_20_reg_4100[0]),
        .I2(mul_ln33_23_reg_4115[0]),
        .I3(mul_ln33_21_reg_4105[0]),
        .O(\add_ln33_20_reg_4200[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_20_reg_4200[3]_i_8 
       (.I0(mul_ln33_23_reg_4115[0]),
        .I1(mul_ln33_21_reg_4105[0]),
        .I2(mul_ln33_20_reg_4100[0]),
        .I3(mul_ln33_22_reg_4110[0]),
        .O(\add_ln33_20_reg_4200[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[3]_i_9 
       (.I0(mul_ln33_20_reg_4100[2]),
        .I1(mul_ln33_21_reg_4105[2]),
        .I2(mul_ln33_23_reg_4115[2]),
        .O(\add_ln33_20_reg_4200[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[7]_i_10 
       (.I0(mul_ln33_20_reg_4100[6]),
        .I1(mul_ln33_21_reg_4105[6]),
        .I2(mul_ln33_23_reg_4115[6]),
        .O(\add_ln33_20_reg_4200[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[7]_i_11 
       (.I0(mul_ln33_20_reg_4100[5]),
        .I1(mul_ln33_21_reg_4105[5]),
        .I2(mul_ln33_23_reg_4115[5]),
        .O(\add_ln33_20_reg_4200[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[7]_i_12 
       (.I0(mul_ln33_20_reg_4100[4]),
        .I1(mul_ln33_21_reg_4105[4]),
        .I2(mul_ln33_23_reg_4115[4]),
        .O(\add_ln33_20_reg_4200[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_20_reg_4200[7]_i_13 
       (.I0(mul_ln33_20_reg_4100[3]),
        .I1(mul_ln33_21_reg_4105[3]),
        .I2(mul_ln33_23_reg_4115[3]),
        .O(\add_ln33_20_reg_4200[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[7]_i_2 
       (.I0(mul_ln33_22_reg_4110[6]),
        .I1(\add_ln33_20_reg_4200[7]_i_10_n_0 ),
        .I2(mul_ln33_20_reg_4100[5]),
        .I3(mul_ln33_23_reg_4115[5]),
        .I4(mul_ln33_21_reg_4105[5]),
        .O(\add_ln33_20_reg_4200[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[7]_i_3 
       (.I0(mul_ln33_22_reg_4110[5]),
        .I1(\add_ln33_20_reg_4200[7]_i_11_n_0 ),
        .I2(mul_ln33_20_reg_4100[4]),
        .I3(mul_ln33_23_reg_4115[4]),
        .I4(mul_ln33_21_reg_4105[4]),
        .O(\add_ln33_20_reg_4200[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[7]_i_4 
       (.I0(mul_ln33_22_reg_4110[4]),
        .I1(\add_ln33_20_reg_4200[7]_i_12_n_0 ),
        .I2(mul_ln33_20_reg_4100[3]),
        .I3(mul_ln33_23_reg_4115[3]),
        .I4(mul_ln33_21_reg_4105[3]),
        .O(\add_ln33_20_reg_4200[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_20_reg_4200[7]_i_5 
       (.I0(mul_ln33_22_reg_4110[3]),
        .I1(\add_ln33_20_reg_4200[7]_i_13_n_0 ),
        .I2(mul_ln33_20_reg_4100[2]),
        .I3(mul_ln33_23_reg_4115[2]),
        .I4(mul_ln33_21_reg_4105[2]),
        .O(\add_ln33_20_reg_4200[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[7]_i_6 
       (.I0(\add_ln33_20_reg_4200[7]_i_2_n_0 ),
        .I1(\add_ln33_20_reg_4200[11]_i_13_n_0 ),
        .I2(mul_ln33_22_reg_4110[7]),
        .I3(mul_ln33_21_reg_4105[6]),
        .I4(mul_ln33_23_reg_4115[6]),
        .I5(mul_ln33_20_reg_4100[6]),
        .O(\add_ln33_20_reg_4200[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[7]_i_7 
       (.I0(\add_ln33_20_reg_4200[7]_i_3_n_0 ),
        .I1(\add_ln33_20_reg_4200[7]_i_10_n_0 ),
        .I2(mul_ln33_22_reg_4110[6]),
        .I3(mul_ln33_21_reg_4105[5]),
        .I4(mul_ln33_23_reg_4115[5]),
        .I5(mul_ln33_20_reg_4100[5]),
        .O(\add_ln33_20_reg_4200[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[7]_i_8 
       (.I0(\add_ln33_20_reg_4200[7]_i_4_n_0 ),
        .I1(\add_ln33_20_reg_4200[7]_i_11_n_0 ),
        .I2(mul_ln33_22_reg_4110[5]),
        .I3(mul_ln33_21_reg_4105[4]),
        .I4(mul_ln33_23_reg_4115[4]),
        .I5(mul_ln33_20_reg_4100[4]),
        .O(\add_ln33_20_reg_4200[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_20_reg_4200[7]_i_9 
       (.I0(\add_ln33_20_reg_4200[7]_i_5_n_0 ),
        .I1(\add_ln33_20_reg_4200[7]_i_12_n_0 ),
        .I2(mul_ln33_22_reg_4110[4]),
        .I3(mul_ln33_21_reg_4105[3]),
        .I4(mul_ln33_23_reg_4115[3]),
        .I5(mul_ln33_20_reg_4100[3]),
        .O(\add_ln33_20_reg_4200[7]_i_9_n_0 ));
  FDRE \add_ln33_20_reg_4200_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[0]),
        .Q(add_ln33_20_reg_4200[0]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[10]),
        .Q(add_ln33_20_reg_4200[10]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[11]),
        .Q(add_ln33_20_reg_4200[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_20_reg_4200_reg[11]_i_1 
       (.CI(\add_ln33_20_reg_4200_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_20_reg_4200_reg[11]_i_1_n_0 ,\add_ln33_20_reg_4200_reg[11]_i_1_n_1 ,\add_ln33_20_reg_4200_reg[11]_i_1_n_2 ,\add_ln33_20_reg_4200_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_20_reg_4200[11]_i_2_n_0 ,\add_ln33_20_reg_4200[11]_i_3_n_0 ,\add_ln33_20_reg_4200[11]_i_4_n_0 ,\add_ln33_20_reg_4200[11]_i_5_n_0 }),
        .O(add_ln33_20_fu_3019_p2[11:8]),
        .S({\add_ln33_20_reg_4200[11]_i_6_n_0 ,\add_ln33_20_reg_4200[11]_i_7_n_0 ,\add_ln33_20_reg_4200[11]_i_8_n_0 ,\add_ln33_20_reg_4200[11]_i_9_n_0 }));
  FDRE \add_ln33_20_reg_4200_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[12]),
        .Q(add_ln33_20_reg_4200[12]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[13]),
        .Q(add_ln33_20_reg_4200[13]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[14]),
        .Q(add_ln33_20_reg_4200[14]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[15]),
        .Q(add_ln33_20_reg_4200[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_20_reg_4200_reg[15]_i_1 
       (.CI(\add_ln33_20_reg_4200_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_20_reg_4200_reg[15]_i_1_n_0 ,\add_ln33_20_reg_4200_reg[15]_i_1_n_1 ,\add_ln33_20_reg_4200_reg[15]_i_1_n_2 ,\add_ln33_20_reg_4200_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_20_reg_4200[15]_i_2_n_0 ,\add_ln33_20_reg_4200[15]_i_3_n_0 ,\add_ln33_20_reg_4200[15]_i_4_n_0 ,\add_ln33_20_reg_4200[15]_i_5_n_0 }),
        .O(add_ln33_20_fu_3019_p2[15:12]),
        .S({\add_ln33_20_reg_4200[15]_i_6_n_0 ,\add_ln33_20_reg_4200[15]_i_7_n_0 ,\add_ln33_20_reg_4200[15]_i_8_n_0 ,\add_ln33_20_reg_4200[15]_i_9_n_0 }));
  FDRE \add_ln33_20_reg_4200_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[16]),
        .Q(add_ln33_20_reg_4200[16]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[17]),
        .Q(add_ln33_20_reg_4200[17]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[18]),
        .Q(add_ln33_20_reg_4200[18]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[19]),
        .Q(add_ln33_20_reg_4200[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_20_reg_4200_reg[19]_i_1 
       (.CI(\add_ln33_20_reg_4200_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_20_reg_4200_reg[19]_i_1_n_0 ,\add_ln33_20_reg_4200_reg[19]_i_1_n_1 ,\add_ln33_20_reg_4200_reg[19]_i_1_n_2 ,\add_ln33_20_reg_4200_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_20_reg_4200[19]_i_2_n_0 ,\add_ln33_20_reg_4200[19]_i_3_n_0 ,\add_ln33_20_reg_4200[19]_i_4_n_0 ,\add_ln33_20_reg_4200[19]_i_5_n_0 }),
        .O(add_ln33_20_fu_3019_p2[19:16]),
        .S({\add_ln33_20_reg_4200[19]_i_6_n_0 ,\add_ln33_20_reg_4200[19]_i_7_n_0 ,\add_ln33_20_reg_4200[19]_i_8_n_0 ,\add_ln33_20_reg_4200[19]_i_9_n_0 }));
  FDRE \add_ln33_20_reg_4200_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[1]),
        .Q(add_ln33_20_reg_4200[1]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[20]),
        .Q(add_ln33_20_reg_4200[20]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[21]),
        .Q(add_ln33_20_reg_4200[21]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[22]),
        .Q(add_ln33_20_reg_4200[22]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[23]),
        .Q(add_ln33_20_reg_4200[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_20_reg_4200_reg[23]_i_1 
       (.CI(\add_ln33_20_reg_4200_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_20_reg_4200_reg[23]_i_1_n_0 ,\add_ln33_20_reg_4200_reg[23]_i_1_n_1 ,\add_ln33_20_reg_4200_reg[23]_i_1_n_2 ,\add_ln33_20_reg_4200_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_20_reg_4200[23]_i_2_n_0 ,\add_ln33_20_reg_4200[23]_i_3_n_0 ,\add_ln33_20_reg_4200[23]_i_4_n_0 ,\add_ln33_20_reg_4200[23]_i_5_n_0 }),
        .O(add_ln33_20_fu_3019_p2[23:20]),
        .S({\add_ln33_20_reg_4200[23]_i_6_n_0 ,\add_ln33_20_reg_4200[23]_i_7_n_0 ,\add_ln33_20_reg_4200[23]_i_8_n_0 ,\add_ln33_20_reg_4200[23]_i_9_n_0 }));
  FDRE \add_ln33_20_reg_4200_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[24]),
        .Q(add_ln33_20_reg_4200[24]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[25]),
        .Q(add_ln33_20_reg_4200[25]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[26]),
        .Q(add_ln33_20_reg_4200[26]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[27]),
        .Q(add_ln33_20_reg_4200[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_20_reg_4200_reg[27]_i_1 
       (.CI(\add_ln33_20_reg_4200_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_20_reg_4200_reg[27]_i_1_n_0 ,\add_ln33_20_reg_4200_reg[27]_i_1_n_1 ,\add_ln33_20_reg_4200_reg[27]_i_1_n_2 ,\add_ln33_20_reg_4200_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_20_reg_4200[27]_i_2_n_0 ,\add_ln33_20_reg_4200[27]_i_3_n_0 ,\add_ln33_20_reg_4200[27]_i_4_n_0 ,\add_ln33_20_reg_4200[27]_i_5_n_0 }),
        .O(add_ln33_20_fu_3019_p2[27:24]),
        .S({\add_ln33_20_reg_4200[27]_i_6_n_0 ,\add_ln33_20_reg_4200[27]_i_7_n_0 ,\add_ln33_20_reg_4200[27]_i_8_n_0 ,\add_ln33_20_reg_4200[27]_i_9_n_0 }));
  FDRE \add_ln33_20_reg_4200_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[28]),
        .Q(add_ln33_20_reg_4200[28]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[29]),
        .Q(add_ln33_20_reg_4200[29]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[2]),
        .Q(add_ln33_20_reg_4200[2]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[30]),
        .Q(add_ln33_20_reg_4200[30]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[31]),
        .Q(add_ln33_20_reg_4200[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_20_reg_4200_reg[31]_i_1 
       (.CI(\add_ln33_20_reg_4200_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_20_reg_4200_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln33_20_reg_4200_reg[31]_i_1_n_1 ,\add_ln33_20_reg_4200_reg[31]_i_1_n_2 ,\add_ln33_20_reg_4200_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln33_20_reg_4200[31]_i_2_n_0 ,\add_ln33_20_reg_4200[31]_i_3_n_0 ,\add_ln33_20_reg_4200[31]_i_4_n_0 }),
        .O(add_ln33_20_fu_3019_p2[31:28]),
        .S({\add_ln33_20_reg_4200[31]_i_5_n_0 ,\add_ln33_20_reg_4200[31]_i_6_n_0 ,\add_ln33_20_reg_4200[31]_i_7_n_0 ,\add_ln33_20_reg_4200[31]_i_8_n_0 }));
  FDRE \add_ln33_20_reg_4200_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[3]),
        .Q(add_ln33_20_reg_4200[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_20_reg_4200_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_20_reg_4200_reg[3]_i_1_n_0 ,\add_ln33_20_reg_4200_reg[3]_i_1_n_1 ,\add_ln33_20_reg_4200_reg[3]_i_1_n_2 ,\add_ln33_20_reg_4200_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_20_reg_4200[3]_i_2_n_0 ,\add_ln33_20_reg_4200[3]_i_3_n_0 ,\add_ln33_20_reg_4200[3]_i_4_n_0 ,mul_ln33_22_reg_4110[0]}),
        .O(add_ln33_20_fu_3019_p2[3:0]),
        .S({\add_ln33_20_reg_4200[3]_i_5_n_0 ,\add_ln33_20_reg_4200[3]_i_6_n_0 ,\add_ln33_20_reg_4200[3]_i_7_n_0 ,\add_ln33_20_reg_4200[3]_i_8_n_0 }));
  FDRE \add_ln33_20_reg_4200_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[4]),
        .Q(add_ln33_20_reg_4200[4]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[5]),
        .Q(add_ln33_20_reg_4200[5]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[6]),
        .Q(add_ln33_20_reg_4200[6]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[7]),
        .Q(add_ln33_20_reg_4200[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_20_reg_4200_reg[7]_i_1 
       (.CI(\add_ln33_20_reg_4200_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_20_reg_4200_reg[7]_i_1_n_0 ,\add_ln33_20_reg_4200_reg[7]_i_1_n_1 ,\add_ln33_20_reg_4200_reg[7]_i_1_n_2 ,\add_ln33_20_reg_4200_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_20_reg_4200[7]_i_2_n_0 ,\add_ln33_20_reg_4200[7]_i_3_n_0 ,\add_ln33_20_reg_4200[7]_i_4_n_0 ,\add_ln33_20_reg_4200[7]_i_5_n_0 }),
        .O(add_ln33_20_fu_3019_p2[7:4]),
        .S({\add_ln33_20_reg_4200[7]_i_6_n_0 ,\add_ln33_20_reg_4200[7]_i_7_n_0 ,\add_ln33_20_reg_4200[7]_i_8_n_0 ,\add_ln33_20_reg_4200[7]_i_9_n_0 }));
  FDRE \add_ln33_20_reg_4200_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[8]),
        .Q(add_ln33_20_reg_4200[8]),
        .R(1'b0));
  FDRE \add_ln33_20_reg_4200_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_20_fu_3019_p2[9]),
        .Q(add_ln33_20_reg_4200[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[11]_i_2 
       (.I0(mul_ln33_24_reg_4120[11]),
        .I1(mul_ln33_25_reg_4125[11]),
        .O(\add_ln33_22_reg_4205[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[11]_i_3 
       (.I0(mul_ln33_24_reg_4120[10]),
        .I1(mul_ln33_25_reg_4125[10]),
        .O(\add_ln33_22_reg_4205[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[11]_i_4 
       (.I0(mul_ln33_24_reg_4120[9]),
        .I1(mul_ln33_25_reg_4125[9]),
        .O(\add_ln33_22_reg_4205[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[11]_i_5 
       (.I0(mul_ln33_24_reg_4120[8]),
        .I1(mul_ln33_25_reg_4125[8]),
        .O(\add_ln33_22_reg_4205[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[15]_i_2 
       (.I0(mul_ln33_24_reg_4120[15]),
        .I1(mul_ln33_25_reg_4125[15]),
        .O(\add_ln33_22_reg_4205[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[15]_i_3 
       (.I0(mul_ln33_24_reg_4120[14]),
        .I1(mul_ln33_25_reg_4125[14]),
        .O(\add_ln33_22_reg_4205[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[15]_i_4 
       (.I0(mul_ln33_24_reg_4120[13]),
        .I1(mul_ln33_25_reg_4125[13]),
        .O(\add_ln33_22_reg_4205[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[15]_i_5 
       (.I0(mul_ln33_24_reg_4120[12]),
        .I1(mul_ln33_25_reg_4125[12]),
        .O(\add_ln33_22_reg_4205[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[19]_i_2 
       (.I0(mul_ln33_24_reg_4120[19]),
        .I1(mul_ln33_25_reg_4125[19]),
        .O(\add_ln33_22_reg_4205[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[19]_i_3 
       (.I0(mul_ln33_24_reg_4120[18]),
        .I1(mul_ln33_25_reg_4125[18]),
        .O(\add_ln33_22_reg_4205[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[19]_i_4 
       (.I0(mul_ln33_24_reg_4120[17]),
        .I1(mul_ln33_25_reg_4125[17]),
        .O(\add_ln33_22_reg_4205[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[19]_i_5 
       (.I0(mul_ln33_24_reg_4120[16]),
        .I1(mul_ln33_25_reg_4125[16]),
        .O(\add_ln33_22_reg_4205[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[23]_i_2 
       (.I0(mul_ln33_24_reg_4120[23]),
        .I1(mul_ln33_25_reg_4125[23]),
        .O(\add_ln33_22_reg_4205[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[23]_i_3 
       (.I0(mul_ln33_24_reg_4120[22]),
        .I1(mul_ln33_25_reg_4125[22]),
        .O(\add_ln33_22_reg_4205[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[23]_i_4 
       (.I0(mul_ln33_24_reg_4120[21]),
        .I1(mul_ln33_25_reg_4125[21]),
        .O(\add_ln33_22_reg_4205[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[23]_i_5 
       (.I0(mul_ln33_24_reg_4120[20]),
        .I1(mul_ln33_25_reg_4125[20]),
        .O(\add_ln33_22_reg_4205[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[27]_i_2 
       (.I0(mul_ln33_24_reg_4120[27]),
        .I1(mul_ln33_25_reg_4125[27]),
        .O(\add_ln33_22_reg_4205[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[27]_i_3 
       (.I0(mul_ln33_24_reg_4120[26]),
        .I1(mul_ln33_25_reg_4125[26]),
        .O(\add_ln33_22_reg_4205[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[27]_i_4 
       (.I0(mul_ln33_24_reg_4120[25]),
        .I1(mul_ln33_25_reg_4125[25]),
        .O(\add_ln33_22_reg_4205[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[27]_i_5 
       (.I0(mul_ln33_24_reg_4120[24]),
        .I1(mul_ln33_25_reg_4125[24]),
        .O(\add_ln33_22_reg_4205[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[31]_i_2 
       (.I0(mul_ln33_24_reg_4120[31]),
        .I1(mul_ln33_25_reg_4125[31]),
        .O(\add_ln33_22_reg_4205[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[31]_i_3 
       (.I0(mul_ln33_24_reg_4120[30]),
        .I1(mul_ln33_25_reg_4125[30]),
        .O(\add_ln33_22_reg_4205[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[31]_i_4 
       (.I0(mul_ln33_24_reg_4120[29]),
        .I1(mul_ln33_25_reg_4125[29]),
        .O(\add_ln33_22_reg_4205[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[31]_i_5 
       (.I0(mul_ln33_24_reg_4120[28]),
        .I1(mul_ln33_25_reg_4125[28]),
        .O(\add_ln33_22_reg_4205[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[3]_i_2 
       (.I0(mul_ln33_24_reg_4120[3]),
        .I1(mul_ln33_25_reg_4125[3]),
        .O(\add_ln33_22_reg_4205[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[3]_i_3 
       (.I0(mul_ln33_24_reg_4120[2]),
        .I1(mul_ln33_25_reg_4125[2]),
        .O(\add_ln33_22_reg_4205[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[3]_i_4 
       (.I0(mul_ln33_24_reg_4120[1]),
        .I1(mul_ln33_25_reg_4125[1]),
        .O(\add_ln33_22_reg_4205[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[3]_i_5 
       (.I0(mul_ln33_24_reg_4120[0]),
        .I1(mul_ln33_25_reg_4125[0]),
        .O(\add_ln33_22_reg_4205[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[7]_i_2 
       (.I0(mul_ln33_24_reg_4120[7]),
        .I1(mul_ln33_25_reg_4125[7]),
        .O(\add_ln33_22_reg_4205[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[7]_i_3 
       (.I0(mul_ln33_24_reg_4120[6]),
        .I1(mul_ln33_25_reg_4125[6]),
        .O(\add_ln33_22_reg_4205[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[7]_i_4 
       (.I0(mul_ln33_24_reg_4120[5]),
        .I1(mul_ln33_25_reg_4125[5]),
        .O(\add_ln33_22_reg_4205[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_22_reg_4205[7]_i_5 
       (.I0(mul_ln33_24_reg_4120[4]),
        .I1(mul_ln33_25_reg_4125[4]),
        .O(\add_ln33_22_reg_4205[7]_i_5_n_0 ));
  FDRE \add_ln33_22_reg_4205_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[0]),
        .Q(add_ln33_22_reg_4205[0]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[10]),
        .Q(add_ln33_22_reg_4205[10]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[11]),
        .Q(add_ln33_22_reg_4205[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_22_reg_4205_reg[11]_i_1 
       (.CI(\add_ln33_22_reg_4205_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_22_reg_4205_reg[11]_i_1_n_0 ,\add_ln33_22_reg_4205_reg[11]_i_1_n_1 ,\add_ln33_22_reg_4205_reg[11]_i_1_n_2 ,\add_ln33_22_reg_4205_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_24_reg_4120[11:8]),
        .O(add_ln33_22_fu_3025_p2[11:8]),
        .S({\add_ln33_22_reg_4205[11]_i_2_n_0 ,\add_ln33_22_reg_4205[11]_i_3_n_0 ,\add_ln33_22_reg_4205[11]_i_4_n_0 ,\add_ln33_22_reg_4205[11]_i_5_n_0 }));
  FDRE \add_ln33_22_reg_4205_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[12]),
        .Q(add_ln33_22_reg_4205[12]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[13]),
        .Q(add_ln33_22_reg_4205[13]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[14]),
        .Q(add_ln33_22_reg_4205[14]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[15]),
        .Q(add_ln33_22_reg_4205[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_22_reg_4205_reg[15]_i_1 
       (.CI(\add_ln33_22_reg_4205_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_22_reg_4205_reg[15]_i_1_n_0 ,\add_ln33_22_reg_4205_reg[15]_i_1_n_1 ,\add_ln33_22_reg_4205_reg[15]_i_1_n_2 ,\add_ln33_22_reg_4205_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_24_reg_4120[15:12]),
        .O(add_ln33_22_fu_3025_p2[15:12]),
        .S({\add_ln33_22_reg_4205[15]_i_2_n_0 ,\add_ln33_22_reg_4205[15]_i_3_n_0 ,\add_ln33_22_reg_4205[15]_i_4_n_0 ,\add_ln33_22_reg_4205[15]_i_5_n_0 }));
  FDRE \add_ln33_22_reg_4205_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[16]),
        .Q(add_ln33_22_reg_4205[16]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[17]),
        .Q(add_ln33_22_reg_4205[17]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[18]),
        .Q(add_ln33_22_reg_4205[18]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[19]),
        .Q(add_ln33_22_reg_4205[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_22_reg_4205_reg[19]_i_1 
       (.CI(\add_ln33_22_reg_4205_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_22_reg_4205_reg[19]_i_1_n_0 ,\add_ln33_22_reg_4205_reg[19]_i_1_n_1 ,\add_ln33_22_reg_4205_reg[19]_i_1_n_2 ,\add_ln33_22_reg_4205_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_24_reg_4120[19:16]),
        .O(add_ln33_22_fu_3025_p2[19:16]),
        .S({\add_ln33_22_reg_4205[19]_i_2_n_0 ,\add_ln33_22_reg_4205[19]_i_3_n_0 ,\add_ln33_22_reg_4205[19]_i_4_n_0 ,\add_ln33_22_reg_4205[19]_i_5_n_0 }));
  FDRE \add_ln33_22_reg_4205_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[1]),
        .Q(add_ln33_22_reg_4205[1]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[20]),
        .Q(add_ln33_22_reg_4205[20]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[21]),
        .Q(add_ln33_22_reg_4205[21]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[22]),
        .Q(add_ln33_22_reg_4205[22]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[23]),
        .Q(add_ln33_22_reg_4205[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_22_reg_4205_reg[23]_i_1 
       (.CI(\add_ln33_22_reg_4205_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_22_reg_4205_reg[23]_i_1_n_0 ,\add_ln33_22_reg_4205_reg[23]_i_1_n_1 ,\add_ln33_22_reg_4205_reg[23]_i_1_n_2 ,\add_ln33_22_reg_4205_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_24_reg_4120[23:20]),
        .O(add_ln33_22_fu_3025_p2[23:20]),
        .S({\add_ln33_22_reg_4205[23]_i_2_n_0 ,\add_ln33_22_reg_4205[23]_i_3_n_0 ,\add_ln33_22_reg_4205[23]_i_4_n_0 ,\add_ln33_22_reg_4205[23]_i_5_n_0 }));
  FDRE \add_ln33_22_reg_4205_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[24]),
        .Q(add_ln33_22_reg_4205[24]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[25]),
        .Q(add_ln33_22_reg_4205[25]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[26]),
        .Q(add_ln33_22_reg_4205[26]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[27]),
        .Q(add_ln33_22_reg_4205[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_22_reg_4205_reg[27]_i_1 
       (.CI(\add_ln33_22_reg_4205_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_22_reg_4205_reg[27]_i_1_n_0 ,\add_ln33_22_reg_4205_reg[27]_i_1_n_1 ,\add_ln33_22_reg_4205_reg[27]_i_1_n_2 ,\add_ln33_22_reg_4205_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_24_reg_4120[27:24]),
        .O(add_ln33_22_fu_3025_p2[27:24]),
        .S({\add_ln33_22_reg_4205[27]_i_2_n_0 ,\add_ln33_22_reg_4205[27]_i_3_n_0 ,\add_ln33_22_reg_4205[27]_i_4_n_0 ,\add_ln33_22_reg_4205[27]_i_5_n_0 }));
  FDRE \add_ln33_22_reg_4205_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[28]),
        .Q(add_ln33_22_reg_4205[28]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[29]),
        .Q(add_ln33_22_reg_4205[29]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[2]),
        .Q(add_ln33_22_reg_4205[2]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[30]),
        .Q(add_ln33_22_reg_4205[30]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[31]),
        .Q(add_ln33_22_reg_4205[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_22_reg_4205_reg[31]_i_1 
       (.CI(\add_ln33_22_reg_4205_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_22_reg_4205_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln33_22_reg_4205_reg[31]_i_1_n_1 ,\add_ln33_22_reg_4205_reg[31]_i_1_n_2 ,\add_ln33_22_reg_4205_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln33_24_reg_4120[30:28]}),
        .O(add_ln33_22_fu_3025_p2[31:28]),
        .S({\add_ln33_22_reg_4205[31]_i_2_n_0 ,\add_ln33_22_reg_4205[31]_i_3_n_0 ,\add_ln33_22_reg_4205[31]_i_4_n_0 ,\add_ln33_22_reg_4205[31]_i_5_n_0 }));
  FDRE \add_ln33_22_reg_4205_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[3]),
        .Q(add_ln33_22_reg_4205[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_22_reg_4205_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_22_reg_4205_reg[3]_i_1_n_0 ,\add_ln33_22_reg_4205_reg[3]_i_1_n_1 ,\add_ln33_22_reg_4205_reg[3]_i_1_n_2 ,\add_ln33_22_reg_4205_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_24_reg_4120[3:0]),
        .O(add_ln33_22_fu_3025_p2[3:0]),
        .S({\add_ln33_22_reg_4205[3]_i_2_n_0 ,\add_ln33_22_reg_4205[3]_i_3_n_0 ,\add_ln33_22_reg_4205[3]_i_4_n_0 ,\add_ln33_22_reg_4205[3]_i_5_n_0 }));
  FDRE \add_ln33_22_reg_4205_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[4]),
        .Q(add_ln33_22_reg_4205[4]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[5]),
        .Q(add_ln33_22_reg_4205[5]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[6]),
        .Q(add_ln33_22_reg_4205[6]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[7]),
        .Q(add_ln33_22_reg_4205[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_22_reg_4205_reg[7]_i_1 
       (.CI(\add_ln33_22_reg_4205_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_22_reg_4205_reg[7]_i_1_n_0 ,\add_ln33_22_reg_4205_reg[7]_i_1_n_1 ,\add_ln33_22_reg_4205_reg[7]_i_1_n_2 ,\add_ln33_22_reg_4205_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_24_reg_4120[7:4]),
        .O(add_ln33_22_fu_3025_p2[7:4]),
        .S({\add_ln33_22_reg_4205[7]_i_2_n_0 ,\add_ln33_22_reg_4205[7]_i_3_n_0 ,\add_ln33_22_reg_4205[7]_i_4_n_0 ,\add_ln33_22_reg_4205[7]_i_5_n_0 }));
  FDRE \add_ln33_22_reg_4205_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[8]),
        .Q(add_ln33_22_reg_4205[8]),
        .R(1'b0));
  FDRE \add_ln33_22_reg_4205_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_22_fu_3025_p2[9]),
        .Q(add_ln33_22_reg_4205[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[11]_i_2 
       (.I0(mul_ln33_26_reg_4130[11]),
        .I1(mul_ln33_27_reg_4135[11]),
        .O(\add_ln33_23_reg_4210[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[11]_i_3 
       (.I0(mul_ln33_26_reg_4130[10]),
        .I1(mul_ln33_27_reg_4135[10]),
        .O(\add_ln33_23_reg_4210[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[11]_i_4 
       (.I0(mul_ln33_26_reg_4130[9]),
        .I1(mul_ln33_27_reg_4135[9]),
        .O(\add_ln33_23_reg_4210[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[11]_i_5 
       (.I0(mul_ln33_26_reg_4130[8]),
        .I1(mul_ln33_27_reg_4135[8]),
        .O(\add_ln33_23_reg_4210[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[15]_i_2 
       (.I0(mul_ln33_26_reg_4130[15]),
        .I1(mul_ln33_27_reg_4135[15]),
        .O(\add_ln33_23_reg_4210[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[15]_i_3 
       (.I0(mul_ln33_26_reg_4130[14]),
        .I1(mul_ln33_27_reg_4135[14]),
        .O(\add_ln33_23_reg_4210[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[15]_i_4 
       (.I0(mul_ln33_26_reg_4130[13]),
        .I1(mul_ln33_27_reg_4135[13]),
        .O(\add_ln33_23_reg_4210[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[15]_i_5 
       (.I0(mul_ln33_26_reg_4130[12]),
        .I1(mul_ln33_27_reg_4135[12]),
        .O(\add_ln33_23_reg_4210[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[19]_i_2 
       (.I0(mul_ln33_26_reg_4130[19]),
        .I1(mul_ln33_27_reg_4135[19]),
        .O(\add_ln33_23_reg_4210[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[19]_i_3 
       (.I0(mul_ln33_26_reg_4130[18]),
        .I1(mul_ln33_27_reg_4135[18]),
        .O(\add_ln33_23_reg_4210[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[19]_i_4 
       (.I0(mul_ln33_26_reg_4130[17]),
        .I1(mul_ln33_27_reg_4135[17]),
        .O(\add_ln33_23_reg_4210[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[19]_i_5 
       (.I0(mul_ln33_26_reg_4130[16]),
        .I1(mul_ln33_27_reg_4135[16]),
        .O(\add_ln33_23_reg_4210[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[23]_i_2 
       (.I0(mul_ln33_26_reg_4130[23]),
        .I1(mul_ln33_27_reg_4135[23]),
        .O(\add_ln33_23_reg_4210[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[23]_i_3 
       (.I0(mul_ln33_26_reg_4130[22]),
        .I1(mul_ln33_27_reg_4135[22]),
        .O(\add_ln33_23_reg_4210[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[23]_i_4 
       (.I0(mul_ln33_26_reg_4130[21]),
        .I1(mul_ln33_27_reg_4135[21]),
        .O(\add_ln33_23_reg_4210[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[23]_i_5 
       (.I0(mul_ln33_26_reg_4130[20]),
        .I1(mul_ln33_27_reg_4135[20]),
        .O(\add_ln33_23_reg_4210[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[27]_i_2 
       (.I0(mul_ln33_26_reg_4130[27]),
        .I1(mul_ln33_27_reg_4135[27]),
        .O(\add_ln33_23_reg_4210[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[27]_i_3 
       (.I0(mul_ln33_26_reg_4130[26]),
        .I1(mul_ln33_27_reg_4135[26]),
        .O(\add_ln33_23_reg_4210[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[27]_i_4 
       (.I0(mul_ln33_26_reg_4130[25]),
        .I1(mul_ln33_27_reg_4135[25]),
        .O(\add_ln33_23_reg_4210[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[27]_i_5 
       (.I0(mul_ln33_26_reg_4130[24]),
        .I1(mul_ln33_27_reg_4135[24]),
        .O(\add_ln33_23_reg_4210[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[31]_i_2 
       (.I0(mul_ln33_26_reg_4130[31]),
        .I1(mul_ln33_27_reg_4135[31]),
        .O(\add_ln33_23_reg_4210[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[31]_i_3 
       (.I0(mul_ln33_26_reg_4130[30]),
        .I1(mul_ln33_27_reg_4135[30]),
        .O(\add_ln33_23_reg_4210[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[31]_i_4 
       (.I0(mul_ln33_26_reg_4130[29]),
        .I1(mul_ln33_27_reg_4135[29]),
        .O(\add_ln33_23_reg_4210[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[31]_i_5 
       (.I0(mul_ln33_26_reg_4130[28]),
        .I1(mul_ln33_27_reg_4135[28]),
        .O(\add_ln33_23_reg_4210[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[3]_i_2 
       (.I0(mul_ln33_26_reg_4130[3]),
        .I1(mul_ln33_27_reg_4135[3]),
        .O(\add_ln33_23_reg_4210[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[3]_i_3 
       (.I0(mul_ln33_26_reg_4130[2]),
        .I1(mul_ln33_27_reg_4135[2]),
        .O(\add_ln33_23_reg_4210[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[3]_i_4 
       (.I0(mul_ln33_26_reg_4130[1]),
        .I1(mul_ln33_27_reg_4135[1]),
        .O(\add_ln33_23_reg_4210[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[3]_i_5 
       (.I0(mul_ln33_26_reg_4130[0]),
        .I1(mul_ln33_27_reg_4135[0]),
        .O(\add_ln33_23_reg_4210[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[7]_i_2 
       (.I0(mul_ln33_26_reg_4130[7]),
        .I1(mul_ln33_27_reg_4135[7]),
        .O(\add_ln33_23_reg_4210[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[7]_i_3 
       (.I0(mul_ln33_26_reg_4130[6]),
        .I1(mul_ln33_27_reg_4135[6]),
        .O(\add_ln33_23_reg_4210[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[7]_i_4 
       (.I0(mul_ln33_26_reg_4130[5]),
        .I1(mul_ln33_27_reg_4135[5]),
        .O(\add_ln33_23_reg_4210[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_23_reg_4210[7]_i_5 
       (.I0(mul_ln33_26_reg_4130[4]),
        .I1(mul_ln33_27_reg_4135[4]),
        .O(\add_ln33_23_reg_4210[7]_i_5_n_0 ));
  FDRE \add_ln33_23_reg_4210_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[0]),
        .Q(add_ln33_23_reg_4210[0]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[10]),
        .Q(add_ln33_23_reg_4210[10]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[11]),
        .Q(add_ln33_23_reg_4210[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_23_reg_4210_reg[11]_i_1 
       (.CI(\add_ln33_23_reg_4210_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_23_reg_4210_reg[11]_i_1_n_0 ,\add_ln33_23_reg_4210_reg[11]_i_1_n_1 ,\add_ln33_23_reg_4210_reg[11]_i_1_n_2 ,\add_ln33_23_reg_4210_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_26_reg_4130[11:8]),
        .O(add_ln33_23_fu_3029_p2[11:8]),
        .S({\add_ln33_23_reg_4210[11]_i_2_n_0 ,\add_ln33_23_reg_4210[11]_i_3_n_0 ,\add_ln33_23_reg_4210[11]_i_4_n_0 ,\add_ln33_23_reg_4210[11]_i_5_n_0 }));
  FDRE \add_ln33_23_reg_4210_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[12]),
        .Q(add_ln33_23_reg_4210[12]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[13]),
        .Q(add_ln33_23_reg_4210[13]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[14]),
        .Q(add_ln33_23_reg_4210[14]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[15]),
        .Q(add_ln33_23_reg_4210[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_23_reg_4210_reg[15]_i_1 
       (.CI(\add_ln33_23_reg_4210_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_23_reg_4210_reg[15]_i_1_n_0 ,\add_ln33_23_reg_4210_reg[15]_i_1_n_1 ,\add_ln33_23_reg_4210_reg[15]_i_1_n_2 ,\add_ln33_23_reg_4210_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_26_reg_4130[15:12]),
        .O(add_ln33_23_fu_3029_p2[15:12]),
        .S({\add_ln33_23_reg_4210[15]_i_2_n_0 ,\add_ln33_23_reg_4210[15]_i_3_n_0 ,\add_ln33_23_reg_4210[15]_i_4_n_0 ,\add_ln33_23_reg_4210[15]_i_5_n_0 }));
  FDRE \add_ln33_23_reg_4210_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[16]),
        .Q(add_ln33_23_reg_4210[16]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[17]),
        .Q(add_ln33_23_reg_4210[17]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[18]),
        .Q(add_ln33_23_reg_4210[18]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[19]),
        .Q(add_ln33_23_reg_4210[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_23_reg_4210_reg[19]_i_1 
       (.CI(\add_ln33_23_reg_4210_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_23_reg_4210_reg[19]_i_1_n_0 ,\add_ln33_23_reg_4210_reg[19]_i_1_n_1 ,\add_ln33_23_reg_4210_reg[19]_i_1_n_2 ,\add_ln33_23_reg_4210_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_26_reg_4130[19:16]),
        .O(add_ln33_23_fu_3029_p2[19:16]),
        .S({\add_ln33_23_reg_4210[19]_i_2_n_0 ,\add_ln33_23_reg_4210[19]_i_3_n_0 ,\add_ln33_23_reg_4210[19]_i_4_n_0 ,\add_ln33_23_reg_4210[19]_i_5_n_0 }));
  FDRE \add_ln33_23_reg_4210_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[1]),
        .Q(add_ln33_23_reg_4210[1]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[20]),
        .Q(add_ln33_23_reg_4210[20]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[21]),
        .Q(add_ln33_23_reg_4210[21]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[22]),
        .Q(add_ln33_23_reg_4210[22]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[23]),
        .Q(add_ln33_23_reg_4210[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_23_reg_4210_reg[23]_i_1 
       (.CI(\add_ln33_23_reg_4210_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_23_reg_4210_reg[23]_i_1_n_0 ,\add_ln33_23_reg_4210_reg[23]_i_1_n_1 ,\add_ln33_23_reg_4210_reg[23]_i_1_n_2 ,\add_ln33_23_reg_4210_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_26_reg_4130[23:20]),
        .O(add_ln33_23_fu_3029_p2[23:20]),
        .S({\add_ln33_23_reg_4210[23]_i_2_n_0 ,\add_ln33_23_reg_4210[23]_i_3_n_0 ,\add_ln33_23_reg_4210[23]_i_4_n_0 ,\add_ln33_23_reg_4210[23]_i_5_n_0 }));
  FDRE \add_ln33_23_reg_4210_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[24]),
        .Q(add_ln33_23_reg_4210[24]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[25]),
        .Q(add_ln33_23_reg_4210[25]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[26]),
        .Q(add_ln33_23_reg_4210[26]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[27]),
        .Q(add_ln33_23_reg_4210[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_23_reg_4210_reg[27]_i_1 
       (.CI(\add_ln33_23_reg_4210_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_23_reg_4210_reg[27]_i_1_n_0 ,\add_ln33_23_reg_4210_reg[27]_i_1_n_1 ,\add_ln33_23_reg_4210_reg[27]_i_1_n_2 ,\add_ln33_23_reg_4210_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_26_reg_4130[27:24]),
        .O(add_ln33_23_fu_3029_p2[27:24]),
        .S({\add_ln33_23_reg_4210[27]_i_2_n_0 ,\add_ln33_23_reg_4210[27]_i_3_n_0 ,\add_ln33_23_reg_4210[27]_i_4_n_0 ,\add_ln33_23_reg_4210[27]_i_5_n_0 }));
  FDRE \add_ln33_23_reg_4210_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[28]),
        .Q(add_ln33_23_reg_4210[28]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[29]),
        .Q(add_ln33_23_reg_4210[29]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[2]),
        .Q(add_ln33_23_reg_4210[2]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[30]),
        .Q(add_ln33_23_reg_4210[30]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[31]),
        .Q(add_ln33_23_reg_4210[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_23_reg_4210_reg[31]_i_1 
       (.CI(\add_ln33_23_reg_4210_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_23_reg_4210_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln33_23_reg_4210_reg[31]_i_1_n_1 ,\add_ln33_23_reg_4210_reg[31]_i_1_n_2 ,\add_ln33_23_reg_4210_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln33_26_reg_4130[30:28]}),
        .O(add_ln33_23_fu_3029_p2[31:28]),
        .S({\add_ln33_23_reg_4210[31]_i_2_n_0 ,\add_ln33_23_reg_4210[31]_i_3_n_0 ,\add_ln33_23_reg_4210[31]_i_4_n_0 ,\add_ln33_23_reg_4210[31]_i_5_n_0 }));
  FDRE \add_ln33_23_reg_4210_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[3]),
        .Q(add_ln33_23_reg_4210[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_23_reg_4210_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_23_reg_4210_reg[3]_i_1_n_0 ,\add_ln33_23_reg_4210_reg[3]_i_1_n_1 ,\add_ln33_23_reg_4210_reg[3]_i_1_n_2 ,\add_ln33_23_reg_4210_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_26_reg_4130[3:0]),
        .O(add_ln33_23_fu_3029_p2[3:0]),
        .S({\add_ln33_23_reg_4210[3]_i_2_n_0 ,\add_ln33_23_reg_4210[3]_i_3_n_0 ,\add_ln33_23_reg_4210[3]_i_4_n_0 ,\add_ln33_23_reg_4210[3]_i_5_n_0 }));
  FDRE \add_ln33_23_reg_4210_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[4]),
        .Q(add_ln33_23_reg_4210[4]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[5]),
        .Q(add_ln33_23_reg_4210[5]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[6]),
        .Q(add_ln33_23_reg_4210[6]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[7]),
        .Q(add_ln33_23_reg_4210[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_23_reg_4210_reg[7]_i_1 
       (.CI(\add_ln33_23_reg_4210_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_23_reg_4210_reg[7]_i_1_n_0 ,\add_ln33_23_reg_4210_reg[7]_i_1_n_1 ,\add_ln33_23_reg_4210_reg[7]_i_1_n_2 ,\add_ln33_23_reg_4210_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_26_reg_4130[7:4]),
        .O(add_ln33_23_fu_3029_p2[7:4]),
        .S({\add_ln33_23_reg_4210[7]_i_2_n_0 ,\add_ln33_23_reg_4210[7]_i_3_n_0 ,\add_ln33_23_reg_4210[7]_i_4_n_0 ,\add_ln33_23_reg_4210[7]_i_5_n_0 }));
  FDRE \add_ln33_23_reg_4210_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[8]),
        .Q(add_ln33_23_reg_4210[8]),
        .R(1'b0));
  FDRE \add_ln33_23_reg_4210_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_23_fu_3029_p2[9]),
        .Q(add_ln33_23_reg_4210[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[11]_i_2 
       (.I0(mul_ln33_30_reg_4055[11]),
        .I1(mul_ln33_31_reg_4060[11]),
        .O(\add_ln33_26_reg_4145[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[11]_i_3 
       (.I0(mul_ln33_30_reg_4055[10]),
        .I1(mul_ln33_31_reg_4060[10]),
        .O(\add_ln33_26_reg_4145[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[11]_i_4 
       (.I0(mul_ln33_30_reg_4055[9]),
        .I1(mul_ln33_31_reg_4060[9]),
        .O(\add_ln33_26_reg_4145[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[11]_i_5 
       (.I0(mul_ln33_30_reg_4055[8]),
        .I1(mul_ln33_31_reg_4060[8]),
        .O(\add_ln33_26_reg_4145[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[15]_i_2 
       (.I0(mul_ln33_30_reg_4055[15]),
        .I1(mul_ln33_31_reg_4060[15]),
        .O(\add_ln33_26_reg_4145[15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[15]_i_3 
       (.I0(mul_ln33_30_reg_4055[14]),
        .I1(mul_ln33_31_reg_4060[14]),
        .O(\add_ln33_26_reg_4145[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[15]_i_4 
       (.I0(mul_ln33_30_reg_4055[13]),
        .I1(mul_ln33_31_reg_4060[13]),
        .O(\add_ln33_26_reg_4145[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[15]_i_5 
       (.I0(mul_ln33_30_reg_4055[12]),
        .I1(mul_ln33_31_reg_4060[12]),
        .O(\add_ln33_26_reg_4145[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[19]_i_2 
       (.I0(mul_ln33_30_reg_4055[19]),
        .I1(mul_ln33_31_reg_4060[19]),
        .O(\add_ln33_26_reg_4145[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[19]_i_3 
       (.I0(mul_ln33_30_reg_4055[18]),
        .I1(mul_ln33_31_reg_4060[18]),
        .O(\add_ln33_26_reg_4145[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[19]_i_4 
       (.I0(mul_ln33_30_reg_4055[17]),
        .I1(mul_ln33_31_reg_4060[17]),
        .O(\add_ln33_26_reg_4145[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[19]_i_5 
       (.I0(mul_ln33_30_reg_4055[16]),
        .I1(mul_ln33_31_reg_4060[16]),
        .O(\add_ln33_26_reg_4145[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[23]_i_2 
       (.I0(mul_ln33_30_reg_4055[23]),
        .I1(mul_ln33_31_reg_4060[23]),
        .O(\add_ln33_26_reg_4145[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[23]_i_3 
       (.I0(mul_ln33_30_reg_4055[22]),
        .I1(mul_ln33_31_reg_4060[22]),
        .O(\add_ln33_26_reg_4145[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[23]_i_4 
       (.I0(mul_ln33_30_reg_4055[21]),
        .I1(mul_ln33_31_reg_4060[21]),
        .O(\add_ln33_26_reg_4145[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[23]_i_5 
       (.I0(mul_ln33_30_reg_4055[20]),
        .I1(mul_ln33_31_reg_4060[20]),
        .O(\add_ln33_26_reg_4145[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[27]_i_2 
       (.I0(mul_ln33_30_reg_4055[27]),
        .I1(mul_ln33_31_reg_4060[27]),
        .O(\add_ln33_26_reg_4145[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[27]_i_3 
       (.I0(mul_ln33_30_reg_4055[26]),
        .I1(mul_ln33_31_reg_4060[26]),
        .O(\add_ln33_26_reg_4145[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[27]_i_4 
       (.I0(mul_ln33_30_reg_4055[25]),
        .I1(mul_ln33_31_reg_4060[25]),
        .O(\add_ln33_26_reg_4145[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[27]_i_5 
       (.I0(mul_ln33_30_reg_4055[24]),
        .I1(mul_ln33_31_reg_4060[24]),
        .O(\add_ln33_26_reg_4145[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[31]_i_2 
       (.I0(mul_ln33_30_reg_4055[31]),
        .I1(mul_ln33_31_reg_4060[31]),
        .O(\add_ln33_26_reg_4145[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[31]_i_3 
       (.I0(mul_ln33_30_reg_4055[30]),
        .I1(mul_ln33_31_reg_4060[30]),
        .O(\add_ln33_26_reg_4145[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[31]_i_4 
       (.I0(mul_ln33_30_reg_4055[29]),
        .I1(mul_ln33_31_reg_4060[29]),
        .O(\add_ln33_26_reg_4145[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[31]_i_5 
       (.I0(mul_ln33_30_reg_4055[28]),
        .I1(mul_ln33_31_reg_4060[28]),
        .O(\add_ln33_26_reg_4145[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[3]_i_2 
       (.I0(mul_ln33_30_reg_4055[3]),
        .I1(mul_ln33_31_reg_4060[3]),
        .O(\add_ln33_26_reg_4145[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[3]_i_3 
       (.I0(mul_ln33_30_reg_4055[2]),
        .I1(mul_ln33_31_reg_4060[2]),
        .O(\add_ln33_26_reg_4145[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[3]_i_4 
       (.I0(mul_ln33_30_reg_4055[1]),
        .I1(mul_ln33_31_reg_4060[1]),
        .O(\add_ln33_26_reg_4145[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[3]_i_5 
       (.I0(mul_ln33_30_reg_4055[0]),
        .I1(mul_ln33_31_reg_4060[0]),
        .O(\add_ln33_26_reg_4145[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[7]_i_2 
       (.I0(mul_ln33_30_reg_4055[7]),
        .I1(mul_ln33_31_reg_4060[7]),
        .O(\add_ln33_26_reg_4145[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[7]_i_3 
       (.I0(mul_ln33_30_reg_4055[6]),
        .I1(mul_ln33_31_reg_4060[6]),
        .O(\add_ln33_26_reg_4145[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[7]_i_4 
       (.I0(mul_ln33_30_reg_4055[5]),
        .I1(mul_ln33_31_reg_4060[5]),
        .O(\add_ln33_26_reg_4145[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \add_ln33_26_reg_4145[7]_i_5 
       (.I0(mul_ln33_30_reg_4055[4]),
        .I1(mul_ln33_31_reg_4060[4]),
        .O(\add_ln33_26_reg_4145[7]_i_5_n_0 ));
  FDRE \add_ln33_26_reg_4145_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[0]),
        .Q(add_ln33_26_reg_4145[0]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[10]),
        .Q(add_ln33_26_reg_4145[10]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[11]),
        .Q(add_ln33_26_reg_4145[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_26_reg_4145_reg[11]_i_1 
       (.CI(\add_ln33_26_reg_4145_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_26_reg_4145_reg[11]_i_1_n_0 ,\add_ln33_26_reg_4145_reg[11]_i_1_n_1 ,\add_ln33_26_reg_4145_reg[11]_i_1_n_2 ,\add_ln33_26_reg_4145_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_30_reg_4055[11:8]),
        .O(add_ln33_26_fu_2965_p2[11:8]),
        .S({\add_ln33_26_reg_4145[11]_i_2_n_0 ,\add_ln33_26_reg_4145[11]_i_3_n_0 ,\add_ln33_26_reg_4145[11]_i_4_n_0 ,\add_ln33_26_reg_4145[11]_i_5_n_0 }));
  FDRE \add_ln33_26_reg_4145_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[12]),
        .Q(add_ln33_26_reg_4145[12]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[13]),
        .Q(add_ln33_26_reg_4145[13]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[14]),
        .Q(add_ln33_26_reg_4145[14]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[15]),
        .Q(add_ln33_26_reg_4145[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_26_reg_4145_reg[15]_i_1 
       (.CI(\add_ln33_26_reg_4145_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_26_reg_4145_reg[15]_i_1_n_0 ,\add_ln33_26_reg_4145_reg[15]_i_1_n_1 ,\add_ln33_26_reg_4145_reg[15]_i_1_n_2 ,\add_ln33_26_reg_4145_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_30_reg_4055[15:12]),
        .O(add_ln33_26_fu_2965_p2[15:12]),
        .S({\add_ln33_26_reg_4145[15]_i_2_n_0 ,\add_ln33_26_reg_4145[15]_i_3_n_0 ,\add_ln33_26_reg_4145[15]_i_4_n_0 ,\add_ln33_26_reg_4145[15]_i_5_n_0 }));
  FDRE \add_ln33_26_reg_4145_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[16]),
        .Q(add_ln33_26_reg_4145[16]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[17]),
        .Q(add_ln33_26_reg_4145[17]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[18]),
        .Q(add_ln33_26_reg_4145[18]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[19]),
        .Q(add_ln33_26_reg_4145[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_26_reg_4145_reg[19]_i_1 
       (.CI(\add_ln33_26_reg_4145_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_26_reg_4145_reg[19]_i_1_n_0 ,\add_ln33_26_reg_4145_reg[19]_i_1_n_1 ,\add_ln33_26_reg_4145_reg[19]_i_1_n_2 ,\add_ln33_26_reg_4145_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_30_reg_4055[19:16]),
        .O(add_ln33_26_fu_2965_p2[19:16]),
        .S({\add_ln33_26_reg_4145[19]_i_2_n_0 ,\add_ln33_26_reg_4145[19]_i_3_n_0 ,\add_ln33_26_reg_4145[19]_i_4_n_0 ,\add_ln33_26_reg_4145[19]_i_5_n_0 }));
  FDRE \add_ln33_26_reg_4145_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[1]),
        .Q(add_ln33_26_reg_4145[1]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[20]),
        .Q(add_ln33_26_reg_4145[20]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[21]),
        .Q(add_ln33_26_reg_4145[21]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[22]),
        .Q(add_ln33_26_reg_4145[22]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[23]),
        .Q(add_ln33_26_reg_4145[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_26_reg_4145_reg[23]_i_1 
       (.CI(\add_ln33_26_reg_4145_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_26_reg_4145_reg[23]_i_1_n_0 ,\add_ln33_26_reg_4145_reg[23]_i_1_n_1 ,\add_ln33_26_reg_4145_reg[23]_i_1_n_2 ,\add_ln33_26_reg_4145_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_30_reg_4055[23:20]),
        .O(add_ln33_26_fu_2965_p2[23:20]),
        .S({\add_ln33_26_reg_4145[23]_i_2_n_0 ,\add_ln33_26_reg_4145[23]_i_3_n_0 ,\add_ln33_26_reg_4145[23]_i_4_n_0 ,\add_ln33_26_reg_4145[23]_i_5_n_0 }));
  FDRE \add_ln33_26_reg_4145_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[24]),
        .Q(add_ln33_26_reg_4145[24]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[25]),
        .Q(add_ln33_26_reg_4145[25]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[26]),
        .Q(add_ln33_26_reg_4145[26]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[27]),
        .Q(add_ln33_26_reg_4145[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_26_reg_4145_reg[27]_i_1 
       (.CI(\add_ln33_26_reg_4145_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_26_reg_4145_reg[27]_i_1_n_0 ,\add_ln33_26_reg_4145_reg[27]_i_1_n_1 ,\add_ln33_26_reg_4145_reg[27]_i_1_n_2 ,\add_ln33_26_reg_4145_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_30_reg_4055[27:24]),
        .O(add_ln33_26_fu_2965_p2[27:24]),
        .S({\add_ln33_26_reg_4145[27]_i_2_n_0 ,\add_ln33_26_reg_4145[27]_i_3_n_0 ,\add_ln33_26_reg_4145[27]_i_4_n_0 ,\add_ln33_26_reg_4145[27]_i_5_n_0 }));
  FDRE \add_ln33_26_reg_4145_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[28]),
        .Q(add_ln33_26_reg_4145[28]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[29]),
        .Q(add_ln33_26_reg_4145[29]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[2]),
        .Q(add_ln33_26_reg_4145[2]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[30]),
        .Q(add_ln33_26_reg_4145[30]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[31]),
        .Q(add_ln33_26_reg_4145[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_26_reg_4145_reg[31]_i_1 
       (.CI(\add_ln33_26_reg_4145_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_26_reg_4145_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln33_26_reg_4145_reg[31]_i_1_n_1 ,\add_ln33_26_reg_4145_reg[31]_i_1_n_2 ,\add_ln33_26_reg_4145_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,mul_ln33_30_reg_4055[30:28]}),
        .O(add_ln33_26_fu_2965_p2[31:28]),
        .S({\add_ln33_26_reg_4145[31]_i_2_n_0 ,\add_ln33_26_reg_4145[31]_i_3_n_0 ,\add_ln33_26_reg_4145[31]_i_4_n_0 ,\add_ln33_26_reg_4145[31]_i_5_n_0 }));
  FDRE \add_ln33_26_reg_4145_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[3]),
        .Q(add_ln33_26_reg_4145[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_26_reg_4145_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_26_reg_4145_reg[3]_i_1_n_0 ,\add_ln33_26_reg_4145_reg[3]_i_1_n_1 ,\add_ln33_26_reg_4145_reg[3]_i_1_n_2 ,\add_ln33_26_reg_4145_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_30_reg_4055[3:0]),
        .O(add_ln33_26_fu_2965_p2[3:0]),
        .S({\add_ln33_26_reg_4145[3]_i_2_n_0 ,\add_ln33_26_reg_4145[3]_i_3_n_0 ,\add_ln33_26_reg_4145[3]_i_4_n_0 ,\add_ln33_26_reg_4145[3]_i_5_n_0 }));
  FDRE \add_ln33_26_reg_4145_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[4]),
        .Q(add_ln33_26_reg_4145[4]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[5]),
        .Q(add_ln33_26_reg_4145[5]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[6]),
        .Q(add_ln33_26_reg_4145[6]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[7]),
        .Q(add_ln33_26_reg_4145[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_26_reg_4145_reg[7]_i_1 
       (.CI(\add_ln33_26_reg_4145_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_26_reg_4145_reg[7]_i_1_n_0 ,\add_ln33_26_reg_4145_reg[7]_i_1_n_1 ,\add_ln33_26_reg_4145_reg[7]_i_1_n_2 ,\add_ln33_26_reg_4145_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(mul_ln33_30_reg_4055[7:4]),
        .O(add_ln33_26_fu_2965_p2[7:4]),
        .S({\add_ln33_26_reg_4145[7]_i_2_n_0 ,\add_ln33_26_reg_4145[7]_i_3_n_0 ,\add_ln33_26_reg_4145[7]_i_4_n_0 ,\add_ln33_26_reg_4145[7]_i_5_n_0 }));
  FDRE \add_ln33_26_reg_4145_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[8]),
        .Q(add_ln33_26_reg_4145[8]),
        .R(1'b0));
  FDRE \add_ln33_26_reg_4145_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(add_ln33_26_fu_2965_p2[9]),
        .Q(add_ln33_26_reg_4145[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair130" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[11]_i_2 
       (.I0(mul_ln33_29_reg_4140[10]),
        .I1(mul_ln33_28_reg_4050[10]),
        .I2(add_ln33_26_reg_4145[10]),
        .O(\add_ln33_27_reg_4215[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair129" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[11]_i_3 
       (.I0(mul_ln33_29_reg_4140[9]),
        .I1(mul_ln33_28_reg_4050[9]),
        .I2(add_ln33_26_reg_4145[9]),
        .O(\add_ln33_27_reg_4215[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair128" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[11]_i_4 
       (.I0(mul_ln33_29_reg_4140[8]),
        .I1(mul_ln33_28_reg_4050[8]),
        .I2(add_ln33_26_reg_4145[8]),
        .O(\add_ln33_27_reg_4215[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[11]_i_5 
       (.I0(mul_ln33_29_reg_4140[7]),
        .I1(mul_ln33_28_reg_4050[7]),
        .I2(add_ln33_26_reg_4145[7]),
        .O(\add_ln33_27_reg_4215[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair131" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[11]_i_6 
       (.I0(mul_ln33_29_reg_4140[11]),
        .I1(mul_ln33_28_reg_4050[11]),
        .I2(add_ln33_26_reg_4145[11]),
        .I3(\add_ln33_27_reg_4215[11]_i_2_n_0 ),
        .O(\add_ln33_27_reg_4215[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair130" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[11]_i_7 
       (.I0(mul_ln33_29_reg_4140[10]),
        .I1(mul_ln33_28_reg_4050[10]),
        .I2(add_ln33_26_reg_4145[10]),
        .I3(\add_ln33_27_reg_4215[11]_i_3_n_0 ),
        .O(\add_ln33_27_reg_4215[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair129" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[11]_i_8 
       (.I0(mul_ln33_29_reg_4140[9]),
        .I1(mul_ln33_28_reg_4050[9]),
        .I2(add_ln33_26_reg_4145[9]),
        .I3(\add_ln33_27_reg_4215[11]_i_4_n_0 ),
        .O(\add_ln33_27_reg_4215[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair128" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[11]_i_9 
       (.I0(mul_ln33_29_reg_4140[8]),
        .I1(mul_ln33_28_reg_4050[8]),
        .I2(add_ln33_26_reg_4145[8]),
        .I3(\add_ln33_27_reg_4215[11]_i_5_n_0 ),
        .O(\add_ln33_27_reg_4215[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair134" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[15]_i_2 
       (.I0(mul_ln33_29_reg_4140[14]),
        .I1(mul_ln33_28_reg_4050[14]),
        .I2(add_ln33_26_reg_4145[14]),
        .O(\add_ln33_27_reg_4215[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair133" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[15]_i_3 
       (.I0(mul_ln33_29_reg_4140[13]),
        .I1(mul_ln33_28_reg_4050[13]),
        .I2(add_ln33_26_reg_4145[13]),
        .O(\add_ln33_27_reg_4215[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair132" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[15]_i_4 
       (.I0(mul_ln33_29_reg_4140[12]),
        .I1(mul_ln33_28_reg_4050[12]),
        .I2(add_ln33_26_reg_4145[12]),
        .O(\add_ln33_27_reg_4215[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair131" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[15]_i_5 
       (.I0(mul_ln33_29_reg_4140[11]),
        .I1(mul_ln33_28_reg_4050[11]),
        .I2(add_ln33_26_reg_4145[11]),
        .O(\add_ln33_27_reg_4215[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair135" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[15]_i_6 
       (.I0(mul_ln33_29_reg_4140[15]),
        .I1(mul_ln33_28_reg_4050[15]),
        .I2(add_ln33_26_reg_4145[15]),
        .I3(\add_ln33_27_reg_4215[15]_i_2_n_0 ),
        .O(\add_ln33_27_reg_4215[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair134" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[15]_i_7 
       (.I0(mul_ln33_29_reg_4140[14]),
        .I1(mul_ln33_28_reg_4050[14]),
        .I2(add_ln33_26_reg_4145[14]),
        .I3(\add_ln33_27_reg_4215[15]_i_3_n_0 ),
        .O(\add_ln33_27_reg_4215[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair133" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[15]_i_8 
       (.I0(mul_ln33_29_reg_4140[13]),
        .I1(mul_ln33_28_reg_4050[13]),
        .I2(add_ln33_26_reg_4145[13]),
        .I3(\add_ln33_27_reg_4215[15]_i_4_n_0 ),
        .O(\add_ln33_27_reg_4215[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair132" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[15]_i_9 
       (.I0(mul_ln33_29_reg_4140[12]),
        .I1(mul_ln33_28_reg_4050[12]),
        .I2(add_ln33_26_reg_4145[12]),
        .I3(\add_ln33_27_reg_4215[15]_i_5_n_0 ),
        .O(\add_ln33_27_reg_4215[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair138" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[19]_i_2 
       (.I0(mul_ln33_29_reg_4140[18]),
        .I1(mul_ln33_28_reg_4050[18]),
        .I2(add_ln33_26_reg_4145[18]),
        .O(\add_ln33_27_reg_4215[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair137" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[19]_i_3 
       (.I0(mul_ln33_29_reg_4140[17]),
        .I1(mul_ln33_28_reg_4050[17]),
        .I2(add_ln33_26_reg_4145[17]),
        .O(\add_ln33_27_reg_4215[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair136" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[19]_i_4 
       (.I0(mul_ln33_29_reg_4140[16]),
        .I1(mul_ln33_28_reg_4050[16]),
        .I2(add_ln33_26_reg_4145[16]),
        .O(\add_ln33_27_reg_4215[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair135" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[19]_i_5 
       (.I0(mul_ln33_29_reg_4140[15]),
        .I1(mul_ln33_28_reg_4050[15]),
        .I2(add_ln33_26_reg_4145[15]),
        .O(\add_ln33_27_reg_4215[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair139" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[19]_i_6 
       (.I0(mul_ln33_29_reg_4140[19]),
        .I1(mul_ln33_28_reg_4050[19]),
        .I2(add_ln33_26_reg_4145[19]),
        .I3(\add_ln33_27_reg_4215[19]_i_2_n_0 ),
        .O(\add_ln33_27_reg_4215[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair138" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[19]_i_7 
       (.I0(mul_ln33_29_reg_4140[18]),
        .I1(mul_ln33_28_reg_4050[18]),
        .I2(add_ln33_26_reg_4145[18]),
        .I3(\add_ln33_27_reg_4215[19]_i_3_n_0 ),
        .O(\add_ln33_27_reg_4215[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair137" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[19]_i_8 
       (.I0(mul_ln33_29_reg_4140[17]),
        .I1(mul_ln33_28_reg_4050[17]),
        .I2(add_ln33_26_reg_4145[17]),
        .I3(\add_ln33_27_reg_4215[19]_i_4_n_0 ),
        .O(\add_ln33_27_reg_4215[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair136" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[19]_i_9 
       (.I0(mul_ln33_29_reg_4140[16]),
        .I1(mul_ln33_28_reg_4050[16]),
        .I2(add_ln33_26_reg_4145[16]),
        .I3(\add_ln33_27_reg_4215[19]_i_5_n_0 ),
        .O(\add_ln33_27_reg_4215[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[23]_i_2 
       (.I0(mul_ln33_29_reg_4140[22]),
        .I1(mul_ln33_28_reg_4050[22]),
        .I2(add_ln33_26_reg_4145[22]),
        .O(\add_ln33_27_reg_4215[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair141" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[23]_i_3 
       (.I0(mul_ln33_29_reg_4140[21]),
        .I1(mul_ln33_28_reg_4050[21]),
        .I2(add_ln33_26_reg_4145[21]),
        .O(\add_ln33_27_reg_4215[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[23]_i_4 
       (.I0(mul_ln33_29_reg_4140[20]),
        .I1(mul_ln33_28_reg_4050[20]),
        .I2(add_ln33_26_reg_4145[20]),
        .O(\add_ln33_27_reg_4215[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair139" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[23]_i_5 
       (.I0(mul_ln33_29_reg_4140[19]),
        .I1(mul_ln33_28_reg_4050[19]),
        .I2(add_ln33_26_reg_4145[19]),
        .O(\add_ln33_27_reg_4215[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[23]_i_6 
       (.I0(mul_ln33_29_reg_4140[23]),
        .I1(mul_ln33_28_reg_4050[23]),
        .I2(add_ln33_26_reg_4145[23]),
        .I3(\add_ln33_27_reg_4215[23]_i_2_n_0 ),
        .O(\add_ln33_27_reg_4215[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair142" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[23]_i_7 
       (.I0(mul_ln33_29_reg_4140[22]),
        .I1(mul_ln33_28_reg_4050[22]),
        .I2(add_ln33_26_reg_4145[22]),
        .I3(\add_ln33_27_reg_4215[23]_i_3_n_0 ),
        .O(\add_ln33_27_reg_4215[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair141" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[23]_i_8 
       (.I0(mul_ln33_29_reg_4140[21]),
        .I1(mul_ln33_28_reg_4050[21]),
        .I2(add_ln33_26_reg_4145[21]),
        .I3(\add_ln33_27_reg_4215[23]_i_4_n_0 ),
        .O(\add_ln33_27_reg_4215[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair140" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[23]_i_9 
       (.I0(mul_ln33_29_reg_4140[20]),
        .I1(mul_ln33_28_reg_4050[20]),
        .I2(add_ln33_26_reg_4145[20]),
        .I3(\add_ln33_27_reg_4215[23]_i_5_n_0 ),
        .O(\add_ln33_27_reg_4215[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair146" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[27]_i_2 
       (.I0(mul_ln33_29_reg_4140[26]),
        .I1(mul_ln33_28_reg_4050[26]),
        .I2(add_ln33_26_reg_4145[26]),
        .O(\add_ln33_27_reg_4215[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair145" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[27]_i_3 
       (.I0(mul_ln33_29_reg_4140[25]),
        .I1(mul_ln33_28_reg_4050[25]),
        .I2(add_ln33_26_reg_4145[25]),
        .O(\add_ln33_27_reg_4215[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[27]_i_4 
       (.I0(mul_ln33_29_reg_4140[24]),
        .I1(mul_ln33_28_reg_4050[24]),
        .I2(add_ln33_26_reg_4145[24]),
        .O(\add_ln33_27_reg_4215[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair143" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[27]_i_5 
       (.I0(mul_ln33_29_reg_4140[23]),
        .I1(mul_ln33_28_reg_4050[23]),
        .I2(add_ln33_26_reg_4145[23]),
        .O(\add_ln33_27_reg_4215[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[27]_i_6 
       (.I0(mul_ln33_29_reg_4140[27]),
        .I1(mul_ln33_28_reg_4050[27]),
        .I2(add_ln33_26_reg_4145[27]),
        .I3(\add_ln33_27_reg_4215[27]_i_2_n_0 ),
        .O(\add_ln33_27_reg_4215[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair146" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[27]_i_7 
       (.I0(mul_ln33_29_reg_4140[26]),
        .I1(mul_ln33_28_reg_4050[26]),
        .I2(add_ln33_26_reg_4145[26]),
        .I3(\add_ln33_27_reg_4215[27]_i_3_n_0 ),
        .O(\add_ln33_27_reg_4215[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair145" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[27]_i_8 
       (.I0(mul_ln33_29_reg_4140[25]),
        .I1(mul_ln33_28_reg_4050[25]),
        .I2(add_ln33_26_reg_4145[25]),
        .I3(\add_ln33_27_reg_4215[27]_i_4_n_0 ),
        .O(\add_ln33_27_reg_4215[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair144" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[27]_i_9 
       (.I0(mul_ln33_29_reg_4140[24]),
        .I1(mul_ln33_28_reg_4050[24]),
        .I2(add_ln33_26_reg_4145[24]),
        .I3(\add_ln33_27_reg_4215[27]_i_5_n_0 ),
        .O(\add_ln33_27_reg_4215[27]_i_9_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[31]_i_2 
       (.I0(mul_ln33_29_reg_4140[29]),
        .I1(mul_ln33_28_reg_4050[29]),
        .I2(add_ln33_26_reg_4145[29]),
        .O(\add_ln33_27_reg_4215[31]_i_2_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[31]_i_3 
       (.I0(mul_ln33_29_reg_4140[28]),
        .I1(mul_ln33_28_reg_4050[28]),
        .I2(add_ln33_26_reg_4145[28]),
        .O(\add_ln33_27_reg_4215[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair147" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[31]_i_4 
       (.I0(mul_ln33_29_reg_4140[27]),
        .I1(mul_ln33_28_reg_4050[27]),
        .I2(add_ln33_26_reg_4145[27]),
        .O(\add_ln33_27_reg_4215[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln33_27_reg_4215[31]_i_5 
       (.I0(add_ln33_26_reg_4145[30]),
        .I1(mul_ln33_28_reg_4050[30]),
        .I2(mul_ln33_29_reg_4140[30]),
        .I3(mul_ln33_28_reg_4050[31]),
        .I4(mul_ln33_29_reg_4140[31]),
        .I5(add_ln33_26_reg_4145[31]),
        .O(\add_ln33_27_reg_4215[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[31]_i_6 
       (.I0(\add_ln33_27_reg_4215[31]_i_2_n_0 ),
        .I1(mul_ln33_28_reg_4050[30]),
        .I2(mul_ln33_29_reg_4140[30]),
        .I3(add_ln33_26_reg_4145[30]),
        .O(\add_ln33_27_reg_4215[31]_i_6_n_0 ));
  (* HLUTNM = "lutpair149" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[31]_i_7 
       (.I0(mul_ln33_29_reg_4140[29]),
        .I1(mul_ln33_28_reg_4050[29]),
        .I2(add_ln33_26_reg_4145[29]),
        .I3(\add_ln33_27_reg_4215[31]_i_3_n_0 ),
        .O(\add_ln33_27_reg_4215[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair148" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[31]_i_8 
       (.I0(mul_ln33_29_reg_4140[28]),
        .I1(mul_ln33_28_reg_4050[28]),
        .I2(add_ln33_26_reg_4145[28]),
        .I3(\add_ln33_27_reg_4215[31]_i_4_n_0 ),
        .O(\add_ln33_27_reg_4215[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair122" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[3]_i_2 
       (.I0(mul_ln33_29_reg_4140[2]),
        .I1(mul_ln33_28_reg_4050[2]),
        .I2(add_ln33_26_reg_4145[2]),
        .O(\add_ln33_27_reg_4215[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair121" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[3]_i_3 
       (.I0(mul_ln33_29_reg_4140[1]),
        .I1(mul_ln33_28_reg_4050[1]),
        .I2(add_ln33_26_reg_4145[1]),
        .O(\add_ln33_27_reg_4215[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[3]_i_4 
       (.I0(mul_ln33_29_reg_4140[0]),
        .I1(mul_ln33_28_reg_4050[0]),
        .I2(add_ln33_26_reg_4145[0]),
        .O(\add_ln33_27_reg_4215[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair123" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[3]_i_5 
       (.I0(mul_ln33_29_reg_4140[3]),
        .I1(mul_ln33_28_reg_4050[3]),
        .I2(add_ln33_26_reg_4145[3]),
        .I3(\add_ln33_27_reg_4215[3]_i_2_n_0 ),
        .O(\add_ln33_27_reg_4215[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair122" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[3]_i_6 
       (.I0(mul_ln33_29_reg_4140[2]),
        .I1(mul_ln33_28_reg_4050[2]),
        .I2(add_ln33_26_reg_4145[2]),
        .I3(\add_ln33_27_reg_4215[3]_i_3_n_0 ),
        .O(\add_ln33_27_reg_4215[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair121" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[3]_i_7 
       (.I0(mul_ln33_29_reg_4140[1]),
        .I1(mul_ln33_28_reg_4050[1]),
        .I2(add_ln33_26_reg_4145[1]),
        .I3(\add_ln33_27_reg_4215[3]_i_4_n_0 ),
        .O(\add_ln33_27_reg_4215[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair120" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_27_reg_4215[3]_i_8 
       (.I0(mul_ln33_29_reg_4140[0]),
        .I1(mul_ln33_28_reg_4050[0]),
        .I2(add_ln33_26_reg_4145[0]),
        .O(\add_ln33_27_reg_4215[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[7]_i_2 
       (.I0(mul_ln33_29_reg_4140[6]),
        .I1(mul_ln33_28_reg_4050[6]),
        .I2(add_ln33_26_reg_4145[6]),
        .O(\add_ln33_27_reg_4215[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[7]_i_3 
       (.I0(mul_ln33_29_reg_4140[5]),
        .I1(mul_ln33_28_reg_4050[5]),
        .I2(add_ln33_26_reg_4145[5]),
        .O(\add_ln33_27_reg_4215[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair124" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[7]_i_4 
       (.I0(mul_ln33_29_reg_4140[4]),
        .I1(mul_ln33_28_reg_4050[4]),
        .I2(add_ln33_26_reg_4145[4]),
        .O(\add_ln33_27_reg_4215[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair123" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_27_reg_4215[7]_i_5 
       (.I0(mul_ln33_29_reg_4140[3]),
        .I1(mul_ln33_28_reg_4050[3]),
        .I2(add_ln33_26_reg_4145[3]),
        .O(\add_ln33_27_reg_4215[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair127" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[7]_i_6 
       (.I0(mul_ln33_29_reg_4140[7]),
        .I1(mul_ln33_28_reg_4050[7]),
        .I2(add_ln33_26_reg_4145[7]),
        .I3(\add_ln33_27_reg_4215[7]_i_2_n_0 ),
        .O(\add_ln33_27_reg_4215[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair126" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[7]_i_7 
       (.I0(mul_ln33_29_reg_4140[6]),
        .I1(mul_ln33_28_reg_4050[6]),
        .I2(add_ln33_26_reg_4145[6]),
        .I3(\add_ln33_27_reg_4215[7]_i_3_n_0 ),
        .O(\add_ln33_27_reg_4215[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair125" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[7]_i_8 
       (.I0(mul_ln33_29_reg_4140[5]),
        .I1(mul_ln33_28_reg_4050[5]),
        .I2(add_ln33_26_reg_4145[5]),
        .I3(\add_ln33_27_reg_4215[7]_i_4_n_0 ),
        .O(\add_ln33_27_reg_4215[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair124" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_27_reg_4215[7]_i_9 
       (.I0(mul_ln33_29_reg_4140[4]),
        .I1(mul_ln33_28_reg_4050[4]),
        .I2(add_ln33_26_reg_4145[4]),
        .I3(\add_ln33_27_reg_4215[7]_i_5_n_0 ),
        .O(\add_ln33_27_reg_4215[7]_i_9_n_0 ));
  FDRE \add_ln33_27_reg_4215_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[0]),
        .Q(add_ln33_27_reg_4215[0]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[10]),
        .Q(add_ln33_27_reg_4215[10]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[11]),
        .Q(add_ln33_27_reg_4215[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_27_reg_4215_reg[11]_i_1 
       (.CI(\add_ln33_27_reg_4215_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_27_reg_4215_reg[11]_i_1_n_0 ,\add_ln33_27_reg_4215_reg[11]_i_1_n_1 ,\add_ln33_27_reg_4215_reg[11]_i_1_n_2 ,\add_ln33_27_reg_4215_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_27_reg_4215[11]_i_2_n_0 ,\add_ln33_27_reg_4215[11]_i_3_n_0 ,\add_ln33_27_reg_4215[11]_i_4_n_0 ,\add_ln33_27_reg_4215[11]_i_5_n_0 }),
        .O(add_ln33_27_fu_3037_p2[11:8]),
        .S({\add_ln33_27_reg_4215[11]_i_6_n_0 ,\add_ln33_27_reg_4215[11]_i_7_n_0 ,\add_ln33_27_reg_4215[11]_i_8_n_0 ,\add_ln33_27_reg_4215[11]_i_9_n_0 }));
  FDRE \add_ln33_27_reg_4215_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[12]),
        .Q(add_ln33_27_reg_4215[12]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[13]),
        .Q(add_ln33_27_reg_4215[13]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[14]),
        .Q(add_ln33_27_reg_4215[14]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[15]),
        .Q(add_ln33_27_reg_4215[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_27_reg_4215_reg[15]_i_1 
       (.CI(\add_ln33_27_reg_4215_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_27_reg_4215_reg[15]_i_1_n_0 ,\add_ln33_27_reg_4215_reg[15]_i_1_n_1 ,\add_ln33_27_reg_4215_reg[15]_i_1_n_2 ,\add_ln33_27_reg_4215_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_27_reg_4215[15]_i_2_n_0 ,\add_ln33_27_reg_4215[15]_i_3_n_0 ,\add_ln33_27_reg_4215[15]_i_4_n_0 ,\add_ln33_27_reg_4215[15]_i_5_n_0 }),
        .O(add_ln33_27_fu_3037_p2[15:12]),
        .S({\add_ln33_27_reg_4215[15]_i_6_n_0 ,\add_ln33_27_reg_4215[15]_i_7_n_0 ,\add_ln33_27_reg_4215[15]_i_8_n_0 ,\add_ln33_27_reg_4215[15]_i_9_n_0 }));
  FDRE \add_ln33_27_reg_4215_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[16]),
        .Q(add_ln33_27_reg_4215[16]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[17]),
        .Q(add_ln33_27_reg_4215[17]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[18]),
        .Q(add_ln33_27_reg_4215[18]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[19]),
        .Q(add_ln33_27_reg_4215[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_27_reg_4215_reg[19]_i_1 
       (.CI(\add_ln33_27_reg_4215_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_27_reg_4215_reg[19]_i_1_n_0 ,\add_ln33_27_reg_4215_reg[19]_i_1_n_1 ,\add_ln33_27_reg_4215_reg[19]_i_1_n_2 ,\add_ln33_27_reg_4215_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_27_reg_4215[19]_i_2_n_0 ,\add_ln33_27_reg_4215[19]_i_3_n_0 ,\add_ln33_27_reg_4215[19]_i_4_n_0 ,\add_ln33_27_reg_4215[19]_i_5_n_0 }),
        .O(add_ln33_27_fu_3037_p2[19:16]),
        .S({\add_ln33_27_reg_4215[19]_i_6_n_0 ,\add_ln33_27_reg_4215[19]_i_7_n_0 ,\add_ln33_27_reg_4215[19]_i_8_n_0 ,\add_ln33_27_reg_4215[19]_i_9_n_0 }));
  FDRE \add_ln33_27_reg_4215_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[1]),
        .Q(add_ln33_27_reg_4215[1]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[20]),
        .Q(add_ln33_27_reg_4215[20]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[21]),
        .Q(add_ln33_27_reg_4215[21]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[22]),
        .Q(add_ln33_27_reg_4215[22]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[23]),
        .Q(add_ln33_27_reg_4215[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_27_reg_4215_reg[23]_i_1 
       (.CI(\add_ln33_27_reg_4215_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_27_reg_4215_reg[23]_i_1_n_0 ,\add_ln33_27_reg_4215_reg[23]_i_1_n_1 ,\add_ln33_27_reg_4215_reg[23]_i_1_n_2 ,\add_ln33_27_reg_4215_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_27_reg_4215[23]_i_2_n_0 ,\add_ln33_27_reg_4215[23]_i_3_n_0 ,\add_ln33_27_reg_4215[23]_i_4_n_0 ,\add_ln33_27_reg_4215[23]_i_5_n_0 }),
        .O(add_ln33_27_fu_3037_p2[23:20]),
        .S({\add_ln33_27_reg_4215[23]_i_6_n_0 ,\add_ln33_27_reg_4215[23]_i_7_n_0 ,\add_ln33_27_reg_4215[23]_i_8_n_0 ,\add_ln33_27_reg_4215[23]_i_9_n_0 }));
  FDRE \add_ln33_27_reg_4215_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[24]),
        .Q(add_ln33_27_reg_4215[24]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[25]),
        .Q(add_ln33_27_reg_4215[25]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[26]),
        .Q(add_ln33_27_reg_4215[26]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[27]),
        .Q(add_ln33_27_reg_4215[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_27_reg_4215_reg[27]_i_1 
       (.CI(\add_ln33_27_reg_4215_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_27_reg_4215_reg[27]_i_1_n_0 ,\add_ln33_27_reg_4215_reg[27]_i_1_n_1 ,\add_ln33_27_reg_4215_reg[27]_i_1_n_2 ,\add_ln33_27_reg_4215_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_27_reg_4215[27]_i_2_n_0 ,\add_ln33_27_reg_4215[27]_i_3_n_0 ,\add_ln33_27_reg_4215[27]_i_4_n_0 ,\add_ln33_27_reg_4215[27]_i_5_n_0 }),
        .O(add_ln33_27_fu_3037_p2[27:24]),
        .S({\add_ln33_27_reg_4215[27]_i_6_n_0 ,\add_ln33_27_reg_4215[27]_i_7_n_0 ,\add_ln33_27_reg_4215[27]_i_8_n_0 ,\add_ln33_27_reg_4215[27]_i_9_n_0 }));
  FDRE \add_ln33_27_reg_4215_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[28]),
        .Q(add_ln33_27_reg_4215[28]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[29]),
        .Q(add_ln33_27_reg_4215[29]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[2]),
        .Q(add_ln33_27_reg_4215[2]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[30]),
        .Q(add_ln33_27_reg_4215[30]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[31]),
        .Q(add_ln33_27_reg_4215[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_27_reg_4215_reg[31]_i_1 
       (.CI(\add_ln33_27_reg_4215_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_27_reg_4215_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln33_27_reg_4215_reg[31]_i_1_n_1 ,\add_ln33_27_reg_4215_reg[31]_i_1_n_2 ,\add_ln33_27_reg_4215_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln33_27_reg_4215[31]_i_2_n_0 ,\add_ln33_27_reg_4215[31]_i_3_n_0 ,\add_ln33_27_reg_4215[31]_i_4_n_0 }),
        .O(add_ln33_27_fu_3037_p2[31:28]),
        .S({\add_ln33_27_reg_4215[31]_i_5_n_0 ,\add_ln33_27_reg_4215[31]_i_6_n_0 ,\add_ln33_27_reg_4215[31]_i_7_n_0 ,\add_ln33_27_reg_4215[31]_i_8_n_0 }));
  FDRE \add_ln33_27_reg_4215_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[3]),
        .Q(add_ln33_27_reg_4215[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_27_reg_4215_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_27_reg_4215_reg[3]_i_1_n_0 ,\add_ln33_27_reg_4215_reg[3]_i_1_n_1 ,\add_ln33_27_reg_4215_reg[3]_i_1_n_2 ,\add_ln33_27_reg_4215_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_27_reg_4215[3]_i_2_n_0 ,\add_ln33_27_reg_4215[3]_i_3_n_0 ,\add_ln33_27_reg_4215[3]_i_4_n_0 ,1'b0}),
        .O(add_ln33_27_fu_3037_p2[3:0]),
        .S({\add_ln33_27_reg_4215[3]_i_5_n_0 ,\add_ln33_27_reg_4215[3]_i_6_n_0 ,\add_ln33_27_reg_4215[3]_i_7_n_0 ,\add_ln33_27_reg_4215[3]_i_8_n_0 }));
  FDRE \add_ln33_27_reg_4215_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[4]),
        .Q(add_ln33_27_reg_4215[4]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[5]),
        .Q(add_ln33_27_reg_4215[5]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[6]),
        .Q(add_ln33_27_reg_4215[6]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[7]),
        .Q(add_ln33_27_reg_4215[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_27_reg_4215_reg[7]_i_1 
       (.CI(\add_ln33_27_reg_4215_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_27_reg_4215_reg[7]_i_1_n_0 ,\add_ln33_27_reg_4215_reg[7]_i_1_n_1 ,\add_ln33_27_reg_4215_reg[7]_i_1_n_2 ,\add_ln33_27_reg_4215_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_27_reg_4215[7]_i_2_n_0 ,\add_ln33_27_reg_4215[7]_i_3_n_0 ,\add_ln33_27_reg_4215[7]_i_4_n_0 ,\add_ln33_27_reg_4215[7]_i_5_n_0 }),
        .O(add_ln33_27_fu_3037_p2[7:4]),
        .S({\add_ln33_27_reg_4215[7]_i_6_n_0 ,\add_ln33_27_reg_4215[7]_i_7_n_0 ,\add_ln33_27_reg_4215[7]_i_8_n_0 ,\add_ln33_27_reg_4215[7]_i_9_n_0 }));
  FDRE \add_ln33_27_reg_4215_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[8]),
        .Q(add_ln33_27_reg_4215[8]),
        .R(1'b0));
  FDRE \add_ln33_27_reg_4215_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_27_fu_3037_p2[9]),
        .Q(add_ln33_27_reg_4215[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair160" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[11]_i_2 
       (.I0(add_ln33_22_reg_4205[10]),
        .I1(add_ln33_23_reg_4210[10]),
        .I2(add_ln33_27_reg_4215[10]),
        .O(\add_ln33_28_reg_4230[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair159" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[11]_i_3 
       (.I0(add_ln33_22_reg_4205[9]),
        .I1(add_ln33_23_reg_4210[9]),
        .I2(add_ln33_27_reg_4215[9]),
        .O(\add_ln33_28_reg_4230[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair158" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[11]_i_4 
       (.I0(add_ln33_22_reg_4205[8]),
        .I1(add_ln33_23_reg_4210[8]),
        .I2(add_ln33_27_reg_4215[8]),
        .O(\add_ln33_28_reg_4230[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair157" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[11]_i_5 
       (.I0(add_ln33_22_reg_4205[7]),
        .I1(add_ln33_23_reg_4210[7]),
        .I2(add_ln33_27_reg_4215[7]),
        .O(\add_ln33_28_reg_4230[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair161" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[11]_i_6 
       (.I0(add_ln33_22_reg_4205[11]),
        .I1(add_ln33_23_reg_4210[11]),
        .I2(add_ln33_27_reg_4215[11]),
        .I3(\add_ln33_28_reg_4230[11]_i_2_n_0 ),
        .O(\add_ln33_28_reg_4230[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair160" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[11]_i_7 
       (.I0(add_ln33_22_reg_4205[10]),
        .I1(add_ln33_23_reg_4210[10]),
        .I2(add_ln33_27_reg_4215[10]),
        .I3(\add_ln33_28_reg_4230[11]_i_3_n_0 ),
        .O(\add_ln33_28_reg_4230[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair159" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[11]_i_8 
       (.I0(add_ln33_22_reg_4205[9]),
        .I1(add_ln33_23_reg_4210[9]),
        .I2(add_ln33_27_reg_4215[9]),
        .I3(\add_ln33_28_reg_4230[11]_i_4_n_0 ),
        .O(\add_ln33_28_reg_4230[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair158" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[11]_i_9 
       (.I0(add_ln33_22_reg_4205[8]),
        .I1(add_ln33_23_reg_4210[8]),
        .I2(add_ln33_27_reg_4215[8]),
        .I3(\add_ln33_28_reg_4230[11]_i_5_n_0 ),
        .O(\add_ln33_28_reg_4230[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair164" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[15]_i_2 
       (.I0(add_ln33_22_reg_4205[14]),
        .I1(add_ln33_23_reg_4210[14]),
        .I2(add_ln33_27_reg_4215[14]),
        .O(\add_ln33_28_reg_4230[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair163" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[15]_i_3 
       (.I0(add_ln33_22_reg_4205[13]),
        .I1(add_ln33_23_reg_4210[13]),
        .I2(add_ln33_27_reg_4215[13]),
        .O(\add_ln33_28_reg_4230[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair162" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[15]_i_4 
       (.I0(add_ln33_22_reg_4205[12]),
        .I1(add_ln33_23_reg_4210[12]),
        .I2(add_ln33_27_reg_4215[12]),
        .O(\add_ln33_28_reg_4230[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair161" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[15]_i_5 
       (.I0(add_ln33_22_reg_4205[11]),
        .I1(add_ln33_23_reg_4210[11]),
        .I2(add_ln33_27_reg_4215[11]),
        .O(\add_ln33_28_reg_4230[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair165" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[15]_i_6 
       (.I0(add_ln33_22_reg_4205[15]),
        .I1(add_ln33_23_reg_4210[15]),
        .I2(add_ln33_27_reg_4215[15]),
        .I3(\add_ln33_28_reg_4230[15]_i_2_n_0 ),
        .O(\add_ln33_28_reg_4230[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair164" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[15]_i_7 
       (.I0(add_ln33_22_reg_4205[14]),
        .I1(add_ln33_23_reg_4210[14]),
        .I2(add_ln33_27_reg_4215[14]),
        .I3(\add_ln33_28_reg_4230[15]_i_3_n_0 ),
        .O(\add_ln33_28_reg_4230[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair163" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[15]_i_8 
       (.I0(add_ln33_22_reg_4205[13]),
        .I1(add_ln33_23_reg_4210[13]),
        .I2(add_ln33_27_reg_4215[13]),
        .I3(\add_ln33_28_reg_4230[15]_i_4_n_0 ),
        .O(\add_ln33_28_reg_4230[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair162" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[15]_i_9 
       (.I0(add_ln33_22_reg_4205[12]),
        .I1(add_ln33_23_reg_4210[12]),
        .I2(add_ln33_27_reg_4215[12]),
        .I3(\add_ln33_28_reg_4230[15]_i_5_n_0 ),
        .O(\add_ln33_28_reg_4230[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair168" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[19]_i_2 
       (.I0(add_ln33_22_reg_4205[18]),
        .I1(add_ln33_23_reg_4210[18]),
        .I2(add_ln33_27_reg_4215[18]),
        .O(\add_ln33_28_reg_4230[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair167" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[19]_i_3 
       (.I0(add_ln33_22_reg_4205[17]),
        .I1(add_ln33_23_reg_4210[17]),
        .I2(add_ln33_27_reg_4215[17]),
        .O(\add_ln33_28_reg_4230[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair166" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[19]_i_4 
       (.I0(add_ln33_22_reg_4205[16]),
        .I1(add_ln33_23_reg_4210[16]),
        .I2(add_ln33_27_reg_4215[16]),
        .O(\add_ln33_28_reg_4230[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair165" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[19]_i_5 
       (.I0(add_ln33_22_reg_4205[15]),
        .I1(add_ln33_23_reg_4210[15]),
        .I2(add_ln33_27_reg_4215[15]),
        .O(\add_ln33_28_reg_4230[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair169" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[19]_i_6 
       (.I0(add_ln33_22_reg_4205[19]),
        .I1(add_ln33_23_reg_4210[19]),
        .I2(add_ln33_27_reg_4215[19]),
        .I3(\add_ln33_28_reg_4230[19]_i_2_n_0 ),
        .O(\add_ln33_28_reg_4230[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair168" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[19]_i_7 
       (.I0(add_ln33_22_reg_4205[18]),
        .I1(add_ln33_23_reg_4210[18]),
        .I2(add_ln33_27_reg_4215[18]),
        .I3(\add_ln33_28_reg_4230[19]_i_3_n_0 ),
        .O(\add_ln33_28_reg_4230[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair167" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[19]_i_8 
       (.I0(add_ln33_22_reg_4205[17]),
        .I1(add_ln33_23_reg_4210[17]),
        .I2(add_ln33_27_reg_4215[17]),
        .I3(\add_ln33_28_reg_4230[19]_i_4_n_0 ),
        .O(\add_ln33_28_reg_4230[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair166" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[19]_i_9 
       (.I0(add_ln33_22_reg_4205[16]),
        .I1(add_ln33_23_reg_4210[16]),
        .I2(add_ln33_27_reg_4215[16]),
        .I3(\add_ln33_28_reg_4230[19]_i_5_n_0 ),
        .O(\add_ln33_28_reg_4230[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair172" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[23]_i_2 
       (.I0(add_ln33_22_reg_4205[22]),
        .I1(add_ln33_23_reg_4210[22]),
        .I2(add_ln33_27_reg_4215[22]),
        .O(\add_ln33_28_reg_4230[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair171" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[23]_i_3 
       (.I0(add_ln33_22_reg_4205[21]),
        .I1(add_ln33_23_reg_4210[21]),
        .I2(add_ln33_27_reg_4215[21]),
        .O(\add_ln33_28_reg_4230[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair170" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[23]_i_4 
       (.I0(add_ln33_22_reg_4205[20]),
        .I1(add_ln33_23_reg_4210[20]),
        .I2(add_ln33_27_reg_4215[20]),
        .O(\add_ln33_28_reg_4230[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair169" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[23]_i_5 
       (.I0(add_ln33_22_reg_4205[19]),
        .I1(add_ln33_23_reg_4210[19]),
        .I2(add_ln33_27_reg_4215[19]),
        .O(\add_ln33_28_reg_4230[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair173" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[23]_i_6 
       (.I0(add_ln33_22_reg_4205[23]),
        .I1(add_ln33_23_reg_4210[23]),
        .I2(add_ln33_27_reg_4215[23]),
        .I3(\add_ln33_28_reg_4230[23]_i_2_n_0 ),
        .O(\add_ln33_28_reg_4230[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair172" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[23]_i_7 
       (.I0(add_ln33_22_reg_4205[22]),
        .I1(add_ln33_23_reg_4210[22]),
        .I2(add_ln33_27_reg_4215[22]),
        .I3(\add_ln33_28_reg_4230[23]_i_3_n_0 ),
        .O(\add_ln33_28_reg_4230[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair171" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[23]_i_8 
       (.I0(add_ln33_22_reg_4205[21]),
        .I1(add_ln33_23_reg_4210[21]),
        .I2(add_ln33_27_reg_4215[21]),
        .I3(\add_ln33_28_reg_4230[23]_i_4_n_0 ),
        .O(\add_ln33_28_reg_4230[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair170" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[23]_i_9 
       (.I0(add_ln33_22_reg_4205[20]),
        .I1(add_ln33_23_reg_4210[20]),
        .I2(add_ln33_27_reg_4215[20]),
        .I3(\add_ln33_28_reg_4230[23]_i_5_n_0 ),
        .O(\add_ln33_28_reg_4230[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair176" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[27]_i_2 
       (.I0(add_ln33_22_reg_4205[26]),
        .I1(add_ln33_23_reg_4210[26]),
        .I2(add_ln33_27_reg_4215[26]),
        .O(\add_ln33_28_reg_4230[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair175" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[27]_i_3 
       (.I0(add_ln33_22_reg_4205[25]),
        .I1(add_ln33_23_reg_4210[25]),
        .I2(add_ln33_27_reg_4215[25]),
        .O(\add_ln33_28_reg_4230[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair174" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[27]_i_4 
       (.I0(add_ln33_22_reg_4205[24]),
        .I1(add_ln33_23_reg_4210[24]),
        .I2(add_ln33_27_reg_4215[24]),
        .O(\add_ln33_28_reg_4230[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair173" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[27]_i_5 
       (.I0(add_ln33_22_reg_4205[23]),
        .I1(add_ln33_23_reg_4210[23]),
        .I2(add_ln33_27_reg_4215[23]),
        .O(\add_ln33_28_reg_4230[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair177" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[27]_i_6 
       (.I0(add_ln33_22_reg_4205[27]),
        .I1(add_ln33_23_reg_4210[27]),
        .I2(add_ln33_27_reg_4215[27]),
        .I3(\add_ln33_28_reg_4230[27]_i_2_n_0 ),
        .O(\add_ln33_28_reg_4230[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair176" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[27]_i_7 
       (.I0(add_ln33_22_reg_4205[26]),
        .I1(add_ln33_23_reg_4210[26]),
        .I2(add_ln33_27_reg_4215[26]),
        .I3(\add_ln33_28_reg_4230[27]_i_3_n_0 ),
        .O(\add_ln33_28_reg_4230[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair175" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[27]_i_8 
       (.I0(add_ln33_22_reg_4205[25]),
        .I1(add_ln33_23_reg_4210[25]),
        .I2(add_ln33_27_reg_4215[25]),
        .I3(\add_ln33_28_reg_4230[27]_i_4_n_0 ),
        .O(\add_ln33_28_reg_4230[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair174" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[27]_i_9 
       (.I0(add_ln33_22_reg_4205[24]),
        .I1(add_ln33_23_reg_4210[24]),
        .I2(add_ln33_27_reg_4215[24]),
        .I3(\add_ln33_28_reg_4230[27]_i_5_n_0 ),
        .O(\add_ln33_28_reg_4230[27]_i_9_n_0 ));
  (* HLUTNM = "lutpair179" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[31]_i_2 
       (.I0(add_ln33_22_reg_4205[29]),
        .I1(add_ln33_23_reg_4210[29]),
        .I2(add_ln33_27_reg_4215[29]),
        .O(\add_ln33_28_reg_4230[31]_i_2_n_0 ));
  (* HLUTNM = "lutpair178" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[31]_i_3 
       (.I0(add_ln33_22_reg_4205[28]),
        .I1(add_ln33_23_reg_4210[28]),
        .I2(add_ln33_27_reg_4215[28]),
        .O(\add_ln33_28_reg_4230[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair177" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[31]_i_4 
       (.I0(add_ln33_22_reg_4205[27]),
        .I1(add_ln33_23_reg_4210[27]),
        .I2(add_ln33_27_reg_4215[27]),
        .O(\add_ln33_28_reg_4230[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln33_28_reg_4230[31]_i_5 
       (.I0(add_ln33_27_reg_4215[30]),
        .I1(add_ln33_23_reg_4210[30]),
        .I2(add_ln33_22_reg_4205[30]),
        .I3(add_ln33_23_reg_4210[31]),
        .I4(add_ln33_22_reg_4205[31]),
        .I5(add_ln33_27_reg_4215[31]),
        .O(\add_ln33_28_reg_4230[31]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[31]_i_6 
       (.I0(\add_ln33_28_reg_4230[31]_i_2_n_0 ),
        .I1(add_ln33_23_reg_4210[30]),
        .I2(add_ln33_22_reg_4205[30]),
        .I3(add_ln33_27_reg_4215[30]),
        .O(\add_ln33_28_reg_4230[31]_i_6_n_0 ));
  (* HLUTNM = "lutpair179" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[31]_i_7 
       (.I0(add_ln33_22_reg_4205[29]),
        .I1(add_ln33_23_reg_4210[29]),
        .I2(add_ln33_27_reg_4215[29]),
        .I3(\add_ln33_28_reg_4230[31]_i_3_n_0 ),
        .O(\add_ln33_28_reg_4230[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair178" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[31]_i_8 
       (.I0(add_ln33_22_reg_4205[28]),
        .I1(add_ln33_23_reg_4210[28]),
        .I2(add_ln33_27_reg_4215[28]),
        .I3(\add_ln33_28_reg_4230[31]_i_4_n_0 ),
        .O(\add_ln33_28_reg_4230[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair152" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[3]_i_2 
       (.I0(add_ln33_22_reg_4205[2]),
        .I1(add_ln33_23_reg_4210[2]),
        .I2(add_ln33_27_reg_4215[2]),
        .O(\add_ln33_28_reg_4230[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[3]_i_3 
       (.I0(add_ln33_22_reg_4205[1]),
        .I1(add_ln33_23_reg_4210[1]),
        .I2(add_ln33_27_reg_4215[1]),
        .O(\add_ln33_28_reg_4230[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[3]_i_4 
       (.I0(add_ln33_22_reg_4205[0]),
        .I1(add_ln33_23_reg_4210[0]),
        .I2(add_ln33_27_reg_4215[0]),
        .O(\add_ln33_28_reg_4230[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[3]_i_5 
       (.I0(add_ln33_22_reg_4205[3]),
        .I1(add_ln33_23_reg_4210[3]),
        .I2(add_ln33_27_reg_4215[3]),
        .I3(\add_ln33_28_reg_4230[3]_i_2_n_0 ),
        .O(\add_ln33_28_reg_4230[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair152" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[3]_i_6 
       (.I0(add_ln33_22_reg_4205[2]),
        .I1(add_ln33_23_reg_4210[2]),
        .I2(add_ln33_27_reg_4215[2]),
        .I3(\add_ln33_28_reg_4230[3]_i_3_n_0 ),
        .O(\add_ln33_28_reg_4230[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair151" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[3]_i_7 
       (.I0(add_ln33_22_reg_4205[1]),
        .I1(add_ln33_23_reg_4210[1]),
        .I2(add_ln33_27_reg_4215[1]),
        .I3(\add_ln33_28_reg_4230[3]_i_4_n_0 ),
        .O(\add_ln33_28_reg_4230[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair150" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_28_reg_4230[3]_i_8 
       (.I0(add_ln33_22_reg_4205[0]),
        .I1(add_ln33_23_reg_4210[0]),
        .I2(add_ln33_27_reg_4215[0]),
        .O(\add_ln33_28_reg_4230[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair156" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[7]_i_2 
       (.I0(add_ln33_22_reg_4205[6]),
        .I1(add_ln33_23_reg_4210[6]),
        .I2(add_ln33_27_reg_4215[6]),
        .O(\add_ln33_28_reg_4230[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair155" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[7]_i_3 
       (.I0(add_ln33_22_reg_4205[5]),
        .I1(add_ln33_23_reg_4210[5]),
        .I2(add_ln33_27_reg_4215[5]),
        .O(\add_ln33_28_reg_4230[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair154" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[7]_i_4 
       (.I0(add_ln33_22_reg_4205[4]),
        .I1(add_ln33_23_reg_4210[4]),
        .I2(add_ln33_27_reg_4215[4]),
        .O(\add_ln33_28_reg_4230[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair153" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_28_reg_4230[7]_i_5 
       (.I0(add_ln33_22_reg_4205[3]),
        .I1(add_ln33_23_reg_4210[3]),
        .I2(add_ln33_27_reg_4215[3]),
        .O(\add_ln33_28_reg_4230[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair157" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[7]_i_6 
       (.I0(add_ln33_22_reg_4205[7]),
        .I1(add_ln33_23_reg_4210[7]),
        .I2(add_ln33_27_reg_4215[7]),
        .I3(\add_ln33_28_reg_4230[7]_i_2_n_0 ),
        .O(\add_ln33_28_reg_4230[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair156" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[7]_i_7 
       (.I0(add_ln33_22_reg_4205[6]),
        .I1(add_ln33_23_reg_4210[6]),
        .I2(add_ln33_27_reg_4215[6]),
        .I3(\add_ln33_28_reg_4230[7]_i_3_n_0 ),
        .O(\add_ln33_28_reg_4230[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair155" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[7]_i_8 
       (.I0(add_ln33_22_reg_4205[5]),
        .I1(add_ln33_23_reg_4210[5]),
        .I2(add_ln33_27_reg_4215[5]),
        .I3(\add_ln33_28_reg_4230[7]_i_4_n_0 ),
        .O(\add_ln33_28_reg_4230[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair154" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_28_reg_4230[7]_i_9 
       (.I0(add_ln33_22_reg_4205[4]),
        .I1(add_ln33_23_reg_4210[4]),
        .I2(add_ln33_27_reg_4215[4]),
        .I3(\add_ln33_28_reg_4230[7]_i_5_n_0 ),
        .O(\add_ln33_28_reg_4230[7]_i_9_n_0 ));
  FDRE \add_ln33_28_reg_4230_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[0]),
        .Q(add_ln33_28_reg_4230[0]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[10]),
        .Q(add_ln33_28_reg_4230[10]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[11]),
        .Q(add_ln33_28_reg_4230[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_28_reg_4230_reg[11]_i_1 
       (.CI(\add_ln33_28_reg_4230_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_28_reg_4230_reg[11]_i_1_n_0 ,\add_ln33_28_reg_4230_reg[11]_i_1_n_1 ,\add_ln33_28_reg_4230_reg[11]_i_1_n_2 ,\add_ln33_28_reg_4230_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_28_reg_4230[11]_i_2_n_0 ,\add_ln33_28_reg_4230[11]_i_3_n_0 ,\add_ln33_28_reg_4230[11]_i_4_n_0 ,\add_ln33_28_reg_4230[11]_i_5_n_0 }),
        .O(add_ln33_28_fu_3084_p2[11:8]),
        .S({\add_ln33_28_reg_4230[11]_i_6_n_0 ,\add_ln33_28_reg_4230[11]_i_7_n_0 ,\add_ln33_28_reg_4230[11]_i_8_n_0 ,\add_ln33_28_reg_4230[11]_i_9_n_0 }));
  FDRE \add_ln33_28_reg_4230_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[12]),
        .Q(add_ln33_28_reg_4230[12]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[13]),
        .Q(add_ln33_28_reg_4230[13]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[14]),
        .Q(add_ln33_28_reg_4230[14]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[15]),
        .Q(add_ln33_28_reg_4230[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_28_reg_4230_reg[15]_i_1 
       (.CI(\add_ln33_28_reg_4230_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_28_reg_4230_reg[15]_i_1_n_0 ,\add_ln33_28_reg_4230_reg[15]_i_1_n_1 ,\add_ln33_28_reg_4230_reg[15]_i_1_n_2 ,\add_ln33_28_reg_4230_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_28_reg_4230[15]_i_2_n_0 ,\add_ln33_28_reg_4230[15]_i_3_n_0 ,\add_ln33_28_reg_4230[15]_i_4_n_0 ,\add_ln33_28_reg_4230[15]_i_5_n_0 }),
        .O(add_ln33_28_fu_3084_p2[15:12]),
        .S({\add_ln33_28_reg_4230[15]_i_6_n_0 ,\add_ln33_28_reg_4230[15]_i_7_n_0 ,\add_ln33_28_reg_4230[15]_i_8_n_0 ,\add_ln33_28_reg_4230[15]_i_9_n_0 }));
  FDRE \add_ln33_28_reg_4230_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[16]),
        .Q(add_ln33_28_reg_4230[16]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[17]),
        .Q(add_ln33_28_reg_4230[17]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[18]),
        .Q(add_ln33_28_reg_4230[18]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[19]),
        .Q(add_ln33_28_reg_4230[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_28_reg_4230_reg[19]_i_1 
       (.CI(\add_ln33_28_reg_4230_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_28_reg_4230_reg[19]_i_1_n_0 ,\add_ln33_28_reg_4230_reg[19]_i_1_n_1 ,\add_ln33_28_reg_4230_reg[19]_i_1_n_2 ,\add_ln33_28_reg_4230_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_28_reg_4230[19]_i_2_n_0 ,\add_ln33_28_reg_4230[19]_i_3_n_0 ,\add_ln33_28_reg_4230[19]_i_4_n_0 ,\add_ln33_28_reg_4230[19]_i_5_n_0 }),
        .O(add_ln33_28_fu_3084_p2[19:16]),
        .S({\add_ln33_28_reg_4230[19]_i_6_n_0 ,\add_ln33_28_reg_4230[19]_i_7_n_0 ,\add_ln33_28_reg_4230[19]_i_8_n_0 ,\add_ln33_28_reg_4230[19]_i_9_n_0 }));
  FDRE \add_ln33_28_reg_4230_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[1]),
        .Q(add_ln33_28_reg_4230[1]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[20]),
        .Q(add_ln33_28_reg_4230[20]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[21]),
        .Q(add_ln33_28_reg_4230[21]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[22]),
        .Q(add_ln33_28_reg_4230[22]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[23]),
        .Q(add_ln33_28_reg_4230[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_28_reg_4230_reg[23]_i_1 
       (.CI(\add_ln33_28_reg_4230_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_28_reg_4230_reg[23]_i_1_n_0 ,\add_ln33_28_reg_4230_reg[23]_i_1_n_1 ,\add_ln33_28_reg_4230_reg[23]_i_1_n_2 ,\add_ln33_28_reg_4230_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_28_reg_4230[23]_i_2_n_0 ,\add_ln33_28_reg_4230[23]_i_3_n_0 ,\add_ln33_28_reg_4230[23]_i_4_n_0 ,\add_ln33_28_reg_4230[23]_i_5_n_0 }),
        .O(add_ln33_28_fu_3084_p2[23:20]),
        .S({\add_ln33_28_reg_4230[23]_i_6_n_0 ,\add_ln33_28_reg_4230[23]_i_7_n_0 ,\add_ln33_28_reg_4230[23]_i_8_n_0 ,\add_ln33_28_reg_4230[23]_i_9_n_0 }));
  FDRE \add_ln33_28_reg_4230_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[24]),
        .Q(add_ln33_28_reg_4230[24]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[25]),
        .Q(add_ln33_28_reg_4230[25]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[26]),
        .Q(add_ln33_28_reg_4230[26]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[27]),
        .Q(add_ln33_28_reg_4230[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_28_reg_4230_reg[27]_i_1 
       (.CI(\add_ln33_28_reg_4230_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_28_reg_4230_reg[27]_i_1_n_0 ,\add_ln33_28_reg_4230_reg[27]_i_1_n_1 ,\add_ln33_28_reg_4230_reg[27]_i_1_n_2 ,\add_ln33_28_reg_4230_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_28_reg_4230[27]_i_2_n_0 ,\add_ln33_28_reg_4230[27]_i_3_n_0 ,\add_ln33_28_reg_4230[27]_i_4_n_0 ,\add_ln33_28_reg_4230[27]_i_5_n_0 }),
        .O(add_ln33_28_fu_3084_p2[27:24]),
        .S({\add_ln33_28_reg_4230[27]_i_6_n_0 ,\add_ln33_28_reg_4230[27]_i_7_n_0 ,\add_ln33_28_reg_4230[27]_i_8_n_0 ,\add_ln33_28_reg_4230[27]_i_9_n_0 }));
  FDRE \add_ln33_28_reg_4230_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[28]),
        .Q(add_ln33_28_reg_4230[28]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[29]),
        .Q(add_ln33_28_reg_4230[29]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[2]),
        .Q(add_ln33_28_reg_4230[2]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[30]),
        .Q(add_ln33_28_reg_4230[30]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[31]),
        .Q(add_ln33_28_reg_4230[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_28_reg_4230_reg[31]_i_1 
       (.CI(\add_ln33_28_reg_4230_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_28_reg_4230_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln33_28_reg_4230_reg[31]_i_1_n_1 ,\add_ln33_28_reg_4230_reg[31]_i_1_n_2 ,\add_ln33_28_reg_4230_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln33_28_reg_4230[31]_i_2_n_0 ,\add_ln33_28_reg_4230[31]_i_3_n_0 ,\add_ln33_28_reg_4230[31]_i_4_n_0 }),
        .O(add_ln33_28_fu_3084_p2[31:28]),
        .S({\add_ln33_28_reg_4230[31]_i_5_n_0 ,\add_ln33_28_reg_4230[31]_i_6_n_0 ,\add_ln33_28_reg_4230[31]_i_7_n_0 ,\add_ln33_28_reg_4230[31]_i_8_n_0 }));
  FDRE \add_ln33_28_reg_4230_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[3]),
        .Q(add_ln33_28_reg_4230[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_28_reg_4230_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_28_reg_4230_reg[3]_i_1_n_0 ,\add_ln33_28_reg_4230_reg[3]_i_1_n_1 ,\add_ln33_28_reg_4230_reg[3]_i_1_n_2 ,\add_ln33_28_reg_4230_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_28_reg_4230[3]_i_2_n_0 ,\add_ln33_28_reg_4230[3]_i_3_n_0 ,\add_ln33_28_reg_4230[3]_i_4_n_0 ,1'b0}),
        .O(add_ln33_28_fu_3084_p2[3:0]),
        .S({\add_ln33_28_reg_4230[3]_i_5_n_0 ,\add_ln33_28_reg_4230[3]_i_6_n_0 ,\add_ln33_28_reg_4230[3]_i_7_n_0 ,\add_ln33_28_reg_4230[3]_i_8_n_0 }));
  FDRE \add_ln33_28_reg_4230_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[4]),
        .Q(add_ln33_28_reg_4230[4]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[5]),
        .Q(add_ln33_28_reg_4230[5]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[6]),
        .Q(add_ln33_28_reg_4230[6]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[7]),
        .Q(add_ln33_28_reg_4230[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_28_reg_4230_reg[7]_i_1 
       (.CI(\add_ln33_28_reg_4230_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_28_reg_4230_reg[7]_i_1_n_0 ,\add_ln33_28_reg_4230_reg[7]_i_1_n_1 ,\add_ln33_28_reg_4230_reg[7]_i_1_n_2 ,\add_ln33_28_reg_4230_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_28_reg_4230[7]_i_2_n_0 ,\add_ln33_28_reg_4230[7]_i_3_n_0 ,\add_ln33_28_reg_4230[7]_i_4_n_0 ,\add_ln33_28_reg_4230[7]_i_5_n_0 }),
        .O(add_ln33_28_fu_3084_p2[7:4]),
        .S({\add_ln33_28_reg_4230[7]_i_6_n_0 ,\add_ln33_28_reg_4230[7]_i_7_n_0 ,\add_ln33_28_reg_4230[7]_i_8_n_0 ,\add_ln33_28_reg_4230[7]_i_9_n_0 }));
  FDRE \add_ln33_28_reg_4230_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[8]),
        .Q(add_ln33_28_reg_4230[8]),
        .R(1'b0));
  FDRE \add_ln33_28_reg_4230_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_28_fu_3084_p2[9]),
        .Q(add_ln33_28_reg_4230[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair190" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[11]_i_2 
       (.I0(add_ln33_17_reg_4195[10]),
        .I1(add_ln33_20_reg_4200[10]),
        .I2(add_ln33_28_reg_4230[10]),
        .O(\add_ln33_29_reg_4235[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair189" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[11]_i_3 
       (.I0(add_ln33_17_reg_4195[9]),
        .I1(add_ln33_20_reg_4200[9]),
        .I2(add_ln33_28_reg_4230[9]),
        .O(\add_ln33_29_reg_4235[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair188" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[11]_i_4 
       (.I0(add_ln33_17_reg_4195[8]),
        .I1(add_ln33_20_reg_4200[8]),
        .I2(add_ln33_28_reg_4230[8]),
        .O(\add_ln33_29_reg_4235[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair187" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[11]_i_5 
       (.I0(add_ln33_17_reg_4195[7]),
        .I1(add_ln33_20_reg_4200[7]),
        .I2(add_ln33_28_reg_4230[7]),
        .O(\add_ln33_29_reg_4235[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair191" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[11]_i_6 
       (.I0(add_ln33_17_reg_4195[11]),
        .I1(add_ln33_20_reg_4200[11]),
        .I2(add_ln33_28_reg_4230[11]),
        .I3(\add_ln33_29_reg_4235[11]_i_2_n_0 ),
        .O(\add_ln33_29_reg_4235[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair190" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[11]_i_7 
       (.I0(add_ln33_17_reg_4195[10]),
        .I1(add_ln33_20_reg_4200[10]),
        .I2(add_ln33_28_reg_4230[10]),
        .I3(\add_ln33_29_reg_4235[11]_i_3_n_0 ),
        .O(\add_ln33_29_reg_4235[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair189" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[11]_i_8 
       (.I0(add_ln33_17_reg_4195[9]),
        .I1(add_ln33_20_reg_4200[9]),
        .I2(add_ln33_28_reg_4230[9]),
        .I3(\add_ln33_29_reg_4235[11]_i_4_n_0 ),
        .O(\add_ln33_29_reg_4235[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair188" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[11]_i_9 
       (.I0(add_ln33_17_reg_4195[8]),
        .I1(add_ln33_20_reg_4200[8]),
        .I2(add_ln33_28_reg_4230[8]),
        .I3(\add_ln33_29_reg_4235[11]_i_5_n_0 ),
        .O(\add_ln33_29_reg_4235[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair194" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[15]_i_2 
       (.I0(add_ln33_17_reg_4195[14]),
        .I1(add_ln33_20_reg_4200[14]),
        .I2(add_ln33_28_reg_4230[14]),
        .O(\add_ln33_29_reg_4235[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair193" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[15]_i_3 
       (.I0(add_ln33_17_reg_4195[13]),
        .I1(add_ln33_20_reg_4200[13]),
        .I2(add_ln33_28_reg_4230[13]),
        .O(\add_ln33_29_reg_4235[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair192" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[15]_i_4 
       (.I0(add_ln33_17_reg_4195[12]),
        .I1(add_ln33_20_reg_4200[12]),
        .I2(add_ln33_28_reg_4230[12]),
        .O(\add_ln33_29_reg_4235[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair191" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[15]_i_5 
       (.I0(add_ln33_17_reg_4195[11]),
        .I1(add_ln33_20_reg_4200[11]),
        .I2(add_ln33_28_reg_4230[11]),
        .O(\add_ln33_29_reg_4235[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair195" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[15]_i_6 
       (.I0(add_ln33_17_reg_4195[15]),
        .I1(add_ln33_20_reg_4200[15]),
        .I2(add_ln33_28_reg_4230[15]),
        .I3(\add_ln33_29_reg_4235[15]_i_2_n_0 ),
        .O(\add_ln33_29_reg_4235[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair194" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[15]_i_7 
       (.I0(add_ln33_17_reg_4195[14]),
        .I1(add_ln33_20_reg_4200[14]),
        .I2(add_ln33_28_reg_4230[14]),
        .I3(\add_ln33_29_reg_4235[15]_i_3_n_0 ),
        .O(\add_ln33_29_reg_4235[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair193" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[15]_i_8 
       (.I0(add_ln33_17_reg_4195[13]),
        .I1(add_ln33_20_reg_4200[13]),
        .I2(add_ln33_28_reg_4230[13]),
        .I3(\add_ln33_29_reg_4235[15]_i_4_n_0 ),
        .O(\add_ln33_29_reg_4235[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair192" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[15]_i_9 
       (.I0(add_ln33_17_reg_4195[12]),
        .I1(add_ln33_20_reg_4200[12]),
        .I2(add_ln33_28_reg_4230[12]),
        .I3(\add_ln33_29_reg_4235[15]_i_5_n_0 ),
        .O(\add_ln33_29_reg_4235[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair198" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[19]_i_2 
       (.I0(add_ln33_17_reg_4195[18]),
        .I1(add_ln33_20_reg_4200[18]),
        .I2(add_ln33_28_reg_4230[18]),
        .O(\add_ln33_29_reg_4235[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair197" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[19]_i_3 
       (.I0(add_ln33_17_reg_4195[17]),
        .I1(add_ln33_20_reg_4200[17]),
        .I2(add_ln33_28_reg_4230[17]),
        .O(\add_ln33_29_reg_4235[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair196" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[19]_i_4 
       (.I0(add_ln33_17_reg_4195[16]),
        .I1(add_ln33_20_reg_4200[16]),
        .I2(add_ln33_28_reg_4230[16]),
        .O(\add_ln33_29_reg_4235[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair195" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[19]_i_5 
       (.I0(add_ln33_17_reg_4195[15]),
        .I1(add_ln33_20_reg_4200[15]),
        .I2(add_ln33_28_reg_4230[15]),
        .O(\add_ln33_29_reg_4235[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair199" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[19]_i_6 
       (.I0(add_ln33_17_reg_4195[19]),
        .I1(add_ln33_20_reg_4200[19]),
        .I2(add_ln33_28_reg_4230[19]),
        .I3(\add_ln33_29_reg_4235[19]_i_2_n_0 ),
        .O(\add_ln33_29_reg_4235[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair198" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[19]_i_7 
       (.I0(add_ln33_17_reg_4195[18]),
        .I1(add_ln33_20_reg_4200[18]),
        .I2(add_ln33_28_reg_4230[18]),
        .I3(\add_ln33_29_reg_4235[19]_i_3_n_0 ),
        .O(\add_ln33_29_reg_4235[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair197" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[19]_i_8 
       (.I0(add_ln33_17_reg_4195[17]),
        .I1(add_ln33_20_reg_4200[17]),
        .I2(add_ln33_28_reg_4230[17]),
        .I3(\add_ln33_29_reg_4235[19]_i_4_n_0 ),
        .O(\add_ln33_29_reg_4235[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair196" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[19]_i_9 
       (.I0(add_ln33_17_reg_4195[16]),
        .I1(add_ln33_20_reg_4200[16]),
        .I2(add_ln33_28_reg_4230[16]),
        .I3(\add_ln33_29_reg_4235[19]_i_5_n_0 ),
        .O(\add_ln33_29_reg_4235[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair202" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[23]_i_2 
       (.I0(add_ln33_17_reg_4195[22]),
        .I1(add_ln33_20_reg_4200[22]),
        .I2(add_ln33_28_reg_4230[22]),
        .O(\add_ln33_29_reg_4235[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair201" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[23]_i_3 
       (.I0(add_ln33_17_reg_4195[21]),
        .I1(add_ln33_20_reg_4200[21]),
        .I2(add_ln33_28_reg_4230[21]),
        .O(\add_ln33_29_reg_4235[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair200" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[23]_i_4 
       (.I0(add_ln33_17_reg_4195[20]),
        .I1(add_ln33_20_reg_4200[20]),
        .I2(add_ln33_28_reg_4230[20]),
        .O(\add_ln33_29_reg_4235[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair199" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[23]_i_5 
       (.I0(add_ln33_17_reg_4195[19]),
        .I1(add_ln33_20_reg_4200[19]),
        .I2(add_ln33_28_reg_4230[19]),
        .O(\add_ln33_29_reg_4235[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair203" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[23]_i_6 
       (.I0(add_ln33_17_reg_4195[23]),
        .I1(add_ln33_20_reg_4200[23]),
        .I2(add_ln33_28_reg_4230[23]),
        .I3(\add_ln33_29_reg_4235[23]_i_2_n_0 ),
        .O(\add_ln33_29_reg_4235[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair202" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[23]_i_7 
       (.I0(add_ln33_17_reg_4195[22]),
        .I1(add_ln33_20_reg_4200[22]),
        .I2(add_ln33_28_reg_4230[22]),
        .I3(\add_ln33_29_reg_4235[23]_i_3_n_0 ),
        .O(\add_ln33_29_reg_4235[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair201" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[23]_i_8 
       (.I0(add_ln33_17_reg_4195[21]),
        .I1(add_ln33_20_reg_4200[21]),
        .I2(add_ln33_28_reg_4230[21]),
        .I3(\add_ln33_29_reg_4235[23]_i_4_n_0 ),
        .O(\add_ln33_29_reg_4235[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair200" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[23]_i_9 
       (.I0(add_ln33_17_reg_4195[20]),
        .I1(add_ln33_20_reg_4200[20]),
        .I2(add_ln33_28_reg_4230[20]),
        .I3(\add_ln33_29_reg_4235[23]_i_5_n_0 ),
        .O(\add_ln33_29_reg_4235[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair206" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[27]_i_2 
       (.I0(add_ln33_17_reg_4195[26]),
        .I1(add_ln33_20_reg_4200[26]),
        .I2(add_ln33_28_reg_4230[26]),
        .O(\add_ln33_29_reg_4235[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair205" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[27]_i_3 
       (.I0(add_ln33_17_reg_4195[25]),
        .I1(add_ln33_20_reg_4200[25]),
        .I2(add_ln33_28_reg_4230[25]),
        .O(\add_ln33_29_reg_4235[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair204" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[27]_i_4 
       (.I0(add_ln33_17_reg_4195[24]),
        .I1(add_ln33_20_reg_4200[24]),
        .I2(add_ln33_28_reg_4230[24]),
        .O(\add_ln33_29_reg_4235[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair203" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[27]_i_5 
       (.I0(add_ln33_17_reg_4195[23]),
        .I1(add_ln33_20_reg_4200[23]),
        .I2(add_ln33_28_reg_4230[23]),
        .O(\add_ln33_29_reg_4235[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair207" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[27]_i_6 
       (.I0(add_ln33_17_reg_4195[27]),
        .I1(add_ln33_20_reg_4200[27]),
        .I2(add_ln33_28_reg_4230[27]),
        .I3(\add_ln33_29_reg_4235[27]_i_2_n_0 ),
        .O(\add_ln33_29_reg_4235[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair206" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[27]_i_7 
       (.I0(add_ln33_17_reg_4195[26]),
        .I1(add_ln33_20_reg_4200[26]),
        .I2(add_ln33_28_reg_4230[26]),
        .I3(\add_ln33_29_reg_4235[27]_i_3_n_0 ),
        .O(\add_ln33_29_reg_4235[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair205" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[27]_i_8 
       (.I0(add_ln33_17_reg_4195[25]),
        .I1(add_ln33_20_reg_4200[25]),
        .I2(add_ln33_28_reg_4230[25]),
        .I3(\add_ln33_29_reg_4235[27]_i_4_n_0 ),
        .O(\add_ln33_29_reg_4235[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair204" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[27]_i_9 
       (.I0(add_ln33_17_reg_4195[24]),
        .I1(add_ln33_20_reg_4200[24]),
        .I2(add_ln33_28_reg_4230[24]),
        .I3(\add_ln33_29_reg_4235[27]_i_5_n_0 ),
        .O(\add_ln33_29_reg_4235[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln33_29_reg_4235[31]_i_1 
       (.I0(ap_CS_fsm_pp2_stage1),
        .I1(icmp_ln24_reg_3246_pp2_iter3_reg),
        .O(add_ln33_29_reg_42350));
  (* HLUTNM = "lutpair209" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[31]_i_3 
       (.I0(add_ln33_17_reg_4195[29]),
        .I1(add_ln33_20_reg_4200[29]),
        .I2(add_ln33_28_reg_4230[29]),
        .O(\add_ln33_29_reg_4235[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair208" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[31]_i_4 
       (.I0(add_ln33_17_reg_4195[28]),
        .I1(add_ln33_20_reg_4200[28]),
        .I2(add_ln33_28_reg_4230[28]),
        .O(\add_ln33_29_reg_4235[31]_i_4_n_0 ));
  (* HLUTNM = "lutpair207" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[31]_i_5 
       (.I0(add_ln33_17_reg_4195[27]),
        .I1(add_ln33_20_reg_4200[27]),
        .I2(add_ln33_28_reg_4230[27]),
        .O(\add_ln33_29_reg_4235[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln33_29_reg_4235[31]_i_6 
       (.I0(add_ln33_28_reg_4230[30]),
        .I1(add_ln33_20_reg_4200[30]),
        .I2(add_ln33_17_reg_4195[30]),
        .I3(add_ln33_20_reg_4200[31]),
        .I4(add_ln33_17_reg_4195[31]),
        .I5(add_ln33_28_reg_4230[31]),
        .O(\add_ln33_29_reg_4235[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[31]_i_7 
       (.I0(\add_ln33_29_reg_4235[31]_i_3_n_0 ),
        .I1(add_ln33_20_reg_4200[30]),
        .I2(add_ln33_17_reg_4195[30]),
        .I3(add_ln33_28_reg_4230[30]),
        .O(\add_ln33_29_reg_4235[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair209" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[31]_i_8 
       (.I0(add_ln33_17_reg_4195[29]),
        .I1(add_ln33_20_reg_4200[29]),
        .I2(add_ln33_28_reg_4230[29]),
        .I3(\add_ln33_29_reg_4235[31]_i_4_n_0 ),
        .O(\add_ln33_29_reg_4235[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair208" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[31]_i_9 
       (.I0(add_ln33_17_reg_4195[28]),
        .I1(add_ln33_20_reg_4200[28]),
        .I2(add_ln33_28_reg_4230[28]),
        .I3(\add_ln33_29_reg_4235[31]_i_5_n_0 ),
        .O(\add_ln33_29_reg_4235[31]_i_9_n_0 ));
  (* HLUTNM = "lutpair182" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[3]_i_2 
       (.I0(add_ln33_17_reg_4195[2]),
        .I1(add_ln33_20_reg_4200[2]),
        .I2(add_ln33_28_reg_4230[2]),
        .O(\add_ln33_29_reg_4235[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair181" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[3]_i_3 
       (.I0(add_ln33_17_reg_4195[1]),
        .I1(add_ln33_20_reg_4200[1]),
        .I2(add_ln33_28_reg_4230[1]),
        .O(\add_ln33_29_reg_4235[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair180" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[3]_i_4 
       (.I0(add_ln33_17_reg_4195[0]),
        .I1(add_ln33_20_reg_4200[0]),
        .I2(add_ln33_28_reg_4230[0]),
        .O(\add_ln33_29_reg_4235[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair183" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[3]_i_5 
       (.I0(add_ln33_17_reg_4195[3]),
        .I1(add_ln33_20_reg_4200[3]),
        .I2(add_ln33_28_reg_4230[3]),
        .I3(\add_ln33_29_reg_4235[3]_i_2_n_0 ),
        .O(\add_ln33_29_reg_4235[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair182" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[3]_i_6 
       (.I0(add_ln33_17_reg_4195[2]),
        .I1(add_ln33_20_reg_4200[2]),
        .I2(add_ln33_28_reg_4230[2]),
        .I3(\add_ln33_29_reg_4235[3]_i_3_n_0 ),
        .O(\add_ln33_29_reg_4235[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair181" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[3]_i_7 
       (.I0(add_ln33_17_reg_4195[1]),
        .I1(add_ln33_20_reg_4200[1]),
        .I2(add_ln33_28_reg_4230[1]),
        .I3(\add_ln33_29_reg_4235[3]_i_4_n_0 ),
        .O(\add_ln33_29_reg_4235[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair180" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_29_reg_4235[3]_i_8 
       (.I0(add_ln33_17_reg_4195[0]),
        .I1(add_ln33_20_reg_4200[0]),
        .I2(add_ln33_28_reg_4230[0]),
        .O(\add_ln33_29_reg_4235[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair186" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[7]_i_2 
       (.I0(add_ln33_17_reg_4195[6]),
        .I1(add_ln33_20_reg_4200[6]),
        .I2(add_ln33_28_reg_4230[6]),
        .O(\add_ln33_29_reg_4235[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair185" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[7]_i_3 
       (.I0(add_ln33_17_reg_4195[5]),
        .I1(add_ln33_20_reg_4200[5]),
        .I2(add_ln33_28_reg_4230[5]),
        .O(\add_ln33_29_reg_4235[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair184" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[7]_i_4 
       (.I0(add_ln33_17_reg_4195[4]),
        .I1(add_ln33_20_reg_4200[4]),
        .I2(add_ln33_28_reg_4230[4]),
        .O(\add_ln33_29_reg_4235[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair183" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_29_reg_4235[7]_i_5 
       (.I0(add_ln33_17_reg_4195[3]),
        .I1(add_ln33_20_reg_4200[3]),
        .I2(add_ln33_28_reg_4230[3]),
        .O(\add_ln33_29_reg_4235[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair187" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[7]_i_6 
       (.I0(add_ln33_17_reg_4195[7]),
        .I1(add_ln33_20_reg_4200[7]),
        .I2(add_ln33_28_reg_4230[7]),
        .I3(\add_ln33_29_reg_4235[7]_i_2_n_0 ),
        .O(\add_ln33_29_reg_4235[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair186" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[7]_i_7 
       (.I0(add_ln33_17_reg_4195[6]),
        .I1(add_ln33_20_reg_4200[6]),
        .I2(add_ln33_28_reg_4230[6]),
        .I3(\add_ln33_29_reg_4235[7]_i_3_n_0 ),
        .O(\add_ln33_29_reg_4235[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair185" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[7]_i_8 
       (.I0(add_ln33_17_reg_4195[5]),
        .I1(add_ln33_20_reg_4200[5]),
        .I2(add_ln33_28_reg_4230[5]),
        .I3(\add_ln33_29_reg_4235[7]_i_4_n_0 ),
        .O(\add_ln33_29_reg_4235[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair184" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_29_reg_4235[7]_i_9 
       (.I0(add_ln33_17_reg_4195[4]),
        .I1(add_ln33_20_reg_4200[4]),
        .I2(add_ln33_28_reg_4230[4]),
        .I3(\add_ln33_29_reg_4235[7]_i_5_n_0 ),
        .O(\add_ln33_29_reg_4235[7]_i_9_n_0 ));
  FDRE \add_ln33_29_reg_4235_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[0]),
        .Q(add_ln33_29_reg_4235[0]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[10]),
        .Q(add_ln33_29_reg_4235[10]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[11]),
        .Q(add_ln33_29_reg_4235[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_29_reg_4235_reg[11]_i_1 
       (.CI(\add_ln33_29_reg_4235_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_29_reg_4235_reg[11]_i_1_n_0 ,\add_ln33_29_reg_4235_reg[11]_i_1_n_1 ,\add_ln33_29_reg_4235_reg[11]_i_1_n_2 ,\add_ln33_29_reg_4235_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_29_reg_4235[11]_i_2_n_0 ,\add_ln33_29_reg_4235[11]_i_3_n_0 ,\add_ln33_29_reg_4235[11]_i_4_n_0 ,\add_ln33_29_reg_4235[11]_i_5_n_0 }),
        .O(add_ln33_29_fu_3093_p2[11:8]),
        .S({\add_ln33_29_reg_4235[11]_i_6_n_0 ,\add_ln33_29_reg_4235[11]_i_7_n_0 ,\add_ln33_29_reg_4235[11]_i_8_n_0 ,\add_ln33_29_reg_4235[11]_i_9_n_0 }));
  FDRE \add_ln33_29_reg_4235_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[12]),
        .Q(add_ln33_29_reg_4235[12]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[13]),
        .Q(add_ln33_29_reg_4235[13]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[14]),
        .Q(add_ln33_29_reg_4235[14]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[15]),
        .Q(add_ln33_29_reg_4235[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_29_reg_4235_reg[15]_i_1 
       (.CI(\add_ln33_29_reg_4235_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_29_reg_4235_reg[15]_i_1_n_0 ,\add_ln33_29_reg_4235_reg[15]_i_1_n_1 ,\add_ln33_29_reg_4235_reg[15]_i_1_n_2 ,\add_ln33_29_reg_4235_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_29_reg_4235[15]_i_2_n_0 ,\add_ln33_29_reg_4235[15]_i_3_n_0 ,\add_ln33_29_reg_4235[15]_i_4_n_0 ,\add_ln33_29_reg_4235[15]_i_5_n_0 }),
        .O(add_ln33_29_fu_3093_p2[15:12]),
        .S({\add_ln33_29_reg_4235[15]_i_6_n_0 ,\add_ln33_29_reg_4235[15]_i_7_n_0 ,\add_ln33_29_reg_4235[15]_i_8_n_0 ,\add_ln33_29_reg_4235[15]_i_9_n_0 }));
  FDRE \add_ln33_29_reg_4235_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[16]),
        .Q(add_ln33_29_reg_4235[16]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[17]),
        .Q(add_ln33_29_reg_4235[17]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[18]),
        .Q(add_ln33_29_reg_4235[18]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[19]),
        .Q(add_ln33_29_reg_4235[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_29_reg_4235_reg[19]_i_1 
       (.CI(\add_ln33_29_reg_4235_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_29_reg_4235_reg[19]_i_1_n_0 ,\add_ln33_29_reg_4235_reg[19]_i_1_n_1 ,\add_ln33_29_reg_4235_reg[19]_i_1_n_2 ,\add_ln33_29_reg_4235_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_29_reg_4235[19]_i_2_n_0 ,\add_ln33_29_reg_4235[19]_i_3_n_0 ,\add_ln33_29_reg_4235[19]_i_4_n_0 ,\add_ln33_29_reg_4235[19]_i_5_n_0 }),
        .O(add_ln33_29_fu_3093_p2[19:16]),
        .S({\add_ln33_29_reg_4235[19]_i_6_n_0 ,\add_ln33_29_reg_4235[19]_i_7_n_0 ,\add_ln33_29_reg_4235[19]_i_8_n_0 ,\add_ln33_29_reg_4235[19]_i_9_n_0 }));
  FDRE \add_ln33_29_reg_4235_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[1]),
        .Q(add_ln33_29_reg_4235[1]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[20]),
        .Q(add_ln33_29_reg_4235[20]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[21]),
        .Q(add_ln33_29_reg_4235[21]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[22]),
        .Q(add_ln33_29_reg_4235[22]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[23]),
        .Q(add_ln33_29_reg_4235[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_29_reg_4235_reg[23]_i_1 
       (.CI(\add_ln33_29_reg_4235_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_29_reg_4235_reg[23]_i_1_n_0 ,\add_ln33_29_reg_4235_reg[23]_i_1_n_1 ,\add_ln33_29_reg_4235_reg[23]_i_1_n_2 ,\add_ln33_29_reg_4235_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_29_reg_4235[23]_i_2_n_0 ,\add_ln33_29_reg_4235[23]_i_3_n_0 ,\add_ln33_29_reg_4235[23]_i_4_n_0 ,\add_ln33_29_reg_4235[23]_i_5_n_0 }),
        .O(add_ln33_29_fu_3093_p2[23:20]),
        .S({\add_ln33_29_reg_4235[23]_i_6_n_0 ,\add_ln33_29_reg_4235[23]_i_7_n_0 ,\add_ln33_29_reg_4235[23]_i_8_n_0 ,\add_ln33_29_reg_4235[23]_i_9_n_0 }));
  FDRE \add_ln33_29_reg_4235_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[24]),
        .Q(add_ln33_29_reg_4235[24]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[25]),
        .Q(add_ln33_29_reg_4235[25]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[26]),
        .Q(add_ln33_29_reg_4235[26]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[27]),
        .Q(add_ln33_29_reg_4235[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_29_reg_4235_reg[27]_i_1 
       (.CI(\add_ln33_29_reg_4235_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_29_reg_4235_reg[27]_i_1_n_0 ,\add_ln33_29_reg_4235_reg[27]_i_1_n_1 ,\add_ln33_29_reg_4235_reg[27]_i_1_n_2 ,\add_ln33_29_reg_4235_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_29_reg_4235[27]_i_2_n_0 ,\add_ln33_29_reg_4235[27]_i_3_n_0 ,\add_ln33_29_reg_4235[27]_i_4_n_0 ,\add_ln33_29_reg_4235[27]_i_5_n_0 }),
        .O(add_ln33_29_fu_3093_p2[27:24]),
        .S({\add_ln33_29_reg_4235[27]_i_6_n_0 ,\add_ln33_29_reg_4235[27]_i_7_n_0 ,\add_ln33_29_reg_4235[27]_i_8_n_0 ,\add_ln33_29_reg_4235[27]_i_9_n_0 }));
  FDRE \add_ln33_29_reg_4235_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[28]),
        .Q(add_ln33_29_reg_4235[28]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[29]),
        .Q(add_ln33_29_reg_4235[29]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[2]),
        .Q(add_ln33_29_reg_4235[2]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[30]),
        .Q(add_ln33_29_reg_4235[30]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[31]),
        .Q(add_ln33_29_reg_4235[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_29_reg_4235_reg[31]_i_2 
       (.CI(\add_ln33_29_reg_4235_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_29_reg_4235_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln33_29_reg_4235_reg[31]_i_2_n_1 ,\add_ln33_29_reg_4235_reg[31]_i_2_n_2 ,\add_ln33_29_reg_4235_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln33_29_reg_4235[31]_i_3_n_0 ,\add_ln33_29_reg_4235[31]_i_4_n_0 ,\add_ln33_29_reg_4235[31]_i_5_n_0 }),
        .O(add_ln33_29_fu_3093_p2[31:28]),
        .S({\add_ln33_29_reg_4235[31]_i_6_n_0 ,\add_ln33_29_reg_4235[31]_i_7_n_0 ,\add_ln33_29_reg_4235[31]_i_8_n_0 ,\add_ln33_29_reg_4235[31]_i_9_n_0 }));
  FDRE \add_ln33_29_reg_4235_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[3]),
        .Q(add_ln33_29_reg_4235[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_29_reg_4235_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_29_reg_4235_reg[3]_i_1_n_0 ,\add_ln33_29_reg_4235_reg[3]_i_1_n_1 ,\add_ln33_29_reg_4235_reg[3]_i_1_n_2 ,\add_ln33_29_reg_4235_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_29_reg_4235[3]_i_2_n_0 ,\add_ln33_29_reg_4235[3]_i_3_n_0 ,\add_ln33_29_reg_4235[3]_i_4_n_0 ,1'b0}),
        .O(add_ln33_29_fu_3093_p2[3:0]),
        .S({\add_ln33_29_reg_4235[3]_i_5_n_0 ,\add_ln33_29_reg_4235[3]_i_6_n_0 ,\add_ln33_29_reg_4235[3]_i_7_n_0 ,\add_ln33_29_reg_4235[3]_i_8_n_0 }));
  FDRE \add_ln33_29_reg_4235_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[4]),
        .Q(add_ln33_29_reg_4235[4]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[5]),
        .Q(add_ln33_29_reg_4235[5]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[6]),
        .Q(add_ln33_29_reg_4235[6]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[7]),
        .Q(add_ln33_29_reg_4235[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_29_reg_4235_reg[7]_i_1 
       (.CI(\add_ln33_29_reg_4235_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_29_reg_4235_reg[7]_i_1_n_0 ,\add_ln33_29_reg_4235_reg[7]_i_1_n_1 ,\add_ln33_29_reg_4235_reg[7]_i_1_n_2 ,\add_ln33_29_reg_4235_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_29_reg_4235[7]_i_2_n_0 ,\add_ln33_29_reg_4235[7]_i_3_n_0 ,\add_ln33_29_reg_4235[7]_i_4_n_0 ,\add_ln33_29_reg_4235[7]_i_5_n_0 }),
        .O(add_ln33_29_fu_3093_p2[7:4]),
        .S({\add_ln33_29_reg_4235[7]_i_6_n_0 ,\add_ln33_29_reg_4235[7]_i_7_n_0 ,\add_ln33_29_reg_4235[7]_i_8_n_0 ,\add_ln33_29_reg_4235[7]_i_9_n_0 }));
  FDRE \add_ln33_29_reg_4235_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[8]),
        .Q(add_ln33_29_reg_4235[8]),
        .R(1'b0));
  FDRE \add_ln33_29_reg_4235_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_29_reg_42350),
        .D(add_ln33_29_fu_3093_p2[9]),
        .Q(add_ln33_29_reg_4235[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair220" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[11]_i_2 
       (.I0(add_ln33_6_reg_4220[10]),
        .I1(add_ln33_13_reg_4225[10]),
        .I2(add_ln33_29_reg_4235[10]),
        .O(\add_ln33_30_reg_4240[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair219" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[11]_i_3 
       (.I0(add_ln33_6_reg_4220[9]),
        .I1(add_ln33_13_reg_4225[9]),
        .I2(add_ln33_29_reg_4235[9]),
        .O(\add_ln33_30_reg_4240[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair218" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[11]_i_4 
       (.I0(add_ln33_6_reg_4220[8]),
        .I1(add_ln33_13_reg_4225[8]),
        .I2(add_ln33_29_reg_4235[8]),
        .O(\add_ln33_30_reg_4240[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair217" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[11]_i_5 
       (.I0(add_ln33_6_reg_4220[7]),
        .I1(add_ln33_13_reg_4225[7]),
        .I2(add_ln33_29_reg_4235[7]),
        .O(\add_ln33_30_reg_4240[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair221" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[11]_i_6 
       (.I0(add_ln33_6_reg_4220[11]),
        .I1(add_ln33_13_reg_4225[11]),
        .I2(add_ln33_29_reg_4235[11]),
        .I3(\add_ln33_30_reg_4240[11]_i_2_n_0 ),
        .O(\add_ln33_30_reg_4240[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair220" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[11]_i_7 
       (.I0(add_ln33_6_reg_4220[10]),
        .I1(add_ln33_13_reg_4225[10]),
        .I2(add_ln33_29_reg_4235[10]),
        .I3(\add_ln33_30_reg_4240[11]_i_3_n_0 ),
        .O(\add_ln33_30_reg_4240[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair219" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[11]_i_8 
       (.I0(add_ln33_6_reg_4220[9]),
        .I1(add_ln33_13_reg_4225[9]),
        .I2(add_ln33_29_reg_4235[9]),
        .I3(\add_ln33_30_reg_4240[11]_i_4_n_0 ),
        .O(\add_ln33_30_reg_4240[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair218" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[11]_i_9 
       (.I0(add_ln33_6_reg_4220[8]),
        .I1(add_ln33_13_reg_4225[8]),
        .I2(add_ln33_29_reg_4235[8]),
        .I3(\add_ln33_30_reg_4240[11]_i_5_n_0 ),
        .O(\add_ln33_30_reg_4240[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair224" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[15]_i_2 
       (.I0(add_ln33_6_reg_4220[14]),
        .I1(add_ln33_13_reg_4225[14]),
        .I2(add_ln33_29_reg_4235[14]),
        .O(\add_ln33_30_reg_4240[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair223" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[15]_i_3 
       (.I0(add_ln33_6_reg_4220[13]),
        .I1(add_ln33_13_reg_4225[13]),
        .I2(add_ln33_29_reg_4235[13]),
        .O(\add_ln33_30_reg_4240[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair222" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[15]_i_4 
       (.I0(add_ln33_6_reg_4220[12]),
        .I1(add_ln33_13_reg_4225[12]),
        .I2(add_ln33_29_reg_4235[12]),
        .O(\add_ln33_30_reg_4240[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair221" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[15]_i_5 
       (.I0(add_ln33_6_reg_4220[11]),
        .I1(add_ln33_13_reg_4225[11]),
        .I2(add_ln33_29_reg_4235[11]),
        .O(\add_ln33_30_reg_4240[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair225" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[15]_i_6 
       (.I0(add_ln33_6_reg_4220[15]),
        .I1(add_ln33_13_reg_4225[15]),
        .I2(add_ln33_29_reg_4235[15]),
        .I3(\add_ln33_30_reg_4240[15]_i_2_n_0 ),
        .O(\add_ln33_30_reg_4240[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair224" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[15]_i_7 
       (.I0(add_ln33_6_reg_4220[14]),
        .I1(add_ln33_13_reg_4225[14]),
        .I2(add_ln33_29_reg_4235[14]),
        .I3(\add_ln33_30_reg_4240[15]_i_3_n_0 ),
        .O(\add_ln33_30_reg_4240[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair223" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[15]_i_8 
       (.I0(add_ln33_6_reg_4220[13]),
        .I1(add_ln33_13_reg_4225[13]),
        .I2(add_ln33_29_reg_4235[13]),
        .I3(\add_ln33_30_reg_4240[15]_i_4_n_0 ),
        .O(\add_ln33_30_reg_4240[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair222" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[15]_i_9 
       (.I0(add_ln33_6_reg_4220[12]),
        .I1(add_ln33_13_reg_4225[12]),
        .I2(add_ln33_29_reg_4235[12]),
        .I3(\add_ln33_30_reg_4240[15]_i_5_n_0 ),
        .O(\add_ln33_30_reg_4240[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair228" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[19]_i_2 
       (.I0(add_ln33_6_reg_4220[18]),
        .I1(add_ln33_13_reg_4225[18]),
        .I2(add_ln33_29_reg_4235[18]),
        .O(\add_ln33_30_reg_4240[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair227" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[19]_i_3 
       (.I0(add_ln33_6_reg_4220[17]),
        .I1(add_ln33_13_reg_4225[17]),
        .I2(add_ln33_29_reg_4235[17]),
        .O(\add_ln33_30_reg_4240[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair226" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[19]_i_4 
       (.I0(add_ln33_6_reg_4220[16]),
        .I1(add_ln33_13_reg_4225[16]),
        .I2(add_ln33_29_reg_4235[16]),
        .O(\add_ln33_30_reg_4240[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair225" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[19]_i_5 
       (.I0(add_ln33_6_reg_4220[15]),
        .I1(add_ln33_13_reg_4225[15]),
        .I2(add_ln33_29_reg_4235[15]),
        .O(\add_ln33_30_reg_4240[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair229" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[19]_i_6 
       (.I0(add_ln33_6_reg_4220[19]),
        .I1(add_ln33_13_reg_4225[19]),
        .I2(add_ln33_29_reg_4235[19]),
        .I3(\add_ln33_30_reg_4240[19]_i_2_n_0 ),
        .O(\add_ln33_30_reg_4240[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair228" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[19]_i_7 
       (.I0(add_ln33_6_reg_4220[18]),
        .I1(add_ln33_13_reg_4225[18]),
        .I2(add_ln33_29_reg_4235[18]),
        .I3(\add_ln33_30_reg_4240[19]_i_3_n_0 ),
        .O(\add_ln33_30_reg_4240[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair227" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[19]_i_8 
       (.I0(add_ln33_6_reg_4220[17]),
        .I1(add_ln33_13_reg_4225[17]),
        .I2(add_ln33_29_reg_4235[17]),
        .I3(\add_ln33_30_reg_4240[19]_i_4_n_0 ),
        .O(\add_ln33_30_reg_4240[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair226" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[19]_i_9 
       (.I0(add_ln33_6_reg_4220[16]),
        .I1(add_ln33_13_reg_4225[16]),
        .I2(add_ln33_29_reg_4235[16]),
        .I3(\add_ln33_30_reg_4240[19]_i_5_n_0 ),
        .O(\add_ln33_30_reg_4240[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair232" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[23]_i_2 
       (.I0(add_ln33_6_reg_4220[22]),
        .I1(add_ln33_13_reg_4225[22]),
        .I2(add_ln33_29_reg_4235[22]),
        .O(\add_ln33_30_reg_4240[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair231" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[23]_i_3 
       (.I0(add_ln33_6_reg_4220[21]),
        .I1(add_ln33_13_reg_4225[21]),
        .I2(add_ln33_29_reg_4235[21]),
        .O(\add_ln33_30_reg_4240[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair230" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[23]_i_4 
       (.I0(add_ln33_6_reg_4220[20]),
        .I1(add_ln33_13_reg_4225[20]),
        .I2(add_ln33_29_reg_4235[20]),
        .O(\add_ln33_30_reg_4240[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair229" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[23]_i_5 
       (.I0(add_ln33_6_reg_4220[19]),
        .I1(add_ln33_13_reg_4225[19]),
        .I2(add_ln33_29_reg_4235[19]),
        .O(\add_ln33_30_reg_4240[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair233" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[23]_i_6 
       (.I0(add_ln33_6_reg_4220[23]),
        .I1(add_ln33_13_reg_4225[23]),
        .I2(add_ln33_29_reg_4235[23]),
        .I3(\add_ln33_30_reg_4240[23]_i_2_n_0 ),
        .O(\add_ln33_30_reg_4240[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair232" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[23]_i_7 
       (.I0(add_ln33_6_reg_4220[22]),
        .I1(add_ln33_13_reg_4225[22]),
        .I2(add_ln33_29_reg_4235[22]),
        .I3(\add_ln33_30_reg_4240[23]_i_3_n_0 ),
        .O(\add_ln33_30_reg_4240[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair231" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[23]_i_8 
       (.I0(add_ln33_6_reg_4220[21]),
        .I1(add_ln33_13_reg_4225[21]),
        .I2(add_ln33_29_reg_4235[21]),
        .I3(\add_ln33_30_reg_4240[23]_i_4_n_0 ),
        .O(\add_ln33_30_reg_4240[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair230" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[23]_i_9 
       (.I0(add_ln33_6_reg_4220[20]),
        .I1(add_ln33_13_reg_4225[20]),
        .I2(add_ln33_29_reg_4235[20]),
        .I3(\add_ln33_30_reg_4240[23]_i_5_n_0 ),
        .O(\add_ln33_30_reg_4240[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair236" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[27]_i_2 
       (.I0(add_ln33_6_reg_4220[26]),
        .I1(add_ln33_13_reg_4225[26]),
        .I2(add_ln33_29_reg_4235[26]),
        .O(\add_ln33_30_reg_4240[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair235" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[27]_i_3 
       (.I0(add_ln33_6_reg_4220[25]),
        .I1(add_ln33_13_reg_4225[25]),
        .I2(add_ln33_29_reg_4235[25]),
        .O(\add_ln33_30_reg_4240[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair234" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[27]_i_4 
       (.I0(add_ln33_6_reg_4220[24]),
        .I1(add_ln33_13_reg_4225[24]),
        .I2(add_ln33_29_reg_4235[24]),
        .O(\add_ln33_30_reg_4240[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair233" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[27]_i_5 
       (.I0(add_ln33_6_reg_4220[23]),
        .I1(add_ln33_13_reg_4225[23]),
        .I2(add_ln33_29_reg_4235[23]),
        .O(\add_ln33_30_reg_4240[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair237" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[27]_i_6 
       (.I0(add_ln33_6_reg_4220[27]),
        .I1(add_ln33_13_reg_4225[27]),
        .I2(add_ln33_29_reg_4235[27]),
        .I3(\add_ln33_30_reg_4240[27]_i_2_n_0 ),
        .O(\add_ln33_30_reg_4240[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair236" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[27]_i_7 
       (.I0(add_ln33_6_reg_4220[26]),
        .I1(add_ln33_13_reg_4225[26]),
        .I2(add_ln33_29_reg_4235[26]),
        .I3(\add_ln33_30_reg_4240[27]_i_3_n_0 ),
        .O(\add_ln33_30_reg_4240[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair235" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[27]_i_8 
       (.I0(add_ln33_6_reg_4220[25]),
        .I1(add_ln33_13_reg_4225[25]),
        .I2(add_ln33_29_reg_4235[25]),
        .I3(\add_ln33_30_reg_4240[27]_i_4_n_0 ),
        .O(\add_ln33_30_reg_4240[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair234" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[27]_i_9 
       (.I0(add_ln33_6_reg_4220[24]),
        .I1(add_ln33_13_reg_4225[24]),
        .I2(add_ln33_29_reg_4235[24]),
        .I3(\add_ln33_30_reg_4240[27]_i_5_n_0 ),
        .O(\add_ln33_30_reg_4240[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln33_30_reg_4240[31]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(icmp_ln24_reg_3246_pp2_iter3_reg),
        .O(add_ln33_30_reg_42400));
  (* HLUTNM = "lutpair239" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[31]_i_3 
       (.I0(add_ln33_6_reg_4220[29]),
        .I1(add_ln33_13_reg_4225[29]),
        .I2(add_ln33_29_reg_4235[29]),
        .O(\add_ln33_30_reg_4240[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair238" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[31]_i_4 
       (.I0(add_ln33_6_reg_4220[28]),
        .I1(add_ln33_13_reg_4225[28]),
        .I2(add_ln33_29_reg_4235[28]),
        .O(\add_ln33_30_reg_4240[31]_i_4_n_0 ));
  (* HLUTNM = "lutpair237" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[31]_i_5 
       (.I0(add_ln33_6_reg_4220[27]),
        .I1(add_ln33_13_reg_4225[27]),
        .I2(add_ln33_29_reg_4235[27]),
        .O(\add_ln33_30_reg_4240[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln33_30_reg_4240[31]_i_6 
       (.I0(add_ln33_29_reg_4235[30]),
        .I1(add_ln33_13_reg_4225[30]),
        .I2(add_ln33_6_reg_4220[30]),
        .I3(add_ln33_13_reg_4225[31]),
        .I4(add_ln33_6_reg_4220[31]),
        .I5(add_ln33_29_reg_4235[31]),
        .O(\add_ln33_30_reg_4240[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[31]_i_7 
       (.I0(\add_ln33_30_reg_4240[31]_i_3_n_0 ),
        .I1(add_ln33_13_reg_4225[30]),
        .I2(add_ln33_6_reg_4220[30]),
        .I3(add_ln33_29_reg_4235[30]),
        .O(\add_ln33_30_reg_4240[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair239" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[31]_i_8 
       (.I0(add_ln33_6_reg_4220[29]),
        .I1(add_ln33_13_reg_4225[29]),
        .I2(add_ln33_29_reg_4235[29]),
        .I3(\add_ln33_30_reg_4240[31]_i_4_n_0 ),
        .O(\add_ln33_30_reg_4240[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair238" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[31]_i_9 
       (.I0(add_ln33_6_reg_4220[28]),
        .I1(add_ln33_13_reg_4225[28]),
        .I2(add_ln33_29_reg_4235[28]),
        .I3(\add_ln33_30_reg_4240[31]_i_5_n_0 ),
        .O(\add_ln33_30_reg_4240[31]_i_9_n_0 ));
  (* HLUTNM = "lutpair212" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[3]_i_2 
       (.I0(add_ln33_6_reg_4220[2]),
        .I1(add_ln33_13_reg_4225[2]),
        .I2(add_ln33_29_reg_4235[2]),
        .O(\add_ln33_30_reg_4240[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair211" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[3]_i_3 
       (.I0(add_ln33_6_reg_4220[1]),
        .I1(add_ln33_13_reg_4225[1]),
        .I2(add_ln33_29_reg_4235[1]),
        .O(\add_ln33_30_reg_4240[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair210" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[3]_i_4 
       (.I0(add_ln33_6_reg_4220[0]),
        .I1(add_ln33_13_reg_4225[0]),
        .I2(add_ln33_29_reg_4235[0]),
        .O(\add_ln33_30_reg_4240[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair213" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[3]_i_5 
       (.I0(add_ln33_6_reg_4220[3]),
        .I1(add_ln33_13_reg_4225[3]),
        .I2(add_ln33_29_reg_4235[3]),
        .I3(\add_ln33_30_reg_4240[3]_i_2_n_0 ),
        .O(\add_ln33_30_reg_4240[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair212" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[3]_i_6 
       (.I0(add_ln33_6_reg_4220[2]),
        .I1(add_ln33_13_reg_4225[2]),
        .I2(add_ln33_29_reg_4235[2]),
        .I3(\add_ln33_30_reg_4240[3]_i_3_n_0 ),
        .O(\add_ln33_30_reg_4240[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair211" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[3]_i_7 
       (.I0(add_ln33_6_reg_4220[1]),
        .I1(add_ln33_13_reg_4225[1]),
        .I2(add_ln33_29_reg_4235[1]),
        .I3(\add_ln33_30_reg_4240[3]_i_4_n_0 ),
        .O(\add_ln33_30_reg_4240[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair210" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_30_reg_4240[3]_i_8 
       (.I0(add_ln33_6_reg_4220[0]),
        .I1(add_ln33_13_reg_4225[0]),
        .I2(add_ln33_29_reg_4235[0]),
        .O(\add_ln33_30_reg_4240[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair216" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[7]_i_2 
       (.I0(add_ln33_6_reg_4220[6]),
        .I1(add_ln33_13_reg_4225[6]),
        .I2(add_ln33_29_reg_4235[6]),
        .O(\add_ln33_30_reg_4240[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair215" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[7]_i_3 
       (.I0(add_ln33_6_reg_4220[5]),
        .I1(add_ln33_13_reg_4225[5]),
        .I2(add_ln33_29_reg_4235[5]),
        .O(\add_ln33_30_reg_4240[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair214" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[7]_i_4 
       (.I0(add_ln33_6_reg_4220[4]),
        .I1(add_ln33_13_reg_4225[4]),
        .I2(add_ln33_29_reg_4235[4]),
        .O(\add_ln33_30_reg_4240[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair213" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_30_reg_4240[7]_i_5 
       (.I0(add_ln33_6_reg_4220[3]),
        .I1(add_ln33_13_reg_4225[3]),
        .I2(add_ln33_29_reg_4235[3]),
        .O(\add_ln33_30_reg_4240[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair217" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[7]_i_6 
       (.I0(add_ln33_6_reg_4220[7]),
        .I1(add_ln33_13_reg_4225[7]),
        .I2(add_ln33_29_reg_4235[7]),
        .I3(\add_ln33_30_reg_4240[7]_i_2_n_0 ),
        .O(\add_ln33_30_reg_4240[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair216" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[7]_i_7 
       (.I0(add_ln33_6_reg_4220[6]),
        .I1(add_ln33_13_reg_4225[6]),
        .I2(add_ln33_29_reg_4235[6]),
        .I3(\add_ln33_30_reg_4240[7]_i_3_n_0 ),
        .O(\add_ln33_30_reg_4240[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair215" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[7]_i_8 
       (.I0(add_ln33_6_reg_4220[5]),
        .I1(add_ln33_13_reg_4225[5]),
        .I2(add_ln33_29_reg_4235[5]),
        .I3(\add_ln33_30_reg_4240[7]_i_4_n_0 ),
        .O(\add_ln33_30_reg_4240[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair214" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_30_reg_4240[7]_i_9 
       (.I0(add_ln33_6_reg_4220[4]),
        .I1(add_ln33_13_reg_4225[4]),
        .I2(add_ln33_29_reg_4235[4]),
        .I3(\add_ln33_30_reg_4240[7]_i_5_n_0 ),
        .O(\add_ln33_30_reg_4240[7]_i_9_n_0 ));
  FDRE \add_ln33_30_reg_4240_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[0]),
        .Q(add_ln33_30_reg_4240[0]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[10]),
        .Q(add_ln33_30_reg_4240[10]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[11]),
        .Q(add_ln33_30_reg_4240[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_30_reg_4240_reg[11]_i_1 
       (.CI(\add_ln33_30_reg_4240_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_30_reg_4240_reg[11]_i_1_n_0 ,\add_ln33_30_reg_4240_reg[11]_i_1_n_1 ,\add_ln33_30_reg_4240_reg[11]_i_1_n_2 ,\add_ln33_30_reg_4240_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_30_reg_4240[11]_i_2_n_0 ,\add_ln33_30_reg_4240[11]_i_3_n_0 ,\add_ln33_30_reg_4240[11]_i_4_n_0 ,\add_ln33_30_reg_4240[11]_i_5_n_0 }),
        .O(add_ln33_30_fu_3102_p2[11:8]),
        .S({\add_ln33_30_reg_4240[11]_i_6_n_0 ,\add_ln33_30_reg_4240[11]_i_7_n_0 ,\add_ln33_30_reg_4240[11]_i_8_n_0 ,\add_ln33_30_reg_4240[11]_i_9_n_0 }));
  FDRE \add_ln33_30_reg_4240_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[12]),
        .Q(add_ln33_30_reg_4240[12]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[13]),
        .Q(add_ln33_30_reg_4240[13]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[14]),
        .Q(add_ln33_30_reg_4240[14]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[15]),
        .Q(add_ln33_30_reg_4240[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_30_reg_4240_reg[15]_i_1 
       (.CI(\add_ln33_30_reg_4240_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_30_reg_4240_reg[15]_i_1_n_0 ,\add_ln33_30_reg_4240_reg[15]_i_1_n_1 ,\add_ln33_30_reg_4240_reg[15]_i_1_n_2 ,\add_ln33_30_reg_4240_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_30_reg_4240[15]_i_2_n_0 ,\add_ln33_30_reg_4240[15]_i_3_n_0 ,\add_ln33_30_reg_4240[15]_i_4_n_0 ,\add_ln33_30_reg_4240[15]_i_5_n_0 }),
        .O(add_ln33_30_fu_3102_p2[15:12]),
        .S({\add_ln33_30_reg_4240[15]_i_6_n_0 ,\add_ln33_30_reg_4240[15]_i_7_n_0 ,\add_ln33_30_reg_4240[15]_i_8_n_0 ,\add_ln33_30_reg_4240[15]_i_9_n_0 }));
  FDRE \add_ln33_30_reg_4240_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[16]),
        .Q(add_ln33_30_reg_4240[16]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[17]),
        .Q(add_ln33_30_reg_4240[17]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[18]),
        .Q(add_ln33_30_reg_4240[18]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[19]),
        .Q(add_ln33_30_reg_4240[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_30_reg_4240_reg[19]_i_1 
       (.CI(\add_ln33_30_reg_4240_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_30_reg_4240_reg[19]_i_1_n_0 ,\add_ln33_30_reg_4240_reg[19]_i_1_n_1 ,\add_ln33_30_reg_4240_reg[19]_i_1_n_2 ,\add_ln33_30_reg_4240_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_30_reg_4240[19]_i_2_n_0 ,\add_ln33_30_reg_4240[19]_i_3_n_0 ,\add_ln33_30_reg_4240[19]_i_4_n_0 ,\add_ln33_30_reg_4240[19]_i_5_n_0 }),
        .O(add_ln33_30_fu_3102_p2[19:16]),
        .S({\add_ln33_30_reg_4240[19]_i_6_n_0 ,\add_ln33_30_reg_4240[19]_i_7_n_0 ,\add_ln33_30_reg_4240[19]_i_8_n_0 ,\add_ln33_30_reg_4240[19]_i_9_n_0 }));
  FDRE \add_ln33_30_reg_4240_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[1]),
        .Q(add_ln33_30_reg_4240[1]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[20]),
        .Q(add_ln33_30_reg_4240[20]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[21]),
        .Q(add_ln33_30_reg_4240[21]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[22]),
        .Q(add_ln33_30_reg_4240[22]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[23]),
        .Q(add_ln33_30_reg_4240[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_30_reg_4240_reg[23]_i_1 
       (.CI(\add_ln33_30_reg_4240_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_30_reg_4240_reg[23]_i_1_n_0 ,\add_ln33_30_reg_4240_reg[23]_i_1_n_1 ,\add_ln33_30_reg_4240_reg[23]_i_1_n_2 ,\add_ln33_30_reg_4240_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_30_reg_4240[23]_i_2_n_0 ,\add_ln33_30_reg_4240[23]_i_3_n_0 ,\add_ln33_30_reg_4240[23]_i_4_n_0 ,\add_ln33_30_reg_4240[23]_i_5_n_0 }),
        .O(add_ln33_30_fu_3102_p2[23:20]),
        .S({\add_ln33_30_reg_4240[23]_i_6_n_0 ,\add_ln33_30_reg_4240[23]_i_7_n_0 ,\add_ln33_30_reg_4240[23]_i_8_n_0 ,\add_ln33_30_reg_4240[23]_i_9_n_0 }));
  FDRE \add_ln33_30_reg_4240_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[24]),
        .Q(add_ln33_30_reg_4240[24]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[25]),
        .Q(add_ln33_30_reg_4240[25]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[26]),
        .Q(add_ln33_30_reg_4240[26]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[27]),
        .Q(add_ln33_30_reg_4240[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_30_reg_4240_reg[27]_i_1 
       (.CI(\add_ln33_30_reg_4240_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_30_reg_4240_reg[27]_i_1_n_0 ,\add_ln33_30_reg_4240_reg[27]_i_1_n_1 ,\add_ln33_30_reg_4240_reg[27]_i_1_n_2 ,\add_ln33_30_reg_4240_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_30_reg_4240[27]_i_2_n_0 ,\add_ln33_30_reg_4240[27]_i_3_n_0 ,\add_ln33_30_reg_4240[27]_i_4_n_0 ,\add_ln33_30_reg_4240[27]_i_5_n_0 }),
        .O(add_ln33_30_fu_3102_p2[27:24]),
        .S({\add_ln33_30_reg_4240[27]_i_6_n_0 ,\add_ln33_30_reg_4240[27]_i_7_n_0 ,\add_ln33_30_reg_4240[27]_i_8_n_0 ,\add_ln33_30_reg_4240[27]_i_9_n_0 }));
  FDRE \add_ln33_30_reg_4240_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[28]),
        .Q(add_ln33_30_reg_4240[28]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[29]),
        .Q(add_ln33_30_reg_4240[29]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[2]),
        .Q(add_ln33_30_reg_4240[2]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[30]),
        .Q(add_ln33_30_reg_4240[30]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[31]),
        .Q(add_ln33_30_reg_4240[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_30_reg_4240_reg[31]_i_2 
       (.CI(\add_ln33_30_reg_4240_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_30_reg_4240_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln33_30_reg_4240_reg[31]_i_2_n_1 ,\add_ln33_30_reg_4240_reg[31]_i_2_n_2 ,\add_ln33_30_reg_4240_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln33_30_reg_4240[31]_i_3_n_0 ,\add_ln33_30_reg_4240[31]_i_4_n_0 ,\add_ln33_30_reg_4240[31]_i_5_n_0 }),
        .O(add_ln33_30_fu_3102_p2[31:28]),
        .S({\add_ln33_30_reg_4240[31]_i_6_n_0 ,\add_ln33_30_reg_4240[31]_i_7_n_0 ,\add_ln33_30_reg_4240[31]_i_8_n_0 ,\add_ln33_30_reg_4240[31]_i_9_n_0 }));
  FDRE \add_ln33_30_reg_4240_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[3]),
        .Q(add_ln33_30_reg_4240[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_30_reg_4240_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_30_reg_4240_reg[3]_i_1_n_0 ,\add_ln33_30_reg_4240_reg[3]_i_1_n_1 ,\add_ln33_30_reg_4240_reg[3]_i_1_n_2 ,\add_ln33_30_reg_4240_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_30_reg_4240[3]_i_2_n_0 ,\add_ln33_30_reg_4240[3]_i_3_n_0 ,\add_ln33_30_reg_4240[3]_i_4_n_0 ,1'b0}),
        .O(add_ln33_30_fu_3102_p2[3:0]),
        .S({\add_ln33_30_reg_4240[3]_i_5_n_0 ,\add_ln33_30_reg_4240[3]_i_6_n_0 ,\add_ln33_30_reg_4240[3]_i_7_n_0 ,\add_ln33_30_reg_4240[3]_i_8_n_0 }));
  FDRE \add_ln33_30_reg_4240_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[4]),
        .Q(add_ln33_30_reg_4240[4]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[5]),
        .Q(add_ln33_30_reg_4240[5]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[6]),
        .Q(add_ln33_30_reg_4240[6]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[7]),
        .Q(add_ln33_30_reg_4240[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_30_reg_4240_reg[7]_i_1 
       (.CI(\add_ln33_30_reg_4240_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_30_reg_4240_reg[7]_i_1_n_0 ,\add_ln33_30_reg_4240_reg[7]_i_1_n_1 ,\add_ln33_30_reg_4240_reg[7]_i_1_n_2 ,\add_ln33_30_reg_4240_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_30_reg_4240[7]_i_2_n_0 ,\add_ln33_30_reg_4240[7]_i_3_n_0 ,\add_ln33_30_reg_4240[7]_i_4_n_0 ,\add_ln33_30_reg_4240[7]_i_5_n_0 }),
        .O(add_ln33_30_fu_3102_p2[7:4]),
        .S({\add_ln33_30_reg_4240[7]_i_6_n_0 ,\add_ln33_30_reg_4240[7]_i_7_n_0 ,\add_ln33_30_reg_4240[7]_i_8_n_0 ,\add_ln33_30_reg_4240[7]_i_9_n_0 }));
  FDRE \add_ln33_30_reg_4240_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[8]),
        .Q(add_ln33_30_reg_4240[8]),
        .R(1'b0));
  FDRE \add_ln33_30_reg_4240_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_30_reg_42400),
        .D(add_ln33_30_fu_3102_p2[9]),
        .Q(add_ln33_30_reg_4240[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[11]_i_10 
       (.I0(mul_ln33_4_reg_4020[10]),
        .I1(mul_ln33_5_reg_4070[10]),
        .I2(mul_ln33_7_reg_4075[10]),
        .O(\add_ln33_5_reg_4185[11]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[11]_i_11 
       (.I0(mul_ln33_4_reg_4020[9]),
        .I1(mul_ln33_5_reg_4070[9]),
        .I2(mul_ln33_7_reg_4075[9]),
        .O(\add_ln33_5_reg_4185[11]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[11]_i_12 
       (.I0(mul_ln33_4_reg_4020[8]),
        .I1(mul_ln33_5_reg_4070[8]),
        .I2(mul_ln33_7_reg_4075[8]),
        .O(\add_ln33_5_reg_4185[11]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[11]_i_13 
       (.I0(mul_ln33_4_reg_4020[7]),
        .I1(mul_ln33_5_reg_4070[7]),
        .I2(mul_ln33_7_reg_4075[7]),
        .O(\add_ln33_5_reg_4185[11]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[11]_i_2 
       (.I0(mul_ln33_6_reg_4025[10]),
        .I1(\add_ln33_5_reg_4185[11]_i_10_n_0 ),
        .I2(mul_ln33_4_reg_4020[9]),
        .I3(mul_ln33_7_reg_4075[9]),
        .I4(mul_ln33_5_reg_4070[9]),
        .O(\add_ln33_5_reg_4185[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[11]_i_3 
       (.I0(mul_ln33_6_reg_4025[9]),
        .I1(\add_ln33_5_reg_4185[11]_i_11_n_0 ),
        .I2(mul_ln33_4_reg_4020[8]),
        .I3(mul_ln33_7_reg_4075[8]),
        .I4(mul_ln33_5_reg_4070[8]),
        .O(\add_ln33_5_reg_4185[11]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[11]_i_4 
       (.I0(mul_ln33_6_reg_4025[8]),
        .I1(\add_ln33_5_reg_4185[11]_i_12_n_0 ),
        .I2(mul_ln33_4_reg_4020[7]),
        .I3(mul_ln33_7_reg_4075[7]),
        .I4(mul_ln33_5_reg_4070[7]),
        .O(\add_ln33_5_reg_4185[11]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[11]_i_5 
       (.I0(mul_ln33_6_reg_4025[7]),
        .I1(\add_ln33_5_reg_4185[11]_i_13_n_0 ),
        .I2(mul_ln33_4_reg_4020[6]),
        .I3(mul_ln33_7_reg_4075[6]),
        .I4(mul_ln33_5_reg_4070[6]),
        .O(\add_ln33_5_reg_4185[11]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[11]_i_6 
       (.I0(\add_ln33_5_reg_4185[11]_i_2_n_0 ),
        .I1(\add_ln33_5_reg_4185[15]_i_13_n_0 ),
        .I2(mul_ln33_6_reg_4025[11]),
        .I3(mul_ln33_5_reg_4070[10]),
        .I4(mul_ln33_7_reg_4075[10]),
        .I5(mul_ln33_4_reg_4020[10]),
        .O(\add_ln33_5_reg_4185[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[11]_i_7 
       (.I0(\add_ln33_5_reg_4185[11]_i_3_n_0 ),
        .I1(\add_ln33_5_reg_4185[11]_i_10_n_0 ),
        .I2(mul_ln33_6_reg_4025[10]),
        .I3(mul_ln33_5_reg_4070[9]),
        .I4(mul_ln33_7_reg_4075[9]),
        .I5(mul_ln33_4_reg_4020[9]),
        .O(\add_ln33_5_reg_4185[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[11]_i_8 
       (.I0(\add_ln33_5_reg_4185[11]_i_4_n_0 ),
        .I1(\add_ln33_5_reg_4185[11]_i_11_n_0 ),
        .I2(mul_ln33_6_reg_4025[9]),
        .I3(mul_ln33_5_reg_4070[8]),
        .I4(mul_ln33_7_reg_4075[8]),
        .I5(mul_ln33_4_reg_4020[8]),
        .O(\add_ln33_5_reg_4185[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[11]_i_9 
       (.I0(\add_ln33_5_reg_4185[11]_i_5_n_0 ),
        .I1(\add_ln33_5_reg_4185[11]_i_12_n_0 ),
        .I2(mul_ln33_6_reg_4025[8]),
        .I3(mul_ln33_5_reg_4070[7]),
        .I4(mul_ln33_7_reg_4075[7]),
        .I5(mul_ln33_4_reg_4020[7]),
        .O(\add_ln33_5_reg_4185[11]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[15]_i_10 
       (.I0(mul_ln33_4_reg_4020[14]),
        .I1(mul_ln33_5_reg_4070[14]),
        .I2(mul_ln33_7_reg_4075[14]),
        .O(\add_ln33_5_reg_4185[15]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[15]_i_11 
       (.I0(mul_ln33_4_reg_4020[13]),
        .I1(mul_ln33_5_reg_4070[13]),
        .I2(mul_ln33_7_reg_4075[13]),
        .O(\add_ln33_5_reg_4185[15]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[15]_i_12 
       (.I0(mul_ln33_4_reg_4020[12]),
        .I1(mul_ln33_5_reg_4070[12]),
        .I2(mul_ln33_7_reg_4075[12]),
        .O(\add_ln33_5_reg_4185[15]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[15]_i_13 
       (.I0(mul_ln33_4_reg_4020[11]),
        .I1(mul_ln33_5_reg_4070[11]),
        .I2(mul_ln33_7_reg_4075[11]),
        .O(\add_ln33_5_reg_4185[15]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[15]_i_2 
       (.I0(mul_ln33_6_reg_4025[14]),
        .I1(\add_ln33_5_reg_4185[15]_i_10_n_0 ),
        .I2(mul_ln33_4_reg_4020[13]),
        .I3(mul_ln33_7_reg_4075[13]),
        .I4(mul_ln33_5_reg_4070[13]),
        .O(\add_ln33_5_reg_4185[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[15]_i_3 
       (.I0(mul_ln33_6_reg_4025[13]),
        .I1(\add_ln33_5_reg_4185[15]_i_11_n_0 ),
        .I2(mul_ln33_4_reg_4020[12]),
        .I3(mul_ln33_7_reg_4075[12]),
        .I4(mul_ln33_5_reg_4070[12]),
        .O(\add_ln33_5_reg_4185[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[15]_i_4 
       (.I0(mul_ln33_6_reg_4025[12]),
        .I1(\add_ln33_5_reg_4185[15]_i_12_n_0 ),
        .I2(mul_ln33_4_reg_4020[11]),
        .I3(mul_ln33_7_reg_4075[11]),
        .I4(mul_ln33_5_reg_4070[11]),
        .O(\add_ln33_5_reg_4185[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[15]_i_5 
       (.I0(mul_ln33_6_reg_4025[11]),
        .I1(\add_ln33_5_reg_4185[15]_i_13_n_0 ),
        .I2(mul_ln33_4_reg_4020[10]),
        .I3(mul_ln33_7_reg_4075[10]),
        .I4(mul_ln33_5_reg_4070[10]),
        .O(\add_ln33_5_reg_4185[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[15]_i_6 
       (.I0(\add_ln33_5_reg_4185[15]_i_2_n_0 ),
        .I1(\add_ln33_5_reg_4185[19]_i_13_n_0 ),
        .I2(mul_ln33_6_reg_4025[15]),
        .I3(mul_ln33_5_reg_4070[14]),
        .I4(mul_ln33_7_reg_4075[14]),
        .I5(mul_ln33_4_reg_4020[14]),
        .O(\add_ln33_5_reg_4185[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[15]_i_7 
       (.I0(\add_ln33_5_reg_4185[15]_i_3_n_0 ),
        .I1(\add_ln33_5_reg_4185[15]_i_10_n_0 ),
        .I2(mul_ln33_6_reg_4025[14]),
        .I3(mul_ln33_5_reg_4070[13]),
        .I4(mul_ln33_7_reg_4075[13]),
        .I5(mul_ln33_4_reg_4020[13]),
        .O(\add_ln33_5_reg_4185[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[15]_i_8 
       (.I0(\add_ln33_5_reg_4185[15]_i_4_n_0 ),
        .I1(\add_ln33_5_reg_4185[15]_i_11_n_0 ),
        .I2(mul_ln33_6_reg_4025[13]),
        .I3(mul_ln33_5_reg_4070[12]),
        .I4(mul_ln33_7_reg_4075[12]),
        .I5(mul_ln33_4_reg_4020[12]),
        .O(\add_ln33_5_reg_4185[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[15]_i_9 
       (.I0(\add_ln33_5_reg_4185[15]_i_5_n_0 ),
        .I1(\add_ln33_5_reg_4185[15]_i_12_n_0 ),
        .I2(mul_ln33_6_reg_4025[12]),
        .I3(mul_ln33_5_reg_4070[11]),
        .I4(mul_ln33_7_reg_4075[11]),
        .I5(mul_ln33_4_reg_4020[11]),
        .O(\add_ln33_5_reg_4185[15]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[19]_i_10 
       (.I0(mul_ln33_4_reg_4020[18]),
        .I1(mul_ln33_5_reg_4070[18]),
        .I2(mul_ln33_7_reg_4075[18]),
        .O(\add_ln33_5_reg_4185[19]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[19]_i_11 
       (.I0(mul_ln33_4_reg_4020[17]),
        .I1(mul_ln33_5_reg_4070[17]),
        .I2(mul_ln33_7_reg_4075[17]),
        .O(\add_ln33_5_reg_4185[19]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[19]_i_12 
       (.I0(mul_ln33_4_reg_4020[16]),
        .I1(mul_ln33_5_reg_4070[16]),
        .I2(mul_ln33_7_reg_4075[16]),
        .O(\add_ln33_5_reg_4185[19]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[19]_i_13 
       (.I0(mul_ln33_4_reg_4020[15]),
        .I1(mul_ln33_5_reg_4070[15]),
        .I2(mul_ln33_7_reg_4075[15]),
        .O(\add_ln33_5_reg_4185[19]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[19]_i_2 
       (.I0(mul_ln33_6_reg_4025[18]),
        .I1(\add_ln33_5_reg_4185[19]_i_10_n_0 ),
        .I2(mul_ln33_4_reg_4020[17]),
        .I3(mul_ln33_7_reg_4075[17]),
        .I4(mul_ln33_5_reg_4070[17]),
        .O(\add_ln33_5_reg_4185[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[19]_i_3 
       (.I0(mul_ln33_6_reg_4025[17]),
        .I1(\add_ln33_5_reg_4185[19]_i_11_n_0 ),
        .I2(mul_ln33_4_reg_4020[16]),
        .I3(mul_ln33_7_reg_4075[16]),
        .I4(mul_ln33_5_reg_4070[16]),
        .O(\add_ln33_5_reg_4185[19]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[19]_i_4 
       (.I0(mul_ln33_6_reg_4025[16]),
        .I1(\add_ln33_5_reg_4185[19]_i_12_n_0 ),
        .I2(mul_ln33_4_reg_4020[15]),
        .I3(mul_ln33_7_reg_4075[15]),
        .I4(mul_ln33_5_reg_4070[15]),
        .O(\add_ln33_5_reg_4185[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[19]_i_5 
       (.I0(mul_ln33_6_reg_4025[15]),
        .I1(\add_ln33_5_reg_4185[19]_i_13_n_0 ),
        .I2(mul_ln33_4_reg_4020[14]),
        .I3(mul_ln33_7_reg_4075[14]),
        .I4(mul_ln33_5_reg_4070[14]),
        .O(\add_ln33_5_reg_4185[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[19]_i_6 
       (.I0(\add_ln33_5_reg_4185[19]_i_2_n_0 ),
        .I1(\add_ln33_5_reg_4185[23]_i_13_n_0 ),
        .I2(mul_ln33_6_reg_4025[19]),
        .I3(mul_ln33_5_reg_4070[18]),
        .I4(mul_ln33_7_reg_4075[18]),
        .I5(mul_ln33_4_reg_4020[18]),
        .O(\add_ln33_5_reg_4185[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[19]_i_7 
       (.I0(\add_ln33_5_reg_4185[19]_i_3_n_0 ),
        .I1(\add_ln33_5_reg_4185[19]_i_10_n_0 ),
        .I2(mul_ln33_6_reg_4025[18]),
        .I3(mul_ln33_5_reg_4070[17]),
        .I4(mul_ln33_7_reg_4075[17]),
        .I5(mul_ln33_4_reg_4020[17]),
        .O(\add_ln33_5_reg_4185[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[19]_i_8 
       (.I0(\add_ln33_5_reg_4185[19]_i_4_n_0 ),
        .I1(\add_ln33_5_reg_4185[19]_i_11_n_0 ),
        .I2(mul_ln33_6_reg_4025[17]),
        .I3(mul_ln33_5_reg_4070[16]),
        .I4(mul_ln33_7_reg_4075[16]),
        .I5(mul_ln33_4_reg_4020[16]),
        .O(\add_ln33_5_reg_4185[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[19]_i_9 
       (.I0(\add_ln33_5_reg_4185[19]_i_5_n_0 ),
        .I1(\add_ln33_5_reg_4185[19]_i_12_n_0 ),
        .I2(mul_ln33_6_reg_4025[16]),
        .I3(mul_ln33_5_reg_4070[15]),
        .I4(mul_ln33_7_reg_4075[15]),
        .I5(mul_ln33_4_reg_4020[15]),
        .O(\add_ln33_5_reg_4185[19]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[23]_i_10 
       (.I0(mul_ln33_4_reg_4020[22]),
        .I1(mul_ln33_5_reg_4070[22]),
        .I2(mul_ln33_7_reg_4075[22]),
        .O(\add_ln33_5_reg_4185[23]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[23]_i_11 
       (.I0(mul_ln33_4_reg_4020[21]),
        .I1(mul_ln33_5_reg_4070[21]),
        .I2(mul_ln33_7_reg_4075[21]),
        .O(\add_ln33_5_reg_4185[23]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[23]_i_12 
       (.I0(mul_ln33_4_reg_4020[20]),
        .I1(mul_ln33_5_reg_4070[20]),
        .I2(mul_ln33_7_reg_4075[20]),
        .O(\add_ln33_5_reg_4185[23]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[23]_i_13 
       (.I0(mul_ln33_4_reg_4020[19]),
        .I1(mul_ln33_5_reg_4070[19]),
        .I2(mul_ln33_7_reg_4075[19]),
        .O(\add_ln33_5_reg_4185[23]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[23]_i_2 
       (.I0(mul_ln33_6_reg_4025[22]),
        .I1(\add_ln33_5_reg_4185[23]_i_10_n_0 ),
        .I2(mul_ln33_4_reg_4020[21]),
        .I3(mul_ln33_7_reg_4075[21]),
        .I4(mul_ln33_5_reg_4070[21]),
        .O(\add_ln33_5_reg_4185[23]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[23]_i_3 
       (.I0(mul_ln33_6_reg_4025[21]),
        .I1(\add_ln33_5_reg_4185[23]_i_11_n_0 ),
        .I2(mul_ln33_4_reg_4020[20]),
        .I3(mul_ln33_7_reg_4075[20]),
        .I4(mul_ln33_5_reg_4070[20]),
        .O(\add_ln33_5_reg_4185[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[23]_i_4 
       (.I0(mul_ln33_6_reg_4025[20]),
        .I1(\add_ln33_5_reg_4185[23]_i_12_n_0 ),
        .I2(mul_ln33_4_reg_4020[19]),
        .I3(mul_ln33_7_reg_4075[19]),
        .I4(mul_ln33_5_reg_4070[19]),
        .O(\add_ln33_5_reg_4185[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[23]_i_5 
       (.I0(mul_ln33_6_reg_4025[19]),
        .I1(\add_ln33_5_reg_4185[23]_i_13_n_0 ),
        .I2(mul_ln33_4_reg_4020[18]),
        .I3(mul_ln33_7_reg_4075[18]),
        .I4(mul_ln33_5_reg_4070[18]),
        .O(\add_ln33_5_reg_4185[23]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[23]_i_6 
       (.I0(\add_ln33_5_reg_4185[23]_i_2_n_0 ),
        .I1(\add_ln33_5_reg_4185[27]_i_13_n_0 ),
        .I2(mul_ln33_6_reg_4025[23]),
        .I3(mul_ln33_5_reg_4070[22]),
        .I4(mul_ln33_7_reg_4075[22]),
        .I5(mul_ln33_4_reg_4020[22]),
        .O(\add_ln33_5_reg_4185[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[23]_i_7 
       (.I0(\add_ln33_5_reg_4185[23]_i_3_n_0 ),
        .I1(\add_ln33_5_reg_4185[23]_i_10_n_0 ),
        .I2(mul_ln33_6_reg_4025[22]),
        .I3(mul_ln33_5_reg_4070[21]),
        .I4(mul_ln33_7_reg_4075[21]),
        .I5(mul_ln33_4_reg_4020[21]),
        .O(\add_ln33_5_reg_4185[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[23]_i_8 
       (.I0(\add_ln33_5_reg_4185[23]_i_4_n_0 ),
        .I1(\add_ln33_5_reg_4185[23]_i_11_n_0 ),
        .I2(mul_ln33_6_reg_4025[21]),
        .I3(mul_ln33_5_reg_4070[20]),
        .I4(mul_ln33_7_reg_4075[20]),
        .I5(mul_ln33_4_reg_4020[20]),
        .O(\add_ln33_5_reg_4185[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[23]_i_9 
       (.I0(\add_ln33_5_reg_4185[23]_i_5_n_0 ),
        .I1(\add_ln33_5_reg_4185[23]_i_12_n_0 ),
        .I2(mul_ln33_6_reg_4025[20]),
        .I3(mul_ln33_5_reg_4070[19]),
        .I4(mul_ln33_7_reg_4075[19]),
        .I5(mul_ln33_4_reg_4020[19]),
        .O(\add_ln33_5_reg_4185[23]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[27]_i_10 
       (.I0(mul_ln33_4_reg_4020[26]),
        .I1(mul_ln33_5_reg_4070[26]),
        .I2(mul_ln33_7_reg_4075[26]),
        .O(\add_ln33_5_reg_4185[27]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[27]_i_11 
       (.I0(mul_ln33_4_reg_4020[25]),
        .I1(mul_ln33_5_reg_4070[25]),
        .I2(mul_ln33_7_reg_4075[25]),
        .O(\add_ln33_5_reg_4185[27]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[27]_i_12 
       (.I0(mul_ln33_4_reg_4020[24]),
        .I1(mul_ln33_5_reg_4070[24]),
        .I2(mul_ln33_7_reg_4075[24]),
        .O(\add_ln33_5_reg_4185[27]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[27]_i_13 
       (.I0(mul_ln33_4_reg_4020[23]),
        .I1(mul_ln33_5_reg_4070[23]),
        .I2(mul_ln33_7_reg_4075[23]),
        .O(\add_ln33_5_reg_4185[27]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[27]_i_2 
       (.I0(mul_ln33_6_reg_4025[26]),
        .I1(\add_ln33_5_reg_4185[27]_i_10_n_0 ),
        .I2(mul_ln33_4_reg_4020[25]),
        .I3(mul_ln33_7_reg_4075[25]),
        .I4(mul_ln33_5_reg_4070[25]),
        .O(\add_ln33_5_reg_4185[27]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[27]_i_3 
       (.I0(mul_ln33_6_reg_4025[25]),
        .I1(\add_ln33_5_reg_4185[27]_i_11_n_0 ),
        .I2(mul_ln33_4_reg_4020[24]),
        .I3(mul_ln33_7_reg_4075[24]),
        .I4(mul_ln33_5_reg_4070[24]),
        .O(\add_ln33_5_reg_4185[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[27]_i_4 
       (.I0(mul_ln33_6_reg_4025[24]),
        .I1(\add_ln33_5_reg_4185[27]_i_12_n_0 ),
        .I2(mul_ln33_4_reg_4020[23]),
        .I3(mul_ln33_7_reg_4075[23]),
        .I4(mul_ln33_5_reg_4070[23]),
        .O(\add_ln33_5_reg_4185[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[27]_i_5 
       (.I0(mul_ln33_6_reg_4025[23]),
        .I1(\add_ln33_5_reg_4185[27]_i_13_n_0 ),
        .I2(mul_ln33_4_reg_4020[22]),
        .I3(mul_ln33_7_reg_4075[22]),
        .I4(mul_ln33_5_reg_4070[22]),
        .O(\add_ln33_5_reg_4185[27]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[27]_i_6 
       (.I0(\add_ln33_5_reg_4185[27]_i_2_n_0 ),
        .I1(\add_ln33_5_reg_4185[31]_i_11_n_0 ),
        .I2(mul_ln33_6_reg_4025[27]),
        .I3(mul_ln33_5_reg_4070[26]),
        .I4(mul_ln33_7_reg_4075[26]),
        .I5(mul_ln33_4_reg_4020[26]),
        .O(\add_ln33_5_reg_4185[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[27]_i_7 
       (.I0(\add_ln33_5_reg_4185[27]_i_3_n_0 ),
        .I1(\add_ln33_5_reg_4185[27]_i_10_n_0 ),
        .I2(mul_ln33_6_reg_4025[26]),
        .I3(mul_ln33_5_reg_4070[25]),
        .I4(mul_ln33_7_reg_4075[25]),
        .I5(mul_ln33_4_reg_4020[25]),
        .O(\add_ln33_5_reg_4185[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[27]_i_8 
       (.I0(\add_ln33_5_reg_4185[27]_i_4_n_0 ),
        .I1(\add_ln33_5_reg_4185[27]_i_11_n_0 ),
        .I2(mul_ln33_6_reg_4025[25]),
        .I3(mul_ln33_5_reg_4070[24]),
        .I4(mul_ln33_7_reg_4075[24]),
        .I5(mul_ln33_4_reg_4020[24]),
        .O(\add_ln33_5_reg_4185[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[27]_i_9 
       (.I0(\add_ln33_5_reg_4185[27]_i_5_n_0 ),
        .I1(\add_ln33_5_reg_4185[27]_i_12_n_0 ),
        .I2(mul_ln33_6_reg_4025[24]),
        .I3(mul_ln33_5_reg_4070[23]),
        .I4(mul_ln33_7_reg_4075[23]),
        .I5(mul_ln33_4_reg_4020[23]),
        .O(\add_ln33_5_reg_4185[27]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[31]_i_10 
       (.I0(mul_ln33_4_reg_4020[28]),
        .I1(mul_ln33_5_reg_4070[28]),
        .I2(mul_ln33_7_reg_4075[28]),
        .O(\add_ln33_5_reg_4185[31]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[31]_i_11 
       (.I0(mul_ln33_4_reg_4020[27]),
        .I1(mul_ln33_5_reg_4070[27]),
        .I2(mul_ln33_7_reg_4075[27]),
        .O(\add_ln33_5_reg_4185[31]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_5_reg_4185[31]_i_12 
       (.I0(mul_ln33_5_reg_4070[29]),
        .I1(mul_ln33_7_reg_4075[29]),
        .I2(mul_ln33_4_reg_4020[29]),
        .O(\add_ln33_5_reg_4185[31]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_5_reg_4185[31]_i_13 
       (.I0(mul_ln33_7_reg_4075[31]),
        .I1(mul_ln33_5_reg_4070[31]),
        .I2(mul_ln33_4_reg_4020[31]),
        .I3(mul_ln33_6_reg_4025[31]),
        .O(\add_ln33_5_reg_4185[31]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[31]_i_14 
       (.I0(mul_ln33_4_reg_4020[30]),
        .I1(mul_ln33_5_reg_4070[30]),
        .I2(mul_ln33_7_reg_4075[30]),
        .O(\add_ln33_5_reg_4185[31]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[31]_i_2 
       (.I0(mul_ln33_6_reg_4025[29]),
        .I1(\add_ln33_5_reg_4185[31]_i_9_n_0 ),
        .I2(mul_ln33_4_reg_4020[28]),
        .I3(mul_ln33_7_reg_4075[28]),
        .I4(mul_ln33_5_reg_4070[28]),
        .O(\add_ln33_5_reg_4185[31]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[31]_i_3 
       (.I0(mul_ln33_6_reg_4025[28]),
        .I1(\add_ln33_5_reg_4185[31]_i_10_n_0 ),
        .I2(mul_ln33_4_reg_4020[27]),
        .I3(mul_ln33_7_reg_4075[27]),
        .I4(mul_ln33_5_reg_4070[27]),
        .O(\add_ln33_5_reg_4185[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[31]_i_4 
       (.I0(mul_ln33_6_reg_4025[27]),
        .I1(\add_ln33_5_reg_4185[31]_i_11_n_0 ),
        .I2(mul_ln33_4_reg_4020[26]),
        .I3(mul_ln33_7_reg_4075[26]),
        .I4(mul_ln33_5_reg_4070[26]),
        .O(\add_ln33_5_reg_4185[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hE187871E871E1E78)) 
    \add_ln33_5_reg_4185[31]_i_5 
       (.I0(\add_ln33_5_reg_4185[31]_i_12_n_0 ),
        .I1(mul_ln33_6_reg_4025[30]),
        .I2(\add_ln33_5_reg_4185[31]_i_13_n_0 ),
        .I3(mul_ln33_5_reg_4070[30]),
        .I4(mul_ln33_7_reg_4075[30]),
        .I5(mul_ln33_4_reg_4020[30]),
        .O(\add_ln33_5_reg_4185[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[31]_i_6 
       (.I0(\add_ln33_5_reg_4185[31]_i_2_n_0 ),
        .I1(\add_ln33_5_reg_4185[31]_i_14_n_0 ),
        .I2(mul_ln33_6_reg_4025[30]),
        .I3(mul_ln33_5_reg_4070[29]),
        .I4(mul_ln33_7_reg_4075[29]),
        .I5(mul_ln33_4_reg_4020[29]),
        .O(\add_ln33_5_reg_4185[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[31]_i_7 
       (.I0(\add_ln33_5_reg_4185[31]_i_3_n_0 ),
        .I1(\add_ln33_5_reg_4185[31]_i_9_n_0 ),
        .I2(mul_ln33_6_reg_4025[29]),
        .I3(mul_ln33_5_reg_4070[28]),
        .I4(mul_ln33_7_reg_4075[28]),
        .I5(mul_ln33_4_reg_4020[28]),
        .O(\add_ln33_5_reg_4185[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[31]_i_8 
       (.I0(\add_ln33_5_reg_4185[31]_i_4_n_0 ),
        .I1(\add_ln33_5_reg_4185[31]_i_10_n_0 ),
        .I2(mul_ln33_6_reg_4025[28]),
        .I3(mul_ln33_5_reg_4070[27]),
        .I4(mul_ln33_7_reg_4075[27]),
        .I5(mul_ln33_4_reg_4020[27]),
        .O(\add_ln33_5_reg_4185[31]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[31]_i_9 
       (.I0(mul_ln33_4_reg_4020[29]),
        .I1(mul_ln33_5_reg_4070[29]),
        .I2(mul_ln33_7_reg_4075[29]),
        .O(\add_ln33_5_reg_4185[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[3]_i_2 
       (.I0(mul_ln33_6_reg_4025[2]),
        .I1(\add_ln33_5_reg_4185[3]_i_9_n_0 ),
        .I2(mul_ln33_4_reg_4020[1]),
        .I3(mul_ln33_7_reg_4075[1]),
        .I4(mul_ln33_5_reg_4070[1]),
        .O(\add_ln33_5_reg_4185[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln33_5_reg_4185[3]_i_3 
       (.I0(mul_ln33_4_reg_4020[1]),
        .I1(mul_ln33_7_reg_4075[1]),
        .I2(mul_ln33_5_reg_4070[1]),
        .I3(mul_ln33_6_reg_4025[2]),
        .I4(\add_ln33_5_reg_4185[3]_i_9_n_0 ),
        .O(\add_ln33_5_reg_4185[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_5_reg_4185[3]_i_4 
       (.I0(mul_ln33_7_reg_4075[1]),
        .I1(mul_ln33_5_reg_4070[1]),
        .I2(mul_ln33_4_reg_4020[1]),
        .I3(mul_ln33_6_reg_4025[1]),
        .O(\add_ln33_5_reg_4185[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[3]_i_5 
       (.I0(\add_ln33_5_reg_4185[3]_i_2_n_0 ),
        .I1(\add_ln33_5_reg_4185[7]_i_13_n_0 ),
        .I2(mul_ln33_6_reg_4025[3]),
        .I3(mul_ln33_5_reg_4070[2]),
        .I4(mul_ln33_7_reg_4075[2]),
        .I5(mul_ln33_4_reg_4020[2]),
        .O(\add_ln33_5_reg_4185[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6999999699969666)) 
    \add_ln33_5_reg_4185[3]_i_6 
       (.I0(\add_ln33_5_reg_4185[3]_i_9_n_0 ),
        .I1(mul_ln33_6_reg_4025[2]),
        .I2(mul_ln33_4_reg_4020[1]),
        .I3(mul_ln33_5_reg_4070[1]),
        .I4(mul_ln33_7_reg_4075[1]),
        .I5(mul_ln33_6_reg_4025[1]),
        .O(\add_ln33_5_reg_4185[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h566A)) 
    \add_ln33_5_reg_4185[3]_i_7 
       (.I0(\add_ln33_5_reg_4185[3]_i_4_n_0 ),
        .I1(mul_ln33_4_reg_4020[0]),
        .I2(mul_ln33_7_reg_4075[0]),
        .I3(mul_ln33_5_reg_4070[0]),
        .O(\add_ln33_5_reg_4185[3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_5_reg_4185[3]_i_8 
       (.I0(mul_ln33_7_reg_4075[0]),
        .I1(mul_ln33_5_reg_4070[0]),
        .I2(mul_ln33_4_reg_4020[0]),
        .I3(mul_ln33_6_reg_4025[0]),
        .O(\add_ln33_5_reg_4185[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[3]_i_9 
       (.I0(mul_ln33_4_reg_4020[2]),
        .I1(mul_ln33_5_reg_4070[2]),
        .I2(mul_ln33_7_reg_4075[2]),
        .O(\add_ln33_5_reg_4185[3]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[7]_i_10 
       (.I0(mul_ln33_4_reg_4020[6]),
        .I1(mul_ln33_5_reg_4070[6]),
        .I2(mul_ln33_7_reg_4075[6]),
        .O(\add_ln33_5_reg_4185[7]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[7]_i_11 
       (.I0(mul_ln33_4_reg_4020[5]),
        .I1(mul_ln33_5_reg_4070[5]),
        .I2(mul_ln33_7_reg_4075[5]),
        .O(\add_ln33_5_reg_4185[7]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[7]_i_12 
       (.I0(mul_ln33_4_reg_4020[4]),
        .I1(mul_ln33_5_reg_4070[4]),
        .I2(mul_ln33_7_reg_4075[4]),
        .O(\add_ln33_5_reg_4185[7]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_5_reg_4185[7]_i_13 
       (.I0(mul_ln33_4_reg_4020[3]),
        .I1(mul_ln33_5_reg_4070[3]),
        .I2(mul_ln33_7_reg_4075[3]),
        .O(\add_ln33_5_reg_4185[7]_i_13_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[7]_i_2 
       (.I0(mul_ln33_6_reg_4025[6]),
        .I1(\add_ln33_5_reg_4185[7]_i_10_n_0 ),
        .I2(mul_ln33_4_reg_4020[5]),
        .I3(mul_ln33_7_reg_4075[5]),
        .I4(mul_ln33_5_reg_4070[5]),
        .O(\add_ln33_5_reg_4185[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[7]_i_3 
       (.I0(mul_ln33_6_reg_4025[5]),
        .I1(\add_ln33_5_reg_4185[7]_i_11_n_0 ),
        .I2(mul_ln33_4_reg_4020[4]),
        .I3(mul_ln33_7_reg_4075[4]),
        .I4(mul_ln33_5_reg_4070[4]),
        .O(\add_ln33_5_reg_4185[7]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[7]_i_4 
       (.I0(mul_ln33_6_reg_4025[4]),
        .I1(\add_ln33_5_reg_4185[7]_i_12_n_0 ),
        .I2(mul_ln33_4_reg_4020[3]),
        .I3(mul_ln33_7_reg_4075[3]),
        .I4(mul_ln33_5_reg_4070[3]),
        .O(\add_ln33_5_reg_4185[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEEE8E888)) 
    \add_ln33_5_reg_4185[7]_i_5 
       (.I0(mul_ln33_6_reg_4025[3]),
        .I1(\add_ln33_5_reg_4185[7]_i_13_n_0 ),
        .I2(mul_ln33_4_reg_4020[2]),
        .I3(mul_ln33_7_reg_4075[2]),
        .I4(mul_ln33_5_reg_4070[2]),
        .O(\add_ln33_5_reg_4185[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[7]_i_6 
       (.I0(\add_ln33_5_reg_4185[7]_i_2_n_0 ),
        .I1(\add_ln33_5_reg_4185[11]_i_13_n_0 ),
        .I2(mul_ln33_6_reg_4025[7]),
        .I3(mul_ln33_5_reg_4070[6]),
        .I4(mul_ln33_7_reg_4075[6]),
        .I5(mul_ln33_4_reg_4020[6]),
        .O(\add_ln33_5_reg_4185[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[7]_i_7 
       (.I0(\add_ln33_5_reg_4185[7]_i_3_n_0 ),
        .I1(\add_ln33_5_reg_4185[7]_i_10_n_0 ),
        .I2(mul_ln33_6_reg_4025[6]),
        .I3(mul_ln33_5_reg_4070[5]),
        .I4(mul_ln33_7_reg_4075[5]),
        .I5(mul_ln33_4_reg_4020[5]),
        .O(\add_ln33_5_reg_4185[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[7]_i_8 
       (.I0(\add_ln33_5_reg_4185[7]_i_4_n_0 ),
        .I1(\add_ln33_5_reg_4185[7]_i_11_n_0 ),
        .I2(mul_ln33_6_reg_4025[5]),
        .I3(mul_ln33_5_reg_4070[4]),
        .I4(mul_ln33_7_reg_4075[4]),
        .I5(mul_ln33_4_reg_4020[4]),
        .O(\add_ln33_5_reg_4185[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h6969699669969696)) 
    \add_ln33_5_reg_4185[7]_i_9 
       (.I0(\add_ln33_5_reg_4185[7]_i_5_n_0 ),
        .I1(\add_ln33_5_reg_4185[7]_i_12_n_0 ),
        .I2(mul_ln33_6_reg_4025[4]),
        .I3(mul_ln33_5_reg_4070[3]),
        .I4(mul_ln33_7_reg_4075[3]),
        .I5(mul_ln33_4_reg_4020[3]),
        .O(\add_ln33_5_reg_4185[7]_i_9_n_0 ));
  FDRE \add_ln33_5_reg_4185_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[0]),
        .Q(add_ln33_5_reg_4185[0]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[10]),
        .Q(add_ln33_5_reg_4185[10]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[11]),
        .Q(add_ln33_5_reg_4185[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_5_reg_4185_reg[11]_i_1 
       (.CI(\add_ln33_5_reg_4185_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_5_reg_4185_reg[11]_i_1_n_0 ,\add_ln33_5_reg_4185_reg[11]_i_1_n_1 ,\add_ln33_5_reg_4185_reg[11]_i_1_n_2 ,\add_ln33_5_reg_4185_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_5_reg_4185[11]_i_2_n_0 ,\add_ln33_5_reg_4185[11]_i_3_n_0 ,\add_ln33_5_reg_4185[11]_i_4_n_0 ,\add_ln33_5_reg_4185[11]_i_5_n_0 }),
        .O(add_ln33_5_fu_2977_p2[11:8]),
        .S({\add_ln33_5_reg_4185[11]_i_6_n_0 ,\add_ln33_5_reg_4185[11]_i_7_n_0 ,\add_ln33_5_reg_4185[11]_i_8_n_0 ,\add_ln33_5_reg_4185[11]_i_9_n_0 }));
  FDRE \add_ln33_5_reg_4185_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[12]),
        .Q(add_ln33_5_reg_4185[12]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[13]),
        .Q(add_ln33_5_reg_4185[13]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[14]),
        .Q(add_ln33_5_reg_4185[14]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[15]),
        .Q(add_ln33_5_reg_4185[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_5_reg_4185_reg[15]_i_1 
       (.CI(\add_ln33_5_reg_4185_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_5_reg_4185_reg[15]_i_1_n_0 ,\add_ln33_5_reg_4185_reg[15]_i_1_n_1 ,\add_ln33_5_reg_4185_reg[15]_i_1_n_2 ,\add_ln33_5_reg_4185_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_5_reg_4185[15]_i_2_n_0 ,\add_ln33_5_reg_4185[15]_i_3_n_0 ,\add_ln33_5_reg_4185[15]_i_4_n_0 ,\add_ln33_5_reg_4185[15]_i_5_n_0 }),
        .O(add_ln33_5_fu_2977_p2[15:12]),
        .S({\add_ln33_5_reg_4185[15]_i_6_n_0 ,\add_ln33_5_reg_4185[15]_i_7_n_0 ,\add_ln33_5_reg_4185[15]_i_8_n_0 ,\add_ln33_5_reg_4185[15]_i_9_n_0 }));
  FDRE \add_ln33_5_reg_4185_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[16]),
        .Q(add_ln33_5_reg_4185[16]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[17]),
        .Q(add_ln33_5_reg_4185[17]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[18]),
        .Q(add_ln33_5_reg_4185[18]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[19]),
        .Q(add_ln33_5_reg_4185[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_5_reg_4185_reg[19]_i_1 
       (.CI(\add_ln33_5_reg_4185_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_5_reg_4185_reg[19]_i_1_n_0 ,\add_ln33_5_reg_4185_reg[19]_i_1_n_1 ,\add_ln33_5_reg_4185_reg[19]_i_1_n_2 ,\add_ln33_5_reg_4185_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_5_reg_4185[19]_i_2_n_0 ,\add_ln33_5_reg_4185[19]_i_3_n_0 ,\add_ln33_5_reg_4185[19]_i_4_n_0 ,\add_ln33_5_reg_4185[19]_i_5_n_0 }),
        .O(add_ln33_5_fu_2977_p2[19:16]),
        .S({\add_ln33_5_reg_4185[19]_i_6_n_0 ,\add_ln33_5_reg_4185[19]_i_7_n_0 ,\add_ln33_5_reg_4185[19]_i_8_n_0 ,\add_ln33_5_reg_4185[19]_i_9_n_0 }));
  FDRE \add_ln33_5_reg_4185_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[1]),
        .Q(add_ln33_5_reg_4185[1]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[20]),
        .Q(add_ln33_5_reg_4185[20]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[21]),
        .Q(add_ln33_5_reg_4185[21]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[22]),
        .Q(add_ln33_5_reg_4185[22]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[23]),
        .Q(add_ln33_5_reg_4185[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_5_reg_4185_reg[23]_i_1 
       (.CI(\add_ln33_5_reg_4185_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_5_reg_4185_reg[23]_i_1_n_0 ,\add_ln33_5_reg_4185_reg[23]_i_1_n_1 ,\add_ln33_5_reg_4185_reg[23]_i_1_n_2 ,\add_ln33_5_reg_4185_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_5_reg_4185[23]_i_2_n_0 ,\add_ln33_5_reg_4185[23]_i_3_n_0 ,\add_ln33_5_reg_4185[23]_i_4_n_0 ,\add_ln33_5_reg_4185[23]_i_5_n_0 }),
        .O(add_ln33_5_fu_2977_p2[23:20]),
        .S({\add_ln33_5_reg_4185[23]_i_6_n_0 ,\add_ln33_5_reg_4185[23]_i_7_n_0 ,\add_ln33_5_reg_4185[23]_i_8_n_0 ,\add_ln33_5_reg_4185[23]_i_9_n_0 }));
  FDRE \add_ln33_5_reg_4185_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[24]),
        .Q(add_ln33_5_reg_4185[24]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[25]),
        .Q(add_ln33_5_reg_4185[25]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[26]),
        .Q(add_ln33_5_reg_4185[26]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[27]),
        .Q(add_ln33_5_reg_4185[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_5_reg_4185_reg[27]_i_1 
       (.CI(\add_ln33_5_reg_4185_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_5_reg_4185_reg[27]_i_1_n_0 ,\add_ln33_5_reg_4185_reg[27]_i_1_n_1 ,\add_ln33_5_reg_4185_reg[27]_i_1_n_2 ,\add_ln33_5_reg_4185_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_5_reg_4185[27]_i_2_n_0 ,\add_ln33_5_reg_4185[27]_i_3_n_0 ,\add_ln33_5_reg_4185[27]_i_4_n_0 ,\add_ln33_5_reg_4185[27]_i_5_n_0 }),
        .O(add_ln33_5_fu_2977_p2[27:24]),
        .S({\add_ln33_5_reg_4185[27]_i_6_n_0 ,\add_ln33_5_reg_4185[27]_i_7_n_0 ,\add_ln33_5_reg_4185[27]_i_8_n_0 ,\add_ln33_5_reg_4185[27]_i_9_n_0 }));
  FDRE \add_ln33_5_reg_4185_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[28]),
        .Q(add_ln33_5_reg_4185[28]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[29]),
        .Q(add_ln33_5_reg_4185[29]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[2]),
        .Q(add_ln33_5_reg_4185[2]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[30]),
        .Q(add_ln33_5_reg_4185[30]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[31]),
        .Q(add_ln33_5_reg_4185[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_5_reg_4185_reg[31]_i_1 
       (.CI(\add_ln33_5_reg_4185_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_5_reg_4185_reg[31]_i_1_CO_UNCONNECTED [3],\add_ln33_5_reg_4185_reg[31]_i_1_n_1 ,\add_ln33_5_reg_4185_reg[31]_i_1_n_2 ,\add_ln33_5_reg_4185_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln33_5_reg_4185[31]_i_2_n_0 ,\add_ln33_5_reg_4185[31]_i_3_n_0 ,\add_ln33_5_reg_4185[31]_i_4_n_0 }),
        .O(add_ln33_5_fu_2977_p2[31:28]),
        .S({\add_ln33_5_reg_4185[31]_i_5_n_0 ,\add_ln33_5_reg_4185[31]_i_6_n_0 ,\add_ln33_5_reg_4185[31]_i_7_n_0 ,\add_ln33_5_reg_4185[31]_i_8_n_0 }));
  FDRE \add_ln33_5_reg_4185_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[3]),
        .Q(add_ln33_5_reg_4185[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_5_reg_4185_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_5_reg_4185_reg[3]_i_1_n_0 ,\add_ln33_5_reg_4185_reg[3]_i_1_n_1 ,\add_ln33_5_reg_4185_reg[3]_i_1_n_2 ,\add_ln33_5_reg_4185_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_5_reg_4185[3]_i_2_n_0 ,\add_ln33_5_reg_4185[3]_i_3_n_0 ,\add_ln33_5_reg_4185[3]_i_4_n_0 ,mul_ln33_6_reg_4025[0]}),
        .O(add_ln33_5_fu_2977_p2[3:0]),
        .S({\add_ln33_5_reg_4185[3]_i_5_n_0 ,\add_ln33_5_reg_4185[3]_i_6_n_0 ,\add_ln33_5_reg_4185[3]_i_7_n_0 ,\add_ln33_5_reg_4185[3]_i_8_n_0 }));
  FDRE \add_ln33_5_reg_4185_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[4]),
        .Q(add_ln33_5_reg_4185[4]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[5]),
        .Q(add_ln33_5_reg_4185[5]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[6]),
        .Q(add_ln33_5_reg_4185[6]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[7]),
        .Q(add_ln33_5_reg_4185[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_5_reg_4185_reg[7]_i_1 
       (.CI(\add_ln33_5_reg_4185_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_5_reg_4185_reg[7]_i_1_n_0 ,\add_ln33_5_reg_4185_reg[7]_i_1_n_1 ,\add_ln33_5_reg_4185_reg[7]_i_1_n_2 ,\add_ln33_5_reg_4185_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_5_reg_4185[7]_i_2_n_0 ,\add_ln33_5_reg_4185[7]_i_3_n_0 ,\add_ln33_5_reg_4185[7]_i_4_n_0 ,\add_ln33_5_reg_4185[7]_i_5_n_0 }),
        .O(add_ln33_5_fu_2977_p2[7:4]),
        .S({\add_ln33_5_reg_4185[7]_i_6_n_0 ,\add_ln33_5_reg_4185[7]_i_7_n_0 ,\add_ln33_5_reg_4185[7]_i_8_n_0 ,\add_ln33_5_reg_4185[7]_i_9_n_0 }));
  FDRE \add_ln33_5_reg_4185_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[8]),
        .Q(add_ln33_5_reg_4185[8]),
        .R(1'b0));
  FDRE \add_ln33_5_reg_4185_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(add_ln33_5_fu_2977_p2[9]),
        .Q(add_ln33_5_reg_4185[9]),
        .R(1'b0));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[11]_i_11 
       (.I0(mul_ln33_1_reg_4150[6]),
        .I1(mul_ln33_2_reg_4155[6]),
        .I2(add_ln33_5_reg_4185[6]),
        .O(\add_ln33_6_reg_4220[11]_i_11_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[11]_i_12 
       (.I0(mul_ln33_1_reg_4150[5]),
        .I1(mul_ln33_2_reg_4155[5]),
        .I2(add_ln33_5_reg_4185[5]),
        .O(\add_ln33_6_reg_4220[11]_i_12_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[11]_i_13 
       (.I0(mul_ln33_1_reg_4150[4]),
        .I1(mul_ln33_2_reg_4155[4]),
        .I2(add_ln33_5_reg_4185[4]),
        .O(\add_ln33_6_reg_4220[11]_i_13_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[11]_i_14 
       (.I0(mul_ln33_1_reg_4150[3]),
        .I1(mul_ln33_2_reg_4155[3]),
        .I2(add_ln33_5_reg_4185[3]),
        .O(\add_ln33_6_reg_4220[11]_i_14_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[11]_i_15 
       (.I0(mul_ln33_1_reg_4150[7]),
        .I1(mul_ln33_2_reg_4155[7]),
        .I2(add_ln33_5_reg_4185[7]),
        .I3(\add_ln33_6_reg_4220[11]_i_11_n_0 ),
        .O(\add_ln33_6_reg_4220[11]_i_15_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[11]_i_16 
       (.I0(mul_ln33_1_reg_4150[6]),
        .I1(mul_ln33_2_reg_4155[6]),
        .I2(add_ln33_5_reg_4185[6]),
        .I3(\add_ln33_6_reg_4220[11]_i_12_n_0 ),
        .O(\add_ln33_6_reg_4220[11]_i_16_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[11]_i_17 
       (.I0(mul_ln33_1_reg_4150[5]),
        .I1(mul_ln33_2_reg_4155[5]),
        .I2(add_ln33_5_reg_4185[5]),
        .I3(\add_ln33_6_reg_4220[11]_i_13_n_0 ),
        .O(\add_ln33_6_reg_4220[11]_i_17_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[11]_i_18 
       (.I0(mul_ln33_1_reg_4150[4]),
        .I1(mul_ln33_2_reg_4155[4]),
        .I2(add_ln33_5_reg_4185[4]),
        .I3(\add_ln33_6_reg_4220[11]_i_14_n_0 ),
        .O(\add_ln33_6_reg_4220[11]_i_18_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[11]_i_2 
       (.I0(\add_ln33_6_reg_4220_reg[15]_i_10_n_5 ),
        .I1(mul_ln33_reg_4065[10]),
        .I2(mul_ln33_3_reg_4160[10]),
        .O(\add_ln33_6_reg_4220[11]_i_2_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[11]_i_3 
       (.I0(\add_ln33_6_reg_4220_reg[15]_i_10_n_6 ),
        .I1(mul_ln33_reg_4065[9]),
        .I2(mul_ln33_3_reg_4160[9]),
        .O(\add_ln33_6_reg_4220[11]_i_3_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[11]_i_4 
       (.I0(\add_ln33_6_reg_4220_reg[15]_i_10_n_7 ),
        .I1(mul_ln33_reg_4065[8]),
        .I2(mul_ln33_3_reg_4160[8]),
        .O(\add_ln33_6_reg_4220[11]_i_4_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[11]_i_5 
       (.I0(\add_ln33_6_reg_4220_reg[11]_i_10_n_4 ),
        .I1(mul_ln33_reg_4065[7]),
        .I2(mul_ln33_3_reg_4160[7]),
        .O(\add_ln33_6_reg_4220[11]_i_5_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[11]_i_6 
       (.I0(\add_ln33_6_reg_4220_reg[15]_i_10_n_4 ),
        .I1(mul_ln33_reg_4065[11]),
        .I2(mul_ln33_3_reg_4160[11]),
        .I3(\add_ln33_6_reg_4220[11]_i_2_n_0 ),
        .O(\add_ln33_6_reg_4220[11]_i_6_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[11]_i_7 
       (.I0(\add_ln33_6_reg_4220_reg[15]_i_10_n_5 ),
        .I1(mul_ln33_reg_4065[10]),
        .I2(mul_ln33_3_reg_4160[10]),
        .I3(\add_ln33_6_reg_4220[11]_i_3_n_0 ),
        .O(\add_ln33_6_reg_4220[11]_i_7_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[11]_i_8 
       (.I0(\add_ln33_6_reg_4220_reg[15]_i_10_n_6 ),
        .I1(mul_ln33_reg_4065[9]),
        .I2(mul_ln33_3_reg_4160[9]),
        .I3(\add_ln33_6_reg_4220[11]_i_4_n_0 ),
        .O(\add_ln33_6_reg_4220[11]_i_8_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[11]_i_9 
       (.I0(\add_ln33_6_reg_4220_reg[15]_i_10_n_7 ),
        .I1(mul_ln33_reg_4065[8]),
        .I2(mul_ln33_3_reg_4160[8]),
        .I3(\add_ln33_6_reg_4220[11]_i_5_n_0 ),
        .O(\add_ln33_6_reg_4220[11]_i_9_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[15]_i_11 
       (.I0(mul_ln33_1_reg_4150[10]),
        .I1(mul_ln33_2_reg_4155[10]),
        .I2(add_ln33_5_reg_4185[10]),
        .O(\add_ln33_6_reg_4220[15]_i_11_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[15]_i_12 
       (.I0(mul_ln33_1_reg_4150[9]),
        .I1(mul_ln33_2_reg_4155[9]),
        .I2(add_ln33_5_reg_4185[9]),
        .O(\add_ln33_6_reg_4220[15]_i_12_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[15]_i_13 
       (.I0(mul_ln33_1_reg_4150[8]),
        .I1(mul_ln33_2_reg_4155[8]),
        .I2(add_ln33_5_reg_4185[8]),
        .O(\add_ln33_6_reg_4220[15]_i_13_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[15]_i_14 
       (.I0(mul_ln33_1_reg_4150[7]),
        .I1(mul_ln33_2_reg_4155[7]),
        .I2(add_ln33_5_reg_4185[7]),
        .O(\add_ln33_6_reg_4220[15]_i_14_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[15]_i_15 
       (.I0(mul_ln33_1_reg_4150[11]),
        .I1(mul_ln33_2_reg_4155[11]),
        .I2(add_ln33_5_reg_4185[11]),
        .I3(\add_ln33_6_reg_4220[15]_i_11_n_0 ),
        .O(\add_ln33_6_reg_4220[15]_i_15_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[15]_i_16 
       (.I0(mul_ln33_1_reg_4150[10]),
        .I1(mul_ln33_2_reg_4155[10]),
        .I2(add_ln33_5_reg_4185[10]),
        .I3(\add_ln33_6_reg_4220[15]_i_12_n_0 ),
        .O(\add_ln33_6_reg_4220[15]_i_16_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[15]_i_17 
       (.I0(mul_ln33_1_reg_4150[9]),
        .I1(mul_ln33_2_reg_4155[9]),
        .I2(add_ln33_5_reg_4185[9]),
        .I3(\add_ln33_6_reg_4220[15]_i_13_n_0 ),
        .O(\add_ln33_6_reg_4220[15]_i_17_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[15]_i_18 
       (.I0(mul_ln33_1_reg_4150[8]),
        .I1(mul_ln33_2_reg_4155[8]),
        .I2(add_ln33_5_reg_4185[8]),
        .I3(\add_ln33_6_reg_4220[15]_i_14_n_0 ),
        .O(\add_ln33_6_reg_4220[15]_i_18_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[15]_i_2 
       (.I0(\add_ln33_6_reg_4220_reg[19]_i_10_n_5 ),
        .I1(mul_ln33_reg_4065[14]),
        .I2(mul_ln33_3_reg_4160[14]),
        .O(\add_ln33_6_reg_4220[15]_i_2_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[15]_i_3 
       (.I0(\add_ln33_6_reg_4220_reg[19]_i_10_n_6 ),
        .I1(mul_ln33_reg_4065[13]),
        .I2(mul_ln33_3_reg_4160[13]),
        .O(\add_ln33_6_reg_4220[15]_i_3_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[15]_i_4 
       (.I0(\add_ln33_6_reg_4220_reg[19]_i_10_n_7 ),
        .I1(mul_ln33_reg_4065[12]),
        .I2(mul_ln33_3_reg_4160[12]),
        .O(\add_ln33_6_reg_4220[15]_i_4_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[15]_i_5 
       (.I0(\add_ln33_6_reg_4220_reg[15]_i_10_n_4 ),
        .I1(mul_ln33_reg_4065[11]),
        .I2(mul_ln33_3_reg_4160[11]),
        .O(\add_ln33_6_reg_4220[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[15]_i_6 
       (.I0(\add_ln33_6_reg_4220_reg[19]_i_10_n_4 ),
        .I1(mul_ln33_reg_4065[15]),
        .I2(mul_ln33_3_reg_4160[15]),
        .I3(\add_ln33_6_reg_4220[15]_i_2_n_0 ),
        .O(\add_ln33_6_reg_4220[15]_i_6_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[15]_i_7 
       (.I0(\add_ln33_6_reg_4220_reg[19]_i_10_n_5 ),
        .I1(mul_ln33_reg_4065[14]),
        .I2(mul_ln33_3_reg_4160[14]),
        .I3(\add_ln33_6_reg_4220[15]_i_3_n_0 ),
        .O(\add_ln33_6_reg_4220[15]_i_7_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[15]_i_8 
       (.I0(\add_ln33_6_reg_4220_reg[19]_i_10_n_6 ),
        .I1(mul_ln33_reg_4065[13]),
        .I2(mul_ln33_3_reg_4160[13]),
        .I3(\add_ln33_6_reg_4220[15]_i_4_n_0 ),
        .O(\add_ln33_6_reg_4220[15]_i_8_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[15]_i_9 
       (.I0(\add_ln33_6_reg_4220_reg[19]_i_10_n_7 ),
        .I1(mul_ln33_reg_4065[12]),
        .I2(mul_ln33_3_reg_4160[12]),
        .I3(\add_ln33_6_reg_4220[15]_i_5_n_0 ),
        .O(\add_ln33_6_reg_4220[15]_i_9_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[19]_i_11 
       (.I0(mul_ln33_1_reg_4150[14]),
        .I1(mul_ln33_2_reg_4155[14]),
        .I2(add_ln33_5_reg_4185[14]),
        .O(\add_ln33_6_reg_4220[19]_i_11_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[19]_i_12 
       (.I0(mul_ln33_1_reg_4150[13]),
        .I1(mul_ln33_2_reg_4155[13]),
        .I2(add_ln33_5_reg_4185[13]),
        .O(\add_ln33_6_reg_4220[19]_i_12_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[19]_i_13 
       (.I0(mul_ln33_1_reg_4150[12]),
        .I1(mul_ln33_2_reg_4155[12]),
        .I2(add_ln33_5_reg_4185[12]),
        .O(\add_ln33_6_reg_4220[19]_i_13_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[19]_i_14 
       (.I0(mul_ln33_1_reg_4150[11]),
        .I1(mul_ln33_2_reg_4155[11]),
        .I2(add_ln33_5_reg_4185[11]),
        .O(\add_ln33_6_reg_4220[19]_i_14_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[19]_i_15 
       (.I0(mul_ln33_1_reg_4150[15]),
        .I1(mul_ln33_2_reg_4155[15]),
        .I2(add_ln33_5_reg_4185[15]),
        .I3(\add_ln33_6_reg_4220[19]_i_11_n_0 ),
        .O(\add_ln33_6_reg_4220[19]_i_15_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[19]_i_16 
       (.I0(mul_ln33_1_reg_4150[14]),
        .I1(mul_ln33_2_reg_4155[14]),
        .I2(add_ln33_5_reg_4185[14]),
        .I3(\add_ln33_6_reg_4220[19]_i_12_n_0 ),
        .O(\add_ln33_6_reg_4220[19]_i_16_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[19]_i_17 
       (.I0(mul_ln33_1_reg_4150[13]),
        .I1(mul_ln33_2_reg_4155[13]),
        .I2(add_ln33_5_reg_4185[13]),
        .I3(\add_ln33_6_reg_4220[19]_i_13_n_0 ),
        .O(\add_ln33_6_reg_4220[19]_i_17_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[19]_i_18 
       (.I0(mul_ln33_1_reg_4150[12]),
        .I1(mul_ln33_2_reg_4155[12]),
        .I2(add_ln33_5_reg_4185[12]),
        .I3(\add_ln33_6_reg_4220[19]_i_14_n_0 ),
        .O(\add_ln33_6_reg_4220[19]_i_18_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[19]_i_2 
       (.I0(\add_ln33_6_reg_4220_reg[23]_i_10_n_5 ),
        .I1(mul_ln33_reg_4065[18]),
        .I2(mul_ln33_3_reg_4160[18]),
        .O(\add_ln33_6_reg_4220[19]_i_2_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[19]_i_3 
       (.I0(\add_ln33_6_reg_4220_reg[23]_i_10_n_6 ),
        .I1(mul_ln33_reg_4065[17]),
        .I2(mul_ln33_3_reg_4160[17]),
        .O(\add_ln33_6_reg_4220[19]_i_3_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[19]_i_4 
       (.I0(\add_ln33_6_reg_4220_reg[23]_i_10_n_7 ),
        .I1(mul_ln33_reg_4065[16]),
        .I2(mul_ln33_3_reg_4160[16]),
        .O(\add_ln33_6_reg_4220[19]_i_4_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[19]_i_5 
       (.I0(\add_ln33_6_reg_4220_reg[19]_i_10_n_4 ),
        .I1(mul_ln33_reg_4065[15]),
        .I2(mul_ln33_3_reg_4160[15]),
        .O(\add_ln33_6_reg_4220[19]_i_5_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[19]_i_6 
       (.I0(\add_ln33_6_reg_4220_reg[23]_i_10_n_4 ),
        .I1(mul_ln33_reg_4065[19]),
        .I2(mul_ln33_3_reg_4160[19]),
        .I3(\add_ln33_6_reg_4220[19]_i_2_n_0 ),
        .O(\add_ln33_6_reg_4220[19]_i_6_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[19]_i_7 
       (.I0(\add_ln33_6_reg_4220_reg[23]_i_10_n_5 ),
        .I1(mul_ln33_reg_4065[18]),
        .I2(mul_ln33_3_reg_4160[18]),
        .I3(\add_ln33_6_reg_4220[19]_i_3_n_0 ),
        .O(\add_ln33_6_reg_4220[19]_i_7_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[19]_i_8 
       (.I0(\add_ln33_6_reg_4220_reg[23]_i_10_n_6 ),
        .I1(mul_ln33_reg_4065[17]),
        .I2(mul_ln33_3_reg_4160[17]),
        .I3(\add_ln33_6_reg_4220[19]_i_4_n_0 ),
        .O(\add_ln33_6_reg_4220[19]_i_8_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[19]_i_9 
       (.I0(\add_ln33_6_reg_4220_reg[23]_i_10_n_7 ),
        .I1(mul_ln33_reg_4065[16]),
        .I2(mul_ln33_3_reg_4160[16]),
        .I3(\add_ln33_6_reg_4220[19]_i_5_n_0 ),
        .O(\add_ln33_6_reg_4220[19]_i_9_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[23]_i_11 
       (.I0(mul_ln33_1_reg_4150[18]),
        .I1(mul_ln33_2_reg_4155[18]),
        .I2(add_ln33_5_reg_4185[18]),
        .O(\add_ln33_6_reg_4220[23]_i_11_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[23]_i_12 
       (.I0(mul_ln33_1_reg_4150[17]),
        .I1(mul_ln33_2_reg_4155[17]),
        .I2(add_ln33_5_reg_4185[17]),
        .O(\add_ln33_6_reg_4220[23]_i_12_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[23]_i_13 
       (.I0(mul_ln33_1_reg_4150[16]),
        .I1(mul_ln33_2_reg_4155[16]),
        .I2(add_ln33_5_reg_4185[16]),
        .O(\add_ln33_6_reg_4220[23]_i_13_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[23]_i_14 
       (.I0(mul_ln33_1_reg_4150[15]),
        .I1(mul_ln33_2_reg_4155[15]),
        .I2(add_ln33_5_reg_4185[15]),
        .O(\add_ln33_6_reg_4220[23]_i_14_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[23]_i_15 
       (.I0(mul_ln33_1_reg_4150[19]),
        .I1(mul_ln33_2_reg_4155[19]),
        .I2(add_ln33_5_reg_4185[19]),
        .I3(\add_ln33_6_reg_4220[23]_i_11_n_0 ),
        .O(\add_ln33_6_reg_4220[23]_i_15_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[23]_i_16 
       (.I0(mul_ln33_1_reg_4150[18]),
        .I1(mul_ln33_2_reg_4155[18]),
        .I2(add_ln33_5_reg_4185[18]),
        .I3(\add_ln33_6_reg_4220[23]_i_12_n_0 ),
        .O(\add_ln33_6_reg_4220[23]_i_16_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[23]_i_17 
       (.I0(mul_ln33_1_reg_4150[17]),
        .I1(mul_ln33_2_reg_4155[17]),
        .I2(add_ln33_5_reg_4185[17]),
        .I3(\add_ln33_6_reg_4220[23]_i_13_n_0 ),
        .O(\add_ln33_6_reg_4220[23]_i_17_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[23]_i_18 
       (.I0(mul_ln33_1_reg_4150[16]),
        .I1(mul_ln33_2_reg_4155[16]),
        .I2(add_ln33_5_reg_4185[16]),
        .I3(\add_ln33_6_reg_4220[23]_i_14_n_0 ),
        .O(\add_ln33_6_reg_4220[23]_i_18_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[23]_i_2 
       (.I0(\add_ln33_6_reg_4220_reg[27]_i_10_n_5 ),
        .I1(mul_ln33_reg_4065[22]),
        .I2(mul_ln33_3_reg_4160[22]),
        .O(\add_ln33_6_reg_4220[23]_i_2_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[23]_i_3 
       (.I0(\add_ln33_6_reg_4220_reg[27]_i_10_n_6 ),
        .I1(mul_ln33_reg_4065[21]),
        .I2(mul_ln33_3_reg_4160[21]),
        .O(\add_ln33_6_reg_4220[23]_i_3_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[23]_i_4 
       (.I0(\add_ln33_6_reg_4220_reg[27]_i_10_n_7 ),
        .I1(mul_ln33_reg_4065[20]),
        .I2(mul_ln33_3_reg_4160[20]),
        .O(\add_ln33_6_reg_4220[23]_i_4_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[23]_i_5 
       (.I0(\add_ln33_6_reg_4220_reg[23]_i_10_n_4 ),
        .I1(mul_ln33_reg_4065[19]),
        .I2(mul_ln33_3_reg_4160[19]),
        .O(\add_ln33_6_reg_4220[23]_i_5_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[23]_i_6 
       (.I0(\add_ln33_6_reg_4220_reg[27]_i_10_n_4 ),
        .I1(mul_ln33_reg_4065[23]),
        .I2(mul_ln33_3_reg_4160[23]),
        .I3(\add_ln33_6_reg_4220[23]_i_2_n_0 ),
        .O(\add_ln33_6_reg_4220[23]_i_6_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[23]_i_7 
       (.I0(\add_ln33_6_reg_4220_reg[27]_i_10_n_5 ),
        .I1(mul_ln33_reg_4065[22]),
        .I2(mul_ln33_3_reg_4160[22]),
        .I3(\add_ln33_6_reg_4220[23]_i_3_n_0 ),
        .O(\add_ln33_6_reg_4220[23]_i_7_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[23]_i_8 
       (.I0(\add_ln33_6_reg_4220_reg[27]_i_10_n_6 ),
        .I1(mul_ln33_reg_4065[21]),
        .I2(mul_ln33_3_reg_4160[21]),
        .I3(\add_ln33_6_reg_4220[23]_i_4_n_0 ),
        .O(\add_ln33_6_reg_4220[23]_i_8_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[23]_i_9 
       (.I0(\add_ln33_6_reg_4220_reg[27]_i_10_n_7 ),
        .I1(mul_ln33_reg_4065[20]),
        .I2(mul_ln33_3_reg_4160[20]),
        .I3(\add_ln33_6_reg_4220[23]_i_5_n_0 ),
        .O(\add_ln33_6_reg_4220[23]_i_9_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[27]_i_11 
       (.I0(mul_ln33_1_reg_4150[22]),
        .I1(mul_ln33_2_reg_4155[22]),
        .I2(add_ln33_5_reg_4185[22]),
        .O(\add_ln33_6_reg_4220[27]_i_11_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[27]_i_12 
       (.I0(mul_ln33_1_reg_4150[21]),
        .I1(mul_ln33_2_reg_4155[21]),
        .I2(add_ln33_5_reg_4185[21]),
        .O(\add_ln33_6_reg_4220[27]_i_12_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[27]_i_13 
       (.I0(mul_ln33_1_reg_4150[20]),
        .I1(mul_ln33_2_reg_4155[20]),
        .I2(add_ln33_5_reg_4185[20]),
        .O(\add_ln33_6_reg_4220[27]_i_13_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[27]_i_14 
       (.I0(mul_ln33_1_reg_4150[19]),
        .I1(mul_ln33_2_reg_4155[19]),
        .I2(add_ln33_5_reg_4185[19]),
        .O(\add_ln33_6_reg_4220[27]_i_14_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[27]_i_15 
       (.I0(mul_ln33_1_reg_4150[23]),
        .I1(mul_ln33_2_reg_4155[23]),
        .I2(add_ln33_5_reg_4185[23]),
        .I3(\add_ln33_6_reg_4220[27]_i_11_n_0 ),
        .O(\add_ln33_6_reg_4220[27]_i_15_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[27]_i_16 
       (.I0(mul_ln33_1_reg_4150[22]),
        .I1(mul_ln33_2_reg_4155[22]),
        .I2(add_ln33_5_reg_4185[22]),
        .I3(\add_ln33_6_reg_4220[27]_i_12_n_0 ),
        .O(\add_ln33_6_reg_4220[27]_i_16_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[27]_i_17 
       (.I0(mul_ln33_1_reg_4150[21]),
        .I1(mul_ln33_2_reg_4155[21]),
        .I2(add_ln33_5_reg_4185[21]),
        .I3(\add_ln33_6_reg_4220[27]_i_13_n_0 ),
        .O(\add_ln33_6_reg_4220[27]_i_17_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[27]_i_18 
       (.I0(mul_ln33_1_reg_4150[20]),
        .I1(mul_ln33_2_reg_4155[20]),
        .I2(add_ln33_5_reg_4185[20]),
        .I3(\add_ln33_6_reg_4220[27]_i_14_n_0 ),
        .O(\add_ln33_6_reg_4220[27]_i_18_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[27]_i_2 
       (.I0(\add_ln33_6_reg_4220_reg[31]_i_11_n_5 ),
        .I1(mul_ln33_reg_4065[26]),
        .I2(mul_ln33_3_reg_4160[26]),
        .O(\add_ln33_6_reg_4220[27]_i_2_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[27]_i_3 
       (.I0(\add_ln33_6_reg_4220_reg[31]_i_11_n_6 ),
        .I1(mul_ln33_reg_4065[25]),
        .I2(mul_ln33_3_reg_4160[25]),
        .O(\add_ln33_6_reg_4220[27]_i_3_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[27]_i_4 
       (.I0(\add_ln33_6_reg_4220_reg[31]_i_11_n_7 ),
        .I1(mul_ln33_reg_4065[24]),
        .I2(mul_ln33_3_reg_4160[24]),
        .O(\add_ln33_6_reg_4220[27]_i_4_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[27]_i_5 
       (.I0(\add_ln33_6_reg_4220_reg[27]_i_10_n_4 ),
        .I1(mul_ln33_reg_4065[23]),
        .I2(mul_ln33_3_reg_4160[23]),
        .O(\add_ln33_6_reg_4220[27]_i_5_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[27]_i_6 
       (.I0(\add_ln33_6_reg_4220_reg[31]_i_11_n_4 ),
        .I1(mul_ln33_reg_4065[27]),
        .I2(mul_ln33_3_reg_4160[27]),
        .I3(\add_ln33_6_reg_4220[27]_i_2_n_0 ),
        .O(\add_ln33_6_reg_4220[27]_i_6_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[27]_i_7 
       (.I0(\add_ln33_6_reg_4220_reg[31]_i_11_n_5 ),
        .I1(mul_ln33_reg_4065[26]),
        .I2(mul_ln33_3_reg_4160[26]),
        .I3(\add_ln33_6_reg_4220[27]_i_3_n_0 ),
        .O(\add_ln33_6_reg_4220[27]_i_7_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[27]_i_8 
       (.I0(\add_ln33_6_reg_4220_reg[31]_i_11_n_6 ),
        .I1(mul_ln33_reg_4065[25]),
        .I2(mul_ln33_3_reg_4160[25]),
        .I3(\add_ln33_6_reg_4220[27]_i_4_n_0 ),
        .O(\add_ln33_6_reg_4220[27]_i_8_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[27]_i_9 
       (.I0(\add_ln33_6_reg_4220_reg[31]_i_11_n_7 ),
        .I1(mul_ln33_reg_4065[24]),
        .I2(mul_ln33_3_reg_4160[24]),
        .I3(\add_ln33_6_reg_4220[27]_i_5_n_0 ),
        .O(\add_ln33_6_reg_4220[27]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln33_6_reg_4220[31]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(icmp_ln24_reg_3246_pp2_iter2_reg),
        .O(add_ln33_13_reg_42250));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[31]_i_12 
       (.I0(mul_ln33_1_reg_4150[29]),
        .I1(mul_ln33_2_reg_4155[29]),
        .I2(add_ln33_5_reg_4185[29]),
        .O(\add_ln33_6_reg_4220[31]_i_12_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[31]_i_13 
       (.I0(mul_ln33_1_reg_4150[28]),
        .I1(mul_ln33_2_reg_4155[28]),
        .I2(add_ln33_5_reg_4185[28]),
        .O(\add_ln33_6_reg_4220[31]_i_13_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[31]_i_14 
       (.I0(mul_ln33_1_reg_4150[27]),
        .I1(mul_ln33_2_reg_4155[27]),
        .I2(add_ln33_5_reg_4185[27]),
        .O(\add_ln33_6_reg_4220[31]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln33_6_reg_4220[31]_i_15 
       (.I0(add_ln33_5_reg_4185[30]),
        .I1(mul_ln33_2_reg_4155[30]),
        .I2(mul_ln33_1_reg_4150[30]),
        .I3(mul_ln33_2_reg_4155[31]),
        .I4(mul_ln33_1_reg_4150[31]),
        .I5(add_ln33_5_reg_4185[31]),
        .O(\add_ln33_6_reg_4220[31]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[31]_i_16 
       (.I0(\add_ln33_6_reg_4220[31]_i_12_n_0 ),
        .I1(mul_ln33_2_reg_4155[30]),
        .I2(mul_ln33_1_reg_4150[30]),
        .I3(add_ln33_5_reg_4185[30]),
        .O(\add_ln33_6_reg_4220[31]_i_16_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[31]_i_17 
       (.I0(mul_ln33_1_reg_4150[29]),
        .I1(mul_ln33_2_reg_4155[29]),
        .I2(add_ln33_5_reg_4185[29]),
        .I3(\add_ln33_6_reg_4220[31]_i_13_n_0 ),
        .O(\add_ln33_6_reg_4220[31]_i_17_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[31]_i_18 
       (.I0(mul_ln33_1_reg_4150[28]),
        .I1(mul_ln33_2_reg_4155[28]),
        .I2(add_ln33_5_reg_4185[28]),
        .I3(\add_ln33_6_reg_4220[31]_i_14_n_0 ),
        .O(\add_ln33_6_reg_4220[31]_i_18_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[31]_i_19 
       (.I0(mul_ln33_1_reg_4150[26]),
        .I1(mul_ln33_2_reg_4155[26]),
        .I2(add_ln33_5_reg_4185[26]),
        .O(\add_ln33_6_reg_4220[31]_i_19_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[31]_i_20 
       (.I0(mul_ln33_1_reg_4150[25]),
        .I1(mul_ln33_2_reg_4155[25]),
        .I2(add_ln33_5_reg_4185[25]),
        .O(\add_ln33_6_reg_4220[31]_i_20_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[31]_i_21 
       (.I0(mul_ln33_1_reg_4150[24]),
        .I1(mul_ln33_2_reg_4155[24]),
        .I2(add_ln33_5_reg_4185[24]),
        .O(\add_ln33_6_reg_4220[31]_i_21_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[31]_i_22 
       (.I0(mul_ln33_1_reg_4150[23]),
        .I1(mul_ln33_2_reg_4155[23]),
        .I2(add_ln33_5_reg_4185[23]),
        .O(\add_ln33_6_reg_4220[31]_i_22_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[31]_i_23 
       (.I0(mul_ln33_1_reg_4150[27]),
        .I1(mul_ln33_2_reg_4155[27]),
        .I2(add_ln33_5_reg_4185[27]),
        .I3(\add_ln33_6_reg_4220[31]_i_19_n_0 ),
        .O(\add_ln33_6_reg_4220[31]_i_23_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[31]_i_24 
       (.I0(mul_ln33_1_reg_4150[26]),
        .I1(mul_ln33_2_reg_4155[26]),
        .I2(add_ln33_5_reg_4185[26]),
        .I3(\add_ln33_6_reg_4220[31]_i_20_n_0 ),
        .O(\add_ln33_6_reg_4220[31]_i_24_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[31]_i_25 
       (.I0(mul_ln33_1_reg_4150[25]),
        .I1(mul_ln33_2_reg_4155[25]),
        .I2(add_ln33_5_reg_4185[25]),
        .I3(\add_ln33_6_reg_4220[31]_i_21_n_0 ),
        .O(\add_ln33_6_reg_4220[31]_i_25_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[31]_i_26 
       (.I0(mul_ln33_1_reg_4150[24]),
        .I1(mul_ln33_2_reg_4155[24]),
        .I2(add_ln33_5_reg_4185[24]),
        .I3(\add_ln33_6_reg_4220[31]_i_22_n_0 ),
        .O(\add_ln33_6_reg_4220[31]_i_26_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[31]_i_3 
       (.I0(\add_ln33_6_reg_4220_reg[31]_i_10_n_6 ),
        .I1(mul_ln33_reg_4065[29]),
        .I2(mul_ln33_3_reg_4160[29]),
        .O(\add_ln33_6_reg_4220[31]_i_3_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[31]_i_4 
       (.I0(\add_ln33_6_reg_4220_reg[31]_i_10_n_7 ),
        .I1(mul_ln33_reg_4065[28]),
        .I2(mul_ln33_3_reg_4160[28]),
        .O(\add_ln33_6_reg_4220[31]_i_4_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[31]_i_5 
       (.I0(\add_ln33_6_reg_4220_reg[31]_i_11_n_4 ),
        .I1(mul_ln33_reg_4065[27]),
        .I2(mul_ln33_3_reg_4160[27]),
        .O(\add_ln33_6_reg_4220[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h17E8E817E81717E8)) 
    \add_ln33_6_reg_4220[31]_i_6 
       (.I0(mul_ln33_3_reg_4160[30]),
        .I1(mul_ln33_reg_4065[30]),
        .I2(\add_ln33_6_reg_4220_reg[31]_i_10_n_5 ),
        .I3(mul_ln33_reg_4065[31]),
        .I4(\add_ln33_6_reg_4220_reg[31]_i_10_n_4 ),
        .I5(mul_ln33_3_reg_4160[31]),
        .O(\add_ln33_6_reg_4220[31]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[31]_i_7 
       (.I0(\add_ln33_6_reg_4220[31]_i_3_n_0 ),
        .I1(mul_ln33_reg_4065[30]),
        .I2(\add_ln33_6_reg_4220_reg[31]_i_10_n_5 ),
        .I3(mul_ln33_3_reg_4160[30]),
        .O(\add_ln33_6_reg_4220[31]_i_7_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[31]_i_8 
       (.I0(\add_ln33_6_reg_4220_reg[31]_i_10_n_6 ),
        .I1(mul_ln33_reg_4065[29]),
        .I2(mul_ln33_3_reg_4160[29]),
        .I3(\add_ln33_6_reg_4220[31]_i_4_n_0 ),
        .O(\add_ln33_6_reg_4220[31]_i_8_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[31]_i_9 
       (.I0(\add_ln33_6_reg_4220_reg[31]_i_10_n_7 ),
        .I1(mul_ln33_reg_4065[28]),
        .I2(mul_ln33_3_reg_4160[28]),
        .I3(\add_ln33_6_reg_4220[31]_i_5_n_0 ),
        .O(\add_ln33_6_reg_4220[31]_i_9_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[3]_i_2 
       (.I0(\add_ln33_6_reg_4220_reg[7]_i_10_n_5 ),
        .I1(mul_ln33_reg_4065[2]),
        .I2(mul_ln33_3_reg_4160[2]),
        .O(\add_ln33_6_reg_4220[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[3]_i_3 
       (.I0(\add_ln33_6_reg_4220_reg[7]_i_10_n_6 ),
        .I1(mul_ln33_reg_4065[1]),
        .I2(mul_ln33_3_reg_4160[1]),
        .O(\add_ln33_6_reg_4220[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[3]_i_4 
       (.I0(\add_ln33_6_reg_4220_reg[7]_i_10_n_7 ),
        .I1(mul_ln33_reg_4065[0]),
        .I2(mul_ln33_3_reg_4160[0]),
        .O(\add_ln33_6_reg_4220[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[3]_i_5 
       (.I0(\add_ln33_6_reg_4220_reg[7]_i_10_n_4 ),
        .I1(mul_ln33_reg_4065[3]),
        .I2(mul_ln33_3_reg_4160[3]),
        .I3(\add_ln33_6_reg_4220[3]_i_2_n_0 ),
        .O(\add_ln33_6_reg_4220[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[3]_i_6 
       (.I0(\add_ln33_6_reg_4220_reg[7]_i_10_n_5 ),
        .I1(mul_ln33_reg_4065[2]),
        .I2(mul_ln33_3_reg_4160[2]),
        .I3(\add_ln33_6_reg_4220[3]_i_3_n_0 ),
        .O(\add_ln33_6_reg_4220[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[3]_i_7 
       (.I0(\add_ln33_6_reg_4220_reg[7]_i_10_n_6 ),
        .I1(mul_ln33_reg_4065[1]),
        .I2(mul_ln33_3_reg_4160[1]),
        .I3(\add_ln33_6_reg_4220[3]_i_4_n_0 ),
        .O(\add_ln33_6_reg_4220[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_6_reg_4220[3]_i_8 
       (.I0(\add_ln33_6_reg_4220_reg[7]_i_10_n_7 ),
        .I1(mul_ln33_reg_4065[0]),
        .I2(mul_ln33_3_reg_4160[0]),
        .O(\add_ln33_6_reg_4220[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[7]_i_11 
       (.I0(mul_ln33_1_reg_4150[2]),
        .I1(mul_ln33_2_reg_4155[2]),
        .I2(add_ln33_5_reg_4185[2]),
        .O(\add_ln33_6_reg_4220[7]_i_11_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[7]_i_12 
       (.I0(mul_ln33_1_reg_4150[1]),
        .I1(mul_ln33_2_reg_4155[1]),
        .I2(add_ln33_5_reg_4185[1]),
        .O(\add_ln33_6_reg_4220[7]_i_12_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[7]_i_13 
       (.I0(mul_ln33_1_reg_4150[0]),
        .I1(mul_ln33_2_reg_4155[0]),
        .I2(add_ln33_5_reg_4185[0]),
        .O(\add_ln33_6_reg_4220[7]_i_13_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[7]_i_14 
       (.I0(mul_ln33_1_reg_4150[3]),
        .I1(mul_ln33_2_reg_4155[3]),
        .I2(add_ln33_5_reg_4185[3]),
        .I3(\add_ln33_6_reg_4220[7]_i_11_n_0 ),
        .O(\add_ln33_6_reg_4220[7]_i_14_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[7]_i_15 
       (.I0(mul_ln33_1_reg_4150[2]),
        .I1(mul_ln33_2_reg_4155[2]),
        .I2(add_ln33_5_reg_4185[2]),
        .I3(\add_ln33_6_reg_4220[7]_i_12_n_0 ),
        .O(\add_ln33_6_reg_4220[7]_i_15_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[7]_i_16 
       (.I0(mul_ln33_1_reg_4150[1]),
        .I1(mul_ln33_2_reg_4155[1]),
        .I2(add_ln33_5_reg_4185[1]),
        .I3(\add_ln33_6_reg_4220[7]_i_13_n_0 ),
        .O(\add_ln33_6_reg_4220[7]_i_16_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln33_6_reg_4220[7]_i_17 
       (.I0(mul_ln33_1_reg_4150[0]),
        .I1(mul_ln33_2_reg_4155[0]),
        .I2(add_ln33_5_reg_4185[0]),
        .O(\add_ln33_6_reg_4220[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[7]_i_2 
       (.I0(\add_ln33_6_reg_4220_reg[11]_i_10_n_5 ),
        .I1(mul_ln33_reg_4065[6]),
        .I2(mul_ln33_3_reg_4160[6]),
        .O(\add_ln33_6_reg_4220[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[7]_i_3 
       (.I0(\add_ln33_6_reg_4220_reg[11]_i_10_n_6 ),
        .I1(mul_ln33_reg_4065[5]),
        .I2(mul_ln33_3_reg_4160[5]),
        .O(\add_ln33_6_reg_4220[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[7]_i_4 
       (.I0(\add_ln33_6_reg_4220_reg[11]_i_10_n_7 ),
        .I1(mul_ln33_reg_4065[4]),
        .I2(mul_ln33_3_reg_4160[4]),
        .O(\add_ln33_6_reg_4220[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln33_6_reg_4220[7]_i_5 
       (.I0(\add_ln33_6_reg_4220_reg[7]_i_10_n_4 ),
        .I1(mul_ln33_reg_4065[3]),
        .I2(mul_ln33_3_reg_4160[3]),
        .O(\add_ln33_6_reg_4220[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[7]_i_6 
       (.I0(\add_ln33_6_reg_4220_reg[11]_i_10_n_4 ),
        .I1(mul_ln33_reg_4065[7]),
        .I2(mul_ln33_3_reg_4160[7]),
        .I3(\add_ln33_6_reg_4220[7]_i_2_n_0 ),
        .O(\add_ln33_6_reg_4220[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[7]_i_7 
       (.I0(\add_ln33_6_reg_4220_reg[11]_i_10_n_5 ),
        .I1(mul_ln33_reg_4065[6]),
        .I2(mul_ln33_3_reg_4160[6]),
        .I3(\add_ln33_6_reg_4220[7]_i_3_n_0 ),
        .O(\add_ln33_6_reg_4220[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[7]_i_8 
       (.I0(\add_ln33_6_reg_4220_reg[11]_i_10_n_6 ),
        .I1(mul_ln33_reg_4065[5]),
        .I2(mul_ln33_3_reg_4160[5]),
        .I3(\add_ln33_6_reg_4220[7]_i_4_n_0 ),
        .O(\add_ln33_6_reg_4220[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln33_6_reg_4220[7]_i_9 
       (.I0(\add_ln33_6_reg_4220_reg[11]_i_10_n_7 ),
        .I1(mul_ln33_reg_4065[4]),
        .I2(mul_ln33_3_reg_4160[4]),
        .I3(\add_ln33_6_reg_4220[7]_i_5_n_0 ),
        .O(\add_ln33_6_reg_4220[7]_i_9_n_0 ));
  FDRE \add_ln33_6_reg_4220_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[0]),
        .Q(add_ln33_6_reg_4220[0]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[10]),
        .Q(add_ln33_6_reg_4220[10]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[11]),
        .Q(add_ln33_6_reg_4220[11]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[11]_i_1 
       (.CI(\add_ln33_6_reg_4220_reg[7]_i_1_n_0 ),
        .CO({\add_ln33_6_reg_4220_reg[11]_i_1_n_0 ,\add_ln33_6_reg_4220_reg[11]_i_1_n_1 ,\add_ln33_6_reg_4220_reg[11]_i_1_n_2 ,\add_ln33_6_reg_4220_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_6_reg_4220[11]_i_2_n_0 ,\add_ln33_6_reg_4220[11]_i_3_n_0 ,\add_ln33_6_reg_4220[11]_i_4_n_0 ,\add_ln33_6_reg_4220[11]_i_5_n_0 }),
        .O(add_ln33_6_fu_3056_p2[11:8]),
        .S({\add_ln33_6_reg_4220[11]_i_6_n_0 ,\add_ln33_6_reg_4220[11]_i_7_n_0 ,\add_ln33_6_reg_4220[11]_i_8_n_0 ,\add_ln33_6_reg_4220[11]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[11]_i_10 
       (.CI(\add_ln33_6_reg_4220_reg[7]_i_10_n_0 ),
        .CO({\add_ln33_6_reg_4220_reg[11]_i_10_n_0 ,\add_ln33_6_reg_4220_reg[11]_i_10_n_1 ,\add_ln33_6_reg_4220_reg[11]_i_10_n_2 ,\add_ln33_6_reg_4220_reg[11]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_6_reg_4220[11]_i_11_n_0 ,\add_ln33_6_reg_4220[11]_i_12_n_0 ,\add_ln33_6_reg_4220[11]_i_13_n_0 ,\add_ln33_6_reg_4220[11]_i_14_n_0 }),
        .O({\add_ln33_6_reg_4220_reg[11]_i_10_n_4 ,\add_ln33_6_reg_4220_reg[11]_i_10_n_5 ,\add_ln33_6_reg_4220_reg[11]_i_10_n_6 ,\add_ln33_6_reg_4220_reg[11]_i_10_n_7 }),
        .S({\add_ln33_6_reg_4220[11]_i_15_n_0 ,\add_ln33_6_reg_4220[11]_i_16_n_0 ,\add_ln33_6_reg_4220[11]_i_17_n_0 ,\add_ln33_6_reg_4220[11]_i_18_n_0 }));
  FDRE \add_ln33_6_reg_4220_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[12]),
        .Q(add_ln33_6_reg_4220[12]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[13]),
        .Q(add_ln33_6_reg_4220[13]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[14]),
        .Q(add_ln33_6_reg_4220[14]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[15]),
        .Q(add_ln33_6_reg_4220[15]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[15]_i_1 
       (.CI(\add_ln33_6_reg_4220_reg[11]_i_1_n_0 ),
        .CO({\add_ln33_6_reg_4220_reg[15]_i_1_n_0 ,\add_ln33_6_reg_4220_reg[15]_i_1_n_1 ,\add_ln33_6_reg_4220_reg[15]_i_1_n_2 ,\add_ln33_6_reg_4220_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_6_reg_4220[15]_i_2_n_0 ,\add_ln33_6_reg_4220[15]_i_3_n_0 ,\add_ln33_6_reg_4220[15]_i_4_n_0 ,\add_ln33_6_reg_4220[15]_i_5_n_0 }),
        .O(add_ln33_6_fu_3056_p2[15:12]),
        .S({\add_ln33_6_reg_4220[15]_i_6_n_0 ,\add_ln33_6_reg_4220[15]_i_7_n_0 ,\add_ln33_6_reg_4220[15]_i_8_n_0 ,\add_ln33_6_reg_4220[15]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[15]_i_10 
       (.CI(\add_ln33_6_reg_4220_reg[11]_i_10_n_0 ),
        .CO({\add_ln33_6_reg_4220_reg[15]_i_10_n_0 ,\add_ln33_6_reg_4220_reg[15]_i_10_n_1 ,\add_ln33_6_reg_4220_reg[15]_i_10_n_2 ,\add_ln33_6_reg_4220_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_6_reg_4220[15]_i_11_n_0 ,\add_ln33_6_reg_4220[15]_i_12_n_0 ,\add_ln33_6_reg_4220[15]_i_13_n_0 ,\add_ln33_6_reg_4220[15]_i_14_n_0 }),
        .O({\add_ln33_6_reg_4220_reg[15]_i_10_n_4 ,\add_ln33_6_reg_4220_reg[15]_i_10_n_5 ,\add_ln33_6_reg_4220_reg[15]_i_10_n_6 ,\add_ln33_6_reg_4220_reg[15]_i_10_n_7 }),
        .S({\add_ln33_6_reg_4220[15]_i_15_n_0 ,\add_ln33_6_reg_4220[15]_i_16_n_0 ,\add_ln33_6_reg_4220[15]_i_17_n_0 ,\add_ln33_6_reg_4220[15]_i_18_n_0 }));
  FDRE \add_ln33_6_reg_4220_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[16]),
        .Q(add_ln33_6_reg_4220[16]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[17]),
        .Q(add_ln33_6_reg_4220[17]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[18]),
        .Q(add_ln33_6_reg_4220[18]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[19]),
        .Q(add_ln33_6_reg_4220[19]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[19]_i_1 
       (.CI(\add_ln33_6_reg_4220_reg[15]_i_1_n_0 ),
        .CO({\add_ln33_6_reg_4220_reg[19]_i_1_n_0 ,\add_ln33_6_reg_4220_reg[19]_i_1_n_1 ,\add_ln33_6_reg_4220_reg[19]_i_1_n_2 ,\add_ln33_6_reg_4220_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_6_reg_4220[19]_i_2_n_0 ,\add_ln33_6_reg_4220[19]_i_3_n_0 ,\add_ln33_6_reg_4220[19]_i_4_n_0 ,\add_ln33_6_reg_4220[19]_i_5_n_0 }),
        .O(add_ln33_6_fu_3056_p2[19:16]),
        .S({\add_ln33_6_reg_4220[19]_i_6_n_0 ,\add_ln33_6_reg_4220[19]_i_7_n_0 ,\add_ln33_6_reg_4220[19]_i_8_n_0 ,\add_ln33_6_reg_4220[19]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[19]_i_10 
       (.CI(\add_ln33_6_reg_4220_reg[15]_i_10_n_0 ),
        .CO({\add_ln33_6_reg_4220_reg[19]_i_10_n_0 ,\add_ln33_6_reg_4220_reg[19]_i_10_n_1 ,\add_ln33_6_reg_4220_reg[19]_i_10_n_2 ,\add_ln33_6_reg_4220_reg[19]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_6_reg_4220[19]_i_11_n_0 ,\add_ln33_6_reg_4220[19]_i_12_n_0 ,\add_ln33_6_reg_4220[19]_i_13_n_0 ,\add_ln33_6_reg_4220[19]_i_14_n_0 }),
        .O({\add_ln33_6_reg_4220_reg[19]_i_10_n_4 ,\add_ln33_6_reg_4220_reg[19]_i_10_n_5 ,\add_ln33_6_reg_4220_reg[19]_i_10_n_6 ,\add_ln33_6_reg_4220_reg[19]_i_10_n_7 }),
        .S({\add_ln33_6_reg_4220[19]_i_15_n_0 ,\add_ln33_6_reg_4220[19]_i_16_n_0 ,\add_ln33_6_reg_4220[19]_i_17_n_0 ,\add_ln33_6_reg_4220[19]_i_18_n_0 }));
  FDRE \add_ln33_6_reg_4220_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[1]),
        .Q(add_ln33_6_reg_4220[1]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[20]),
        .Q(add_ln33_6_reg_4220[20]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[21]),
        .Q(add_ln33_6_reg_4220[21]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[22]),
        .Q(add_ln33_6_reg_4220[22]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[23]),
        .Q(add_ln33_6_reg_4220[23]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[23]_i_1 
       (.CI(\add_ln33_6_reg_4220_reg[19]_i_1_n_0 ),
        .CO({\add_ln33_6_reg_4220_reg[23]_i_1_n_0 ,\add_ln33_6_reg_4220_reg[23]_i_1_n_1 ,\add_ln33_6_reg_4220_reg[23]_i_1_n_2 ,\add_ln33_6_reg_4220_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_6_reg_4220[23]_i_2_n_0 ,\add_ln33_6_reg_4220[23]_i_3_n_0 ,\add_ln33_6_reg_4220[23]_i_4_n_0 ,\add_ln33_6_reg_4220[23]_i_5_n_0 }),
        .O(add_ln33_6_fu_3056_p2[23:20]),
        .S({\add_ln33_6_reg_4220[23]_i_6_n_0 ,\add_ln33_6_reg_4220[23]_i_7_n_0 ,\add_ln33_6_reg_4220[23]_i_8_n_0 ,\add_ln33_6_reg_4220[23]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[23]_i_10 
       (.CI(\add_ln33_6_reg_4220_reg[19]_i_10_n_0 ),
        .CO({\add_ln33_6_reg_4220_reg[23]_i_10_n_0 ,\add_ln33_6_reg_4220_reg[23]_i_10_n_1 ,\add_ln33_6_reg_4220_reg[23]_i_10_n_2 ,\add_ln33_6_reg_4220_reg[23]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_6_reg_4220[23]_i_11_n_0 ,\add_ln33_6_reg_4220[23]_i_12_n_0 ,\add_ln33_6_reg_4220[23]_i_13_n_0 ,\add_ln33_6_reg_4220[23]_i_14_n_0 }),
        .O({\add_ln33_6_reg_4220_reg[23]_i_10_n_4 ,\add_ln33_6_reg_4220_reg[23]_i_10_n_5 ,\add_ln33_6_reg_4220_reg[23]_i_10_n_6 ,\add_ln33_6_reg_4220_reg[23]_i_10_n_7 }),
        .S({\add_ln33_6_reg_4220[23]_i_15_n_0 ,\add_ln33_6_reg_4220[23]_i_16_n_0 ,\add_ln33_6_reg_4220[23]_i_17_n_0 ,\add_ln33_6_reg_4220[23]_i_18_n_0 }));
  FDRE \add_ln33_6_reg_4220_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[24]),
        .Q(add_ln33_6_reg_4220[24]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[25]),
        .Q(add_ln33_6_reg_4220[25]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[26]),
        .Q(add_ln33_6_reg_4220[26]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[27]),
        .Q(add_ln33_6_reg_4220[27]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[27]_i_1 
       (.CI(\add_ln33_6_reg_4220_reg[23]_i_1_n_0 ),
        .CO({\add_ln33_6_reg_4220_reg[27]_i_1_n_0 ,\add_ln33_6_reg_4220_reg[27]_i_1_n_1 ,\add_ln33_6_reg_4220_reg[27]_i_1_n_2 ,\add_ln33_6_reg_4220_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_6_reg_4220[27]_i_2_n_0 ,\add_ln33_6_reg_4220[27]_i_3_n_0 ,\add_ln33_6_reg_4220[27]_i_4_n_0 ,\add_ln33_6_reg_4220[27]_i_5_n_0 }),
        .O(add_ln33_6_fu_3056_p2[27:24]),
        .S({\add_ln33_6_reg_4220[27]_i_6_n_0 ,\add_ln33_6_reg_4220[27]_i_7_n_0 ,\add_ln33_6_reg_4220[27]_i_8_n_0 ,\add_ln33_6_reg_4220[27]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[27]_i_10 
       (.CI(\add_ln33_6_reg_4220_reg[23]_i_10_n_0 ),
        .CO({\add_ln33_6_reg_4220_reg[27]_i_10_n_0 ,\add_ln33_6_reg_4220_reg[27]_i_10_n_1 ,\add_ln33_6_reg_4220_reg[27]_i_10_n_2 ,\add_ln33_6_reg_4220_reg[27]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_6_reg_4220[27]_i_11_n_0 ,\add_ln33_6_reg_4220[27]_i_12_n_0 ,\add_ln33_6_reg_4220[27]_i_13_n_0 ,\add_ln33_6_reg_4220[27]_i_14_n_0 }),
        .O({\add_ln33_6_reg_4220_reg[27]_i_10_n_4 ,\add_ln33_6_reg_4220_reg[27]_i_10_n_5 ,\add_ln33_6_reg_4220_reg[27]_i_10_n_6 ,\add_ln33_6_reg_4220_reg[27]_i_10_n_7 }),
        .S({\add_ln33_6_reg_4220[27]_i_15_n_0 ,\add_ln33_6_reg_4220[27]_i_16_n_0 ,\add_ln33_6_reg_4220[27]_i_17_n_0 ,\add_ln33_6_reg_4220[27]_i_18_n_0 }));
  FDRE \add_ln33_6_reg_4220_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[28]),
        .Q(add_ln33_6_reg_4220[28]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[29]),
        .Q(add_ln33_6_reg_4220[29]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[2]),
        .Q(add_ln33_6_reg_4220[2]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[30]),
        .Q(add_ln33_6_reg_4220[30]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[31]),
        .Q(add_ln33_6_reg_4220[31]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[31]_i_10 
       (.CI(\add_ln33_6_reg_4220_reg[31]_i_11_n_0 ),
        .CO({\NLW_add_ln33_6_reg_4220_reg[31]_i_10_CO_UNCONNECTED [3],\add_ln33_6_reg_4220_reg[31]_i_10_n_1 ,\add_ln33_6_reg_4220_reg[31]_i_10_n_2 ,\add_ln33_6_reg_4220_reg[31]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln33_6_reg_4220[31]_i_12_n_0 ,\add_ln33_6_reg_4220[31]_i_13_n_0 ,\add_ln33_6_reg_4220[31]_i_14_n_0 }),
        .O({\add_ln33_6_reg_4220_reg[31]_i_10_n_4 ,\add_ln33_6_reg_4220_reg[31]_i_10_n_5 ,\add_ln33_6_reg_4220_reg[31]_i_10_n_6 ,\add_ln33_6_reg_4220_reg[31]_i_10_n_7 }),
        .S({\add_ln33_6_reg_4220[31]_i_15_n_0 ,\add_ln33_6_reg_4220[31]_i_16_n_0 ,\add_ln33_6_reg_4220[31]_i_17_n_0 ,\add_ln33_6_reg_4220[31]_i_18_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[31]_i_11 
       (.CI(\add_ln33_6_reg_4220_reg[27]_i_10_n_0 ),
        .CO({\add_ln33_6_reg_4220_reg[31]_i_11_n_0 ,\add_ln33_6_reg_4220_reg[31]_i_11_n_1 ,\add_ln33_6_reg_4220_reg[31]_i_11_n_2 ,\add_ln33_6_reg_4220_reg[31]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_6_reg_4220[31]_i_19_n_0 ,\add_ln33_6_reg_4220[31]_i_20_n_0 ,\add_ln33_6_reg_4220[31]_i_21_n_0 ,\add_ln33_6_reg_4220[31]_i_22_n_0 }),
        .O({\add_ln33_6_reg_4220_reg[31]_i_11_n_4 ,\add_ln33_6_reg_4220_reg[31]_i_11_n_5 ,\add_ln33_6_reg_4220_reg[31]_i_11_n_6 ,\add_ln33_6_reg_4220_reg[31]_i_11_n_7 }),
        .S({\add_ln33_6_reg_4220[31]_i_23_n_0 ,\add_ln33_6_reg_4220[31]_i_24_n_0 ,\add_ln33_6_reg_4220[31]_i_25_n_0 ,\add_ln33_6_reg_4220[31]_i_26_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[31]_i_2 
       (.CI(\add_ln33_6_reg_4220_reg[27]_i_1_n_0 ),
        .CO({\NLW_add_ln33_6_reg_4220_reg[31]_i_2_CO_UNCONNECTED [3],\add_ln33_6_reg_4220_reg[31]_i_2_n_1 ,\add_ln33_6_reg_4220_reg[31]_i_2_n_2 ,\add_ln33_6_reg_4220_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\add_ln33_6_reg_4220[31]_i_3_n_0 ,\add_ln33_6_reg_4220[31]_i_4_n_0 ,\add_ln33_6_reg_4220[31]_i_5_n_0 }),
        .O(add_ln33_6_fu_3056_p2[31:28]),
        .S({\add_ln33_6_reg_4220[31]_i_6_n_0 ,\add_ln33_6_reg_4220[31]_i_7_n_0 ,\add_ln33_6_reg_4220[31]_i_8_n_0 ,\add_ln33_6_reg_4220[31]_i_9_n_0 }));
  FDRE \add_ln33_6_reg_4220_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[3]),
        .Q(add_ln33_6_reg_4220[3]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln33_6_reg_4220_reg[3]_i_1_n_0 ,\add_ln33_6_reg_4220_reg[3]_i_1_n_1 ,\add_ln33_6_reg_4220_reg[3]_i_1_n_2 ,\add_ln33_6_reg_4220_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_6_reg_4220[3]_i_2_n_0 ,\add_ln33_6_reg_4220[3]_i_3_n_0 ,\add_ln33_6_reg_4220[3]_i_4_n_0 ,1'b0}),
        .O(add_ln33_6_fu_3056_p2[3:0]),
        .S({\add_ln33_6_reg_4220[3]_i_5_n_0 ,\add_ln33_6_reg_4220[3]_i_6_n_0 ,\add_ln33_6_reg_4220[3]_i_7_n_0 ,\add_ln33_6_reg_4220[3]_i_8_n_0 }));
  FDRE \add_ln33_6_reg_4220_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[4]),
        .Q(add_ln33_6_reg_4220[4]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[5]),
        .Q(add_ln33_6_reg_4220[5]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[6]),
        .Q(add_ln33_6_reg_4220[6]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[7]),
        .Q(add_ln33_6_reg_4220[7]),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[7]_i_1 
       (.CI(\add_ln33_6_reg_4220_reg[3]_i_1_n_0 ),
        .CO({\add_ln33_6_reg_4220_reg[7]_i_1_n_0 ,\add_ln33_6_reg_4220_reg[7]_i_1_n_1 ,\add_ln33_6_reg_4220_reg[7]_i_1_n_2 ,\add_ln33_6_reg_4220_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_6_reg_4220[7]_i_2_n_0 ,\add_ln33_6_reg_4220[7]_i_3_n_0 ,\add_ln33_6_reg_4220[7]_i_4_n_0 ,\add_ln33_6_reg_4220[7]_i_5_n_0 }),
        .O(add_ln33_6_fu_3056_p2[7:4]),
        .S({\add_ln33_6_reg_4220[7]_i_6_n_0 ,\add_ln33_6_reg_4220[7]_i_7_n_0 ,\add_ln33_6_reg_4220[7]_i_8_n_0 ,\add_ln33_6_reg_4220[7]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \add_ln33_6_reg_4220_reg[7]_i_10 
       (.CI(1'b0),
        .CO({\add_ln33_6_reg_4220_reg[7]_i_10_n_0 ,\add_ln33_6_reg_4220_reg[7]_i_10_n_1 ,\add_ln33_6_reg_4220_reg[7]_i_10_n_2 ,\add_ln33_6_reg_4220_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln33_6_reg_4220[7]_i_11_n_0 ,\add_ln33_6_reg_4220[7]_i_12_n_0 ,\add_ln33_6_reg_4220[7]_i_13_n_0 ,1'b0}),
        .O({\add_ln33_6_reg_4220_reg[7]_i_10_n_4 ,\add_ln33_6_reg_4220_reg[7]_i_10_n_5 ,\add_ln33_6_reg_4220_reg[7]_i_10_n_6 ,\add_ln33_6_reg_4220_reg[7]_i_10_n_7 }),
        .S({\add_ln33_6_reg_4220[7]_i_14_n_0 ,\add_ln33_6_reg_4220[7]_i_15_n_0 ,\add_ln33_6_reg_4220[7]_i_16_n_0 ,\add_ln33_6_reg_4220[7]_i_17_n_0 }));
  FDRE \add_ln33_6_reg_4220_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[8]),
        .Q(add_ln33_6_reg_4220[8]),
        .R(1'b0));
  FDRE \add_ln33_6_reg_4220_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_13_reg_42250),
        .D(add_ln33_6_fu_3056_p2[9]),
        .Q(add_ln33_6_reg_4220[9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \add_ln36_reg_3770[5]_i_1 
       (.I0(tmp_15_fu_2216_p3[5]),
        .I1(icmp_ln26_reg_3255),
        .I2(add_ln24_reg_3250[0]),
        .I3(select_ln24_reg_3275[5]),
        .O(add_ln36_fu_2826_p2[5]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \add_ln36_reg_3770[6]_i_1 
       (.I0(add_ln24_reg_3250[0]),
        .I1(tmp_15_fu_2216_p3[5]),
        .I2(select_ln24_reg_3275[5]),
        .I3(tmp_15_fu_2216_p3[6]),
        .I4(icmp_ln26_reg_3255),
        .I5(add_ln24_reg_3250[1]),
        .O(add_ln36_fu_2826_p2[6]));
  LUT6 #(
    .INIT(64'h7F777FFF80888000)) 
    \add_ln36_reg_3770[7]_i_1 
       (.I0(select_ln24_reg_3275[5]),
        .I1(trunc_ln36_fu_2078_p1[0]),
        .I2(add_ln24_reg_3250[1]),
        .I3(icmp_ln26_reg_3255),
        .I4(tmp_15_fu_2216_p3[6]),
        .I5(trunc_ln36_fu_2078_p1[2]),
        .O(add_ln36_fu_2826_p2[7]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln36_reg_3770[8]_i_1 
       (.I0(\add_ln36_reg_3770[8]_i_2_n_0 ),
        .I1(add_ln24_reg_3250[2]),
        .I2(tmp_15_fu_2216_p3[7]),
        .I3(tmp_15_fu_2216_p3[8]),
        .I4(icmp_ln26_reg_3255),
        .I5(add_ln24_reg_3250[3]),
        .O(add_ln36_fu_2826_p2[8]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \add_ln36_reg_3770[8]_i_2 
       (.I0(tmp_15_fu_2216_p3[6]),
        .I1(add_ln24_reg_3250[1]),
        .I2(add_ln24_reg_3250[0]),
        .I3(icmp_ln26_reg_3255),
        .I4(tmp_15_fu_2216_p3[5]),
        .I5(select_ln24_reg_3275[5]),
        .O(\add_ln36_reg_3770[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \add_ln36_reg_3770[9]_i_1 
       (.I0(ap_CS_fsm_pp2_stage1),
        .I1(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .O(p_7_in));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \add_ln36_reg_3770[9]_i_2 
       (.I0(\add_ln36_reg_3770[9]_i_3_n_0 ),
        .I1(add_ln24_reg_3250[3]),
        .I2(tmp_15_fu_2216_p3[8]),
        .I3(tmp_15_fu_2216_p3[9]),
        .I4(icmp_ln26_reg_3255),
        .I5(add_ln24_reg_3250[4]),
        .O(add_ln36_fu_2826_p2[9]));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \add_ln36_reg_3770[9]_i_3 
       (.I0(tmp_15_fu_2216_p3[7]),
        .I1(icmp_ln26_reg_3255),
        .I2(add_ln24_reg_3250[2]),
        .I3(select_ln24_reg_3275[5]),
        .I4(trunc_ln36_fu_2078_p1[0]),
        .I5(trunc_ln36_fu_2078_p1[1]),
        .O(\add_ln36_reg_3770[9]_i_3_n_0 ));
  (* srl_bus_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg " *) 
  (* srl_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg[0]_srl2 " *) 
  SRL16E \add_ln36_reg_3770_pp2_iter2_reg_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp2_stage1),
        .CLK(ap_clk),
        .D(add_ln36_reg_3770[0]),
        .Q(\add_ln36_reg_3770_pp2_iter2_reg_reg[0]_srl2_n_0 ));
  (* srl_bus_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg " *) 
  (* srl_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg[1]_srl2 " *) 
  SRL16E \add_ln36_reg_3770_pp2_iter2_reg_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp2_stage1),
        .CLK(ap_clk),
        .D(add_ln36_reg_3770[1]),
        .Q(\add_ln36_reg_3770_pp2_iter2_reg_reg[1]_srl2_n_0 ));
  (* srl_bus_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg " *) 
  (* srl_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg[2]_srl2 " *) 
  SRL16E \add_ln36_reg_3770_pp2_iter2_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp2_stage1),
        .CLK(ap_clk),
        .D(add_ln36_reg_3770[2]),
        .Q(\add_ln36_reg_3770_pp2_iter2_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg " *) 
  (* srl_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg[3]_srl2 " *) 
  SRL16E \add_ln36_reg_3770_pp2_iter2_reg_reg[3]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp2_stage1),
        .CLK(ap_clk),
        .D(add_ln36_reg_3770[3]),
        .Q(\add_ln36_reg_3770_pp2_iter2_reg_reg[3]_srl2_n_0 ));
  (* srl_bus_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg " *) 
  (* srl_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg[4]_srl2 " *) 
  SRL16E \add_ln36_reg_3770_pp2_iter2_reg_reg[4]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp2_stage1),
        .CLK(ap_clk),
        .D(add_ln36_reg_3770[4]),
        .Q(\add_ln36_reg_3770_pp2_iter2_reg_reg[4]_srl2_n_0 ));
  (* srl_bus_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg " *) 
  (* srl_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg[5]_srl2 " *) 
  SRL16E \add_ln36_reg_3770_pp2_iter2_reg_reg[5]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp2_stage1),
        .CLK(ap_clk),
        .D(add_ln36_reg_3770[5]),
        .Q(\add_ln36_reg_3770_pp2_iter2_reg_reg[5]_srl2_n_0 ));
  (* srl_bus_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg " *) 
  (* srl_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg[6]_srl2 " *) 
  SRL16E \add_ln36_reg_3770_pp2_iter2_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp2_stage1),
        .CLK(ap_clk),
        .D(add_ln36_reg_3770[6]),
        .Q(\add_ln36_reg_3770_pp2_iter2_reg_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg " *) 
  (* srl_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg[7]_srl2 " *) 
  SRL16E \add_ln36_reg_3770_pp2_iter2_reg_reg[7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp2_stage1),
        .CLK(ap_clk),
        .D(add_ln36_reg_3770[7]),
        .Q(\add_ln36_reg_3770_pp2_iter2_reg_reg[7]_srl2_n_0 ));
  (* srl_bus_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg " *) 
  (* srl_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg[8]_srl2 " *) 
  SRL16E \add_ln36_reg_3770_pp2_iter2_reg_reg[8]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp2_stage1),
        .CLK(ap_clk),
        .D(add_ln36_reg_3770[8]),
        .Q(\add_ln36_reg_3770_pp2_iter2_reg_reg[8]_srl2_n_0 ));
  (* srl_bus_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg " *) 
  (* srl_name = "inst/\add_ln36_reg_3770_pp2_iter2_reg_reg[9]_srl2 " *) 
  SRL16E \add_ln36_reg_3770_pp2_iter2_reg_reg[9]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_CS_fsm_pp2_stage1),
        .CLK(ap_clk),
        .D(add_ln36_reg_3770[9]),
        .Q(\add_ln36_reg_3770_pp2_iter2_reg_reg[9]_srl2_n_0 ));
  FDRE \add_ln36_reg_3770_pp2_iter3_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage1),
        .D(\add_ln36_reg_3770_pp2_iter2_reg_reg[0]_srl2_n_0 ),
        .Q(add_ln36_reg_3770_pp2_iter3_reg[0]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_pp2_iter3_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage1),
        .D(\add_ln36_reg_3770_pp2_iter2_reg_reg[1]_srl2_n_0 ),
        .Q(add_ln36_reg_3770_pp2_iter3_reg[1]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_pp2_iter3_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage1),
        .D(\add_ln36_reg_3770_pp2_iter2_reg_reg[2]_srl2_n_0 ),
        .Q(add_ln36_reg_3770_pp2_iter3_reg[2]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_pp2_iter3_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage1),
        .D(\add_ln36_reg_3770_pp2_iter2_reg_reg[3]_srl2_n_0 ),
        .Q(add_ln36_reg_3770_pp2_iter3_reg[3]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_pp2_iter3_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage1),
        .D(\add_ln36_reg_3770_pp2_iter2_reg_reg[4]_srl2_n_0 ),
        .Q(add_ln36_reg_3770_pp2_iter3_reg[4]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_pp2_iter3_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage1),
        .D(\add_ln36_reg_3770_pp2_iter2_reg_reg[5]_srl2_n_0 ),
        .Q(add_ln36_reg_3770_pp2_iter3_reg[5]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_pp2_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage1),
        .D(\add_ln36_reg_3770_pp2_iter2_reg_reg[6]_srl2_n_0 ),
        .Q(add_ln36_reg_3770_pp2_iter3_reg[6]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_pp2_iter3_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage1),
        .D(\add_ln36_reg_3770_pp2_iter2_reg_reg[7]_srl2_n_0 ),
        .Q(add_ln36_reg_3770_pp2_iter3_reg[7]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_pp2_iter3_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage1),
        .D(\add_ln36_reg_3770_pp2_iter2_reg_reg[8]_srl2_n_0 ),
        .Q(add_ln36_reg_3770_pp2_iter3_reg[8]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_pp2_iter3_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage1),
        .D(\add_ln36_reg_3770_pp2_iter2_reg_reg[9]_srl2_n_0 ),
        .Q(add_ln36_reg_3770_pp2_iter3_reg[9]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_reg[0] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(select_ln24_reg_3275[0]),
        .Q(add_ln36_reg_3770[0]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_reg[1] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(select_ln24_reg_3275[1]),
        .Q(add_ln36_reg_3770[1]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_reg[2] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(select_ln24_reg_3275[2]),
        .Q(add_ln36_reg_3770[2]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_reg[3] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(select_ln24_reg_3275[3]),
        .Q(add_ln36_reg_3770[3]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_reg[4] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(select_ln24_reg_3275[4]),
        .Q(add_ln36_reg_3770[4]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_reg[5] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln36_fu_2826_p2[5]),
        .Q(add_ln36_reg_3770[5]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_reg[6] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln36_fu_2826_p2[6]),
        .Q(add_ln36_reg_3770[6]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_reg[7] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln36_fu_2826_p2[7]),
        .Q(add_ln36_reg_3770[7]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_reg[8] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln36_fu_2826_p2[8]),
        .Q(add_ln36_reg_3770[8]),
        .R(1'b0));
  FDRE \add_ln36_reg_3770_reg[9] 
       (.C(ap_clk),
        .CE(p_7_in),
        .D(add_ln36_fu_2826_p2[9]),
        .Q(add_ln36_reg_3770[9]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h474747B8)) 
    \add_ln42_reg_4259[5]_i_1 
       (.I0(iab_reg_948[0]),
        .I1(\add_ln42_reg_4259[9]_i_4_n_0 ),
        .I2(select_ln40_1_reg_4254_reg[0]),
        .I3(\add_ln42_reg_4259[8]_i_3_n_0 ),
        .I4(jab_reg_959[5]),
        .O(add_ln42_fu_3167_p2[5]));
  LUT6 #(
    .INIT(64'hFF1DFFFF00E20000)) 
    \add_ln42_reg_4259[6]_i_1 
       (.I0(select_ln40_1_reg_4254_reg[0]),
        .I1(\add_ln42_reg_4259[9]_i_4_n_0 ),
        .I2(iab_reg_948[0]),
        .I3(\add_ln42_reg_4259[8]_i_3_n_0 ),
        .I4(jab_reg_959[5]),
        .I5(select_ln40_1_fu_3143_p3[1]),
        .O(add_ln42_fu_3167_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h3CCC6CCC)) 
    \add_ln42_reg_4259[7]_i_1 
       (.I0(jab_reg_959[5]),
        .I1(ap_phi_mux_iab_phi_fu_952_p4__0[2]),
        .I2(ap_phi_mux_iab_phi_fu_952_p4__0[1]),
        .I3(ap_phi_mux_iab_phi_fu_952_p4__0[0]),
        .I4(\add_ln42_reg_4259[8]_i_3_n_0 ),
        .O(add_ln42_fu_3167_p2[7]));
  LUT6 #(
    .INIT(64'h3C6CCCCCCCCCCCCC)) 
    \add_ln42_reg_4259[8]_i_1 
       (.I0(jab_reg_959[5]),
        .I1(ap_phi_mux_iab_phi_fu_952_p4__0[3]),
        .I2(ap_phi_mux_iab_phi_fu_952_p4__0[2]),
        .I3(\add_ln42_reg_4259[8]_i_3_n_0 ),
        .I4(ap_phi_mux_iab_phi_fu_952_p4__0[0]),
        .I5(ap_phi_mux_iab_phi_fu_952_p4__0[1]),
        .O(add_ln42_fu_3167_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln42_reg_4259[8]_i_2 
       (.I0(iab_reg_948[2]),
        .I1(ap_enable_reg_pp3_iter1_reg_n_0),
        .I2(icmp_ln40_reg_4250),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(select_ln40_1_reg_4254_reg[2]),
        .O(ap_phi_mux_iab_phi_fu_952_p4__0[2]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \add_ln42_reg_4259[8]_i_3 
       (.I0(jab_reg_959[2]),
        .I1(jab_reg_959[3]),
        .I2(jab_reg_959[0]),
        .I3(jab_reg_959[1]),
        .I4(jab_reg_959[4]),
        .I5(jab_reg_959[5]),
        .O(\add_ln42_reg_4259[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln42_reg_4259[8]_i_4 
       (.I0(iab_reg_948[0]),
        .I1(ap_enable_reg_pp3_iter1_reg_n_0),
        .I2(icmp_ln40_reg_4250),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(select_ln40_1_reg_4254_reg[0]),
        .O(ap_phi_mux_iab_phi_fu_952_p4__0[0]));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln42_reg_4259[8]_i_5 
       (.I0(iab_reg_948[1]),
        .I1(ap_enable_reg_pp3_iter1_reg_n_0),
        .I2(icmp_ln40_reg_4250),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(select_ln40_1_reg_4254_reg[1]),
        .O(ap_phi_mux_iab_phi_fu_952_p4__0[1]));
  LUT6 #(
    .INIT(64'h303F656A656ACFC0)) 
    \add_ln42_reg_4259[9]_i_2 
       (.I0(\add_ln42_reg_4259[9]_i_3_n_0 ),
        .I1(iab_reg_948[4]),
        .I2(\add_ln42_reg_4259[9]_i_4_n_0 ),
        .I3(select_ln40_1_reg_4254_reg[4]),
        .I4(ap_phi_mux_iab_phi_fu_952_p4__0[3]),
        .I5(\add_ln42_reg_4259[9]_i_6_n_0 ),
        .O(add_ln42_fu_3167_p2[9]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h08000000)) 
    \add_ln42_reg_4259[9]_i_3 
       (.I0(ap_phi_mux_iab_phi_fu_952_p4__0[2]),
        .I1(jab_reg_959[5]),
        .I2(\add_ln42_reg_4259[8]_i_3_n_0 ),
        .I3(ap_phi_mux_iab_phi_fu_952_p4__0[0]),
        .I4(ap_phi_mux_iab_phi_fu_952_p4__0[1]),
        .O(\add_ln42_reg_4259[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \add_ln42_reg_4259[9]_i_4 
       (.I0(ap_enable_reg_pp3_iter1_reg_n_0),
        .I1(icmp_ln40_reg_4250),
        .I2(ap_CS_fsm_pp3_stage0),
        .O(\add_ln42_reg_4259[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAEAAA2AA)) 
    \add_ln42_reg_4259[9]_i_5 
       (.I0(iab_reg_948[3]),
        .I1(ap_enable_reg_pp3_iter1_reg_n_0),
        .I2(icmp_ln40_reg_4250),
        .I3(ap_CS_fsm_pp3_stage0),
        .I4(select_ln40_1_reg_4254_reg[3]),
        .O(ap_phi_mux_iab_phi_fu_952_p4__0[3]));
  LUT6 #(
    .INIT(64'hE200000000000000)) 
    \add_ln42_reg_4259[9]_i_6 
       (.I0(select_ln40_1_reg_4254_reg[2]),
        .I1(\add_ln42_reg_4259[9]_i_4_n_0 ),
        .I2(iab_reg_948[2]),
        .I3(\add_ln42_reg_4259[8]_i_3_n_0 ),
        .I4(ap_phi_mux_iab_phi_fu_952_p4__0[0]),
        .I5(ap_phi_mux_iab_phi_fu_952_p4__0[1]),
        .O(\add_ln42_reg_4259[9]_i_6_n_0 ));
  FDRE \add_ln42_reg_4259_reg[0] 
       (.C(ap_clk),
        .CE(add_ln42_reg_42590),
        .D(jab_reg_959[0]),
        .Q(add_ln42_reg_4259[0]),
        .R(1'b0));
  FDRE \add_ln42_reg_4259_reg[1] 
       (.C(ap_clk),
        .CE(add_ln42_reg_42590),
        .D(jab_reg_959[1]),
        .Q(add_ln42_reg_4259[1]),
        .R(1'b0));
  FDRE \add_ln42_reg_4259_reg[2] 
       (.C(ap_clk),
        .CE(add_ln42_reg_42590),
        .D(jab_reg_959[2]),
        .Q(add_ln42_reg_4259[2]),
        .R(1'b0));
  FDRE \add_ln42_reg_4259_reg[3] 
       (.C(ap_clk),
        .CE(add_ln42_reg_42590),
        .D(jab_reg_959[3]),
        .Q(add_ln42_reg_4259[3]),
        .R(1'b0));
  FDRE \add_ln42_reg_4259_reg[4] 
       (.C(ap_clk),
        .CE(add_ln42_reg_42590),
        .D(jab_reg_959[4]),
        .Q(add_ln42_reg_4259[4]),
        .R(1'b0));
  FDRE \add_ln42_reg_4259_reg[5] 
       (.C(ap_clk),
        .CE(add_ln42_reg_42590),
        .D(add_ln42_fu_3167_p2[5]),
        .Q(add_ln42_reg_4259[5]),
        .R(1'b0));
  FDRE \add_ln42_reg_4259_reg[6] 
       (.C(ap_clk),
        .CE(add_ln42_reg_42590),
        .D(add_ln42_fu_3167_p2[6]),
        .Q(add_ln42_reg_4259[6]),
        .R(1'b0));
  FDRE \add_ln42_reg_4259_reg[7] 
       (.C(ap_clk),
        .CE(add_ln42_reg_42590),
        .D(add_ln42_fu_3167_p2[7]),
        .Q(add_ln42_reg_4259[7]),
        .R(1'b0));
  FDRE \add_ln42_reg_4259_reg[8] 
       (.C(ap_clk),
        .CE(add_ln42_reg_42590),
        .D(add_ln42_fu_3167_p2[8]),
        .Q(add_ln42_reg_4259[8]),
        .R(1'b0));
  FDRE \add_ln42_reg_4259_reg[9] 
       (.C(ap_clk),
        .CE(add_ln42_reg_42590),
        .D(add_ln42_fu_3167_p2[9]),
        .Q(add_ln42_reg_4259[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(icmp_ln12_fu_976_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(ap_CS_fsm_state1),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(ap_CS_fsm_pp0_stage0),
        .I1(ap_enable_reg_pp0_iter0),
        .I2(icmp_ln12_fu_976_p2),
        .O(ap_NS_fsm[2]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFF2A)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(icmp_ln17_fu_1048_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(ap_CS_fsm_state4),
        .O(ap_NS_fsm[3]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[4]_i_1 
       (.I0(ap_CS_fsm_pp1_stage0),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(icmp_ln17_fu_1048_p2),
        .O(ap_NS_fsm[4]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    \ap_CS_fsm[5]_i_1 
       (.I0(ap_CS_fsm_pp2_stage1),
        .I1(ap_enable_reg_pp2_iter3),
        .I2(ap_enable_reg_pp2_iter4_reg_n_0),
        .I3(ap_CS_fsm_state7),
        .O(ap_NS_fsm[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAA2AAAAAAA)) 
    \ap_CS_fsm[6]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(\ap_CS_fsm[7]_i_6_n_0 ),
        .I2(\ap_CS_fsm[7]_i_5_n_0 ),
        .I3(\ap_CS_fsm[7]_i_4_n_0 ),
        .I4(ap_enable_reg_pp2_iter0),
        .I5(ap_enable_reg_pp2_iter1),
        .O(ap_NS_fsm[6]));
  LUT6 #(
    .INIT(64'hEAAAAAAAAAAAAAAA)) 
    \ap_CS_fsm[7]_i_1 
       (.I0(\ap_CS_fsm[7]_i_2_n_0 ),
        .I1(ap_CS_fsm_pp2_stage0),
        .I2(\ap_CS_fsm[7]_i_3_n_0 ),
        .I3(\ap_CS_fsm[7]_i_4_n_0 ),
        .I4(\ap_CS_fsm[7]_i_5_n_0 ),
        .I5(\ap_CS_fsm[7]_i_6_n_0 ),
        .O(ap_NS_fsm[7]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \ap_CS_fsm[7]_i_2 
       (.I0(ap_enable_reg_pp2_iter4_reg_n_0),
        .I1(ap_CS_fsm_pp2_stage1),
        .I2(ap_enable_reg_pp2_iter3),
        .O(\ap_CS_fsm[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[7]_i_3 
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_enable_reg_pp2_iter1),
        .O(\ap_CS_fsm[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \ap_CS_fsm[7]_i_4 
       (.I0(add_ln24_1_reg_3241_reg[4]),
        .I1(indvar_flatten47_reg_9031),
        .I2(indvar_flatten47_reg_903[4]),
        .I3(add_ln24_1_reg_3241_reg[1]),
        .I4(indvar_flatten47_reg_903[1]),
        .I5(sel0[2]),
        .O(\ap_CS_fsm[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0100010101000000)) 
    \ap_CS_fsm[7]_i_5 
       (.I0(sel0[0]),
        .I1(sel0[9]),
        .I2(sel0[7]),
        .I3(add_ln24_1_reg_3241_reg[10]),
        .I4(indvar_flatten47_reg_9031),
        .I5(indvar_flatten47_reg_903[10]),
        .O(\ap_CS_fsm[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001015)) 
    \ap_CS_fsm[7]_i_6 
       (.I0(sel0[8]),
        .I1(add_ln24_1_reg_3241_reg[5]),
        .I2(indvar_flatten47_reg_9031),
        .I3(indvar_flatten47_reg_903[5]),
        .I4(sel0[6]),
        .I5(sel0[3]),
        .O(\ap_CS_fsm[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \ap_CS_fsm[8]_i_2 
       (.I0(\ap_CS_fsm[9]_i_3_n_0 ),
        .I1(\ap_CS_fsm[9]_i_4_n_0 ),
        .I2(indvar_flatten55_reg_937_reg[0]),
        .I3(indvar_flatten55_reg_937_reg[1]),
        .I4(indvar_flatten55_reg_937_reg[2]),
        .O(icmp_ln40_fu_3117_p2));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \ap_CS_fsm[9]_i_3 
       (.I0(indvar_flatten55_reg_937_reg[6]),
        .I1(indvar_flatten55_reg_937_reg[5]),
        .I2(indvar_flatten55_reg_937_reg[4]),
        .I3(indvar_flatten55_reg_937_reg[3]),
        .O(\ap_CS_fsm[9]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \ap_CS_fsm[9]_i_4 
       (.I0(indvar_flatten55_reg_937_reg[9]),
        .I1(indvar_flatten55_reg_937_reg[10]),
        .I2(indvar_flatten55_reg_937_reg[8]),
        .I3(indvar_flatten55_reg_937_reg[7]),
        .O(\ap_CS_fsm[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ap_CS_fsm[9]_i_5 
       (.I0(indvar_flatten55_reg_937_reg[2]),
        .I1(indvar_flatten55_reg_937_reg[1]),
        .I2(indvar_flatten55_reg_937_reg[0]),
        .O(\ap_CS_fsm[9]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[9]_i_6 
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_enable_reg_pp3_iter1_reg_n_0),
        .O(\ap_CS_fsm[9]_i_6_n_0 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_pp1_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[4]),
        .Q(ap_CS_fsm_state7),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[5]),
        .Q(ap_CS_fsm_pp2_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[6]),
        .Q(ap_CS_fsm_pp2_stage1),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[7]),
        .Q(ap_CS_fsm_state18),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[8]),
        .Q(ap_CS_fsm_pp3_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[9]),
        .Q(ap_CS_fsm_state23),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h00C8C8C8)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_CS_fsm_state1),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(ap_enable_reg_pp0_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_a_U_n_0),
        .Q(ap_enable_reg_pp0_iter1_reg_n_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00C8C8C8)) 
    ap_enable_reg_pp1_iter0_i_1
       (.I0(ap_CS_fsm_state4),
        .I1(ap_rst_n),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(icmp_ln17_fu_1048_p2),
        .I4(ap_CS_fsm_pp1_stage0),
        .O(ap_enable_reg_pp1_iter0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp1_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp1_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp1_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_b_U_n_0),
        .Q(ap_enable_reg_pp1_iter1_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0888888888888888)) 
    ap_enable_reg_pp2_iter0_i_1
       (.I0(ap_enable_reg_pp2_iter0_i_2_n_0),
        .I1(ap_rst_n),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(\ap_CS_fsm[7]_i_4_n_0 ),
        .I4(\ap_CS_fsm[7]_i_5_n_0 ),
        .I5(\ap_CS_fsm[7]_i_6_n_0 ),
        .O(ap_enable_reg_pp2_iter0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    ap_enable_reg_pp2_iter0_i_2
       (.I0(ap_CS_fsm_state7),
        .I1(ap_enable_reg_pp2_iter0),
        .O(ap_enable_reg_pp2_iter0_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter0_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp2_iter1_i_1
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ap_CS_fsm_pp2_stage1),
        .I2(ap_enable_reg_pp2_iter1),
        .O(ap_enable_reg_pp2_iter1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter1_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter1),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp2_iter2_i_1
       (.I0(ap_enable_reg_pp2_iter1),
        .I1(ap_CS_fsm_pp2_stage1),
        .I2(ap_enable_reg_pp2_iter2),
        .O(ap_enable_reg_pp2_iter2_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter2_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter2),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_enable_reg_pp2_iter3_i_1
       (.I0(ap_enable_reg_pp2_iter2),
        .I1(ap_CS_fsm_pp2_stage1),
        .I2(ap_enable_reg_pp2_iter3),
        .O(ap_enable_reg_pp2_iter3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter3_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp2_iter4_i_1
       (.I0(ap_enable_reg_pp2_iter4_reg_n_0),
        .I1(ap_enable_reg_pp2_iter3),
        .I2(ap_rst_n),
        .I3(ap_CS_fsm_state7),
        .I4(ap_CS_fsm_pp2_stage1),
        .O(ap_enable_reg_pp2_iter4_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp2_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp2_iter4_i_1_n_0),
        .Q(ap_enable_reg_pp2_iter4_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_res_U_n_8),
        .Q(ap_enable_reg_pp3_iter0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_res_U_n_4),
        .Q(ap_enable_reg_pp3_iter1_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter2_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_res_U_n_14),
        .Q(ap_enable_reg_pp3_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp3_iter3_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_res_U_n_5),
        .Q(ap_enable_reg_pp3_iter3_reg_n_0),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[0] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[0]),
        .Q(b_read_reg_3231[0]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[10] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[10]),
        .Q(b_read_reg_3231[10]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[11] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[11]),
        .Q(b_read_reg_3231[11]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[12] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[12]),
        .Q(b_read_reg_3231[12]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[13] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[13]),
        .Q(b_read_reg_3231[13]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[14] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[14]),
        .Q(b_read_reg_3231[14]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[15] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[15]),
        .Q(b_read_reg_3231[15]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[16] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[16]),
        .Q(b_read_reg_3231[16]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[17] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[17]),
        .Q(b_read_reg_3231[17]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[18] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[18]),
        .Q(b_read_reg_3231[18]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[19] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[19]),
        .Q(b_read_reg_3231[19]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[1] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[1]),
        .Q(b_read_reg_3231[1]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[20] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[20]),
        .Q(b_read_reg_3231[20]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[21] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[21]),
        .Q(b_read_reg_3231[21]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[22] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[22]),
        .Q(b_read_reg_3231[22]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[23] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[23]),
        .Q(b_read_reg_3231[23]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[24] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[24]),
        .Q(b_read_reg_3231[24]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[25] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[25]),
        .Q(b_read_reg_3231[25]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[26] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[26]),
        .Q(b_read_reg_3231[26]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[27] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[27]),
        .Q(b_read_reg_3231[27]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[28] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[28]),
        .Q(b_read_reg_3231[28]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[29] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[29]),
        .Q(b_read_reg_3231[29]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[2] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[2]),
        .Q(b_read_reg_3231[2]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[30] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[30]),
        .Q(b_read_reg_3231[30]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[31] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[31]),
        .Q(b_read_reg_3231[31]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[3] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[3]),
        .Q(b_read_reg_3231[3]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[4] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[4]),
        .Q(b_read_reg_3231[4]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[5] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[5]),
        .Q(b_read_reg_3231[5]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[6] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[6]),
        .Q(b_read_reg_3231[6]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[7] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[7]),
        .Q(b_read_reg_3231[7]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[8] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[8]),
        .Q(b_read_reg_3231[8]),
        .R(1'b0));
  FDRE \b_read_reg_3231_reg[9] 
       (.C(ap_clk),
        .CE(add_ln19_reg_32260),
        .D(b_TDATA_int_regslice[9]),
        .Q(b_read_reg_3231[9]),
        .R(1'b0));
  FDRE \i_reg_914_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tempA_U_n_8),
        .Q(tmp_15_fu_2216_p3[5]),
        .R(ap_CS_fsm_state7));
  FDRE \i_reg_914_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tempA_U_n_9),
        .Q(tmp_15_fu_2216_p3[6]),
        .R(ap_CS_fsm_state7));
  FDRE \i_reg_914_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tempA_U_n_11),
        .Q(tmp_15_fu_2216_p3[7]),
        .R(ap_CS_fsm_state7));
  FDRE \i_reg_914_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tempA_U_n_13),
        .Q(tmp_15_fu_2216_p3[8]),
        .R(ap_CS_fsm_state7));
  FDRE \i_reg_914_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tempA_U_n_14),
        .Q(tmp_15_fu_2216_p3[9]),
        .R(ap_CS_fsm_state7));
  FDRE \ia_reg_848_reg[0] 
       (.C(ap_clk),
        .CE(tempA_we0),
        .D(select_ln12_1_reg_3192_reg[0]),
        .Q(\ia_reg_848_reg_n_0_[0] ),
        .R(ia_reg_848));
  FDRE \ia_reg_848_reg[1] 
       (.C(ap_clk),
        .CE(tempA_we0),
        .D(select_ln12_1_reg_3192_reg[1]),
        .Q(\ia_reg_848_reg_n_0_[1] ),
        .R(ia_reg_848));
  FDRE \ia_reg_848_reg[2] 
       (.C(ap_clk),
        .CE(tempA_we0),
        .D(select_ln12_1_reg_3192_reg[2]),
        .Q(\ia_reg_848_reg_n_0_[2] ),
        .R(ia_reg_848));
  FDRE \ia_reg_848_reg[3] 
       (.C(ap_clk),
        .CE(tempA_we0),
        .D(select_ln12_1_reg_3192_reg[3]),
        .Q(\ia_reg_848_reg_n_0_[3] ),
        .R(ia_reg_848));
  FDRE \ia_reg_848_reg[4] 
       (.C(ap_clk),
        .CE(tempA_we0),
        .D(select_ln12_1_reg_3192_reg[4]),
        .Q(\ia_reg_848_reg_n_0_[4] ),
        .R(ia_reg_848));
  FDRE \iab_reg_948_reg[0] 
       (.C(ap_clk),
        .CE(regslice_both_res_U_n_13),
        .D(select_ln40_1_reg_4254_reg[0]),
        .Q(iab_reg_948[0]),
        .R(ap_CS_fsm_state18));
  FDRE \iab_reg_948_reg[1] 
       (.C(ap_clk),
        .CE(regslice_both_res_U_n_13),
        .D(select_ln40_1_reg_4254_reg[1]),
        .Q(iab_reg_948[1]),
        .R(ap_CS_fsm_state18));
  FDRE \iab_reg_948_reg[2] 
       (.C(ap_clk),
        .CE(regslice_both_res_U_n_13),
        .D(select_ln40_1_reg_4254_reg[2]),
        .Q(iab_reg_948[2]),
        .R(ap_CS_fsm_state18));
  FDRE \iab_reg_948_reg[3] 
       (.C(ap_clk),
        .CE(regslice_both_res_U_n_13),
        .D(select_ln40_1_reg_4254_reg[3]),
        .Q(iab_reg_948[3]),
        .R(ap_CS_fsm_state18));
  FDRE \iab_reg_948_reg[4] 
       (.C(ap_clk),
        .CE(regslice_both_res_U_n_13),
        .D(select_ln40_1_reg_4254_reg[4]),
        .Q(iab_reg_948[4]),
        .R(ap_CS_fsm_state18));
  FDRE \ib_reg_881_reg[0] 
       (.C(ap_clk),
        .CE(tempB_we0),
        .D(select_ln17_1_reg_3221_reg[0]),
        .Q(ib_reg_881[0]),
        .R(ap_CS_fsm_state4));
  FDRE \ib_reg_881_reg[1] 
       (.C(ap_clk),
        .CE(tempB_we0),
        .D(select_ln17_1_reg_3221_reg[1]),
        .Q(ib_reg_881[1]),
        .R(ap_CS_fsm_state4));
  FDRE \ib_reg_881_reg[2] 
       (.C(ap_clk),
        .CE(tempB_we0),
        .D(select_ln17_1_reg_3221_reg[2]),
        .Q(ib_reg_881[2]),
        .R(ap_CS_fsm_state4));
  FDRE \ib_reg_881_reg[3] 
       (.C(ap_clk),
        .CE(tempB_we0),
        .D(select_ln17_1_reg_3221_reg[3]),
        .Q(ib_reg_881[3]),
        .R(ap_CS_fsm_state4));
  FDRE \ib_reg_881_reg[4] 
       (.C(ap_clk),
        .CE(tempB_we0),
        .D(select_ln17_1_reg_3221_reg[4]),
        .Q(ib_reg_881[4]),
        .R(ap_CS_fsm_state4));
  FDRE \icmp_ln12_reg_3188_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_a_U_n_22),
        .Q(icmp_ln12_reg_3188),
        .R(1'b0));
  FDRE \icmp_ln17_reg_3217_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_b_U_n_20),
        .Q(icmp_ln17_reg_3217),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \icmp_ln24_reg_3246[0]_i_1 
       (.I0(sel0[8]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[3]),
        .I4(\ap_CS_fsm[7]_i_5_n_0 ),
        .I5(\ap_CS_fsm[7]_i_4_n_0 ),
        .O(icmp_ln24_fu_1132_p2));
  FDRE \icmp_ln24_reg_3246_pp2_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .Q(icmp_ln24_reg_3246_pp2_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln24_reg_3246_pp2_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(icmp_ln24_reg_3246_pp2_iter1_reg),
        .Q(icmp_ln24_reg_3246_pp2_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln24_reg_3246_pp2_iter3_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(icmp_ln24_reg_3246_pp2_iter2_reg),
        .Q(icmp_ln24_reg_3246_pp2_iter3_reg),
        .R(1'b0));
  FDRE \icmp_ln24_reg_3246_pp2_iter4_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(icmp_ln24_reg_3246_pp2_iter3_reg),
        .Q(icmp_ln24_reg_3246_pp2_iter4_reg),
        .R(1'b0));
  FDRE \icmp_ln24_reg_3246_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_pp2_stage0),
        .D(icmp_ln24_fu_1132_p2),
        .Q(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln26_reg_3255_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(tempB_U_n_9),
        .Q(icmp_ln26_reg_3255),
        .R(1'b0));
  FDRE \icmp_ln40_reg_4250_pp3_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_res_U_n_11),
        .Q(\icmp_ln40_reg_4250_pp3_iter1_reg_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \icmp_ln40_reg_4250_pp3_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_res_U_n_15),
        .Q(icmp_ln40_reg_4250_pp3_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln40_reg_4250_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_res_U_n_12),
        .Q(icmp_ln40_reg_4250),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten47_reg_903[0]_i_1 
       (.I0(add_ln24_1_reg_3241_reg[0]),
        .I1(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(indvar_flatten47_reg_903[0]),
        .O(sel0[0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten47_reg_903[10]_i_1 
       (.I0(add_ln24_1_reg_3241_reg[10]),
        .I1(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(indvar_flatten47_reg_903[10]),
        .O(sel0[10]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten47_reg_903[1]_i_1 
       (.I0(add_ln24_1_reg_3241_reg[1]),
        .I1(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(indvar_flatten47_reg_903[1]),
        .O(sel0[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten47_reg_903[2]_i_1 
       (.I0(add_ln24_1_reg_3241_reg[2]),
        .I1(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(indvar_flatten47_reg_903[2]),
        .O(sel0[2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten47_reg_903[3]_i_1 
       (.I0(add_ln24_1_reg_3241_reg[3]),
        .I1(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(indvar_flatten47_reg_903[3]),
        .O(sel0[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten47_reg_903[4]_i_1 
       (.I0(add_ln24_1_reg_3241_reg[4]),
        .I1(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(indvar_flatten47_reg_903[4]),
        .O(sel0[4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten47_reg_903[5]_i_1 
       (.I0(add_ln24_1_reg_3241_reg[5]),
        .I1(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(indvar_flatten47_reg_903[5]),
        .O(sel0[5]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten47_reg_903[6]_i_1 
       (.I0(add_ln24_1_reg_3241_reg[6]),
        .I1(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(indvar_flatten47_reg_903[6]),
        .O(sel0[6]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten47_reg_903[7]_i_1 
       (.I0(add_ln24_1_reg_3241_reg[7]),
        .I1(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(indvar_flatten47_reg_903[7]),
        .O(sel0[7]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten47_reg_903[8]_i_1 
       (.I0(add_ln24_1_reg_3241_reg[8]),
        .I1(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(indvar_flatten47_reg_903[8]),
        .O(sel0[8]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \indvar_flatten47_reg_903[9]_i_1 
       (.I0(add_ln24_1_reg_3241_reg[9]),
        .I1(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I2(ap_CS_fsm_pp2_stage0),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(indvar_flatten47_reg_903[9]),
        .O(sel0[9]));
  FDRE \indvar_flatten47_reg_903_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel0[0]),
        .Q(indvar_flatten47_reg_903[0]),
        .R(ap_CS_fsm_state7));
  FDRE \indvar_flatten47_reg_903_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel0[10]),
        .Q(indvar_flatten47_reg_903[10]),
        .R(ap_CS_fsm_state7));
  FDRE \indvar_flatten47_reg_903_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel0[1]),
        .Q(indvar_flatten47_reg_903[1]),
        .R(ap_CS_fsm_state7));
  FDRE \indvar_flatten47_reg_903_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel0[2]),
        .Q(indvar_flatten47_reg_903[2]),
        .R(ap_CS_fsm_state7));
  FDRE \indvar_flatten47_reg_903_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel0[3]),
        .Q(indvar_flatten47_reg_903[3]),
        .R(ap_CS_fsm_state7));
  FDRE \indvar_flatten47_reg_903_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel0[4]),
        .Q(indvar_flatten47_reg_903[4]),
        .R(ap_CS_fsm_state7));
  FDRE \indvar_flatten47_reg_903_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel0[5]),
        .Q(indvar_flatten47_reg_903[5]),
        .R(ap_CS_fsm_state7));
  FDRE \indvar_flatten47_reg_903_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel0[6]),
        .Q(indvar_flatten47_reg_903[6]),
        .R(ap_CS_fsm_state7));
  FDRE \indvar_flatten47_reg_903_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel0[7]),
        .Q(indvar_flatten47_reg_903[7]),
        .R(ap_CS_fsm_state7));
  FDRE \indvar_flatten47_reg_903_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel0[8]),
        .Q(indvar_flatten47_reg_903[8]),
        .R(ap_CS_fsm_state7));
  FDRE \indvar_flatten47_reg_903_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(sel0[9]),
        .Q(indvar_flatten47_reg_903[9]),
        .R(ap_CS_fsm_state7));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten55_reg_937[0]_i_1 
       (.I0(indvar_flatten55_reg_937_reg[0]),
        .O(add_ln40_1_fu_3111_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten55_reg_937[10]_i_1 
       (.I0(indvar_flatten55_reg_937_reg[8]),
        .I1(indvar_flatten55_reg_937_reg[6]),
        .I2(\indvar_flatten55_reg_937[10]_i_2_n_0 ),
        .I3(indvar_flatten55_reg_937_reg[7]),
        .I4(indvar_flatten55_reg_937_reg[9]),
        .I5(indvar_flatten55_reg_937_reg[10]),
        .O(add_ln40_1_fu_3111_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten55_reg_937[10]_i_2 
       (.I0(indvar_flatten55_reg_937_reg[5]),
        .I1(indvar_flatten55_reg_937_reg[3]),
        .I2(indvar_flatten55_reg_937_reg[1]),
        .I3(indvar_flatten55_reg_937_reg[0]),
        .I4(indvar_flatten55_reg_937_reg[2]),
        .I5(indvar_flatten55_reg_937_reg[4]),
        .O(\indvar_flatten55_reg_937[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten55_reg_937[1]_i_1 
       (.I0(indvar_flatten55_reg_937_reg[0]),
        .I1(indvar_flatten55_reg_937_reg[1]),
        .O(add_ln40_1_fu_3111_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten55_reg_937[2]_i_1 
       (.I0(indvar_flatten55_reg_937_reg[0]),
        .I1(indvar_flatten55_reg_937_reg[1]),
        .I2(indvar_flatten55_reg_937_reg[2]),
        .O(add_ln40_1_fu_3111_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten55_reg_937[3]_i_1 
       (.I0(indvar_flatten55_reg_937_reg[1]),
        .I1(indvar_flatten55_reg_937_reg[0]),
        .I2(indvar_flatten55_reg_937_reg[2]),
        .I3(indvar_flatten55_reg_937_reg[3]),
        .O(add_ln40_1_fu_3111_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten55_reg_937[4]_i_1 
       (.I0(indvar_flatten55_reg_937_reg[2]),
        .I1(indvar_flatten55_reg_937_reg[0]),
        .I2(indvar_flatten55_reg_937_reg[1]),
        .I3(indvar_flatten55_reg_937_reg[3]),
        .I4(indvar_flatten55_reg_937_reg[4]),
        .O(add_ln40_1_fu_3111_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten55_reg_937[5]_i_1 
       (.I0(indvar_flatten55_reg_937_reg[3]),
        .I1(indvar_flatten55_reg_937_reg[1]),
        .I2(indvar_flatten55_reg_937_reg[0]),
        .I3(indvar_flatten55_reg_937_reg[2]),
        .I4(indvar_flatten55_reg_937_reg[4]),
        .I5(indvar_flatten55_reg_937_reg[5]),
        .O(add_ln40_1_fu_3111_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten55_reg_937[6]_i_1 
       (.I0(\indvar_flatten55_reg_937[10]_i_2_n_0 ),
        .I1(indvar_flatten55_reg_937_reg[6]),
        .O(add_ln40_1_fu_3111_p2[6]));
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten55_reg_937[7]_i_1 
       (.I0(\indvar_flatten55_reg_937[10]_i_2_n_0 ),
        .I1(indvar_flatten55_reg_937_reg[6]),
        .I2(indvar_flatten55_reg_937_reg[7]),
        .O(add_ln40_1_fu_3111_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten55_reg_937[8]_i_1 
       (.I0(indvar_flatten55_reg_937_reg[6]),
        .I1(\indvar_flatten55_reg_937[10]_i_2_n_0 ),
        .I2(indvar_flatten55_reg_937_reg[7]),
        .I3(indvar_flatten55_reg_937_reg[8]),
        .O(add_ln40_1_fu_3111_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten55_reg_937[9]_i_1 
       (.I0(indvar_flatten55_reg_937_reg[7]),
        .I1(\indvar_flatten55_reg_937[10]_i_2_n_0 ),
        .I2(indvar_flatten55_reg_937_reg[6]),
        .I3(indvar_flatten55_reg_937_reg[8]),
        .I4(indvar_flatten55_reg_937_reg[9]),
        .O(add_ln40_1_fu_3111_p2[9]));
  FDRE \indvar_flatten55_reg_937_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln40_1_fu_3111_p2[0]),
        .Q(indvar_flatten55_reg_937_reg[0]),
        .R(ap_CS_fsm_state18));
  FDRE \indvar_flatten55_reg_937_reg[10] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln40_1_fu_3111_p2[10]),
        .Q(indvar_flatten55_reg_937_reg[10]),
        .R(ap_CS_fsm_state18));
  FDRE \indvar_flatten55_reg_937_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln40_1_fu_3111_p2[1]),
        .Q(indvar_flatten55_reg_937_reg[1]),
        .R(ap_CS_fsm_state18));
  FDRE \indvar_flatten55_reg_937_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln40_1_fu_3111_p2[2]),
        .Q(indvar_flatten55_reg_937_reg[2]),
        .R(ap_CS_fsm_state18));
  FDRE \indvar_flatten55_reg_937_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln40_1_fu_3111_p2[3]),
        .Q(indvar_flatten55_reg_937_reg[3]),
        .R(ap_CS_fsm_state18));
  FDRE \indvar_flatten55_reg_937_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln40_1_fu_3111_p2[4]),
        .Q(indvar_flatten55_reg_937_reg[4]),
        .R(ap_CS_fsm_state18));
  FDRE \indvar_flatten55_reg_937_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln40_1_fu_3111_p2[5]),
        .Q(indvar_flatten55_reg_937_reg[5]),
        .R(ap_CS_fsm_state18));
  FDRE \indvar_flatten55_reg_937_reg[6] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln40_1_fu_3111_p2[6]),
        .Q(indvar_flatten55_reg_937_reg[6]),
        .R(ap_CS_fsm_state18));
  FDRE \indvar_flatten55_reg_937_reg[7] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln40_1_fu_3111_p2[7]),
        .Q(indvar_flatten55_reg_937_reg[7]),
        .R(ap_CS_fsm_state18));
  FDRE \indvar_flatten55_reg_937_reg[8] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln40_1_fu_3111_p2[8]),
        .Q(indvar_flatten55_reg_937_reg[8]),
        .R(ap_CS_fsm_state18));
  FDRE \indvar_flatten55_reg_937_reg[9] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln40_1_fu_3111_p2[9]),
        .Q(indvar_flatten55_reg_937_reg[9]),
        .R(ap_CS_fsm_state18));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten7_reg_870[0]_i_1 
       (.I0(indvar_flatten7_reg_870_reg[0]),
        .O(add_ln17_1_fu_1042_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten7_reg_870[10]_i_1 
       (.I0(indvar_flatten7_reg_870_reg[8]),
        .I1(indvar_flatten7_reg_870_reg[6]),
        .I2(\indvar_flatten7_reg_870[10]_i_2_n_0 ),
        .I3(indvar_flatten7_reg_870_reg[7]),
        .I4(indvar_flatten7_reg_870_reg[9]),
        .I5(indvar_flatten7_reg_870_reg[10]),
        .O(add_ln17_1_fu_1042_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten7_reg_870[10]_i_2 
       (.I0(indvar_flatten7_reg_870_reg[5]),
        .I1(indvar_flatten7_reg_870_reg[3]),
        .I2(indvar_flatten7_reg_870_reg[1]),
        .I3(indvar_flatten7_reg_870_reg[0]),
        .I4(indvar_flatten7_reg_870_reg[2]),
        .I5(indvar_flatten7_reg_870_reg[4]),
        .O(\indvar_flatten7_reg_870[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten7_reg_870[1]_i_1 
       (.I0(indvar_flatten7_reg_870_reg[0]),
        .I1(indvar_flatten7_reg_870_reg[1]),
        .O(add_ln17_1_fu_1042_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten7_reg_870[2]_i_1 
       (.I0(indvar_flatten7_reg_870_reg[0]),
        .I1(indvar_flatten7_reg_870_reg[1]),
        .I2(indvar_flatten7_reg_870_reg[2]),
        .O(add_ln17_1_fu_1042_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten7_reg_870[3]_i_1 
       (.I0(indvar_flatten7_reg_870_reg[1]),
        .I1(indvar_flatten7_reg_870_reg[0]),
        .I2(indvar_flatten7_reg_870_reg[2]),
        .I3(indvar_flatten7_reg_870_reg[3]),
        .O(add_ln17_1_fu_1042_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten7_reg_870[4]_i_1 
       (.I0(indvar_flatten7_reg_870_reg[2]),
        .I1(indvar_flatten7_reg_870_reg[0]),
        .I2(indvar_flatten7_reg_870_reg[1]),
        .I3(indvar_flatten7_reg_870_reg[3]),
        .I4(indvar_flatten7_reg_870_reg[4]),
        .O(add_ln17_1_fu_1042_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten7_reg_870[5]_i_1 
       (.I0(indvar_flatten7_reg_870_reg[3]),
        .I1(indvar_flatten7_reg_870_reg[1]),
        .I2(indvar_flatten7_reg_870_reg[0]),
        .I3(indvar_flatten7_reg_870_reg[2]),
        .I4(indvar_flatten7_reg_870_reg[4]),
        .I5(indvar_flatten7_reg_870_reg[5]),
        .O(add_ln17_1_fu_1042_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten7_reg_870[6]_i_1 
       (.I0(\indvar_flatten7_reg_870[10]_i_2_n_0 ),
        .I1(indvar_flatten7_reg_870_reg[6]),
        .O(add_ln17_1_fu_1042_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten7_reg_870[7]_i_1 
       (.I0(\indvar_flatten7_reg_870[10]_i_2_n_0 ),
        .I1(indvar_flatten7_reg_870_reg[6]),
        .I2(indvar_flatten7_reg_870_reg[7]),
        .O(add_ln17_1_fu_1042_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten7_reg_870[8]_i_1 
       (.I0(indvar_flatten7_reg_870_reg[6]),
        .I1(\indvar_flatten7_reg_870[10]_i_2_n_0 ),
        .I2(indvar_flatten7_reg_870_reg[7]),
        .I3(indvar_flatten7_reg_870_reg[8]),
        .O(add_ln17_1_fu_1042_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten7_reg_870[9]_i_1 
       (.I0(indvar_flatten7_reg_870_reg[7]),
        .I1(\indvar_flatten7_reg_870[10]_i_2_n_0 ),
        .I2(indvar_flatten7_reg_870_reg[6]),
        .I3(indvar_flatten7_reg_870_reg[8]),
        .I4(indvar_flatten7_reg_870_reg[9]),
        .O(add_ln17_1_fu_1042_p2[9]));
  FDRE \indvar_flatten7_reg_870_reg[0] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln17_1_fu_1042_p2[0]),
        .Q(indvar_flatten7_reg_870_reg[0]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten7_reg_870_reg[10] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln17_1_fu_1042_p2[10]),
        .Q(indvar_flatten7_reg_870_reg[10]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten7_reg_870_reg[1] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln17_1_fu_1042_p2[1]),
        .Q(indvar_flatten7_reg_870_reg[1]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten7_reg_870_reg[2] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln17_1_fu_1042_p2[2]),
        .Q(indvar_flatten7_reg_870_reg[2]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten7_reg_870_reg[3] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln17_1_fu_1042_p2[3]),
        .Q(indvar_flatten7_reg_870_reg[3]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten7_reg_870_reg[4] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln17_1_fu_1042_p2[4]),
        .Q(indvar_flatten7_reg_870_reg[4]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten7_reg_870_reg[5] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln17_1_fu_1042_p2[5]),
        .Q(indvar_flatten7_reg_870_reg[5]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten7_reg_870_reg[6] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln17_1_fu_1042_p2[6]),
        .Q(indvar_flatten7_reg_870_reg[6]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten7_reg_870_reg[7] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln17_1_fu_1042_p2[7]),
        .Q(indvar_flatten7_reg_870_reg[7]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten7_reg_870_reg[8] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln17_1_fu_1042_p2[8]),
        .Q(indvar_flatten7_reg_870_reg[8]),
        .R(ap_CS_fsm_state4));
  FDRE \indvar_flatten7_reg_870_reg[9] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln17_1_fu_1042_p2[9]),
        .Q(indvar_flatten7_reg_870_reg[9]),
        .R(ap_CS_fsm_state4));
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_reg_837[0]_i_1 
       (.I0(indvar_flatten_reg_837_reg[0]),
        .O(add_ln12_1_fu_970_p2[0]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten_reg_837[10]_i_1 
       (.I0(indvar_flatten_reg_837_reg[8]),
        .I1(indvar_flatten_reg_837_reg[6]),
        .I2(\indvar_flatten_reg_837[10]_i_2_n_0 ),
        .I3(indvar_flatten_reg_837_reg[7]),
        .I4(indvar_flatten_reg_837_reg[9]),
        .I5(indvar_flatten_reg_837_reg[10]),
        .O(add_ln12_1_fu_970_p2[10]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \indvar_flatten_reg_837[10]_i_2 
       (.I0(indvar_flatten_reg_837_reg[5]),
        .I1(indvar_flatten_reg_837_reg[3]),
        .I2(indvar_flatten_reg_837_reg[1]),
        .I3(indvar_flatten_reg_837_reg[0]),
        .I4(indvar_flatten_reg_837_reg[2]),
        .I5(indvar_flatten_reg_837_reg[4]),
        .O(\indvar_flatten_reg_837[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_837[1]_i_1 
       (.I0(indvar_flatten_reg_837_reg[0]),
        .I1(indvar_flatten_reg_837_reg[1]),
        .O(add_ln12_1_fu_970_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_837[2]_i_1 
       (.I0(indvar_flatten_reg_837_reg[0]),
        .I1(indvar_flatten_reg_837_reg[1]),
        .I2(indvar_flatten_reg_837_reg[2]),
        .O(add_ln12_1_fu_970_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_reg_837[3]_i_1 
       (.I0(indvar_flatten_reg_837_reg[1]),
        .I1(indvar_flatten_reg_837_reg[0]),
        .I2(indvar_flatten_reg_837_reg[2]),
        .I3(indvar_flatten_reg_837_reg[3]),
        .O(add_ln12_1_fu_970_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_reg_837[4]_i_1 
       (.I0(indvar_flatten_reg_837_reg[2]),
        .I1(indvar_flatten_reg_837_reg[0]),
        .I2(indvar_flatten_reg_837_reg[1]),
        .I3(indvar_flatten_reg_837_reg[3]),
        .I4(indvar_flatten_reg_837_reg[4]),
        .O(add_ln12_1_fu_970_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \indvar_flatten_reg_837[5]_i_1 
       (.I0(indvar_flatten_reg_837_reg[3]),
        .I1(indvar_flatten_reg_837_reg[1]),
        .I2(indvar_flatten_reg_837_reg[0]),
        .I3(indvar_flatten_reg_837_reg[2]),
        .I4(indvar_flatten_reg_837_reg[4]),
        .I5(indvar_flatten_reg_837_reg[5]),
        .O(add_ln12_1_fu_970_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_reg_837[6]_i_1 
       (.I0(\indvar_flatten_reg_837[10]_i_2_n_0 ),
        .I1(indvar_flatten_reg_837_reg[6]),
        .O(add_ln12_1_fu_970_p2[6]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \indvar_flatten_reg_837[7]_i_1 
       (.I0(\indvar_flatten_reg_837[10]_i_2_n_0 ),
        .I1(indvar_flatten_reg_837_reg[6]),
        .I2(indvar_flatten_reg_837_reg[7]),
        .O(add_ln12_1_fu_970_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \indvar_flatten_reg_837[8]_i_1 
       (.I0(indvar_flatten_reg_837_reg[6]),
        .I1(\indvar_flatten_reg_837[10]_i_2_n_0 ),
        .I2(indvar_flatten_reg_837_reg[7]),
        .I3(indvar_flatten_reg_837_reg[8]),
        .O(add_ln12_1_fu_970_p2[8]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \indvar_flatten_reg_837[9]_i_1 
       (.I0(indvar_flatten_reg_837_reg[7]),
        .I1(\indvar_flatten_reg_837[10]_i_2_n_0 ),
        .I2(indvar_flatten_reg_837_reg[6]),
        .I3(indvar_flatten_reg_837_reg[8]),
        .I4(indvar_flatten_reg_837_reg[9]),
        .O(add_ln12_1_fu_970_p2[9]));
  FDRE \indvar_flatten_reg_837_reg[0] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln12_1_fu_970_p2[0]),
        .Q(indvar_flatten_reg_837_reg[0]),
        .R(indvar_flatten_reg_837));
  FDRE \indvar_flatten_reg_837_reg[10] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln12_1_fu_970_p2[10]),
        .Q(indvar_flatten_reg_837_reg[10]),
        .R(indvar_flatten_reg_837));
  FDRE \indvar_flatten_reg_837_reg[1] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln12_1_fu_970_p2[1]),
        .Q(indvar_flatten_reg_837_reg[1]),
        .R(indvar_flatten_reg_837));
  FDRE \indvar_flatten_reg_837_reg[2] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln12_1_fu_970_p2[2]),
        .Q(indvar_flatten_reg_837_reg[2]),
        .R(indvar_flatten_reg_837));
  FDRE \indvar_flatten_reg_837_reg[3] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln12_1_fu_970_p2[3]),
        .Q(indvar_flatten_reg_837_reg[3]),
        .R(indvar_flatten_reg_837));
  FDRE \indvar_flatten_reg_837_reg[4] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln12_1_fu_970_p2[4]),
        .Q(indvar_flatten_reg_837_reg[4]),
        .R(indvar_flatten_reg_837));
  FDRE \indvar_flatten_reg_837_reg[5] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln12_1_fu_970_p2[5]),
        .Q(indvar_flatten_reg_837_reg[5]),
        .R(indvar_flatten_reg_837));
  FDRE \indvar_flatten_reg_837_reg[6] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln12_1_fu_970_p2[6]),
        .Q(indvar_flatten_reg_837_reg[6]),
        .R(indvar_flatten_reg_837));
  FDRE \indvar_flatten_reg_837_reg[7] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln12_1_fu_970_p2[7]),
        .Q(indvar_flatten_reg_837_reg[7]),
        .R(indvar_flatten_reg_837));
  FDRE \indvar_flatten_reg_837_reg[8] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln12_1_fu_970_p2[8]),
        .Q(indvar_flatten_reg_837_reg[8]),
        .R(indvar_flatten_reg_837));
  FDRE \indvar_flatten_reg_837_reg[9] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln12_1_fu_970_p2[9]),
        .Q(indvar_flatten_reg_837_reg[9]),
        .R(indvar_flatten_reg_837));
  FDRE \j_reg_926_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_j_phi_fu_930_p4[0]),
        .Q(j_reg_926[0]),
        .R(ap_CS_fsm_state7));
  FDRE \j_reg_926_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_j_phi_fu_930_p4[1]),
        .Q(j_reg_926[1]),
        .R(ap_CS_fsm_state7));
  FDRE \j_reg_926_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_j_phi_fu_930_p4[2]),
        .Q(j_reg_926[2]),
        .R(ap_CS_fsm_state7));
  FDRE \j_reg_926_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_j_phi_fu_930_p4[3]),
        .Q(j_reg_926[3]),
        .R(ap_CS_fsm_state7));
  FDRE \j_reg_926_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_j_phi_fu_930_p4[4]),
        .Q(j_reg_926[4]),
        .R(ap_CS_fsm_state7));
  FDRE \j_reg_926_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_phi_mux_j_phi_fu_930_p4[5]),
        .Q(j_reg_926[5]),
        .R(ap_CS_fsm_state7));
  LUT1 #(
    .INIT(2'h1)) 
    \ja_reg_859[0]_i_1 
       (.I0(ja_reg_859[0]),
        .O(add_ln13_fu_1032_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \ja_reg_859[1]_i_1 
       (.I0(ja_reg_859[0]),
        .I1(ja_reg_859[1]),
        .O(add_ln13_fu_1032_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \ja_reg_859[2]_i_1 
       (.I0(ja_reg_859[2]),
        .I1(ja_reg_859[0]),
        .I2(ja_reg_859[1]),
        .O(add_ln13_fu_1032_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \ja_reg_859[3]_i_1 
       (.I0(ja_reg_859[2]),
        .I1(ja_reg_859[3]),
        .I2(ja_reg_859[0]),
        .I3(ja_reg_859[1]),
        .O(add_ln13_fu_1032_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \ja_reg_859[4]_i_1 
       (.I0(ja_reg_859[2]),
        .I1(ja_reg_859[3]),
        .I2(ja_reg_859[0]),
        .I3(ja_reg_859[1]),
        .I4(ja_reg_859[4]),
        .O(add_ln13_fu_1032_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000000)) 
    \ja_reg_859[5]_i_3 
       (.I0(ja_reg_859[2]),
        .I1(ja_reg_859[3]),
        .I2(ja_reg_859[0]),
        .I3(ja_reg_859[1]),
        .I4(ja_reg_859[4]),
        .I5(ja_reg_859[5]),
        .O(add_ln13_fu_1032_p2[5]));
  FDRE \ja_reg_859_reg[0] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln13_fu_1032_p2[0]),
        .Q(ja_reg_859[0]),
        .R(indvar_flatten_reg_837));
  FDRE \ja_reg_859_reg[1] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln13_fu_1032_p2[1]),
        .Q(ja_reg_859[1]),
        .R(indvar_flatten_reg_837));
  FDRE \ja_reg_859_reg[2] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln13_fu_1032_p2[2]),
        .Q(ja_reg_859[2]),
        .R(indvar_flatten_reg_837));
  FDRE \ja_reg_859_reg[3] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln13_fu_1032_p2[3]),
        .Q(ja_reg_859[3]),
        .R(indvar_flatten_reg_837));
  FDRE \ja_reg_859_reg[4] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln13_fu_1032_p2[4]),
        .Q(ja_reg_859[4]),
        .R(indvar_flatten_reg_837));
  FDRE \ja_reg_859_reg[5] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(add_ln13_fu_1032_p2[5]),
        .Q(ja_reg_859[5]),
        .R(indvar_flatten_reg_837));
  LUT1 #(
    .INIT(2'h1)) 
    \jab_reg_959[0]_i_1 
       (.I0(jab_reg_959[0]),
        .O(add_ln41_fu_3173_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \jab_reg_959[1]_i_1 
       (.I0(jab_reg_959[0]),
        .I1(jab_reg_959[1]),
        .O(add_ln41_fu_3173_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \jab_reg_959[2]_i_1 
       (.I0(jab_reg_959[2]),
        .I1(jab_reg_959[0]),
        .I2(jab_reg_959[1]),
        .O(add_ln41_fu_3173_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \jab_reg_959[3]_i_1 
       (.I0(jab_reg_959[2]),
        .I1(jab_reg_959[3]),
        .I2(jab_reg_959[0]),
        .I3(jab_reg_959[1]),
        .O(add_ln41_fu_3173_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \jab_reg_959[4]_i_1 
       (.I0(jab_reg_959[2]),
        .I1(jab_reg_959[3]),
        .I2(jab_reg_959[0]),
        .I3(jab_reg_959[1]),
        .I4(jab_reg_959[4]),
        .O(add_ln41_fu_3173_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000000)) 
    \jab_reg_959[5]_i_2 
       (.I0(jab_reg_959[2]),
        .I1(jab_reg_959[3]),
        .I2(jab_reg_959[0]),
        .I3(jab_reg_959[1]),
        .I4(jab_reg_959[4]),
        .I5(jab_reg_959[5]),
        .O(add_ln41_fu_3173_p2[5]));
  FDRE \jab_reg_959_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln41_fu_3173_p2[0]),
        .Q(jab_reg_959[0]),
        .R(ap_CS_fsm_state18));
  FDRE \jab_reg_959_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln41_fu_3173_p2[1]),
        .Q(jab_reg_959[1]),
        .R(ap_CS_fsm_state18));
  FDRE \jab_reg_959_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln41_fu_3173_p2[2]),
        .Q(jab_reg_959[2]),
        .R(ap_CS_fsm_state18));
  FDRE \jab_reg_959_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln41_fu_3173_p2[3]),
        .Q(jab_reg_959[3]),
        .R(ap_CS_fsm_state18));
  FDRE \jab_reg_959_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln41_fu_3173_p2[4]),
        .Q(jab_reg_959[4]),
        .R(ap_CS_fsm_state18));
  FDRE \jab_reg_959_reg[5] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(add_ln41_fu_3173_p2[5]),
        .Q(jab_reg_959[5]),
        .R(ap_CS_fsm_state18));
  LUT1 #(
    .INIT(2'h1)) 
    \jb_reg_892[0]_i_1 
       (.I0(jb_reg_892[0]),
        .O(add_ln18_fu_1104_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \jb_reg_892[1]_i_1 
       (.I0(jb_reg_892[0]),
        .I1(jb_reg_892[1]),
        .O(add_ln18_fu_1104_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \jb_reg_892[2]_i_1 
       (.I0(jb_reg_892[2]),
        .I1(jb_reg_892[0]),
        .I2(jb_reg_892[1]),
        .O(add_ln18_fu_1104_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h6CCC)) 
    \jb_reg_892[3]_i_1 
       (.I0(jb_reg_892[2]),
        .I1(jb_reg_892[3]),
        .I2(jb_reg_892[0]),
        .I3(jb_reg_892[1]),
        .O(add_ln18_fu_1104_p2[3]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \jb_reg_892[4]_i_1 
       (.I0(jb_reg_892[2]),
        .I1(jb_reg_892[3]),
        .I2(jb_reg_892[0]),
        .I3(jb_reg_892[1]),
        .I4(jb_reg_892[4]),
        .O(add_ln18_fu_1104_p2[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000000)) 
    \jb_reg_892[5]_i_2 
       (.I0(jb_reg_892[2]),
        .I1(jb_reg_892[3]),
        .I2(jb_reg_892[0]),
        .I3(jb_reg_892[1]),
        .I4(jb_reg_892[4]),
        .I5(jb_reg_892[5]),
        .O(add_ln18_fu_1104_p2[5]));
  FDRE \jb_reg_892_reg[0] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln18_fu_1104_p2[0]),
        .Q(jb_reg_892[0]),
        .R(ap_CS_fsm_state4));
  FDRE \jb_reg_892_reg[1] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln18_fu_1104_p2[1]),
        .Q(jb_reg_892[1]),
        .R(ap_CS_fsm_state4));
  FDRE \jb_reg_892_reg[2] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln18_fu_1104_p2[2]),
        .Q(jb_reg_892[2]),
        .R(ap_CS_fsm_state4));
  FDRE \jb_reg_892_reg[3] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln18_fu_1104_p2[3]),
        .Q(jb_reg_892[3]),
        .R(ap_CS_fsm_state4));
  FDRE \jb_reg_892_reg[4] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln18_fu_1104_p2[4]),
        .Q(jb_reg_892[4]),
        .R(ap_CS_fsm_state4));
  FDRE \jb_reg_892_reg[5] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(add_ln18_fu_1104_p2[5]),
        .Q(jb_reg_892[5]),
        .R(ap_CS_fsm_state4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1 mul_32s_32s_32_2_1_U1
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 ,mul_32s_32s_32_2_1_U1_n_16,mul_32s_32s_32_2_1_U1_n_17,mul_32s_32s_32_2_1_U1_n_18,mul_32s_32s_32_2_1_U1_n_19,mul_32s_32s_32_2_1_U1_n_20,mul_32s_32s_32_2_1_U1_n_21,mul_32s_32s_32_2_1_U1_n_22,mul_32s_32s_32_2_1_U1_n_23,mul_32s_32s_32_2_1_U1_n_24,mul_32s_32s_32_2_1_U1_n_25,mul_32s_32s_32_2_1_U1_n_26,mul_32s_32s_32_2_1_U1_n_27,mul_32s_32s_32_2_1_U1_n_28,mul_32s_32s_32_2_1_U1_n_29,mul_32s_32s_32_2_1_U1_n_30,mul_32s_32s_32_2_1_U1_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .q13(tempB_q13),
        .q15(tempA_q15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_0 mul_32s_32s_32_2_1_U10
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 ,mul_32s_32s_32_2_1_U10_n_16,mul_32s_32s_32_2_1_U10_n_17,mul_32s_32s_32_2_1_U10_n_18,mul_32s_32s_32_2_1_U10_n_19,mul_32s_32s_32_2_1_U10_n_20,mul_32s_32s_32_2_1_U10_n_21,mul_32s_32s_32_2_1_U10_n_22,mul_32s_32s_32_2_1_U10_n_23,mul_32s_32s_32_2_1_U10_n_24,mul_32s_32s_32_2_1_U10_n_25,mul_32s_32s_32_2_1_U10_n_26,mul_32s_32s_32_2_1_U10_n_27,mul_32s_32s_32_2_1_U10_n_28,mul_32s_32s_32_2_1_U10_n_29,mul_32s_32s_32_2_1_U10_n_30,mul_32s_32s_32_2_1_U10_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .p_reg(tempA_q15),
        .q15(tempB_q15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_1 mul_32s_32s_32_2_1_U11
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 ,mul_32s_32s_32_2_1_U11_n_16,mul_32s_32s_32_2_1_U11_n_17,mul_32s_32s_32_2_1_U11_n_18,mul_32s_32s_32_2_1_U11_n_19,mul_32s_32s_32_2_1_U11_n_20,mul_32s_32s_32_2_1_U11_n_21,mul_32s_32s_32_2_1_U11_n_22,mul_32s_32s_32_2_1_U11_n_23,mul_32s_32s_32_2_1_U11_n_24,mul_32s_32s_32_2_1_U11_n_25,mul_32s_32s_32_2_1_U11_n_26,mul_32s_32s_32_2_1_U11_n_27,mul_32s_32s_32_2_1_U11_n_28,mul_32s_32s_32_2_1_U11_n_29,mul_32s_32s_32_2_1_U11_n_30,mul_32s_32s_32_2_1_U11_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q13(tempB_q13),
        .q14(tempA_q14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_2 mul_32s_32s_32_2_1_U12
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 ,mul_32s_32s_32_2_1_U12_n_16,mul_32s_32s_32_2_1_U12_n_17,mul_32s_32s_32_2_1_U12_n_18,mul_32s_32s_32_2_1_U12_n_19,mul_32s_32s_32_2_1_U12_n_20,mul_32s_32s_32_2_1_U12_n_21,mul_32s_32s_32_2_1_U12_n_22,mul_32s_32s_32_2_1_U12_n_23,mul_32s_32s_32_2_1_U12_n_24,mul_32s_32s_32_2_1_U12_n_25,mul_32s_32s_32_2_1_U12_n_26,mul_32s_32s_32_2_1_U12_n_27,mul_32s_32s_32_2_1_U12_n_28,mul_32s_32s_32_2_1_U12_n_29,mul_32s_32s_32_2_1_U12_n_30,mul_32s_32s_32_2_1_U12_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .p_reg(tempA_q12),
        .q12(tempB_q12));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_3 mul_32s_32s_32_2_1_U13
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 ,mul_32s_32s_32_2_1_U13_n_16,mul_32s_32s_32_2_1_U13_n_17,mul_32s_32s_32_2_1_U13_n_18,mul_32s_32s_32_2_1_U13_n_19,mul_32s_32s_32_2_1_U13_n_20,mul_32s_32s_32_2_1_U13_n_21,mul_32s_32s_32_2_1_U13_n_22,mul_32s_32s_32_2_1_U13_n_23,mul_32s_32s_32_2_1_U13_n_24,mul_32s_32s_32_2_1_U13_n_25,mul_32s_32s_32_2_1_U13_n_26,mul_32s_32s_32_2_1_U13_n_27,mul_32s_32s_32_2_1_U13_n_28,mul_32s_32s_32_2_1_U13_n_29,mul_32s_32s_32_2_1_U13_n_30,mul_32s_32s_32_2_1_U13_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q10(tempA_q10),
        .q8(tempB_q8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_4 mul_32s_32s_32_2_1_U14
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 ,mul_32s_32s_32_2_1_U14_n_16,mul_32s_32s_32_2_1_U14_n_17,mul_32s_32s_32_2_1_U14_n_18,mul_32s_32s_32_2_1_U14_n_19,mul_32s_32s_32_2_1_U14_n_20,mul_32s_32s_32_2_1_U14_n_21,mul_32s_32s_32_2_1_U14_n_22,mul_32s_32s_32_2_1_U14_n_23,mul_32s_32s_32_2_1_U14_n_24,mul_32s_32s_32_2_1_U14_n_25,mul_32s_32s_32_2_1_U14_n_26,mul_32s_32s_32_2_1_U14_n_27,mul_32s_32s_32_2_1_U14_n_28,mul_32s_32s_32_2_1_U14_n_29,mul_32s_32s_32_2_1_U14_n_30,mul_32s_32s_32_2_1_U14_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q7(tempB_q7),
        .q8(tempA_q8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_5 mul_32s_32s_32_2_1_U15
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 ,mul_32s_32s_32_2_1_U15_n_16,mul_32s_32s_32_2_1_U15_n_17,mul_32s_32s_32_2_1_U15_n_18,mul_32s_32s_32_2_1_U15_n_19,mul_32s_32s_32_2_1_U15_n_20,mul_32s_32s_32_2_1_U15_n_21,mul_32s_32s_32_2_1_U15_n_22,mul_32s_32s_32_2_1_U15_n_23,mul_32s_32s_32_2_1_U15_n_24,mul_32s_32s_32_2_1_U15_n_25,mul_32s_32s_32_2_1_U15_n_26,mul_32s_32s_32_2_1_U15_n_27,mul_32s_32s_32_2_1_U15_n_28,mul_32s_32s_32_2_1_U15_n_29,mul_32s_32s_32_2_1_U15_n_30,mul_32s_32s_32_2_1_U15_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .p_reg(tempA_q6),
        .q6(tempB_q6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_6 mul_32s_32s_32_2_1_U16
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 ,mul_32s_32s_32_2_1_U16_n_16,mul_32s_32s_32_2_1_U16_n_17,mul_32s_32s_32_2_1_U16_n_18,mul_32s_32s_32_2_1_U16_n_19,mul_32s_32s_32_2_1_U16_n_20,mul_32s_32s_32_2_1_U16_n_21,mul_32s_32s_32_2_1_U16_n_22,mul_32s_32s_32_2_1_U16_n_23,mul_32s_32s_32_2_1_U16_n_24,mul_32s_32s_32_2_1_U16_n_25,mul_32s_32s_32_2_1_U16_n_26,mul_32s_32s_32_2_1_U16_n_27,mul_32s_32s_32_2_1_U16_n_28,mul_32s_32s_32_2_1_U16_n_29,mul_32s_32s_32_2_1_U16_n_30,mul_32s_32s_32_2_1_U16_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q4(tempA_q4),
        .q5(tempB_q5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_7 mul_32s_32s_32_2_1_U17
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 ,mul_32s_32s_32_2_1_U17_n_16,mul_32s_32s_32_2_1_U17_n_17,mul_32s_32s_32_2_1_U17_n_18,mul_32s_32s_32_2_1_U17_n_19,mul_32s_32s_32_2_1_U17_n_20,mul_32s_32s_32_2_1_U17_n_21,mul_32s_32s_32_2_1_U17_n_22,mul_32s_32s_32_2_1_U17_n_23,mul_32s_32s_32_2_1_U17_n_24,mul_32s_32s_32_2_1_U17_n_25,mul_32s_32s_32_2_1_U17_n_26,mul_32s_32s_32_2_1_U17_n_27,mul_32s_32s_32_2_1_U17_n_28,mul_32s_32s_32_2_1_U17_n_29,mul_32s_32s_32_2_1_U17_n_30,mul_32s_32s_32_2_1_U17_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q6(tempB_q6),
        .q7(tempA_q7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_8 mul_32s_32s_32_2_1_U18
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 ,mul_32s_32s_32_2_1_U18_n_16,mul_32s_32s_32_2_1_U18_n_17,mul_32s_32s_32_2_1_U18_n_18,mul_32s_32s_32_2_1_U18_n_19,mul_32s_32s_32_2_1_U18_n_20,mul_32s_32s_32_2_1_U18_n_21,mul_32s_32s_32_2_1_U18_n_22,mul_32s_32s_32_2_1_U18_n_23,mul_32s_32s_32_2_1_U18_n_24,mul_32s_32s_32_2_1_U18_n_25,mul_32s_32s_32_2_1_U18_n_26,mul_32s_32s_32_2_1_U18_n_27,mul_32s_32s_32_2_1_U18_n_28,mul_32s_32s_32_2_1_U18_n_29,mul_32s_32s_32_2_1_U18_n_30,mul_32s_32s_32_2_1_U18_n_31}),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q4(tempB_q4),
        .q6(tempA_q6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_9 mul_32s_32s_32_2_1_U19
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 ,mul_32s_32s_32_2_1_U19_n_16,mul_32s_32s_32_2_1_U19_n_17,mul_32s_32s_32_2_1_U19_n_18,mul_32s_32s_32_2_1_U19_n_19,mul_32s_32s_32_2_1_U19_n_20,mul_32s_32s_32_2_1_U19_n_21,mul_32s_32s_32_2_1_U19_n_22,mul_32s_32s_32_2_1_U19_n_23,mul_32s_32s_32_2_1_U19_n_24,mul_32s_32s_32_2_1_U19_n_25,mul_32s_32s_32_2_1_U19_n_26,mul_32s_32s_32_2_1_U19_n_27,mul_32s_32s_32_2_1_U19_n_28,mul_32s_32s_32_2_1_U19_n_29,mul_32s_32s_32_2_1_U19_n_30,mul_32s_32s_32_2_1_U19_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .p_reg(tempA_q5),
        .q5(tempB_q5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_10 mul_32s_32s_32_2_1_U2
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 ,mul_32s_32s_32_2_1_U2_n_16,mul_32s_32s_32_2_1_U2_n_17,mul_32s_32s_32_2_1_U2_n_18,mul_32s_32s_32_2_1_U2_n_19,mul_32s_32s_32_2_1_U2_n_20,mul_32s_32s_32_2_1_U2_n_21,mul_32s_32s_32_2_1_U2_n_22,mul_32s_32s_32_2_1_U2_n_23,mul_32s_32s_32_2_1_U2_n_24,mul_32s_32s_32_2_1_U2_n_25,mul_32s_32s_32_2_1_U2_n_26,mul_32s_32s_32_2_1_U2_n_27,mul_32s_32s_32_2_1_U2_n_28,mul_32s_32s_32_2_1_U2_n_29,mul_32s_32s_32_2_1_U2_n_30,mul_32s_32s_32_2_1_U2_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .q12(tempB_q12),
        .q13(tempA_q13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_11 mul_32s_32s_32_2_1_U20
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 ,mul_32s_32s_32_2_1_U20_n_16,mul_32s_32s_32_2_1_U20_n_17,mul_32s_32s_32_2_1_U20_n_18,mul_32s_32s_32_2_1_U20_n_19,mul_32s_32s_32_2_1_U20_n_20,mul_32s_32s_32_2_1_U20_n_21,mul_32s_32s_32_2_1_U20_n_22,mul_32s_32s_32_2_1_U20_n_23,mul_32s_32s_32_2_1_U20_n_24,mul_32s_32s_32_2_1_U20_n_25,mul_32s_32s_32_2_1_U20_n_26,mul_32s_32s_32_2_1_U20_n_27,mul_32s_32s_32_2_1_U20_n_28,mul_32s_32s_32_2_1_U20_n_29,mul_32s_32s_32_2_1_U20_n_30,mul_32s_32s_32_2_1_U20_n_31}),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q3(tempB_q3),
        .q4(tempA_q4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_12 mul_32s_32s_32_2_1_U21
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 ,mul_32s_32s_32_2_1_U21_n_16,mul_32s_32s_32_2_1_U21_n_17,mul_32s_32s_32_2_1_U21_n_18,mul_32s_32s_32_2_1_U21_n_19,mul_32s_32s_32_2_1_U21_n_20,mul_32s_32s_32_2_1_U21_n_21,mul_32s_32s_32_2_1_U21_n_22,mul_32s_32s_32_2_1_U21_n_23,mul_32s_32s_32_2_1_U21_n_24,mul_32s_32s_32_2_1_U21_n_25,mul_32s_32s_32_2_1_U21_n_26,mul_32s_32s_32_2_1_U21_n_27,mul_32s_32s_32_2_1_U21_n_28,mul_32s_32s_32_2_1_U21_n_29,mul_32s_32s_32_2_1_U21_n_30,mul_32s_32s_32_2_1_U21_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q3(tempA_q3),
        .q4(tempB_q4));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_13 mul_32s_32s_32_2_1_U22
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 ,mul_32s_32s_32_2_1_U22_n_16,mul_32s_32s_32_2_1_U22_n_17,mul_32s_32s_32_2_1_U22_n_18,mul_32s_32s_32_2_1_U22_n_19,mul_32s_32s_32_2_1_U22_n_20,mul_32s_32s_32_2_1_U22_n_21,mul_32s_32s_32_2_1_U22_n_22,mul_32s_32s_32_2_1_U22_n_23,mul_32s_32s_32_2_1_U22_n_24,mul_32s_32s_32_2_1_U22_n_25,mul_32s_32s_32_2_1_U22_n_26,mul_32s_32s_32_2_1_U22_n_27,mul_32s_32s_32_2_1_U22_n_28,mul_32s_32s_32_2_1_U22_n_29,mul_32s_32s_32_2_1_U22_n_30,mul_32s_32s_32_2_1_U22_n_31}),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .p_reg(tempA_q2),
        .q2(tempB_q2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_14 mul_32s_32s_32_2_1_U23
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 ,mul_32s_32s_32_2_1_U23_n_16,mul_32s_32s_32_2_1_U23_n_17,mul_32s_32s_32_2_1_U23_n_18,mul_32s_32s_32_2_1_U23_n_19,mul_32s_32s_32_2_1_U23_n_20,mul_32s_32s_32_2_1_U23_n_21,mul_32s_32s_32_2_1_U23_n_22,mul_32s_32s_32_2_1_U23_n_23,mul_32s_32s_32_2_1_U23_n_24,mul_32s_32s_32_2_1_U23_n_25,mul_32s_32s_32_2_1_U23_n_26,mul_32s_32s_32_2_1_U23_n_27,mul_32s_32s_32_2_1_U23_n_28,mul_32s_32s_32_2_1_U23_n_29,mul_32s_32s_32_2_1_U23_n_30,mul_32s_32s_32_2_1_U23_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q1(tempA_q1),
        .q3(tempB_q3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_15 mul_32s_32s_32_2_1_U24
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 ,mul_32s_32s_32_2_1_U24_n_16,mul_32s_32s_32_2_1_U24_n_17,mul_32s_32s_32_2_1_U24_n_18,mul_32s_32s_32_2_1_U24_n_19,mul_32s_32s_32_2_1_U24_n_20,mul_32s_32s_32_2_1_U24_n_21,mul_32s_32s_32_2_1_U24_n_22,mul_32s_32s_32_2_1_U24_n_23,mul_32s_32s_32_2_1_U24_n_24,mul_32s_32s_32_2_1_U24_n_25,mul_32s_32s_32_2_1_U24_n_26,mul_32s_32s_32_2_1_U24_n_27,mul_32s_32s_32_2_1_U24_n_28,mul_32s_32s_32_2_1_U24_n_29,mul_32s_32s_32_2_1_U24_n_30,mul_32s_32s_32_2_1_U24_n_31}),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q0(tempA_q0),
        .q1(tempB_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_16 mul_32s_32s_32_2_1_U25
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 ,mul_32s_32s_32_2_1_U25_n_16,mul_32s_32s_32_2_1_U25_n_17,mul_32s_32s_32_2_1_U25_n_18,mul_32s_32s_32_2_1_U25_n_19,mul_32s_32s_32_2_1_U25_n_20,mul_32s_32s_32_2_1_U25_n_21,mul_32s_32s_32_2_1_U25_n_22,mul_32s_32s_32_2_1_U25_n_23,mul_32s_32s_32_2_1_U25_n_24,mul_32s_32s_32_2_1_U25_n_25,mul_32s_32s_32_2_1_U25_n_26,mul_32s_32s_32_2_1_U25_n_27,mul_32s_32s_32_2_1_U25_n_28,mul_32s_32s_32_2_1_U25_n_29,mul_32s_32s_32_2_1_U25_n_30,mul_32s_32s_32_2_1_U25_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q0(tempB_q0),
        .q2(tempA_q2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_17 mul_32s_32s_32_2_1_U26
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 ,mul_32s_32s_32_2_1_U26_n_16,mul_32s_32s_32_2_1_U26_n_17,mul_32s_32s_32_2_1_U26_n_18,mul_32s_32s_32_2_1_U26_n_19,mul_32s_32s_32_2_1_U26_n_20,mul_32s_32s_32_2_1_U26_n_21,mul_32s_32s_32_2_1_U26_n_22,mul_32s_32s_32_2_1_U26_n_23,mul_32s_32s_32_2_1_U26_n_24,mul_32s_32s_32_2_1_U26_n_25,mul_32s_32s_32_2_1_U26_n_26,mul_32s_32s_32_2_1_U26_n_27,mul_32s_32s_32_2_1_U26_n_28,mul_32s_32s_32_2_1_U26_n_29,mul_32s_32s_32_2_1_U26_n_30,mul_32s_32s_32_2_1_U26_n_31}),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q14(tempA_q14),
        .q15(tempB_q15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_18 mul_32s_32s_32_2_1_U27
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 ,mul_32s_32s_32_2_1_U27_n_16,mul_32s_32s_32_2_1_U27_n_17,mul_32s_32s_32_2_1_U27_n_18,mul_32s_32s_32_2_1_U27_n_19,mul_32s_32s_32_2_1_U27_n_20,mul_32s_32s_32_2_1_U27_n_21,mul_32s_32s_32_2_1_U27_n_22,mul_32s_32s_32_2_1_U27_n_23,mul_32s_32s_32_2_1_U27_n_24,mul_32s_32s_32_2_1_U27_n_25,mul_32s_32s_32_2_1_U27_n_26,mul_32s_32s_32_2_1_U27_n_27,mul_32s_32s_32_2_1_U27_n_28,mul_32s_32s_32_2_1_U27_n_29,mul_32s_32s_32_2_1_U27_n_30,mul_32s_32s_32_2_1_U27_n_31}),
        .Q(ap_CS_fsm_pp2_stage1),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q13(tempA_q13),
        .q14(tempB_q14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_19 mul_32s_32s_32_2_1_U28
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 ,mul_32s_32s_32_2_1_U28_n_16,mul_32s_32s_32_2_1_U28_n_17,mul_32s_32s_32_2_1_U28_n_18,mul_32s_32s_32_2_1_U28_n_19,mul_32s_32s_32_2_1_U28_n_20,mul_32s_32s_32_2_1_U28_n_21,mul_32s_32s_32_2_1_U28_n_22,mul_32s_32s_32_2_1_U28_n_23,mul_32s_32s_32_2_1_U28_n_24,mul_32s_32s_32_2_1_U28_n_25,mul_32s_32s_32_2_1_U28_n_26,mul_32s_32s_32_2_1_U28_n_27,mul_32s_32s_32_2_1_U28_n_28,mul_32s_32s_32_2_1_U28_n_29,mul_32s_32s_32_2_1_U28_n_30,mul_32s_32s_32_2_1_U28_n_31}),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q12(tempA_q12),
        .q14(tempB_q14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_20 mul_32s_32s_32_2_1_U29
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 ,mul_32s_32s_32_2_1_U29_n_16,mul_32s_32s_32_2_1_U29_n_17,mul_32s_32s_32_2_1_U29_n_18,mul_32s_32s_32_2_1_U29_n_19,mul_32s_32s_32_2_1_U29_n_20,mul_32s_32s_32_2_1_U29_n_21,mul_32s_32s_32_2_1_U29_n_22,mul_32s_32s_32_2_1_U29_n_23,mul_32s_32s_32_2_1_U29_n_24,mul_32s_32s_32_2_1_U29_n_25,mul_32s_32s_32_2_1_U29_n_26,mul_32s_32s_32_2_1_U29_n_27,mul_32s_32s_32_2_1_U29_n_28,mul_32s_32s_32_2_1_U29_n_29,mul_32s_32s_32_2_1_U29_n_30,mul_32s_32s_32_2_1_U29_n_31}),
        .Q(ap_CS_fsm_pp2_stage1),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .p_reg(tempA_q11),
        .q11(tempB_q11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_21 mul_32s_32s_32_2_1_U3
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 ,mul_32s_32s_32_2_1_U3_n_16,mul_32s_32s_32_2_1_U3_n_17,mul_32s_32s_32_2_1_U3_n_18,mul_32s_32s_32_2_1_U3_n_19,mul_32s_32s_32_2_1_U3_n_20,mul_32s_32s_32_2_1_U3_n_21,mul_32s_32s_32_2_1_U3_n_22,mul_32s_32s_32_2_1_U3_n_23,mul_32s_32s_32_2_1_U3_n_24,mul_32s_32s_32_2_1_U3_n_25,mul_32s_32s_32_2_1_U3_n_26,mul_32s_32s_32_2_1_U3_n_27,mul_32s_32s_32_2_1_U3_n_28,mul_32s_32s_32_2_1_U3_n_29,mul_32s_32s_32_2_1_U3_n_30,mul_32s_32s_32_2_1_U3_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .q10(tempB_q10),
        .q11(tempA_q11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_22 mul_32s_32s_32_2_1_U30
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 ,mul_32s_32s_32_2_1_U30_n_16,mul_32s_32s_32_2_1_U30_n_17,mul_32s_32s_32_2_1_U30_n_18,mul_32s_32s_32_2_1_U30_n_19,mul_32s_32s_32_2_1_U30_n_20,mul_32s_32s_32_2_1_U30_n_21,mul_32s_32s_32_2_1_U30_n_22,mul_32s_32s_32_2_1_U30_n_23,mul_32s_32s_32_2_1_U30_n_24,mul_32s_32s_32_2_1_U30_n_25,mul_32s_32s_32_2_1_U30_n_26,mul_32s_32s_32_2_1_U30_n_27,mul_32s_32s_32_2_1_U30_n_28,mul_32s_32s_32_2_1_U30_n_29,mul_32s_32s_32_2_1_U30_n_30,mul_32s_32s_32_2_1_U30_n_31}),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q10(tempA_q10),
        .q11(tempB_q11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_23 mul_32s_32s_32_2_1_U31
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 ,mul_32s_32s_32_2_1_U31_n_16,mul_32s_32s_32_2_1_U31_n_17,mul_32s_32s_32_2_1_U31_n_18,mul_32s_32s_32_2_1_U31_n_19,mul_32s_32s_32_2_1_U31_n_20,mul_32s_32s_32_2_1_U31_n_21,mul_32s_32s_32_2_1_U31_n_22,mul_32s_32s_32_2_1_U31_n_23,mul_32s_32s_32_2_1_U31_n_24,mul_32s_32s_32_2_1_U31_n_25,mul_32s_32s_32_2_1_U31_n_26,mul_32s_32s_32_2_1_U31_n_27,mul_32s_32s_32_2_1_U31_n_28,mul_32s_32s_32_2_1_U31_n_29,mul_32s_32s_32_2_1_U31_n_30,mul_32s_32s_32_2_1_U31_n_31}),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q10(tempB_q10),
        .q9(tempA_q9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_24 mul_32s_32s_32_2_1_U32
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 ,mul_32s_32s_32_2_1_U32_n_16,mul_32s_32s_32_2_1_U32_n_17,mul_32s_32s_32_2_1_U32_n_18,mul_32s_32s_32_2_1_U32_n_19,mul_32s_32s_32_2_1_U32_n_20,mul_32s_32s_32_2_1_U32_n_21,mul_32s_32s_32_2_1_U32_n_22,mul_32s_32s_32_2_1_U32_n_23,mul_32s_32s_32_2_1_U32_n_24,mul_32s_32s_32_2_1_U32_n_25,mul_32s_32s_32_2_1_U32_n_26,mul_32s_32s_32_2_1_U32_n_27,mul_32s_32s_32_2_1_U32_n_28,mul_32s_32s_32_2_1_U32_n_29,mul_32s_32s_32_2_1_U32_n_30,mul_32s_32s_32_2_1_U32_n_31}),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q8(tempA_q8),
        .q9(tempB_q9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_25 mul_32s_32s_32_2_1_U4
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 ,mul_32s_32s_32_2_1_U4_n_16,mul_32s_32s_32_2_1_U4_n_17,mul_32s_32s_32_2_1_U4_n_18,mul_32s_32s_32_2_1_U4_n_19,mul_32s_32s_32_2_1_U4_n_20,mul_32s_32s_32_2_1_U4_n_21,mul_32s_32s_32_2_1_U4_n_22,mul_32s_32s_32_2_1_U4_n_23,mul_32s_32s_32_2_1_U4_n_24,mul_32s_32s_32_2_1_U4_n_25,mul_32s_32s_32_2_1_U4_n_26,mul_32s_32s_32_2_1_U4_n_27,mul_32s_32s_32_2_1_U4_n_28,mul_32s_32s_32_2_1_U4_n_29,mul_32s_32s_32_2_1_U4_n_30,mul_32s_32s_32_2_1_U4_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .p_reg(tempA_q9),
        .q9(tempB_q9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_26 mul_32s_32s_32_2_1_U5
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 ,mul_32s_32s_32_2_1_U5_n_16,mul_32s_32s_32_2_1_U5_n_17,mul_32s_32s_32_2_1_U5_n_18,mul_32s_32s_32_2_1_U5_n_19,mul_32s_32s_32_2_1_U5_n_20,mul_32s_32s_32_2_1_U5_n_21,mul_32s_32s_32_2_1_U5_n_22,mul_32s_32s_32_2_1_U5_n_23,mul_32s_32s_32_2_1_U5_n_24,mul_32s_32s_32_2_1_U5_n_25,mul_32s_32s_32_2_1_U5_n_26,mul_32s_32s_32_2_1_U5_n_27,mul_32s_32s_32_2_1_U5_n_28,mul_32s_32s_32_2_1_U5_n_29,mul_32s_32s_32_2_1_U5_n_30,mul_32s_32s_32_2_1_U5_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .q7(tempA_q7),
        .q8(tempB_q8));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_27 mul_32s_32s_32_2_1_U6
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 ,mul_32s_32s_32_2_1_U6_n_16,mul_32s_32s_32_2_1_U6_n_17,mul_32s_32s_32_2_1_U6_n_18,mul_32s_32s_32_2_1_U6_n_19,mul_32s_32s_32_2_1_U6_n_20,mul_32s_32s_32_2_1_U6_n_21,mul_32s_32s_32_2_1_U6_n_22,mul_32s_32s_32_2_1_U6_n_23,mul_32s_32s_32_2_1_U6_n_24,mul_32s_32s_32_2_1_U6_n_25,mul_32s_32s_32_2_1_U6_n_26,mul_32s_32s_32_2_1_U6_n_27,mul_32s_32s_32_2_1_U6_n_28,mul_32s_32s_32_2_1_U6_n_29,mul_32s_32s_32_2_1_U6_n_30,mul_32s_32s_32_2_1_U6_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .q5(tempA_q5),
        .q7(tempB_q7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_28 mul_32s_32s_32_2_1_U7
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 ,mul_32s_32s_32_2_1_U7_n_16,mul_32s_32s_32_2_1_U7_n_17,mul_32s_32s_32_2_1_U7_n_18,mul_32s_32s_32_2_1_U7_n_19,mul_32s_32s_32_2_1_U7_n_20,mul_32s_32s_32_2_1_U7_n_21,mul_32s_32s_32_2_1_U7_n_22,mul_32s_32s_32_2_1_U7_n_23,mul_32s_32s_32_2_1_U7_n_24,mul_32s_32s_32_2_1_U7_n_25,mul_32s_32s_32_2_1_U7_n_26,mul_32s_32s_32_2_1_U7_n_27,mul_32s_32s_32_2_1_U7_n_28,mul_32s_32s_32_2_1_U7_n_29,mul_32s_32s_32_2_1_U7_n_30,mul_32s_32s_32_2_1_U7_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .q2(tempB_q2),
        .q3(tempA_q3));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_29 mul_32s_32s_32_2_1_U8
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 ,mul_32s_32s_32_2_1_U8_n_17,mul_32s_32s_32_2_1_U8_n_18,mul_32s_32s_32_2_1_U8_n_19,mul_32s_32s_32_2_1_U8_n_20,mul_32s_32s_32_2_1_U8_n_21,mul_32s_32s_32_2_1_U8_n_22,mul_32s_32s_32_2_1_U8_n_23,mul_32s_32s_32_2_1_U8_n_24,mul_32s_32s_32_2_1_U8_n_25,mul_32s_32s_32_2_1_U8_n_26,mul_32s_32s_32_2_1_U8_n_27,mul_32s_32s_32_2_1_U8_n_28,mul_32s_32s_32_2_1_U8_n_29,mul_32s_32s_32_2_1_U8_n_30,mul_32s_32s_32_2_1_U8_n_31,mul_32s_32s_32_2_1_U8_n_32}),
        .Q(ap_CS_fsm_pp2_stage1),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .p_reg(tempA_q1),
        .p_reg_0(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .q1(tempB_q1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_30 mul_32s_32s_32_2_1_U9
       (.D({\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 ,mul_32s_32s_32_2_1_U9_n_16,mul_32s_32s_32_2_1_U9_n_17,mul_32s_32s_32_2_1_U9_n_18,mul_32s_32s_32_2_1_U9_n_19,mul_32s_32s_32_2_1_U9_n_20,mul_32s_32s_32_2_1_U9_n_21,mul_32s_32s_32_2_1_U9_n_22,mul_32s_32s_32_2_1_U9_n_23,mul_32s_32s_32_2_1_U9_n_24,mul_32s_32s_32_2_1_U9_n_25,mul_32s_32s_32_2_1_U9_n_26,mul_32s_32s_32_2_1_U9_n_27,mul_32s_32s_32_2_1_U9_n_28,mul_32s_32s_32_2_1_U9_n_29,mul_32s_32s_32_2_1_U9_n_30,mul_32s_32s_32_2_1_U9_n_31}),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .p_reg(tempA_q0),
        .q0(tempB_q0));
  FDRE \mul_ln33_10_reg_4175_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_31),
        .Q(mul_ln33_10_reg_4175[0]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_21),
        .Q(mul_ln33_10_reg_4175[10]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_20),
        .Q(mul_ln33_10_reg_4175[11]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_19),
        .Q(mul_ln33_10_reg_4175[12]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_18),
        .Q(mul_ln33_10_reg_4175[13]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_17),
        .Q(mul_ln33_10_reg_4175[14]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_16),
        .Q(mul_ln33_10_reg_4175[15]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [16]),
        .Q(mul_ln33_10_reg_4175[16]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [17]),
        .Q(mul_ln33_10_reg_4175[17]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [18]),
        .Q(mul_ln33_10_reg_4175[18]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [19]),
        .Q(mul_ln33_10_reg_4175[19]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_30),
        .Q(mul_ln33_10_reg_4175[1]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [20]),
        .Q(mul_ln33_10_reg_4175[20]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [21]),
        .Q(mul_ln33_10_reg_4175[21]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [22]),
        .Q(mul_ln33_10_reg_4175[22]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [23]),
        .Q(mul_ln33_10_reg_4175[23]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [24]),
        .Q(mul_ln33_10_reg_4175[24]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [25]),
        .Q(mul_ln33_10_reg_4175[25]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [26]),
        .Q(mul_ln33_10_reg_4175[26]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [27]),
        .Q(mul_ln33_10_reg_4175[27]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [28]),
        .Q(mul_ln33_10_reg_4175[28]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [29]),
        .Q(mul_ln33_10_reg_4175[29]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_29),
        .Q(mul_ln33_10_reg_4175[2]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [30]),
        .Q(mul_ln33_10_reg_4175[30]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_23 [31]),
        .Q(mul_ln33_10_reg_4175[31]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_28),
        .Q(mul_ln33_10_reg_4175[3]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_27),
        .Q(mul_ln33_10_reg_4175[4]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_26),
        .Q(mul_ln33_10_reg_4175[5]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_25),
        .Q(mul_ln33_10_reg_4175[6]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_24),
        .Q(mul_ln33_10_reg_4175[7]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_23),
        .Q(mul_ln33_10_reg_4175[8]),
        .R(1'b0));
  FDRE \mul_ln33_10_reg_4175_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U31_n_22),
        .Q(mul_ln33_10_reg_4175[9]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_31),
        .Q(mul_ln33_11_reg_4180[0]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_21),
        .Q(mul_ln33_11_reg_4180[10]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_20),
        .Q(mul_ln33_11_reg_4180[11]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_19),
        .Q(mul_ln33_11_reg_4180[12]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_18),
        .Q(mul_ln33_11_reg_4180[13]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_17),
        .Q(mul_ln33_11_reg_4180[14]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_16),
        .Q(mul_ln33_11_reg_4180[15]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [16]),
        .Q(mul_ln33_11_reg_4180[16]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [17]),
        .Q(mul_ln33_11_reg_4180[17]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [18]),
        .Q(mul_ln33_11_reg_4180[18]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [19]),
        .Q(mul_ln33_11_reg_4180[19]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_30),
        .Q(mul_ln33_11_reg_4180[1]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [20]),
        .Q(mul_ln33_11_reg_4180[20]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [21]),
        .Q(mul_ln33_11_reg_4180[21]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [22]),
        .Q(mul_ln33_11_reg_4180[22]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [23]),
        .Q(mul_ln33_11_reg_4180[23]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [24]),
        .Q(mul_ln33_11_reg_4180[24]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [25]),
        .Q(mul_ln33_11_reg_4180[25]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [26]),
        .Q(mul_ln33_11_reg_4180[26]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [27]),
        .Q(mul_ln33_11_reg_4180[27]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [28]),
        .Q(mul_ln33_11_reg_4180[28]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [29]),
        .Q(mul_ln33_11_reg_4180[29]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_29),
        .Q(mul_ln33_11_reg_4180[2]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [30]),
        .Q(mul_ln33_11_reg_4180[30]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_24 [31]),
        .Q(mul_ln33_11_reg_4180[31]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_28),
        .Q(mul_ln33_11_reg_4180[3]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_27),
        .Q(mul_ln33_11_reg_4180[4]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_26),
        .Q(mul_ln33_11_reg_4180[5]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_25),
        .Q(mul_ln33_11_reg_4180[6]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_24),
        .Q(mul_ln33_11_reg_4180[7]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_23),
        .Q(mul_ln33_11_reg_4180[8]),
        .R(1'b0));
  FDRE \mul_ln33_11_reg_4180_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U32_n_22),
        .Q(mul_ln33_11_reg_4180[9]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_31),
        .Q(mul_ln33_12_reg_4030[0]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_21),
        .Q(mul_ln33_12_reg_4030[10]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_20),
        .Q(mul_ln33_12_reg_4030[11]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_19),
        .Q(mul_ln33_12_reg_4030[12]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_18),
        .Q(mul_ln33_12_reg_4030[13]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_17),
        .Q(mul_ln33_12_reg_4030[14]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_16),
        .Q(mul_ln33_12_reg_4030[15]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [16]),
        .Q(mul_ln33_12_reg_4030[16]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [17]),
        .Q(mul_ln33_12_reg_4030[17]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [18]),
        .Q(mul_ln33_12_reg_4030[18]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [19]),
        .Q(mul_ln33_12_reg_4030[19]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_30),
        .Q(mul_ln33_12_reg_4030[1]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [20]),
        .Q(mul_ln33_12_reg_4030[20]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [21]),
        .Q(mul_ln33_12_reg_4030[21]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [22]),
        .Q(mul_ln33_12_reg_4030[22]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [23]),
        .Q(mul_ln33_12_reg_4030[23]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [24]),
        .Q(mul_ln33_12_reg_4030[24]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [25]),
        .Q(mul_ln33_12_reg_4030[25]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [26]),
        .Q(mul_ln33_12_reg_4030[26]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [27]),
        .Q(mul_ln33_12_reg_4030[27]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [28]),
        .Q(mul_ln33_12_reg_4030[28]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [29]),
        .Q(mul_ln33_12_reg_4030[29]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_29),
        .Q(mul_ln33_12_reg_4030[2]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [30]),
        .Q(mul_ln33_12_reg_4030[30]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_21 [31]),
        .Q(mul_ln33_12_reg_4030[31]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_28),
        .Q(mul_ln33_12_reg_4030[3]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_27),
        .Q(mul_ln33_12_reg_4030[4]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_26),
        .Q(mul_ln33_12_reg_4030[5]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_25),
        .Q(mul_ln33_12_reg_4030[6]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_24),
        .Q(mul_ln33_12_reg_4030[7]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_23),
        .Q(mul_ln33_12_reg_4030[8]),
        .R(1'b0));
  FDRE \mul_ln33_12_reg_4030_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U3_n_22),
        .Q(mul_ln33_12_reg_4030[9]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_31),
        .Q(mul_ln33_13_reg_4080[0]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_21),
        .Q(mul_ln33_13_reg_4080[10]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_20),
        .Q(mul_ln33_13_reg_4080[11]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_19),
        .Q(mul_ln33_13_reg_4080[12]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_18),
        .Q(mul_ln33_13_reg_4080[13]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_17),
        .Q(mul_ln33_13_reg_4080[14]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_16),
        .Q(mul_ln33_13_reg_4080[15]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [16]),
        .Q(mul_ln33_13_reg_4080[16]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [17]),
        .Q(mul_ln33_13_reg_4080[17]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [18]),
        .Q(mul_ln33_13_reg_4080[18]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [19]),
        .Q(mul_ln33_13_reg_4080[19]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_30),
        .Q(mul_ln33_13_reg_4080[1]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [20]),
        .Q(mul_ln33_13_reg_4080[20]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [21]),
        .Q(mul_ln33_13_reg_4080[21]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [22]),
        .Q(mul_ln33_13_reg_4080[22]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [23]),
        .Q(mul_ln33_13_reg_4080[23]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [24]),
        .Q(mul_ln33_13_reg_4080[24]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [25]),
        .Q(mul_ln33_13_reg_4080[25]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [26]),
        .Q(mul_ln33_13_reg_4080[26]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [27]),
        .Q(mul_ln33_13_reg_4080[27]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [28]),
        .Q(mul_ln33_13_reg_4080[28]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [29]),
        .Q(mul_ln33_13_reg_4080[29]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_29),
        .Q(mul_ln33_13_reg_4080[2]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [30]),
        .Q(mul_ln33_13_reg_4080[30]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_3 [31]),
        .Q(mul_ln33_13_reg_4080[31]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_28),
        .Q(mul_ln33_13_reg_4080[3]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_27),
        .Q(mul_ln33_13_reg_4080[4]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_26),
        .Q(mul_ln33_13_reg_4080[5]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_25),
        .Q(mul_ln33_13_reg_4080[6]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_24),
        .Q(mul_ln33_13_reg_4080[7]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_23),
        .Q(mul_ln33_13_reg_4080[8]),
        .R(1'b0));
  FDRE \mul_ln33_13_reg_4080_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U13_n_22),
        .Q(mul_ln33_13_reg_4080[9]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_31),
        .Q(mul_ln33_14_reg_4035[0]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_21),
        .Q(mul_ln33_14_reg_4035[10]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_20),
        .Q(mul_ln33_14_reg_4035[11]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_19),
        .Q(mul_ln33_14_reg_4035[12]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_18),
        .Q(mul_ln33_14_reg_4035[13]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_17),
        .Q(mul_ln33_14_reg_4035[14]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_16),
        .Q(mul_ln33_14_reg_4035[15]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [16]),
        .Q(mul_ln33_14_reg_4035[16]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [17]),
        .Q(mul_ln33_14_reg_4035[17]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [18]),
        .Q(mul_ln33_14_reg_4035[18]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [19]),
        .Q(mul_ln33_14_reg_4035[19]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_30),
        .Q(mul_ln33_14_reg_4035[1]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [20]),
        .Q(mul_ln33_14_reg_4035[20]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [21]),
        .Q(mul_ln33_14_reg_4035[21]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [22]),
        .Q(mul_ln33_14_reg_4035[22]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [23]),
        .Q(mul_ln33_14_reg_4035[23]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [24]),
        .Q(mul_ln33_14_reg_4035[24]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [25]),
        .Q(mul_ln33_14_reg_4035[25]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [26]),
        .Q(mul_ln33_14_reg_4035[26]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [27]),
        .Q(mul_ln33_14_reg_4035[27]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [28]),
        .Q(mul_ln33_14_reg_4035[28]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [29]),
        .Q(mul_ln33_14_reg_4035[29]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_29),
        .Q(mul_ln33_14_reg_4035[2]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [30]),
        .Q(mul_ln33_14_reg_4035[30]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_25 [31]),
        .Q(mul_ln33_14_reg_4035[31]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_28),
        .Q(mul_ln33_14_reg_4035[3]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_27),
        .Q(mul_ln33_14_reg_4035[4]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_26),
        .Q(mul_ln33_14_reg_4035[5]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_25),
        .Q(mul_ln33_14_reg_4035[6]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_24),
        .Q(mul_ln33_14_reg_4035[7]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_23),
        .Q(mul_ln33_14_reg_4035[8]),
        .R(1'b0));
  FDRE \mul_ln33_14_reg_4035_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U4_n_22),
        .Q(mul_ln33_14_reg_4035[9]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_31),
        .Q(mul_ln33_15_reg_4085[0]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_21),
        .Q(mul_ln33_15_reg_4085[10]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_20),
        .Q(mul_ln33_15_reg_4085[11]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_19),
        .Q(mul_ln33_15_reg_4085[12]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_18),
        .Q(mul_ln33_15_reg_4085[13]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_17),
        .Q(mul_ln33_15_reg_4085[14]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_16),
        .Q(mul_ln33_15_reg_4085[15]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [16]),
        .Q(mul_ln33_15_reg_4085[16]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [17]),
        .Q(mul_ln33_15_reg_4085[17]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [18]),
        .Q(mul_ln33_15_reg_4085[18]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [19]),
        .Q(mul_ln33_15_reg_4085[19]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_30),
        .Q(mul_ln33_15_reg_4085[1]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [20]),
        .Q(mul_ln33_15_reg_4085[20]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [21]),
        .Q(mul_ln33_15_reg_4085[21]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [22]),
        .Q(mul_ln33_15_reg_4085[22]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [23]),
        .Q(mul_ln33_15_reg_4085[23]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [24]),
        .Q(mul_ln33_15_reg_4085[24]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [25]),
        .Q(mul_ln33_15_reg_4085[25]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [26]),
        .Q(mul_ln33_15_reg_4085[26]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [27]),
        .Q(mul_ln33_15_reg_4085[27]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [28]),
        .Q(mul_ln33_15_reg_4085[28]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [29]),
        .Q(mul_ln33_15_reg_4085[29]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_29),
        .Q(mul_ln33_15_reg_4085[2]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [30]),
        .Q(mul_ln33_15_reg_4085[30]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_4 [31]),
        .Q(mul_ln33_15_reg_4085[31]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_28),
        .Q(mul_ln33_15_reg_4085[3]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_27),
        .Q(mul_ln33_15_reg_4085[4]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_26),
        .Q(mul_ln33_15_reg_4085[5]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_25),
        .Q(mul_ln33_15_reg_4085[6]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_24),
        .Q(mul_ln33_15_reg_4085[7]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_23),
        .Q(mul_ln33_15_reg_4085[8]),
        .R(1'b0));
  FDRE \mul_ln33_15_reg_4085_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U14_n_22),
        .Q(mul_ln33_15_reg_4085[9]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_31),
        .Q(mul_ln33_16_reg_4040[0]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_21),
        .Q(mul_ln33_16_reg_4040[10]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_20),
        .Q(mul_ln33_16_reg_4040[11]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_19),
        .Q(mul_ln33_16_reg_4040[12]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_18),
        .Q(mul_ln33_16_reg_4040[13]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_17),
        .Q(mul_ln33_16_reg_4040[14]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_16),
        .Q(mul_ln33_16_reg_4040[15]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [16]),
        .Q(mul_ln33_16_reg_4040[16]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [17]),
        .Q(mul_ln33_16_reg_4040[17]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [18]),
        .Q(mul_ln33_16_reg_4040[18]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [19]),
        .Q(mul_ln33_16_reg_4040[19]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_30),
        .Q(mul_ln33_16_reg_4040[1]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [20]),
        .Q(mul_ln33_16_reg_4040[20]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [21]),
        .Q(mul_ln33_16_reg_4040[21]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [22]),
        .Q(mul_ln33_16_reg_4040[22]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [23]),
        .Q(mul_ln33_16_reg_4040[23]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [24]),
        .Q(mul_ln33_16_reg_4040[24]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [25]),
        .Q(mul_ln33_16_reg_4040[25]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [26]),
        .Q(mul_ln33_16_reg_4040[26]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [27]),
        .Q(mul_ln33_16_reg_4040[27]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [28]),
        .Q(mul_ln33_16_reg_4040[28]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [29]),
        .Q(mul_ln33_16_reg_4040[29]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_29),
        .Q(mul_ln33_16_reg_4040[2]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [30]),
        .Q(mul_ln33_16_reg_4040[30]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_26 [31]),
        .Q(mul_ln33_16_reg_4040[31]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_28),
        .Q(mul_ln33_16_reg_4040[3]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_27),
        .Q(mul_ln33_16_reg_4040[4]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_26),
        .Q(mul_ln33_16_reg_4040[5]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_25),
        .Q(mul_ln33_16_reg_4040[6]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_24),
        .Q(mul_ln33_16_reg_4040[7]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_23),
        .Q(mul_ln33_16_reg_4040[8]),
        .R(1'b0));
  FDRE \mul_ln33_16_reg_4040_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U5_n_22),
        .Q(mul_ln33_16_reg_4040[9]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_31),
        .Q(mul_ln33_17_reg_4090[0]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_21),
        .Q(mul_ln33_17_reg_4090[10]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_20),
        .Q(mul_ln33_17_reg_4090[11]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_19),
        .Q(mul_ln33_17_reg_4090[12]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_18),
        .Q(mul_ln33_17_reg_4090[13]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_17),
        .Q(mul_ln33_17_reg_4090[14]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_16),
        .Q(mul_ln33_17_reg_4090[15]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [16]),
        .Q(mul_ln33_17_reg_4090[16]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [17]),
        .Q(mul_ln33_17_reg_4090[17]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [18]),
        .Q(mul_ln33_17_reg_4090[18]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [19]),
        .Q(mul_ln33_17_reg_4090[19]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_30),
        .Q(mul_ln33_17_reg_4090[1]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [20]),
        .Q(mul_ln33_17_reg_4090[20]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [21]),
        .Q(mul_ln33_17_reg_4090[21]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [22]),
        .Q(mul_ln33_17_reg_4090[22]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [23]),
        .Q(mul_ln33_17_reg_4090[23]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [24]),
        .Q(mul_ln33_17_reg_4090[24]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [25]),
        .Q(mul_ln33_17_reg_4090[25]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [26]),
        .Q(mul_ln33_17_reg_4090[26]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [27]),
        .Q(mul_ln33_17_reg_4090[27]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [28]),
        .Q(mul_ln33_17_reg_4090[28]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [29]),
        .Q(mul_ln33_17_reg_4090[29]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_29),
        .Q(mul_ln33_17_reg_4090[2]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [30]),
        .Q(mul_ln33_17_reg_4090[30]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_5 [31]),
        .Q(mul_ln33_17_reg_4090[31]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_28),
        .Q(mul_ln33_17_reg_4090[3]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_27),
        .Q(mul_ln33_17_reg_4090[4]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_26),
        .Q(mul_ln33_17_reg_4090[5]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_25),
        .Q(mul_ln33_17_reg_4090[6]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_24),
        .Q(mul_ln33_17_reg_4090[7]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_23),
        .Q(mul_ln33_17_reg_4090[8]),
        .R(1'b0));
  FDRE \mul_ln33_17_reg_4090_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U15_n_22),
        .Q(mul_ln33_17_reg_4090[9]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_31),
        .Q(mul_ln33_18_reg_4045[0]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_21),
        .Q(mul_ln33_18_reg_4045[10]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_20),
        .Q(mul_ln33_18_reg_4045[11]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_19),
        .Q(mul_ln33_18_reg_4045[12]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_18),
        .Q(mul_ln33_18_reg_4045[13]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_17),
        .Q(mul_ln33_18_reg_4045[14]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_16),
        .Q(mul_ln33_18_reg_4045[15]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [16]),
        .Q(mul_ln33_18_reg_4045[16]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [17]),
        .Q(mul_ln33_18_reg_4045[17]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [18]),
        .Q(mul_ln33_18_reg_4045[18]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [19]),
        .Q(mul_ln33_18_reg_4045[19]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_30),
        .Q(mul_ln33_18_reg_4045[1]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [20]),
        .Q(mul_ln33_18_reg_4045[20]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [21]),
        .Q(mul_ln33_18_reg_4045[21]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [22]),
        .Q(mul_ln33_18_reg_4045[22]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [23]),
        .Q(mul_ln33_18_reg_4045[23]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [24]),
        .Q(mul_ln33_18_reg_4045[24]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [25]),
        .Q(mul_ln33_18_reg_4045[25]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [26]),
        .Q(mul_ln33_18_reg_4045[26]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [27]),
        .Q(mul_ln33_18_reg_4045[27]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [28]),
        .Q(mul_ln33_18_reg_4045[28]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [29]),
        .Q(mul_ln33_18_reg_4045[29]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_29),
        .Q(mul_ln33_18_reg_4045[2]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [30]),
        .Q(mul_ln33_18_reg_4045[30]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_27 [31]),
        .Q(mul_ln33_18_reg_4045[31]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_28),
        .Q(mul_ln33_18_reg_4045[3]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_27),
        .Q(mul_ln33_18_reg_4045[4]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_26),
        .Q(mul_ln33_18_reg_4045[5]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_25),
        .Q(mul_ln33_18_reg_4045[6]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_24),
        .Q(mul_ln33_18_reg_4045[7]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_23),
        .Q(mul_ln33_18_reg_4045[8]),
        .R(1'b0));
  FDRE \mul_ln33_18_reg_4045_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U6_n_22),
        .Q(mul_ln33_18_reg_4045[9]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_31),
        .Q(mul_ln33_19_reg_4095[0]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_21),
        .Q(mul_ln33_19_reg_4095[10]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_20),
        .Q(mul_ln33_19_reg_4095[11]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_19),
        .Q(mul_ln33_19_reg_4095[12]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_18),
        .Q(mul_ln33_19_reg_4095[13]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_17),
        .Q(mul_ln33_19_reg_4095[14]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_16),
        .Q(mul_ln33_19_reg_4095[15]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [16]),
        .Q(mul_ln33_19_reg_4095[16]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [17]),
        .Q(mul_ln33_19_reg_4095[17]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [18]),
        .Q(mul_ln33_19_reg_4095[18]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [19]),
        .Q(mul_ln33_19_reg_4095[19]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_30),
        .Q(mul_ln33_19_reg_4095[1]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [20]),
        .Q(mul_ln33_19_reg_4095[20]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [21]),
        .Q(mul_ln33_19_reg_4095[21]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [22]),
        .Q(mul_ln33_19_reg_4095[22]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [23]),
        .Q(mul_ln33_19_reg_4095[23]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [24]),
        .Q(mul_ln33_19_reg_4095[24]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [25]),
        .Q(mul_ln33_19_reg_4095[25]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [26]),
        .Q(mul_ln33_19_reg_4095[26]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [27]),
        .Q(mul_ln33_19_reg_4095[27]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [28]),
        .Q(mul_ln33_19_reg_4095[28]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [29]),
        .Q(mul_ln33_19_reg_4095[29]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_29),
        .Q(mul_ln33_19_reg_4095[2]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [30]),
        .Q(mul_ln33_19_reg_4095[30]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_6 [31]),
        .Q(mul_ln33_19_reg_4095[31]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_28),
        .Q(mul_ln33_19_reg_4095[3]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_27),
        .Q(mul_ln33_19_reg_4095[4]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_26),
        .Q(mul_ln33_19_reg_4095[5]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_25),
        .Q(mul_ln33_19_reg_4095[6]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_24),
        .Q(mul_ln33_19_reg_4095[7]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_23),
        .Q(mul_ln33_19_reg_4095[8]),
        .R(1'b0));
  FDRE \mul_ln33_19_reg_4095_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U16_n_22),
        .Q(mul_ln33_19_reg_4095[9]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_31),
        .Q(mul_ln33_1_reg_4150[0]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_21),
        .Q(mul_ln33_1_reg_4150[10]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_20),
        .Q(mul_ln33_1_reg_4150[11]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_19),
        .Q(mul_ln33_1_reg_4150[12]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_18),
        .Q(mul_ln33_1_reg_4150[13]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_17),
        .Q(mul_ln33_1_reg_4150[14]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_16),
        .Q(mul_ln33_1_reg_4150[15]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [16]),
        .Q(mul_ln33_1_reg_4150[16]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [17]),
        .Q(mul_ln33_1_reg_4150[17]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [18]),
        .Q(mul_ln33_1_reg_4150[18]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [19]),
        .Q(mul_ln33_1_reg_4150[19]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_30),
        .Q(mul_ln33_1_reg_4150[1]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [20]),
        .Q(mul_ln33_1_reg_4150[20]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [21]),
        .Q(mul_ln33_1_reg_4150[21]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [22]),
        .Q(mul_ln33_1_reg_4150[22]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [23]),
        .Q(mul_ln33_1_reg_4150[23]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [24]),
        .Q(mul_ln33_1_reg_4150[24]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [25]),
        .Q(mul_ln33_1_reg_4150[25]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [26]),
        .Q(mul_ln33_1_reg_4150[26]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [27]),
        .Q(mul_ln33_1_reg_4150[27]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [28]),
        .Q(mul_ln33_1_reg_4150[28]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [29]),
        .Q(mul_ln33_1_reg_4150[29]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_29),
        .Q(mul_ln33_1_reg_4150[2]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [30]),
        .Q(mul_ln33_1_reg_4150[30]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_17 [31]),
        .Q(mul_ln33_1_reg_4150[31]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_28),
        .Q(mul_ln33_1_reg_4150[3]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_27),
        .Q(mul_ln33_1_reg_4150[4]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_26),
        .Q(mul_ln33_1_reg_4150[5]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_25),
        .Q(mul_ln33_1_reg_4150[6]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_24),
        .Q(mul_ln33_1_reg_4150[7]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_23),
        .Q(mul_ln33_1_reg_4150[8]),
        .R(1'b0));
  FDRE \mul_ln33_1_reg_4150_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U26_n_22),
        .Q(mul_ln33_1_reg_4150[9]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_31),
        .Q(mul_ln33_20_reg_4100[0]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_21),
        .Q(mul_ln33_20_reg_4100[10]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_20),
        .Q(mul_ln33_20_reg_4100[11]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_19),
        .Q(mul_ln33_20_reg_4100[12]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_18),
        .Q(mul_ln33_20_reg_4100[13]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_17),
        .Q(mul_ln33_20_reg_4100[14]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_16),
        .Q(mul_ln33_20_reg_4100[15]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [16]),
        .Q(mul_ln33_20_reg_4100[16]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [17]),
        .Q(mul_ln33_20_reg_4100[17]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [18]),
        .Q(mul_ln33_20_reg_4100[18]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [19]),
        .Q(mul_ln33_20_reg_4100[19]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_30),
        .Q(mul_ln33_20_reg_4100[1]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [20]),
        .Q(mul_ln33_20_reg_4100[20]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [21]),
        .Q(mul_ln33_20_reg_4100[21]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [22]),
        .Q(mul_ln33_20_reg_4100[22]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [23]),
        .Q(mul_ln33_20_reg_4100[23]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [24]),
        .Q(mul_ln33_20_reg_4100[24]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [25]),
        .Q(mul_ln33_20_reg_4100[25]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [26]),
        .Q(mul_ln33_20_reg_4100[26]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [27]),
        .Q(mul_ln33_20_reg_4100[27]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [28]),
        .Q(mul_ln33_20_reg_4100[28]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [29]),
        .Q(mul_ln33_20_reg_4100[29]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_29),
        .Q(mul_ln33_20_reg_4100[2]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [30]),
        .Q(mul_ln33_20_reg_4100[30]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_7 [31]),
        .Q(mul_ln33_20_reg_4100[31]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_28),
        .Q(mul_ln33_20_reg_4100[3]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_27),
        .Q(mul_ln33_20_reg_4100[4]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_26),
        .Q(mul_ln33_20_reg_4100[5]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_25),
        .Q(mul_ln33_20_reg_4100[6]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_24),
        .Q(mul_ln33_20_reg_4100[7]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_23),
        .Q(mul_ln33_20_reg_4100[8]),
        .R(1'b0));
  FDRE \mul_ln33_20_reg_4100_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U17_n_22),
        .Q(mul_ln33_20_reg_4100[9]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_31),
        .Q(mul_ln33_21_reg_4105[0]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_21),
        .Q(mul_ln33_21_reg_4105[10]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_20),
        .Q(mul_ln33_21_reg_4105[11]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_19),
        .Q(mul_ln33_21_reg_4105[12]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_18),
        .Q(mul_ln33_21_reg_4105[13]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_17),
        .Q(mul_ln33_21_reg_4105[14]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_16),
        .Q(mul_ln33_21_reg_4105[15]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [16]),
        .Q(mul_ln33_21_reg_4105[16]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [17]),
        .Q(mul_ln33_21_reg_4105[17]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [18]),
        .Q(mul_ln33_21_reg_4105[18]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [19]),
        .Q(mul_ln33_21_reg_4105[19]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_30),
        .Q(mul_ln33_21_reg_4105[1]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [20]),
        .Q(mul_ln33_21_reg_4105[20]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [21]),
        .Q(mul_ln33_21_reg_4105[21]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [22]),
        .Q(mul_ln33_21_reg_4105[22]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [23]),
        .Q(mul_ln33_21_reg_4105[23]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [24]),
        .Q(mul_ln33_21_reg_4105[24]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [25]),
        .Q(mul_ln33_21_reg_4105[25]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [26]),
        .Q(mul_ln33_21_reg_4105[26]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [27]),
        .Q(mul_ln33_21_reg_4105[27]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [28]),
        .Q(mul_ln33_21_reg_4105[28]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [29]),
        .Q(mul_ln33_21_reg_4105[29]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_29),
        .Q(mul_ln33_21_reg_4105[2]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [30]),
        .Q(mul_ln33_21_reg_4105[30]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_8 [31]),
        .Q(mul_ln33_21_reg_4105[31]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_28),
        .Q(mul_ln33_21_reg_4105[3]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_27),
        .Q(mul_ln33_21_reg_4105[4]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_26),
        .Q(mul_ln33_21_reg_4105[5]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_25),
        .Q(mul_ln33_21_reg_4105[6]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_24),
        .Q(mul_ln33_21_reg_4105[7]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_23),
        .Q(mul_ln33_21_reg_4105[8]),
        .R(1'b0));
  FDRE \mul_ln33_21_reg_4105_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U18_n_22),
        .Q(mul_ln33_21_reg_4105[9]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_31),
        .Q(mul_ln33_22_reg_4110[0]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_21),
        .Q(mul_ln33_22_reg_4110[10]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_20),
        .Q(mul_ln33_22_reg_4110[11]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_19),
        .Q(mul_ln33_22_reg_4110[12]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_18),
        .Q(mul_ln33_22_reg_4110[13]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_17),
        .Q(mul_ln33_22_reg_4110[14]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_16),
        .Q(mul_ln33_22_reg_4110[15]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [16]),
        .Q(mul_ln33_22_reg_4110[16]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [17]),
        .Q(mul_ln33_22_reg_4110[17]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [18]),
        .Q(mul_ln33_22_reg_4110[18]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [19]),
        .Q(mul_ln33_22_reg_4110[19]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_30),
        .Q(mul_ln33_22_reg_4110[1]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [20]),
        .Q(mul_ln33_22_reg_4110[20]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [21]),
        .Q(mul_ln33_22_reg_4110[21]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [22]),
        .Q(mul_ln33_22_reg_4110[22]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [23]),
        .Q(mul_ln33_22_reg_4110[23]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [24]),
        .Q(mul_ln33_22_reg_4110[24]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [25]),
        .Q(mul_ln33_22_reg_4110[25]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [26]),
        .Q(mul_ln33_22_reg_4110[26]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [27]),
        .Q(mul_ln33_22_reg_4110[27]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [28]),
        .Q(mul_ln33_22_reg_4110[28]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [29]),
        .Q(mul_ln33_22_reg_4110[29]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_29),
        .Q(mul_ln33_22_reg_4110[2]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [30]),
        .Q(mul_ln33_22_reg_4110[30]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_9 [31]),
        .Q(mul_ln33_22_reg_4110[31]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_28),
        .Q(mul_ln33_22_reg_4110[3]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_27),
        .Q(mul_ln33_22_reg_4110[4]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_26),
        .Q(mul_ln33_22_reg_4110[5]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_25),
        .Q(mul_ln33_22_reg_4110[6]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_24),
        .Q(mul_ln33_22_reg_4110[7]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_23),
        .Q(mul_ln33_22_reg_4110[8]),
        .R(1'b0));
  FDRE \mul_ln33_22_reg_4110_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U19_n_22),
        .Q(mul_ln33_22_reg_4110[9]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_31),
        .Q(mul_ln33_23_reg_4115[0]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_21),
        .Q(mul_ln33_23_reg_4115[10]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_20),
        .Q(mul_ln33_23_reg_4115[11]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_19),
        .Q(mul_ln33_23_reg_4115[12]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_18),
        .Q(mul_ln33_23_reg_4115[13]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_17),
        .Q(mul_ln33_23_reg_4115[14]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_16),
        .Q(mul_ln33_23_reg_4115[15]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [16]),
        .Q(mul_ln33_23_reg_4115[16]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [17]),
        .Q(mul_ln33_23_reg_4115[17]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [18]),
        .Q(mul_ln33_23_reg_4115[18]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [19]),
        .Q(mul_ln33_23_reg_4115[19]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_30),
        .Q(mul_ln33_23_reg_4115[1]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [20]),
        .Q(mul_ln33_23_reg_4115[20]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [21]),
        .Q(mul_ln33_23_reg_4115[21]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [22]),
        .Q(mul_ln33_23_reg_4115[22]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [23]),
        .Q(mul_ln33_23_reg_4115[23]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [24]),
        .Q(mul_ln33_23_reg_4115[24]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [25]),
        .Q(mul_ln33_23_reg_4115[25]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [26]),
        .Q(mul_ln33_23_reg_4115[26]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [27]),
        .Q(mul_ln33_23_reg_4115[27]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [28]),
        .Q(mul_ln33_23_reg_4115[28]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [29]),
        .Q(mul_ln33_23_reg_4115[29]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_29),
        .Q(mul_ln33_23_reg_4115[2]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [30]),
        .Q(mul_ln33_23_reg_4115[30]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_11 [31]),
        .Q(mul_ln33_23_reg_4115[31]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_28),
        .Q(mul_ln33_23_reg_4115[3]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_27),
        .Q(mul_ln33_23_reg_4115[4]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_26),
        .Q(mul_ln33_23_reg_4115[5]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_25),
        .Q(mul_ln33_23_reg_4115[6]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_24),
        .Q(mul_ln33_23_reg_4115[7]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_23),
        .Q(mul_ln33_23_reg_4115[8]),
        .R(1'b0));
  FDRE \mul_ln33_23_reg_4115_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U20_n_22),
        .Q(mul_ln33_23_reg_4115[9]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_31),
        .Q(mul_ln33_24_reg_4120[0]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_21),
        .Q(mul_ln33_24_reg_4120[10]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_20),
        .Q(mul_ln33_24_reg_4120[11]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_19),
        .Q(mul_ln33_24_reg_4120[12]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_18),
        .Q(mul_ln33_24_reg_4120[13]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_17),
        .Q(mul_ln33_24_reg_4120[14]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_16),
        .Q(mul_ln33_24_reg_4120[15]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [16]),
        .Q(mul_ln33_24_reg_4120[16]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [17]),
        .Q(mul_ln33_24_reg_4120[17]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [18]),
        .Q(mul_ln33_24_reg_4120[18]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [19]),
        .Q(mul_ln33_24_reg_4120[19]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_30),
        .Q(mul_ln33_24_reg_4120[1]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [20]),
        .Q(mul_ln33_24_reg_4120[20]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [21]),
        .Q(mul_ln33_24_reg_4120[21]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [22]),
        .Q(mul_ln33_24_reg_4120[22]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [23]),
        .Q(mul_ln33_24_reg_4120[23]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [24]),
        .Q(mul_ln33_24_reg_4120[24]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [25]),
        .Q(mul_ln33_24_reg_4120[25]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [26]),
        .Q(mul_ln33_24_reg_4120[26]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [27]),
        .Q(mul_ln33_24_reg_4120[27]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [28]),
        .Q(mul_ln33_24_reg_4120[28]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [29]),
        .Q(mul_ln33_24_reg_4120[29]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_29),
        .Q(mul_ln33_24_reg_4120[2]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [30]),
        .Q(mul_ln33_24_reg_4120[30]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_12 [31]),
        .Q(mul_ln33_24_reg_4120[31]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_28),
        .Q(mul_ln33_24_reg_4120[3]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_27),
        .Q(mul_ln33_24_reg_4120[4]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_26),
        .Q(mul_ln33_24_reg_4120[5]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_25),
        .Q(mul_ln33_24_reg_4120[6]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_24),
        .Q(mul_ln33_24_reg_4120[7]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_23),
        .Q(mul_ln33_24_reg_4120[8]),
        .R(1'b0));
  FDRE \mul_ln33_24_reg_4120_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U21_n_22),
        .Q(mul_ln33_24_reg_4120[9]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_31),
        .Q(mul_ln33_25_reg_4125[0]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_21),
        .Q(mul_ln33_25_reg_4125[10]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_20),
        .Q(mul_ln33_25_reg_4125[11]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_19),
        .Q(mul_ln33_25_reg_4125[12]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_18),
        .Q(mul_ln33_25_reg_4125[13]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_17),
        .Q(mul_ln33_25_reg_4125[14]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_16),
        .Q(mul_ln33_25_reg_4125[15]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [16]),
        .Q(mul_ln33_25_reg_4125[16]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [17]),
        .Q(mul_ln33_25_reg_4125[17]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [18]),
        .Q(mul_ln33_25_reg_4125[18]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [19]),
        .Q(mul_ln33_25_reg_4125[19]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_30),
        .Q(mul_ln33_25_reg_4125[1]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [20]),
        .Q(mul_ln33_25_reg_4125[20]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [21]),
        .Q(mul_ln33_25_reg_4125[21]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [22]),
        .Q(mul_ln33_25_reg_4125[22]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [23]),
        .Q(mul_ln33_25_reg_4125[23]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [24]),
        .Q(mul_ln33_25_reg_4125[24]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [25]),
        .Q(mul_ln33_25_reg_4125[25]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [26]),
        .Q(mul_ln33_25_reg_4125[26]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [27]),
        .Q(mul_ln33_25_reg_4125[27]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [28]),
        .Q(mul_ln33_25_reg_4125[28]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [29]),
        .Q(mul_ln33_25_reg_4125[29]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_29),
        .Q(mul_ln33_25_reg_4125[2]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [30]),
        .Q(mul_ln33_25_reg_4125[30]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_13 [31]),
        .Q(mul_ln33_25_reg_4125[31]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_28),
        .Q(mul_ln33_25_reg_4125[3]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_27),
        .Q(mul_ln33_25_reg_4125[4]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_26),
        .Q(mul_ln33_25_reg_4125[5]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_25),
        .Q(mul_ln33_25_reg_4125[6]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_24),
        .Q(mul_ln33_25_reg_4125[7]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_23),
        .Q(mul_ln33_25_reg_4125[8]),
        .R(1'b0));
  FDRE \mul_ln33_25_reg_4125_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U22_n_22),
        .Q(mul_ln33_25_reg_4125[9]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_31),
        .Q(mul_ln33_26_reg_4130[0]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_21),
        .Q(mul_ln33_26_reg_4130[10]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_20),
        .Q(mul_ln33_26_reg_4130[11]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_19),
        .Q(mul_ln33_26_reg_4130[12]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_18),
        .Q(mul_ln33_26_reg_4130[13]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_17),
        .Q(mul_ln33_26_reg_4130[14]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_16),
        .Q(mul_ln33_26_reg_4130[15]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [16]),
        .Q(mul_ln33_26_reg_4130[16]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [17]),
        .Q(mul_ln33_26_reg_4130[17]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [18]),
        .Q(mul_ln33_26_reg_4130[18]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [19]),
        .Q(mul_ln33_26_reg_4130[19]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_30),
        .Q(mul_ln33_26_reg_4130[1]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [20]),
        .Q(mul_ln33_26_reg_4130[20]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [21]),
        .Q(mul_ln33_26_reg_4130[21]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [22]),
        .Q(mul_ln33_26_reg_4130[22]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [23]),
        .Q(mul_ln33_26_reg_4130[23]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [24]),
        .Q(mul_ln33_26_reg_4130[24]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [25]),
        .Q(mul_ln33_26_reg_4130[25]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [26]),
        .Q(mul_ln33_26_reg_4130[26]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [27]),
        .Q(mul_ln33_26_reg_4130[27]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [28]),
        .Q(mul_ln33_26_reg_4130[28]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [29]),
        .Q(mul_ln33_26_reg_4130[29]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_29),
        .Q(mul_ln33_26_reg_4130[2]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [30]),
        .Q(mul_ln33_26_reg_4130[30]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_14 [31]),
        .Q(mul_ln33_26_reg_4130[31]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_28),
        .Q(mul_ln33_26_reg_4130[3]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_27),
        .Q(mul_ln33_26_reg_4130[4]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_26),
        .Q(mul_ln33_26_reg_4130[5]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_25),
        .Q(mul_ln33_26_reg_4130[6]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_24),
        .Q(mul_ln33_26_reg_4130[7]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_23),
        .Q(mul_ln33_26_reg_4130[8]),
        .R(1'b0));
  FDRE \mul_ln33_26_reg_4130_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U23_n_22),
        .Q(mul_ln33_26_reg_4130[9]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_31),
        .Q(mul_ln33_27_reg_4135[0]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_21),
        .Q(mul_ln33_27_reg_4135[10]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_20),
        .Q(mul_ln33_27_reg_4135[11]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_19),
        .Q(mul_ln33_27_reg_4135[12]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_18),
        .Q(mul_ln33_27_reg_4135[13]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_17),
        .Q(mul_ln33_27_reg_4135[14]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_16),
        .Q(mul_ln33_27_reg_4135[15]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [16]),
        .Q(mul_ln33_27_reg_4135[16]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [17]),
        .Q(mul_ln33_27_reg_4135[17]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [18]),
        .Q(mul_ln33_27_reg_4135[18]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [19]),
        .Q(mul_ln33_27_reg_4135[19]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_30),
        .Q(mul_ln33_27_reg_4135[1]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [20]),
        .Q(mul_ln33_27_reg_4135[20]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [21]),
        .Q(mul_ln33_27_reg_4135[21]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [22]),
        .Q(mul_ln33_27_reg_4135[22]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [23]),
        .Q(mul_ln33_27_reg_4135[23]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [24]),
        .Q(mul_ln33_27_reg_4135[24]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [25]),
        .Q(mul_ln33_27_reg_4135[25]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [26]),
        .Q(mul_ln33_27_reg_4135[26]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [27]),
        .Q(mul_ln33_27_reg_4135[27]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [28]),
        .Q(mul_ln33_27_reg_4135[28]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [29]),
        .Q(mul_ln33_27_reg_4135[29]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_29),
        .Q(mul_ln33_27_reg_4135[2]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [30]),
        .Q(mul_ln33_27_reg_4135[30]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_15 [31]),
        .Q(mul_ln33_27_reg_4135[31]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_28),
        .Q(mul_ln33_27_reg_4135[3]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_27),
        .Q(mul_ln33_27_reg_4135[4]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_26),
        .Q(mul_ln33_27_reg_4135[5]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_25),
        .Q(mul_ln33_27_reg_4135[6]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_24),
        .Q(mul_ln33_27_reg_4135[7]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_23),
        .Q(mul_ln33_27_reg_4135[8]),
        .R(1'b0));
  FDRE \mul_ln33_27_reg_4135_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U24_n_22),
        .Q(mul_ln33_27_reg_4135[9]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_31),
        .Q(mul_ln33_28_reg_4050[0]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_21),
        .Q(mul_ln33_28_reg_4050[10]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_20),
        .Q(mul_ln33_28_reg_4050[11]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_19),
        .Q(mul_ln33_28_reg_4050[12]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_18),
        .Q(mul_ln33_28_reg_4050[13]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_17),
        .Q(mul_ln33_28_reg_4050[14]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_16),
        .Q(mul_ln33_28_reg_4050[15]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [16]),
        .Q(mul_ln33_28_reg_4050[16]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [17]),
        .Q(mul_ln33_28_reg_4050[17]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [18]),
        .Q(mul_ln33_28_reg_4050[18]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [19]),
        .Q(mul_ln33_28_reg_4050[19]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_30),
        .Q(mul_ln33_28_reg_4050[1]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [20]),
        .Q(mul_ln33_28_reg_4050[20]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [21]),
        .Q(mul_ln33_28_reg_4050[21]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [22]),
        .Q(mul_ln33_28_reg_4050[22]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [23]),
        .Q(mul_ln33_28_reg_4050[23]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [24]),
        .Q(mul_ln33_28_reg_4050[24]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [25]),
        .Q(mul_ln33_28_reg_4050[25]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [26]),
        .Q(mul_ln33_28_reg_4050[26]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [27]),
        .Q(mul_ln33_28_reg_4050[27]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [28]),
        .Q(mul_ln33_28_reg_4050[28]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [29]),
        .Q(mul_ln33_28_reg_4050[29]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_29),
        .Q(mul_ln33_28_reg_4050[2]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [30]),
        .Q(mul_ln33_28_reg_4050[30]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_28 [31]),
        .Q(mul_ln33_28_reg_4050[31]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_28),
        .Q(mul_ln33_28_reg_4050[3]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_27),
        .Q(mul_ln33_28_reg_4050[4]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_26),
        .Q(mul_ln33_28_reg_4050[5]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_25),
        .Q(mul_ln33_28_reg_4050[6]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_24),
        .Q(mul_ln33_28_reg_4050[7]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_23),
        .Q(mul_ln33_28_reg_4050[8]),
        .R(1'b0));
  FDRE \mul_ln33_28_reg_4050_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U7_n_22),
        .Q(mul_ln33_28_reg_4050[9]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_31),
        .Q(mul_ln33_29_reg_4140[0]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_21),
        .Q(mul_ln33_29_reg_4140[10]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_20),
        .Q(mul_ln33_29_reg_4140[11]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_19),
        .Q(mul_ln33_29_reg_4140[12]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_18),
        .Q(mul_ln33_29_reg_4140[13]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_17),
        .Q(mul_ln33_29_reg_4140[14]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_16),
        .Q(mul_ln33_29_reg_4140[15]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [16]),
        .Q(mul_ln33_29_reg_4140[16]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [17]),
        .Q(mul_ln33_29_reg_4140[17]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [18]),
        .Q(mul_ln33_29_reg_4140[18]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [19]),
        .Q(mul_ln33_29_reg_4140[19]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_30),
        .Q(mul_ln33_29_reg_4140[1]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [20]),
        .Q(mul_ln33_29_reg_4140[20]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [21]),
        .Q(mul_ln33_29_reg_4140[21]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [22]),
        .Q(mul_ln33_29_reg_4140[22]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [23]),
        .Q(mul_ln33_29_reg_4140[23]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [24]),
        .Q(mul_ln33_29_reg_4140[24]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [25]),
        .Q(mul_ln33_29_reg_4140[25]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [26]),
        .Q(mul_ln33_29_reg_4140[26]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [27]),
        .Q(mul_ln33_29_reg_4140[27]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [28]),
        .Q(mul_ln33_29_reg_4140[28]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [29]),
        .Q(mul_ln33_29_reg_4140[29]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_29),
        .Q(mul_ln33_29_reg_4140[2]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [30]),
        .Q(mul_ln33_29_reg_4140[30]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_16 [31]),
        .Q(mul_ln33_29_reg_4140[31]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_28),
        .Q(mul_ln33_29_reg_4140[3]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_27),
        .Q(mul_ln33_29_reg_4140[4]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_26),
        .Q(mul_ln33_29_reg_4140[5]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_25),
        .Q(mul_ln33_29_reg_4140[6]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_24),
        .Q(mul_ln33_29_reg_4140[7]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_23),
        .Q(mul_ln33_29_reg_4140[8]),
        .R(1'b0));
  FDRE \mul_ln33_29_reg_4140_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U25_n_22),
        .Q(mul_ln33_29_reg_4140[9]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_31),
        .Q(mul_ln33_2_reg_4155[0]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_21),
        .Q(mul_ln33_2_reg_4155[10]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_20),
        .Q(mul_ln33_2_reg_4155[11]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_19),
        .Q(mul_ln33_2_reg_4155[12]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_18),
        .Q(mul_ln33_2_reg_4155[13]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_17),
        .Q(mul_ln33_2_reg_4155[14]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_16),
        .Q(mul_ln33_2_reg_4155[15]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [16]),
        .Q(mul_ln33_2_reg_4155[16]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [17]),
        .Q(mul_ln33_2_reg_4155[17]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [18]),
        .Q(mul_ln33_2_reg_4155[18]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [19]),
        .Q(mul_ln33_2_reg_4155[19]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_30),
        .Q(mul_ln33_2_reg_4155[1]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [20]),
        .Q(mul_ln33_2_reg_4155[20]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [21]),
        .Q(mul_ln33_2_reg_4155[21]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [22]),
        .Q(mul_ln33_2_reg_4155[22]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [23]),
        .Q(mul_ln33_2_reg_4155[23]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [24]),
        .Q(mul_ln33_2_reg_4155[24]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [25]),
        .Q(mul_ln33_2_reg_4155[25]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [26]),
        .Q(mul_ln33_2_reg_4155[26]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [27]),
        .Q(mul_ln33_2_reg_4155[27]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [28]),
        .Q(mul_ln33_2_reg_4155[28]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [29]),
        .Q(mul_ln33_2_reg_4155[29]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_29),
        .Q(mul_ln33_2_reg_4155[2]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [30]),
        .Q(mul_ln33_2_reg_4155[30]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_18 [31]),
        .Q(mul_ln33_2_reg_4155[31]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_28),
        .Q(mul_ln33_2_reg_4155[3]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_27),
        .Q(mul_ln33_2_reg_4155[4]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_26),
        .Q(mul_ln33_2_reg_4155[5]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_25),
        .Q(mul_ln33_2_reg_4155[6]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_24),
        .Q(mul_ln33_2_reg_4155[7]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_23),
        .Q(mul_ln33_2_reg_4155[8]),
        .R(1'b0));
  FDRE \mul_ln33_2_reg_4155_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U27_n_22),
        .Q(mul_ln33_2_reg_4155[9]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_32),
        .Q(mul_ln33_30_reg_4055[0]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_22),
        .Q(mul_ln33_30_reg_4055[10]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_21),
        .Q(mul_ln33_30_reg_4055[11]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_20),
        .Q(mul_ln33_30_reg_4055[12]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_19),
        .Q(mul_ln33_30_reg_4055[13]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_18),
        .Q(mul_ln33_30_reg_4055[14]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_17),
        .Q(mul_ln33_30_reg_4055[15]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [16]),
        .Q(mul_ln33_30_reg_4055[16]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [17]),
        .Q(mul_ln33_30_reg_4055[17]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [18]),
        .Q(mul_ln33_30_reg_4055[18]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [19]),
        .Q(mul_ln33_30_reg_4055[19]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_31),
        .Q(mul_ln33_30_reg_4055[1]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [20]),
        .Q(mul_ln33_30_reg_4055[20]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [21]),
        .Q(mul_ln33_30_reg_4055[21]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [22]),
        .Q(mul_ln33_30_reg_4055[22]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [23]),
        .Q(mul_ln33_30_reg_4055[23]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [24]),
        .Q(mul_ln33_30_reg_4055[24]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [25]),
        .Q(mul_ln33_30_reg_4055[25]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [26]),
        .Q(mul_ln33_30_reg_4055[26]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [27]),
        .Q(mul_ln33_30_reg_4055[27]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [28]),
        .Q(mul_ln33_30_reg_4055[28]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [29]),
        .Q(mul_ln33_30_reg_4055[29]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_30),
        .Q(mul_ln33_30_reg_4055[2]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [30]),
        .Q(mul_ln33_30_reg_4055[30]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_29 [31]),
        .Q(mul_ln33_30_reg_4055[31]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_29),
        .Q(mul_ln33_30_reg_4055[3]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_28),
        .Q(mul_ln33_30_reg_4055[4]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_27),
        .Q(mul_ln33_30_reg_4055[5]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_26),
        .Q(mul_ln33_30_reg_4055[6]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_25),
        .Q(mul_ln33_30_reg_4055[7]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_24),
        .Q(mul_ln33_30_reg_4055[8]),
        .R(1'b0));
  FDRE \mul_ln33_30_reg_4055_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U8_n_23),
        .Q(mul_ln33_30_reg_4055[9]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_31),
        .Q(mul_ln33_31_reg_4060[0]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_21),
        .Q(mul_ln33_31_reg_4060[10]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_20),
        .Q(mul_ln33_31_reg_4060[11]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_19),
        .Q(mul_ln33_31_reg_4060[12]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_18),
        .Q(mul_ln33_31_reg_4060[13]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_17),
        .Q(mul_ln33_31_reg_4060[14]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_16),
        .Q(mul_ln33_31_reg_4060[15]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [16]),
        .Q(mul_ln33_31_reg_4060[16]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [17]),
        .Q(mul_ln33_31_reg_4060[17]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [18]),
        .Q(mul_ln33_31_reg_4060[18]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [19]),
        .Q(mul_ln33_31_reg_4060[19]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_30),
        .Q(mul_ln33_31_reg_4060[1]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [20]),
        .Q(mul_ln33_31_reg_4060[20]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [21]),
        .Q(mul_ln33_31_reg_4060[21]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [22]),
        .Q(mul_ln33_31_reg_4060[22]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [23]),
        .Q(mul_ln33_31_reg_4060[23]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [24]),
        .Q(mul_ln33_31_reg_4060[24]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [25]),
        .Q(mul_ln33_31_reg_4060[25]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [26]),
        .Q(mul_ln33_31_reg_4060[26]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [27]),
        .Q(mul_ln33_31_reg_4060[27]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [28]),
        .Q(mul_ln33_31_reg_4060[28]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [29]),
        .Q(mul_ln33_31_reg_4060[29]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_29),
        .Q(mul_ln33_31_reg_4060[2]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [30]),
        .Q(mul_ln33_31_reg_4060[30]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_30 [31]),
        .Q(mul_ln33_31_reg_4060[31]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_28),
        .Q(mul_ln33_31_reg_4060[3]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_27),
        .Q(mul_ln33_31_reg_4060[4]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_26),
        .Q(mul_ln33_31_reg_4060[5]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_25),
        .Q(mul_ln33_31_reg_4060[6]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_24),
        .Q(mul_ln33_31_reg_4060[7]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_23),
        .Q(mul_ln33_31_reg_4060[8]),
        .R(1'b0));
  FDRE \mul_ln33_31_reg_4060_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U9_n_22),
        .Q(mul_ln33_31_reg_4060[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln33_3_reg_4160[31]_i_1 
       (.I0(ap_CS_fsm_pp2_stage1),
        .I1(icmp_ln24_reg_3246_pp2_iter2_reg),
        .O(add_ln33_12_reg_41900));
  FDRE \mul_ln33_3_reg_4160_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_31),
        .Q(mul_ln33_3_reg_4160[0]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_21),
        .Q(mul_ln33_3_reg_4160[10]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_20),
        .Q(mul_ln33_3_reg_4160[11]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_19),
        .Q(mul_ln33_3_reg_4160[12]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_18),
        .Q(mul_ln33_3_reg_4160[13]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_17),
        .Q(mul_ln33_3_reg_4160[14]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_16),
        .Q(mul_ln33_3_reg_4160[15]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [16]),
        .Q(mul_ln33_3_reg_4160[16]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [17]),
        .Q(mul_ln33_3_reg_4160[17]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [18]),
        .Q(mul_ln33_3_reg_4160[18]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [19]),
        .Q(mul_ln33_3_reg_4160[19]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_30),
        .Q(mul_ln33_3_reg_4160[1]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [20]),
        .Q(mul_ln33_3_reg_4160[20]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [21]),
        .Q(mul_ln33_3_reg_4160[21]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [22]),
        .Q(mul_ln33_3_reg_4160[22]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [23]),
        .Q(mul_ln33_3_reg_4160[23]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [24]),
        .Q(mul_ln33_3_reg_4160[24]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [25]),
        .Q(mul_ln33_3_reg_4160[25]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [26]),
        .Q(mul_ln33_3_reg_4160[26]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [27]),
        .Q(mul_ln33_3_reg_4160[27]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [28]),
        .Q(mul_ln33_3_reg_4160[28]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [29]),
        .Q(mul_ln33_3_reg_4160[29]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_29),
        .Q(mul_ln33_3_reg_4160[2]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [30]),
        .Q(mul_ln33_3_reg_4160[30]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_19 [31]),
        .Q(mul_ln33_3_reg_4160[31]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_28),
        .Q(mul_ln33_3_reg_4160[3]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_27),
        .Q(mul_ln33_3_reg_4160[4]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_26),
        .Q(mul_ln33_3_reg_4160[5]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_25),
        .Q(mul_ln33_3_reg_4160[6]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_24),
        .Q(mul_ln33_3_reg_4160[7]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_23),
        .Q(mul_ln33_3_reg_4160[8]),
        .R(1'b0));
  FDRE \mul_ln33_3_reg_4160_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U28_n_22),
        .Q(mul_ln33_3_reg_4160[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln33_4_reg_4020[31]_i_1 
       (.I0(ap_CS_fsm_pp2_stage1),
        .I1(icmp_ln24_reg_3246_pp2_iter1_reg),
        .O(mul_ln33_12_reg_40300));
  FDRE \mul_ln33_4_reg_4020_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_31),
        .Q(mul_ln33_4_reg_4020[0]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_21),
        .Q(mul_ln33_4_reg_4020[10]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_20),
        .Q(mul_ln33_4_reg_4020[11]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_19),
        .Q(mul_ln33_4_reg_4020[12]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_18),
        .Q(mul_ln33_4_reg_4020[13]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_17),
        .Q(mul_ln33_4_reg_4020[14]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_16),
        .Q(mul_ln33_4_reg_4020[15]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [16]),
        .Q(mul_ln33_4_reg_4020[16]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [17]),
        .Q(mul_ln33_4_reg_4020[17]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [18]),
        .Q(mul_ln33_4_reg_4020[18]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [19]),
        .Q(mul_ln33_4_reg_4020[19]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_30),
        .Q(mul_ln33_4_reg_4020[1]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [20]),
        .Q(mul_ln33_4_reg_4020[20]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [21]),
        .Q(mul_ln33_4_reg_4020[21]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [22]),
        .Q(mul_ln33_4_reg_4020[22]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [23]),
        .Q(mul_ln33_4_reg_4020[23]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [24]),
        .Q(mul_ln33_4_reg_4020[24]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [25]),
        .Q(mul_ln33_4_reg_4020[25]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [26]),
        .Q(mul_ln33_4_reg_4020[26]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [27]),
        .Q(mul_ln33_4_reg_4020[27]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [28]),
        .Q(mul_ln33_4_reg_4020[28]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [29]),
        .Q(mul_ln33_4_reg_4020[29]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_29),
        .Q(mul_ln33_4_reg_4020[2]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [30]),
        .Q(mul_ln33_4_reg_4020[30]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1 [31]),
        .Q(mul_ln33_4_reg_4020[31]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_28),
        .Q(mul_ln33_4_reg_4020[3]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_27),
        .Q(mul_ln33_4_reg_4020[4]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_26),
        .Q(mul_ln33_4_reg_4020[5]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_25),
        .Q(mul_ln33_4_reg_4020[6]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_24),
        .Q(mul_ln33_4_reg_4020[7]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_23),
        .Q(mul_ln33_4_reg_4020[8]),
        .R(1'b0));
  FDRE \mul_ln33_4_reg_4020_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U1_n_22),
        .Q(mul_ln33_4_reg_4020[9]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_31),
        .Q(mul_ln33_5_reg_4070[0]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_21),
        .Q(mul_ln33_5_reg_4070[10]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_20),
        .Q(mul_ln33_5_reg_4070[11]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_19),
        .Q(mul_ln33_5_reg_4070[12]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_18),
        .Q(mul_ln33_5_reg_4070[13]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_17),
        .Q(mul_ln33_5_reg_4070[14]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_16),
        .Q(mul_ln33_5_reg_4070[15]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [16]),
        .Q(mul_ln33_5_reg_4070[16]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [17]),
        .Q(mul_ln33_5_reg_4070[17]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [18]),
        .Q(mul_ln33_5_reg_4070[18]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [19]),
        .Q(mul_ln33_5_reg_4070[19]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_30),
        .Q(mul_ln33_5_reg_4070[1]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [20]),
        .Q(mul_ln33_5_reg_4070[20]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [21]),
        .Q(mul_ln33_5_reg_4070[21]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [22]),
        .Q(mul_ln33_5_reg_4070[22]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [23]),
        .Q(mul_ln33_5_reg_4070[23]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [24]),
        .Q(mul_ln33_5_reg_4070[24]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [25]),
        .Q(mul_ln33_5_reg_4070[25]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [26]),
        .Q(mul_ln33_5_reg_4070[26]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [27]),
        .Q(mul_ln33_5_reg_4070[27]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [28]),
        .Q(mul_ln33_5_reg_4070[28]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [29]),
        .Q(mul_ln33_5_reg_4070[29]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_29),
        .Q(mul_ln33_5_reg_4070[2]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [30]),
        .Q(mul_ln33_5_reg_4070[30]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_1 [31]),
        .Q(mul_ln33_5_reg_4070[31]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_28),
        .Q(mul_ln33_5_reg_4070[3]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_27),
        .Q(mul_ln33_5_reg_4070[4]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_26),
        .Q(mul_ln33_5_reg_4070[5]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_25),
        .Q(mul_ln33_5_reg_4070[6]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_24),
        .Q(mul_ln33_5_reg_4070[7]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_23),
        .Q(mul_ln33_5_reg_4070[8]),
        .R(1'b0));
  FDRE \mul_ln33_5_reg_4070_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U11_n_22),
        .Q(mul_ln33_5_reg_4070[9]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[0] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_31),
        .Q(mul_ln33_6_reg_4025[0]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[10] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_21),
        .Q(mul_ln33_6_reg_4025[10]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[11] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_20),
        .Q(mul_ln33_6_reg_4025[11]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[12] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_19),
        .Q(mul_ln33_6_reg_4025[12]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[13] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_18),
        .Q(mul_ln33_6_reg_4025[13]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[14] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_17),
        .Q(mul_ln33_6_reg_4025[14]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[15] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_16),
        .Q(mul_ln33_6_reg_4025[15]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[16] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [16]),
        .Q(mul_ln33_6_reg_4025[16]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[17] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [17]),
        .Q(mul_ln33_6_reg_4025[17]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[18] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [18]),
        .Q(mul_ln33_6_reg_4025[18]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[19] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [19]),
        .Q(mul_ln33_6_reg_4025[19]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[1] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_30),
        .Q(mul_ln33_6_reg_4025[1]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[20] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [20]),
        .Q(mul_ln33_6_reg_4025[20]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[21] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [21]),
        .Q(mul_ln33_6_reg_4025[21]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[22] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [22]),
        .Q(mul_ln33_6_reg_4025[22]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[23] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [23]),
        .Q(mul_ln33_6_reg_4025[23]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[24] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [24]),
        .Q(mul_ln33_6_reg_4025[24]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[25] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [25]),
        .Q(mul_ln33_6_reg_4025[25]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[26] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [26]),
        .Q(mul_ln33_6_reg_4025[26]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[27] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [27]),
        .Q(mul_ln33_6_reg_4025[27]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[28] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [28]),
        .Q(mul_ln33_6_reg_4025[28]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[29] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [29]),
        .Q(mul_ln33_6_reg_4025[29]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[2] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_29),
        .Q(mul_ln33_6_reg_4025[2]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[30] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [30]),
        .Q(mul_ln33_6_reg_4025[30]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[31] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_10 [31]),
        .Q(mul_ln33_6_reg_4025[31]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[3] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_28),
        .Q(mul_ln33_6_reg_4025[3]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[4] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_27),
        .Q(mul_ln33_6_reg_4025[4]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[5] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_26),
        .Q(mul_ln33_6_reg_4025[5]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[6] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_25),
        .Q(mul_ln33_6_reg_4025[6]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[7] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_24),
        .Q(mul_ln33_6_reg_4025[7]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[8] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_23),
        .Q(mul_ln33_6_reg_4025[8]),
        .R(1'b0));
  FDRE \mul_ln33_6_reg_4025_reg[9] 
       (.C(ap_clk),
        .CE(mul_ln33_12_reg_40300),
        .D(mul_32s_32s_32_2_1_U2_n_22),
        .Q(mul_ln33_6_reg_4025[9]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_31),
        .Q(mul_ln33_7_reg_4075[0]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_21),
        .Q(mul_ln33_7_reg_4075[10]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_20),
        .Q(mul_ln33_7_reg_4075[11]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_19),
        .Q(mul_ln33_7_reg_4075[12]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_18),
        .Q(mul_ln33_7_reg_4075[13]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_17),
        .Q(mul_ln33_7_reg_4075[14]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_16),
        .Q(mul_ln33_7_reg_4075[15]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [16]),
        .Q(mul_ln33_7_reg_4075[16]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [17]),
        .Q(mul_ln33_7_reg_4075[17]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [18]),
        .Q(mul_ln33_7_reg_4075[18]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [19]),
        .Q(mul_ln33_7_reg_4075[19]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_30),
        .Q(mul_ln33_7_reg_4075[1]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [20]),
        .Q(mul_ln33_7_reg_4075[20]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [21]),
        .Q(mul_ln33_7_reg_4075[21]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [22]),
        .Q(mul_ln33_7_reg_4075[22]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [23]),
        .Q(mul_ln33_7_reg_4075[23]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [24]),
        .Q(mul_ln33_7_reg_4075[24]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [25]),
        .Q(mul_ln33_7_reg_4075[25]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [26]),
        .Q(mul_ln33_7_reg_4075[26]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [27]),
        .Q(mul_ln33_7_reg_4075[27]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [28]),
        .Q(mul_ln33_7_reg_4075[28]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [29]),
        .Q(mul_ln33_7_reg_4075[29]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_29),
        .Q(mul_ln33_7_reg_4075[2]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [30]),
        .Q(mul_ln33_7_reg_4075[30]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_2 [31]),
        .Q(mul_ln33_7_reg_4075[31]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_28),
        .Q(mul_ln33_7_reg_4075[3]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_27),
        .Q(mul_ln33_7_reg_4075[4]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_26),
        .Q(mul_ln33_7_reg_4075[5]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_25),
        .Q(mul_ln33_7_reg_4075[6]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_24),
        .Q(mul_ln33_7_reg_4075[7]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_23),
        .Q(mul_ln33_7_reg_4075[8]),
        .R(1'b0));
  FDRE \mul_ln33_7_reg_4075_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U12_n_22),
        .Q(mul_ln33_7_reg_4075[9]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_31),
        .Q(mul_ln33_8_reg_4165[0]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_21),
        .Q(mul_ln33_8_reg_4165[10]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_20),
        .Q(mul_ln33_8_reg_4165[11]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_19),
        .Q(mul_ln33_8_reg_4165[12]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_18),
        .Q(mul_ln33_8_reg_4165[13]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_17),
        .Q(mul_ln33_8_reg_4165[14]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_16),
        .Q(mul_ln33_8_reg_4165[15]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [16]),
        .Q(mul_ln33_8_reg_4165[16]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [17]),
        .Q(mul_ln33_8_reg_4165[17]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [18]),
        .Q(mul_ln33_8_reg_4165[18]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [19]),
        .Q(mul_ln33_8_reg_4165[19]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_30),
        .Q(mul_ln33_8_reg_4165[1]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [20]),
        .Q(mul_ln33_8_reg_4165[20]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [21]),
        .Q(mul_ln33_8_reg_4165[21]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [22]),
        .Q(mul_ln33_8_reg_4165[22]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [23]),
        .Q(mul_ln33_8_reg_4165[23]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [24]),
        .Q(mul_ln33_8_reg_4165[24]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [25]),
        .Q(mul_ln33_8_reg_4165[25]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [26]),
        .Q(mul_ln33_8_reg_4165[26]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [27]),
        .Q(mul_ln33_8_reg_4165[27]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [28]),
        .Q(mul_ln33_8_reg_4165[28]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [29]),
        .Q(mul_ln33_8_reg_4165[29]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_29),
        .Q(mul_ln33_8_reg_4165[2]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [30]),
        .Q(mul_ln33_8_reg_4165[30]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_20 [31]),
        .Q(mul_ln33_8_reg_4165[31]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_28),
        .Q(mul_ln33_8_reg_4165[3]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_27),
        .Q(mul_ln33_8_reg_4165[4]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_26),
        .Q(mul_ln33_8_reg_4165[5]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_25),
        .Q(mul_ln33_8_reg_4165[6]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_24),
        .Q(mul_ln33_8_reg_4165[7]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_23),
        .Q(mul_ln33_8_reg_4165[8]),
        .R(1'b0));
  FDRE \mul_ln33_8_reg_4165_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U29_n_22),
        .Q(mul_ln33_8_reg_4165[9]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_31),
        .Q(mul_ln33_9_reg_4170[0]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_21),
        .Q(mul_ln33_9_reg_4170[10]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_20),
        .Q(mul_ln33_9_reg_4170[11]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_19),
        .Q(mul_ln33_9_reg_4170[12]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_18),
        .Q(mul_ln33_9_reg_4170[13]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_17),
        .Q(mul_ln33_9_reg_4170[14]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_16),
        .Q(mul_ln33_9_reg_4170[15]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [16]),
        .Q(mul_ln33_9_reg_4170[16]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [17]),
        .Q(mul_ln33_9_reg_4170[17]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [18]),
        .Q(mul_ln33_9_reg_4170[18]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [19]),
        .Q(mul_ln33_9_reg_4170[19]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_30),
        .Q(mul_ln33_9_reg_4170[1]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [20]),
        .Q(mul_ln33_9_reg_4170[20]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [21]),
        .Q(mul_ln33_9_reg_4170[21]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [22]),
        .Q(mul_ln33_9_reg_4170[22]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [23]),
        .Q(mul_ln33_9_reg_4170[23]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [24]),
        .Q(mul_ln33_9_reg_4170[24]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [25]),
        .Q(mul_ln33_9_reg_4170[25]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [26]),
        .Q(mul_ln33_9_reg_4170[26]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [27]),
        .Q(mul_ln33_9_reg_4170[27]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [28]),
        .Q(mul_ln33_9_reg_4170[28]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [29]),
        .Q(mul_ln33_9_reg_4170[29]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_29),
        .Q(mul_ln33_9_reg_4170[2]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [30]),
        .Q(mul_ln33_9_reg_4170[30]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_22 [31]),
        .Q(mul_ln33_9_reg_4170[31]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_28),
        .Q(mul_ln33_9_reg_4170[3]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_27),
        .Q(mul_ln33_9_reg_4170[4]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_26),
        .Q(mul_ln33_9_reg_4170[5]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_25),
        .Q(mul_ln33_9_reg_4170[6]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_24),
        .Q(mul_ln33_9_reg_4170[7]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_23),
        .Q(mul_ln33_9_reg_4170[8]),
        .R(1'b0));
  FDRE \mul_ln33_9_reg_4170_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_12_reg_41900),
        .D(mul_32s_32s_32_2_1_U30_n_22),
        .Q(mul_ln33_9_reg_4170[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \mul_ln33_reg_4065[31]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(icmp_ln24_reg_3246_pp2_iter1_reg),
        .O(add_ln33_26_reg_41450));
  FDRE \mul_ln33_reg_4065_reg[0] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_31),
        .Q(mul_ln33_reg_4065[0]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[10] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_21),
        .Q(mul_ln33_reg_4065[10]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[11] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_20),
        .Q(mul_ln33_reg_4065[11]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[12] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_19),
        .Q(mul_ln33_reg_4065[12]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[13] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_18),
        .Q(mul_ln33_reg_4065[13]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[14] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_17),
        .Q(mul_ln33_reg_4065[14]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[15] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_16),
        .Q(mul_ln33_reg_4065[15]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[16] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [16]),
        .Q(mul_ln33_reg_4065[16]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[17] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [17]),
        .Q(mul_ln33_reg_4065[17]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[18] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [18]),
        .Q(mul_ln33_reg_4065[18]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[19] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [19]),
        .Q(mul_ln33_reg_4065[19]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[1] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_30),
        .Q(mul_ln33_reg_4065[1]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[20] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [20]),
        .Q(mul_ln33_reg_4065[20]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[21] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [21]),
        .Q(mul_ln33_reg_4065[21]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[22] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [22]),
        .Q(mul_ln33_reg_4065[22]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[23] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [23]),
        .Q(mul_ln33_reg_4065[23]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[24] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [24]),
        .Q(mul_ln33_reg_4065[24]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[25] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [25]),
        .Q(mul_ln33_reg_4065[25]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[26] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [26]),
        .Q(mul_ln33_reg_4065[26]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[27] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [27]),
        .Q(mul_ln33_reg_4065[27]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[28] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [28]),
        .Q(mul_ln33_reg_4065[28]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[29] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [29]),
        .Q(mul_ln33_reg_4065[29]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[2] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_29),
        .Q(mul_ln33_reg_4065[2]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[30] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [30]),
        .Q(mul_ln33_reg_4065[30]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[31] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(\matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U/p_reg__1_0 [31]),
        .Q(mul_ln33_reg_4065[31]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[3] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_28),
        .Q(mul_ln33_reg_4065[3]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[4] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_27),
        .Q(mul_ln33_reg_4065[4]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[5] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_26),
        .Q(mul_ln33_reg_4065[5]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[6] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_25),
        .Q(mul_ln33_reg_4065[6]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[7] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_24),
        .Q(mul_ln33_reg_4065[7]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[8] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_23),
        .Q(mul_ln33_reg_4065[8]),
        .R(1'b0));
  FDRE \mul_ln33_reg_4065_reg[9] 
       (.C(ap_clk),
        .CE(add_ln33_26_reg_41450),
        .D(mul_32s_32s_32_2_1_U10_n_22),
        .Q(mul_ln33_reg_4065[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_regslice_both regslice_both_a_U
       (.\B_V_data_1_state_reg[0]_0 (regslice_both_a_U_n_8),
        .\B_V_data_1_state_reg[0]_1 (regslice_both_a_U_n_9),
        .\B_V_data_1_state_reg[0]_10 (regslice_both_a_U_n_18),
        .\B_V_data_1_state_reg[0]_11 (regslice_both_a_U_n_19),
        .\B_V_data_1_state_reg[0]_12 (regslice_both_a_U_n_20),
        .\B_V_data_1_state_reg[0]_2 (regslice_both_a_U_n_10),
        .\B_V_data_1_state_reg[0]_3 (regslice_both_a_U_n_11),
        .\B_V_data_1_state_reg[0]_4 (regslice_both_a_U_n_12),
        .\B_V_data_1_state_reg[0]_5 (regslice_both_a_U_n_13),
        .\B_V_data_1_state_reg[0]_6 (regslice_both_a_U_n_14),
        .\B_V_data_1_state_reg[0]_7 (regslice_both_a_U_n_15),
        .\B_V_data_1_state_reg[0]_8 (regslice_both_a_U_n_16),
        .\B_V_data_1_state_reg[0]_9 (regslice_both_a_U_n_17),
        .D(a_TDATA_int_regslice),
        .E(a_TREADY_int_regslice),
        .Q({ap_CS_fsm_pp0_stage0,ap_CS_fsm_state1}),
        .SR(ia_reg_848),
        .WEA(regslice_both_a_U_n_7),
        .a_TDATA(a_TDATA),
        .a_TVALID(a_TVALID),
        .a_read_reg_32020(a_read_reg_32020),
        .\a_read_reg_3202_reg[0] (indvar_flatten_reg_837_reg[2:0]),
        .ack_in(a_TREADY),
        .\ap_CS_fsm_reg[0] (indvar_flatten_reg_837),
        .\ap_CS_fsm_reg[1] (regslice_both_a_U_n_22),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_a_U_n_0),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ce0(regslice_both_a_U_n_6),
        .icmp_ln12_fu_976_p2(icmp_ln12_fu_976_p2),
        .icmp_ln12_reg_3188(icmp_ln12_reg_3188),
        .ram14_reg(tempA_U_n_2),
        .ram14_reg_0(tempA_U_n_1),
        .ram14_reg_1(tempA_U_n_15),
        .tempA_ce1(tempA_ce1),
        .we0(tempA_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_regslice_both_31 regslice_both_b_U
       (.D(b_TDATA_int_regslice),
        .E(add_ln19_reg_32260),
        .Q({ap_CS_fsm_pp1_stage0,ap_CS_fsm_state4}),
        .WEA(regslice_both_b_U_n_5),
        .ack_in(b_TREADY),
        .\ap_CS_fsm_reg[3] (regslice_both_b_U_n_20),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp1_iter0(ap_enable_reg_pp1_iter0),
        .ap_enable_reg_pp1_iter1_reg(regslice_both_b_U_n_0),
        .ap_enable_reg_pp1_iter1_reg_0(regslice_both_b_U_n_6),
        .ap_enable_reg_pp1_iter1_reg_1(regslice_both_b_U_n_7),
        .ap_enable_reg_pp1_iter1_reg_10(regslice_both_b_U_n_16),
        .ap_enable_reg_pp1_iter1_reg_11(regslice_both_b_U_n_17),
        .ap_enable_reg_pp1_iter1_reg_12(regslice_both_b_U_n_18),
        .ap_enable_reg_pp1_iter1_reg_13(ap_enable_reg_pp1_iter1_reg_n_0),
        .ap_enable_reg_pp1_iter1_reg_2(regslice_both_b_U_n_8),
        .ap_enable_reg_pp1_iter1_reg_3(regslice_both_b_U_n_9),
        .ap_enable_reg_pp1_iter1_reg_4(regslice_both_b_U_n_10),
        .ap_enable_reg_pp1_iter1_reg_5(regslice_both_b_U_n_11),
        .ap_enable_reg_pp1_iter1_reg_6(regslice_both_b_U_n_12),
        .ap_enable_reg_pp1_iter1_reg_7(regslice_both_b_U_n_13),
        .ap_enable_reg_pp1_iter1_reg_8(regslice_both_b_U_n_14),
        .ap_enable_reg_pp1_iter1_reg_9(regslice_both_b_U_n_15),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .b_TDATA(b_TDATA),
        .b_TREADY_int_regslice(b_TREADY_int_regslice),
        .b_TVALID(b_TVALID),
        .ce0(regslice_both_b_U_n_4),
        .icmp_ln17_fu_1048_p2(icmp_ln17_fu_1048_p2),
        .icmp_ln17_reg_3217(icmp_ln17_reg_3217),
        .\indvar_flatten7_reg_870_reg[0] (tempB_U_n_2),
        .\indvar_flatten7_reg_870_reg[0]_0 (tempB_U_n_1),
        .\indvar_flatten7_reg_870_reg[0]_1 (indvar_flatten7_reg_870_reg[2:0]),
        .tempA_ce1(tempA_ce1),
        .we0(tempB_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_regslice_both_32 regslice_both_res_U
       (.\B_V_data_1_payload_A_reg[31]_0 (tempAB_q0),
        .\B_V_data_1_state_reg[0]_0 (res_TVALID),
        .\B_V_data_1_state_reg[1]_0 (\icmp_ln40_reg_4250_pp3_iter1_reg_reg_n_0_[0] ),
        .D({ap_NS_fsm[9:8],ap_NS_fsm[0]}),
        .E(add_ln42_reg_42590),
        .Q({ap_CS_fsm_state23,ap_CS_fsm_pp3_stage0,ap_CS_fsm_state18,ap_CS_fsm_pp2_stage1}),
        .\ap_CS_fsm_reg[8] (regslice_both_res_U_n_12),
        .\ap_CS_fsm_reg[8]_0 (regslice_both_res_U_n_13),
        .\ap_CS_fsm_reg[9] (\ap_CS_fsm[9]_i_3_n_0 ),
        .\ap_CS_fsm_reg[9]_0 (\ap_CS_fsm[9]_i_4_n_0 ),
        .\ap_CS_fsm_reg[9]_1 (\ap_CS_fsm[9]_i_5_n_0 ),
        .\ap_CS_fsm_reg[9]_2 (\ap_CS_fsm[9]_i_6_n_0 ),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp3_iter0(ap_enable_reg_pp3_iter0),
        .ap_enable_reg_pp3_iter0_reg(regslice_both_res_U_n_4),
        .ap_enable_reg_pp3_iter0_reg_0(regslice_both_res_U_n_8),
        .ap_enable_reg_pp3_iter0_reg_1(indvar_flatten55_reg_9370),
        .ap_enable_reg_pp3_iter1_reg(regslice_both_res_U_n_14),
        .ap_enable_reg_pp3_iter1_reg_0(ap_enable_reg_pp3_iter1_reg_n_0),
        .ap_enable_reg_pp3_iter2(ap_enable_reg_pp3_iter2),
        .ap_enable_reg_pp3_iter2_reg(regslice_both_res_U_n_5),
        .ap_enable_reg_pp3_iter3_reg(ap_enable_reg_pp3_iter3_reg_n_0),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .icmp_ln40_fu_3117_p2(icmp_ln40_fu_3117_p2),
        .icmp_ln40_reg_4250(icmp_ln40_reg_4250),
        .\icmp_ln40_reg_4250_pp3_iter1_reg_reg[0] (regslice_both_res_U_n_15),
        .icmp_ln40_reg_4250_pp3_iter2_reg(icmp_ln40_reg_4250_pp3_iter2_reg),
        .\icmp_ln40_reg_4250_reg[0] (regslice_both_res_U_n_11),
        .ram_reg(ap_enable_reg_pp2_iter4_reg_n_0),
        .res_TDATA(res_TDATA),
        .res_TREADY(res_TREADY),
        .tempAB_ce0(tempAB_ce0));
  LUT6 #(
    .INIT(64'h0040FF7FFFBF0080)) 
    \select_ln12_1_reg_3192[0]_i_1 
       (.I0(select_ln12_1_reg_3192_reg[0]),
        .I1(ap_enable_reg_pp0_iter1_reg_n_0),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(icmp_ln12_reg_3188),
        .I4(\ia_reg_848_reg_n_0_[0] ),
        .I5(p_0_in),
        .O(select_ln12_1_fu_1002_p3[0]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \select_ln12_1_reg_3192[1]_i_1 
       (.I0(\ia_reg_848_reg_n_0_[0] ),
        .I1(select_ln12_1_reg_3192_reg[0]),
        .I2(p_0_in),
        .I3(select_ln12_1_reg_3192_reg[1]),
        .I4(\add_ln14_reg_3197[9]_i_4_n_0 ),
        .I5(\ia_reg_848_reg_n_0_[1] ),
        .O(select_ln12_1_fu_1002_p3[1]));
  LUT6 #(
    .INIT(64'h7F777FFF80888000)) 
    \select_ln12_1_reg_3192[2]_i_1 
       (.I0(p_0_in),
        .I1(ap_phi_mux_ia_phi_fu_852_p4__0[0]),
        .I2(\ia_reg_848_reg_n_0_[1] ),
        .I3(\add_ln14_reg_3197[9]_i_4_n_0 ),
        .I4(select_ln12_1_reg_3192_reg[1]),
        .I5(ap_phi_mux_ia_phi_fu_852_p4__0[2]),
        .O(select_ln12_1_fu_1002_p3[2]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \select_ln12_1_reg_3192[3]_i_1 
       (.I0(\select_ln12_1_reg_3192[3]_i_2_n_0 ),
        .I1(\ia_reg_848_reg_n_0_[2] ),
        .I2(select_ln12_1_reg_3192_reg[2]),
        .I3(select_ln12_1_reg_3192_reg[3]),
        .I4(\add_ln14_reg_3197[9]_i_4_n_0 ),
        .I5(\ia_reg_848_reg_n_0_[3] ),
        .O(select_ln12_1_fu_1002_p3[3]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \select_ln12_1_reg_3192[3]_i_2 
       (.I0(select_ln12_1_reg_3192_reg[1]),
        .I1(\ia_reg_848_reg_n_0_[1] ),
        .I2(\ia_reg_848_reg_n_0_[0] ),
        .I3(\add_ln14_reg_3197[9]_i_4_n_0 ),
        .I4(select_ln12_1_reg_3192_reg[0]),
        .I5(p_0_in),
        .O(\select_ln12_1_reg_3192[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \select_ln12_1_reg_3192[4]_i_1 
       (.I0(\add_ln14_reg_3197[9]_i_6_n_0 ),
        .I1(\ia_reg_848_reg_n_0_[3] ),
        .I2(select_ln12_1_reg_3192_reg[3]),
        .I3(select_ln12_1_reg_3192_reg[4]),
        .I4(\add_ln14_reg_3197[9]_i_4_n_0 ),
        .I5(\ia_reg_848_reg_n_0_[4] ),
        .O(select_ln12_1_fu_1002_p3[4]));
  FDRE \select_ln12_1_reg_3192_reg[0] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(select_ln12_1_fu_1002_p3[0]),
        .Q(select_ln12_1_reg_3192_reg[0]),
        .R(1'b0));
  FDRE \select_ln12_1_reg_3192_reg[1] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(select_ln12_1_fu_1002_p3[1]),
        .Q(select_ln12_1_reg_3192_reg[1]),
        .R(1'b0));
  FDRE \select_ln12_1_reg_3192_reg[2] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(select_ln12_1_fu_1002_p3[2]),
        .Q(select_ln12_1_reg_3192_reg[2]),
        .R(1'b0));
  FDRE \select_ln12_1_reg_3192_reg[3] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(select_ln12_1_fu_1002_p3[3]),
        .Q(select_ln12_1_reg_3192_reg[3]),
        .R(1'b0));
  FDRE \select_ln12_1_reg_3192_reg[4] 
       (.C(ap_clk),
        .CE(a_TREADY_int_regslice),
        .D(select_ln12_1_fu_1002_p3[4]),
        .Q(select_ln12_1_reg_3192_reg[4]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h10DFEF20)) 
    \select_ln17_1_reg_3221[0]_i_1 
       (.I0(select_ln17_1_reg_3221_reg[0]),
        .I1(icmp_ln17_reg_3217),
        .I2(ap_enable_reg_pp1_iter1_reg_n_0),
        .I3(ib_reg_881[0]),
        .I4(\add_ln19_reg_3226[8]_i_3_n_0 ),
        .O(select_ln17_1_fu_1074_p3[0]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \select_ln17_1_reg_3221[1]_i_1 
       (.I0(ib_reg_881[0]),
        .I1(select_ln17_1_reg_3221_reg[0]),
        .I2(\add_ln19_reg_3226[8]_i_3_n_0 ),
        .I3(select_ln17_1_reg_3221_reg[1]),
        .I4(\add_ln19_reg_3226[9]_i_4_n_0 ),
        .I5(ib_reg_881[1]),
        .O(select_ln17_1_fu_1074_p3[1]));
  LUT6 #(
    .INIT(64'h7F777FFF80888000)) 
    \select_ln17_1_reg_3221[2]_i_1 
       (.I0(\add_ln19_reg_3226[8]_i_3_n_0 ),
        .I1(ap_phi_mux_ib_phi_fu_885_p4__0[0]),
        .I2(ib_reg_881[1]),
        .I3(\add_ln19_reg_3226[9]_i_4_n_0 ),
        .I4(select_ln17_1_reg_3221_reg[1]),
        .I5(ap_phi_mux_ib_phi_fu_885_p4__0[2]),
        .O(select_ln17_1_fu_1074_p3[2]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \select_ln17_1_reg_3221[3]_i_1 
       (.I0(\select_ln17_1_reg_3221[3]_i_2_n_0 ),
        .I1(ib_reg_881[2]),
        .I2(select_ln17_1_reg_3221_reg[2]),
        .I3(select_ln17_1_reg_3221_reg[3]),
        .I4(\add_ln19_reg_3226[9]_i_4_n_0 ),
        .I5(ib_reg_881[3]),
        .O(select_ln17_1_fu_1074_p3[3]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \select_ln17_1_reg_3221[3]_i_2 
       (.I0(select_ln17_1_reg_3221_reg[1]),
        .I1(ib_reg_881[1]),
        .I2(ib_reg_881[0]),
        .I3(\add_ln19_reg_3226[9]_i_4_n_0 ),
        .I4(select_ln17_1_reg_3221_reg[0]),
        .I5(\add_ln19_reg_3226[8]_i_3_n_0 ),
        .O(\select_ln17_1_reg_3221[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \select_ln17_1_reg_3221[4]_i_1 
       (.I0(\add_ln19_reg_3226[9]_i_6_n_0 ),
        .I1(ib_reg_881[3]),
        .I2(select_ln17_1_reg_3221_reg[3]),
        .I3(select_ln17_1_reg_3221_reg[4]),
        .I4(\add_ln19_reg_3226[9]_i_4_n_0 ),
        .I5(ib_reg_881[4]),
        .O(select_ln17_1_fu_1074_p3[4]));
  FDRE \select_ln17_1_reg_3221_reg[0] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(select_ln17_1_fu_1074_p3[0]),
        .Q(select_ln17_1_reg_3221_reg[0]),
        .R(1'b0));
  FDRE \select_ln17_1_reg_3221_reg[1] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(select_ln17_1_fu_1074_p3[1]),
        .Q(select_ln17_1_reg_3221_reg[1]),
        .R(1'b0));
  FDRE \select_ln17_1_reg_3221_reg[2] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(select_ln17_1_fu_1074_p3[2]),
        .Q(select_ln17_1_reg_3221_reg[2]),
        .R(1'b0));
  FDRE \select_ln17_1_reg_3221_reg[3] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(select_ln17_1_fu_1074_p3[3]),
        .Q(select_ln17_1_reg_3221_reg[3]),
        .R(1'b0));
  FDRE \select_ln17_1_reg_3221_reg[4] 
       (.C(ap_clk),
        .CE(b_TREADY_int_regslice),
        .D(select_ln17_1_fu_1074_p3[4]),
        .Q(select_ln17_1_reg_3221_reg[4]),
        .R(1'b0));
  FDRE \select_ln24_1_reg_3525_reg[0] 
       (.C(ap_clk),
        .CE(add_ln26_reg_38550),
        .D(trunc_ln36_fu_2078_p1[0]),
        .Q(select_ln24_1_reg_3525[0]),
        .R(1'b0));
  FDRE \select_ln24_1_reg_3525_reg[1] 
       (.C(ap_clk),
        .CE(add_ln26_reg_38550),
        .D(trunc_ln36_fu_2078_p1[1]),
        .Q(select_ln24_1_reg_3525[1]),
        .R(1'b0));
  FDRE \select_ln24_1_reg_3525_reg[2] 
       (.C(ap_clk),
        .CE(add_ln26_reg_38550),
        .D(trunc_ln36_fu_2078_p1[2]),
        .Q(select_ln24_1_reg_3525[2]),
        .R(1'b0));
  FDRE \select_ln24_1_reg_3525_reg[3] 
       (.C(ap_clk),
        .CE(add_ln26_reg_38550),
        .D(trunc_ln36_fu_2078_p1[3]),
        .Q(select_ln24_1_reg_3525[3]),
        .R(1'b0));
  FDRE \select_ln24_1_reg_3525_reg[4] 
       (.C(ap_clk),
        .CE(add_ln26_reg_38550),
        .D(trunc_ln36_fu_2078_p1[4]),
        .Q(select_ln24_1_reg_3525[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h665666A6)) 
    \select_ln24_2_reg_3285[5]_i_1 
       (.I0(tempB_U_n_9),
        .I1(tmp_15_fu_2216_p3[5]),
        .I2(ap_enable_reg_pp2_iter1),
        .I3(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I4(select_ln24_1_reg_3525[0]),
        .O(select_ln24_39_fu_1300_p3[5]));
  LUT6 #(
    .INIT(64'h3FC05F5F3FC0A0A0)) 
    \select_ln24_2_reg_3285[6]_i_1 
       (.I0(tmp_15_fu_2216_p3[5]),
        .I1(select_ln24_1_reg_3525[0]),
        .I2(tempB_U_n_9),
        .I3(select_ln24_1_reg_3525[1]),
        .I4(indvar_flatten47_reg_9031),
        .I5(tmp_15_fu_2216_p3[6]),
        .O(select_ln24_39_fu_1300_p3[6]));
  LUT6 #(
    .INIT(64'h757FFFFF8A800000)) 
    \select_ln24_2_reg_3285[7]_i_1 
       (.I0(tempA_U_n_8),
        .I1(select_ln24_1_reg_3525[1]),
        .I2(indvar_flatten47_reg_9031),
        .I3(tmp_15_fu_2216_p3[6]),
        .I4(tempB_U_n_9),
        .I5(tempA_U_n_11),
        .O(select_ln24_39_fu_1300_p3[7]));
  LUT5 #(
    .INIT(32'h78777888)) 
    \select_ln24_2_reg_3285[8]_i_1 
       (.I0(tempA_U_n_12),
        .I1(tempB_U_n_9),
        .I2(select_ln24_1_reg_3525[3]),
        .I3(indvar_flatten47_reg_9031),
        .I4(tmp_15_fu_2216_p3[8]),
        .O(select_ln24_39_fu_1300_p3[8]));
  LUT6 #(
    .INIT(64'h7F807F7F7F808080)) 
    \select_ln24_2_reg_3285[9]_i_1 
       (.I0(tempA_U_n_12),
        .I1(tempA_U_n_13),
        .I2(tempB_U_n_9),
        .I3(select_ln24_1_reg_3525[4]),
        .I4(indvar_flatten47_reg_9031),
        .I5(tmp_15_fu_2216_p3[9]),
        .O(select_ln24_39_fu_1300_p3[9]));
  FDRE \select_ln24_2_reg_3285_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(select_ln24_39_fu_1300_p3[5]),
        .Q(\select_ln24_2_reg_3285_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \select_ln24_2_reg_3285_reg[6] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(select_ln24_39_fu_1300_p3[6]),
        .Q(\select_ln24_2_reg_3285_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \select_ln24_2_reg_3285_reg[7] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(select_ln24_39_fu_1300_p3[7]),
        .Q(\select_ln24_2_reg_3285_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \select_ln24_2_reg_3285_reg[8] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(select_ln24_39_fu_1300_p3[8]),
        .Q(\select_ln24_2_reg_3285_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \select_ln24_2_reg_3285_reg[9] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(select_ln24_39_fu_1300_p3[9]),
        .Q(\select_ln24_2_reg_3285_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AEA2)) 
    \select_ln24_reg_3275[0]_i_1 
       (.I0(j_reg_926[0]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I3(add_ln26_reg_3855[0]),
        .I4(tempB_U_n_9),
        .O(tmp_75_fu_2048_p3[0]));
  LUT5 #(
    .INIT(32'h0000AEA2)) 
    \select_ln24_reg_3275[1]_i_1 
       (.I0(j_reg_926[1]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I3(add_ln26_reg_3855[1]),
        .I4(tempB_U_n_9),
        .O(tmp_75_fu_2048_p3[1]));
  LUT5 #(
    .INIT(32'h0000AEA2)) 
    \select_ln24_reg_3275[2]_i_1 
       (.I0(j_reg_926[2]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I3(add_ln26_reg_3855[2]),
        .I4(tempB_U_n_9),
        .O(tmp_75_fu_2048_p3[2]));
  LUT5 #(
    .INIT(32'h0000AEA2)) 
    \select_ln24_reg_3275[3]_i_1 
       (.I0(j_reg_926[3]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I3(add_ln26_reg_3855[3]),
        .I4(tempB_U_n_9),
        .O(tmp_75_fu_2048_p3[3]));
  LUT5 #(
    .INIT(32'h0000AEA2)) 
    \select_ln24_reg_3275[4]_i_1 
       (.I0(j_reg_926[4]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I3(add_ln26_reg_3855[4]),
        .I4(tempB_U_n_9),
        .O(tmp_75_fu_2048_p3[4]));
  LUT6 #(
    .INIT(64'hAAA8AAAAAAAAAAAA)) 
    \select_ln24_reg_3275[5]_i_1 
       (.I0(ap_CS_fsm_pp2_stage0),
        .I1(sel0[4]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(\ap_CS_fsm[7]_i_5_n_0 ),
        .I5(\ap_CS_fsm[7]_i_6_n_0 ),
        .O(add_ln24_reg_32500));
  LUT5 #(
    .INIT(32'h0000AEA2)) 
    \select_ln24_reg_3275[5]_i_2 
       (.I0(j_reg_926[5]),
        .I1(ap_enable_reg_pp2_iter1),
        .I2(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .I3(add_ln26_reg_3855[5]),
        .I4(tempB_U_n_9),
        .O(tmp_75_fu_2048_p3[5]));
  FDRE \select_ln24_reg_3275_reg[0] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(tmp_75_fu_2048_p3[0]),
        .Q(select_ln24_reg_3275[0]),
        .R(1'b0));
  FDRE \select_ln24_reg_3275_reg[1] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(tmp_75_fu_2048_p3[1]),
        .Q(select_ln24_reg_3275[1]),
        .R(1'b0));
  FDRE \select_ln24_reg_3275_reg[2] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(tmp_75_fu_2048_p3[2]),
        .Q(select_ln24_reg_3275[2]),
        .R(1'b0));
  FDRE \select_ln24_reg_3275_reg[3] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(tmp_75_fu_2048_p3[3]),
        .Q(select_ln24_reg_3275[3]),
        .R(1'b0));
  FDRE \select_ln24_reg_3275_reg[4] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(tmp_75_fu_2048_p3[4]),
        .Q(select_ln24_reg_3275[4]),
        .R(1'b0));
  FDRE \select_ln24_reg_3275_reg[5] 
       (.C(ap_clk),
        .CE(add_ln24_reg_32500),
        .D(tmp_75_fu_2048_p3[5]),
        .Q(select_ln24_reg_3275[5]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h10DFEF20)) 
    \select_ln40_1_reg_4254[0]_i_1 
       (.I0(select_ln40_1_reg_4254_reg[0]),
        .I1(icmp_ln40_reg_4250),
        .I2(ap_enable_reg_pp3_iter1_reg_n_0),
        .I3(iab_reg_948[0]),
        .I4(\add_ln42_reg_4259[8]_i_3_n_0 ),
        .O(select_ln40_1_fu_3143_p3[0]));
  LUT6 #(
    .INIT(64'h5F5F3FC0A0A03FC0)) 
    \select_ln40_1_reg_4254[1]_i_1 
       (.I0(iab_reg_948[0]),
        .I1(select_ln40_1_reg_4254_reg[0]),
        .I2(\add_ln42_reg_4259[8]_i_3_n_0 ),
        .I3(select_ln40_1_reg_4254_reg[1]),
        .I4(\add_ln42_reg_4259[9]_i_4_n_0 ),
        .I5(iab_reg_948[1]),
        .O(select_ln40_1_fu_3143_p3[1]));
  LUT6 #(
    .INIT(64'h7F777FFF80888000)) 
    \select_ln40_1_reg_4254[2]_i_1 
       (.I0(\add_ln42_reg_4259[8]_i_3_n_0 ),
        .I1(ap_phi_mux_iab_phi_fu_952_p4__0[0]),
        .I2(iab_reg_948[1]),
        .I3(\add_ln42_reg_4259[9]_i_4_n_0 ),
        .I4(select_ln40_1_reg_4254_reg[1]),
        .I5(ap_phi_mux_iab_phi_fu_952_p4__0[2]),
        .O(select_ln40_1_fu_3143_p3[2]));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \select_ln40_1_reg_4254[3]_i_1 
       (.I0(\select_ln40_1_reg_4254[3]_i_2_n_0 ),
        .I1(iab_reg_948[2]),
        .I2(select_ln40_1_reg_4254_reg[2]),
        .I3(select_ln40_1_reg_4254_reg[3]),
        .I4(\add_ln42_reg_4259[9]_i_4_n_0 ),
        .I5(iab_reg_948[3]),
        .O(select_ln40_1_fu_3143_p3[3]));
  LUT6 #(
    .INIT(64'hC0AAC00000000000)) 
    \select_ln40_1_reg_4254[3]_i_2 
       (.I0(select_ln40_1_reg_4254_reg[1]),
        .I1(iab_reg_948[1]),
        .I2(iab_reg_948[0]),
        .I3(\add_ln42_reg_4259[9]_i_4_n_0 ),
        .I4(select_ln40_1_reg_4254_reg[0]),
        .I5(\add_ln42_reg_4259[8]_i_3_n_0 ),
        .O(\select_ln40_1_reg_4254[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h77775FA088885FA0)) 
    \select_ln40_1_reg_4254[4]_i_1 
       (.I0(\add_ln42_reg_4259[9]_i_6_n_0 ),
        .I1(iab_reg_948[3]),
        .I2(select_ln40_1_reg_4254_reg[3]),
        .I3(select_ln40_1_reg_4254_reg[4]),
        .I4(\add_ln42_reg_4259[9]_i_4_n_0 ),
        .I5(iab_reg_948[4]),
        .O(select_ln40_1_fu_3143_p3[4]));
  FDRE \select_ln40_1_reg_4254_reg[0] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(select_ln40_1_fu_3143_p3[0]),
        .Q(select_ln40_1_reg_4254_reg[0]),
        .R(1'b0));
  FDRE \select_ln40_1_reg_4254_reg[1] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(select_ln40_1_fu_3143_p3[1]),
        .Q(select_ln40_1_reg_4254_reg[1]),
        .R(1'b0));
  FDRE \select_ln40_1_reg_4254_reg[2] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(select_ln40_1_fu_3143_p3[2]),
        .Q(select_ln40_1_reg_4254_reg[2]),
        .R(1'b0));
  FDRE \select_ln40_1_reg_4254_reg[3] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(select_ln40_1_fu_3143_p3[3]),
        .Q(select_ln40_1_reg_4254_reg[3]),
        .R(1'b0));
  FDRE \select_ln40_1_reg_4254_reg[4] 
       (.C(ap_clk),
        .CE(indvar_flatten55_reg_9370),
        .D(select_ln40_1_fu_3143_p3[4]),
        .Q(select_ln40_1_reg_4254_reg[4]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_tempAB tempAB_U
       (.Q(add_ln33_30_reg_4240),
        .add_ln36_reg_3770_pp2_iter3_reg(add_ln36_reg_3770_pp2_iter3_reg),
        .ap_clk(ap_clk),
        .icmp_ln24_reg_3246_pp2_iter4_reg(icmp_ln24_reg_3246_pp2_iter4_reg),
        .ram_reg(tempAB_q0),
        .ram_reg_0({ap_CS_fsm_pp3_stage0,ap_CS_fsm_pp2_stage1}),
        .ram_reg_1(ap_enable_reg_pp2_iter4_reg_n_0),
        .ram_reg_2(add_ln42_reg_4259),
        .ram_reg_3(ap_enable_reg_pp3_iter1_reg_n_0),
        .tempAB_ce0(tempAB_ce0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_tempA tempA_U
       (.Q(indvar_flatten_reg_837_reg),
        .WEA(regslice_both_a_U_n_7),
        .add_ln24_1_reg_32410(add_ln24_1_reg_32410),
        .add_ln24_reg_3250(add_ln24_reg_3250),
        .addr10(tempA_U_n_16),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(tempA_U_n_15),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ce0(regslice_both_a_U_n_6),
        .\i_reg_914_reg[2] (tempA_U_n_12),
        .\i_reg_914_reg[3] (\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .\i_reg_914_reg[4] (select_ln24_1_reg_3525),
        .icmp_ln12_fu_976_p2(icmp_ln12_fu_976_p2),
        .icmp_ln26_reg_3255(icmp_ln26_reg_3255),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .\indvar_flatten_reg_837_reg[6] (tempA_U_n_1),
        .\indvar_flatten_reg_837_reg[9] (tempA_U_n_2),
        .q0(tempA_q0),
        .q1(tempA_q1),
        .q10(tempA_q10),
        .q11(tempA_q11),
        .q12(tempA_q12),
        .q13(tempA_q13),
        .q14(tempA_q14),
        .q15(tempA_q15),
        .q2(tempA_q2),
        .q3(tempA_q3),
        .q4(tempA_q4),
        .q5(tempA_q5),
        .q6(tempA_q6),
        .q7(tempA_q7),
        .q8(tempA_q8),
        .q9(tempA_q9),
        .ram0_reg(regslice_both_a_U_n_20),
        .ram10_reg(regslice_both_a_U_n_10),
        .ram11_reg(regslice_both_a_U_n_9),
        .ram12_reg(regslice_both_a_U_n_8),
        .ram14_reg(add_ln14_reg_3197),
        .ram14_reg_0(tempB_U_n_9),
        .ram14_reg_1({\select_ln24_2_reg_3285_reg_n_0_[9] ,\select_ln24_2_reg_3285_reg_n_0_[8] ,\select_ln24_2_reg_3285_reg_n_0_[7] ,\select_ln24_2_reg_3285_reg_n_0_[6] ,\select_ln24_2_reg_3285_reg_n_0_[5] }),
        .ram14_reg_2(ap_enable_reg_pp0_iter1_reg_n_0),
        .ram14_reg_3(a_read_reg_3202),
        .ram1_reg(regslice_both_a_U_n_19),
        .ram2_reg(regslice_both_a_U_n_18),
        .ram3_reg(regslice_both_a_U_n_17),
        .ram4_reg(regslice_both_a_U_n_16),
        .ram5_reg(regslice_both_a_U_n_15),
        .ram6_reg({ap_CS_fsm_pp2_stage1,ap_CS_fsm_pp2_stage0,ap_CS_fsm_pp0_stage0}),
        .ram6_reg_0(regslice_both_a_U_n_14),
        .ram7_reg(regslice_both_a_U_n_13),
        .ram8_reg(regslice_both_a_U_n_12),
        .ram9_reg(regslice_both_a_U_n_11),
        .\select_ln24_1_reg_3525_reg[0] (tempA_U_n_8),
        .\select_ln24_1_reg_3525_reg[1] (tempA_U_n_9),
        .\select_ln24_1_reg_3525_reg[2] (tempA_U_n_11),
        .\select_ln24_1_reg_3525_reg[3] (tempA_U_n_13),
        .\select_ln24_1_reg_3525_reg[4] (tempA_U_n_14),
        .\select_ln24_1_reg_3525_reg[4]_0 (tmp_15_fu_2216_p3),
        .tempA_address01(tempA_address01),
        .tempA_ce1(tempA_ce1),
        .trunc_ln36_fu_2078_p1(trunc_ln36_fu_2078_p1),
        .we0(tempA_we0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_tempA_33 tempB_U
       (.D(ap_phi_mux_j_phi_fu_930_p4),
        .Q(indvar_flatten7_reg_870_reg),
        .WEA(regslice_both_b_U_n_5),
        .add_ln24_1_reg_32410(add_ln24_1_reg_32410),
        .\add_ln26_reg_3855_reg[2] (tempB_U_n_9),
        .addr10(tempA_U_n_16),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ce0(regslice_both_b_U_n_4),
        .ce15(tempA_ce1),
        .icmp_ln17_fu_1048_p2(icmp_ln17_fu_1048_p2),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .\indvar_flatten7_reg_870_reg[6] (tempB_U_n_1),
        .\indvar_flatten7_reg_870_reg[9] (tempB_U_n_2),
        .\j_reg_926_reg[5] (j_reg_926),
        .\j_reg_926_reg[5]_0 (add_ln26_reg_3855),
        .p_reg(\icmp_ln24_reg_3246_reg_n_0_[0] ),
        .q0(tempB_q0),
        .q1(tempB_q1),
        .q10(tempB_q10),
        .q11(tempB_q11),
        .q12(tempB_q12),
        .q13(tempB_q13),
        .q14(tempB_q14),
        .q15(tempB_q15),
        .q2(tempB_q2),
        .q3(tempB_q3),
        .q4(tempB_q4),
        .q5(tempB_q5),
        .q6(tempB_q6),
        .q7(tempB_q7),
        .q8(tempB_q8),
        .q9(tempB_q9),
        .ram0_reg(regslice_both_b_U_n_18),
        .ram10_reg(regslice_both_b_U_n_8),
        .ram11_reg(regslice_both_b_U_n_7),
        .ram12_reg(regslice_both_b_U_n_6),
        .ram14_reg(add_ln19_reg_3226),
        .ram14_reg_0(b_read_reg_3231),
        .ram1_reg(regslice_both_b_U_n_17),
        .ram2_reg(regslice_both_b_U_n_16),
        .ram3_reg(regslice_both_b_U_n_15),
        .ram4_reg(regslice_both_b_U_n_14),
        .ram5_reg(regslice_both_b_U_n_13),
        .ram6_reg(regslice_both_b_U_n_12),
        .ram7_reg(regslice_both_b_U_n_11),
        .ram8_reg(select_ln24_reg_3275),
        .ram8_reg_0(regslice_both_b_U_n_10),
        .ram9_reg({ap_CS_fsm_pp2_stage1,ap_CS_fsm_pp2_stage0}),
        .ram9_reg_0(regslice_both_b_U_n_9),
        .tempA_address01(tempA_address01),
        .we0(tempB_we0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q13,
    q15);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q13;
  input [31:0]q15;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire [31:0]q13;
  wire [31:0]q15;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_65 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .q13(q13),
        .q15(q15));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_0
   (D,
    indvar_flatten47_reg_9031,
    add_ln26_reg_38550,
    ap_clk,
    q15,
    p_reg);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q15;
  input [31:0]p_reg;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]p_reg;
  wire [31:0]q15;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_64 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .p_reg_0(p_reg),
        .q15(q15));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_1
   (D,
    add_ln26_reg_38550,
    indvar_flatten47_reg_9031,
    ap_clk,
    q13,
    q14);
  output [31:0]D;
  input add_ln26_reg_38550;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q13;
  input [31:0]q14;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q13;
  wire [31:0]q14;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_63 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q13(q13),
        .q14(q14));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_10
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q12,
    q13);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q12;
  input [31:0]q13;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire [31:0]q12;
  wire [31:0]q13;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_54 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .q12(q12),
        .q13(q13));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_11
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q3,
    q4);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q3;
  input [31:0]q4;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q3;
  wire [31:0]q4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_53 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q3(q3),
        .q4(q4));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_12
   (D,
    indvar_flatten47_reg_9031,
    add_ln26_reg_38550,
    ap_clk,
    q4,
    q3);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q4;
  input [31:0]q3;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q3;
  wire [31:0]q4;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_52 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q3(q3),
        .q4(q4));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_13
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q2,
    p_reg);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q2;
  input [31:0]p_reg;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]p_reg;
  wire [31:0]q2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_51 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .p_reg_0(p_reg),
        .q2(q2));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_14
   (D,
    indvar_flatten47_reg_9031,
    add_ln26_reg_38550,
    ap_clk,
    q3,
    q1);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q3;
  input [31:0]q1;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q1;
  wire [31:0]q3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_50 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q1(q1),
        .q3(q3));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_15
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q1,
    q0);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q1;
  input [31:0]q0;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q0;
  wire [31:0]q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_49 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q0(q0),
        .q1(q1));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_16
   (D,
    add_ln26_reg_38550,
    indvar_flatten47_reg_9031,
    ap_clk,
    q0,
    q2);
  output [31:0]D;
  input add_ln26_reg_38550;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q0;
  input [31:0]q2;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q0;
  wire [31:0]q2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_48 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q0(q0),
        .q2(q2));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_17
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q15,
    q14);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q15;
  input [31:0]q14;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q14;
  wire [31:0]q15;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_47 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q14(q14),
        .q15(q15));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_18
   (D,
    indvar_flatten47_reg_9031,
    add_ln26_reg_38550,
    Q,
    ap_clk,
    q14,
    q13);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input add_ln26_reg_38550;
  input [0:0]Q;
  input ap_clk;
  input [31:0]q14;
  input [31:0]q13;

  wire [31:0]D;
  wire [0:0]Q;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q13;
  wire [31:0]q14;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_46 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .Q(Q),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q13(q13),
        .q14(q14));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_19
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q14,
    q12);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q14;
  input [31:0]q12;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q12;
  wire [31:0]q14;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_45 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q12(q12),
        .q14(q14));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_2
   (D,
    add_ln26_reg_38550,
    indvar_flatten47_reg_9031,
    ap_clk,
    q12,
    p_reg);
  output [31:0]D;
  input add_ln26_reg_38550;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q12;
  input [31:0]p_reg;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]p_reg;
  wire [31:0]q12;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_62 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .p_reg_0(p_reg),
        .q12(q12));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_20
   (D,
    indvar_flatten47_reg_9031,
    add_ln26_reg_38550,
    Q,
    ap_clk,
    q11,
    p_reg);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input add_ln26_reg_38550;
  input [0:0]Q;
  input ap_clk;
  input [31:0]q11;
  input [31:0]p_reg;

  wire [31:0]D;
  wire [0:0]Q;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]p_reg;
  wire [31:0]q11;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_44 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .Q(Q),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .p_reg_0(p_reg),
        .q11(q11));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_21
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q10,
    q11);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q10;
  input [31:0]q11;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire [31:0]q10;
  wire [31:0]q11;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_43 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .q10(q10),
        .q11(q11));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_22
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q11,
    q10);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q11;
  input [31:0]q10;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q10;
  wire [31:0]q11;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_42 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q10(q10),
        .q11(q11));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_23
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q10,
    q9);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q10;
  input [31:0]q9;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q10;
  wire [31:0]q9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_41 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q10(q10),
        .q9(q9));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_24
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q9,
    q8);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q9;
  input [31:0]q8;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q8;
  wire [31:0]q9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_40 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q8(q8),
        .q9(q9));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_25
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q9,
    p_reg);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q9;
  input [31:0]p_reg;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire [31:0]p_reg;
  wire [31:0]q9;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_39 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .p_reg_0(p_reg),
        .q9(q9));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_26
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q8,
    q7);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q8;
  input [31:0]q7;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire [31:0]q7;
  wire [31:0]q8;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_38 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .q7(q7),
        .q8(q8));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_27
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q7,
    q5);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q7;
  input [31:0]q5;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire [31:0]q5;
  wire [31:0]q7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_37 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .q5(q5),
        .q7(q7));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_28
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q2,
    q3);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q2;
  input [31:0]q3;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire [31:0]q2;
  wire [31:0]q3;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_36 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .q2(q2),
        .q3(q3));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_29
   (add_ln26_reg_38550,
    D,
    ap_clk,
    q1,
    p_reg,
    p_reg_0,
    Q,
    ap_enable_reg_pp2_iter0);
  output add_ln26_reg_38550;
  output [31:0]D;
  input ap_clk;
  input [31:0]q1;
  input [31:0]p_reg;
  input p_reg_0;
  input [0:0]Q;
  input ap_enable_reg_pp2_iter0;

  wire [31:0]D;
  wire [0:0]Q;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire [31:0]p_reg;
  wire p_reg_0;
  wire [31:0]q1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_35 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .Q(Q),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .\icmp_ln24_reg_3246_reg[0] (add_ln26_reg_38550),
        .p_reg_0(p_reg),
        .p_reg_1(p_reg_0),
        .q1(q1));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_3
   (D,
    add_ln26_reg_38550,
    indvar_flatten47_reg_9031,
    ap_clk,
    q8,
    q10);
  output [31:0]D;
  input add_ln26_reg_38550;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q8;
  input [31:0]q10;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q10;
  wire [31:0]q8;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_61 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q10(q10),
        .q8(q8));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_30
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q0,
    p_reg);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q0;
  input [31:0]p_reg;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire [31:0]p_reg;
  wire [31:0]q0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .p_reg_0(p_reg),
        .q0(q0));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_4
   (D,
    add_ln26_reg_38550,
    indvar_flatten47_reg_9031,
    ap_clk,
    q7,
    q8);
  output [31:0]D;
  input add_ln26_reg_38550;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q7;
  input [31:0]q8;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q7;
  wire [31:0]q8;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_60 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q7(q7),
        .q8(q8));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_5
   (D,
    add_ln26_reg_38550,
    indvar_flatten47_reg_9031,
    ap_clk,
    q6,
    p_reg);
  output [31:0]D;
  input add_ln26_reg_38550;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q6;
  input [31:0]p_reg;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]p_reg;
  wire [31:0]q6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_59 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .p_reg_0(p_reg),
        .q6(q6));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_6
   (D,
    add_ln26_reg_38550,
    indvar_flatten47_reg_9031,
    ap_clk,
    q5,
    q4);
  output [31:0]D;
  input add_ln26_reg_38550;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q5;
  input [31:0]q4;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q4;
  wire [31:0]q5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_58 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q4(q4),
        .q5(q5));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_7
   (D,
    indvar_flatten47_reg_9031,
    add_ln26_reg_38550,
    ap_clk,
    q6,
    q7);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q6;
  input [31:0]q7;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q6;
  wire [31:0]q7;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_57 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q6(q6),
        .q7(q7));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_8
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q4,
    q6);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q4;
  input [31:0]q6;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]q4;
  wire [31:0]q6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_56 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .q4(q4),
        .q6(q6));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_9
   (D,
    indvar_flatten47_reg_9031,
    add_ln26_reg_38550,
    ap_clk,
    q5,
    p_reg);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q5;
  input [31:0]p_reg;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire [31:0]p_reg;
  wire [31:0]q5;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_55 matrixmul_mul_32s_32s_32_2_1_Multiplier_0_U
       (.D(D),
        .add_ln26_reg_38550(add_ln26_reg_38550),
        .ap_clk(ap_clk),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .p_reg_0(p_reg),
        .q5(q5));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q0,
    p_reg_0);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q0;
  input [31:0]p_reg_0;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire \mul_ln33_31_reg_4060[19]_i_2_n_0 ;
  wire \mul_ln33_31_reg_4060[19]_i_3_n_0 ;
  wire \mul_ln33_31_reg_4060[19]_i_4_n_0 ;
  wire \mul_ln33_31_reg_4060[23]_i_2_n_0 ;
  wire \mul_ln33_31_reg_4060[23]_i_3_n_0 ;
  wire \mul_ln33_31_reg_4060[23]_i_4_n_0 ;
  wire \mul_ln33_31_reg_4060[23]_i_5_n_0 ;
  wire \mul_ln33_31_reg_4060[27]_i_2_n_0 ;
  wire \mul_ln33_31_reg_4060[27]_i_3_n_0 ;
  wire \mul_ln33_31_reg_4060[27]_i_4_n_0 ;
  wire \mul_ln33_31_reg_4060[27]_i_5_n_0 ;
  wire \mul_ln33_31_reg_4060[31]_i_2_n_0 ;
  wire \mul_ln33_31_reg_4060[31]_i_3_n_0 ;
  wire \mul_ln33_31_reg_4060[31]_i_4_n_0 ;
  wire \mul_ln33_31_reg_4060[31]_i_5_n_0 ;
  wire \mul_ln33_31_reg_4060_reg[19]_i_1_n_0 ;
  wire \mul_ln33_31_reg_4060_reg[19]_i_1_n_1 ;
  wire \mul_ln33_31_reg_4060_reg[19]_i_1_n_2 ;
  wire \mul_ln33_31_reg_4060_reg[19]_i_1_n_3 ;
  wire \mul_ln33_31_reg_4060_reg[23]_i_1_n_0 ;
  wire \mul_ln33_31_reg_4060_reg[23]_i_1_n_1 ;
  wire \mul_ln33_31_reg_4060_reg[23]_i_1_n_2 ;
  wire \mul_ln33_31_reg_4060_reg[23]_i_1_n_3 ;
  wire \mul_ln33_31_reg_4060_reg[27]_i_1_n_0 ;
  wire \mul_ln33_31_reg_4060_reg[27]_i_1_n_1 ;
  wire \mul_ln33_31_reg_4060_reg[27]_i_1_n_2 ;
  wire \mul_ln33_31_reg_4060_reg[27]_i_1_n_3 ;
  wire \mul_ln33_31_reg_4060_reg[31]_i_1_n_1 ;
  wire \mul_ln33_31_reg_4060_reg[31]_i_1_n_2 ;
  wire \mul_ln33_31_reg_4060_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire [31:0]p_reg_0;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q0;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_31_reg_4060_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_31_reg_4060[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_31_reg_4060[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_31_reg_4060[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_31_reg_4060[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_31_reg_4060[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_31_reg_4060[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_31_reg_4060[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_31_reg_4060[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_31_reg_4060[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_31_reg_4060[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_31_reg_4060[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_31_reg_4060[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_31_reg_4060[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_31_reg_4060[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_31_reg_4060[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_31_reg_4060[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_31_reg_4060[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_31_reg_4060[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_31_reg_4060[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_31_reg_4060[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_31_reg_4060[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_31_reg_4060[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_31_reg_4060[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_31_reg_4060[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_31_reg_4060[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_31_reg_4060[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_31_reg_4060[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_31_reg_4060[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_31_reg_4060[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_31_reg_4060[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_31_reg_4060_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_31_reg_4060_reg[19]_i_1_n_0 ,\mul_ln33_31_reg_4060_reg[19]_i_1_n_1 ,\mul_ln33_31_reg_4060_reg[19]_i_1_n_2 ,\mul_ln33_31_reg_4060_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_31_reg_4060[19]_i_2_n_0 ,\mul_ln33_31_reg_4060[19]_i_3_n_0 ,\mul_ln33_31_reg_4060[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_31_reg_4060_reg[23]_i_1 
       (.CI(\mul_ln33_31_reg_4060_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_31_reg_4060_reg[23]_i_1_n_0 ,\mul_ln33_31_reg_4060_reg[23]_i_1_n_1 ,\mul_ln33_31_reg_4060_reg[23]_i_1_n_2 ,\mul_ln33_31_reg_4060_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_31_reg_4060[23]_i_2_n_0 ,\mul_ln33_31_reg_4060[23]_i_3_n_0 ,\mul_ln33_31_reg_4060[23]_i_4_n_0 ,\mul_ln33_31_reg_4060[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_31_reg_4060_reg[27]_i_1 
       (.CI(\mul_ln33_31_reg_4060_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_31_reg_4060_reg[27]_i_1_n_0 ,\mul_ln33_31_reg_4060_reg[27]_i_1_n_1 ,\mul_ln33_31_reg_4060_reg[27]_i_1_n_2 ,\mul_ln33_31_reg_4060_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_31_reg_4060[27]_i_2_n_0 ,\mul_ln33_31_reg_4060[27]_i_3_n_0 ,\mul_ln33_31_reg_4060[27]_i_4_n_0 ,\mul_ln33_31_reg_4060[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_31_reg_4060_reg[31]_i_1 
       (.CI(\mul_ln33_31_reg_4060_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_31_reg_4060_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_31_reg_4060_reg[31]_i_1_n_1 ,\mul_ln33_31_reg_4060_reg[31]_i_1_n_2 ,\mul_ln33_31_reg_4060_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_31_reg_4060[31]_i_2_n_0 ,\mul_ln33_31_reg_4060[31]_i_3_n_0 ,\mul_ln33_31_reg_4060[31]_i_4_n_0 ,\mul_ln33_31_reg_4060[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_0[31],p_reg_0[31],p_reg_0[31],p_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[31],q0[31],q0[31],q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_35
   (\icmp_ln24_reg_3246_reg[0] ,
    D,
    ap_clk,
    q1,
    p_reg_0,
    p_reg_1,
    Q,
    ap_enable_reg_pp2_iter0);
  output \icmp_ln24_reg_3246_reg[0] ;
  output [31:0]D;
  input ap_clk;
  input [31:0]q1;
  input [31:0]p_reg_0;
  input p_reg_1;
  input [0:0]Q;
  input ap_enable_reg_pp2_iter0;

  wire [31:0]D;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire \icmp_ln24_reg_3246_reg[0] ;
  wire \mul_ln33_30_reg_4055[19]_i_2_n_0 ;
  wire \mul_ln33_30_reg_4055[19]_i_3_n_0 ;
  wire \mul_ln33_30_reg_4055[19]_i_4_n_0 ;
  wire \mul_ln33_30_reg_4055[23]_i_2_n_0 ;
  wire \mul_ln33_30_reg_4055[23]_i_3_n_0 ;
  wire \mul_ln33_30_reg_4055[23]_i_4_n_0 ;
  wire \mul_ln33_30_reg_4055[23]_i_5_n_0 ;
  wire \mul_ln33_30_reg_4055[27]_i_2_n_0 ;
  wire \mul_ln33_30_reg_4055[27]_i_3_n_0 ;
  wire \mul_ln33_30_reg_4055[27]_i_4_n_0 ;
  wire \mul_ln33_30_reg_4055[27]_i_5_n_0 ;
  wire \mul_ln33_30_reg_4055[31]_i_2_n_0 ;
  wire \mul_ln33_30_reg_4055[31]_i_3_n_0 ;
  wire \mul_ln33_30_reg_4055[31]_i_4_n_0 ;
  wire \mul_ln33_30_reg_4055[31]_i_5_n_0 ;
  wire \mul_ln33_30_reg_4055_reg[19]_i_1_n_0 ;
  wire \mul_ln33_30_reg_4055_reg[19]_i_1_n_1 ;
  wire \mul_ln33_30_reg_4055_reg[19]_i_1_n_2 ;
  wire \mul_ln33_30_reg_4055_reg[19]_i_1_n_3 ;
  wire \mul_ln33_30_reg_4055_reg[23]_i_1_n_0 ;
  wire \mul_ln33_30_reg_4055_reg[23]_i_1_n_1 ;
  wire \mul_ln33_30_reg_4055_reg[23]_i_1_n_2 ;
  wire \mul_ln33_30_reg_4055_reg[23]_i_1_n_3 ;
  wire \mul_ln33_30_reg_4055_reg[27]_i_1_n_0 ;
  wire \mul_ln33_30_reg_4055_reg[27]_i_1_n_1 ;
  wire \mul_ln33_30_reg_4055_reg[27]_i_1_n_2 ;
  wire \mul_ln33_30_reg_4055_reg[27]_i_1_n_3 ;
  wire \mul_ln33_30_reg_4055_reg[31]_i_1_n_1 ;
  wire \mul_ln33_30_reg_4055_reg[31]_i_1_n_2 ;
  wire \mul_ln33_30_reg_4055_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire [31:0]p_reg_0;
  wire p_reg_1;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_30_reg_4055_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'h40)) 
    \add_ln26_reg_3855[5]_i_1 
       (.I0(p_reg_1),
        .I1(Q),
        .I2(ap_enable_reg_pp2_iter0),
        .O(\icmp_ln24_reg_3246_reg[0] ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_30_reg_4055[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_30_reg_4055[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_30_reg_4055[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_30_reg_4055[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_30_reg_4055[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_30_reg_4055[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_30_reg_4055[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_30_reg_4055[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_30_reg_4055[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_30_reg_4055[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_30_reg_4055[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_30_reg_4055[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_30_reg_4055[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_30_reg_4055[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_30_reg_4055[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_30_reg_4055[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_30_reg_4055[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_30_reg_4055[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_30_reg_4055[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_30_reg_4055[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_30_reg_4055[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_30_reg_4055[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_30_reg_4055[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_30_reg_4055[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_30_reg_4055[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_30_reg_4055[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_30_reg_4055[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_30_reg_4055[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_30_reg_4055[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_30_reg_4055[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_30_reg_4055_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_30_reg_4055_reg[19]_i_1_n_0 ,\mul_ln33_30_reg_4055_reg[19]_i_1_n_1 ,\mul_ln33_30_reg_4055_reg[19]_i_1_n_2 ,\mul_ln33_30_reg_4055_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_30_reg_4055[19]_i_2_n_0 ,\mul_ln33_30_reg_4055[19]_i_3_n_0 ,\mul_ln33_30_reg_4055[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_30_reg_4055_reg[23]_i_1 
       (.CI(\mul_ln33_30_reg_4055_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_30_reg_4055_reg[23]_i_1_n_0 ,\mul_ln33_30_reg_4055_reg[23]_i_1_n_1 ,\mul_ln33_30_reg_4055_reg[23]_i_1_n_2 ,\mul_ln33_30_reg_4055_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_30_reg_4055[23]_i_2_n_0 ,\mul_ln33_30_reg_4055[23]_i_3_n_0 ,\mul_ln33_30_reg_4055[23]_i_4_n_0 ,\mul_ln33_30_reg_4055[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_30_reg_4055_reg[27]_i_1 
       (.CI(\mul_ln33_30_reg_4055_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_30_reg_4055_reg[27]_i_1_n_0 ,\mul_ln33_30_reg_4055_reg[27]_i_1_n_1 ,\mul_ln33_30_reg_4055_reg[27]_i_1_n_2 ,\mul_ln33_30_reg_4055_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_30_reg_4055[27]_i_2_n_0 ,\mul_ln33_30_reg_4055[27]_i_3_n_0 ,\mul_ln33_30_reg_4055[27]_i_4_n_0 ,\mul_ln33_30_reg_4055[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_30_reg_4055_reg[31]_i_1 
       (.CI(\mul_ln33_30_reg_4055_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_30_reg_4055_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_30_reg_4055_reg[31]_i_1_n_1 ,\mul_ln33_30_reg_4055_reg[31]_i_1_n_2 ,\mul_ln33_30_reg_4055_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_30_reg_4055[31]_i_2_n_0 ,\mul_ln33_30_reg_4055[31]_i_3_n_0 ,\mul_ln33_30_reg_4055[31]_i_4_n_0 ,\mul_ln33_30_reg_4055[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_0[31],p_reg_0[31],p_reg_0[31],p_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\icmp_ln24_reg_3246_reg[0] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\icmp_ln24_reg_3246_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q1[31],q1[31],q1[31],q1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\icmp_ln24_reg_3246_reg[0] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\icmp_ln24_reg_3246_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(\icmp_ln24_reg_3246_reg[0] ),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(\icmp_ln24_reg_3246_reg[0] ),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_36
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q2,
    q3);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q2;
  input [31:0]q3;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire \mul_ln33_28_reg_4050[19]_i_2_n_0 ;
  wire \mul_ln33_28_reg_4050[19]_i_3_n_0 ;
  wire \mul_ln33_28_reg_4050[19]_i_4_n_0 ;
  wire \mul_ln33_28_reg_4050[23]_i_2_n_0 ;
  wire \mul_ln33_28_reg_4050[23]_i_3_n_0 ;
  wire \mul_ln33_28_reg_4050[23]_i_4_n_0 ;
  wire \mul_ln33_28_reg_4050[23]_i_5_n_0 ;
  wire \mul_ln33_28_reg_4050[27]_i_2_n_0 ;
  wire \mul_ln33_28_reg_4050[27]_i_3_n_0 ;
  wire \mul_ln33_28_reg_4050[27]_i_4_n_0 ;
  wire \mul_ln33_28_reg_4050[27]_i_5_n_0 ;
  wire \mul_ln33_28_reg_4050[31]_i_2_n_0 ;
  wire \mul_ln33_28_reg_4050[31]_i_3_n_0 ;
  wire \mul_ln33_28_reg_4050[31]_i_4_n_0 ;
  wire \mul_ln33_28_reg_4050[31]_i_5_n_0 ;
  wire \mul_ln33_28_reg_4050_reg[19]_i_1_n_0 ;
  wire \mul_ln33_28_reg_4050_reg[19]_i_1_n_1 ;
  wire \mul_ln33_28_reg_4050_reg[19]_i_1_n_2 ;
  wire \mul_ln33_28_reg_4050_reg[19]_i_1_n_3 ;
  wire \mul_ln33_28_reg_4050_reg[23]_i_1_n_0 ;
  wire \mul_ln33_28_reg_4050_reg[23]_i_1_n_1 ;
  wire \mul_ln33_28_reg_4050_reg[23]_i_1_n_2 ;
  wire \mul_ln33_28_reg_4050_reg[23]_i_1_n_3 ;
  wire \mul_ln33_28_reg_4050_reg[27]_i_1_n_0 ;
  wire \mul_ln33_28_reg_4050_reg[27]_i_1_n_1 ;
  wire \mul_ln33_28_reg_4050_reg[27]_i_1_n_2 ;
  wire \mul_ln33_28_reg_4050_reg[27]_i_1_n_3 ;
  wire \mul_ln33_28_reg_4050_reg[31]_i_1_n_1 ;
  wire \mul_ln33_28_reg_4050_reg[31]_i_1_n_2 ;
  wire \mul_ln33_28_reg_4050_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q2;
  wire [31:0]q3;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_28_reg_4050_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_28_reg_4050[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_28_reg_4050[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_28_reg_4050[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_28_reg_4050[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_28_reg_4050[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_28_reg_4050[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_28_reg_4050[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_28_reg_4050[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_28_reg_4050[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_28_reg_4050[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_28_reg_4050[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_28_reg_4050[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_28_reg_4050[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_28_reg_4050[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_28_reg_4050[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_28_reg_4050[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_28_reg_4050[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_28_reg_4050[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_28_reg_4050[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_28_reg_4050[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_28_reg_4050[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_28_reg_4050[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_28_reg_4050[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_28_reg_4050[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_28_reg_4050[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_28_reg_4050[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_28_reg_4050[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_28_reg_4050[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_28_reg_4050[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_28_reg_4050[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_28_reg_4050_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_28_reg_4050_reg[19]_i_1_n_0 ,\mul_ln33_28_reg_4050_reg[19]_i_1_n_1 ,\mul_ln33_28_reg_4050_reg[19]_i_1_n_2 ,\mul_ln33_28_reg_4050_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_28_reg_4050[19]_i_2_n_0 ,\mul_ln33_28_reg_4050[19]_i_3_n_0 ,\mul_ln33_28_reg_4050[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_28_reg_4050_reg[23]_i_1 
       (.CI(\mul_ln33_28_reg_4050_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_28_reg_4050_reg[23]_i_1_n_0 ,\mul_ln33_28_reg_4050_reg[23]_i_1_n_1 ,\mul_ln33_28_reg_4050_reg[23]_i_1_n_2 ,\mul_ln33_28_reg_4050_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_28_reg_4050[23]_i_2_n_0 ,\mul_ln33_28_reg_4050[23]_i_3_n_0 ,\mul_ln33_28_reg_4050[23]_i_4_n_0 ,\mul_ln33_28_reg_4050[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_28_reg_4050_reg[27]_i_1 
       (.CI(\mul_ln33_28_reg_4050_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_28_reg_4050_reg[27]_i_1_n_0 ,\mul_ln33_28_reg_4050_reg[27]_i_1_n_1 ,\mul_ln33_28_reg_4050_reg[27]_i_1_n_2 ,\mul_ln33_28_reg_4050_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_28_reg_4050[27]_i_2_n_0 ,\mul_ln33_28_reg_4050[27]_i_3_n_0 ,\mul_ln33_28_reg_4050[27]_i_4_n_0 ,\mul_ln33_28_reg_4050[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_28_reg_4050_reg[31]_i_1 
       (.CI(\mul_ln33_28_reg_4050_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_28_reg_4050_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_28_reg_4050_reg[31]_i_1_n_1 ,\mul_ln33_28_reg_4050_reg[31]_i_1_n_2 ,\mul_ln33_28_reg_4050_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_28_reg_4050[31]_i_2_n_0 ,\mul_ln33_28_reg_4050[31]_i_3_n_0 ,\mul_ln33_28_reg_4050[31]_i_4_n_0 ,\mul_ln33_28_reg_4050[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q3[31],q3[31],q3[31],q3[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q3[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q2[31],q2[31],q2[31],q2[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q3[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_37
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q7,
    q5);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q7;
  input [31:0]q5;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire \mul_ln33_18_reg_4045[19]_i_2_n_0 ;
  wire \mul_ln33_18_reg_4045[19]_i_3_n_0 ;
  wire \mul_ln33_18_reg_4045[19]_i_4_n_0 ;
  wire \mul_ln33_18_reg_4045[23]_i_2_n_0 ;
  wire \mul_ln33_18_reg_4045[23]_i_3_n_0 ;
  wire \mul_ln33_18_reg_4045[23]_i_4_n_0 ;
  wire \mul_ln33_18_reg_4045[23]_i_5_n_0 ;
  wire \mul_ln33_18_reg_4045[27]_i_2_n_0 ;
  wire \mul_ln33_18_reg_4045[27]_i_3_n_0 ;
  wire \mul_ln33_18_reg_4045[27]_i_4_n_0 ;
  wire \mul_ln33_18_reg_4045[27]_i_5_n_0 ;
  wire \mul_ln33_18_reg_4045[31]_i_2_n_0 ;
  wire \mul_ln33_18_reg_4045[31]_i_3_n_0 ;
  wire \mul_ln33_18_reg_4045[31]_i_4_n_0 ;
  wire \mul_ln33_18_reg_4045[31]_i_5_n_0 ;
  wire \mul_ln33_18_reg_4045_reg[19]_i_1_n_0 ;
  wire \mul_ln33_18_reg_4045_reg[19]_i_1_n_1 ;
  wire \mul_ln33_18_reg_4045_reg[19]_i_1_n_2 ;
  wire \mul_ln33_18_reg_4045_reg[19]_i_1_n_3 ;
  wire \mul_ln33_18_reg_4045_reg[23]_i_1_n_0 ;
  wire \mul_ln33_18_reg_4045_reg[23]_i_1_n_1 ;
  wire \mul_ln33_18_reg_4045_reg[23]_i_1_n_2 ;
  wire \mul_ln33_18_reg_4045_reg[23]_i_1_n_3 ;
  wire \mul_ln33_18_reg_4045_reg[27]_i_1_n_0 ;
  wire \mul_ln33_18_reg_4045_reg[27]_i_1_n_1 ;
  wire \mul_ln33_18_reg_4045_reg[27]_i_1_n_2 ;
  wire \mul_ln33_18_reg_4045_reg[27]_i_1_n_3 ;
  wire \mul_ln33_18_reg_4045_reg[31]_i_1_n_1 ;
  wire \mul_ln33_18_reg_4045_reg[31]_i_1_n_2 ;
  wire \mul_ln33_18_reg_4045_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q5;
  wire [31:0]q7;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_18_reg_4045_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_18_reg_4045[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_18_reg_4045[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_18_reg_4045[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_18_reg_4045[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_18_reg_4045[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_18_reg_4045[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_18_reg_4045[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_18_reg_4045[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_18_reg_4045[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_18_reg_4045[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_18_reg_4045[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_18_reg_4045[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_18_reg_4045[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_18_reg_4045[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_18_reg_4045[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_18_reg_4045[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_18_reg_4045[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_18_reg_4045[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_18_reg_4045[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_18_reg_4045[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_18_reg_4045[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_18_reg_4045[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_18_reg_4045[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_18_reg_4045[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_18_reg_4045[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_18_reg_4045[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_18_reg_4045[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_18_reg_4045[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_18_reg_4045[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_18_reg_4045[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_18_reg_4045_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_18_reg_4045_reg[19]_i_1_n_0 ,\mul_ln33_18_reg_4045_reg[19]_i_1_n_1 ,\mul_ln33_18_reg_4045_reg[19]_i_1_n_2 ,\mul_ln33_18_reg_4045_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_18_reg_4045[19]_i_2_n_0 ,\mul_ln33_18_reg_4045[19]_i_3_n_0 ,\mul_ln33_18_reg_4045[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_18_reg_4045_reg[23]_i_1 
       (.CI(\mul_ln33_18_reg_4045_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_18_reg_4045_reg[23]_i_1_n_0 ,\mul_ln33_18_reg_4045_reg[23]_i_1_n_1 ,\mul_ln33_18_reg_4045_reg[23]_i_1_n_2 ,\mul_ln33_18_reg_4045_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_18_reg_4045[23]_i_2_n_0 ,\mul_ln33_18_reg_4045[23]_i_3_n_0 ,\mul_ln33_18_reg_4045[23]_i_4_n_0 ,\mul_ln33_18_reg_4045[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_18_reg_4045_reg[27]_i_1 
       (.CI(\mul_ln33_18_reg_4045_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_18_reg_4045_reg[27]_i_1_n_0 ,\mul_ln33_18_reg_4045_reg[27]_i_1_n_1 ,\mul_ln33_18_reg_4045_reg[27]_i_1_n_2 ,\mul_ln33_18_reg_4045_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_18_reg_4045[27]_i_2_n_0 ,\mul_ln33_18_reg_4045[27]_i_3_n_0 ,\mul_ln33_18_reg_4045[27]_i_4_n_0 ,\mul_ln33_18_reg_4045[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_18_reg_4045_reg[31]_i_1 
       (.CI(\mul_ln33_18_reg_4045_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_18_reg_4045_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_18_reg_4045_reg[31]_i_1_n_1 ,\mul_ln33_18_reg_4045_reg[31]_i_1_n_2 ,\mul_ln33_18_reg_4045_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_18_reg_4045[31]_i_2_n_0 ,\mul_ln33_18_reg_4045[31]_i_3_n_0 ,\mul_ln33_18_reg_4045[31]_i_4_n_0 ,\mul_ln33_18_reg_4045[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q7[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q5[31],q5[31],q5[31],q5[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q5[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q7[31],q7[31],q7[31],q7[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q7[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q5[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_38
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q8,
    q7);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q8;
  input [31:0]q7;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire \mul_ln33_16_reg_4040[19]_i_2_n_0 ;
  wire \mul_ln33_16_reg_4040[19]_i_3_n_0 ;
  wire \mul_ln33_16_reg_4040[19]_i_4_n_0 ;
  wire \mul_ln33_16_reg_4040[23]_i_2_n_0 ;
  wire \mul_ln33_16_reg_4040[23]_i_3_n_0 ;
  wire \mul_ln33_16_reg_4040[23]_i_4_n_0 ;
  wire \mul_ln33_16_reg_4040[23]_i_5_n_0 ;
  wire \mul_ln33_16_reg_4040[27]_i_2_n_0 ;
  wire \mul_ln33_16_reg_4040[27]_i_3_n_0 ;
  wire \mul_ln33_16_reg_4040[27]_i_4_n_0 ;
  wire \mul_ln33_16_reg_4040[27]_i_5_n_0 ;
  wire \mul_ln33_16_reg_4040[31]_i_2_n_0 ;
  wire \mul_ln33_16_reg_4040[31]_i_3_n_0 ;
  wire \mul_ln33_16_reg_4040[31]_i_4_n_0 ;
  wire \mul_ln33_16_reg_4040[31]_i_5_n_0 ;
  wire \mul_ln33_16_reg_4040_reg[19]_i_1_n_0 ;
  wire \mul_ln33_16_reg_4040_reg[19]_i_1_n_1 ;
  wire \mul_ln33_16_reg_4040_reg[19]_i_1_n_2 ;
  wire \mul_ln33_16_reg_4040_reg[19]_i_1_n_3 ;
  wire \mul_ln33_16_reg_4040_reg[23]_i_1_n_0 ;
  wire \mul_ln33_16_reg_4040_reg[23]_i_1_n_1 ;
  wire \mul_ln33_16_reg_4040_reg[23]_i_1_n_2 ;
  wire \mul_ln33_16_reg_4040_reg[23]_i_1_n_3 ;
  wire \mul_ln33_16_reg_4040_reg[27]_i_1_n_0 ;
  wire \mul_ln33_16_reg_4040_reg[27]_i_1_n_1 ;
  wire \mul_ln33_16_reg_4040_reg[27]_i_1_n_2 ;
  wire \mul_ln33_16_reg_4040_reg[27]_i_1_n_3 ;
  wire \mul_ln33_16_reg_4040_reg[31]_i_1_n_1 ;
  wire \mul_ln33_16_reg_4040_reg[31]_i_1_n_2 ;
  wire \mul_ln33_16_reg_4040_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q7;
  wire [31:0]q8;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_16_reg_4040_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_16_reg_4040[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_16_reg_4040[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_16_reg_4040[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_16_reg_4040[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_16_reg_4040[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_16_reg_4040[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_16_reg_4040[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_16_reg_4040[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_16_reg_4040[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_16_reg_4040[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_16_reg_4040[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_16_reg_4040[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_16_reg_4040[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_16_reg_4040[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_16_reg_4040[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_16_reg_4040[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_16_reg_4040[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_16_reg_4040[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_16_reg_4040[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_16_reg_4040[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_16_reg_4040[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_16_reg_4040[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_16_reg_4040[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_16_reg_4040[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_16_reg_4040[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_16_reg_4040[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_16_reg_4040[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_16_reg_4040[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_16_reg_4040[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_16_reg_4040[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_16_reg_4040_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_16_reg_4040_reg[19]_i_1_n_0 ,\mul_ln33_16_reg_4040_reg[19]_i_1_n_1 ,\mul_ln33_16_reg_4040_reg[19]_i_1_n_2 ,\mul_ln33_16_reg_4040_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_16_reg_4040[19]_i_2_n_0 ,\mul_ln33_16_reg_4040[19]_i_3_n_0 ,\mul_ln33_16_reg_4040[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_16_reg_4040_reg[23]_i_1 
       (.CI(\mul_ln33_16_reg_4040_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_16_reg_4040_reg[23]_i_1_n_0 ,\mul_ln33_16_reg_4040_reg[23]_i_1_n_1 ,\mul_ln33_16_reg_4040_reg[23]_i_1_n_2 ,\mul_ln33_16_reg_4040_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_16_reg_4040[23]_i_2_n_0 ,\mul_ln33_16_reg_4040[23]_i_3_n_0 ,\mul_ln33_16_reg_4040[23]_i_4_n_0 ,\mul_ln33_16_reg_4040[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_16_reg_4040_reg[27]_i_1 
       (.CI(\mul_ln33_16_reg_4040_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_16_reg_4040_reg[27]_i_1_n_0 ,\mul_ln33_16_reg_4040_reg[27]_i_1_n_1 ,\mul_ln33_16_reg_4040_reg[27]_i_1_n_2 ,\mul_ln33_16_reg_4040_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_16_reg_4040[27]_i_2_n_0 ,\mul_ln33_16_reg_4040[27]_i_3_n_0 ,\mul_ln33_16_reg_4040[27]_i_4_n_0 ,\mul_ln33_16_reg_4040[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_16_reg_4040_reg[31]_i_1 
       (.CI(\mul_ln33_16_reg_4040_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_16_reg_4040_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_16_reg_4040_reg[31]_i_1_n_1 ,\mul_ln33_16_reg_4040_reg[31]_i_1_n_2 ,\mul_ln33_16_reg_4040_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_16_reg_4040[31]_i_2_n_0 ,\mul_ln33_16_reg_4040[31]_i_3_n_0 ,\mul_ln33_16_reg_4040[31]_i_4_n_0 ,\mul_ln33_16_reg_4040[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q8[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q7[31],q7[31],q7[31],q7[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q7[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q8[31],q8[31],q8[31],q8[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q8[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q7[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_39
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q9,
    p_reg_0);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q9;
  input [31:0]p_reg_0;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire \mul_ln33_14_reg_4035[19]_i_2_n_0 ;
  wire \mul_ln33_14_reg_4035[19]_i_3_n_0 ;
  wire \mul_ln33_14_reg_4035[19]_i_4_n_0 ;
  wire \mul_ln33_14_reg_4035[23]_i_2_n_0 ;
  wire \mul_ln33_14_reg_4035[23]_i_3_n_0 ;
  wire \mul_ln33_14_reg_4035[23]_i_4_n_0 ;
  wire \mul_ln33_14_reg_4035[23]_i_5_n_0 ;
  wire \mul_ln33_14_reg_4035[27]_i_2_n_0 ;
  wire \mul_ln33_14_reg_4035[27]_i_3_n_0 ;
  wire \mul_ln33_14_reg_4035[27]_i_4_n_0 ;
  wire \mul_ln33_14_reg_4035[27]_i_5_n_0 ;
  wire \mul_ln33_14_reg_4035[31]_i_2_n_0 ;
  wire \mul_ln33_14_reg_4035[31]_i_3_n_0 ;
  wire \mul_ln33_14_reg_4035[31]_i_4_n_0 ;
  wire \mul_ln33_14_reg_4035[31]_i_5_n_0 ;
  wire \mul_ln33_14_reg_4035_reg[19]_i_1_n_0 ;
  wire \mul_ln33_14_reg_4035_reg[19]_i_1_n_1 ;
  wire \mul_ln33_14_reg_4035_reg[19]_i_1_n_2 ;
  wire \mul_ln33_14_reg_4035_reg[19]_i_1_n_3 ;
  wire \mul_ln33_14_reg_4035_reg[23]_i_1_n_0 ;
  wire \mul_ln33_14_reg_4035_reg[23]_i_1_n_1 ;
  wire \mul_ln33_14_reg_4035_reg[23]_i_1_n_2 ;
  wire \mul_ln33_14_reg_4035_reg[23]_i_1_n_3 ;
  wire \mul_ln33_14_reg_4035_reg[27]_i_1_n_0 ;
  wire \mul_ln33_14_reg_4035_reg[27]_i_1_n_1 ;
  wire \mul_ln33_14_reg_4035_reg[27]_i_1_n_2 ;
  wire \mul_ln33_14_reg_4035_reg[27]_i_1_n_3 ;
  wire \mul_ln33_14_reg_4035_reg[31]_i_1_n_1 ;
  wire \mul_ln33_14_reg_4035_reg[31]_i_1_n_2 ;
  wire \mul_ln33_14_reg_4035_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire [31:0]p_reg_0;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q9;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_14_reg_4035_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_14_reg_4035[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_14_reg_4035[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_14_reg_4035[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_14_reg_4035[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_14_reg_4035[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_14_reg_4035[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_14_reg_4035[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_14_reg_4035[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_14_reg_4035[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_14_reg_4035[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_14_reg_4035[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_14_reg_4035[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_14_reg_4035[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_14_reg_4035[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_14_reg_4035[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_14_reg_4035[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_14_reg_4035[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_14_reg_4035[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_14_reg_4035[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_14_reg_4035[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_14_reg_4035[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_14_reg_4035[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_14_reg_4035[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_14_reg_4035[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_14_reg_4035[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_14_reg_4035[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_14_reg_4035[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_14_reg_4035[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_14_reg_4035[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_14_reg_4035[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_14_reg_4035_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_14_reg_4035_reg[19]_i_1_n_0 ,\mul_ln33_14_reg_4035_reg[19]_i_1_n_1 ,\mul_ln33_14_reg_4035_reg[19]_i_1_n_2 ,\mul_ln33_14_reg_4035_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_14_reg_4035[19]_i_2_n_0 ,\mul_ln33_14_reg_4035[19]_i_3_n_0 ,\mul_ln33_14_reg_4035[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_14_reg_4035_reg[23]_i_1 
       (.CI(\mul_ln33_14_reg_4035_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_14_reg_4035_reg[23]_i_1_n_0 ,\mul_ln33_14_reg_4035_reg[23]_i_1_n_1 ,\mul_ln33_14_reg_4035_reg[23]_i_1_n_2 ,\mul_ln33_14_reg_4035_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_14_reg_4035[23]_i_2_n_0 ,\mul_ln33_14_reg_4035[23]_i_3_n_0 ,\mul_ln33_14_reg_4035[23]_i_4_n_0 ,\mul_ln33_14_reg_4035[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_14_reg_4035_reg[27]_i_1 
       (.CI(\mul_ln33_14_reg_4035_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_14_reg_4035_reg[27]_i_1_n_0 ,\mul_ln33_14_reg_4035_reg[27]_i_1_n_1 ,\mul_ln33_14_reg_4035_reg[27]_i_1_n_2 ,\mul_ln33_14_reg_4035_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_14_reg_4035[27]_i_2_n_0 ,\mul_ln33_14_reg_4035[27]_i_3_n_0 ,\mul_ln33_14_reg_4035[27]_i_4_n_0 ,\mul_ln33_14_reg_4035[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_14_reg_4035_reg[31]_i_1 
       (.CI(\mul_ln33_14_reg_4035_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_14_reg_4035_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_14_reg_4035_reg[31]_i_1_n_1 ,\mul_ln33_14_reg_4035_reg[31]_i_1_n_2 ,\mul_ln33_14_reg_4035_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_14_reg_4035[31]_i_2_n_0 ,\mul_ln33_14_reg_4035[31]_i_3_n_0 ,\mul_ln33_14_reg_4035[31]_i_4_n_0 ,\mul_ln33_14_reg_4035[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q9[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_0[31],p_reg_0[31],p_reg_0[31],p_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q9[31],q9[31],q9[31],q9[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q9[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_40
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q9,
    q8);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q9;
  input [31:0]q8;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_11_reg_4180[19]_i_2_n_0 ;
  wire \mul_ln33_11_reg_4180[19]_i_3_n_0 ;
  wire \mul_ln33_11_reg_4180[19]_i_4_n_0 ;
  wire \mul_ln33_11_reg_4180[23]_i_2_n_0 ;
  wire \mul_ln33_11_reg_4180[23]_i_3_n_0 ;
  wire \mul_ln33_11_reg_4180[23]_i_4_n_0 ;
  wire \mul_ln33_11_reg_4180[23]_i_5_n_0 ;
  wire \mul_ln33_11_reg_4180[27]_i_2_n_0 ;
  wire \mul_ln33_11_reg_4180[27]_i_3_n_0 ;
  wire \mul_ln33_11_reg_4180[27]_i_4_n_0 ;
  wire \mul_ln33_11_reg_4180[27]_i_5_n_0 ;
  wire \mul_ln33_11_reg_4180[31]_i_2_n_0 ;
  wire \mul_ln33_11_reg_4180[31]_i_3_n_0 ;
  wire \mul_ln33_11_reg_4180[31]_i_4_n_0 ;
  wire \mul_ln33_11_reg_4180[31]_i_5_n_0 ;
  wire \mul_ln33_11_reg_4180_reg[19]_i_1_n_0 ;
  wire \mul_ln33_11_reg_4180_reg[19]_i_1_n_1 ;
  wire \mul_ln33_11_reg_4180_reg[19]_i_1_n_2 ;
  wire \mul_ln33_11_reg_4180_reg[19]_i_1_n_3 ;
  wire \mul_ln33_11_reg_4180_reg[23]_i_1_n_0 ;
  wire \mul_ln33_11_reg_4180_reg[23]_i_1_n_1 ;
  wire \mul_ln33_11_reg_4180_reg[23]_i_1_n_2 ;
  wire \mul_ln33_11_reg_4180_reg[23]_i_1_n_3 ;
  wire \mul_ln33_11_reg_4180_reg[27]_i_1_n_0 ;
  wire \mul_ln33_11_reg_4180_reg[27]_i_1_n_1 ;
  wire \mul_ln33_11_reg_4180_reg[27]_i_1_n_2 ;
  wire \mul_ln33_11_reg_4180_reg[27]_i_1_n_3 ;
  wire \mul_ln33_11_reg_4180_reg[31]_i_1_n_1 ;
  wire \mul_ln33_11_reg_4180_reg[31]_i_1_n_2 ;
  wire \mul_ln33_11_reg_4180_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q8;
  wire [31:0]q9;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_11_reg_4180_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_11_reg_4180[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_11_reg_4180[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_11_reg_4180[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_11_reg_4180[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_11_reg_4180[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_11_reg_4180[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_11_reg_4180[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_11_reg_4180[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_11_reg_4180[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_11_reg_4180[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_11_reg_4180[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_11_reg_4180[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_11_reg_4180[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_11_reg_4180[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_11_reg_4180[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_11_reg_4180[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_11_reg_4180[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_11_reg_4180[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_11_reg_4180[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_11_reg_4180[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_11_reg_4180[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_11_reg_4180[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_11_reg_4180[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_11_reg_4180[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_11_reg_4180[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_11_reg_4180[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_11_reg_4180[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_11_reg_4180[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_11_reg_4180[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_11_reg_4180[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_11_reg_4180_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_11_reg_4180_reg[19]_i_1_n_0 ,\mul_ln33_11_reg_4180_reg[19]_i_1_n_1 ,\mul_ln33_11_reg_4180_reg[19]_i_1_n_2 ,\mul_ln33_11_reg_4180_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_11_reg_4180[19]_i_2_n_0 ,\mul_ln33_11_reg_4180[19]_i_3_n_0 ,\mul_ln33_11_reg_4180[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_11_reg_4180_reg[23]_i_1 
       (.CI(\mul_ln33_11_reg_4180_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_11_reg_4180_reg[23]_i_1_n_0 ,\mul_ln33_11_reg_4180_reg[23]_i_1_n_1 ,\mul_ln33_11_reg_4180_reg[23]_i_1_n_2 ,\mul_ln33_11_reg_4180_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_11_reg_4180[23]_i_2_n_0 ,\mul_ln33_11_reg_4180[23]_i_3_n_0 ,\mul_ln33_11_reg_4180[23]_i_4_n_0 ,\mul_ln33_11_reg_4180[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_11_reg_4180_reg[27]_i_1 
       (.CI(\mul_ln33_11_reg_4180_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_11_reg_4180_reg[27]_i_1_n_0 ,\mul_ln33_11_reg_4180_reg[27]_i_1_n_1 ,\mul_ln33_11_reg_4180_reg[27]_i_1_n_2 ,\mul_ln33_11_reg_4180_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_11_reg_4180[27]_i_2_n_0 ,\mul_ln33_11_reg_4180[27]_i_3_n_0 ,\mul_ln33_11_reg_4180[27]_i_4_n_0 ,\mul_ln33_11_reg_4180[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_11_reg_4180_reg[31]_i_1 
       (.CI(\mul_ln33_11_reg_4180_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_11_reg_4180_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_11_reg_4180_reg[31]_i_1_n_1 ,\mul_ln33_11_reg_4180_reg[31]_i_1_n_2 ,\mul_ln33_11_reg_4180_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_11_reg_4180[31]_i_2_n_0 ,\mul_ln33_11_reg_4180[31]_i_3_n_0 ,\mul_ln33_11_reg_4180[31]_i_4_n_0 ,\mul_ln33_11_reg_4180[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q9[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q8[31],q8[31],q8[31],q8[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q8[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q9[31],q9[31],q9[31],q9[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q9[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q8[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_41
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q10,
    q9);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q10;
  input [31:0]q9;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_10_reg_4175[19]_i_2_n_0 ;
  wire \mul_ln33_10_reg_4175[19]_i_3_n_0 ;
  wire \mul_ln33_10_reg_4175[19]_i_4_n_0 ;
  wire \mul_ln33_10_reg_4175[23]_i_2_n_0 ;
  wire \mul_ln33_10_reg_4175[23]_i_3_n_0 ;
  wire \mul_ln33_10_reg_4175[23]_i_4_n_0 ;
  wire \mul_ln33_10_reg_4175[23]_i_5_n_0 ;
  wire \mul_ln33_10_reg_4175[27]_i_2_n_0 ;
  wire \mul_ln33_10_reg_4175[27]_i_3_n_0 ;
  wire \mul_ln33_10_reg_4175[27]_i_4_n_0 ;
  wire \mul_ln33_10_reg_4175[27]_i_5_n_0 ;
  wire \mul_ln33_10_reg_4175[31]_i_2_n_0 ;
  wire \mul_ln33_10_reg_4175[31]_i_3_n_0 ;
  wire \mul_ln33_10_reg_4175[31]_i_4_n_0 ;
  wire \mul_ln33_10_reg_4175[31]_i_5_n_0 ;
  wire \mul_ln33_10_reg_4175_reg[19]_i_1_n_0 ;
  wire \mul_ln33_10_reg_4175_reg[19]_i_1_n_1 ;
  wire \mul_ln33_10_reg_4175_reg[19]_i_1_n_2 ;
  wire \mul_ln33_10_reg_4175_reg[19]_i_1_n_3 ;
  wire \mul_ln33_10_reg_4175_reg[23]_i_1_n_0 ;
  wire \mul_ln33_10_reg_4175_reg[23]_i_1_n_1 ;
  wire \mul_ln33_10_reg_4175_reg[23]_i_1_n_2 ;
  wire \mul_ln33_10_reg_4175_reg[23]_i_1_n_3 ;
  wire \mul_ln33_10_reg_4175_reg[27]_i_1_n_0 ;
  wire \mul_ln33_10_reg_4175_reg[27]_i_1_n_1 ;
  wire \mul_ln33_10_reg_4175_reg[27]_i_1_n_2 ;
  wire \mul_ln33_10_reg_4175_reg[27]_i_1_n_3 ;
  wire \mul_ln33_10_reg_4175_reg[31]_i_1_n_1 ;
  wire \mul_ln33_10_reg_4175_reg[31]_i_1_n_2 ;
  wire \mul_ln33_10_reg_4175_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q10;
  wire [31:0]q9;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_10_reg_4175_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_10_reg_4175[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_10_reg_4175[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_10_reg_4175[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_10_reg_4175[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_10_reg_4175[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_10_reg_4175[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_10_reg_4175[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_10_reg_4175[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_10_reg_4175[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_10_reg_4175[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_10_reg_4175[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_10_reg_4175[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_10_reg_4175[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_10_reg_4175[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_10_reg_4175[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_10_reg_4175[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_10_reg_4175[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_10_reg_4175[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_10_reg_4175[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_10_reg_4175[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_10_reg_4175[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_10_reg_4175[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_10_reg_4175[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_10_reg_4175[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_10_reg_4175[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_10_reg_4175[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_10_reg_4175[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_10_reg_4175[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_10_reg_4175[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_10_reg_4175[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_10_reg_4175_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_10_reg_4175_reg[19]_i_1_n_0 ,\mul_ln33_10_reg_4175_reg[19]_i_1_n_1 ,\mul_ln33_10_reg_4175_reg[19]_i_1_n_2 ,\mul_ln33_10_reg_4175_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_10_reg_4175[19]_i_2_n_0 ,\mul_ln33_10_reg_4175[19]_i_3_n_0 ,\mul_ln33_10_reg_4175[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_10_reg_4175_reg[23]_i_1 
       (.CI(\mul_ln33_10_reg_4175_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_10_reg_4175_reg[23]_i_1_n_0 ,\mul_ln33_10_reg_4175_reg[23]_i_1_n_1 ,\mul_ln33_10_reg_4175_reg[23]_i_1_n_2 ,\mul_ln33_10_reg_4175_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_10_reg_4175[23]_i_2_n_0 ,\mul_ln33_10_reg_4175[23]_i_3_n_0 ,\mul_ln33_10_reg_4175[23]_i_4_n_0 ,\mul_ln33_10_reg_4175[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_10_reg_4175_reg[27]_i_1 
       (.CI(\mul_ln33_10_reg_4175_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_10_reg_4175_reg[27]_i_1_n_0 ,\mul_ln33_10_reg_4175_reg[27]_i_1_n_1 ,\mul_ln33_10_reg_4175_reg[27]_i_1_n_2 ,\mul_ln33_10_reg_4175_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_10_reg_4175[27]_i_2_n_0 ,\mul_ln33_10_reg_4175[27]_i_3_n_0 ,\mul_ln33_10_reg_4175[27]_i_4_n_0 ,\mul_ln33_10_reg_4175[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_10_reg_4175_reg[31]_i_1 
       (.CI(\mul_ln33_10_reg_4175_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_10_reg_4175_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_10_reg_4175_reg[31]_i_1_n_1 ,\mul_ln33_10_reg_4175_reg[31]_i_1_n_2 ,\mul_ln33_10_reg_4175_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_10_reg_4175[31]_i_2_n_0 ,\mul_ln33_10_reg_4175[31]_i_3_n_0 ,\mul_ln33_10_reg_4175[31]_i_4_n_0 ,\mul_ln33_10_reg_4175[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q10[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q9[31],q9[31],q9[31],q9[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q9[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q10[31],q10[31],q10[31],q10[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q10[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q9[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_42
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q11,
    q10);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q11;
  input [31:0]q10;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_9_reg_4170[19]_i_2_n_0 ;
  wire \mul_ln33_9_reg_4170[19]_i_3_n_0 ;
  wire \mul_ln33_9_reg_4170[19]_i_4_n_0 ;
  wire \mul_ln33_9_reg_4170[23]_i_2_n_0 ;
  wire \mul_ln33_9_reg_4170[23]_i_3_n_0 ;
  wire \mul_ln33_9_reg_4170[23]_i_4_n_0 ;
  wire \mul_ln33_9_reg_4170[23]_i_5_n_0 ;
  wire \mul_ln33_9_reg_4170[27]_i_2_n_0 ;
  wire \mul_ln33_9_reg_4170[27]_i_3_n_0 ;
  wire \mul_ln33_9_reg_4170[27]_i_4_n_0 ;
  wire \mul_ln33_9_reg_4170[27]_i_5_n_0 ;
  wire \mul_ln33_9_reg_4170[31]_i_2_n_0 ;
  wire \mul_ln33_9_reg_4170[31]_i_3_n_0 ;
  wire \mul_ln33_9_reg_4170[31]_i_4_n_0 ;
  wire \mul_ln33_9_reg_4170[31]_i_5_n_0 ;
  wire \mul_ln33_9_reg_4170_reg[19]_i_1_n_0 ;
  wire \mul_ln33_9_reg_4170_reg[19]_i_1_n_1 ;
  wire \mul_ln33_9_reg_4170_reg[19]_i_1_n_2 ;
  wire \mul_ln33_9_reg_4170_reg[19]_i_1_n_3 ;
  wire \mul_ln33_9_reg_4170_reg[23]_i_1_n_0 ;
  wire \mul_ln33_9_reg_4170_reg[23]_i_1_n_1 ;
  wire \mul_ln33_9_reg_4170_reg[23]_i_1_n_2 ;
  wire \mul_ln33_9_reg_4170_reg[23]_i_1_n_3 ;
  wire \mul_ln33_9_reg_4170_reg[27]_i_1_n_0 ;
  wire \mul_ln33_9_reg_4170_reg[27]_i_1_n_1 ;
  wire \mul_ln33_9_reg_4170_reg[27]_i_1_n_2 ;
  wire \mul_ln33_9_reg_4170_reg[27]_i_1_n_3 ;
  wire \mul_ln33_9_reg_4170_reg[31]_i_1_n_1 ;
  wire \mul_ln33_9_reg_4170_reg[31]_i_1_n_2 ;
  wire \mul_ln33_9_reg_4170_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q10;
  wire [31:0]q11;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_9_reg_4170_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_9_reg_4170[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_9_reg_4170[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_9_reg_4170[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_9_reg_4170[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_9_reg_4170[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_9_reg_4170[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_9_reg_4170[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_9_reg_4170[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_9_reg_4170[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_9_reg_4170[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_9_reg_4170[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_9_reg_4170[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_9_reg_4170[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_9_reg_4170[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_9_reg_4170[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_9_reg_4170[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_9_reg_4170[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_9_reg_4170[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_9_reg_4170[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_9_reg_4170[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_9_reg_4170[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_9_reg_4170[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_9_reg_4170[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_9_reg_4170[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_9_reg_4170[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_9_reg_4170[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_9_reg_4170[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_9_reg_4170[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_9_reg_4170[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_9_reg_4170[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_9_reg_4170_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_9_reg_4170_reg[19]_i_1_n_0 ,\mul_ln33_9_reg_4170_reg[19]_i_1_n_1 ,\mul_ln33_9_reg_4170_reg[19]_i_1_n_2 ,\mul_ln33_9_reg_4170_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_9_reg_4170[19]_i_2_n_0 ,\mul_ln33_9_reg_4170[19]_i_3_n_0 ,\mul_ln33_9_reg_4170[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_9_reg_4170_reg[23]_i_1 
       (.CI(\mul_ln33_9_reg_4170_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_9_reg_4170_reg[23]_i_1_n_0 ,\mul_ln33_9_reg_4170_reg[23]_i_1_n_1 ,\mul_ln33_9_reg_4170_reg[23]_i_1_n_2 ,\mul_ln33_9_reg_4170_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_9_reg_4170[23]_i_2_n_0 ,\mul_ln33_9_reg_4170[23]_i_3_n_0 ,\mul_ln33_9_reg_4170[23]_i_4_n_0 ,\mul_ln33_9_reg_4170[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_9_reg_4170_reg[27]_i_1 
       (.CI(\mul_ln33_9_reg_4170_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_9_reg_4170_reg[27]_i_1_n_0 ,\mul_ln33_9_reg_4170_reg[27]_i_1_n_1 ,\mul_ln33_9_reg_4170_reg[27]_i_1_n_2 ,\mul_ln33_9_reg_4170_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_9_reg_4170[27]_i_2_n_0 ,\mul_ln33_9_reg_4170[27]_i_3_n_0 ,\mul_ln33_9_reg_4170[27]_i_4_n_0 ,\mul_ln33_9_reg_4170[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_9_reg_4170_reg[31]_i_1 
       (.CI(\mul_ln33_9_reg_4170_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_9_reg_4170_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_9_reg_4170_reg[31]_i_1_n_1 ,\mul_ln33_9_reg_4170_reg[31]_i_1_n_2 ,\mul_ln33_9_reg_4170_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_9_reg_4170[31]_i_2_n_0 ,\mul_ln33_9_reg_4170[31]_i_3_n_0 ,\mul_ln33_9_reg_4170[31]_i_4_n_0 ,\mul_ln33_9_reg_4170[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q11[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q10[31],q10[31],q10[31],q10[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q10[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q11[31],q11[31],q11[31],q11[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q11[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q10[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_43
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q10,
    q11);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q10;
  input [31:0]q11;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire \mul_ln33_12_reg_4030[19]_i_2_n_0 ;
  wire \mul_ln33_12_reg_4030[19]_i_3_n_0 ;
  wire \mul_ln33_12_reg_4030[19]_i_4_n_0 ;
  wire \mul_ln33_12_reg_4030[23]_i_2_n_0 ;
  wire \mul_ln33_12_reg_4030[23]_i_3_n_0 ;
  wire \mul_ln33_12_reg_4030[23]_i_4_n_0 ;
  wire \mul_ln33_12_reg_4030[23]_i_5_n_0 ;
  wire \mul_ln33_12_reg_4030[27]_i_2_n_0 ;
  wire \mul_ln33_12_reg_4030[27]_i_3_n_0 ;
  wire \mul_ln33_12_reg_4030[27]_i_4_n_0 ;
  wire \mul_ln33_12_reg_4030[27]_i_5_n_0 ;
  wire \mul_ln33_12_reg_4030[31]_i_2_n_0 ;
  wire \mul_ln33_12_reg_4030[31]_i_3_n_0 ;
  wire \mul_ln33_12_reg_4030[31]_i_4_n_0 ;
  wire \mul_ln33_12_reg_4030[31]_i_5_n_0 ;
  wire \mul_ln33_12_reg_4030_reg[19]_i_1_n_0 ;
  wire \mul_ln33_12_reg_4030_reg[19]_i_1_n_1 ;
  wire \mul_ln33_12_reg_4030_reg[19]_i_1_n_2 ;
  wire \mul_ln33_12_reg_4030_reg[19]_i_1_n_3 ;
  wire \mul_ln33_12_reg_4030_reg[23]_i_1_n_0 ;
  wire \mul_ln33_12_reg_4030_reg[23]_i_1_n_1 ;
  wire \mul_ln33_12_reg_4030_reg[23]_i_1_n_2 ;
  wire \mul_ln33_12_reg_4030_reg[23]_i_1_n_3 ;
  wire \mul_ln33_12_reg_4030_reg[27]_i_1_n_0 ;
  wire \mul_ln33_12_reg_4030_reg[27]_i_1_n_1 ;
  wire \mul_ln33_12_reg_4030_reg[27]_i_1_n_2 ;
  wire \mul_ln33_12_reg_4030_reg[27]_i_1_n_3 ;
  wire \mul_ln33_12_reg_4030_reg[31]_i_1_n_1 ;
  wire \mul_ln33_12_reg_4030_reg[31]_i_1_n_2 ;
  wire \mul_ln33_12_reg_4030_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q10;
  wire [31:0]q11;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_12_reg_4030_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_12_reg_4030[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_12_reg_4030[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_12_reg_4030[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_12_reg_4030[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_12_reg_4030[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_12_reg_4030[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_12_reg_4030[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_12_reg_4030[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_12_reg_4030[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_12_reg_4030[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_12_reg_4030[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_12_reg_4030[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_12_reg_4030[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_12_reg_4030[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_12_reg_4030[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_12_reg_4030[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_12_reg_4030[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_12_reg_4030[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_12_reg_4030[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_12_reg_4030[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_12_reg_4030[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_12_reg_4030[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_12_reg_4030[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_12_reg_4030[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_12_reg_4030[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_12_reg_4030[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_12_reg_4030[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_12_reg_4030[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_12_reg_4030[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_12_reg_4030[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_12_reg_4030_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_12_reg_4030_reg[19]_i_1_n_0 ,\mul_ln33_12_reg_4030_reg[19]_i_1_n_1 ,\mul_ln33_12_reg_4030_reg[19]_i_1_n_2 ,\mul_ln33_12_reg_4030_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_12_reg_4030[19]_i_2_n_0 ,\mul_ln33_12_reg_4030[19]_i_3_n_0 ,\mul_ln33_12_reg_4030[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_12_reg_4030_reg[23]_i_1 
       (.CI(\mul_ln33_12_reg_4030_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_12_reg_4030_reg[23]_i_1_n_0 ,\mul_ln33_12_reg_4030_reg[23]_i_1_n_1 ,\mul_ln33_12_reg_4030_reg[23]_i_1_n_2 ,\mul_ln33_12_reg_4030_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_12_reg_4030[23]_i_2_n_0 ,\mul_ln33_12_reg_4030[23]_i_3_n_0 ,\mul_ln33_12_reg_4030[23]_i_4_n_0 ,\mul_ln33_12_reg_4030[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_12_reg_4030_reg[27]_i_1 
       (.CI(\mul_ln33_12_reg_4030_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_12_reg_4030_reg[27]_i_1_n_0 ,\mul_ln33_12_reg_4030_reg[27]_i_1_n_1 ,\mul_ln33_12_reg_4030_reg[27]_i_1_n_2 ,\mul_ln33_12_reg_4030_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_12_reg_4030[27]_i_2_n_0 ,\mul_ln33_12_reg_4030[27]_i_3_n_0 ,\mul_ln33_12_reg_4030[27]_i_4_n_0 ,\mul_ln33_12_reg_4030[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_12_reg_4030_reg[31]_i_1 
       (.CI(\mul_ln33_12_reg_4030_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_12_reg_4030_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_12_reg_4030_reg[31]_i_1_n_1 ,\mul_ln33_12_reg_4030_reg[31]_i_1_n_2 ,\mul_ln33_12_reg_4030_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_12_reg_4030[31]_i_2_n_0 ,\mul_ln33_12_reg_4030[31]_i_3_n_0 ,\mul_ln33_12_reg_4030[31]_i_4_n_0 ,\mul_ln33_12_reg_4030[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q10[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q11[31],q11[31],q11[31],q11[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q11[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q10[31],q10[31],q10[31],q10[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q10[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q11[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_44
   (D,
    indvar_flatten47_reg_9031,
    add_ln26_reg_38550,
    Q,
    ap_clk,
    q11,
    p_reg_0);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input add_ln26_reg_38550;
  input [0:0]Q;
  input ap_clk;
  input [31:0]q11;
  input [31:0]p_reg_0;

  wire [31:0]D;
  wire [0:0]Q;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_8_reg_4165[19]_i_2_n_0 ;
  wire \mul_ln33_8_reg_4165[19]_i_3_n_0 ;
  wire \mul_ln33_8_reg_4165[19]_i_4_n_0 ;
  wire \mul_ln33_8_reg_4165[23]_i_2_n_0 ;
  wire \mul_ln33_8_reg_4165[23]_i_3_n_0 ;
  wire \mul_ln33_8_reg_4165[23]_i_4_n_0 ;
  wire \mul_ln33_8_reg_4165[23]_i_5_n_0 ;
  wire \mul_ln33_8_reg_4165[27]_i_2_n_0 ;
  wire \mul_ln33_8_reg_4165[27]_i_3_n_0 ;
  wire \mul_ln33_8_reg_4165[27]_i_4_n_0 ;
  wire \mul_ln33_8_reg_4165[27]_i_5_n_0 ;
  wire \mul_ln33_8_reg_4165[31]_i_2_n_0 ;
  wire \mul_ln33_8_reg_4165[31]_i_3_n_0 ;
  wire \mul_ln33_8_reg_4165[31]_i_4_n_0 ;
  wire \mul_ln33_8_reg_4165[31]_i_5_n_0 ;
  wire \mul_ln33_8_reg_4165_reg[19]_i_1_n_0 ;
  wire \mul_ln33_8_reg_4165_reg[19]_i_1_n_1 ;
  wire \mul_ln33_8_reg_4165_reg[19]_i_1_n_2 ;
  wire \mul_ln33_8_reg_4165_reg[19]_i_1_n_3 ;
  wire \mul_ln33_8_reg_4165_reg[23]_i_1_n_0 ;
  wire \mul_ln33_8_reg_4165_reg[23]_i_1_n_1 ;
  wire \mul_ln33_8_reg_4165_reg[23]_i_1_n_2 ;
  wire \mul_ln33_8_reg_4165_reg[23]_i_1_n_3 ;
  wire \mul_ln33_8_reg_4165_reg[27]_i_1_n_0 ;
  wire \mul_ln33_8_reg_4165_reg[27]_i_1_n_1 ;
  wire \mul_ln33_8_reg_4165_reg[27]_i_1_n_2 ;
  wire \mul_ln33_8_reg_4165_reg[27]_i_1_n_3 ;
  wire \mul_ln33_8_reg_4165_reg[31]_i_1_n_1 ;
  wire \mul_ln33_8_reg_4165_reg[31]_i_1_n_2 ;
  wire \mul_ln33_8_reg_4165_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire [31:0]p_reg_0;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q11;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_8_reg_4165_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_8_reg_4165[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_8_reg_4165[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_8_reg_4165[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_8_reg_4165[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_8_reg_4165[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_8_reg_4165[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_8_reg_4165[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_8_reg_4165[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_8_reg_4165[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_8_reg_4165[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_8_reg_4165[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_8_reg_4165[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_8_reg_4165[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_8_reg_4165[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_8_reg_4165[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_8_reg_4165[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_8_reg_4165[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_8_reg_4165[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_8_reg_4165[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_8_reg_4165[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_8_reg_4165[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_8_reg_4165[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_8_reg_4165[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_8_reg_4165[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_8_reg_4165[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_8_reg_4165[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_8_reg_4165[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_8_reg_4165[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_8_reg_4165[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_8_reg_4165[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_8_reg_4165_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_8_reg_4165_reg[19]_i_1_n_0 ,\mul_ln33_8_reg_4165_reg[19]_i_1_n_1 ,\mul_ln33_8_reg_4165_reg[19]_i_1_n_2 ,\mul_ln33_8_reg_4165_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_8_reg_4165[19]_i_2_n_0 ,\mul_ln33_8_reg_4165[19]_i_3_n_0 ,\mul_ln33_8_reg_4165[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_8_reg_4165_reg[23]_i_1 
       (.CI(\mul_ln33_8_reg_4165_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_8_reg_4165_reg[23]_i_1_n_0 ,\mul_ln33_8_reg_4165_reg[23]_i_1_n_1 ,\mul_ln33_8_reg_4165_reg[23]_i_1_n_2 ,\mul_ln33_8_reg_4165_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_8_reg_4165[23]_i_2_n_0 ,\mul_ln33_8_reg_4165[23]_i_3_n_0 ,\mul_ln33_8_reg_4165[23]_i_4_n_0 ,\mul_ln33_8_reg_4165[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_8_reg_4165_reg[27]_i_1 
       (.CI(\mul_ln33_8_reg_4165_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_8_reg_4165_reg[27]_i_1_n_0 ,\mul_ln33_8_reg_4165_reg[27]_i_1_n_1 ,\mul_ln33_8_reg_4165_reg[27]_i_1_n_2 ,\mul_ln33_8_reg_4165_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_8_reg_4165[27]_i_2_n_0 ,\mul_ln33_8_reg_4165[27]_i_3_n_0 ,\mul_ln33_8_reg_4165[27]_i_4_n_0 ,\mul_ln33_8_reg_4165[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_8_reg_4165_reg[31]_i_1 
       (.CI(\mul_ln33_8_reg_4165_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_8_reg_4165_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_8_reg_4165_reg[31]_i_1_n_1 ,\mul_ln33_8_reg_4165_reg[31]_i_1_n_2 ,\mul_ln33_8_reg_4165_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_8_reg_4165[31]_i_2_n_0 ,\mul_ln33_8_reg_4165[31]_i_3_n_0 ,\mul_ln33_8_reg_4165[31]_i_4_n_0 ,\mul_ln33_8_reg_4165[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q11[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_0[31],p_reg_0[31],p_reg_0[31],p_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(add_ln26_reg_38550),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q11[31],q11[31],q11[31],q11[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(add_ln26_reg_38550),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q11[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(add_ln26_reg_38550),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_45
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q14,
    q12);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q14;
  input [31:0]q12;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_3_reg_4160[19]_i_2_n_0 ;
  wire \mul_ln33_3_reg_4160[19]_i_3_n_0 ;
  wire \mul_ln33_3_reg_4160[19]_i_4_n_0 ;
  wire \mul_ln33_3_reg_4160[23]_i_2_n_0 ;
  wire \mul_ln33_3_reg_4160[23]_i_3_n_0 ;
  wire \mul_ln33_3_reg_4160[23]_i_4_n_0 ;
  wire \mul_ln33_3_reg_4160[23]_i_5_n_0 ;
  wire \mul_ln33_3_reg_4160[27]_i_2_n_0 ;
  wire \mul_ln33_3_reg_4160[27]_i_3_n_0 ;
  wire \mul_ln33_3_reg_4160[27]_i_4_n_0 ;
  wire \mul_ln33_3_reg_4160[27]_i_5_n_0 ;
  wire \mul_ln33_3_reg_4160[31]_i_3_n_0 ;
  wire \mul_ln33_3_reg_4160[31]_i_4_n_0 ;
  wire \mul_ln33_3_reg_4160[31]_i_5_n_0 ;
  wire \mul_ln33_3_reg_4160[31]_i_6_n_0 ;
  wire \mul_ln33_3_reg_4160_reg[19]_i_1_n_0 ;
  wire \mul_ln33_3_reg_4160_reg[19]_i_1_n_1 ;
  wire \mul_ln33_3_reg_4160_reg[19]_i_1_n_2 ;
  wire \mul_ln33_3_reg_4160_reg[19]_i_1_n_3 ;
  wire \mul_ln33_3_reg_4160_reg[23]_i_1_n_0 ;
  wire \mul_ln33_3_reg_4160_reg[23]_i_1_n_1 ;
  wire \mul_ln33_3_reg_4160_reg[23]_i_1_n_2 ;
  wire \mul_ln33_3_reg_4160_reg[23]_i_1_n_3 ;
  wire \mul_ln33_3_reg_4160_reg[27]_i_1_n_0 ;
  wire \mul_ln33_3_reg_4160_reg[27]_i_1_n_1 ;
  wire \mul_ln33_3_reg_4160_reg[27]_i_1_n_2 ;
  wire \mul_ln33_3_reg_4160_reg[27]_i_1_n_3 ;
  wire \mul_ln33_3_reg_4160_reg[31]_i_2_n_1 ;
  wire \mul_ln33_3_reg_4160_reg[31]_i_2_n_2 ;
  wire \mul_ln33_3_reg_4160_reg[31]_i_2_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q12;
  wire [31:0]q14;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_3_reg_4160_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_3_reg_4160[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_3_reg_4160[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_3_reg_4160[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_3_reg_4160[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_3_reg_4160[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_3_reg_4160[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_3_reg_4160[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_3_reg_4160[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_3_reg_4160[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_3_reg_4160[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_3_reg_4160[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_3_reg_4160[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_3_reg_4160[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_3_reg_4160[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_3_reg_4160[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_3_reg_4160[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_3_reg_4160[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_3_reg_4160[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_3_reg_4160[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_3_reg_4160[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_3_reg_4160[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_3_reg_4160[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_3_reg_4160[31]_i_3 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_3_reg_4160[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_3_reg_4160[31]_i_4 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_3_reg_4160[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_3_reg_4160[31]_i_5 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_3_reg_4160[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_3_reg_4160[31]_i_6 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_3_reg_4160[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_3_reg_4160_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_3_reg_4160_reg[19]_i_1_n_0 ,\mul_ln33_3_reg_4160_reg[19]_i_1_n_1 ,\mul_ln33_3_reg_4160_reg[19]_i_1_n_2 ,\mul_ln33_3_reg_4160_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_3_reg_4160[19]_i_2_n_0 ,\mul_ln33_3_reg_4160[19]_i_3_n_0 ,\mul_ln33_3_reg_4160[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_3_reg_4160_reg[23]_i_1 
       (.CI(\mul_ln33_3_reg_4160_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_3_reg_4160_reg[23]_i_1_n_0 ,\mul_ln33_3_reg_4160_reg[23]_i_1_n_1 ,\mul_ln33_3_reg_4160_reg[23]_i_1_n_2 ,\mul_ln33_3_reg_4160_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_3_reg_4160[23]_i_2_n_0 ,\mul_ln33_3_reg_4160[23]_i_3_n_0 ,\mul_ln33_3_reg_4160[23]_i_4_n_0 ,\mul_ln33_3_reg_4160[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_3_reg_4160_reg[27]_i_1 
       (.CI(\mul_ln33_3_reg_4160_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_3_reg_4160_reg[27]_i_1_n_0 ,\mul_ln33_3_reg_4160_reg[27]_i_1_n_1 ,\mul_ln33_3_reg_4160_reg[27]_i_1_n_2 ,\mul_ln33_3_reg_4160_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_3_reg_4160[27]_i_2_n_0 ,\mul_ln33_3_reg_4160[27]_i_3_n_0 ,\mul_ln33_3_reg_4160[27]_i_4_n_0 ,\mul_ln33_3_reg_4160[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_3_reg_4160_reg[31]_i_2 
       (.CI(\mul_ln33_3_reg_4160_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_3_reg_4160_reg[31]_i_2_CO_UNCONNECTED [3],\mul_ln33_3_reg_4160_reg[31]_i_2_n_1 ,\mul_ln33_3_reg_4160_reg[31]_i_2_n_2 ,\mul_ln33_3_reg_4160_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_3_reg_4160[31]_i_3_n_0 ,\mul_ln33_3_reg_4160[31]_i_4_n_0 ,\mul_ln33_3_reg_4160[31]_i_5_n_0 ,\mul_ln33_3_reg_4160[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q14[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q12[31],q12[31],q12[31],q12[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q12[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q14[31],q14[31],q14[31],q14[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q14[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q12[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_46
   (D,
    indvar_flatten47_reg_9031,
    add_ln26_reg_38550,
    Q,
    ap_clk,
    q14,
    q13);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input add_ln26_reg_38550;
  input [0:0]Q;
  input ap_clk;
  input [31:0]q14;
  input [31:0]q13;

  wire [31:0]D;
  wire [0:0]Q;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_2_reg_4155[19]_i_2_n_0 ;
  wire \mul_ln33_2_reg_4155[19]_i_3_n_0 ;
  wire \mul_ln33_2_reg_4155[19]_i_4_n_0 ;
  wire \mul_ln33_2_reg_4155[23]_i_2_n_0 ;
  wire \mul_ln33_2_reg_4155[23]_i_3_n_0 ;
  wire \mul_ln33_2_reg_4155[23]_i_4_n_0 ;
  wire \mul_ln33_2_reg_4155[23]_i_5_n_0 ;
  wire \mul_ln33_2_reg_4155[27]_i_2_n_0 ;
  wire \mul_ln33_2_reg_4155[27]_i_3_n_0 ;
  wire \mul_ln33_2_reg_4155[27]_i_4_n_0 ;
  wire \mul_ln33_2_reg_4155[27]_i_5_n_0 ;
  wire \mul_ln33_2_reg_4155[31]_i_2_n_0 ;
  wire \mul_ln33_2_reg_4155[31]_i_3_n_0 ;
  wire \mul_ln33_2_reg_4155[31]_i_4_n_0 ;
  wire \mul_ln33_2_reg_4155[31]_i_5_n_0 ;
  wire \mul_ln33_2_reg_4155_reg[19]_i_1_n_0 ;
  wire \mul_ln33_2_reg_4155_reg[19]_i_1_n_1 ;
  wire \mul_ln33_2_reg_4155_reg[19]_i_1_n_2 ;
  wire \mul_ln33_2_reg_4155_reg[19]_i_1_n_3 ;
  wire \mul_ln33_2_reg_4155_reg[23]_i_1_n_0 ;
  wire \mul_ln33_2_reg_4155_reg[23]_i_1_n_1 ;
  wire \mul_ln33_2_reg_4155_reg[23]_i_1_n_2 ;
  wire \mul_ln33_2_reg_4155_reg[23]_i_1_n_3 ;
  wire \mul_ln33_2_reg_4155_reg[27]_i_1_n_0 ;
  wire \mul_ln33_2_reg_4155_reg[27]_i_1_n_1 ;
  wire \mul_ln33_2_reg_4155_reg[27]_i_1_n_2 ;
  wire \mul_ln33_2_reg_4155_reg[27]_i_1_n_3 ;
  wire \mul_ln33_2_reg_4155_reg[31]_i_1_n_1 ;
  wire \mul_ln33_2_reg_4155_reg[31]_i_1_n_2 ;
  wire \mul_ln33_2_reg_4155_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q13;
  wire [31:0]q14;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_2_reg_4155_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_2_reg_4155[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_2_reg_4155[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_2_reg_4155[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_2_reg_4155[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_2_reg_4155[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_2_reg_4155[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_2_reg_4155[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_2_reg_4155[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_2_reg_4155[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_2_reg_4155[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_2_reg_4155[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_2_reg_4155[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_2_reg_4155[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_2_reg_4155[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_2_reg_4155[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_2_reg_4155[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_2_reg_4155[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_2_reg_4155[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_2_reg_4155[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_2_reg_4155[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_2_reg_4155[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_2_reg_4155[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_2_reg_4155[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_2_reg_4155[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_2_reg_4155[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_2_reg_4155[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_2_reg_4155[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_2_reg_4155[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_2_reg_4155[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_2_reg_4155[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_2_reg_4155_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_2_reg_4155_reg[19]_i_1_n_0 ,\mul_ln33_2_reg_4155_reg[19]_i_1_n_1 ,\mul_ln33_2_reg_4155_reg[19]_i_1_n_2 ,\mul_ln33_2_reg_4155_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_2_reg_4155[19]_i_2_n_0 ,\mul_ln33_2_reg_4155[19]_i_3_n_0 ,\mul_ln33_2_reg_4155[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_2_reg_4155_reg[23]_i_1 
       (.CI(\mul_ln33_2_reg_4155_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_2_reg_4155_reg[23]_i_1_n_0 ,\mul_ln33_2_reg_4155_reg[23]_i_1_n_1 ,\mul_ln33_2_reg_4155_reg[23]_i_1_n_2 ,\mul_ln33_2_reg_4155_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_2_reg_4155[23]_i_2_n_0 ,\mul_ln33_2_reg_4155[23]_i_3_n_0 ,\mul_ln33_2_reg_4155[23]_i_4_n_0 ,\mul_ln33_2_reg_4155[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_2_reg_4155_reg[27]_i_1 
       (.CI(\mul_ln33_2_reg_4155_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_2_reg_4155_reg[27]_i_1_n_0 ,\mul_ln33_2_reg_4155_reg[27]_i_1_n_1 ,\mul_ln33_2_reg_4155_reg[27]_i_1_n_2 ,\mul_ln33_2_reg_4155_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_2_reg_4155[27]_i_2_n_0 ,\mul_ln33_2_reg_4155[27]_i_3_n_0 ,\mul_ln33_2_reg_4155[27]_i_4_n_0 ,\mul_ln33_2_reg_4155[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_2_reg_4155_reg[31]_i_1 
       (.CI(\mul_ln33_2_reg_4155_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_2_reg_4155_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_2_reg_4155_reg[31]_i_1_n_1 ,\mul_ln33_2_reg_4155_reg[31]_i_1_n_2 ,\mul_ln33_2_reg_4155_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_2_reg_4155[31]_i_2_n_0 ,\mul_ln33_2_reg_4155[31]_i_3_n_0 ,\mul_ln33_2_reg_4155[31]_i_4_n_0 ,\mul_ln33_2_reg_4155[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q14[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q13[31],q13[31],q13[31],q13[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(add_ln26_reg_38550),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q13[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q14[31],q14[31],q14[31],q14[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(add_ln26_reg_38550),
        .CEB2(Q),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q14[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q13[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(add_ln26_reg_38550),
        .CEA2(Q),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_47
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q15,
    q14);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q15;
  input [31:0]q14;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_1_reg_4150[19]_i_2_n_0 ;
  wire \mul_ln33_1_reg_4150[19]_i_3_n_0 ;
  wire \mul_ln33_1_reg_4150[19]_i_4_n_0 ;
  wire \mul_ln33_1_reg_4150[23]_i_2_n_0 ;
  wire \mul_ln33_1_reg_4150[23]_i_3_n_0 ;
  wire \mul_ln33_1_reg_4150[23]_i_4_n_0 ;
  wire \mul_ln33_1_reg_4150[23]_i_5_n_0 ;
  wire \mul_ln33_1_reg_4150[27]_i_2_n_0 ;
  wire \mul_ln33_1_reg_4150[27]_i_3_n_0 ;
  wire \mul_ln33_1_reg_4150[27]_i_4_n_0 ;
  wire \mul_ln33_1_reg_4150[27]_i_5_n_0 ;
  wire \mul_ln33_1_reg_4150[31]_i_2_n_0 ;
  wire \mul_ln33_1_reg_4150[31]_i_3_n_0 ;
  wire \mul_ln33_1_reg_4150[31]_i_4_n_0 ;
  wire \mul_ln33_1_reg_4150[31]_i_5_n_0 ;
  wire \mul_ln33_1_reg_4150_reg[19]_i_1_n_0 ;
  wire \mul_ln33_1_reg_4150_reg[19]_i_1_n_1 ;
  wire \mul_ln33_1_reg_4150_reg[19]_i_1_n_2 ;
  wire \mul_ln33_1_reg_4150_reg[19]_i_1_n_3 ;
  wire \mul_ln33_1_reg_4150_reg[23]_i_1_n_0 ;
  wire \mul_ln33_1_reg_4150_reg[23]_i_1_n_1 ;
  wire \mul_ln33_1_reg_4150_reg[23]_i_1_n_2 ;
  wire \mul_ln33_1_reg_4150_reg[23]_i_1_n_3 ;
  wire \mul_ln33_1_reg_4150_reg[27]_i_1_n_0 ;
  wire \mul_ln33_1_reg_4150_reg[27]_i_1_n_1 ;
  wire \mul_ln33_1_reg_4150_reg[27]_i_1_n_2 ;
  wire \mul_ln33_1_reg_4150_reg[27]_i_1_n_3 ;
  wire \mul_ln33_1_reg_4150_reg[31]_i_1_n_1 ;
  wire \mul_ln33_1_reg_4150_reg[31]_i_1_n_2 ;
  wire \mul_ln33_1_reg_4150_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q14;
  wire [31:0]q15;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_1_reg_4150_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_1_reg_4150[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_1_reg_4150[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_1_reg_4150[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_1_reg_4150[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_1_reg_4150[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_1_reg_4150[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_1_reg_4150[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_1_reg_4150[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_1_reg_4150[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_1_reg_4150[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_1_reg_4150[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_1_reg_4150[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_1_reg_4150[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_1_reg_4150[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_1_reg_4150[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_1_reg_4150[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_1_reg_4150[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_1_reg_4150[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_1_reg_4150[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_1_reg_4150[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_1_reg_4150[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_1_reg_4150[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_1_reg_4150[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_1_reg_4150[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_1_reg_4150[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_1_reg_4150[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_1_reg_4150[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_1_reg_4150[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_1_reg_4150[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_1_reg_4150[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_1_reg_4150_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_1_reg_4150_reg[19]_i_1_n_0 ,\mul_ln33_1_reg_4150_reg[19]_i_1_n_1 ,\mul_ln33_1_reg_4150_reg[19]_i_1_n_2 ,\mul_ln33_1_reg_4150_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_1_reg_4150[19]_i_2_n_0 ,\mul_ln33_1_reg_4150[19]_i_3_n_0 ,\mul_ln33_1_reg_4150[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_1_reg_4150_reg[23]_i_1 
       (.CI(\mul_ln33_1_reg_4150_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_1_reg_4150_reg[23]_i_1_n_0 ,\mul_ln33_1_reg_4150_reg[23]_i_1_n_1 ,\mul_ln33_1_reg_4150_reg[23]_i_1_n_2 ,\mul_ln33_1_reg_4150_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_1_reg_4150[23]_i_2_n_0 ,\mul_ln33_1_reg_4150[23]_i_3_n_0 ,\mul_ln33_1_reg_4150[23]_i_4_n_0 ,\mul_ln33_1_reg_4150[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_1_reg_4150_reg[27]_i_1 
       (.CI(\mul_ln33_1_reg_4150_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_1_reg_4150_reg[27]_i_1_n_0 ,\mul_ln33_1_reg_4150_reg[27]_i_1_n_1 ,\mul_ln33_1_reg_4150_reg[27]_i_1_n_2 ,\mul_ln33_1_reg_4150_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_1_reg_4150[27]_i_2_n_0 ,\mul_ln33_1_reg_4150[27]_i_3_n_0 ,\mul_ln33_1_reg_4150[27]_i_4_n_0 ,\mul_ln33_1_reg_4150[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_1_reg_4150_reg[31]_i_1 
       (.CI(\mul_ln33_1_reg_4150_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_1_reg_4150_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_1_reg_4150_reg[31]_i_1_n_1 ,\mul_ln33_1_reg_4150_reg[31]_i_1_n_2 ,\mul_ln33_1_reg_4150_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_1_reg_4150[31]_i_2_n_0 ,\mul_ln33_1_reg_4150[31]_i_3_n_0 ,\mul_ln33_1_reg_4150[31]_i_4_n_0 ,\mul_ln33_1_reg_4150[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q15[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q14[31],q14[31],q14[31],q14[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q14[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q15[31],q15[31],q15[31],q15[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q15[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q14[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_48
   (D,
    add_ln26_reg_38550,
    indvar_flatten47_reg_9031,
    ap_clk,
    q0,
    q2);
  output [31:0]D;
  input add_ln26_reg_38550;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q0;
  input [31:0]q2;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_29_reg_4140[19]_i_2_n_0 ;
  wire \mul_ln33_29_reg_4140[19]_i_3_n_0 ;
  wire \mul_ln33_29_reg_4140[19]_i_4_n_0 ;
  wire \mul_ln33_29_reg_4140[23]_i_2_n_0 ;
  wire \mul_ln33_29_reg_4140[23]_i_3_n_0 ;
  wire \mul_ln33_29_reg_4140[23]_i_4_n_0 ;
  wire \mul_ln33_29_reg_4140[23]_i_5_n_0 ;
  wire \mul_ln33_29_reg_4140[27]_i_2_n_0 ;
  wire \mul_ln33_29_reg_4140[27]_i_3_n_0 ;
  wire \mul_ln33_29_reg_4140[27]_i_4_n_0 ;
  wire \mul_ln33_29_reg_4140[27]_i_5_n_0 ;
  wire \mul_ln33_29_reg_4140[31]_i_2_n_0 ;
  wire \mul_ln33_29_reg_4140[31]_i_3_n_0 ;
  wire \mul_ln33_29_reg_4140[31]_i_4_n_0 ;
  wire \mul_ln33_29_reg_4140[31]_i_5_n_0 ;
  wire \mul_ln33_29_reg_4140_reg[19]_i_1_n_0 ;
  wire \mul_ln33_29_reg_4140_reg[19]_i_1_n_1 ;
  wire \mul_ln33_29_reg_4140_reg[19]_i_1_n_2 ;
  wire \mul_ln33_29_reg_4140_reg[19]_i_1_n_3 ;
  wire \mul_ln33_29_reg_4140_reg[23]_i_1_n_0 ;
  wire \mul_ln33_29_reg_4140_reg[23]_i_1_n_1 ;
  wire \mul_ln33_29_reg_4140_reg[23]_i_1_n_2 ;
  wire \mul_ln33_29_reg_4140_reg[23]_i_1_n_3 ;
  wire \mul_ln33_29_reg_4140_reg[27]_i_1_n_0 ;
  wire \mul_ln33_29_reg_4140_reg[27]_i_1_n_1 ;
  wire \mul_ln33_29_reg_4140_reg[27]_i_1_n_2 ;
  wire \mul_ln33_29_reg_4140_reg[27]_i_1_n_3 ;
  wire \mul_ln33_29_reg_4140_reg[31]_i_1_n_1 ;
  wire \mul_ln33_29_reg_4140_reg[31]_i_1_n_2 ;
  wire \mul_ln33_29_reg_4140_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q0;
  wire [31:0]q2;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_29_reg_4140_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_29_reg_4140[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_29_reg_4140[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_29_reg_4140[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_29_reg_4140[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_29_reg_4140[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_29_reg_4140[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_29_reg_4140[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_29_reg_4140[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_29_reg_4140[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_29_reg_4140[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_29_reg_4140[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_29_reg_4140[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_29_reg_4140[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_29_reg_4140[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_29_reg_4140[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_29_reg_4140[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_29_reg_4140[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_29_reg_4140[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_29_reg_4140[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_29_reg_4140[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_29_reg_4140[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_29_reg_4140[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_29_reg_4140[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_29_reg_4140[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_29_reg_4140[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_29_reg_4140[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_29_reg_4140[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_29_reg_4140[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_29_reg_4140[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_29_reg_4140[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_29_reg_4140_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_29_reg_4140_reg[19]_i_1_n_0 ,\mul_ln33_29_reg_4140_reg[19]_i_1_n_1 ,\mul_ln33_29_reg_4140_reg[19]_i_1_n_2 ,\mul_ln33_29_reg_4140_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_29_reg_4140[19]_i_2_n_0 ,\mul_ln33_29_reg_4140[19]_i_3_n_0 ,\mul_ln33_29_reg_4140[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_29_reg_4140_reg[23]_i_1 
       (.CI(\mul_ln33_29_reg_4140_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_29_reg_4140_reg[23]_i_1_n_0 ,\mul_ln33_29_reg_4140_reg[23]_i_1_n_1 ,\mul_ln33_29_reg_4140_reg[23]_i_1_n_2 ,\mul_ln33_29_reg_4140_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_29_reg_4140[23]_i_2_n_0 ,\mul_ln33_29_reg_4140[23]_i_3_n_0 ,\mul_ln33_29_reg_4140[23]_i_4_n_0 ,\mul_ln33_29_reg_4140[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_29_reg_4140_reg[27]_i_1 
       (.CI(\mul_ln33_29_reg_4140_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_29_reg_4140_reg[27]_i_1_n_0 ,\mul_ln33_29_reg_4140_reg[27]_i_1_n_1 ,\mul_ln33_29_reg_4140_reg[27]_i_1_n_2 ,\mul_ln33_29_reg_4140_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_29_reg_4140[27]_i_2_n_0 ,\mul_ln33_29_reg_4140[27]_i_3_n_0 ,\mul_ln33_29_reg_4140[27]_i_4_n_0 ,\mul_ln33_29_reg_4140[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_29_reg_4140_reg[31]_i_1 
       (.CI(\mul_ln33_29_reg_4140_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_29_reg_4140_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_29_reg_4140_reg[31]_i_1_n_1 ,\mul_ln33_29_reg_4140_reg[31]_i_1_n_2 ,\mul_ln33_29_reg_4140_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_29_reg_4140[31]_i_2_n_0 ,\mul_ln33_29_reg_4140[31]_i_3_n_0 ,\mul_ln33_29_reg_4140[31]_i_4_n_0 ,\mul_ln33_29_reg_4140[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q2[31],q2[31],q2[31],q2[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[31],q0[31],q0[31],q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q2[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_49
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q1,
    q0);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q1;
  input [31:0]q0;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_27_reg_4135[19]_i_2_n_0 ;
  wire \mul_ln33_27_reg_4135[19]_i_3_n_0 ;
  wire \mul_ln33_27_reg_4135[19]_i_4_n_0 ;
  wire \mul_ln33_27_reg_4135[23]_i_2_n_0 ;
  wire \mul_ln33_27_reg_4135[23]_i_3_n_0 ;
  wire \mul_ln33_27_reg_4135[23]_i_4_n_0 ;
  wire \mul_ln33_27_reg_4135[23]_i_5_n_0 ;
  wire \mul_ln33_27_reg_4135[27]_i_2_n_0 ;
  wire \mul_ln33_27_reg_4135[27]_i_3_n_0 ;
  wire \mul_ln33_27_reg_4135[27]_i_4_n_0 ;
  wire \mul_ln33_27_reg_4135[27]_i_5_n_0 ;
  wire \mul_ln33_27_reg_4135[31]_i_2_n_0 ;
  wire \mul_ln33_27_reg_4135[31]_i_3_n_0 ;
  wire \mul_ln33_27_reg_4135[31]_i_4_n_0 ;
  wire \mul_ln33_27_reg_4135[31]_i_5_n_0 ;
  wire \mul_ln33_27_reg_4135_reg[19]_i_1_n_0 ;
  wire \mul_ln33_27_reg_4135_reg[19]_i_1_n_1 ;
  wire \mul_ln33_27_reg_4135_reg[19]_i_1_n_2 ;
  wire \mul_ln33_27_reg_4135_reg[19]_i_1_n_3 ;
  wire \mul_ln33_27_reg_4135_reg[23]_i_1_n_0 ;
  wire \mul_ln33_27_reg_4135_reg[23]_i_1_n_1 ;
  wire \mul_ln33_27_reg_4135_reg[23]_i_1_n_2 ;
  wire \mul_ln33_27_reg_4135_reg[23]_i_1_n_3 ;
  wire \mul_ln33_27_reg_4135_reg[27]_i_1_n_0 ;
  wire \mul_ln33_27_reg_4135_reg[27]_i_1_n_1 ;
  wire \mul_ln33_27_reg_4135_reg[27]_i_1_n_2 ;
  wire \mul_ln33_27_reg_4135_reg[27]_i_1_n_3 ;
  wire \mul_ln33_27_reg_4135_reg[31]_i_1_n_1 ;
  wire \mul_ln33_27_reg_4135_reg[31]_i_1_n_2 ;
  wire \mul_ln33_27_reg_4135_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q0;
  wire [31:0]q1;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_27_reg_4135_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_27_reg_4135[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_27_reg_4135[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_27_reg_4135[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_27_reg_4135[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_27_reg_4135[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_27_reg_4135[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_27_reg_4135[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_27_reg_4135[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_27_reg_4135[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_27_reg_4135[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_27_reg_4135[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_27_reg_4135[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_27_reg_4135[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_27_reg_4135[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_27_reg_4135[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_27_reg_4135[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_27_reg_4135[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_27_reg_4135[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_27_reg_4135[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_27_reg_4135[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_27_reg_4135[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_27_reg_4135[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_27_reg_4135[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_27_reg_4135[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_27_reg_4135[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_27_reg_4135[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_27_reg_4135[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_27_reg_4135[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_27_reg_4135[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_27_reg_4135[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_27_reg_4135_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_27_reg_4135_reg[19]_i_1_n_0 ,\mul_ln33_27_reg_4135_reg[19]_i_1_n_1 ,\mul_ln33_27_reg_4135_reg[19]_i_1_n_2 ,\mul_ln33_27_reg_4135_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_27_reg_4135[19]_i_2_n_0 ,\mul_ln33_27_reg_4135[19]_i_3_n_0 ,\mul_ln33_27_reg_4135[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_27_reg_4135_reg[23]_i_1 
       (.CI(\mul_ln33_27_reg_4135_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_27_reg_4135_reg[23]_i_1_n_0 ,\mul_ln33_27_reg_4135_reg[23]_i_1_n_1 ,\mul_ln33_27_reg_4135_reg[23]_i_1_n_2 ,\mul_ln33_27_reg_4135_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_27_reg_4135[23]_i_2_n_0 ,\mul_ln33_27_reg_4135[23]_i_3_n_0 ,\mul_ln33_27_reg_4135[23]_i_4_n_0 ,\mul_ln33_27_reg_4135[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_27_reg_4135_reg[27]_i_1 
       (.CI(\mul_ln33_27_reg_4135_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_27_reg_4135_reg[27]_i_1_n_0 ,\mul_ln33_27_reg_4135_reg[27]_i_1_n_1 ,\mul_ln33_27_reg_4135_reg[27]_i_1_n_2 ,\mul_ln33_27_reg_4135_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_27_reg_4135[27]_i_2_n_0 ,\mul_ln33_27_reg_4135[27]_i_3_n_0 ,\mul_ln33_27_reg_4135[27]_i_4_n_0 ,\mul_ln33_27_reg_4135[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_27_reg_4135_reg[31]_i_1 
       (.CI(\mul_ln33_27_reg_4135_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_27_reg_4135_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_27_reg_4135_reg[31]_i_1_n_1 ,\mul_ln33_27_reg_4135_reg[31]_i_1_n_2 ,\mul_ln33_27_reg_4135_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_27_reg_4135[31]_i_2_n_0 ,\mul_ln33_27_reg_4135[31]_i_3_n_0 ,\mul_ln33_27_reg_4135[31]_i_4_n_0 ,\mul_ln33_27_reg_4135[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q0[31],q0[31],q0[31],q0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q1[31],q1[31],q1[31],q1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_50
   (D,
    indvar_flatten47_reg_9031,
    add_ln26_reg_38550,
    ap_clk,
    q3,
    q1);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q3;
  input [31:0]q1;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_26_reg_4130[19]_i_2_n_0 ;
  wire \mul_ln33_26_reg_4130[19]_i_3_n_0 ;
  wire \mul_ln33_26_reg_4130[19]_i_4_n_0 ;
  wire \mul_ln33_26_reg_4130[23]_i_2_n_0 ;
  wire \mul_ln33_26_reg_4130[23]_i_3_n_0 ;
  wire \mul_ln33_26_reg_4130[23]_i_4_n_0 ;
  wire \mul_ln33_26_reg_4130[23]_i_5_n_0 ;
  wire \mul_ln33_26_reg_4130[27]_i_2_n_0 ;
  wire \mul_ln33_26_reg_4130[27]_i_3_n_0 ;
  wire \mul_ln33_26_reg_4130[27]_i_4_n_0 ;
  wire \mul_ln33_26_reg_4130[27]_i_5_n_0 ;
  wire \mul_ln33_26_reg_4130[31]_i_2_n_0 ;
  wire \mul_ln33_26_reg_4130[31]_i_3_n_0 ;
  wire \mul_ln33_26_reg_4130[31]_i_4_n_0 ;
  wire \mul_ln33_26_reg_4130[31]_i_5_n_0 ;
  wire \mul_ln33_26_reg_4130_reg[19]_i_1_n_0 ;
  wire \mul_ln33_26_reg_4130_reg[19]_i_1_n_1 ;
  wire \mul_ln33_26_reg_4130_reg[19]_i_1_n_2 ;
  wire \mul_ln33_26_reg_4130_reg[19]_i_1_n_3 ;
  wire \mul_ln33_26_reg_4130_reg[23]_i_1_n_0 ;
  wire \mul_ln33_26_reg_4130_reg[23]_i_1_n_1 ;
  wire \mul_ln33_26_reg_4130_reg[23]_i_1_n_2 ;
  wire \mul_ln33_26_reg_4130_reg[23]_i_1_n_3 ;
  wire \mul_ln33_26_reg_4130_reg[27]_i_1_n_0 ;
  wire \mul_ln33_26_reg_4130_reg[27]_i_1_n_1 ;
  wire \mul_ln33_26_reg_4130_reg[27]_i_1_n_2 ;
  wire \mul_ln33_26_reg_4130_reg[27]_i_1_n_3 ;
  wire \mul_ln33_26_reg_4130_reg[31]_i_1_n_1 ;
  wire \mul_ln33_26_reg_4130_reg[31]_i_1_n_2 ;
  wire \mul_ln33_26_reg_4130_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q1;
  wire [31:0]q3;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_26_reg_4130_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_26_reg_4130[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_26_reg_4130[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_26_reg_4130[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_26_reg_4130[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_26_reg_4130[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_26_reg_4130[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_26_reg_4130[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_26_reg_4130[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_26_reg_4130[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_26_reg_4130[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_26_reg_4130[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_26_reg_4130[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_26_reg_4130[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_26_reg_4130[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_26_reg_4130[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_26_reg_4130[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_26_reg_4130[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_26_reg_4130[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_26_reg_4130[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_26_reg_4130[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_26_reg_4130[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_26_reg_4130[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_26_reg_4130[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_26_reg_4130[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_26_reg_4130[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_26_reg_4130[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_26_reg_4130[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_26_reg_4130[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_26_reg_4130[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_26_reg_4130[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_26_reg_4130_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_26_reg_4130_reg[19]_i_1_n_0 ,\mul_ln33_26_reg_4130_reg[19]_i_1_n_1 ,\mul_ln33_26_reg_4130_reg[19]_i_1_n_2 ,\mul_ln33_26_reg_4130_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_26_reg_4130[19]_i_2_n_0 ,\mul_ln33_26_reg_4130[19]_i_3_n_0 ,\mul_ln33_26_reg_4130[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_26_reg_4130_reg[23]_i_1 
       (.CI(\mul_ln33_26_reg_4130_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_26_reg_4130_reg[23]_i_1_n_0 ,\mul_ln33_26_reg_4130_reg[23]_i_1_n_1 ,\mul_ln33_26_reg_4130_reg[23]_i_1_n_2 ,\mul_ln33_26_reg_4130_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_26_reg_4130[23]_i_2_n_0 ,\mul_ln33_26_reg_4130[23]_i_3_n_0 ,\mul_ln33_26_reg_4130[23]_i_4_n_0 ,\mul_ln33_26_reg_4130[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_26_reg_4130_reg[27]_i_1 
       (.CI(\mul_ln33_26_reg_4130_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_26_reg_4130_reg[27]_i_1_n_0 ,\mul_ln33_26_reg_4130_reg[27]_i_1_n_1 ,\mul_ln33_26_reg_4130_reg[27]_i_1_n_2 ,\mul_ln33_26_reg_4130_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_26_reg_4130[27]_i_2_n_0 ,\mul_ln33_26_reg_4130[27]_i_3_n_0 ,\mul_ln33_26_reg_4130[27]_i_4_n_0 ,\mul_ln33_26_reg_4130[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_26_reg_4130_reg[31]_i_1 
       (.CI(\mul_ln33_26_reg_4130_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_26_reg_4130_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_26_reg_4130_reg[31]_i_1_n_1 ,\mul_ln33_26_reg_4130_reg[31]_i_1_n_2 ,\mul_ln33_26_reg_4130_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_26_reg_4130[31]_i_2_n_0 ,\mul_ln33_26_reg_4130[31]_i_3_n_0 ,\mul_ln33_26_reg_4130[31]_i_4_n_0 ,\mul_ln33_26_reg_4130[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q3[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q1[31],q1[31],q1[31],q1[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q1[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q3[31],q3[31],q3[31],q3[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q3[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q1[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_51
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q2,
    p_reg_0);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q2;
  input [31:0]p_reg_0;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_25_reg_4125[19]_i_2_n_0 ;
  wire \mul_ln33_25_reg_4125[19]_i_3_n_0 ;
  wire \mul_ln33_25_reg_4125[19]_i_4_n_0 ;
  wire \mul_ln33_25_reg_4125[23]_i_2_n_0 ;
  wire \mul_ln33_25_reg_4125[23]_i_3_n_0 ;
  wire \mul_ln33_25_reg_4125[23]_i_4_n_0 ;
  wire \mul_ln33_25_reg_4125[23]_i_5_n_0 ;
  wire \mul_ln33_25_reg_4125[27]_i_2_n_0 ;
  wire \mul_ln33_25_reg_4125[27]_i_3_n_0 ;
  wire \mul_ln33_25_reg_4125[27]_i_4_n_0 ;
  wire \mul_ln33_25_reg_4125[27]_i_5_n_0 ;
  wire \mul_ln33_25_reg_4125[31]_i_2_n_0 ;
  wire \mul_ln33_25_reg_4125[31]_i_3_n_0 ;
  wire \mul_ln33_25_reg_4125[31]_i_4_n_0 ;
  wire \mul_ln33_25_reg_4125[31]_i_5_n_0 ;
  wire \mul_ln33_25_reg_4125_reg[19]_i_1_n_0 ;
  wire \mul_ln33_25_reg_4125_reg[19]_i_1_n_1 ;
  wire \mul_ln33_25_reg_4125_reg[19]_i_1_n_2 ;
  wire \mul_ln33_25_reg_4125_reg[19]_i_1_n_3 ;
  wire \mul_ln33_25_reg_4125_reg[23]_i_1_n_0 ;
  wire \mul_ln33_25_reg_4125_reg[23]_i_1_n_1 ;
  wire \mul_ln33_25_reg_4125_reg[23]_i_1_n_2 ;
  wire \mul_ln33_25_reg_4125_reg[23]_i_1_n_3 ;
  wire \mul_ln33_25_reg_4125_reg[27]_i_1_n_0 ;
  wire \mul_ln33_25_reg_4125_reg[27]_i_1_n_1 ;
  wire \mul_ln33_25_reg_4125_reg[27]_i_1_n_2 ;
  wire \mul_ln33_25_reg_4125_reg[27]_i_1_n_3 ;
  wire \mul_ln33_25_reg_4125_reg[31]_i_1_n_1 ;
  wire \mul_ln33_25_reg_4125_reg[31]_i_1_n_2 ;
  wire \mul_ln33_25_reg_4125_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire [31:0]p_reg_0;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q2;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_25_reg_4125_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_25_reg_4125[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_25_reg_4125[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_25_reg_4125[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_25_reg_4125[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_25_reg_4125[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_25_reg_4125[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_25_reg_4125[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_25_reg_4125[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_25_reg_4125[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_25_reg_4125[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_25_reg_4125[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_25_reg_4125[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_25_reg_4125[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_25_reg_4125[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_25_reg_4125[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_25_reg_4125[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_25_reg_4125[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_25_reg_4125[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_25_reg_4125[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_25_reg_4125[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_25_reg_4125[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_25_reg_4125[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_25_reg_4125[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_25_reg_4125[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_25_reg_4125[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_25_reg_4125[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_25_reg_4125[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_25_reg_4125[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_25_reg_4125[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_25_reg_4125[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_25_reg_4125_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_25_reg_4125_reg[19]_i_1_n_0 ,\mul_ln33_25_reg_4125_reg[19]_i_1_n_1 ,\mul_ln33_25_reg_4125_reg[19]_i_1_n_2 ,\mul_ln33_25_reg_4125_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_25_reg_4125[19]_i_2_n_0 ,\mul_ln33_25_reg_4125[19]_i_3_n_0 ,\mul_ln33_25_reg_4125[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_25_reg_4125_reg[23]_i_1 
       (.CI(\mul_ln33_25_reg_4125_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_25_reg_4125_reg[23]_i_1_n_0 ,\mul_ln33_25_reg_4125_reg[23]_i_1_n_1 ,\mul_ln33_25_reg_4125_reg[23]_i_1_n_2 ,\mul_ln33_25_reg_4125_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_25_reg_4125[23]_i_2_n_0 ,\mul_ln33_25_reg_4125[23]_i_3_n_0 ,\mul_ln33_25_reg_4125[23]_i_4_n_0 ,\mul_ln33_25_reg_4125[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_25_reg_4125_reg[27]_i_1 
       (.CI(\mul_ln33_25_reg_4125_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_25_reg_4125_reg[27]_i_1_n_0 ,\mul_ln33_25_reg_4125_reg[27]_i_1_n_1 ,\mul_ln33_25_reg_4125_reg[27]_i_1_n_2 ,\mul_ln33_25_reg_4125_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_25_reg_4125[27]_i_2_n_0 ,\mul_ln33_25_reg_4125[27]_i_3_n_0 ,\mul_ln33_25_reg_4125[27]_i_4_n_0 ,\mul_ln33_25_reg_4125[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_25_reg_4125_reg[31]_i_1 
       (.CI(\mul_ln33_25_reg_4125_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_25_reg_4125_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_25_reg_4125_reg[31]_i_1_n_1 ,\mul_ln33_25_reg_4125_reg[31]_i_1_n_2 ,\mul_ln33_25_reg_4125_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_25_reg_4125[31]_i_2_n_0 ,\mul_ln33_25_reg_4125[31]_i_3_n_0 ,\mul_ln33_25_reg_4125[31]_i_4_n_0 ,\mul_ln33_25_reg_4125[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_0[31],p_reg_0[31],p_reg_0[31],p_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q2[31],q2[31],q2[31],q2[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q2[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_52
   (D,
    indvar_flatten47_reg_9031,
    add_ln26_reg_38550,
    ap_clk,
    q4,
    q3);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q4;
  input [31:0]q3;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_24_reg_4120[19]_i_2_n_0 ;
  wire \mul_ln33_24_reg_4120[19]_i_3_n_0 ;
  wire \mul_ln33_24_reg_4120[19]_i_4_n_0 ;
  wire \mul_ln33_24_reg_4120[23]_i_2_n_0 ;
  wire \mul_ln33_24_reg_4120[23]_i_3_n_0 ;
  wire \mul_ln33_24_reg_4120[23]_i_4_n_0 ;
  wire \mul_ln33_24_reg_4120[23]_i_5_n_0 ;
  wire \mul_ln33_24_reg_4120[27]_i_2_n_0 ;
  wire \mul_ln33_24_reg_4120[27]_i_3_n_0 ;
  wire \mul_ln33_24_reg_4120[27]_i_4_n_0 ;
  wire \mul_ln33_24_reg_4120[27]_i_5_n_0 ;
  wire \mul_ln33_24_reg_4120[31]_i_2_n_0 ;
  wire \mul_ln33_24_reg_4120[31]_i_3_n_0 ;
  wire \mul_ln33_24_reg_4120[31]_i_4_n_0 ;
  wire \mul_ln33_24_reg_4120[31]_i_5_n_0 ;
  wire \mul_ln33_24_reg_4120_reg[19]_i_1_n_0 ;
  wire \mul_ln33_24_reg_4120_reg[19]_i_1_n_1 ;
  wire \mul_ln33_24_reg_4120_reg[19]_i_1_n_2 ;
  wire \mul_ln33_24_reg_4120_reg[19]_i_1_n_3 ;
  wire \mul_ln33_24_reg_4120_reg[23]_i_1_n_0 ;
  wire \mul_ln33_24_reg_4120_reg[23]_i_1_n_1 ;
  wire \mul_ln33_24_reg_4120_reg[23]_i_1_n_2 ;
  wire \mul_ln33_24_reg_4120_reg[23]_i_1_n_3 ;
  wire \mul_ln33_24_reg_4120_reg[27]_i_1_n_0 ;
  wire \mul_ln33_24_reg_4120_reg[27]_i_1_n_1 ;
  wire \mul_ln33_24_reg_4120_reg[27]_i_1_n_2 ;
  wire \mul_ln33_24_reg_4120_reg[27]_i_1_n_3 ;
  wire \mul_ln33_24_reg_4120_reg[31]_i_1_n_1 ;
  wire \mul_ln33_24_reg_4120_reg[31]_i_1_n_2 ;
  wire \mul_ln33_24_reg_4120_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q3;
  wire [31:0]q4;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_24_reg_4120_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_24_reg_4120[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_24_reg_4120[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_24_reg_4120[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_24_reg_4120[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_24_reg_4120[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_24_reg_4120[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_24_reg_4120[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_24_reg_4120[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_24_reg_4120[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_24_reg_4120[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_24_reg_4120[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_24_reg_4120[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_24_reg_4120[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_24_reg_4120[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_24_reg_4120[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_24_reg_4120[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_24_reg_4120[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_24_reg_4120[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_24_reg_4120[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_24_reg_4120[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_24_reg_4120[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_24_reg_4120[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_24_reg_4120[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_24_reg_4120[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_24_reg_4120[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_24_reg_4120[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_24_reg_4120[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_24_reg_4120[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_24_reg_4120[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_24_reg_4120[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_24_reg_4120_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_24_reg_4120_reg[19]_i_1_n_0 ,\mul_ln33_24_reg_4120_reg[19]_i_1_n_1 ,\mul_ln33_24_reg_4120_reg[19]_i_1_n_2 ,\mul_ln33_24_reg_4120_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_24_reg_4120[19]_i_2_n_0 ,\mul_ln33_24_reg_4120[19]_i_3_n_0 ,\mul_ln33_24_reg_4120[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_24_reg_4120_reg[23]_i_1 
       (.CI(\mul_ln33_24_reg_4120_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_24_reg_4120_reg[23]_i_1_n_0 ,\mul_ln33_24_reg_4120_reg[23]_i_1_n_1 ,\mul_ln33_24_reg_4120_reg[23]_i_1_n_2 ,\mul_ln33_24_reg_4120_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_24_reg_4120[23]_i_2_n_0 ,\mul_ln33_24_reg_4120[23]_i_3_n_0 ,\mul_ln33_24_reg_4120[23]_i_4_n_0 ,\mul_ln33_24_reg_4120[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_24_reg_4120_reg[27]_i_1 
       (.CI(\mul_ln33_24_reg_4120_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_24_reg_4120_reg[27]_i_1_n_0 ,\mul_ln33_24_reg_4120_reg[27]_i_1_n_1 ,\mul_ln33_24_reg_4120_reg[27]_i_1_n_2 ,\mul_ln33_24_reg_4120_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_24_reg_4120[27]_i_2_n_0 ,\mul_ln33_24_reg_4120[27]_i_3_n_0 ,\mul_ln33_24_reg_4120[27]_i_4_n_0 ,\mul_ln33_24_reg_4120[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_24_reg_4120_reg[31]_i_1 
       (.CI(\mul_ln33_24_reg_4120_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_24_reg_4120_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_24_reg_4120_reg[31]_i_1_n_1 ,\mul_ln33_24_reg_4120_reg[31]_i_1_n_2 ,\mul_ln33_24_reg_4120_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_24_reg_4120[31]_i_2_n_0 ,\mul_ln33_24_reg_4120[31]_i_3_n_0 ,\mul_ln33_24_reg_4120[31]_i_4_n_0 ,\mul_ln33_24_reg_4120[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q4[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q3[31],q3[31],q3[31],q3[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q3[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q4[31],q4[31],q4[31],q4[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q4[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q3[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_53
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q3,
    q4);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q3;
  input [31:0]q4;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_23_reg_4115[19]_i_2_n_0 ;
  wire \mul_ln33_23_reg_4115[19]_i_3_n_0 ;
  wire \mul_ln33_23_reg_4115[19]_i_4_n_0 ;
  wire \mul_ln33_23_reg_4115[23]_i_2_n_0 ;
  wire \mul_ln33_23_reg_4115[23]_i_3_n_0 ;
  wire \mul_ln33_23_reg_4115[23]_i_4_n_0 ;
  wire \mul_ln33_23_reg_4115[23]_i_5_n_0 ;
  wire \mul_ln33_23_reg_4115[27]_i_2_n_0 ;
  wire \mul_ln33_23_reg_4115[27]_i_3_n_0 ;
  wire \mul_ln33_23_reg_4115[27]_i_4_n_0 ;
  wire \mul_ln33_23_reg_4115[27]_i_5_n_0 ;
  wire \mul_ln33_23_reg_4115[31]_i_2_n_0 ;
  wire \mul_ln33_23_reg_4115[31]_i_3_n_0 ;
  wire \mul_ln33_23_reg_4115[31]_i_4_n_0 ;
  wire \mul_ln33_23_reg_4115[31]_i_5_n_0 ;
  wire \mul_ln33_23_reg_4115_reg[19]_i_1_n_0 ;
  wire \mul_ln33_23_reg_4115_reg[19]_i_1_n_1 ;
  wire \mul_ln33_23_reg_4115_reg[19]_i_1_n_2 ;
  wire \mul_ln33_23_reg_4115_reg[19]_i_1_n_3 ;
  wire \mul_ln33_23_reg_4115_reg[23]_i_1_n_0 ;
  wire \mul_ln33_23_reg_4115_reg[23]_i_1_n_1 ;
  wire \mul_ln33_23_reg_4115_reg[23]_i_1_n_2 ;
  wire \mul_ln33_23_reg_4115_reg[23]_i_1_n_3 ;
  wire \mul_ln33_23_reg_4115_reg[27]_i_1_n_0 ;
  wire \mul_ln33_23_reg_4115_reg[27]_i_1_n_1 ;
  wire \mul_ln33_23_reg_4115_reg[27]_i_1_n_2 ;
  wire \mul_ln33_23_reg_4115_reg[27]_i_1_n_3 ;
  wire \mul_ln33_23_reg_4115_reg[31]_i_1_n_1 ;
  wire \mul_ln33_23_reg_4115_reg[31]_i_1_n_2 ;
  wire \mul_ln33_23_reg_4115_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q3;
  wire [31:0]q4;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_23_reg_4115_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_23_reg_4115[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_23_reg_4115[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_23_reg_4115[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_23_reg_4115[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_23_reg_4115[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_23_reg_4115[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_23_reg_4115[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_23_reg_4115[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_23_reg_4115[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_23_reg_4115[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_23_reg_4115[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_23_reg_4115[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_23_reg_4115[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_23_reg_4115[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_23_reg_4115[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_23_reg_4115[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_23_reg_4115[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_23_reg_4115[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_23_reg_4115[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_23_reg_4115[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_23_reg_4115[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_23_reg_4115[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_23_reg_4115[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_23_reg_4115[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_23_reg_4115[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_23_reg_4115[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_23_reg_4115[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_23_reg_4115[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_23_reg_4115[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_23_reg_4115[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_23_reg_4115_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_23_reg_4115_reg[19]_i_1_n_0 ,\mul_ln33_23_reg_4115_reg[19]_i_1_n_1 ,\mul_ln33_23_reg_4115_reg[19]_i_1_n_2 ,\mul_ln33_23_reg_4115_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_23_reg_4115[19]_i_2_n_0 ,\mul_ln33_23_reg_4115[19]_i_3_n_0 ,\mul_ln33_23_reg_4115[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_23_reg_4115_reg[23]_i_1 
       (.CI(\mul_ln33_23_reg_4115_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_23_reg_4115_reg[23]_i_1_n_0 ,\mul_ln33_23_reg_4115_reg[23]_i_1_n_1 ,\mul_ln33_23_reg_4115_reg[23]_i_1_n_2 ,\mul_ln33_23_reg_4115_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_23_reg_4115[23]_i_2_n_0 ,\mul_ln33_23_reg_4115[23]_i_3_n_0 ,\mul_ln33_23_reg_4115[23]_i_4_n_0 ,\mul_ln33_23_reg_4115[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_23_reg_4115_reg[27]_i_1 
       (.CI(\mul_ln33_23_reg_4115_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_23_reg_4115_reg[27]_i_1_n_0 ,\mul_ln33_23_reg_4115_reg[27]_i_1_n_1 ,\mul_ln33_23_reg_4115_reg[27]_i_1_n_2 ,\mul_ln33_23_reg_4115_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_23_reg_4115[27]_i_2_n_0 ,\mul_ln33_23_reg_4115[27]_i_3_n_0 ,\mul_ln33_23_reg_4115[27]_i_4_n_0 ,\mul_ln33_23_reg_4115[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_23_reg_4115_reg[31]_i_1 
       (.CI(\mul_ln33_23_reg_4115_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_23_reg_4115_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_23_reg_4115_reg[31]_i_1_n_1 ,\mul_ln33_23_reg_4115_reg[31]_i_1_n_2 ,\mul_ln33_23_reg_4115_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_23_reg_4115[31]_i_2_n_0 ,\mul_ln33_23_reg_4115[31]_i_3_n_0 ,\mul_ln33_23_reg_4115[31]_i_4_n_0 ,\mul_ln33_23_reg_4115[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q3[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q4[31],q4[31],q4[31],q4[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q4[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q3[31],q3[31],q3[31],q3[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q3[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q4[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_54
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q12,
    q13);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q12;
  input [31:0]q13;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire \mul_ln33_6_reg_4025[19]_i_2_n_0 ;
  wire \mul_ln33_6_reg_4025[19]_i_3_n_0 ;
  wire \mul_ln33_6_reg_4025[19]_i_4_n_0 ;
  wire \mul_ln33_6_reg_4025[23]_i_2_n_0 ;
  wire \mul_ln33_6_reg_4025[23]_i_3_n_0 ;
  wire \mul_ln33_6_reg_4025[23]_i_4_n_0 ;
  wire \mul_ln33_6_reg_4025[23]_i_5_n_0 ;
  wire \mul_ln33_6_reg_4025[27]_i_2_n_0 ;
  wire \mul_ln33_6_reg_4025[27]_i_3_n_0 ;
  wire \mul_ln33_6_reg_4025[27]_i_4_n_0 ;
  wire \mul_ln33_6_reg_4025[27]_i_5_n_0 ;
  wire \mul_ln33_6_reg_4025[31]_i_2_n_0 ;
  wire \mul_ln33_6_reg_4025[31]_i_3_n_0 ;
  wire \mul_ln33_6_reg_4025[31]_i_4_n_0 ;
  wire \mul_ln33_6_reg_4025[31]_i_5_n_0 ;
  wire \mul_ln33_6_reg_4025_reg[19]_i_1_n_0 ;
  wire \mul_ln33_6_reg_4025_reg[19]_i_1_n_1 ;
  wire \mul_ln33_6_reg_4025_reg[19]_i_1_n_2 ;
  wire \mul_ln33_6_reg_4025_reg[19]_i_1_n_3 ;
  wire \mul_ln33_6_reg_4025_reg[23]_i_1_n_0 ;
  wire \mul_ln33_6_reg_4025_reg[23]_i_1_n_1 ;
  wire \mul_ln33_6_reg_4025_reg[23]_i_1_n_2 ;
  wire \mul_ln33_6_reg_4025_reg[23]_i_1_n_3 ;
  wire \mul_ln33_6_reg_4025_reg[27]_i_1_n_0 ;
  wire \mul_ln33_6_reg_4025_reg[27]_i_1_n_1 ;
  wire \mul_ln33_6_reg_4025_reg[27]_i_1_n_2 ;
  wire \mul_ln33_6_reg_4025_reg[27]_i_1_n_3 ;
  wire \mul_ln33_6_reg_4025_reg[31]_i_1_n_1 ;
  wire \mul_ln33_6_reg_4025_reg[31]_i_1_n_2 ;
  wire \mul_ln33_6_reg_4025_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q12;
  wire [31:0]q13;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_6_reg_4025_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_6_reg_4025[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_6_reg_4025[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_6_reg_4025[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_6_reg_4025[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_6_reg_4025[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_6_reg_4025[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_6_reg_4025[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_6_reg_4025[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_6_reg_4025[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_6_reg_4025[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_6_reg_4025[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_6_reg_4025[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_6_reg_4025[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_6_reg_4025[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_6_reg_4025[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_6_reg_4025[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_6_reg_4025[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_6_reg_4025[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_6_reg_4025[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_6_reg_4025[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_6_reg_4025[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_6_reg_4025[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_6_reg_4025[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_6_reg_4025[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_6_reg_4025[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_6_reg_4025[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_6_reg_4025[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_6_reg_4025[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_6_reg_4025[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_6_reg_4025[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_6_reg_4025_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_6_reg_4025_reg[19]_i_1_n_0 ,\mul_ln33_6_reg_4025_reg[19]_i_1_n_1 ,\mul_ln33_6_reg_4025_reg[19]_i_1_n_2 ,\mul_ln33_6_reg_4025_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_6_reg_4025[19]_i_2_n_0 ,\mul_ln33_6_reg_4025[19]_i_3_n_0 ,\mul_ln33_6_reg_4025[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_6_reg_4025_reg[23]_i_1 
       (.CI(\mul_ln33_6_reg_4025_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_6_reg_4025_reg[23]_i_1_n_0 ,\mul_ln33_6_reg_4025_reg[23]_i_1_n_1 ,\mul_ln33_6_reg_4025_reg[23]_i_1_n_2 ,\mul_ln33_6_reg_4025_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_6_reg_4025[23]_i_2_n_0 ,\mul_ln33_6_reg_4025[23]_i_3_n_0 ,\mul_ln33_6_reg_4025[23]_i_4_n_0 ,\mul_ln33_6_reg_4025[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_6_reg_4025_reg[27]_i_1 
       (.CI(\mul_ln33_6_reg_4025_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_6_reg_4025_reg[27]_i_1_n_0 ,\mul_ln33_6_reg_4025_reg[27]_i_1_n_1 ,\mul_ln33_6_reg_4025_reg[27]_i_1_n_2 ,\mul_ln33_6_reg_4025_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_6_reg_4025[27]_i_2_n_0 ,\mul_ln33_6_reg_4025[27]_i_3_n_0 ,\mul_ln33_6_reg_4025[27]_i_4_n_0 ,\mul_ln33_6_reg_4025[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_6_reg_4025_reg[31]_i_1 
       (.CI(\mul_ln33_6_reg_4025_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_6_reg_4025_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_6_reg_4025_reg[31]_i_1_n_1 ,\mul_ln33_6_reg_4025_reg[31]_i_1_n_2 ,\mul_ln33_6_reg_4025_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_6_reg_4025[31]_i_2_n_0 ,\mul_ln33_6_reg_4025[31]_i_3_n_0 ,\mul_ln33_6_reg_4025[31]_i_4_n_0 ,\mul_ln33_6_reg_4025[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q12[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q13[31],q13[31],q13[31],q13[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q13[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q12[31],q12[31],q12[31],q12[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q12[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q13[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_55
   (D,
    indvar_flatten47_reg_9031,
    add_ln26_reg_38550,
    ap_clk,
    q5,
    p_reg_0);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q5;
  input [31:0]p_reg_0;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_22_reg_4110[19]_i_2_n_0 ;
  wire \mul_ln33_22_reg_4110[19]_i_3_n_0 ;
  wire \mul_ln33_22_reg_4110[19]_i_4_n_0 ;
  wire \mul_ln33_22_reg_4110[23]_i_2_n_0 ;
  wire \mul_ln33_22_reg_4110[23]_i_3_n_0 ;
  wire \mul_ln33_22_reg_4110[23]_i_4_n_0 ;
  wire \mul_ln33_22_reg_4110[23]_i_5_n_0 ;
  wire \mul_ln33_22_reg_4110[27]_i_2_n_0 ;
  wire \mul_ln33_22_reg_4110[27]_i_3_n_0 ;
  wire \mul_ln33_22_reg_4110[27]_i_4_n_0 ;
  wire \mul_ln33_22_reg_4110[27]_i_5_n_0 ;
  wire \mul_ln33_22_reg_4110[31]_i_2_n_0 ;
  wire \mul_ln33_22_reg_4110[31]_i_3_n_0 ;
  wire \mul_ln33_22_reg_4110[31]_i_4_n_0 ;
  wire \mul_ln33_22_reg_4110[31]_i_5_n_0 ;
  wire \mul_ln33_22_reg_4110_reg[19]_i_1_n_0 ;
  wire \mul_ln33_22_reg_4110_reg[19]_i_1_n_1 ;
  wire \mul_ln33_22_reg_4110_reg[19]_i_1_n_2 ;
  wire \mul_ln33_22_reg_4110_reg[19]_i_1_n_3 ;
  wire \mul_ln33_22_reg_4110_reg[23]_i_1_n_0 ;
  wire \mul_ln33_22_reg_4110_reg[23]_i_1_n_1 ;
  wire \mul_ln33_22_reg_4110_reg[23]_i_1_n_2 ;
  wire \mul_ln33_22_reg_4110_reg[23]_i_1_n_3 ;
  wire \mul_ln33_22_reg_4110_reg[27]_i_1_n_0 ;
  wire \mul_ln33_22_reg_4110_reg[27]_i_1_n_1 ;
  wire \mul_ln33_22_reg_4110_reg[27]_i_1_n_2 ;
  wire \mul_ln33_22_reg_4110_reg[27]_i_1_n_3 ;
  wire \mul_ln33_22_reg_4110_reg[31]_i_1_n_1 ;
  wire \mul_ln33_22_reg_4110_reg[31]_i_1_n_2 ;
  wire \mul_ln33_22_reg_4110_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire [31:0]p_reg_0;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q5;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_22_reg_4110_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_22_reg_4110[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_22_reg_4110[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_22_reg_4110[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_22_reg_4110[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_22_reg_4110[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_22_reg_4110[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_22_reg_4110[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_22_reg_4110[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_22_reg_4110[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_22_reg_4110[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_22_reg_4110[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_22_reg_4110[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_22_reg_4110[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_22_reg_4110[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_22_reg_4110[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_22_reg_4110[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_22_reg_4110[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_22_reg_4110[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_22_reg_4110[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_22_reg_4110[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_22_reg_4110[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_22_reg_4110[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_22_reg_4110[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_22_reg_4110[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_22_reg_4110[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_22_reg_4110[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_22_reg_4110[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_22_reg_4110[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_22_reg_4110[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_22_reg_4110[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_22_reg_4110_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_22_reg_4110_reg[19]_i_1_n_0 ,\mul_ln33_22_reg_4110_reg[19]_i_1_n_1 ,\mul_ln33_22_reg_4110_reg[19]_i_1_n_2 ,\mul_ln33_22_reg_4110_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_22_reg_4110[19]_i_2_n_0 ,\mul_ln33_22_reg_4110[19]_i_3_n_0 ,\mul_ln33_22_reg_4110[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_22_reg_4110_reg[23]_i_1 
       (.CI(\mul_ln33_22_reg_4110_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_22_reg_4110_reg[23]_i_1_n_0 ,\mul_ln33_22_reg_4110_reg[23]_i_1_n_1 ,\mul_ln33_22_reg_4110_reg[23]_i_1_n_2 ,\mul_ln33_22_reg_4110_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_22_reg_4110[23]_i_2_n_0 ,\mul_ln33_22_reg_4110[23]_i_3_n_0 ,\mul_ln33_22_reg_4110[23]_i_4_n_0 ,\mul_ln33_22_reg_4110[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_22_reg_4110_reg[27]_i_1 
       (.CI(\mul_ln33_22_reg_4110_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_22_reg_4110_reg[27]_i_1_n_0 ,\mul_ln33_22_reg_4110_reg[27]_i_1_n_1 ,\mul_ln33_22_reg_4110_reg[27]_i_1_n_2 ,\mul_ln33_22_reg_4110_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_22_reg_4110[27]_i_2_n_0 ,\mul_ln33_22_reg_4110[27]_i_3_n_0 ,\mul_ln33_22_reg_4110[27]_i_4_n_0 ,\mul_ln33_22_reg_4110[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_22_reg_4110_reg[31]_i_1 
       (.CI(\mul_ln33_22_reg_4110_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_22_reg_4110_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_22_reg_4110_reg[31]_i_1_n_1 ,\mul_ln33_22_reg_4110_reg[31]_i_1_n_2 ,\mul_ln33_22_reg_4110_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_22_reg_4110[31]_i_2_n_0 ,\mul_ln33_22_reg_4110[31]_i_3_n_0 ,\mul_ln33_22_reg_4110[31]_i_4_n_0 ,\mul_ln33_22_reg_4110[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q5[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_0[31],p_reg_0[31],p_reg_0[31],p_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q5[31],q5[31],q5[31],q5[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q5[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_56
   (D,
    indvar_flatten47_reg_9031,
    ap_clk,
    q4,
    q6);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q4;
  input [31:0]q6;

  wire [31:0]D;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_21_reg_4105[19]_i_2_n_0 ;
  wire \mul_ln33_21_reg_4105[19]_i_3_n_0 ;
  wire \mul_ln33_21_reg_4105[19]_i_4_n_0 ;
  wire \mul_ln33_21_reg_4105[23]_i_2_n_0 ;
  wire \mul_ln33_21_reg_4105[23]_i_3_n_0 ;
  wire \mul_ln33_21_reg_4105[23]_i_4_n_0 ;
  wire \mul_ln33_21_reg_4105[23]_i_5_n_0 ;
  wire \mul_ln33_21_reg_4105[27]_i_2_n_0 ;
  wire \mul_ln33_21_reg_4105[27]_i_3_n_0 ;
  wire \mul_ln33_21_reg_4105[27]_i_4_n_0 ;
  wire \mul_ln33_21_reg_4105[27]_i_5_n_0 ;
  wire \mul_ln33_21_reg_4105[31]_i_2_n_0 ;
  wire \mul_ln33_21_reg_4105[31]_i_3_n_0 ;
  wire \mul_ln33_21_reg_4105[31]_i_4_n_0 ;
  wire \mul_ln33_21_reg_4105[31]_i_5_n_0 ;
  wire \mul_ln33_21_reg_4105_reg[19]_i_1_n_0 ;
  wire \mul_ln33_21_reg_4105_reg[19]_i_1_n_1 ;
  wire \mul_ln33_21_reg_4105_reg[19]_i_1_n_2 ;
  wire \mul_ln33_21_reg_4105_reg[19]_i_1_n_3 ;
  wire \mul_ln33_21_reg_4105_reg[23]_i_1_n_0 ;
  wire \mul_ln33_21_reg_4105_reg[23]_i_1_n_1 ;
  wire \mul_ln33_21_reg_4105_reg[23]_i_1_n_2 ;
  wire \mul_ln33_21_reg_4105_reg[23]_i_1_n_3 ;
  wire \mul_ln33_21_reg_4105_reg[27]_i_1_n_0 ;
  wire \mul_ln33_21_reg_4105_reg[27]_i_1_n_1 ;
  wire \mul_ln33_21_reg_4105_reg[27]_i_1_n_2 ;
  wire \mul_ln33_21_reg_4105_reg[27]_i_1_n_3 ;
  wire \mul_ln33_21_reg_4105_reg[31]_i_1_n_1 ;
  wire \mul_ln33_21_reg_4105_reg[31]_i_1_n_2 ;
  wire \mul_ln33_21_reg_4105_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q4;
  wire [31:0]q6;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_21_reg_4105_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_21_reg_4105[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_21_reg_4105[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_21_reg_4105[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_21_reg_4105[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_21_reg_4105[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_21_reg_4105[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_21_reg_4105[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_21_reg_4105[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_21_reg_4105[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_21_reg_4105[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_21_reg_4105[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_21_reg_4105[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_21_reg_4105[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_21_reg_4105[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_21_reg_4105[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_21_reg_4105[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_21_reg_4105[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_21_reg_4105[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_21_reg_4105[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_21_reg_4105[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_21_reg_4105[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_21_reg_4105[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_21_reg_4105[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_21_reg_4105[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_21_reg_4105[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_21_reg_4105[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_21_reg_4105[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_21_reg_4105[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_21_reg_4105[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_21_reg_4105[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_21_reg_4105_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_21_reg_4105_reg[19]_i_1_n_0 ,\mul_ln33_21_reg_4105_reg[19]_i_1_n_1 ,\mul_ln33_21_reg_4105_reg[19]_i_1_n_2 ,\mul_ln33_21_reg_4105_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_21_reg_4105[19]_i_2_n_0 ,\mul_ln33_21_reg_4105[19]_i_3_n_0 ,\mul_ln33_21_reg_4105[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_21_reg_4105_reg[23]_i_1 
       (.CI(\mul_ln33_21_reg_4105_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_21_reg_4105_reg[23]_i_1_n_0 ,\mul_ln33_21_reg_4105_reg[23]_i_1_n_1 ,\mul_ln33_21_reg_4105_reg[23]_i_1_n_2 ,\mul_ln33_21_reg_4105_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_21_reg_4105[23]_i_2_n_0 ,\mul_ln33_21_reg_4105[23]_i_3_n_0 ,\mul_ln33_21_reg_4105[23]_i_4_n_0 ,\mul_ln33_21_reg_4105[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_21_reg_4105_reg[27]_i_1 
       (.CI(\mul_ln33_21_reg_4105_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_21_reg_4105_reg[27]_i_1_n_0 ,\mul_ln33_21_reg_4105_reg[27]_i_1_n_1 ,\mul_ln33_21_reg_4105_reg[27]_i_1_n_2 ,\mul_ln33_21_reg_4105_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_21_reg_4105[27]_i_2_n_0 ,\mul_ln33_21_reg_4105[27]_i_3_n_0 ,\mul_ln33_21_reg_4105[27]_i_4_n_0 ,\mul_ln33_21_reg_4105[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_21_reg_4105_reg[31]_i_1 
       (.CI(\mul_ln33_21_reg_4105_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_21_reg_4105_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_21_reg_4105_reg[31]_i_1_n_1 ,\mul_ln33_21_reg_4105_reg[31]_i_1_n_2 ,\mul_ln33_21_reg_4105_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_21_reg_4105[31]_i_2_n_0 ,\mul_ln33_21_reg_4105[31]_i_3_n_0 ,\mul_ln33_21_reg_4105[31]_i_4_n_0 ,\mul_ln33_21_reg_4105[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q4[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q6[31],q6[31],q6[31],q6[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q6[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q4[31],q4[31],q4[31],q4[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q4[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q6[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_57
   (D,
    indvar_flatten47_reg_9031,
    add_ln26_reg_38550,
    ap_clk,
    q6,
    q7);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q6;
  input [31:0]q7;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_20_reg_4100[19]_i_2_n_0 ;
  wire \mul_ln33_20_reg_4100[19]_i_3_n_0 ;
  wire \mul_ln33_20_reg_4100[19]_i_4_n_0 ;
  wire \mul_ln33_20_reg_4100[23]_i_2_n_0 ;
  wire \mul_ln33_20_reg_4100[23]_i_3_n_0 ;
  wire \mul_ln33_20_reg_4100[23]_i_4_n_0 ;
  wire \mul_ln33_20_reg_4100[23]_i_5_n_0 ;
  wire \mul_ln33_20_reg_4100[27]_i_2_n_0 ;
  wire \mul_ln33_20_reg_4100[27]_i_3_n_0 ;
  wire \mul_ln33_20_reg_4100[27]_i_4_n_0 ;
  wire \mul_ln33_20_reg_4100[27]_i_5_n_0 ;
  wire \mul_ln33_20_reg_4100[31]_i_2_n_0 ;
  wire \mul_ln33_20_reg_4100[31]_i_3_n_0 ;
  wire \mul_ln33_20_reg_4100[31]_i_4_n_0 ;
  wire \mul_ln33_20_reg_4100[31]_i_5_n_0 ;
  wire \mul_ln33_20_reg_4100_reg[19]_i_1_n_0 ;
  wire \mul_ln33_20_reg_4100_reg[19]_i_1_n_1 ;
  wire \mul_ln33_20_reg_4100_reg[19]_i_1_n_2 ;
  wire \mul_ln33_20_reg_4100_reg[19]_i_1_n_3 ;
  wire \mul_ln33_20_reg_4100_reg[23]_i_1_n_0 ;
  wire \mul_ln33_20_reg_4100_reg[23]_i_1_n_1 ;
  wire \mul_ln33_20_reg_4100_reg[23]_i_1_n_2 ;
  wire \mul_ln33_20_reg_4100_reg[23]_i_1_n_3 ;
  wire \mul_ln33_20_reg_4100_reg[27]_i_1_n_0 ;
  wire \mul_ln33_20_reg_4100_reg[27]_i_1_n_1 ;
  wire \mul_ln33_20_reg_4100_reg[27]_i_1_n_2 ;
  wire \mul_ln33_20_reg_4100_reg[27]_i_1_n_3 ;
  wire \mul_ln33_20_reg_4100_reg[31]_i_1_n_1 ;
  wire \mul_ln33_20_reg_4100_reg[31]_i_1_n_2 ;
  wire \mul_ln33_20_reg_4100_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q6;
  wire [31:0]q7;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_20_reg_4100_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_20_reg_4100[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_20_reg_4100[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_20_reg_4100[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_20_reg_4100[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_20_reg_4100[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_20_reg_4100[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_20_reg_4100[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_20_reg_4100[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_20_reg_4100[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_20_reg_4100[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_20_reg_4100[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_20_reg_4100[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_20_reg_4100[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_20_reg_4100[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_20_reg_4100[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_20_reg_4100[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_20_reg_4100[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_20_reg_4100[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_20_reg_4100[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_20_reg_4100[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_20_reg_4100[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_20_reg_4100[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_20_reg_4100[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_20_reg_4100[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_20_reg_4100[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_20_reg_4100[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_20_reg_4100[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_20_reg_4100[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_20_reg_4100[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_20_reg_4100[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_20_reg_4100_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_20_reg_4100_reg[19]_i_1_n_0 ,\mul_ln33_20_reg_4100_reg[19]_i_1_n_1 ,\mul_ln33_20_reg_4100_reg[19]_i_1_n_2 ,\mul_ln33_20_reg_4100_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_20_reg_4100[19]_i_2_n_0 ,\mul_ln33_20_reg_4100[19]_i_3_n_0 ,\mul_ln33_20_reg_4100[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_20_reg_4100_reg[23]_i_1 
       (.CI(\mul_ln33_20_reg_4100_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_20_reg_4100_reg[23]_i_1_n_0 ,\mul_ln33_20_reg_4100_reg[23]_i_1_n_1 ,\mul_ln33_20_reg_4100_reg[23]_i_1_n_2 ,\mul_ln33_20_reg_4100_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_20_reg_4100[23]_i_2_n_0 ,\mul_ln33_20_reg_4100[23]_i_3_n_0 ,\mul_ln33_20_reg_4100[23]_i_4_n_0 ,\mul_ln33_20_reg_4100[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_20_reg_4100_reg[27]_i_1 
       (.CI(\mul_ln33_20_reg_4100_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_20_reg_4100_reg[27]_i_1_n_0 ,\mul_ln33_20_reg_4100_reg[27]_i_1_n_1 ,\mul_ln33_20_reg_4100_reg[27]_i_1_n_2 ,\mul_ln33_20_reg_4100_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_20_reg_4100[27]_i_2_n_0 ,\mul_ln33_20_reg_4100[27]_i_3_n_0 ,\mul_ln33_20_reg_4100[27]_i_4_n_0 ,\mul_ln33_20_reg_4100[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_20_reg_4100_reg[31]_i_1 
       (.CI(\mul_ln33_20_reg_4100_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_20_reg_4100_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_20_reg_4100_reg[31]_i_1_n_1 ,\mul_ln33_20_reg_4100_reg[31]_i_1_n_2 ,\mul_ln33_20_reg_4100_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_20_reg_4100[31]_i_2_n_0 ,\mul_ln33_20_reg_4100[31]_i_3_n_0 ,\mul_ln33_20_reg_4100[31]_i_4_n_0 ,\mul_ln33_20_reg_4100[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q6[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q7[31],q7[31],q7[31],q7[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q7[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q6[31],q6[31],q6[31],q6[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q6[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q7[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_58
   (D,
    add_ln26_reg_38550,
    indvar_flatten47_reg_9031,
    ap_clk,
    q5,
    q4);
  output [31:0]D;
  input add_ln26_reg_38550;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q5;
  input [31:0]q4;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_19_reg_4095[19]_i_2_n_0 ;
  wire \mul_ln33_19_reg_4095[19]_i_3_n_0 ;
  wire \mul_ln33_19_reg_4095[19]_i_4_n_0 ;
  wire \mul_ln33_19_reg_4095[23]_i_2_n_0 ;
  wire \mul_ln33_19_reg_4095[23]_i_3_n_0 ;
  wire \mul_ln33_19_reg_4095[23]_i_4_n_0 ;
  wire \mul_ln33_19_reg_4095[23]_i_5_n_0 ;
  wire \mul_ln33_19_reg_4095[27]_i_2_n_0 ;
  wire \mul_ln33_19_reg_4095[27]_i_3_n_0 ;
  wire \mul_ln33_19_reg_4095[27]_i_4_n_0 ;
  wire \mul_ln33_19_reg_4095[27]_i_5_n_0 ;
  wire \mul_ln33_19_reg_4095[31]_i_2_n_0 ;
  wire \mul_ln33_19_reg_4095[31]_i_3_n_0 ;
  wire \mul_ln33_19_reg_4095[31]_i_4_n_0 ;
  wire \mul_ln33_19_reg_4095[31]_i_5_n_0 ;
  wire \mul_ln33_19_reg_4095_reg[19]_i_1_n_0 ;
  wire \mul_ln33_19_reg_4095_reg[19]_i_1_n_1 ;
  wire \mul_ln33_19_reg_4095_reg[19]_i_1_n_2 ;
  wire \mul_ln33_19_reg_4095_reg[19]_i_1_n_3 ;
  wire \mul_ln33_19_reg_4095_reg[23]_i_1_n_0 ;
  wire \mul_ln33_19_reg_4095_reg[23]_i_1_n_1 ;
  wire \mul_ln33_19_reg_4095_reg[23]_i_1_n_2 ;
  wire \mul_ln33_19_reg_4095_reg[23]_i_1_n_3 ;
  wire \mul_ln33_19_reg_4095_reg[27]_i_1_n_0 ;
  wire \mul_ln33_19_reg_4095_reg[27]_i_1_n_1 ;
  wire \mul_ln33_19_reg_4095_reg[27]_i_1_n_2 ;
  wire \mul_ln33_19_reg_4095_reg[27]_i_1_n_3 ;
  wire \mul_ln33_19_reg_4095_reg[31]_i_1_n_1 ;
  wire \mul_ln33_19_reg_4095_reg[31]_i_1_n_2 ;
  wire \mul_ln33_19_reg_4095_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q4;
  wire [31:0]q5;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_19_reg_4095_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_19_reg_4095[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_19_reg_4095[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_19_reg_4095[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_19_reg_4095[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_19_reg_4095[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_19_reg_4095[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_19_reg_4095[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_19_reg_4095[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_19_reg_4095[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_19_reg_4095[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_19_reg_4095[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_19_reg_4095[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_19_reg_4095[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_19_reg_4095[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_19_reg_4095[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_19_reg_4095[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_19_reg_4095[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_19_reg_4095[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_19_reg_4095[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_19_reg_4095[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_19_reg_4095[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_19_reg_4095[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_19_reg_4095[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_19_reg_4095[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_19_reg_4095[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_19_reg_4095[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_19_reg_4095[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_19_reg_4095[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_19_reg_4095[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_19_reg_4095[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_19_reg_4095_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_19_reg_4095_reg[19]_i_1_n_0 ,\mul_ln33_19_reg_4095_reg[19]_i_1_n_1 ,\mul_ln33_19_reg_4095_reg[19]_i_1_n_2 ,\mul_ln33_19_reg_4095_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_19_reg_4095[19]_i_2_n_0 ,\mul_ln33_19_reg_4095[19]_i_3_n_0 ,\mul_ln33_19_reg_4095[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_19_reg_4095_reg[23]_i_1 
       (.CI(\mul_ln33_19_reg_4095_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_19_reg_4095_reg[23]_i_1_n_0 ,\mul_ln33_19_reg_4095_reg[23]_i_1_n_1 ,\mul_ln33_19_reg_4095_reg[23]_i_1_n_2 ,\mul_ln33_19_reg_4095_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_19_reg_4095[23]_i_2_n_0 ,\mul_ln33_19_reg_4095[23]_i_3_n_0 ,\mul_ln33_19_reg_4095[23]_i_4_n_0 ,\mul_ln33_19_reg_4095[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_19_reg_4095_reg[27]_i_1 
       (.CI(\mul_ln33_19_reg_4095_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_19_reg_4095_reg[27]_i_1_n_0 ,\mul_ln33_19_reg_4095_reg[27]_i_1_n_1 ,\mul_ln33_19_reg_4095_reg[27]_i_1_n_2 ,\mul_ln33_19_reg_4095_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_19_reg_4095[27]_i_2_n_0 ,\mul_ln33_19_reg_4095[27]_i_3_n_0 ,\mul_ln33_19_reg_4095[27]_i_4_n_0 ,\mul_ln33_19_reg_4095[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_19_reg_4095_reg[31]_i_1 
       (.CI(\mul_ln33_19_reg_4095_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_19_reg_4095_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_19_reg_4095_reg[31]_i_1_n_1 ,\mul_ln33_19_reg_4095_reg[31]_i_1_n_2 ,\mul_ln33_19_reg_4095_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_19_reg_4095[31]_i_2_n_0 ,\mul_ln33_19_reg_4095[31]_i_3_n_0 ,\mul_ln33_19_reg_4095[31]_i_4_n_0 ,\mul_ln33_19_reg_4095[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q5[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q4[31],q4[31],q4[31],q4[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q4[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q5[31],q5[31],q5[31],q5[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q5[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q4[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_59
   (D,
    add_ln26_reg_38550,
    indvar_flatten47_reg_9031,
    ap_clk,
    q6,
    p_reg_0);
  output [31:0]D;
  input add_ln26_reg_38550;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q6;
  input [31:0]p_reg_0;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_17_reg_4090[19]_i_2_n_0 ;
  wire \mul_ln33_17_reg_4090[19]_i_3_n_0 ;
  wire \mul_ln33_17_reg_4090[19]_i_4_n_0 ;
  wire \mul_ln33_17_reg_4090[23]_i_2_n_0 ;
  wire \mul_ln33_17_reg_4090[23]_i_3_n_0 ;
  wire \mul_ln33_17_reg_4090[23]_i_4_n_0 ;
  wire \mul_ln33_17_reg_4090[23]_i_5_n_0 ;
  wire \mul_ln33_17_reg_4090[27]_i_2_n_0 ;
  wire \mul_ln33_17_reg_4090[27]_i_3_n_0 ;
  wire \mul_ln33_17_reg_4090[27]_i_4_n_0 ;
  wire \mul_ln33_17_reg_4090[27]_i_5_n_0 ;
  wire \mul_ln33_17_reg_4090[31]_i_2_n_0 ;
  wire \mul_ln33_17_reg_4090[31]_i_3_n_0 ;
  wire \mul_ln33_17_reg_4090[31]_i_4_n_0 ;
  wire \mul_ln33_17_reg_4090[31]_i_5_n_0 ;
  wire \mul_ln33_17_reg_4090_reg[19]_i_1_n_0 ;
  wire \mul_ln33_17_reg_4090_reg[19]_i_1_n_1 ;
  wire \mul_ln33_17_reg_4090_reg[19]_i_1_n_2 ;
  wire \mul_ln33_17_reg_4090_reg[19]_i_1_n_3 ;
  wire \mul_ln33_17_reg_4090_reg[23]_i_1_n_0 ;
  wire \mul_ln33_17_reg_4090_reg[23]_i_1_n_1 ;
  wire \mul_ln33_17_reg_4090_reg[23]_i_1_n_2 ;
  wire \mul_ln33_17_reg_4090_reg[23]_i_1_n_3 ;
  wire \mul_ln33_17_reg_4090_reg[27]_i_1_n_0 ;
  wire \mul_ln33_17_reg_4090_reg[27]_i_1_n_1 ;
  wire \mul_ln33_17_reg_4090_reg[27]_i_1_n_2 ;
  wire \mul_ln33_17_reg_4090_reg[27]_i_1_n_3 ;
  wire \mul_ln33_17_reg_4090_reg[31]_i_1_n_1 ;
  wire \mul_ln33_17_reg_4090_reg[31]_i_1_n_2 ;
  wire \mul_ln33_17_reg_4090_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire [31:0]p_reg_0;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q6;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_17_reg_4090_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_17_reg_4090[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_17_reg_4090[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_17_reg_4090[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_17_reg_4090[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_17_reg_4090[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_17_reg_4090[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_17_reg_4090[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_17_reg_4090[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_17_reg_4090[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_17_reg_4090[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_17_reg_4090[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_17_reg_4090[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_17_reg_4090[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_17_reg_4090[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_17_reg_4090[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_17_reg_4090[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_17_reg_4090[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_17_reg_4090[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_17_reg_4090[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_17_reg_4090[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_17_reg_4090[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_17_reg_4090[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_17_reg_4090[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_17_reg_4090[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_17_reg_4090[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_17_reg_4090[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_17_reg_4090[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_17_reg_4090[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_17_reg_4090[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_17_reg_4090[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_17_reg_4090_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_17_reg_4090_reg[19]_i_1_n_0 ,\mul_ln33_17_reg_4090_reg[19]_i_1_n_1 ,\mul_ln33_17_reg_4090_reg[19]_i_1_n_2 ,\mul_ln33_17_reg_4090_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_17_reg_4090[19]_i_2_n_0 ,\mul_ln33_17_reg_4090[19]_i_3_n_0 ,\mul_ln33_17_reg_4090[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_17_reg_4090_reg[23]_i_1 
       (.CI(\mul_ln33_17_reg_4090_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_17_reg_4090_reg[23]_i_1_n_0 ,\mul_ln33_17_reg_4090_reg[23]_i_1_n_1 ,\mul_ln33_17_reg_4090_reg[23]_i_1_n_2 ,\mul_ln33_17_reg_4090_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_17_reg_4090[23]_i_2_n_0 ,\mul_ln33_17_reg_4090[23]_i_3_n_0 ,\mul_ln33_17_reg_4090[23]_i_4_n_0 ,\mul_ln33_17_reg_4090[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_17_reg_4090_reg[27]_i_1 
       (.CI(\mul_ln33_17_reg_4090_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_17_reg_4090_reg[27]_i_1_n_0 ,\mul_ln33_17_reg_4090_reg[27]_i_1_n_1 ,\mul_ln33_17_reg_4090_reg[27]_i_1_n_2 ,\mul_ln33_17_reg_4090_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_17_reg_4090[27]_i_2_n_0 ,\mul_ln33_17_reg_4090[27]_i_3_n_0 ,\mul_ln33_17_reg_4090[27]_i_4_n_0 ,\mul_ln33_17_reg_4090[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_17_reg_4090_reg[31]_i_1 
       (.CI(\mul_ln33_17_reg_4090_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_17_reg_4090_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_17_reg_4090_reg[31]_i_1_n_1 ,\mul_ln33_17_reg_4090_reg[31]_i_1_n_2 ,\mul_ln33_17_reg_4090_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_17_reg_4090[31]_i_2_n_0 ,\mul_ln33_17_reg_4090[31]_i_3_n_0 ,\mul_ln33_17_reg_4090[31]_i_4_n_0 ,\mul_ln33_17_reg_4090[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q6[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_0[31],p_reg_0[31],p_reg_0[31],p_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q6[31],q6[31],q6[31],q6[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q6[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_60
   (D,
    add_ln26_reg_38550,
    indvar_flatten47_reg_9031,
    ap_clk,
    q7,
    q8);
  output [31:0]D;
  input add_ln26_reg_38550;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q7;
  input [31:0]q8;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_15_reg_4085[19]_i_2_n_0 ;
  wire \mul_ln33_15_reg_4085[19]_i_3_n_0 ;
  wire \mul_ln33_15_reg_4085[19]_i_4_n_0 ;
  wire \mul_ln33_15_reg_4085[23]_i_2_n_0 ;
  wire \mul_ln33_15_reg_4085[23]_i_3_n_0 ;
  wire \mul_ln33_15_reg_4085[23]_i_4_n_0 ;
  wire \mul_ln33_15_reg_4085[23]_i_5_n_0 ;
  wire \mul_ln33_15_reg_4085[27]_i_2_n_0 ;
  wire \mul_ln33_15_reg_4085[27]_i_3_n_0 ;
  wire \mul_ln33_15_reg_4085[27]_i_4_n_0 ;
  wire \mul_ln33_15_reg_4085[27]_i_5_n_0 ;
  wire \mul_ln33_15_reg_4085[31]_i_2_n_0 ;
  wire \mul_ln33_15_reg_4085[31]_i_3_n_0 ;
  wire \mul_ln33_15_reg_4085[31]_i_4_n_0 ;
  wire \mul_ln33_15_reg_4085[31]_i_5_n_0 ;
  wire \mul_ln33_15_reg_4085_reg[19]_i_1_n_0 ;
  wire \mul_ln33_15_reg_4085_reg[19]_i_1_n_1 ;
  wire \mul_ln33_15_reg_4085_reg[19]_i_1_n_2 ;
  wire \mul_ln33_15_reg_4085_reg[19]_i_1_n_3 ;
  wire \mul_ln33_15_reg_4085_reg[23]_i_1_n_0 ;
  wire \mul_ln33_15_reg_4085_reg[23]_i_1_n_1 ;
  wire \mul_ln33_15_reg_4085_reg[23]_i_1_n_2 ;
  wire \mul_ln33_15_reg_4085_reg[23]_i_1_n_3 ;
  wire \mul_ln33_15_reg_4085_reg[27]_i_1_n_0 ;
  wire \mul_ln33_15_reg_4085_reg[27]_i_1_n_1 ;
  wire \mul_ln33_15_reg_4085_reg[27]_i_1_n_2 ;
  wire \mul_ln33_15_reg_4085_reg[27]_i_1_n_3 ;
  wire \mul_ln33_15_reg_4085_reg[31]_i_1_n_1 ;
  wire \mul_ln33_15_reg_4085_reg[31]_i_1_n_2 ;
  wire \mul_ln33_15_reg_4085_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q7;
  wire [31:0]q8;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_15_reg_4085_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_15_reg_4085[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_15_reg_4085[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_15_reg_4085[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_15_reg_4085[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_15_reg_4085[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_15_reg_4085[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_15_reg_4085[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_15_reg_4085[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_15_reg_4085[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_15_reg_4085[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_15_reg_4085[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_15_reg_4085[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_15_reg_4085[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_15_reg_4085[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_15_reg_4085[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_15_reg_4085[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_15_reg_4085[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_15_reg_4085[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_15_reg_4085[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_15_reg_4085[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_15_reg_4085[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_15_reg_4085[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_15_reg_4085[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_15_reg_4085[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_15_reg_4085[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_15_reg_4085[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_15_reg_4085[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_15_reg_4085[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_15_reg_4085[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_15_reg_4085[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_15_reg_4085_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_15_reg_4085_reg[19]_i_1_n_0 ,\mul_ln33_15_reg_4085_reg[19]_i_1_n_1 ,\mul_ln33_15_reg_4085_reg[19]_i_1_n_2 ,\mul_ln33_15_reg_4085_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_15_reg_4085[19]_i_2_n_0 ,\mul_ln33_15_reg_4085[19]_i_3_n_0 ,\mul_ln33_15_reg_4085[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_15_reg_4085_reg[23]_i_1 
       (.CI(\mul_ln33_15_reg_4085_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_15_reg_4085_reg[23]_i_1_n_0 ,\mul_ln33_15_reg_4085_reg[23]_i_1_n_1 ,\mul_ln33_15_reg_4085_reg[23]_i_1_n_2 ,\mul_ln33_15_reg_4085_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_15_reg_4085[23]_i_2_n_0 ,\mul_ln33_15_reg_4085[23]_i_3_n_0 ,\mul_ln33_15_reg_4085[23]_i_4_n_0 ,\mul_ln33_15_reg_4085[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_15_reg_4085_reg[27]_i_1 
       (.CI(\mul_ln33_15_reg_4085_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_15_reg_4085_reg[27]_i_1_n_0 ,\mul_ln33_15_reg_4085_reg[27]_i_1_n_1 ,\mul_ln33_15_reg_4085_reg[27]_i_1_n_2 ,\mul_ln33_15_reg_4085_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_15_reg_4085[27]_i_2_n_0 ,\mul_ln33_15_reg_4085[27]_i_3_n_0 ,\mul_ln33_15_reg_4085[27]_i_4_n_0 ,\mul_ln33_15_reg_4085[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_15_reg_4085_reg[31]_i_1 
       (.CI(\mul_ln33_15_reg_4085_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_15_reg_4085_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_15_reg_4085_reg[31]_i_1_n_1 ,\mul_ln33_15_reg_4085_reg[31]_i_1_n_2 ,\mul_ln33_15_reg_4085_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_15_reg_4085[31]_i_2_n_0 ,\mul_ln33_15_reg_4085[31]_i_3_n_0 ,\mul_ln33_15_reg_4085[31]_i_4_n_0 ,\mul_ln33_15_reg_4085[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q7[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q8[31],q8[31],q8[31],q8[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q8[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q7[31],q7[31],q7[31],q7[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q7[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q8[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_61
   (D,
    add_ln26_reg_38550,
    indvar_flatten47_reg_9031,
    ap_clk,
    q8,
    q10);
  output [31:0]D;
  input add_ln26_reg_38550;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q8;
  input [31:0]q10;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_13_reg_4080[19]_i_2_n_0 ;
  wire \mul_ln33_13_reg_4080[19]_i_3_n_0 ;
  wire \mul_ln33_13_reg_4080[19]_i_4_n_0 ;
  wire \mul_ln33_13_reg_4080[23]_i_2_n_0 ;
  wire \mul_ln33_13_reg_4080[23]_i_3_n_0 ;
  wire \mul_ln33_13_reg_4080[23]_i_4_n_0 ;
  wire \mul_ln33_13_reg_4080[23]_i_5_n_0 ;
  wire \mul_ln33_13_reg_4080[27]_i_2_n_0 ;
  wire \mul_ln33_13_reg_4080[27]_i_3_n_0 ;
  wire \mul_ln33_13_reg_4080[27]_i_4_n_0 ;
  wire \mul_ln33_13_reg_4080[27]_i_5_n_0 ;
  wire \mul_ln33_13_reg_4080[31]_i_2_n_0 ;
  wire \mul_ln33_13_reg_4080[31]_i_3_n_0 ;
  wire \mul_ln33_13_reg_4080[31]_i_4_n_0 ;
  wire \mul_ln33_13_reg_4080[31]_i_5_n_0 ;
  wire \mul_ln33_13_reg_4080_reg[19]_i_1_n_0 ;
  wire \mul_ln33_13_reg_4080_reg[19]_i_1_n_1 ;
  wire \mul_ln33_13_reg_4080_reg[19]_i_1_n_2 ;
  wire \mul_ln33_13_reg_4080_reg[19]_i_1_n_3 ;
  wire \mul_ln33_13_reg_4080_reg[23]_i_1_n_0 ;
  wire \mul_ln33_13_reg_4080_reg[23]_i_1_n_1 ;
  wire \mul_ln33_13_reg_4080_reg[23]_i_1_n_2 ;
  wire \mul_ln33_13_reg_4080_reg[23]_i_1_n_3 ;
  wire \mul_ln33_13_reg_4080_reg[27]_i_1_n_0 ;
  wire \mul_ln33_13_reg_4080_reg[27]_i_1_n_1 ;
  wire \mul_ln33_13_reg_4080_reg[27]_i_1_n_2 ;
  wire \mul_ln33_13_reg_4080_reg[27]_i_1_n_3 ;
  wire \mul_ln33_13_reg_4080_reg[31]_i_1_n_1 ;
  wire \mul_ln33_13_reg_4080_reg[31]_i_1_n_2 ;
  wire \mul_ln33_13_reg_4080_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q10;
  wire [31:0]q8;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_13_reg_4080_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_13_reg_4080[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_13_reg_4080[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_13_reg_4080[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_13_reg_4080[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_13_reg_4080[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_13_reg_4080[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_13_reg_4080[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_13_reg_4080[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_13_reg_4080[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_13_reg_4080[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_13_reg_4080[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_13_reg_4080[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_13_reg_4080[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_13_reg_4080[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_13_reg_4080[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_13_reg_4080[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_13_reg_4080[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_13_reg_4080[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_13_reg_4080[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_13_reg_4080[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_13_reg_4080[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_13_reg_4080[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_13_reg_4080[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_13_reg_4080[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_13_reg_4080[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_13_reg_4080[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_13_reg_4080[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_13_reg_4080[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_13_reg_4080[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_13_reg_4080[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_13_reg_4080_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_13_reg_4080_reg[19]_i_1_n_0 ,\mul_ln33_13_reg_4080_reg[19]_i_1_n_1 ,\mul_ln33_13_reg_4080_reg[19]_i_1_n_2 ,\mul_ln33_13_reg_4080_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_13_reg_4080[19]_i_2_n_0 ,\mul_ln33_13_reg_4080[19]_i_3_n_0 ,\mul_ln33_13_reg_4080[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_13_reg_4080_reg[23]_i_1 
       (.CI(\mul_ln33_13_reg_4080_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_13_reg_4080_reg[23]_i_1_n_0 ,\mul_ln33_13_reg_4080_reg[23]_i_1_n_1 ,\mul_ln33_13_reg_4080_reg[23]_i_1_n_2 ,\mul_ln33_13_reg_4080_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_13_reg_4080[23]_i_2_n_0 ,\mul_ln33_13_reg_4080[23]_i_3_n_0 ,\mul_ln33_13_reg_4080[23]_i_4_n_0 ,\mul_ln33_13_reg_4080[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_13_reg_4080_reg[27]_i_1 
       (.CI(\mul_ln33_13_reg_4080_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_13_reg_4080_reg[27]_i_1_n_0 ,\mul_ln33_13_reg_4080_reg[27]_i_1_n_1 ,\mul_ln33_13_reg_4080_reg[27]_i_1_n_2 ,\mul_ln33_13_reg_4080_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_13_reg_4080[27]_i_2_n_0 ,\mul_ln33_13_reg_4080[27]_i_3_n_0 ,\mul_ln33_13_reg_4080[27]_i_4_n_0 ,\mul_ln33_13_reg_4080[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_13_reg_4080_reg[31]_i_1 
       (.CI(\mul_ln33_13_reg_4080_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_13_reg_4080_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_13_reg_4080_reg[31]_i_1_n_1 ,\mul_ln33_13_reg_4080_reg[31]_i_1_n_2 ,\mul_ln33_13_reg_4080_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_13_reg_4080[31]_i_2_n_0 ,\mul_ln33_13_reg_4080[31]_i_3_n_0 ,\mul_ln33_13_reg_4080[31]_i_4_n_0 ,\mul_ln33_13_reg_4080[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q8[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q10[31],q10[31],q10[31],q10[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q10[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q8[31],q8[31],q8[31],q8[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q8[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q10[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_62
   (D,
    add_ln26_reg_38550,
    indvar_flatten47_reg_9031,
    ap_clk,
    q12,
    p_reg_0);
  output [31:0]D;
  input add_ln26_reg_38550;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q12;
  input [31:0]p_reg_0;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_7_reg_4075[19]_i_2_n_0 ;
  wire \mul_ln33_7_reg_4075[19]_i_3_n_0 ;
  wire \mul_ln33_7_reg_4075[19]_i_4_n_0 ;
  wire \mul_ln33_7_reg_4075[23]_i_2_n_0 ;
  wire \mul_ln33_7_reg_4075[23]_i_3_n_0 ;
  wire \mul_ln33_7_reg_4075[23]_i_4_n_0 ;
  wire \mul_ln33_7_reg_4075[23]_i_5_n_0 ;
  wire \mul_ln33_7_reg_4075[27]_i_2_n_0 ;
  wire \mul_ln33_7_reg_4075[27]_i_3_n_0 ;
  wire \mul_ln33_7_reg_4075[27]_i_4_n_0 ;
  wire \mul_ln33_7_reg_4075[27]_i_5_n_0 ;
  wire \mul_ln33_7_reg_4075[31]_i_2_n_0 ;
  wire \mul_ln33_7_reg_4075[31]_i_3_n_0 ;
  wire \mul_ln33_7_reg_4075[31]_i_4_n_0 ;
  wire \mul_ln33_7_reg_4075[31]_i_5_n_0 ;
  wire \mul_ln33_7_reg_4075_reg[19]_i_1_n_0 ;
  wire \mul_ln33_7_reg_4075_reg[19]_i_1_n_1 ;
  wire \mul_ln33_7_reg_4075_reg[19]_i_1_n_2 ;
  wire \mul_ln33_7_reg_4075_reg[19]_i_1_n_3 ;
  wire \mul_ln33_7_reg_4075_reg[23]_i_1_n_0 ;
  wire \mul_ln33_7_reg_4075_reg[23]_i_1_n_1 ;
  wire \mul_ln33_7_reg_4075_reg[23]_i_1_n_2 ;
  wire \mul_ln33_7_reg_4075_reg[23]_i_1_n_3 ;
  wire \mul_ln33_7_reg_4075_reg[27]_i_1_n_0 ;
  wire \mul_ln33_7_reg_4075_reg[27]_i_1_n_1 ;
  wire \mul_ln33_7_reg_4075_reg[27]_i_1_n_2 ;
  wire \mul_ln33_7_reg_4075_reg[27]_i_1_n_3 ;
  wire \mul_ln33_7_reg_4075_reg[31]_i_1_n_1 ;
  wire \mul_ln33_7_reg_4075_reg[31]_i_1_n_2 ;
  wire \mul_ln33_7_reg_4075_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire [31:0]p_reg_0;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q12;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_7_reg_4075_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_7_reg_4075[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_7_reg_4075[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_7_reg_4075[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_7_reg_4075[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_7_reg_4075[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_7_reg_4075[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_7_reg_4075[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_7_reg_4075[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_7_reg_4075[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_7_reg_4075[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_7_reg_4075[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_7_reg_4075[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_7_reg_4075[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_7_reg_4075[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_7_reg_4075[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_7_reg_4075[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_7_reg_4075[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_7_reg_4075[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_7_reg_4075[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_7_reg_4075[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_7_reg_4075[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_7_reg_4075[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_7_reg_4075[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_7_reg_4075[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_7_reg_4075[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_7_reg_4075[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_7_reg_4075[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_7_reg_4075[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_7_reg_4075[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_7_reg_4075[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_7_reg_4075_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_7_reg_4075_reg[19]_i_1_n_0 ,\mul_ln33_7_reg_4075_reg[19]_i_1_n_1 ,\mul_ln33_7_reg_4075_reg[19]_i_1_n_2 ,\mul_ln33_7_reg_4075_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_7_reg_4075[19]_i_2_n_0 ,\mul_ln33_7_reg_4075[19]_i_3_n_0 ,\mul_ln33_7_reg_4075[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_7_reg_4075_reg[23]_i_1 
       (.CI(\mul_ln33_7_reg_4075_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_7_reg_4075_reg[23]_i_1_n_0 ,\mul_ln33_7_reg_4075_reg[23]_i_1_n_1 ,\mul_ln33_7_reg_4075_reg[23]_i_1_n_2 ,\mul_ln33_7_reg_4075_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_7_reg_4075[23]_i_2_n_0 ,\mul_ln33_7_reg_4075[23]_i_3_n_0 ,\mul_ln33_7_reg_4075[23]_i_4_n_0 ,\mul_ln33_7_reg_4075[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_7_reg_4075_reg[27]_i_1 
       (.CI(\mul_ln33_7_reg_4075_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_7_reg_4075_reg[27]_i_1_n_0 ,\mul_ln33_7_reg_4075_reg[27]_i_1_n_1 ,\mul_ln33_7_reg_4075_reg[27]_i_1_n_2 ,\mul_ln33_7_reg_4075_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_7_reg_4075[27]_i_2_n_0 ,\mul_ln33_7_reg_4075[27]_i_3_n_0 ,\mul_ln33_7_reg_4075[27]_i_4_n_0 ,\mul_ln33_7_reg_4075[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_7_reg_4075_reg[31]_i_1 
       (.CI(\mul_ln33_7_reg_4075_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_7_reg_4075_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_7_reg_4075_reg[31]_i_1_n_1 ,\mul_ln33_7_reg_4075_reg[31]_i_1_n_2 ,\mul_ln33_7_reg_4075_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_7_reg_4075[31]_i_2_n_0 ,\mul_ln33_7_reg_4075[31]_i_3_n_0 ,\mul_ln33_7_reg_4075[31]_i_4_n_0 ,\mul_ln33_7_reg_4075[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q12[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_0[31],p_reg_0[31],p_reg_0[31],p_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q12[31],q12[31],q12[31],q12[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q12[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_63
   (D,
    add_ln26_reg_38550,
    indvar_flatten47_reg_9031,
    ap_clk,
    q13,
    q14);
  output [31:0]D;
  input add_ln26_reg_38550;
  input indvar_flatten47_reg_9031;
  input ap_clk;
  input [31:0]q13;
  input [31:0]q14;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_5_reg_4070[19]_i_2_n_0 ;
  wire \mul_ln33_5_reg_4070[19]_i_3_n_0 ;
  wire \mul_ln33_5_reg_4070[19]_i_4_n_0 ;
  wire \mul_ln33_5_reg_4070[23]_i_2_n_0 ;
  wire \mul_ln33_5_reg_4070[23]_i_3_n_0 ;
  wire \mul_ln33_5_reg_4070[23]_i_4_n_0 ;
  wire \mul_ln33_5_reg_4070[23]_i_5_n_0 ;
  wire \mul_ln33_5_reg_4070[27]_i_2_n_0 ;
  wire \mul_ln33_5_reg_4070[27]_i_3_n_0 ;
  wire \mul_ln33_5_reg_4070[27]_i_4_n_0 ;
  wire \mul_ln33_5_reg_4070[27]_i_5_n_0 ;
  wire \mul_ln33_5_reg_4070[31]_i_2_n_0 ;
  wire \mul_ln33_5_reg_4070[31]_i_3_n_0 ;
  wire \mul_ln33_5_reg_4070[31]_i_4_n_0 ;
  wire \mul_ln33_5_reg_4070[31]_i_5_n_0 ;
  wire \mul_ln33_5_reg_4070_reg[19]_i_1_n_0 ;
  wire \mul_ln33_5_reg_4070_reg[19]_i_1_n_1 ;
  wire \mul_ln33_5_reg_4070_reg[19]_i_1_n_2 ;
  wire \mul_ln33_5_reg_4070_reg[19]_i_1_n_3 ;
  wire \mul_ln33_5_reg_4070_reg[23]_i_1_n_0 ;
  wire \mul_ln33_5_reg_4070_reg[23]_i_1_n_1 ;
  wire \mul_ln33_5_reg_4070_reg[23]_i_1_n_2 ;
  wire \mul_ln33_5_reg_4070_reg[23]_i_1_n_3 ;
  wire \mul_ln33_5_reg_4070_reg[27]_i_1_n_0 ;
  wire \mul_ln33_5_reg_4070_reg[27]_i_1_n_1 ;
  wire \mul_ln33_5_reg_4070_reg[27]_i_1_n_2 ;
  wire \mul_ln33_5_reg_4070_reg[27]_i_1_n_3 ;
  wire \mul_ln33_5_reg_4070_reg[31]_i_1_n_1 ;
  wire \mul_ln33_5_reg_4070_reg[31]_i_1_n_2 ;
  wire \mul_ln33_5_reg_4070_reg[31]_i_1_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q13;
  wire [31:0]q14;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_5_reg_4070_reg[31]_i_1_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_5_reg_4070[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_5_reg_4070[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_5_reg_4070[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_5_reg_4070[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_5_reg_4070[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_5_reg_4070[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_5_reg_4070[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_5_reg_4070[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_5_reg_4070[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_5_reg_4070[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_5_reg_4070[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_5_reg_4070[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_5_reg_4070[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_5_reg_4070[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_5_reg_4070[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_5_reg_4070[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_5_reg_4070[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_5_reg_4070[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_5_reg_4070[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_5_reg_4070[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_5_reg_4070[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_5_reg_4070[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_5_reg_4070[31]_i_2 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_5_reg_4070[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_5_reg_4070[31]_i_3 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_5_reg_4070[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_5_reg_4070[31]_i_4 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_5_reg_4070[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_5_reg_4070[31]_i_5 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_5_reg_4070[31]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_5_reg_4070_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_5_reg_4070_reg[19]_i_1_n_0 ,\mul_ln33_5_reg_4070_reg[19]_i_1_n_1 ,\mul_ln33_5_reg_4070_reg[19]_i_1_n_2 ,\mul_ln33_5_reg_4070_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_5_reg_4070[19]_i_2_n_0 ,\mul_ln33_5_reg_4070[19]_i_3_n_0 ,\mul_ln33_5_reg_4070[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_5_reg_4070_reg[23]_i_1 
       (.CI(\mul_ln33_5_reg_4070_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_5_reg_4070_reg[23]_i_1_n_0 ,\mul_ln33_5_reg_4070_reg[23]_i_1_n_1 ,\mul_ln33_5_reg_4070_reg[23]_i_1_n_2 ,\mul_ln33_5_reg_4070_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_5_reg_4070[23]_i_2_n_0 ,\mul_ln33_5_reg_4070[23]_i_3_n_0 ,\mul_ln33_5_reg_4070[23]_i_4_n_0 ,\mul_ln33_5_reg_4070[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_5_reg_4070_reg[27]_i_1 
       (.CI(\mul_ln33_5_reg_4070_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_5_reg_4070_reg[27]_i_1_n_0 ,\mul_ln33_5_reg_4070_reg[27]_i_1_n_1 ,\mul_ln33_5_reg_4070_reg[27]_i_1_n_2 ,\mul_ln33_5_reg_4070_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_5_reg_4070[27]_i_2_n_0 ,\mul_ln33_5_reg_4070[27]_i_3_n_0 ,\mul_ln33_5_reg_4070[27]_i_4_n_0 ,\mul_ln33_5_reg_4070[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_5_reg_4070_reg[31]_i_1 
       (.CI(\mul_ln33_5_reg_4070_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_5_reg_4070_reg[31]_i_1_CO_UNCONNECTED [3],\mul_ln33_5_reg_4070_reg[31]_i_1_n_1 ,\mul_ln33_5_reg_4070_reg[31]_i_1_n_2 ,\mul_ln33_5_reg_4070_reg[31]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_5_reg_4070[31]_i_2_n_0 ,\mul_ln33_5_reg_4070[31]_i_3_n_0 ,\mul_ln33_5_reg_4070[31]_i_4_n_0 ,\mul_ln33_5_reg_4070[31]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q13[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q14[31],q14[31],q14[31],q14[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q14[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q13[31],q13[31],q13[31],q13[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q13[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q14[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_64
   (D,
    indvar_flatten47_reg_9031,
    add_ln26_reg_38550,
    ap_clk,
    q15,
    p_reg_0);
  output [31:0]D;
  input indvar_flatten47_reg_9031;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q15;
  input [31:0]p_reg_0;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire indvar_flatten47_reg_9031;
  wire \mul_ln33_reg_4065[19]_i_2_n_0 ;
  wire \mul_ln33_reg_4065[19]_i_3_n_0 ;
  wire \mul_ln33_reg_4065[19]_i_4_n_0 ;
  wire \mul_ln33_reg_4065[23]_i_2_n_0 ;
  wire \mul_ln33_reg_4065[23]_i_3_n_0 ;
  wire \mul_ln33_reg_4065[23]_i_4_n_0 ;
  wire \mul_ln33_reg_4065[23]_i_5_n_0 ;
  wire \mul_ln33_reg_4065[27]_i_2_n_0 ;
  wire \mul_ln33_reg_4065[27]_i_3_n_0 ;
  wire \mul_ln33_reg_4065[27]_i_4_n_0 ;
  wire \mul_ln33_reg_4065[27]_i_5_n_0 ;
  wire \mul_ln33_reg_4065[31]_i_3_n_0 ;
  wire \mul_ln33_reg_4065[31]_i_4_n_0 ;
  wire \mul_ln33_reg_4065[31]_i_5_n_0 ;
  wire \mul_ln33_reg_4065[31]_i_6_n_0 ;
  wire \mul_ln33_reg_4065_reg[19]_i_1_n_0 ;
  wire \mul_ln33_reg_4065_reg[19]_i_1_n_1 ;
  wire \mul_ln33_reg_4065_reg[19]_i_1_n_2 ;
  wire \mul_ln33_reg_4065_reg[19]_i_1_n_3 ;
  wire \mul_ln33_reg_4065_reg[23]_i_1_n_0 ;
  wire \mul_ln33_reg_4065_reg[23]_i_1_n_1 ;
  wire \mul_ln33_reg_4065_reg[23]_i_1_n_2 ;
  wire \mul_ln33_reg_4065_reg[23]_i_1_n_3 ;
  wire \mul_ln33_reg_4065_reg[27]_i_1_n_0 ;
  wire \mul_ln33_reg_4065_reg[27]_i_1_n_1 ;
  wire \mul_ln33_reg_4065_reg[27]_i_1_n_2 ;
  wire \mul_ln33_reg_4065_reg[27]_i_1_n_3 ;
  wire \mul_ln33_reg_4065_reg[31]_i_2_n_1 ;
  wire \mul_ln33_reg_4065_reg[31]_i_2_n_2 ;
  wire \mul_ln33_reg_4065_reg[31]_i_2_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire [31:0]p_reg_0;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q15;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_reg_4065_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_4065[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_reg_4065[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_4065[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_reg_4065[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_4065[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_reg_4065[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_4065[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_reg_4065[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_4065[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_reg_4065[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_4065[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_reg_4065[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_4065[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_reg_4065[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_4065[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_reg_4065[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_4065[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_reg_4065[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_4065[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_reg_4065[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_4065[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_reg_4065[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_4065[31]_i_3 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_reg_4065[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_4065[31]_i_4 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_reg_4065[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_4065[31]_i_5 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_reg_4065[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_reg_4065[31]_i_6 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_reg_4065[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_reg_4065_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_reg_4065_reg[19]_i_1_n_0 ,\mul_ln33_reg_4065_reg[19]_i_1_n_1 ,\mul_ln33_reg_4065_reg[19]_i_1_n_2 ,\mul_ln33_reg_4065_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_reg_4065[19]_i_2_n_0 ,\mul_ln33_reg_4065[19]_i_3_n_0 ,\mul_ln33_reg_4065[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_reg_4065_reg[23]_i_1 
       (.CI(\mul_ln33_reg_4065_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_reg_4065_reg[23]_i_1_n_0 ,\mul_ln33_reg_4065_reg[23]_i_1_n_1 ,\mul_ln33_reg_4065_reg[23]_i_1_n_2 ,\mul_ln33_reg_4065_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_reg_4065[23]_i_2_n_0 ,\mul_ln33_reg_4065[23]_i_3_n_0 ,\mul_ln33_reg_4065[23]_i_4_n_0 ,\mul_ln33_reg_4065[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_reg_4065_reg[27]_i_1 
       (.CI(\mul_ln33_reg_4065_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_reg_4065_reg[27]_i_1_n_0 ,\mul_ln33_reg_4065_reg[27]_i_1_n_1 ,\mul_ln33_reg_4065_reg[27]_i_1_n_2 ,\mul_ln33_reg_4065_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_reg_4065[27]_i_2_n_0 ,\mul_ln33_reg_4065[27]_i_3_n_0 ,\mul_ln33_reg_4065[27]_i_4_n_0 ,\mul_ln33_reg_4065[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_reg_4065_reg[31]_i_2 
       (.CI(\mul_ln33_reg_4065_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_reg_4065_reg[31]_i_2_CO_UNCONNECTED [3],\mul_ln33_reg_4065_reg[31]_i_2_n_1 ,\mul_ln33_reg_4065_reg[31]_i_2_n_2 ,\mul_ln33_reg_4065_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_reg_4065[31]_i_3_n_0 ,\mul_ln33_reg_4065[31]_i_4_n_0 ,\mul_ln33_reg_4065[31]_i_5_n_0 ,\mul_ln33_reg_4065[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q15[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_0[31],p_reg_0[31],p_reg_0[31],p_reg_0[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_0[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q15[31],q15[31],q15[31],q15[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(indvar_flatten47_reg_9031),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q15[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,p_reg_0[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(indvar_flatten47_reg_9031),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "matrixmul_mul_32s_32s_32_2_1_Multiplier_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_mul_32s_32s_32_2_1_Multiplier_0_65
   (D,
    add_ln26_reg_38550,
    ap_clk,
    q13,
    q15);
  output [31:0]D;
  input add_ln26_reg_38550;
  input ap_clk;
  input [31:0]q13;
  input [31:0]q15;

  wire [31:0]D;
  wire add_ln26_reg_38550;
  wire ap_clk;
  wire \mul_ln33_4_reg_4020[19]_i_2_n_0 ;
  wire \mul_ln33_4_reg_4020[19]_i_3_n_0 ;
  wire \mul_ln33_4_reg_4020[19]_i_4_n_0 ;
  wire \mul_ln33_4_reg_4020[23]_i_2_n_0 ;
  wire \mul_ln33_4_reg_4020[23]_i_3_n_0 ;
  wire \mul_ln33_4_reg_4020[23]_i_4_n_0 ;
  wire \mul_ln33_4_reg_4020[23]_i_5_n_0 ;
  wire \mul_ln33_4_reg_4020[27]_i_2_n_0 ;
  wire \mul_ln33_4_reg_4020[27]_i_3_n_0 ;
  wire \mul_ln33_4_reg_4020[27]_i_4_n_0 ;
  wire \mul_ln33_4_reg_4020[27]_i_5_n_0 ;
  wire \mul_ln33_4_reg_4020[31]_i_3_n_0 ;
  wire \mul_ln33_4_reg_4020[31]_i_4_n_0 ;
  wire \mul_ln33_4_reg_4020[31]_i_5_n_0 ;
  wire \mul_ln33_4_reg_4020[31]_i_6_n_0 ;
  wire \mul_ln33_4_reg_4020_reg[19]_i_1_n_0 ;
  wire \mul_ln33_4_reg_4020_reg[19]_i_1_n_1 ;
  wire \mul_ln33_4_reg_4020_reg[19]_i_1_n_2 ;
  wire \mul_ln33_4_reg_4020_reg[19]_i_1_n_3 ;
  wire \mul_ln33_4_reg_4020_reg[23]_i_1_n_0 ;
  wire \mul_ln33_4_reg_4020_reg[23]_i_1_n_1 ;
  wire \mul_ln33_4_reg_4020_reg[23]_i_1_n_2 ;
  wire \mul_ln33_4_reg_4020_reg[23]_i_1_n_3 ;
  wire \mul_ln33_4_reg_4020_reg[27]_i_1_n_0 ;
  wire \mul_ln33_4_reg_4020_reg[27]_i_1_n_1 ;
  wire \mul_ln33_4_reg_4020_reg[27]_i_1_n_2 ;
  wire \mul_ln33_4_reg_4020_reg[27]_i_1_n_3 ;
  wire \mul_ln33_4_reg_4020_reg[31]_i_2_n_1 ;
  wire \mul_ln33_4_reg_4020_reg[31]_i_2_n_2 ;
  wire \mul_ln33_4_reg_4020_reg[31]_i_2_n_3 ;
  wire \p_reg[16]__0_n_0 ;
  wire p_reg_n_100;
  wire p_reg_n_101;
  wire p_reg_n_102;
  wire p_reg_n_103;
  wire p_reg_n_104;
  wire p_reg_n_105;
  wire p_reg_n_58;
  wire p_reg_n_59;
  wire p_reg_n_60;
  wire p_reg_n_61;
  wire p_reg_n_62;
  wire p_reg_n_63;
  wire p_reg_n_64;
  wire p_reg_n_65;
  wire p_reg_n_66;
  wire p_reg_n_67;
  wire p_reg_n_68;
  wire p_reg_n_69;
  wire p_reg_n_70;
  wire p_reg_n_71;
  wire p_reg_n_72;
  wire p_reg_n_73;
  wire p_reg_n_74;
  wire p_reg_n_75;
  wire p_reg_n_76;
  wire p_reg_n_77;
  wire p_reg_n_78;
  wire p_reg_n_79;
  wire p_reg_n_80;
  wire p_reg_n_81;
  wire p_reg_n_82;
  wire p_reg_n_83;
  wire p_reg_n_84;
  wire p_reg_n_85;
  wire p_reg_n_86;
  wire p_reg_n_87;
  wire p_reg_n_88;
  wire p_reg_n_89;
  wire p_reg_n_90;
  wire p_reg_n_91;
  wire p_reg_n_92;
  wire p_reg_n_93;
  wire p_reg_n_94;
  wire p_reg_n_95;
  wire p_reg_n_96;
  wire p_reg_n_97;
  wire p_reg_n_98;
  wire p_reg_n_99;
  wire [31:0]q13;
  wire [31:0]q15;
  wire tmp_product__0_n_100;
  wire tmp_product__0_n_101;
  wire tmp_product__0_n_102;
  wire tmp_product__0_n_103;
  wire tmp_product__0_n_104;
  wire tmp_product__0_n_105;
  wire tmp_product__0_n_106;
  wire tmp_product__0_n_107;
  wire tmp_product__0_n_108;
  wire tmp_product__0_n_109;
  wire tmp_product__0_n_110;
  wire tmp_product__0_n_111;
  wire tmp_product__0_n_112;
  wire tmp_product__0_n_113;
  wire tmp_product__0_n_114;
  wire tmp_product__0_n_115;
  wire tmp_product__0_n_116;
  wire tmp_product__0_n_117;
  wire tmp_product__0_n_118;
  wire tmp_product__0_n_119;
  wire tmp_product__0_n_120;
  wire tmp_product__0_n_121;
  wire tmp_product__0_n_122;
  wire tmp_product__0_n_123;
  wire tmp_product__0_n_124;
  wire tmp_product__0_n_125;
  wire tmp_product__0_n_126;
  wire tmp_product__0_n_127;
  wire tmp_product__0_n_128;
  wire tmp_product__0_n_129;
  wire tmp_product__0_n_130;
  wire tmp_product__0_n_131;
  wire tmp_product__0_n_132;
  wire tmp_product__0_n_133;
  wire tmp_product__0_n_134;
  wire tmp_product__0_n_135;
  wire tmp_product__0_n_136;
  wire tmp_product__0_n_137;
  wire tmp_product__0_n_138;
  wire tmp_product__0_n_139;
  wire tmp_product__0_n_140;
  wire tmp_product__0_n_141;
  wire tmp_product__0_n_142;
  wire tmp_product__0_n_143;
  wire tmp_product__0_n_144;
  wire tmp_product__0_n_145;
  wire tmp_product__0_n_146;
  wire tmp_product__0_n_147;
  wire tmp_product__0_n_148;
  wire tmp_product__0_n_149;
  wire tmp_product__0_n_150;
  wire tmp_product__0_n_151;
  wire tmp_product__0_n_152;
  wire tmp_product__0_n_153;
  wire tmp_product__0_n_58;
  wire tmp_product__0_n_59;
  wire tmp_product__0_n_60;
  wire tmp_product__0_n_61;
  wire tmp_product__0_n_62;
  wire tmp_product__0_n_63;
  wire tmp_product__0_n_64;
  wire tmp_product__0_n_65;
  wire tmp_product__0_n_66;
  wire tmp_product__0_n_67;
  wire tmp_product__0_n_68;
  wire tmp_product__0_n_69;
  wire tmp_product__0_n_70;
  wire tmp_product__0_n_71;
  wire tmp_product__0_n_72;
  wire tmp_product__0_n_73;
  wire tmp_product__0_n_74;
  wire tmp_product__0_n_75;
  wire tmp_product__0_n_76;
  wire tmp_product__0_n_77;
  wire tmp_product__0_n_78;
  wire tmp_product__0_n_79;
  wire tmp_product__0_n_80;
  wire tmp_product__0_n_81;
  wire tmp_product__0_n_82;
  wire tmp_product__0_n_83;
  wire tmp_product__0_n_84;
  wire tmp_product__0_n_85;
  wire tmp_product__0_n_86;
  wire tmp_product__0_n_87;
  wire tmp_product__0_n_88;
  wire tmp_product__0_n_89;
  wire tmp_product__0_n_90;
  wire tmp_product__0_n_91;
  wire tmp_product__0_n_92;
  wire tmp_product__0_n_93;
  wire tmp_product__0_n_94;
  wire tmp_product__0_n_95;
  wire tmp_product__0_n_96;
  wire tmp_product__0_n_97;
  wire tmp_product__0_n_98;
  wire tmp_product__0_n_99;
  wire tmp_product_n_100;
  wire tmp_product_n_101;
  wire tmp_product_n_102;
  wire tmp_product_n_103;
  wire tmp_product_n_104;
  wire tmp_product_n_105;
  wire tmp_product_n_106;
  wire tmp_product_n_107;
  wire tmp_product_n_108;
  wire tmp_product_n_109;
  wire tmp_product_n_110;
  wire tmp_product_n_111;
  wire tmp_product_n_112;
  wire tmp_product_n_113;
  wire tmp_product_n_114;
  wire tmp_product_n_115;
  wire tmp_product_n_116;
  wire tmp_product_n_117;
  wire tmp_product_n_118;
  wire tmp_product_n_119;
  wire tmp_product_n_120;
  wire tmp_product_n_121;
  wire tmp_product_n_122;
  wire tmp_product_n_123;
  wire tmp_product_n_124;
  wire tmp_product_n_125;
  wire tmp_product_n_126;
  wire tmp_product_n_127;
  wire tmp_product_n_128;
  wire tmp_product_n_129;
  wire tmp_product_n_130;
  wire tmp_product_n_131;
  wire tmp_product_n_132;
  wire tmp_product_n_133;
  wire tmp_product_n_134;
  wire tmp_product_n_135;
  wire tmp_product_n_136;
  wire tmp_product_n_137;
  wire tmp_product_n_138;
  wire tmp_product_n_139;
  wire tmp_product_n_140;
  wire tmp_product_n_141;
  wire tmp_product_n_142;
  wire tmp_product_n_143;
  wire tmp_product_n_144;
  wire tmp_product_n_145;
  wire tmp_product_n_146;
  wire tmp_product_n_147;
  wire tmp_product_n_148;
  wire tmp_product_n_149;
  wire tmp_product_n_150;
  wire tmp_product_n_151;
  wire tmp_product_n_152;
  wire tmp_product_n_153;
  wire tmp_product_n_58;
  wire tmp_product_n_59;
  wire tmp_product_n_60;
  wire tmp_product_n_61;
  wire tmp_product_n_62;
  wire tmp_product_n_63;
  wire tmp_product_n_64;
  wire tmp_product_n_65;
  wire tmp_product_n_66;
  wire tmp_product_n_67;
  wire tmp_product_n_68;
  wire tmp_product_n_69;
  wire tmp_product_n_70;
  wire tmp_product_n_71;
  wire tmp_product_n_72;
  wire tmp_product_n_73;
  wire tmp_product_n_74;
  wire tmp_product_n_75;
  wire tmp_product_n_76;
  wire tmp_product_n_77;
  wire tmp_product_n_78;
  wire tmp_product_n_79;
  wire tmp_product_n_80;
  wire tmp_product_n_81;
  wire tmp_product_n_82;
  wire tmp_product_n_83;
  wire tmp_product_n_84;
  wire tmp_product_n_85;
  wire tmp_product_n_86;
  wire tmp_product_n_87;
  wire tmp_product_n_88;
  wire tmp_product_n_89;
  wire tmp_product_n_90;
  wire tmp_product_n_91;
  wire tmp_product_n_92;
  wire tmp_product_n_93;
  wire tmp_product_n_94;
  wire tmp_product_n_95;
  wire tmp_product_n_96;
  wire tmp_product_n_97;
  wire tmp_product_n_98;
  wire tmp_product_n_99;
  wire [3:3]\NLW_mul_ln33_4_reg_4020_reg[31]_i_2_CO_UNCONNECTED ;
  wire NLW_p_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_p_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_product_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product_CARRYOUT_UNCONNECTED;
  wire NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_product__0_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_product__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_product__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_product__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_product__0_CARRYOUT_UNCONNECTED;

  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_4_reg_4020[19]_i_2 
       (.I0(p_reg_n_103),
        .I1(tmp_product_n_103),
        .O(\mul_ln33_4_reg_4020[19]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_4_reg_4020[19]_i_3 
       (.I0(p_reg_n_104),
        .I1(tmp_product_n_104),
        .O(\mul_ln33_4_reg_4020[19]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_4_reg_4020[19]_i_4 
       (.I0(p_reg_n_105),
        .I1(tmp_product_n_105),
        .O(\mul_ln33_4_reg_4020[19]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_4_reg_4020[23]_i_2 
       (.I0(p_reg_n_99),
        .I1(tmp_product_n_99),
        .O(\mul_ln33_4_reg_4020[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_4_reg_4020[23]_i_3 
       (.I0(p_reg_n_100),
        .I1(tmp_product_n_100),
        .O(\mul_ln33_4_reg_4020[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_4_reg_4020[23]_i_4 
       (.I0(p_reg_n_101),
        .I1(tmp_product_n_101),
        .O(\mul_ln33_4_reg_4020[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_4_reg_4020[23]_i_5 
       (.I0(p_reg_n_102),
        .I1(tmp_product_n_102),
        .O(\mul_ln33_4_reg_4020[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_4_reg_4020[27]_i_2 
       (.I0(p_reg_n_95),
        .I1(tmp_product_n_95),
        .O(\mul_ln33_4_reg_4020[27]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_4_reg_4020[27]_i_3 
       (.I0(p_reg_n_96),
        .I1(tmp_product_n_96),
        .O(\mul_ln33_4_reg_4020[27]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_4_reg_4020[27]_i_4 
       (.I0(p_reg_n_97),
        .I1(tmp_product_n_97),
        .O(\mul_ln33_4_reg_4020[27]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_4_reg_4020[27]_i_5 
       (.I0(p_reg_n_98),
        .I1(tmp_product_n_98),
        .O(\mul_ln33_4_reg_4020[27]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_4_reg_4020[31]_i_3 
       (.I0(p_reg_n_91),
        .I1(tmp_product_n_91),
        .O(\mul_ln33_4_reg_4020[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_4_reg_4020[31]_i_4 
       (.I0(p_reg_n_92),
        .I1(tmp_product_n_92),
        .O(\mul_ln33_4_reg_4020[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_4_reg_4020[31]_i_5 
       (.I0(p_reg_n_93),
        .I1(tmp_product_n_93),
        .O(\mul_ln33_4_reg_4020[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \mul_ln33_4_reg_4020[31]_i_6 
       (.I0(p_reg_n_94),
        .I1(tmp_product_n_94),
        .O(\mul_ln33_4_reg_4020[31]_i_6_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_4_reg_4020_reg[19]_i_1 
       (.CI(1'b0),
        .CO({\mul_ln33_4_reg_4020_reg[19]_i_1_n_0 ,\mul_ln33_4_reg_4020_reg[19]_i_1_n_1 ,\mul_ln33_4_reg_4020_reg[19]_i_1_n_2 ,\mul_ln33_4_reg_4020_reg[19]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_103,p_reg_n_104,p_reg_n_105,1'b0}),
        .O(D[19:16]),
        .S({\mul_ln33_4_reg_4020[19]_i_2_n_0 ,\mul_ln33_4_reg_4020[19]_i_3_n_0 ,\mul_ln33_4_reg_4020[19]_i_4_n_0 ,\p_reg[16]__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_4_reg_4020_reg[23]_i_1 
       (.CI(\mul_ln33_4_reg_4020_reg[19]_i_1_n_0 ),
        .CO({\mul_ln33_4_reg_4020_reg[23]_i_1_n_0 ,\mul_ln33_4_reg_4020_reg[23]_i_1_n_1 ,\mul_ln33_4_reg_4020_reg[23]_i_1_n_2 ,\mul_ln33_4_reg_4020_reg[23]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102}),
        .O(D[23:20]),
        .S({\mul_ln33_4_reg_4020[23]_i_2_n_0 ,\mul_ln33_4_reg_4020[23]_i_3_n_0 ,\mul_ln33_4_reg_4020[23]_i_4_n_0 ,\mul_ln33_4_reg_4020[23]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_4_reg_4020_reg[27]_i_1 
       (.CI(\mul_ln33_4_reg_4020_reg[23]_i_1_n_0 ),
        .CO({\mul_ln33_4_reg_4020_reg[27]_i_1_n_0 ,\mul_ln33_4_reg_4020_reg[27]_i_1_n_1 ,\mul_ln33_4_reg_4020_reg[27]_i_1_n_2 ,\mul_ln33_4_reg_4020_reg[27]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98}),
        .O(D[27:24]),
        .S({\mul_ln33_4_reg_4020[27]_i_2_n_0 ,\mul_ln33_4_reg_4020[27]_i_3_n_0 ,\mul_ln33_4_reg_4020[27]_i_4_n_0 ,\mul_ln33_4_reg_4020[27]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \mul_ln33_4_reg_4020_reg[31]_i_2 
       (.CI(\mul_ln33_4_reg_4020_reg[27]_i_1_n_0 ),
        .CO({\NLW_mul_ln33_4_reg_4020_reg[31]_i_2_CO_UNCONNECTED [3],\mul_ln33_4_reg_4020_reg[31]_i_2_n_1 ,\mul_ln33_4_reg_4020_reg[31]_i_2_n_2 ,\mul_ln33_4_reg_4020_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_reg_n_92,p_reg_n_93,p_reg_n_94}),
        .O(D[31:28]),
        .S({\mul_ln33_4_reg_4020[31]_i_3_n_0 ,\mul_ln33_4_reg_4020[31]_i_4_n_0 ,\mul_ln33_4_reg_4020[31]_i_5_n_0 ,\mul_ln33_4_reg_4020[31]_i_6_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x15 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q13[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q15[31],q15[31],q15[31],q15[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_OVERFLOW_UNCONNECTED),
        .P({p_reg_n_58,p_reg_n_59,p_reg_n_60,p_reg_n_61,p_reg_n_62,p_reg_n_63,p_reg_n_64,p_reg_n_65,p_reg_n_66,p_reg_n_67,p_reg_n_68,p_reg_n_69,p_reg_n_70,p_reg_n_71,p_reg_n_72,p_reg_n_73,p_reg_n_74,p_reg_n_75,p_reg_n_76,p_reg_n_77,p_reg_n_78,p_reg_n_79,p_reg_n_80,p_reg_n_81,p_reg_n_82,p_reg_n_83,p_reg_n_84,p_reg_n_85,p_reg_n_86,p_reg_n_87,p_reg_n_88,p_reg_n_89,p_reg_n_90,p_reg_n_91,p_reg_n_92,p_reg_n_93,p_reg_n_94,p_reg_n_95,p_reg_n_96,p_reg_n_97,p_reg_n_98,p_reg_n_99,p_reg_n_100,p_reg_n_101,p_reg_n_102,p_reg_n_103,p_reg_n_104,p_reg_n_105}),
        .PATTERNBDETECT(NLW_p_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .PCOUT(NLW_p_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_UNDERFLOW_UNCONNECTED));
  FDRE \p_reg[0]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_105),
        .Q(D[0]),
        .R(1'b0));
  FDRE \p_reg[10]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_95),
        .Q(D[10]),
        .R(1'b0));
  FDRE \p_reg[11]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_94),
        .Q(D[11]),
        .R(1'b0));
  FDRE \p_reg[12]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_93),
        .Q(D[12]),
        .R(1'b0));
  FDRE \p_reg[13]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_92),
        .Q(D[13]),
        .R(1'b0));
  FDRE \p_reg[14]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_91),
        .Q(D[14]),
        .R(1'b0));
  FDRE \p_reg[15]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_90),
        .Q(D[15]),
        .R(1'b0));
  FDRE \p_reg[16]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_89),
        .Q(\p_reg[16]__0_n_0 ),
        .R(1'b0));
  FDRE \p_reg[1]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_104),
        .Q(D[1]),
        .R(1'b0));
  FDRE \p_reg[2]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_103),
        .Q(D[2]),
        .R(1'b0));
  FDRE \p_reg[3]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_102),
        .Q(D[3]),
        .R(1'b0));
  FDRE \p_reg[4]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_101),
        .Q(D[4]),
        .R(1'b0));
  FDRE \p_reg[5]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_100),
        .Q(D[5]),
        .R(1'b0));
  FDRE \p_reg[6]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_99),
        .Q(D[6]),
        .R(1'b0));
  FDRE \p_reg[7]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_98),
        .Q(D[7]),
        .R(1'b0));
  FDRE \p_reg[8]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_97),
        .Q(D[8]),
        .R(1'b0));
  FDRE \p_reg[9]__0 
       (.C(ap_clk),
        .CE(1'b1),
        .D(tmp_product__0_n_96),
        .Q(D[9]),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 15x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q15[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({q13[31],q13[31],q13[31],q13[31:17]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b1),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product_OVERFLOW_UNCONNECTED),
        .P({tmp_product_n_58,tmp_product_n_59,tmp_product_n_60,tmp_product_n_61,tmp_product_n_62,tmp_product_n_63,tmp_product_n_64,tmp_product_n_65,tmp_product_n_66,tmp_product_n_67,tmp_product_n_68,tmp_product_n_69,tmp_product_n_70,tmp_product_n_71,tmp_product_n_72,tmp_product_n_73,tmp_product_n_74,tmp_product_n_75,tmp_product_n_76,tmp_product_n_77,tmp_product_n_78,tmp_product_n_79,tmp_product_n_80,tmp_product_n_81,tmp_product_n_82,tmp_product_n_83,tmp_product_n_84,tmp_product_n_85,tmp_product_n_86,tmp_product_n_87,tmp_product_n_88,tmp_product_n_89,tmp_product_n_90,tmp_product_n_91,tmp_product_n_92,tmp_product_n_93,tmp_product_n_94,tmp_product_n_95,tmp_product_n_96,tmp_product_n_97,tmp_product_n_98,tmp_product_n_99,tmp_product_n_100,tmp_product_n_101,tmp_product_n_102,tmp_product_n_103,tmp_product_n_104,tmp_product_n_105}),
        .PATTERNBDETECT(NLW_tmp_product_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product_n_106,tmp_product_n_107,tmp_product_n_108,tmp_product_n_109,tmp_product_n_110,tmp_product_n_111,tmp_product_n_112,tmp_product_n_113,tmp_product_n_114,tmp_product_n_115,tmp_product_n_116,tmp_product_n_117,tmp_product_n_118,tmp_product_n_119,tmp_product_n_120,tmp_product_n_121,tmp_product_n_122,tmp_product_n_123,tmp_product_n_124,tmp_product_n_125,tmp_product_n_126,tmp_product_n_127,tmp_product_n_128,tmp_product_n_129,tmp_product_n_130,tmp_product_n_131,tmp_product_n_132,tmp_product_n_133,tmp_product_n_134,tmp_product_n_135,tmp_product_n_136,tmp_product_n_137,tmp_product_n_138,tmp_product_n_139,tmp_product_n_140,tmp_product_n_141,tmp_product_n_142,tmp_product_n_143,tmp_product_n_144,tmp_product_n_145,tmp_product_n_146,tmp_product_n_147,tmp_product_n_148,tmp_product_n_149,tmp_product_n_150,tmp_product_n_151,tmp_product_n_152,tmp_product_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-10 {cell *THIS*} {string 18x18 4}}" *) 
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(1),
    .BREG(1),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_product__0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,q13[16:0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_product__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,q15[16:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_product__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_product__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_product__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(add_ln26_reg_38550),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(add_ln26_reg_38550),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_product__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_product__0_OVERFLOW_UNCONNECTED),
        .P({tmp_product__0_n_58,tmp_product__0_n_59,tmp_product__0_n_60,tmp_product__0_n_61,tmp_product__0_n_62,tmp_product__0_n_63,tmp_product__0_n_64,tmp_product__0_n_65,tmp_product__0_n_66,tmp_product__0_n_67,tmp_product__0_n_68,tmp_product__0_n_69,tmp_product__0_n_70,tmp_product__0_n_71,tmp_product__0_n_72,tmp_product__0_n_73,tmp_product__0_n_74,tmp_product__0_n_75,tmp_product__0_n_76,tmp_product__0_n_77,tmp_product__0_n_78,tmp_product__0_n_79,tmp_product__0_n_80,tmp_product__0_n_81,tmp_product__0_n_82,tmp_product__0_n_83,tmp_product__0_n_84,tmp_product__0_n_85,tmp_product__0_n_86,tmp_product__0_n_87,tmp_product__0_n_88,tmp_product__0_n_89,tmp_product__0_n_90,tmp_product__0_n_91,tmp_product__0_n_92,tmp_product__0_n_93,tmp_product__0_n_94,tmp_product__0_n_95,tmp_product__0_n_96,tmp_product__0_n_97,tmp_product__0_n_98,tmp_product__0_n_99,tmp_product__0_n_100,tmp_product__0_n_101,tmp_product__0_n_102,tmp_product__0_n_103,tmp_product__0_n_104,tmp_product__0_n_105}),
        .PATTERNBDETECT(NLW_tmp_product__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_product__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT({tmp_product__0_n_106,tmp_product__0_n_107,tmp_product__0_n_108,tmp_product__0_n_109,tmp_product__0_n_110,tmp_product__0_n_111,tmp_product__0_n_112,tmp_product__0_n_113,tmp_product__0_n_114,tmp_product__0_n_115,tmp_product__0_n_116,tmp_product__0_n_117,tmp_product__0_n_118,tmp_product__0_n_119,tmp_product__0_n_120,tmp_product__0_n_121,tmp_product__0_n_122,tmp_product__0_n_123,tmp_product__0_n_124,tmp_product__0_n_125,tmp_product__0_n_126,tmp_product__0_n_127,tmp_product__0_n_128,tmp_product__0_n_129,tmp_product__0_n_130,tmp_product__0_n_131,tmp_product__0_n_132,tmp_product__0_n_133,tmp_product__0_n_134,tmp_product__0_n_135,tmp_product__0_n_136,tmp_product__0_n_137,tmp_product__0_n_138,tmp_product__0_n_139,tmp_product__0_n_140,tmp_product__0_n_141,tmp_product__0_n_142,tmp_product__0_n_143,tmp_product__0_n_144,tmp_product__0_n_145,tmp_product__0_n_146,tmp_product__0_n_147,tmp_product__0_n_148,tmp_product__0_n_149,tmp_product__0_n_150,tmp_product__0_n_151,tmp_product__0_n_152,tmp_product__0_n_153}),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_product__0_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_regslice_both
   (ap_enable_reg_pp0_iter1_reg,
    SR,
    we0,
    \ap_CS_fsm_reg[0] ,
    a_read_reg_32020,
    E,
    ce0,
    WEA,
    \B_V_data_1_state_reg[0]_0 ,
    \B_V_data_1_state_reg[0]_1 ,
    \B_V_data_1_state_reg[0]_2 ,
    \B_V_data_1_state_reg[0]_3 ,
    \B_V_data_1_state_reg[0]_4 ,
    \B_V_data_1_state_reg[0]_5 ,
    \B_V_data_1_state_reg[0]_6 ,
    \B_V_data_1_state_reg[0]_7 ,
    \B_V_data_1_state_reg[0]_8 ,
    \B_V_data_1_state_reg[0]_9 ,
    \B_V_data_1_state_reg[0]_10 ,
    \B_V_data_1_state_reg[0]_11 ,
    \B_V_data_1_state_reg[0]_12 ,
    ack_in,
    \ap_CS_fsm_reg[1] ,
    D,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_rst_n,
    Q,
    icmp_ln12_fu_976_p2,
    ap_enable_reg_pp0_iter0,
    ram14_reg,
    ram14_reg_0,
    ram14_reg_1,
    icmp_ln12_reg_3188,
    \a_read_reg_3202_reg[0] ,
    tempA_ce1,
    a_TVALID,
    ap_rst_n_inv,
    ap_clk,
    a_TDATA);
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]SR;
  output we0;
  output [0:0]\ap_CS_fsm_reg[0] ;
  output a_read_reg_32020;
  output [0:0]E;
  output ce0;
  output [0:0]WEA;
  output [0:0]\B_V_data_1_state_reg[0]_0 ;
  output [0:0]\B_V_data_1_state_reg[0]_1 ;
  output [0:0]\B_V_data_1_state_reg[0]_2 ;
  output [0:0]\B_V_data_1_state_reg[0]_3 ;
  output [0:0]\B_V_data_1_state_reg[0]_4 ;
  output [0:0]\B_V_data_1_state_reg[0]_5 ;
  output [0:0]\B_V_data_1_state_reg[0]_6 ;
  output [0:0]\B_V_data_1_state_reg[0]_7 ;
  output [0:0]\B_V_data_1_state_reg[0]_8 ;
  output [0:0]\B_V_data_1_state_reg[0]_9 ;
  output [0:0]\B_V_data_1_state_reg[0]_10 ;
  output [0:0]\B_V_data_1_state_reg[0]_11 ;
  output \B_V_data_1_state_reg[0]_12 ;
  output ack_in;
  output \ap_CS_fsm_reg[1] ;
  output [31:0]D;
  input ap_enable_reg_pp0_iter1_reg_0;
  input ap_rst_n;
  input [1:0]Q;
  input icmp_ln12_fu_976_p2;
  input ap_enable_reg_pp0_iter0;
  input ram14_reg;
  input ram14_reg_0;
  input ram14_reg_1;
  input icmp_ln12_reg_3188;
  input [2:0]\a_read_reg_3202_reg[0] ;
  input tempA_ce1;
  input a_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]a_TDATA;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[31]_i_1_n_0 ;
  wire [31:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_0;
  wire \B_V_data_1_state[0]_i_1_n_0 ;
  wire \B_V_data_1_state[1]_i_2_n_0 ;
  wire [0:0]\B_V_data_1_state_reg[0]_0 ;
  wire [0:0]\B_V_data_1_state_reg[0]_1 ;
  wire [0:0]\B_V_data_1_state_reg[0]_10 ;
  wire [0:0]\B_V_data_1_state_reg[0]_11 ;
  wire \B_V_data_1_state_reg[0]_12 ;
  wire [0:0]\B_V_data_1_state_reg[0]_2 ;
  wire [0:0]\B_V_data_1_state_reg[0]_3 ;
  wire [0:0]\B_V_data_1_state_reg[0]_4 ;
  wire [0:0]\B_V_data_1_state_reg[0]_5 ;
  wire [0:0]\B_V_data_1_state_reg[0]_6 ;
  wire [0:0]\B_V_data_1_state_reg[0]_7 ;
  wire [0:0]\B_V_data_1_state_reg[0]_8 ;
  wire [0:0]\B_V_data_1_state_reg[0]_9 ;
  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [31:0]a_TDATA;
  wire a_TVALID;
  wire a_TVALID_int_regslice;
  wire a_read_reg_32020;
  wire [2:0]\a_read_reg_3202_reg[0] ;
  wire ack_in;
  wire [0:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ce0;
  wire icmp_ln12_fu_976_p2;
  wire icmp_ln12_reg_3188;
  wire ram0_reg_i_28_n_0;
  wire ram0_reg_i_29_n_0;
  wire ram14_reg;
  wire ram14_reg_0;
  wire ram14_reg_1;
  wire tempA_ce1;
  wire we0;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1 
       (.I0(a_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1_n_0 ),
        .D(a_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(a_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(a_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    B_V_data_1_sel_rd_i_1
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(a_read_reg_32020),
        .I2(a_TVALID_int_regslice),
        .I3(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(a_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAA2AAAAAAA000000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(a_read_reg_32020),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(a_TVALID),
        .I4(ack_in),
        .I5(a_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h8F8FFF8F)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(a_read_reg_32020),
        .I2(a_TVALID_int_regslice),
        .I3(ack_in),
        .I4(a_TVALID),
        .O(\B_V_data_1_state[1]_i_2_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_0 ),
        .Q(a_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_2_n_0 ),
        .Q(ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \a_read_reg_3202[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h2AAA2AAA00002AAA)) 
    \add_ln14_reg_3197[9]_i_1 
       (.I0(Q[1]),
        .I1(ram14_reg_0),
        .I2(ram14_reg),
        .I3(ram0_reg_i_29_n_0),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(a_TVALID_int_regslice),
        .O(a_read_reg_32020));
  LUT6 #(
    .INIT(64'h00CC000000080000)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_enable_reg_pp0_iter1_reg_0),
        .I1(ap_rst_n),
        .I2(Q[0]),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(a_TVALID_int_regslice),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT2 #(
    .INIT(4'h2)) 
    \ia_reg_848[4]_i_1 
       (.I0(Q[0]),
        .I1(we0),
        .O(SR));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hDDFD8888)) 
    \icmp_ln12_reg_3188[0]_i_1 
       (.I0(Q[1]),
        .I1(icmp_ln12_fu_976_p2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(a_TVALID_int_regslice),
        .I4(icmp_ln12_reg_3188),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \ja_reg_859[5]_i_1 
       (.I0(Q[0]),
        .I1(a_read_reg_32020),
        .I2(ap_enable_reg_pp0_iter0),
        .O(\ap_CS_fsm_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ja_reg_859[5]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(a_read_reg_32020),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000D5550000)) 
    ram0_reg_i_19
       (.I0(ram0_reg_i_28_n_0),
        .I1(ram0_reg_i_29_n_0),
        .I2(ram14_reg),
        .I3(ram14_reg_0),
        .I4(ram14_reg_1),
        .I5(icmp_ln12_reg_3188),
        .O(we0));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram0_reg_i_1__0
       (.I0(tempA_ce1),
        .I1(a_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[1]),
        .O(\B_V_data_1_state_reg[0]_12 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ram0_reg_i_28
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(a_TVALID_int_regslice),
        .O(ram0_reg_i_28_n_0));
  LUT3 #(
    .INIT(8'h01)) 
    ram0_reg_i_29
       (.I0(\a_read_reg_3202_reg[0] [2]),
        .I1(\a_read_reg_3202_reg[0] [1]),
        .I2(\a_read_reg_3202_reg[0] [0]),
        .O(ram0_reg_i_29_n_0));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram10_reg_i_1__0
       (.I0(tempA_ce1),
        .I1(a_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[1]),
        .O(\B_V_data_1_state_reg[0]_2 ));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram11_reg_i_1__0
       (.I0(tempA_ce1),
        .I1(a_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[1]),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram12_reg_i_1__0
       (.I0(tempA_ce1),
        .I1(a_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[1]),
        .O(\B_V_data_1_state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram13_reg_i_1__0
       (.I0(tempA_ce1),
        .I1(a_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[1]),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram14_reg_i_6
       (.I0(tempA_ce1),
        .I1(a_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[1]),
        .O(ce0));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram1_reg_i_1__0
       (.I0(tempA_ce1),
        .I1(a_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[1]),
        .O(\B_V_data_1_state_reg[0]_11 ));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram2_reg_i_1__0
       (.I0(tempA_ce1),
        .I1(a_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[1]),
        .O(\B_V_data_1_state_reg[0]_10 ));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram3_reg_i_1__0
       (.I0(tempA_ce1),
        .I1(a_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[1]),
        .O(\B_V_data_1_state_reg[0]_9 ));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram4_reg_i_1__0
       (.I0(tempA_ce1),
        .I1(a_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[1]),
        .O(\B_V_data_1_state_reg[0]_8 ));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram5_reg_i_1__0
       (.I0(tempA_ce1),
        .I1(a_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[1]),
        .O(\B_V_data_1_state_reg[0]_7 ));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram6_reg_i_1__0
       (.I0(tempA_ce1),
        .I1(a_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[1]),
        .O(\B_V_data_1_state_reg[0]_6 ));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram7_reg_i_1__0
       (.I0(tempA_ce1),
        .I1(a_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[1]),
        .O(\B_V_data_1_state_reg[0]_5 ));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram8_reg_i_1__0
       (.I0(tempA_ce1),
        .I1(a_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[1]),
        .O(\B_V_data_1_state_reg[0]_4 ));
  LUT6 #(
    .INIT(64'hFFEFAAAAAAAAAAAA)) 
    ram9_reg_i_1__0
       (.I0(tempA_ce1),
        .I1(a_TVALID_int_regslice),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(icmp_ln12_fu_976_p2),
        .I4(ap_enable_reg_pp0_iter1_reg_0),
        .I5(Q[1]),
        .O(\B_V_data_1_state_reg[0]_3 ));
endmodule

(* ORIG_REF_NAME = "matrixmul_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_regslice_both_31
   (ap_enable_reg_pp1_iter1_reg,
    b_TREADY_int_regslice,
    E,
    we0,
    ce0,
    WEA,
    ap_enable_reg_pp1_iter1_reg_0,
    ap_enable_reg_pp1_iter1_reg_1,
    ap_enable_reg_pp1_iter1_reg_2,
    ap_enable_reg_pp1_iter1_reg_3,
    ap_enable_reg_pp1_iter1_reg_4,
    ap_enable_reg_pp1_iter1_reg_5,
    ap_enable_reg_pp1_iter1_reg_6,
    ap_enable_reg_pp1_iter1_reg_7,
    ap_enable_reg_pp1_iter1_reg_8,
    ap_enable_reg_pp1_iter1_reg_9,
    ap_enable_reg_pp1_iter1_reg_10,
    ap_enable_reg_pp1_iter1_reg_11,
    ap_enable_reg_pp1_iter1_reg_12,
    ack_in,
    \ap_CS_fsm_reg[3] ,
    D,
    ap_enable_reg_pp1_iter1_reg_13,
    ap_rst_n,
    Q,
    icmp_ln17_fu_1048_p2,
    ap_enable_reg_pp1_iter0,
    \indvar_flatten7_reg_870_reg[0] ,
    \indvar_flatten7_reg_870_reg[0]_0 ,
    icmp_ln17_reg_3217,
    \indvar_flatten7_reg_870_reg[0]_1 ,
    tempA_ce1,
    b_TVALID,
    ap_rst_n_inv,
    ap_clk,
    b_TDATA);
  output ap_enable_reg_pp1_iter1_reg;
  output b_TREADY_int_regslice;
  output [0:0]E;
  output we0;
  output ce0;
  output [0:0]WEA;
  output [0:0]ap_enable_reg_pp1_iter1_reg_0;
  output [0:0]ap_enable_reg_pp1_iter1_reg_1;
  output [0:0]ap_enable_reg_pp1_iter1_reg_2;
  output [0:0]ap_enable_reg_pp1_iter1_reg_3;
  output [0:0]ap_enable_reg_pp1_iter1_reg_4;
  output [0:0]ap_enable_reg_pp1_iter1_reg_5;
  output [0:0]ap_enable_reg_pp1_iter1_reg_6;
  output [0:0]ap_enable_reg_pp1_iter1_reg_7;
  output [0:0]ap_enable_reg_pp1_iter1_reg_8;
  output [0:0]ap_enable_reg_pp1_iter1_reg_9;
  output [0:0]ap_enable_reg_pp1_iter1_reg_10;
  output [0:0]ap_enable_reg_pp1_iter1_reg_11;
  output ap_enable_reg_pp1_iter1_reg_12;
  output ack_in;
  output \ap_CS_fsm_reg[3] ;
  output [31:0]D;
  input ap_enable_reg_pp1_iter1_reg_13;
  input ap_rst_n;
  input [1:0]Q;
  input icmp_ln17_fu_1048_p2;
  input ap_enable_reg_pp1_iter0;
  input \indvar_flatten7_reg_870_reg[0] ;
  input \indvar_flatten7_reg_870_reg[0]_0 ;
  input icmp_ln17_reg_3217;
  input [2:0]\indvar_flatten7_reg_870_reg[0]_1 ;
  input tempA_ce1;
  input b_TVALID;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]b_TDATA;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[31]_i_1__0_n_0 ;
  wire [31:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__0_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_0;
  wire \B_V_data_1_state[0]_i_1__0_n_0 ;
  wire \B_V_data_1_state[1]_i_1__0_n_0 ;
  wire [31:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]WEA;
  wire ack_in;
  wire \ap_CS_fsm_reg[3] ;
  wire ap_clk;
  wire ap_enable_reg_pp1_iter0;
  wire ap_enable_reg_pp1_iter1_reg;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_0;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_1;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_10;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_11;
  wire ap_enable_reg_pp1_iter1_reg_12;
  wire ap_enable_reg_pp1_iter1_reg_13;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_2;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_3;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_4;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_5;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_6;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_7;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_8;
  wire [0:0]ap_enable_reg_pp1_iter1_reg_9;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [31:0]b_TDATA;
  wire b_TREADY_int_regslice;
  wire b_TVALID;
  wire b_TVALID_int_regslice;
  wire ce0;
  wire icmp_ln17_fu_1048_p2;
  wire icmp_ln17_reg_3217;
  wire \indvar_flatten7_reg_870_reg[0] ;
  wire \indvar_flatten7_reg_870_reg[0]_0 ;
  wire [2:0]\indvar_flatten7_reg_870_reg[0]_1 ;
  wire \jb_reg_892[5]_i_3_n_0 ;
  wire tempA_ce1;
  wire we0;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1__0 
       (.I0(b_TVALID_int_regslice),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1__0_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__0_n_0 ),
        .D(b_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1__0 
       (.I0(B_V_data_1_sel_wr),
        .I1(b_TVALID_int_regslice),
        .I2(ack_in),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(b_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(b_TREADY_int_regslice),
        .I1(b_TVALID_int_regslice),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(b_TVALID),
        .I1(ack_in),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(ap_rst_n),
        .I1(b_TREADY_int_regslice),
        .I2(b_TVALID),
        .I3(ack_in),
        .I4(b_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hBBFB)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(b_TREADY_int_regslice),
        .I1(b_TVALID_int_regslice),
        .I2(ack_in),
        .I3(b_TVALID),
        .O(\B_V_data_1_state[1]_i_1__0_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_0 ),
        .Q(b_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__0_n_0 ),
        .Q(ack_in),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h00B0)) 
    \add_ln19_reg_3226[9]_i_1 
       (.I0(b_TVALID_int_regslice),
        .I1(ap_enable_reg_pp1_iter0),
        .I2(Q[1]),
        .I3(icmp_ln17_fu_1048_p2),
        .O(E));
  LUT6 #(
    .INIT(64'h00CC000000080000)) 
    ap_enable_reg_pp1_iter1_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(ap_rst_n),
        .I2(Q[0]),
        .I3(icmp_ln17_fu_1048_p2),
        .I4(ap_enable_reg_pp1_iter0),
        .I5(b_TVALID_int_regslice),
        .O(ap_enable_reg_pp1_iter1_reg));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[15]_i_1 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[16]_i_1 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[17]_i_1 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[18]_i_1 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[19]_i_1 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[20]_i_1 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[21]_i_1 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[22]_i_1 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[23]_i_1 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[24]_i_1 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[25]_i_1 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[26]_i_1 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[27]_i_1 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[28]_i_1 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[29]_i_1 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[30]_i_1 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[31]_i_1 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \b_read_reg_3231[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hDDFD8888)) 
    \icmp_ln17_reg_3217[0]_i_1 
       (.I0(Q[1]),
        .I1(icmp_ln17_fu_1048_p2),
        .I2(ap_enable_reg_pp1_iter0),
        .I3(b_TVALID_int_regslice),
        .I4(icmp_ln17_reg_3217),
        .O(\ap_CS_fsm_reg[3] ));
  LUT6 #(
    .INIT(64'h0080808080808080)) 
    \jb_reg_892[5]_i_1 
       (.I0(ap_enable_reg_pp1_iter0),
        .I1(Q[1]),
        .I2(b_TVALID_int_regslice),
        .I3(\jb_reg_892[5]_i_3_n_0 ),
        .I4(\indvar_flatten7_reg_870_reg[0] ),
        .I5(\indvar_flatten7_reg_870_reg[0]_0 ),
        .O(b_TREADY_int_regslice));
  LUT3 #(
    .INIT(8'h01)) 
    \jb_reg_892[5]_i_3 
       (.I0(\indvar_flatten7_reg_870_reg[0]_1 [2]),
        .I1(\indvar_flatten7_reg_870_reg[0]_1 [1]),
        .I2(\indvar_flatten7_reg_870_reg[0]_1 [0]),
        .O(\jb_reg_892[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram0_reg_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(Q[1]),
        .I2(icmp_ln17_fu_1048_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(b_TVALID_int_regslice),
        .I5(tempA_ce1),
        .O(ap_enable_reg_pp1_iter1_reg_12));
  LUT6 #(
    .INIT(64'h4444404400000000)) 
    ram0_reg_i_20__0
       (.I0(icmp_ln17_reg_3217),
        .I1(ap_enable_reg_pp1_iter1_reg_13),
        .I2(b_TVALID_int_regslice),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(icmp_ln17_fu_1048_p2),
        .I5(Q[1]),
        .O(we0));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram10_reg_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(Q[1]),
        .I2(icmp_ln17_fu_1048_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(b_TVALID_int_regslice),
        .I5(tempA_ce1),
        .O(ap_enable_reg_pp1_iter1_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram11_reg_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(Q[1]),
        .I2(icmp_ln17_fu_1048_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(b_TVALID_int_regslice),
        .I5(tempA_ce1),
        .O(ap_enable_reg_pp1_iter1_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram12_reg_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(Q[1]),
        .I2(icmp_ln17_fu_1048_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(b_TVALID_int_regslice),
        .I5(tempA_ce1),
        .O(ap_enable_reg_pp1_iter1_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram13_reg_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(Q[1]),
        .I2(icmp_ln17_fu_1048_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(b_TVALID_int_regslice),
        .I5(tempA_ce1),
        .O(WEA));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram14_reg_i_1__0
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(Q[1]),
        .I2(icmp_ln17_fu_1048_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(b_TVALID_int_regslice),
        .I5(tempA_ce1),
        .O(ce0));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram1_reg_i_2
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(Q[1]),
        .I2(icmp_ln17_fu_1048_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(b_TVALID_int_regslice),
        .I5(tempA_ce1),
        .O(ap_enable_reg_pp1_iter1_reg_11));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram2_reg_i_2
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(Q[1]),
        .I2(icmp_ln17_fu_1048_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(b_TVALID_int_regslice),
        .I5(tempA_ce1),
        .O(ap_enable_reg_pp1_iter1_reg_10));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram3_reg_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(Q[1]),
        .I2(icmp_ln17_fu_1048_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(b_TVALID_int_regslice),
        .I5(tempA_ce1),
        .O(ap_enable_reg_pp1_iter1_reg_9));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram4_reg_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(Q[1]),
        .I2(icmp_ln17_fu_1048_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(b_TVALID_int_regslice),
        .I5(tempA_ce1),
        .O(ap_enable_reg_pp1_iter1_reg_8));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram5_reg_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(Q[1]),
        .I2(icmp_ln17_fu_1048_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(b_TVALID_int_regslice),
        .I5(tempA_ce1),
        .O(ap_enable_reg_pp1_iter1_reg_7));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram6_reg_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(Q[1]),
        .I2(icmp_ln17_fu_1048_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(b_TVALID_int_regslice),
        .I5(tempA_ce1),
        .O(ap_enable_reg_pp1_iter1_reg_6));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram7_reg_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(Q[1]),
        .I2(icmp_ln17_fu_1048_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(b_TVALID_int_regslice),
        .I5(tempA_ce1),
        .O(ap_enable_reg_pp1_iter1_reg_5));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram8_reg_i_1
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(Q[1]),
        .I2(icmp_ln17_fu_1048_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(b_TVALID_int_regslice),
        .I5(tempA_ce1),
        .O(ap_enable_reg_pp1_iter1_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888088)) 
    ram9_reg_i_2
       (.I0(ap_enable_reg_pp1_iter1_reg_13),
        .I1(Q[1]),
        .I2(icmp_ln17_fu_1048_p2),
        .I3(ap_enable_reg_pp1_iter0),
        .I4(b_TVALID_int_regslice),
        .I5(tempA_ce1),
        .O(ap_enable_reg_pp1_iter1_reg_3));
endmodule

(* ORIG_REF_NAME = "matrixmul_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_regslice_both_32
   (D,
    \B_V_data_1_state_reg[0]_0 ,
    ap_enable_reg_pp3_iter0_reg,
    ap_enable_reg_pp3_iter2_reg,
    ap_rst_n_inv,
    E,
    ap_enable_reg_pp3_iter0_reg_0,
    ap_enable_reg_pp3_iter0_reg_1,
    tempAB_ce0,
    \icmp_ln40_reg_4250_reg[0] ,
    \ap_CS_fsm_reg[8] ,
    \ap_CS_fsm_reg[8]_0 ,
    ap_enable_reg_pp3_iter1_reg,
    \icmp_ln40_reg_4250_pp3_iter1_reg_reg[0] ,
    res_TDATA,
    res_TREADY,
    Q,
    ap_enable_reg_pp3_iter0,
    ap_enable_reg_pp3_iter1_reg_0,
    ap_rst_n,
    icmp_ln40_fu_3117_p2,
    ap_enable_reg_pp3_iter2,
    ap_enable_reg_pp3_iter3_reg,
    \ap_CS_fsm_reg[9] ,
    \ap_CS_fsm_reg[9]_0 ,
    \ap_CS_fsm_reg[9]_1 ,
    \ap_CS_fsm_reg[9]_2 ,
    ram_reg,
    icmp_ln40_reg_4250_pp3_iter2_reg,
    \B_V_data_1_state_reg[1]_0 ,
    icmp_ln40_reg_4250,
    ap_clk,
    \B_V_data_1_payload_A_reg[31]_0 );
  output [2:0]D;
  output \B_V_data_1_state_reg[0]_0 ;
  output ap_enable_reg_pp3_iter0_reg;
  output ap_enable_reg_pp3_iter2_reg;
  output ap_rst_n_inv;
  output [0:0]E;
  output ap_enable_reg_pp3_iter0_reg_0;
  output [0:0]ap_enable_reg_pp3_iter0_reg_1;
  output tempAB_ce0;
  output \icmp_ln40_reg_4250_reg[0] ;
  output \ap_CS_fsm_reg[8] ;
  output [0:0]\ap_CS_fsm_reg[8]_0 ;
  output ap_enable_reg_pp3_iter1_reg;
  output \icmp_ln40_reg_4250_pp3_iter1_reg_reg[0] ;
  output [31:0]res_TDATA;
  input res_TREADY;
  input [3:0]Q;
  input ap_enable_reg_pp3_iter0;
  input ap_enable_reg_pp3_iter1_reg_0;
  input ap_rst_n;
  input icmp_ln40_fu_3117_p2;
  input ap_enable_reg_pp3_iter2;
  input ap_enable_reg_pp3_iter3_reg;
  input \ap_CS_fsm_reg[9] ;
  input \ap_CS_fsm_reg[9]_0 ;
  input \ap_CS_fsm_reg[9]_1 ;
  input \ap_CS_fsm_reg[9]_2 ;
  input ram_reg;
  input icmp_ln40_reg_4250_pp3_iter2_reg;
  input \B_V_data_1_state_reg[1]_0 ;
  input icmp_ln40_reg_4250;
  input ap_clk;
  input [31:0]\B_V_data_1_payload_A_reg[31]_0 ;

  wire B_V_data_1_load_B;
  wire [31:0]B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[31]_i_1__1_n_0 ;
  wire [31:0]\B_V_data_1_payload_A_reg[31]_0 ;
  wire [31:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_0;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_0;
  wire \B_V_data_1_state[0]_i_1__1_n_0 ;
  wire \B_V_data_1_state[1]_i_1__1_n_0 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_0_[1] ;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire \ap_CS_fsm[8]_i_3_n_0 ;
  wire \ap_CS_fsm[8]_i_4_n_0 ;
  wire \ap_CS_fsm[9]_i_2_n_0 ;
  wire \ap_CS_fsm_reg[8] ;
  wire [0:0]\ap_CS_fsm_reg[8]_0 ;
  wire \ap_CS_fsm_reg[9] ;
  wire \ap_CS_fsm_reg[9]_0 ;
  wire \ap_CS_fsm_reg[9]_1 ;
  wire \ap_CS_fsm_reg[9]_2 ;
  wire ap_block_pp3_stage0_11001;
  wire ap_clk;
  wire ap_enable_reg_pp3_iter0;
  wire ap_enable_reg_pp3_iter0_reg;
  wire ap_enable_reg_pp3_iter0_reg_0;
  wire [0:0]ap_enable_reg_pp3_iter0_reg_1;
  wire ap_enable_reg_pp3_iter1_reg;
  wire ap_enable_reg_pp3_iter1_reg_0;
  wire ap_enable_reg_pp3_iter2;
  wire ap_enable_reg_pp3_iter2_reg;
  wire ap_enable_reg_pp3_iter3_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire icmp_ln40_fu_3117_p2;
  wire icmp_ln40_reg_4250;
  wire \icmp_ln40_reg_4250_pp3_iter1_reg_reg[0] ;
  wire icmp_ln40_reg_4250_pp3_iter2_reg;
  wire \icmp_ln40_reg_4250_reg[0] ;
  wire ram_reg;
  wire [31:0]res_TDATA;
  wire res_TREADY;
  wire tempAB_ce0;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[31]_i_1__1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[31]_i_1__1_n_0 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [16]),
        .Q(B_V_data_1_payload_A[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [17]),
        .Q(B_V_data_1_payload_A[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [18]),
        .Q(B_V_data_1_payload_A[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [19]),
        .Q(B_V_data_1_payload_A[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [20]),
        .Q(B_V_data_1_payload_A[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [21]),
        .Q(B_V_data_1_payload_A[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [22]),
        .Q(B_V_data_1_payload_A[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [23]),
        .Q(B_V_data_1_payload_A[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[24] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [24]),
        .Q(B_V_data_1_payload_A[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[25] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [25]),
        .Q(B_V_data_1_payload_A[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[26] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [26]),
        .Q(B_V_data_1_payload_A[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[27] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [27]),
        .Q(B_V_data_1_payload_A[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[28] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [28]),
        .Q(B_V_data_1_payload_A[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[29] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [29]),
        .Q(B_V_data_1_payload_A[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[30] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [30]),
        .Q(B_V_data_1_payload_A[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[31] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [31]),
        .Q(B_V_data_1_payload_A[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[31]_i_1__1_n_0 ),
        .D(\B_V_data_1_payload_A_reg[31]_0 [9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[31]_i_1__1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [16]),
        .Q(B_V_data_1_payload_B[16]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [17]),
        .Q(B_V_data_1_payload_B[17]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [18]),
        .Q(B_V_data_1_payload_B[18]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [19]),
        .Q(B_V_data_1_payload_B[19]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [20]),
        .Q(B_V_data_1_payload_B[20]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [21]),
        .Q(B_V_data_1_payload_B[21]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [22]),
        .Q(B_V_data_1_payload_B[22]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [23]),
        .Q(B_V_data_1_payload_B[23]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[24] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [24]),
        .Q(B_V_data_1_payload_B[24]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[25] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [25]),
        .Q(B_V_data_1_payload_B[25]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[26] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [26]),
        .Q(B_V_data_1_payload_B[26]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[27] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [27]),
        .Q(B_V_data_1_payload_B[27]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[28] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [28]),
        .Q(B_V_data_1_payload_B[28]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[29] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [29]),
        .Q(B_V_data_1_payload_B[29]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[30] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [30]),
        .Q(B_V_data_1_payload_B[30]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[31] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [31]),
        .Q(B_V_data_1_payload_B[31]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_A_reg[31]_0 [9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(res_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_0));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_0),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hBF40)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_0));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_0),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h4F00FF0040004000)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(ap_rst_n),
        .I4(res_TREADY),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFBFBFBFBBBFBFB)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(res_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(ap_block_pp3_stage0_11001),
        .I4(ap_enable_reg_pp3_iter2),
        .I5(\B_V_data_1_state_reg[1]_0 ),
        .O(\B_V_data_1_state[1]_i_1__1_n_0 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_0 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__1_n_0 ),
        .Q(\B_V_data_1_state_reg_n_0_[1] ),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \add_ln42_reg_4259[9]_i_1 
       (.I0(ap_block_pp3_stage0_11001),
        .I1(Q[2]),
        .I2(icmp_ln40_fu_3117_p2),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hA222)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(Q[3]),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(res_TREADY),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hFFFF0700)) 
    \ap_CS_fsm[8]_i_1 
       (.I0(icmp_ln40_fu_3117_p2),
        .I1(\ap_CS_fsm[8]_i_3_n_0 ),
        .I2(\ap_CS_fsm[8]_i_4_n_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \ap_CS_fsm[8]_i_3 
       (.I0(ap_enable_reg_pp3_iter1_reg_0),
        .I1(ap_enable_reg_pp3_iter0),
        .I2(ap_block_pp3_stage0_11001),
        .O(\ap_CS_fsm[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h5400)) 
    \ap_CS_fsm[8]_i_4 
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(icmp_ln40_reg_4250_pp3_iter2_reg),
        .I3(ap_enable_reg_pp3_iter3_reg),
        .O(\ap_CS_fsm[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF700070007000)) 
    \ap_CS_fsm[9]_i_1 
       (.I0(res_TREADY),
        .I1(\B_V_data_1_state_reg_n_0_[1] ),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(Q[3]),
        .I4(\ap_CS_fsm[9]_i_2_n_0 ),
        .I5(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFF00008000)) 
    \ap_CS_fsm[9]_i_2 
       (.I0(\ap_CS_fsm_reg[9] ),
        .I1(\ap_CS_fsm_reg[9]_0 ),
        .I2(\ap_CS_fsm_reg[9]_1 ),
        .I3(\ap_CS_fsm_reg[9]_2 ),
        .I4(ap_block_pp3_stage0_11001),
        .I5(\ap_CS_fsm[8]_i_4_n_0 ),
        .O(\ap_CS_fsm[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE000E0E0E0E0E0E0)) 
    ap_enable_reg_pp3_iter0_i_1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(Q[1]),
        .I2(ap_rst_n),
        .I3(ap_block_pp3_stage0_11001),
        .I4(Q[2]),
        .I5(icmp_ln40_fu_3117_p2),
        .O(ap_enable_reg_pp3_iter0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'hC0C000A0)) 
    ap_enable_reg_pp3_iter1_i_1
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(ap_enable_reg_pp3_iter1_reg_0),
        .I2(ap_rst_n),
        .I3(icmp_ln40_fu_3117_p2),
        .I4(ap_block_pp3_stage0_11001),
        .O(ap_enable_reg_pp3_iter0_reg));
  LUT6 #(
    .INIT(64'hAABAAAF0AABAAABA)) 
    ap_enable_reg_pp3_iter2_i_1
       (.I0(ap_enable_reg_pp3_iter1_reg_0),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(ap_enable_reg_pp3_iter2),
        .I3(\B_V_data_1_state_reg_n_0_[1] ),
        .I4(icmp_ln40_reg_4250_pp3_iter2_reg),
        .I5(ap_enable_reg_pp3_iter3_reg),
        .O(ap_enable_reg_pp3_iter1_reg));
  LUT5 #(
    .INIT(32'h00C0A0A0)) 
    ap_enable_reg_pp3_iter3_i_1
       (.I0(ap_enable_reg_pp3_iter2),
        .I1(ap_enable_reg_pp3_iter3_reg),
        .I2(ap_rst_n),
        .I3(Q[1]),
        .I4(ap_block_pp3_stage0_11001),
        .O(ap_enable_reg_pp3_iter2_reg));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \iab_reg_948[4]_i_1 
       (.I0(ap_block_pp3_stage0_11001),
        .I1(Q[2]),
        .I2(ap_enable_reg_pp3_iter1_reg_0),
        .I3(icmp_ln40_reg_4250),
        .O(\ap_CS_fsm_reg[8]_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln40_reg_4250[0]_i_1 
       (.I0(icmp_ln40_fu_3117_p2),
        .I1(Q[2]),
        .I2(ap_block_pp3_stage0_11001),
        .I3(icmp_ln40_reg_4250),
        .O(\ap_CS_fsm_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \icmp_ln40_reg_4250_pp3_iter1_reg[0]_i_1 
       (.I0(icmp_ln40_reg_4250),
        .I1(Q[2]),
        .I2(ap_block_pp3_stage0_11001),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(\icmp_ln40_reg_4250_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'hAEA0AEAA)) 
    \icmp_ln40_reg_4250_pp3_iter2_reg[0]_i_1 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(ap_enable_reg_pp3_iter2),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(icmp_ln40_reg_4250_pp3_iter2_reg),
        .I4(ap_enable_reg_pp3_iter3_reg),
        .O(\icmp_ln40_reg_4250_pp3_iter1_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \jab_reg_959[5]_i_1 
       (.I0(ap_enable_reg_pp3_iter0),
        .I1(Q[2]),
        .I2(ap_block_pp3_stage0_11001),
        .I3(icmp_ln40_fu_3117_p2),
        .O(ap_enable_reg_pp3_iter0_reg_1));
  LUT5 #(
    .INIT(32'hFF080808)) 
    ram_reg_i_1
       (.I0(ap_enable_reg_pp3_iter1_reg_0),
        .I1(Q[2]),
        .I2(ap_block_pp3_stage0_11001),
        .I3(Q[0]),
        .I4(ram_reg),
        .O(tempAB_ce0));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h02020F02)) 
    ram_reg_i_13
       (.I0(ap_enable_reg_pp3_iter3_reg),
        .I1(icmp_ln40_reg_4250_pp3_iter2_reg),
        .I2(\B_V_data_1_state_reg_n_0_[1] ),
        .I3(ap_enable_reg_pp3_iter2),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .O(ap_block_pp3_stage0_11001));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[0]_INST_0 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[10]_INST_0 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[11]_INST_0 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[12]_INST_0 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[13]_INST_0 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[14]_INST_0 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[15]_INST_0 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[16]_INST_0 
       (.I0(B_V_data_1_payload_B[16]),
        .I1(B_V_data_1_payload_A[16]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[17]_INST_0 
       (.I0(B_V_data_1_payload_B[17]),
        .I1(B_V_data_1_payload_A[17]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[18]_INST_0 
       (.I0(B_V_data_1_payload_B[18]),
        .I1(B_V_data_1_payload_A[18]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[19]_INST_0 
       (.I0(B_V_data_1_payload_B[19]),
        .I1(B_V_data_1_payload_A[19]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[1]_INST_0 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[20]_INST_0 
       (.I0(B_V_data_1_payload_B[20]),
        .I1(B_V_data_1_payload_A[20]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[21]_INST_0 
       (.I0(B_V_data_1_payload_B[21]),
        .I1(B_V_data_1_payload_A[21]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[22]_INST_0 
       (.I0(B_V_data_1_payload_B[22]),
        .I1(B_V_data_1_payload_A[22]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[23]_INST_0 
       (.I0(B_V_data_1_payload_B[23]),
        .I1(B_V_data_1_payload_A[23]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[24]_INST_0 
       (.I0(B_V_data_1_payload_B[24]),
        .I1(B_V_data_1_payload_A[24]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[24]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[25]_INST_0 
       (.I0(B_V_data_1_payload_B[25]),
        .I1(B_V_data_1_payload_A[25]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[25]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[26]_INST_0 
       (.I0(B_V_data_1_payload_B[26]),
        .I1(B_V_data_1_payload_A[26]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[26]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[27]_INST_0 
       (.I0(B_V_data_1_payload_B[27]),
        .I1(B_V_data_1_payload_A[27]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[27]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[28]_INST_0 
       (.I0(B_V_data_1_payload_B[28]),
        .I1(B_V_data_1_payload_A[28]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[28]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[29]_INST_0 
       (.I0(B_V_data_1_payload_B[29]),
        .I1(B_V_data_1_payload_A[29]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[29]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[2]_INST_0 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[30]_INST_0 
       (.I0(B_V_data_1_payload_B[30]),
        .I1(B_V_data_1_payload_A[30]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[30]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[31]_INST_0 
       (.I0(B_V_data_1_payload_B[31]),
        .I1(B_V_data_1_payload_A[31]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[31]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[3]_INST_0 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[4]_INST_0 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[5]_INST_0 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[6]_INST_0 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[7]_INST_0 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[8]_INST_0 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \res_TDATA[9]_INST_0 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(res_TDATA[9]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_tempA
   (icmp_ln12_fu_976_p2,
    \indvar_flatten_reg_837_reg[6] ,
    \indvar_flatten_reg_837_reg[9] ,
    trunc_ln36_fu_2078_p1,
    \select_ln24_1_reg_3525_reg[0] ,
    \select_ln24_1_reg_3525_reg[1] ,
    tempA_ce1,
    \select_ln24_1_reg_3525_reg[2] ,
    \i_reg_914_reg[2] ,
    \select_ln24_1_reg_3525_reg[3] ,
    \select_ln24_1_reg_3525_reg[4] ,
    ap_enable_reg_pp0_iter1_reg,
    addr10,
    q0,
    q1,
    q2,
    q3,
    q4,
    q5,
    q6,
    q7,
    q8,
    q9,
    q10,
    q11,
    q12,
    q13,
    q14,
    q15,
    Q,
    ram6_reg,
    ap_enable_reg_pp2_iter0,
    ram14_reg,
    ram14_reg_0,
    add_ln24_1_reg_32410,
    tempA_address01,
    add_ln24_reg_3250,
    icmp_ln26_reg_3255,
    \select_ln24_1_reg_3525_reg[4]_0 ,
    ram14_reg_1,
    indvar_flatten47_reg_9031,
    \i_reg_914_reg[4] ,
    \i_reg_914_reg[3] ,
    ap_enable_reg_pp2_iter1,
    ram14_reg_2,
    ap_clk,
    ram0_reg,
    ram14_reg_3,
    we0,
    ram1_reg,
    ram2_reg,
    ram3_reg,
    ram4_reg,
    ram5_reg,
    ram6_reg_0,
    ram7_reg,
    ram8_reg,
    ram9_reg,
    ram10_reg,
    ram11_reg,
    ram12_reg,
    WEA,
    ce0);
  output icmp_ln12_fu_976_p2;
  output \indvar_flatten_reg_837_reg[6] ;
  output \indvar_flatten_reg_837_reg[9] ;
  output [4:0]trunc_ln36_fu_2078_p1;
  output \select_ln24_1_reg_3525_reg[0] ;
  output \select_ln24_1_reg_3525_reg[1] ;
  output tempA_ce1;
  output \select_ln24_1_reg_3525_reg[2] ;
  output \i_reg_914_reg[2] ;
  output \select_ln24_1_reg_3525_reg[3] ;
  output \select_ln24_1_reg_3525_reg[4] ;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]addr10;
  output [31:0]q0;
  output [31:0]q1;
  output [31:0]q2;
  output [31:0]q3;
  output [31:0]q4;
  output [31:0]q5;
  output [31:0]q6;
  output [31:0]q7;
  output [31:0]q8;
  output [31:0]q9;
  output [31:0]q10;
  output [31:0]q11;
  output [31:0]q12;
  output [31:0]q13;
  output [31:0]q14;
  output [31:0]q15;
  input [10:0]Q;
  input [2:0]ram6_reg;
  input ap_enable_reg_pp2_iter0;
  input [9:0]ram14_reg;
  input ram14_reg_0;
  input add_ln24_1_reg_32410;
  input tempA_address01;
  input [4:0]add_ln24_reg_3250;
  input icmp_ln26_reg_3255;
  input [4:0]\select_ln24_1_reg_3525_reg[4]_0 ;
  input [4:0]ram14_reg_1;
  input indvar_flatten47_reg_9031;
  input [4:0]\i_reg_914_reg[4] ;
  input \i_reg_914_reg[3] ;
  input ap_enable_reg_pp2_iter1;
  input ram14_reg_2;
  input ap_clk;
  input ram0_reg;
  input [31:0]ram14_reg_3;
  input we0;
  input [0:0]ram1_reg;
  input [0:0]ram2_reg;
  input [0:0]ram3_reg;
  input [0:0]ram4_reg;
  input [0:0]ram5_reg;
  input [0:0]ram6_reg_0;
  input [0:0]ram7_reg;
  input [0:0]ram8_reg;
  input [0:0]ram9_reg;
  input [0:0]ram10_reg;
  input [0:0]ram11_reg;
  input [0:0]ram12_reg;
  input [0:0]WEA;
  input ce0;

  wire [10:0]Q;
  wire [0:0]WEA;
  wire add_ln24_1_reg_32410;
  wire [4:0]add_ln24_reg_3250;
  wire [0:0]addr10;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter1;
  wire ce0;
  wire \i_reg_914_reg[2] ;
  wire \i_reg_914_reg[3] ;
  wire [4:0]\i_reg_914_reg[4] ;
  wire icmp_ln12_fu_976_p2;
  wire icmp_ln26_reg_3255;
  wire indvar_flatten47_reg_9031;
  wire \indvar_flatten_reg_837_reg[6] ;
  wire \indvar_flatten_reg_837_reg[9] ;
  wire [31:0]q0;
  wire [31:0]q1;
  wire [31:0]q10;
  wire [31:0]q11;
  wire [31:0]q12;
  wire [31:0]q13;
  wire [31:0]q14;
  wire [31:0]q15;
  wire [31:0]q2;
  wire [31:0]q3;
  wire [31:0]q4;
  wire [31:0]q5;
  wire [31:0]q6;
  wire [31:0]q7;
  wire [31:0]q8;
  wire [31:0]q9;
  wire ram0_reg;
  wire [0:0]ram10_reg;
  wire [0:0]ram11_reg;
  wire [0:0]ram12_reg;
  wire [9:0]ram14_reg;
  wire ram14_reg_0;
  wire [4:0]ram14_reg_1;
  wire ram14_reg_2;
  wire [31:0]ram14_reg_3;
  wire [0:0]ram1_reg;
  wire [0:0]ram2_reg;
  wire [0:0]ram3_reg;
  wire [0:0]ram4_reg;
  wire [0:0]ram5_reg;
  wire [2:0]ram6_reg;
  wire [0:0]ram6_reg_0;
  wire [0:0]ram7_reg;
  wire [0:0]ram8_reg;
  wire [0:0]ram9_reg;
  wire \select_ln24_1_reg_3525_reg[0] ;
  wire \select_ln24_1_reg_3525_reg[1] ;
  wire \select_ln24_1_reg_3525_reg[2] ;
  wire \select_ln24_1_reg_3525_reg[3] ;
  wire \select_ln24_1_reg_3525_reg[4] ;
  wire [4:0]\select_ln24_1_reg_3525_reg[4]_0 ;
  wire tempA_address01;
  wire tempA_ce1;
  wire [4:0]trunc_ln36_fu_2078_p1;
  wire we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_tempA_ram_34 matrixmul_tempA_ram_U
       (.Q(Q),
        .WEA(WEA),
        .add_ln24_1_reg_32410(add_ln24_1_reg_32410),
        .add_ln24_reg_3250(add_ln24_reg_3250),
        .addr15(addr10),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ce0(ce0),
        .ce1(tempA_ce1),
        .\i_reg_914_reg[2] (\i_reg_914_reg[2] ),
        .\i_reg_914_reg[3] (\i_reg_914_reg[3] ),
        .\i_reg_914_reg[4] (\i_reg_914_reg[4] ),
        .icmp_ln12_fu_976_p2(icmp_ln12_fu_976_p2),
        .icmp_ln26_reg_3255(icmp_ln26_reg_3255),
        .indvar_flatten47_reg_9031(indvar_flatten47_reg_9031),
        .\indvar_flatten_reg_837_reg[6] (\indvar_flatten_reg_837_reg[6] ),
        .\indvar_flatten_reg_837_reg[9] (\indvar_flatten_reg_837_reg[9] ),
        .q0(q0),
        .q1(q1),
        .q10(q10),
        .q11(q11),
        .q12(q12),
        .q13(q13),
        .q14(q14),
        .q15(q15),
        .q2(q2),
        .q3(q3),
        .q4(q4),
        .q5(q5),
        .q6(q6),
        .q7(q7),
        .q8(q8),
        .q9(q9),
        .ram0_reg_0(ram0_reg),
        .ram10_reg_0(ram10_reg),
        .ram11_reg_0(ram11_reg),
        .ram12_reg_0(ram12_reg),
        .ram14_reg_0(ram14_reg),
        .ram14_reg_1(ram14_reg_0),
        .ram14_reg_2(ram14_reg_1),
        .ram14_reg_3(ram14_reg_2),
        .ram14_reg_4(ram14_reg_3),
        .ram1_reg_0(ram1_reg),
        .ram2_reg_0(ram2_reg),
        .ram3_reg_0(ram3_reg),
        .ram4_reg_0(ram4_reg),
        .ram5_reg_0(ram5_reg),
        .ram6_reg_0(ram6_reg),
        .ram6_reg_1(ram6_reg_0),
        .ram7_reg_0(ram7_reg),
        .ram8_reg_0(ram8_reg),
        .ram9_reg_0(ram9_reg),
        .\select_ln24_1_reg_3525_reg[0] (\select_ln24_1_reg_3525_reg[0] ),
        .\select_ln24_1_reg_3525_reg[1] (\select_ln24_1_reg_3525_reg[1] ),
        .\select_ln24_1_reg_3525_reg[2] (\select_ln24_1_reg_3525_reg[2] ),
        .\select_ln24_1_reg_3525_reg[3] (\select_ln24_1_reg_3525_reg[3] ),
        .\select_ln24_1_reg_3525_reg[4] (\select_ln24_1_reg_3525_reg[4] ),
        .\select_ln24_1_reg_3525_reg[4]_0 (\select_ln24_1_reg_3525_reg[4]_0 ),
        .tempA_address01(tempA_address01),
        .trunc_ln36_fu_2078_p1(trunc_ln36_fu_2078_p1),
        .we0(we0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_tempAB
   (ram_reg,
    ap_clk,
    tempAB_ce0,
    Q,
    ram_reg_0,
    ram_reg_1,
    icmp_ln24_reg_3246_pp2_iter4_reg,
    ram_reg_2,
    ram_reg_3,
    add_ln36_reg_3770_pp2_iter3_reg);
  output [31:0]ram_reg;
  input ap_clk;
  input tempAB_ce0;
  input [31:0]Q;
  input [1:0]ram_reg_0;
  input ram_reg_1;
  input icmp_ln24_reg_3246_pp2_iter4_reg;
  input [9:0]ram_reg_2;
  input ram_reg_3;
  input [9:0]add_ln36_reg_3770_pp2_iter3_reg;

  wire [31:0]Q;
  wire [9:0]add_ln36_reg_3770_pp2_iter3_reg;
  wire ap_clk;
  wire icmp_ln24_reg_3246_pp2_iter4_reg;
  wire [31:0]ram_reg;
  wire [1:0]ram_reg_0;
  wire ram_reg_1;
  wire [9:0]ram_reg_2;
  wire ram_reg_3;
  wire tempAB_ce0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_tempAB_ram matrixmul_tempAB_ram_U
       (.Q(Q),
        .add_ln36_reg_3770_pp2_iter3_reg(add_ln36_reg_3770_pp2_iter3_reg),
        .ap_clk(ap_clk),
        .icmp_ln24_reg_3246_pp2_iter4_reg(icmp_ln24_reg_3246_pp2_iter4_reg),
        .ram_reg_0(ram_reg),
        .ram_reg_1(ram_reg_0),
        .ram_reg_2(ram_reg_1),
        .ram_reg_3(ram_reg_2),
        .ram_reg_4(ram_reg_3),
        .tempAB_ce0(tempAB_ce0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_tempAB_ram
   (ram_reg_0,
    ap_clk,
    tempAB_ce0,
    Q,
    ram_reg_1,
    ram_reg_2,
    icmp_ln24_reg_3246_pp2_iter4_reg,
    ram_reg_3,
    ram_reg_4,
    add_ln36_reg_3770_pp2_iter3_reg);
  output [31:0]ram_reg_0;
  input ap_clk;
  input tempAB_ce0;
  input [31:0]Q;
  input [1:0]ram_reg_1;
  input ram_reg_2;
  input icmp_ln24_reg_3246_pp2_iter4_reg;
  input [9:0]ram_reg_3;
  input ram_reg_4;
  input [9:0]add_ln36_reg_3770_pp2_iter3_reg;

  wire [31:0]Q;
  wire [9:0]add_ln36_reg_3770_pp2_iter3_reg;
  wire ap_clk;
  wire icmp_ln24_reg_3246_pp2_iter4_reg;
  wire [31:0]ram_reg_0;
  wire [1:0]ram_reg_1;
  wire ram_reg_2;
  wire [9:0]ram_reg_3;
  wire ram_reg_4;
  wire [9:0]tempAB_address0;
  wire tempAB_ce0;
  wire tempAB_we0;
  wire NLW_ram_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram_reg_DBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempAB_U/matrixmul_tempAB_ram_U/ram" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(0)) 
    ram_reg
       (.ADDRARDADDR({1'b1,tempAB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(NLW_ram_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(NLW_ram_reg_DBITERR_UNCONNECTED),
        .DIADI(Q),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO(ram_reg_0),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[31:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(tempAB_ce0),
        .ENBWREN(1'b0),
        .INJECTDBITERR(NLW_ram_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram_reg_SBITERR_UNCONNECTED),
        .WEA({tempAB_we0,tempAB_we0,tempAB_we0,tempAB_we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_10
       (.I0(ram_reg_3[1]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_4),
        .I3(add_ln36_reg_3770_pp2_iter3_reg[1]),
        .O(tempAB_address0[1]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_11
       (.I0(ram_reg_3[0]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_4),
        .I3(add_ln36_reg_3770_pp2_iter3_reg[0]),
        .O(tempAB_address0[0]));
  LUT3 #(
    .INIT(8'h08)) 
    ram_reg_i_12
       (.I0(ram_reg_1[0]),
        .I1(ram_reg_2),
        .I2(icmp_ln24_reg_3246_pp2_iter4_reg),
        .O(tempAB_we0));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_2
       (.I0(ram_reg_3[9]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_4),
        .I3(add_ln36_reg_3770_pp2_iter3_reg[9]),
        .O(tempAB_address0[9]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_3
       (.I0(ram_reg_3[8]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_4),
        .I3(add_ln36_reg_3770_pp2_iter3_reg[8]),
        .O(tempAB_address0[8]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_4
       (.I0(ram_reg_3[7]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_4),
        .I3(add_ln36_reg_3770_pp2_iter3_reg[7]),
        .O(tempAB_address0[7]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_5
       (.I0(ram_reg_3[6]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_4),
        .I3(add_ln36_reg_3770_pp2_iter3_reg[6]),
        .O(tempAB_address0[6]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_6
       (.I0(ram_reg_3[5]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_4),
        .I3(add_ln36_reg_3770_pp2_iter3_reg[5]),
        .O(tempAB_address0[5]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_7
       (.I0(ram_reg_3[4]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_4),
        .I3(add_ln36_reg_3770_pp2_iter3_reg[4]),
        .O(tempAB_address0[4]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_8
       (.I0(ram_reg_3[3]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_4),
        .I3(add_ln36_reg_3770_pp2_iter3_reg[3]),
        .O(tempAB_address0[3]));
  LUT4 #(
    .INIT(16'hBF80)) 
    ram_reg_i_9
       (.I0(ram_reg_3[2]),
        .I1(ram_reg_1[1]),
        .I2(ram_reg_4),
        .I3(add_ln36_reg_3770_pp2_iter3_reg[2]),
        .O(tempAB_address0[2]));
endmodule

(* ORIG_REF_NAME = "matrixmul_tempA" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_tempA_33
   (icmp_ln17_fu_1048_p2,
    \indvar_flatten7_reg_870_reg[6] ,
    \indvar_flatten7_reg_870_reg[9] ,
    D,
    \add_ln26_reg_3855_reg[2] ,
    add_ln24_1_reg_32410,
    tempA_address01,
    indvar_flatten47_reg_9031,
    q0,
    q1,
    q2,
    q3,
    q4,
    q5,
    q6,
    q7,
    q8,
    q9,
    q10,
    q11,
    q12,
    q13,
    q14,
    q15,
    Q,
    ram14_reg,
    ram8_reg,
    ap_enable_reg_pp2_iter0,
    ram9_reg,
    \j_reg_926_reg[5] ,
    \j_reg_926_reg[5]_0 ,
    p_reg,
    ap_enable_reg_pp2_iter1,
    ap_clk,
    ram0_reg,
    ce15,
    ram14_reg_0,
    we0,
    addr10,
    ram1_reg,
    ram2_reg,
    ram3_reg,
    ram4_reg,
    ram5_reg,
    ram6_reg,
    ram7_reg,
    ram8_reg_0,
    ram9_reg_0,
    ram10_reg,
    ram11_reg,
    ram12_reg,
    WEA,
    ce0);
  output icmp_ln17_fu_1048_p2;
  output \indvar_flatten7_reg_870_reg[6] ;
  output \indvar_flatten7_reg_870_reg[9] ;
  output [5:0]D;
  output \add_ln26_reg_3855_reg[2] ;
  output add_ln24_1_reg_32410;
  output tempA_address01;
  output indvar_flatten47_reg_9031;
  output [31:0]q0;
  output [31:0]q1;
  output [31:0]q2;
  output [31:0]q3;
  output [31:0]q4;
  output [31:0]q5;
  output [31:0]q6;
  output [31:0]q7;
  output [31:0]q8;
  output [31:0]q9;
  output [31:0]q10;
  output [31:0]q11;
  output [31:0]q12;
  output [31:0]q13;
  output [31:0]q14;
  output [31:0]q15;
  input [10:0]Q;
  input [9:0]ram14_reg;
  input [5:0]ram8_reg;
  input ap_enable_reg_pp2_iter0;
  input [1:0]ram9_reg;
  input [5:0]\j_reg_926_reg[5] ;
  input [5:0]\j_reg_926_reg[5]_0 ;
  input p_reg;
  input ap_enable_reg_pp2_iter1;
  input ap_clk;
  input ram0_reg;
  input ce15;
  input [31:0]ram14_reg_0;
  input we0;
  input [0:0]addr10;
  input [0:0]ram1_reg;
  input [0:0]ram2_reg;
  input [0:0]ram3_reg;
  input [0:0]ram4_reg;
  input [0:0]ram5_reg;
  input [0:0]ram6_reg;
  input [0:0]ram7_reg;
  input [0:0]ram8_reg_0;
  input [0:0]ram9_reg_0;
  input [0:0]ram10_reg;
  input [0:0]ram11_reg;
  input [0:0]ram12_reg;
  input [0:0]WEA;
  input ce0;

  wire [5:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire add_ln24_1_reg_32410;
  wire \add_ln26_reg_3855_reg[2] ;
  wire [0:0]addr10;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter1;
  wire ce0;
  wire ce15;
  wire icmp_ln17_fu_1048_p2;
  wire indvar_flatten47_reg_9031;
  wire \indvar_flatten7_reg_870_reg[6] ;
  wire \indvar_flatten7_reg_870_reg[9] ;
  wire [5:0]\j_reg_926_reg[5] ;
  wire [5:0]\j_reg_926_reg[5]_0 ;
  wire p_reg;
  wire [31:0]q0;
  wire [31:0]q1;
  wire [31:0]q10;
  wire [31:0]q11;
  wire [31:0]q12;
  wire [31:0]q13;
  wire [31:0]q14;
  wire [31:0]q15;
  wire [31:0]q2;
  wire [31:0]q3;
  wire [31:0]q4;
  wire [31:0]q5;
  wire [31:0]q6;
  wire [31:0]q7;
  wire [31:0]q8;
  wire [31:0]q9;
  wire ram0_reg;
  wire [0:0]ram10_reg;
  wire [0:0]ram11_reg;
  wire [0:0]ram12_reg;
  wire [9:0]ram14_reg;
  wire [31:0]ram14_reg_0;
  wire [0:0]ram1_reg;
  wire [0:0]ram2_reg;
  wire [0:0]ram3_reg;
  wire [0:0]ram4_reg;
  wire [0:0]ram5_reg;
  wire [0:0]ram6_reg;
  wire [0:0]ram7_reg;
  wire [5:0]ram8_reg;
  wire [0:0]ram8_reg_0;
  wire [1:0]ram9_reg;
  wire [0:0]ram9_reg_0;
  wire tempA_address01;
  wire we0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_tempA_ram matrixmul_tempA_ram_U
       (.D(D),
        .Q(Q),
        .WEA(WEA),
        .\add_ln26_reg_3855_reg[2] (\add_ln26_reg_3855_reg[2] ),
        .addr10(addr10),
        .\ap_CS_fsm_reg[5] (add_ln24_1_reg_32410),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp2_iter0(ap_enable_reg_pp2_iter0),
        .ap_enable_reg_pp2_iter0_reg(tempA_address01),
        .ap_enable_reg_pp2_iter1(ap_enable_reg_pp2_iter1),
        .ce0(ce0),
        .ce15(ce15),
        .icmp_ln17_fu_1048_p2(icmp_ln17_fu_1048_p2),
        .\icmp_ln24_reg_3246_reg[0] (indvar_flatten47_reg_9031),
        .\indvar_flatten7_reg_870_reg[6] (\indvar_flatten7_reg_870_reg[6] ),
        .\indvar_flatten7_reg_870_reg[9] (\indvar_flatten7_reg_870_reg[9] ),
        .\j_reg_926_reg[5] (\j_reg_926_reg[5] ),
        .\j_reg_926_reg[5]_0 (\j_reg_926_reg[5]_0 ),
        .p_reg(p_reg),
        .q0(q0),
        .q1(q1),
        .q10(q10),
        .q11(q11),
        .q12(q12),
        .q13(q13),
        .q14(q14),
        .q15(q15),
        .q2(q2),
        .q3(q3),
        .q4(q4),
        .q5(q5),
        .q6(q6),
        .q7(q7),
        .q8(q8),
        .q9(q9),
        .ram0_reg_0(ram0_reg),
        .ram10_reg_0(ram10_reg),
        .ram11_reg_0(ram11_reg),
        .ram12_reg_0(ram12_reg),
        .ram14_reg_0(ram14_reg),
        .ram14_reg_1(ram14_reg_0),
        .ram1_reg_0(ram1_reg),
        .ram2_reg_0(ram2_reg),
        .ram3_reg_0(ram3_reg),
        .ram4_reg_0(ram4_reg),
        .ram5_reg_0(ram5_reg),
        .ram6_reg_0(ram6_reg),
        .ram7_reg_0(ram7_reg),
        .ram8_reg_0(ram8_reg),
        .ram8_reg_1(ram8_reg_0),
        .ram9_reg_0(ram9_reg),
        .ram9_reg_1(ram9_reg_0),
        .we0(we0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_tempA_ram
   (icmp_ln17_fu_1048_p2,
    \indvar_flatten7_reg_870_reg[6] ,
    \indvar_flatten7_reg_870_reg[9] ,
    D,
    \add_ln26_reg_3855_reg[2] ,
    \ap_CS_fsm_reg[5] ,
    ap_enable_reg_pp2_iter0_reg,
    \icmp_ln24_reg_3246_reg[0] ,
    q0,
    q1,
    q2,
    q3,
    q4,
    q5,
    q6,
    q7,
    q8,
    q9,
    q10,
    q11,
    q12,
    q13,
    q14,
    q15,
    Q,
    ram14_reg_0,
    ram8_reg_0,
    ap_enable_reg_pp2_iter0,
    ram9_reg_0,
    \j_reg_926_reg[5] ,
    \j_reg_926_reg[5]_0 ,
    p_reg,
    ap_enable_reg_pp2_iter1,
    ap_clk,
    ram0_reg_0,
    ce15,
    ram14_reg_1,
    we0,
    addr10,
    ram1_reg_0,
    ram2_reg_0,
    ram3_reg_0,
    ram4_reg_0,
    ram5_reg_0,
    ram6_reg_0,
    ram7_reg_0,
    ram8_reg_1,
    ram9_reg_1,
    ram10_reg_0,
    ram11_reg_0,
    ram12_reg_0,
    WEA,
    ce0);
  output icmp_ln17_fu_1048_p2;
  output \indvar_flatten7_reg_870_reg[6] ;
  output \indvar_flatten7_reg_870_reg[9] ;
  output [5:0]D;
  output \add_ln26_reg_3855_reg[2] ;
  output \ap_CS_fsm_reg[5] ;
  output ap_enable_reg_pp2_iter0_reg;
  output \icmp_ln24_reg_3246_reg[0] ;
  output [31:0]q0;
  output [31:0]q1;
  output [31:0]q2;
  output [31:0]q3;
  output [31:0]q4;
  output [31:0]q5;
  output [31:0]q6;
  output [31:0]q7;
  output [31:0]q8;
  output [31:0]q9;
  output [31:0]q10;
  output [31:0]q11;
  output [31:0]q12;
  output [31:0]q13;
  output [31:0]q14;
  output [31:0]q15;
  input [10:0]Q;
  input [9:0]ram14_reg_0;
  input [5:0]ram8_reg_0;
  input ap_enable_reg_pp2_iter0;
  input [1:0]ram9_reg_0;
  input [5:0]\j_reg_926_reg[5] ;
  input [5:0]\j_reg_926_reg[5]_0 ;
  input p_reg;
  input ap_enable_reg_pp2_iter1;
  input ap_clk;
  input ram0_reg_0;
  input ce15;
  input [31:0]ram14_reg_1;
  input we0;
  input [0:0]addr10;
  input [0:0]ram1_reg_0;
  input [0:0]ram2_reg_0;
  input [0:0]ram3_reg_0;
  input [0:0]ram4_reg_0;
  input [0:0]ram5_reg_0;
  input [0:0]ram6_reg_0;
  input [0:0]ram7_reg_0;
  input [0:0]ram8_reg_1;
  input [0:0]ram9_reg_1;
  input [0:0]ram10_reg_0;
  input [0:0]ram11_reg_0;
  input [0:0]ram12_reg_0;
  input [0:0]WEA;
  input ce0;

  wire [5:0]D;
  wire [10:0]Q;
  wire [0:0]WEA;
  wire \add_ln26_reg_3855_reg[2] ;
  wire [0:0]addr10;
  wire \ap_CS_fsm_reg[5] ;
  wire ap_clk;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter0_reg;
  wire ap_enable_reg_pp2_iter1;
  wire ce0;
  wire ce15;
  wire icmp_ln17_fu_1048_p2;
  wire \icmp_ln24_reg_3246_reg[0] ;
  wire \indvar_flatten7_reg_870_reg[6] ;
  wire \indvar_flatten7_reg_870_reg[9] ;
  wire [5:0]\j_reg_926_reg[5] ;
  wire [5:0]\j_reg_926_reg[5]_0 ;
  wire p_reg;
  wire [31:0]q0;
  wire [31:0]q1;
  wire [31:0]q10;
  wire [31:0]q11;
  wire [31:0]q12;
  wire [31:0]q13;
  wire [31:0]q14;
  wire [31:0]q15;
  wire [31:0]q2;
  wire [31:0]q3;
  wire [31:0]q4;
  wire [31:0]q5;
  wire [31:0]q6;
  wire [31:0]q7;
  wire [31:0]q8;
  wire [31:0]q9;
  wire ram0_reg_0;
  wire ram0_reg_i_12__0_n_0;
  wire ram0_reg_i_13__0_n_0;
  wire ram0_reg_i_14_n_0;
  wire ram0_reg_i_15_n_0;
  wire ram0_reg_i_16_n_0;
  wire ram0_reg_i_17_n_0;
  wire ram0_reg_i_18_n_0;
  wire ram0_reg_i_19__0_n_0;
  wire [0:0]ram10_reg_0;
  wire [0:0]ram11_reg_0;
  wire [0:0]ram12_reg_0;
  wire [9:0]ram14_reg_0;
  wire [31:0]ram14_reg_1;
  wire [0:0]ram1_reg_0;
  wire ram1_reg_i_1_n_0;
  wire [0:0]ram2_reg_0;
  wire ram2_reg_i_1_n_0;
  wire [0:0]ram3_reg_0;
  wire [0:0]ram4_reg_0;
  wire [0:0]ram5_reg_0;
  wire [0:0]ram6_reg_0;
  wire [0:0]ram7_reg_0;
  wire [5:0]ram8_reg_0;
  wire [0:0]ram8_reg_1;
  wire [1:0]ram9_reg_0;
  wire [0:0]ram9_reg_1;
  wire ram9_reg_i_1_n_0;
  wire [9:0]tempB_address0;
  wire we0;
  wire NLW_ram0_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram0_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram0_reg_DBITERR_UNCONNECTED;
  wire NLW_ram0_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram0_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram0_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram0_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram0_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram10_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram10_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram10_reg_DBITERR_UNCONNECTED;
  wire NLW_ram10_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram10_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram10_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram10_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram10_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram10_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram10_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram10_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram11_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram11_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram11_reg_DBITERR_UNCONNECTED;
  wire NLW_ram11_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram11_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram11_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram11_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram11_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram11_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram11_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram11_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram12_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram12_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram12_reg_DBITERR_UNCONNECTED;
  wire NLW_ram12_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram12_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram12_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram12_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram12_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram12_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram12_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram12_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram13_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram13_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram13_reg_DBITERR_UNCONNECTED;
  wire NLW_ram13_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram13_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram13_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram13_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram13_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram13_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram13_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram13_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram14_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram14_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram14_reg_DBITERR_UNCONNECTED;
  wire NLW_ram14_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram14_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram14_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram14_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram14_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram14_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram14_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram14_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram1_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram1_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram1_reg_DBITERR_UNCONNECTED;
  wire NLW_ram1_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram1_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram1_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram1_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram1_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram1_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram1_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram1_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram2_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram2_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram2_reg_DBITERR_UNCONNECTED;
  wire NLW_ram2_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram2_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram2_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram2_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram2_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram2_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram2_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram2_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram3_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram3_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram3_reg_DBITERR_UNCONNECTED;
  wire NLW_ram3_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram3_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram3_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram3_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram3_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram3_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram3_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram3_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram4_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram4_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram4_reg_DBITERR_UNCONNECTED;
  wire NLW_ram4_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram4_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram4_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram4_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram4_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram4_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram4_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram4_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram5_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram5_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram5_reg_DBITERR_UNCONNECTED;
  wire NLW_ram5_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram5_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram5_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram5_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram5_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram5_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram5_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram5_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram6_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram6_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram6_reg_DBITERR_UNCONNECTED;
  wire NLW_ram6_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram6_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram6_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram6_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram6_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram6_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram6_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram6_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram7_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram7_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram7_reg_DBITERR_UNCONNECTED;
  wire NLW_ram7_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram7_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram7_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram7_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram7_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram7_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram7_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram7_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram8_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram8_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram8_reg_DBITERR_UNCONNECTED;
  wire NLW_ram8_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram8_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram8_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram8_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram8_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram8_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram8_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram8_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram9_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram9_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram9_reg_DBITERR_UNCONNECTED;
  wire NLW_ram9_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram9_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram9_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram9_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram9_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram9_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram9_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram9_reg_RDADDRECC_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \add_ln24_1_reg_3241[10]_i_1 
       (.I0(ram9_reg_0[0]),
        .I1(ap_enable_reg_pp2_iter0),
        .O(\ap_CS_fsm_reg[5] ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \icmp_ln26_reg_3255[0]_i_1 
       (.I0(D[2]),
        .I1(D[4]),
        .I2(D[1]),
        .I3(D[3]),
        .I4(D[0]),
        .I5(D[5]),
        .O(\add_ln26_reg_3855_reg[2] ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \j_reg_926[0]_i_1 
       (.I0(\j_reg_926_reg[5]_0 [0]),
        .I1(p_reg),
        .I2(ram9_reg_0[0]),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(\j_reg_926_reg[5] [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \j_reg_926[1]_i_1 
       (.I0(\j_reg_926_reg[5]_0 [1]),
        .I1(p_reg),
        .I2(ram9_reg_0[0]),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(\j_reg_926_reg[5] [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \j_reg_926[2]_i_1 
       (.I0(\j_reg_926_reg[5]_0 [2]),
        .I1(p_reg),
        .I2(ram9_reg_0[0]),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(\j_reg_926_reg[5] [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \j_reg_926[3]_i_1 
       (.I0(\j_reg_926_reg[5]_0 [3]),
        .I1(p_reg),
        .I2(ram9_reg_0[0]),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(\j_reg_926_reg[5] [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \j_reg_926[4]_i_1 
       (.I0(\j_reg_926_reg[5]_0 [4]),
        .I1(p_reg),
        .I2(ram9_reg_0[0]),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(\j_reg_926_reg[5] [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \j_reg_926[5]_i_1 
       (.I0(\j_reg_926_reg[5]_0 [5]),
        .I1(p_reg),
        .I2(ram9_reg_0[0]),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(\j_reg_926_reg[5] [5]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'h0004)) 
    \jb_reg_892[5]_i_4 
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(\indvar_flatten7_reg_870_reg[9] ));
  LUT4 #(
    .INIT(16'h0001)) 
    \jb_reg_892[5]_i_5 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\indvar_flatten7_reg_870_reg[6] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempB_U/matrixmul_tempA_ram_U/ram0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram0_reg
       (.ADDRARDADDR({1'b1,tempB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,ram0_reg_i_12__0_n_0,ram0_reg_i_13__0_n_0,ram0_reg_i_14_n_0,ram0_reg_i_15_n_0,ram0_reg_i_16_n_0,ram0_reg_i_17_n_0,ram0_reg_i_18_n_0,ram0_reg_i_19__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram0_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram0_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram0_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(q0),
        .DOBDO(q1),
        .DOPADOP(NLW_ram0_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram0_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram0_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram0_reg_0),
        .ENBWREN(ce15),
        .INJECTDBITERR(NLW_ram0_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram0_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram0_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram0_reg_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    ram0_reg_i_10
       (.I0(ram14_reg_0[1]),
        .I1(ram8_reg_0[1]),
        .I2(D[1]),
        .I3(\add_ln26_reg_3855_reg[2] ),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(ap_enable_reg_pp2_iter0_reg),
        .O(tempB_address0[1]));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    ram0_reg_i_11__0
       (.I0(ram14_reg_0[0]),
        .I1(ram8_reg_0[0]),
        .I2(D[0]),
        .I3(\add_ln26_reg_3855_reg[2] ),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(ap_enable_reg_pp2_iter0_reg),
        .O(tempB_address0[0]));
  LUT2 #(
    .INIT(4'hB)) 
    ram0_reg_i_12__0
       (.I0(ram8_reg_0[5]),
        .I1(ram9_reg_0[1]),
        .O(ram0_reg_i_12__0_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    ram0_reg_i_13__0
       (.I0(ram8_reg_0[5]),
        .I1(ram9_reg_0[1]),
        .O(ram0_reg_i_13__0_n_0));
  LUT6 #(
    .INIT(64'h000000E2FFFF00E2)) 
    ram0_reg_i_14
       (.I0(\j_reg_926_reg[5] [5]),
        .I1(\icmp_ln24_reg_3246_reg[0] ),
        .I2(\j_reg_926_reg[5]_0 [5]),
        .I3(\add_ln26_reg_3855_reg[2] ),
        .I4(ram9_reg_0[1]),
        .I5(ram8_reg_0[5]),
        .O(ram0_reg_i_14_n_0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    ram0_reg_i_15
       (.I0(ram8_reg_0[4]),
        .I1(ram9_reg_0[1]),
        .I2(\j_reg_926_reg[5] [4]),
        .I3(\icmp_ln24_reg_3246_reg[0] ),
        .I4(\j_reg_926_reg[5]_0 [4]),
        .I5(\add_ln26_reg_3855_reg[2] ),
        .O(ram0_reg_i_15_n_0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    ram0_reg_i_16
       (.I0(ram8_reg_0[3]),
        .I1(ram9_reg_0[1]),
        .I2(\j_reg_926_reg[5] [3]),
        .I3(\icmp_ln24_reg_3246_reg[0] ),
        .I4(\j_reg_926_reg[5]_0 [3]),
        .I5(\add_ln26_reg_3855_reg[2] ),
        .O(ram0_reg_i_16_n_0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    ram0_reg_i_17
       (.I0(ram8_reg_0[2]),
        .I1(ram9_reg_0[1]),
        .I2(\j_reg_926_reg[5] [2]),
        .I3(\icmp_ln24_reg_3246_reg[0] ),
        .I4(\j_reg_926_reg[5]_0 [2]),
        .I5(\add_ln26_reg_3855_reg[2] ),
        .O(ram0_reg_i_17_n_0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    ram0_reg_i_18
       (.I0(ram8_reg_0[1]),
        .I1(ram9_reg_0[1]),
        .I2(\j_reg_926_reg[5] [1]),
        .I3(\icmp_ln24_reg_3246_reg[0] ),
        .I4(\j_reg_926_reg[5]_0 [1]),
        .I5(\add_ln26_reg_3855_reg[2] ),
        .O(ram0_reg_i_18_n_0));
  LUT6 #(
    .INIT(64'h88888888BBB888B8)) 
    ram0_reg_i_19__0
       (.I0(ram8_reg_0[0]),
        .I1(ram9_reg_0[1]),
        .I2(\j_reg_926_reg[5] [0]),
        .I3(\icmp_ln24_reg_3246_reg[0] ),
        .I4(\j_reg_926_reg[5]_0 [0]),
        .I5(\add_ln26_reg_3855_reg[2] ),
        .O(ram0_reg_i_19__0_n_0));
  LUT5 #(
    .INIT(32'h00000008)) 
    ram0_reg_i_21
       (.I0(\indvar_flatten7_reg_870_reg[6] ),
        .I1(\indvar_flatten7_reg_870_reg[9] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(icmp_ln17_fu_1048_p2));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ram0_reg_i_27
       (.I0(ap_enable_reg_pp2_iter0),
        .I1(ram9_reg_0[1]),
        .O(ap_enable_reg_pp2_iter0_reg));
  LUT6 #(
    .INIT(64'hEEEAE2EAEEEAEEEA)) 
    ram0_reg_i_2__0
       (.I0(ram14_reg_0[9]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ram9_reg_0[1]),
        .I3(ram9_reg_0[0]),
        .I4(\add_ln26_reg_3855_reg[2] ),
        .I5(D[5]),
        .O(tempB_address0[9]));
  LUT6 #(
    .INIT(64'hEEEAE2EAEEEAEEEA)) 
    ram0_reg_i_3__0
       (.I0(ram14_reg_0[8]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ram9_reg_0[1]),
        .I3(ram9_reg_0[0]),
        .I4(\add_ln26_reg_3855_reg[2] ),
        .I5(D[5]),
        .O(tempB_address0[8]));
  LUT6 #(
    .INIT(64'hEEEAE2EAEEEAEEEA)) 
    ram0_reg_i_4__0
       (.I0(ram14_reg_0[7]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ram9_reg_0[1]),
        .I3(ram9_reg_0[0]),
        .I4(\add_ln26_reg_3855_reg[2] ),
        .I5(D[5]),
        .O(tempB_address0[7]));
  LUT6 #(
    .INIT(64'hCCCCCCCCFF0FAAAA)) 
    ram0_reg_i_5__0
       (.I0(ram14_reg_0[6]),
        .I1(ram8_reg_0[5]),
        .I2(D[5]),
        .I3(\add_ln26_reg_3855_reg[2] ),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(ap_enable_reg_pp2_iter0_reg),
        .O(tempB_address0[6]));
  LUT6 #(
    .INIT(64'h33333333FF0FAAAA)) 
    ram0_reg_i_6__0
       (.I0(ram14_reg_0[5]),
        .I1(ram8_reg_0[5]),
        .I2(D[5]),
        .I3(\add_ln26_reg_3855_reg[2] ),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(ap_enable_reg_pp2_iter0_reg),
        .O(tempB_address0[5]));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    ram0_reg_i_7__0
       (.I0(ram14_reg_0[4]),
        .I1(ram8_reg_0[4]),
        .I2(D[4]),
        .I3(\add_ln26_reg_3855_reg[2] ),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(ap_enable_reg_pp2_iter0_reg),
        .O(tempB_address0[4]));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    ram0_reg_i_8__0
       (.I0(ram14_reg_0[3]),
        .I1(ram8_reg_0[3]),
        .I2(D[3]),
        .I3(\add_ln26_reg_3855_reg[2] ),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(ap_enable_reg_pp2_iter0_reg),
        .O(tempB_address0[3]));
  LUT6 #(
    .INIT(64'hCCCCCCCC00F0AAAA)) 
    ram0_reg_i_9__0
       (.I0(ram14_reg_0[2]),
        .I1(ram8_reg_0[2]),
        .I2(D[2]),
        .I3(\add_ln26_reg_3855_reg[2] ),
        .I4(\ap_CS_fsm_reg[5] ),
        .I5(ap_enable_reg_pp2_iter0_reg),
        .O(tempB_address0[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempB_U/matrixmul_tempA_ram_U/ram10" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram10_reg
       (.ADDRARDADDR({1'b1,tempB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b1,1'b0,ram1_reg_i_1_n_0,ram0_reg_i_14_n_0,ram0_reg_i_15_n_0,ram0_reg_i_16_n_0,ram0_reg_i_17_n_0,ram0_reg_i_18_n_0,ram0_reg_i_19__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram10_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram10_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram10_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram10_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q11),
        .DOPADOP(NLW_ram10_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram10_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram10_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce15),
        .INJECTDBITERR(NLW_ram10_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram10_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram10_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram10_reg_SBITERR_UNCONNECTED),
        .WEA({ram10_reg_0,ram10_reg_0,ram10_reg_0,ram10_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempB_U/matrixmul_tempA_ram_U/ram11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram11_reg
       (.ADDRARDADDR({1'b1,tempB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,ram1_reg_i_1_n_0,ram0_reg_i_13__0_n_0,ram0_reg_i_13__0_n_0,ram0_reg_i_14_n_0,ram0_reg_i_15_n_0,ram0_reg_i_16_n_0,ram0_reg_i_17_n_0,ram0_reg_i_18_n_0,ram0_reg_i_19__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram11_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram11_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram11_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram11_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q12),
        .DOPADOP(NLW_ram11_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram11_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram11_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce15),
        .INJECTDBITERR(NLW_ram11_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram11_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram11_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram11_reg_SBITERR_UNCONNECTED),
        .WEA({ram11_reg_0,ram11_reg_0,ram11_reg_0,ram11_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempB_U/matrixmul_tempA_ram_U/ram12" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram12_reg
       (.ADDRARDADDR({1'b1,tempB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b1,ram1_reg_i_1_n_0,ram0_reg_i_14_n_0,ram0_reg_i_15_n_0,ram0_reg_i_16_n_0,ram0_reg_i_17_n_0,ram0_reg_i_18_n_0,ram0_reg_i_19__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram12_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram12_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram12_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram12_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q13),
        .DOPADOP(NLW_ram12_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram12_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram12_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce15),
        .INJECTDBITERR(NLW_ram12_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram12_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram12_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram12_reg_SBITERR_UNCONNECTED),
        .WEA({ram12_reg_0,ram12_reg_0,ram12_reg_0,ram12_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempB_U/matrixmul_tempA_ram_U/ram13" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram13_reg
       (.ADDRARDADDR({1'b1,tempB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,ram1_reg_i_1_n_0,ram0_reg_i_13__0_n_0,ram0_reg_i_14_n_0,ram0_reg_i_15_n_0,ram0_reg_i_16_n_0,ram0_reg_i_17_n_0,ram0_reg_i_18_n_0,ram0_reg_i_19__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram13_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram13_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram13_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram13_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q14),
        .DOPADOP(NLW_ram13_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram13_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram13_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce15),
        .INJECTDBITERR(NLW_ram13_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram13_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram13_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram13_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempB_U/matrixmul_tempA_ram_U/ram14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram14_reg
       (.ADDRARDADDR({1'b1,tempB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b0,1'b0,ram1_reg_i_1_n_0,ram0_reg_i_14_n_0,ram0_reg_i_15_n_0,ram0_reg_i_16_n_0,ram0_reg_i_17_n_0,ram0_reg_i_18_n_0,ram0_reg_i_19__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram14_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram14_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram14_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram14_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q15),
        .DOPADOP(NLW_ram14_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram14_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram14_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce15),
        .INJECTDBITERR(NLW_ram14_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram14_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram14_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram14_reg_SBITERR_UNCONNECTED),
        .WEA({ce0,ce0,ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempB_U/matrixmul_tempA_ram_U/ram1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram1_reg
       (.ADDRARDADDR({1'b1,tempB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,addr10,ram1_reg_i_1_n_0,ram0_reg_i_14_n_0,ram0_reg_i_15_n_0,ram0_reg_i_16_n_0,ram0_reg_i_17_n_0,ram0_reg_i_18_n_0,ram0_reg_i_19__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram1_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram1_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram1_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram1_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q2),
        .DOPADOP(NLW_ram1_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram1_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram1_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce15),
        .INJECTDBITERR(NLW_ram1_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram1_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram1_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram1_reg_SBITERR_UNCONNECTED),
        .WEA({ram1_reg_0,ram1_reg_0,ram1_reg_0,ram1_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h8)) 
    ram1_reg_i_1
       (.I0(ram9_reg_0[1]),
        .I1(ram8_reg_0[5]),
        .O(ram1_reg_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempB_U/matrixmul_tempA_ram_U/ram2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram2_reg
       (.ADDRARDADDR({1'b1,tempB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,ram0_reg_i_12__0_n_0,ram2_reg_i_1_n_0,ram0_reg_i_13__0_n_0,ram0_reg_i_14_n_0,ram0_reg_i_15_n_0,ram0_reg_i_16_n_0,ram0_reg_i_17_n_0,ram0_reg_i_18_n_0,ram0_reg_i_19__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram2_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram2_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram2_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram2_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q3),
        .DOPADOP(NLW_ram2_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram2_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram2_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce15),
        .INJECTDBITERR(NLW_ram2_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram2_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram2_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram2_reg_SBITERR_UNCONNECTED),
        .WEA({ram2_reg_0,ram2_reg_0,ram2_reg_0,ram2_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    ram2_reg_i_1
       (.I0(ram9_reg_0[1]),
        .I1(ram8_reg_0[5]),
        .O(ram2_reg_i_1_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempB_U/matrixmul_tempA_ram_U/ram3" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram3_reg
       (.ADDRARDADDR({1'b1,tempB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,addr10,ram9_reg_0[1],ram1_reg_i_1_n_0,ram0_reg_i_14_n_0,ram0_reg_i_15_n_0,ram0_reg_i_16_n_0,ram0_reg_i_17_n_0,ram0_reg_i_18_n_0,ram0_reg_i_19__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram3_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram3_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram3_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram3_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q4),
        .DOPADOP(NLW_ram3_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram3_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram3_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce15),
        .INJECTDBITERR(NLW_ram3_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram3_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram3_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram3_reg_SBITERR_UNCONNECTED),
        .WEA({ram3_reg_0,ram3_reg_0,ram3_reg_0,ram3_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempB_U/matrixmul_tempA_ram_U/ram4" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram4_reg
       (.ADDRARDADDR({1'b1,tempB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b0,ram0_reg_i_12__0_n_0,ram0_reg_i_13__0_n_0,ram0_reg_i_14_n_0,ram0_reg_i_15_n_0,ram0_reg_i_16_n_0,ram0_reg_i_17_n_0,ram0_reg_i_18_n_0,ram0_reg_i_19__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram4_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram4_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram4_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram4_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q5),
        .DOPADOP(NLW_ram4_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram4_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram4_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce15),
        .INJECTDBITERR(NLW_ram4_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram4_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram4_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram4_reg_SBITERR_UNCONNECTED),
        .WEA({ram4_reg_0,ram4_reg_0,ram4_reg_0,ram4_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempB_U/matrixmul_tempA_ram_U/ram5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram5_reg
       (.ADDRARDADDR({1'b1,tempB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b0,addr10,ram1_reg_i_1_n_0,ram0_reg_i_14_n_0,ram0_reg_i_15_n_0,ram0_reg_i_16_n_0,ram0_reg_i_17_n_0,ram0_reg_i_18_n_0,ram0_reg_i_19__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram5_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram5_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram5_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram5_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q6),
        .DOPADOP(NLW_ram5_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram5_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram5_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce15),
        .INJECTDBITERR(NLW_ram5_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram5_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram5_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram5_reg_SBITERR_UNCONNECTED),
        .WEA({ram5_reg_0,ram5_reg_0,ram5_reg_0,ram5_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempB_U/matrixmul_tempA_ram_U/ram6" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram6_reg
       (.ADDRARDADDR({1'b1,tempB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram0_reg_i_12__0_n_0,ram2_reg_i_1_n_0,ram2_reg_i_1_n_0,ram0_reg_i_13__0_n_0,ram0_reg_i_14_n_0,ram0_reg_i_15_n_0,ram0_reg_i_16_n_0,ram0_reg_i_17_n_0,ram0_reg_i_18_n_0,ram0_reg_i_19__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram6_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram6_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram6_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram6_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q7),
        .DOPADOP(NLW_ram6_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram6_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram6_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce15),
        .INJECTDBITERR(NLW_ram6_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram6_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram6_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram6_reg_SBITERR_UNCONNECTED),
        .WEA({ram6_reg_0,ram6_reg_0,ram6_reg_0,ram6_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempB_U/matrixmul_tempA_ram_U/ram7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram7_reg
       (.ADDRARDADDR({1'b1,tempB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,addr10,ram9_reg_0[1],ram9_reg_0[1],ram1_reg_i_1_n_0,ram0_reg_i_14_n_0,ram0_reg_i_15_n_0,ram0_reg_i_16_n_0,ram0_reg_i_17_n_0,ram0_reg_i_18_n_0,ram0_reg_i_19__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram7_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram7_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram7_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram7_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q8),
        .DOPADOP(NLW_ram7_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram7_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram7_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce15),
        .INJECTDBITERR(NLW_ram7_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram7_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram7_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram7_reg_SBITERR_UNCONNECTED),
        .WEA({ram7_reg_0,ram7_reg_0,ram7_reg_0,ram7_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempB_U/matrixmul_tempA_ram_U/ram8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram8_reg
       (.ADDRARDADDR({1'b1,tempB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b1,ram0_reg_i_12__0_n_0,ram0_reg_i_13__0_n_0,ram0_reg_i_14_n_0,ram0_reg_i_15_n_0,ram0_reg_i_16_n_0,ram0_reg_i_17_n_0,ram0_reg_i_18_n_0,ram0_reg_i_19__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram8_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram8_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram8_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram8_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q9),
        .DOPADOP(NLW_ram8_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram8_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram8_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce15),
        .INJECTDBITERR(NLW_ram8_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram8_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram8_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram8_reg_SBITERR_UNCONNECTED),
        .WEA({ram8_reg_1,ram8_reg_1,ram8_reg_1,ram8_reg_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempB_U/matrixmul_tempA_ram_U/ram9" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram9_reg
       (.ADDRARDADDR({1'b1,tempB_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b0,1'b1,addr10,ram9_reg_0[1],ram9_reg_i_1_n_0,ram0_reg_i_15_n_0,ram0_reg_i_16_n_0,ram0_reg_i_17_n_0,ram0_reg_i_18_n_0,ram0_reg_i_19__0_n_0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram9_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram9_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram9_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_1),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram9_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q10),
        .DOPADOP(NLW_ram9_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram9_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram9_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce15),
        .INJECTDBITERR(NLW_ram9_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram9_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram9_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram9_reg_SBITERR_UNCONNECTED),
        .WEA({ram9_reg_1,ram9_reg_1,ram9_reg_1,ram9_reg_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hFFFF00E2000000E2)) 
    ram9_reg_i_1
       (.I0(\j_reg_926_reg[5] [5]),
        .I1(\icmp_ln24_reg_3246_reg[0] ),
        .I2(\j_reg_926_reg[5]_0 [5]),
        .I3(\add_ln26_reg_3855_reg[2] ),
        .I4(ram9_reg_0[1]),
        .I5(ram8_reg_0[5]),
        .O(ram9_reg_i_1_n_0));
  LUT3 #(
    .INIT(8'h40)) 
    tmp_product_i_1
       (.I0(p_reg),
        .I1(ram9_reg_0[0]),
        .I2(ap_enable_reg_pp2_iter1),
        .O(\icmp_ln24_reg_3246_reg[0] ));
endmodule

(* ORIG_REF_NAME = "matrixmul_tempA_ram" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_matrixmul_tempA_ram_34
   (icmp_ln12_fu_976_p2,
    \indvar_flatten_reg_837_reg[6] ,
    \indvar_flatten_reg_837_reg[9] ,
    trunc_ln36_fu_2078_p1,
    \select_ln24_1_reg_3525_reg[0] ,
    \select_ln24_1_reg_3525_reg[1] ,
    ce1,
    \select_ln24_1_reg_3525_reg[2] ,
    \i_reg_914_reg[2] ,
    \select_ln24_1_reg_3525_reg[3] ,
    \select_ln24_1_reg_3525_reg[4] ,
    ap_enable_reg_pp0_iter1_reg,
    addr15,
    q0,
    q1,
    q2,
    q3,
    q4,
    q5,
    q6,
    q7,
    q8,
    q9,
    q10,
    q11,
    q12,
    q13,
    q14,
    q15,
    Q,
    ram6_reg_0,
    ap_enable_reg_pp2_iter0,
    ram14_reg_0,
    ram14_reg_1,
    add_ln24_1_reg_32410,
    tempA_address01,
    add_ln24_reg_3250,
    icmp_ln26_reg_3255,
    \select_ln24_1_reg_3525_reg[4]_0 ,
    ram14_reg_2,
    indvar_flatten47_reg_9031,
    \i_reg_914_reg[4] ,
    \i_reg_914_reg[3] ,
    ap_enable_reg_pp2_iter1,
    ram14_reg_3,
    ap_clk,
    ram0_reg_0,
    ram14_reg_4,
    we0,
    ram1_reg_0,
    ram2_reg_0,
    ram3_reg_0,
    ram4_reg_0,
    ram5_reg_0,
    ram6_reg_1,
    ram7_reg_0,
    ram8_reg_0,
    ram9_reg_0,
    ram10_reg_0,
    ram11_reg_0,
    ram12_reg_0,
    WEA,
    ce0);
  output icmp_ln12_fu_976_p2;
  output \indvar_flatten_reg_837_reg[6] ;
  output \indvar_flatten_reg_837_reg[9] ;
  output [4:0]trunc_ln36_fu_2078_p1;
  output \select_ln24_1_reg_3525_reg[0] ;
  output \select_ln24_1_reg_3525_reg[1] ;
  output ce1;
  output \select_ln24_1_reg_3525_reg[2] ;
  output \i_reg_914_reg[2] ;
  output \select_ln24_1_reg_3525_reg[3] ;
  output \select_ln24_1_reg_3525_reg[4] ;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]addr15;
  output [31:0]q0;
  output [31:0]q1;
  output [31:0]q2;
  output [31:0]q3;
  output [31:0]q4;
  output [31:0]q5;
  output [31:0]q6;
  output [31:0]q7;
  output [31:0]q8;
  output [31:0]q9;
  output [31:0]q10;
  output [31:0]q11;
  output [31:0]q12;
  output [31:0]q13;
  output [31:0]q14;
  output [31:0]q15;
  input [10:0]Q;
  input [2:0]ram6_reg_0;
  input ap_enable_reg_pp2_iter0;
  input [9:0]ram14_reg_0;
  input ram14_reg_1;
  input add_ln24_1_reg_32410;
  input tempA_address01;
  input [4:0]add_ln24_reg_3250;
  input icmp_ln26_reg_3255;
  input [4:0]\select_ln24_1_reg_3525_reg[4]_0 ;
  input [4:0]ram14_reg_2;
  input indvar_flatten47_reg_9031;
  input [4:0]\i_reg_914_reg[4] ;
  input \i_reg_914_reg[3] ;
  input ap_enable_reg_pp2_iter1;
  input ram14_reg_3;
  input ap_clk;
  input ram0_reg_0;
  input [31:0]ram14_reg_4;
  input we0;
  input [0:0]ram1_reg_0;
  input [0:0]ram2_reg_0;
  input [0:0]ram3_reg_0;
  input [0:0]ram4_reg_0;
  input [0:0]ram5_reg_0;
  input [0:0]ram6_reg_1;
  input [0:0]ram7_reg_0;
  input [0:0]ram8_reg_0;
  input [0:0]ram9_reg_0;
  input [0:0]ram10_reg_0;
  input [0:0]ram11_reg_0;
  input [0:0]ram12_reg_0;
  input [0:0]WEA;
  input ce0;

  wire [10:0]Q;
  wire [0:0]WEA;
  wire add_ln24_1_reg_32410;
  wire [4:0]add_ln24_reg_3250;
  wire [0:0]addr15;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1_reg;
  wire ap_enable_reg_pp2_iter0;
  wire ap_enable_reg_pp2_iter1;
  wire ce0;
  wire ce1;
  wire \i_reg_914_reg[2] ;
  wire \i_reg_914_reg[3] ;
  wire [4:0]\i_reg_914_reg[4] ;
  wire icmp_ln12_fu_976_p2;
  wire icmp_ln26_reg_3255;
  wire indvar_flatten47_reg_9031;
  wire \indvar_flatten_reg_837_reg[6] ;
  wire \indvar_flatten_reg_837_reg[9] ;
  wire [31:0]q0;
  wire [31:0]q1;
  wire [31:0]q10;
  wire [31:0]q11;
  wire [31:0]q12;
  wire [31:0]q13;
  wire [31:0]q14;
  wire [31:0]q15;
  wire [31:0]q2;
  wire [31:0]q3;
  wire [31:0]q4;
  wire [31:0]q5;
  wire [31:0]q6;
  wire [31:0]q7;
  wire [31:0]q8;
  wire [31:0]q9;
  wire ram0_reg_0;
  wire ram0_reg_i_13_n_0;
  wire ram0_reg_i_14__0_n_0;
  wire ram0_reg_i_15__0_n_0;
  wire ram0_reg_i_16__0_n_0;
  wire ram0_reg_i_17__0_n_0;
  wire ram0_reg_i_21__0_n_0;
  wire ram0_reg_i_23_n_0;
  wire ram0_reg_i_24_n_0;
  wire ram0_reg_i_25_n_0;
  wire ram0_reg_i_26_n_0;
  wire [0:0]ram10_reg_0;
  wire [0:0]ram11_reg_0;
  wire [0:0]ram12_reg_0;
  wire [9:0]ram14_reg_0;
  wire ram14_reg_1;
  wire [4:0]ram14_reg_2;
  wire ram14_reg_3;
  wire [31:0]ram14_reg_4;
  wire ram14_reg_i_1_n_0;
  wire ram14_reg_i_2_n_0;
  wire ram14_reg_i_3_n_0;
  wire ram14_reg_i_4_n_0;
  wire ram14_reg_i_5_n_0;
  wire [0:0]ram1_reg_0;
  wire [0:0]ram2_reg_0;
  wire [0:0]ram3_reg_0;
  wire [0:0]ram4_reg_0;
  wire [0:0]ram5_reg_0;
  wire [2:0]ram6_reg_0;
  wire [0:0]ram6_reg_1;
  wire [0:0]ram7_reg_0;
  wire [0:0]ram8_reg_0;
  wire [0:0]ram9_reg_0;
  wire \select_ln24_1_reg_3525_reg[0] ;
  wire \select_ln24_1_reg_3525_reg[1] ;
  wire \select_ln24_1_reg_3525_reg[2] ;
  wire \select_ln24_1_reg_3525_reg[3] ;
  wire \select_ln24_1_reg_3525_reg[4] ;
  wire [4:0]\select_ln24_1_reg_3525_reg[4]_0 ;
  wire [9:0]tempA_address0;
  wire tempA_address01;
  wire [4:0]trunc_ln36_fu_2078_p1;
  wire we0;
  wire NLW_ram0_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram0_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram0_reg_DBITERR_UNCONNECTED;
  wire NLW_ram0_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram0_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram0_reg_SBITERR_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram0_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram0_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram0_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram10_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram10_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram10_reg_DBITERR_UNCONNECTED;
  wire NLW_ram10_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram10_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram10_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram10_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram10_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram10_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram10_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram10_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram11_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram11_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram11_reg_DBITERR_UNCONNECTED;
  wire NLW_ram11_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram11_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram11_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram11_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram11_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram11_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram11_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram11_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram12_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram12_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram12_reg_DBITERR_UNCONNECTED;
  wire NLW_ram12_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram12_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram12_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram12_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram12_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram12_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram12_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram12_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram13_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram13_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram13_reg_DBITERR_UNCONNECTED;
  wire NLW_ram13_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram13_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram13_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram13_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram13_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram13_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram13_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram13_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram14_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram14_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram14_reg_DBITERR_UNCONNECTED;
  wire NLW_ram14_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram14_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram14_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram14_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram14_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram14_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram14_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram14_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram1_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram1_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram1_reg_DBITERR_UNCONNECTED;
  wire NLW_ram1_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram1_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram1_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram1_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram1_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram1_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram1_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram1_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram2_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram2_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram2_reg_DBITERR_UNCONNECTED;
  wire NLW_ram2_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram2_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram2_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram2_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram2_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram2_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram2_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram2_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram3_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram3_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram3_reg_DBITERR_UNCONNECTED;
  wire NLW_ram3_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram3_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram3_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram3_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram3_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram3_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram3_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram3_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram4_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram4_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram4_reg_DBITERR_UNCONNECTED;
  wire NLW_ram4_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram4_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram4_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram4_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram4_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram4_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram4_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram4_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram5_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram5_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram5_reg_DBITERR_UNCONNECTED;
  wire NLW_ram5_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram5_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram5_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram5_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram5_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram5_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram5_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram5_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram6_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram6_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram6_reg_DBITERR_UNCONNECTED;
  wire NLW_ram6_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram6_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram6_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram6_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram6_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram6_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram6_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram6_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram7_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram7_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram7_reg_DBITERR_UNCONNECTED;
  wire NLW_ram7_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram7_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram7_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram7_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram7_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram7_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram7_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram7_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram8_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram8_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram8_reg_DBITERR_UNCONNECTED;
  wire NLW_ram8_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram8_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram8_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram8_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram8_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram8_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram8_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram8_reg_RDADDRECC_UNCONNECTED;
  wire NLW_ram9_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_ram9_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_ram9_reg_DBITERR_UNCONNECTED;
  wire NLW_ram9_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_ram9_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_ram9_reg_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ram9_reg_DOADO_UNCONNECTED;
  wire [3:0]NLW_ram9_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_ram9_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_ram9_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ram9_reg_RDADDRECC_UNCONNECTED;

  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_914[0]_i_1 
       (.I0(\i_reg_914_reg[4] [0]),
        .I1(\i_reg_914_reg[3] ),
        .I2(ram6_reg_0[1]),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(\select_ln24_1_reg_3525_reg[4]_0 [0]),
        .O(\select_ln24_1_reg_3525_reg[0] ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_914[1]_i_1 
       (.I0(\i_reg_914_reg[4] [1]),
        .I1(\i_reg_914_reg[3] ),
        .I2(ram6_reg_0[1]),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(\select_ln24_1_reg_3525_reg[4]_0 [1]),
        .O(\select_ln24_1_reg_3525_reg[1] ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_914[2]_i_1 
       (.I0(\i_reg_914_reg[4] [2]),
        .I1(\i_reg_914_reg[3] ),
        .I2(ram6_reg_0[1]),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(\select_ln24_1_reg_3525_reg[4]_0 [2]),
        .O(\select_ln24_1_reg_3525_reg[2] ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_914[3]_i_1 
       (.I0(\i_reg_914_reg[4] [3]),
        .I1(\i_reg_914_reg[3] ),
        .I2(ram6_reg_0[1]),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(\select_ln24_1_reg_3525_reg[4]_0 [3]),
        .O(\select_ln24_1_reg_3525_reg[3] ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \i_reg_914[4]_i_1 
       (.I0(\i_reg_914_reg[4] [4]),
        .I1(\i_reg_914_reg[3] ),
        .I2(ram6_reg_0[1]),
        .I3(ap_enable_reg_pp2_iter1),
        .I4(\select_ln24_1_reg_3525_reg[4]_0 [4]),
        .O(\select_ln24_1_reg_3525_reg[4] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempA_U/matrixmul_tempA_ram_U/ram0" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram0_reg
       (.ADDRARDADDR({1'b1,tempA_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram0_reg_i_13_n_0,ram0_reg_i_14__0_n_0,ram0_reg_i_15__0_n_0,ram0_reg_i_16__0_n_0,ram0_reg_i_17__0_n_0,1'b1,1'b1,addr15,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram0_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram0_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram0_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(q0),
        .DOBDO(q1),
        .DOPADOP(NLW_ram0_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram0_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram0_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(ram0_reg_0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram0_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram0_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram0_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram0_reg_SBITERR_UNCONNECTED),
        .WEA({we0,we0,we0,we0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT4 #(
    .INIT(16'h2E2A)) 
    ram0_reg_i_10__0
       (.I0(ram14_reg_0[2]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ram6_reg_0[2]),
        .I3(ram6_reg_0[1]),
        .O(tempA_address0[2]));
  LUT4 #(
    .INIT(16'hFFC8)) 
    ram0_reg_i_11
       (.I0(ram6_reg_0[1]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ram6_reg_0[2]),
        .I3(ram14_reg_0[1]),
        .O(tempA_address0[1]));
  LUT4 #(
    .INIT(16'hFFC8)) 
    ram0_reg_i_12
       (.I0(ram6_reg_0[1]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ram6_reg_0[2]),
        .I3(ram14_reg_0[0]),
        .O(tempA_address0[0]));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram0_reg_i_13
       (.I0(trunc_ln36_fu_2078_p1[4]),
        .I1(ram6_reg_0[2]),
        .I2(\i_reg_914_reg[2] ),
        .I3(\select_ln24_1_reg_3525_reg[3] ),
        .I4(ram14_reg_1),
        .I5(\select_ln24_1_reg_3525_reg[4] ),
        .O(ram0_reg_i_13_n_0));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram0_reg_i_14__0
       (.I0(trunc_ln36_fu_2078_p1[3]),
        .I1(ram6_reg_0[2]),
        .I2(\i_reg_914_reg[2] ),
        .I3(ram14_reg_1),
        .I4(\select_ln24_1_reg_3525_reg[3] ),
        .O(ram0_reg_i_14__0_n_0));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram0_reg_i_15__0
       (.I0(trunc_ln36_fu_2078_p1[2]),
        .I1(ram6_reg_0[2]),
        .I2(\select_ln24_1_reg_3525_reg[0] ),
        .I3(\select_ln24_1_reg_3525_reg[1] ),
        .I4(ram14_reg_1),
        .I5(\select_ln24_1_reg_3525_reg[2] ),
        .O(ram0_reg_i_15__0_n_0));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram0_reg_i_16__0
       (.I0(trunc_ln36_fu_2078_p1[1]),
        .I1(ram6_reg_0[2]),
        .I2(\select_ln24_1_reg_3525_reg[0] ),
        .I3(ram14_reg_1),
        .I4(\select_ln24_1_reg_3525_reg[1] ),
        .O(ram0_reg_i_16__0_n_0));
  LUT6 #(
    .INIT(64'hB800B8FFB8FFB800)) 
    ram0_reg_i_17__0
       (.I0(add_ln24_reg_3250[0]),
        .I1(icmp_ln26_reg_3255),
        .I2(\select_ln24_1_reg_3525_reg[4]_0 [0]),
        .I3(ram6_reg_0[2]),
        .I4(ram14_reg_1),
        .I5(\select_ln24_1_reg_3525_reg[0] ),
        .O(ram0_reg_i_17__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    ram0_reg_i_18__0
       (.I0(ram6_reg_0[2]),
        .O(addr15));
  LUT3 #(
    .INIT(8'hC8)) 
    ram0_reg_i_2
       (.I0(ram6_reg_0[2]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ram6_reg_0[1]),
        .O(ce1));
  LUT5 #(
    .INIT(32'h00000008)) 
    ram0_reg_i_20
       (.I0(\indvar_flatten_reg_837_reg[6] ),
        .I1(\indvar_flatten_reg_837_reg[9] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[2]),
        .O(icmp_ln12_fu_976_p2));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    ram0_reg_i_21__0
       (.I0(tempA_address01),
        .I1(add_ln24_reg_3250[4]),
        .I2(icmp_ln26_reg_3255),
        .I3(\select_ln24_1_reg_3525_reg[4]_0 [4]),
        .I4(ce1),
        .I5(ram14_reg_0[9]),
        .O(ram0_reg_i_21__0_n_0));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    ram0_reg_i_22
       (.I0(\select_ln24_1_reg_3525_reg[4]_0 [2]),
        .I1(\i_reg_914_reg[4] [2]),
        .I2(\select_ln24_1_reg_3525_reg[0] ),
        .I3(\i_reg_914_reg[4] [1]),
        .I4(indvar_flatten47_reg_9031),
        .I5(\select_ln24_1_reg_3525_reg[4]_0 [1]),
        .O(\i_reg_914_reg[2] ));
  LUT3 #(
    .INIT(8'h20)) 
    ram0_reg_i_23
       (.I0(ram6_reg_0[1]),
        .I1(ram6_reg_0[2]),
        .I2(ap_enable_reg_pp2_iter0),
        .O(ram0_reg_i_23_n_0));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    ram0_reg_i_24
       (.I0(tempA_address01),
        .I1(add_ln24_reg_3250[3]),
        .I2(icmp_ln26_reg_3255),
        .I3(\select_ln24_1_reg_3525_reg[4]_0 [3]),
        .I4(ce1),
        .I5(ram14_reg_0[8]),
        .O(ram0_reg_i_24_n_0));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    ram0_reg_i_25
       (.I0(tempA_address01),
        .I1(add_ln24_reg_3250[2]),
        .I2(icmp_ln26_reg_3255),
        .I3(\select_ln24_1_reg_3525_reg[4]_0 [2]),
        .I4(ce1),
        .I5(ram14_reg_0[7]),
        .O(ram0_reg_i_25_n_0));
  LUT6 #(
    .INIT(64'h8A80FFFF8A808A80)) 
    ram0_reg_i_26
       (.I0(tempA_address01),
        .I1(add_ln24_reg_3250[1]),
        .I2(icmp_ln26_reg_3255),
        .I3(\select_ln24_1_reg_3525_reg[4]_0 [1]),
        .I4(ce1),
        .I5(ram14_reg_0[6]),
        .O(ram0_reg_i_26_n_0));
  LUT6 #(
    .INIT(64'hBFFFEAAAAAAAAAAA)) 
    ram0_reg_i_3
       (.I0(ram0_reg_i_21__0_n_0),
        .I1(\i_reg_914_reg[2] ),
        .I2(\select_ln24_1_reg_3525_reg[3] ),
        .I3(ram14_reg_1),
        .I4(\select_ln24_1_reg_3525_reg[4] ),
        .I5(ram0_reg_i_23_n_0),
        .O(tempA_address0[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram0_reg_i_30
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(Q[8]),
        .I3(Q[7]),
        .O(\indvar_flatten_reg_837_reg[9] ));
  LUT4 #(
    .INIT(16'h0001)) 
    ram0_reg_i_31
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[3]),
        .O(\indvar_flatten_reg_837_reg[6] ));
  LUT2 #(
    .INIT(4'h8)) 
    ram0_reg_i_32
       (.I0(ram14_reg_3),
        .I1(ram6_reg_0[0]),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT5 #(
    .INIT(32'hBFEAAAAA)) 
    ram0_reg_i_4
       (.I0(ram0_reg_i_24_n_0),
        .I1(\i_reg_914_reg[2] ),
        .I2(ram14_reg_1),
        .I3(\select_ln24_1_reg_3525_reg[3] ),
        .I4(ram0_reg_i_23_n_0),
        .O(tempA_address0[8]));
  LUT6 #(
    .INIT(64'hBFFFEAAAAAAAAAAA)) 
    ram0_reg_i_5
       (.I0(ram0_reg_i_25_n_0),
        .I1(\select_ln24_1_reg_3525_reg[0] ),
        .I2(\select_ln24_1_reg_3525_reg[1] ),
        .I3(ram14_reg_1),
        .I4(\select_ln24_1_reg_3525_reg[2] ),
        .I5(ram0_reg_i_23_n_0),
        .O(tempA_address0[7]));
  LUT5 #(
    .INIT(32'hBFEAAAAA)) 
    ram0_reg_i_6
       (.I0(ram0_reg_i_26_n_0),
        .I1(\select_ln24_1_reg_3525_reg[0] ),
        .I2(ram14_reg_1),
        .I3(\select_ln24_1_reg_3525_reg[1] ),
        .I4(ram0_reg_i_23_n_0),
        .O(tempA_address0[6]));
  LUT6 #(
    .INIT(64'hCCCCCCCC0FF0AAAA)) 
    ram0_reg_i_7
       (.I0(ram14_reg_0[5]),
        .I1(trunc_ln36_fu_2078_p1[0]),
        .I2(ram14_reg_1),
        .I3(\select_ln24_1_reg_3525_reg[0] ),
        .I4(add_ln24_1_reg_32410),
        .I5(tempA_address01),
        .O(tempA_address0[5]));
  LUT4 #(
    .INIT(16'hFFC8)) 
    ram0_reg_i_8
       (.I0(ram6_reg_0[1]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ram6_reg_0[2]),
        .I3(ram14_reg_0[4]),
        .O(tempA_address0[4]));
  LUT4 #(
    .INIT(16'hFFC8)) 
    ram0_reg_i_9
       (.I0(ram6_reg_0[1]),
        .I1(ap_enable_reg_pp2_iter0),
        .I2(ram6_reg_0[2]),
        .I3(ram14_reg_0[3]),
        .O(tempA_address0[3]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempA_U/matrixmul_tempA_ram_U/ram10" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram10_reg
       (.ADDRARDADDR({1'b1,tempA_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram0_reg_i_13_n_0,ram0_reg_i_14__0_n_0,ram0_reg_i_15__0_n_0,ram0_reg_i_16__0_n_0,ram0_reg_i_17__0_n_0,1'b0,1'b1,addr15,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram10_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram10_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram10_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram10_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q11),
        .DOPADOP(NLW_ram10_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram10_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram10_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram10_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram10_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram10_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram10_reg_SBITERR_UNCONNECTED),
        .WEA({ram10_reg_0,ram10_reg_0,ram10_reg_0,ram10_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempA_U/matrixmul_tempA_ram_U/ram11" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram11_reg
       (.ADDRARDADDR({1'b1,tempA_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram0_reg_i_13_n_0,ram0_reg_i_14__0_n_0,ram0_reg_i_15__0_n_0,ram0_reg_i_16__0_n_0,ram0_reg_i_17__0_n_0,1'b0,1'b0,addr15,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram11_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram11_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram11_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram11_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q12),
        .DOPADOP(NLW_ram11_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram11_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram11_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram11_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram11_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram11_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram11_reg_SBITERR_UNCONNECTED),
        .WEA({ram11_reg_0,ram11_reg_0,ram11_reg_0,ram11_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempA_U/matrixmul_tempA_ram_U/ram12" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram12_reg
       (.ADDRARDADDR({1'b1,tempA_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram0_reg_i_13_n_0,ram0_reg_i_14__0_n_0,ram0_reg_i_15__0_n_0,ram0_reg_i_16__0_n_0,ram0_reg_i_17__0_n_0,1'b0,1'b0,addr15,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram12_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram12_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram12_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram12_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q13),
        .DOPADOP(NLW_ram12_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram12_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram12_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram12_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram12_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram12_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram12_reg_SBITERR_UNCONNECTED),
        .WEA({ram12_reg_0,ram12_reg_0,ram12_reg_0,ram12_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempA_U/matrixmul_tempA_ram_U/ram13" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram13_reg
       (.ADDRARDADDR({1'b1,tempA_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram0_reg_i_13_n_0,ram0_reg_i_14__0_n_0,ram0_reg_i_15__0_n_0,ram0_reg_i_16__0_n_0,ram0_reg_i_17__0_n_0,1'b0,1'b0,addr15,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram13_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram13_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram13_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram13_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q14),
        .DOPADOP(NLW_ram13_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram13_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram13_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram13_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram13_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram13_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram13_reg_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempA_U/matrixmul_tempA_ram_U/ram14" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram14_reg
       (.ADDRARDADDR({1'b1,tempA_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram14_reg_i_1_n_0,ram14_reg_i_2_n_0,ram14_reg_i_3_n_0,ram14_reg_i_4_n_0,ram14_reg_i_5_n_0,1'b0,1'b0,addr15,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram14_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram14_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram14_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram14_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q15),
        .DOPADOP(NLW_ram14_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram14_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram14_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram14_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram14_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram14_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram14_reg_SBITERR_UNCONNECTED),
        .WEA({ce0,ce0,ce0,ce0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram14_reg_i_1
       (.I0(ram14_reg_2[4]),
        .I1(ram6_reg_0[2]),
        .I2(\i_reg_914_reg[2] ),
        .I3(\select_ln24_1_reg_3525_reg[3] ),
        .I4(ram14_reg_1),
        .I5(\select_ln24_1_reg_3525_reg[4] ),
        .O(ram14_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram14_reg_i_2
       (.I0(ram14_reg_2[3]),
        .I1(ram6_reg_0[2]),
        .I2(\i_reg_914_reg[2] ),
        .I3(ram14_reg_1),
        .I4(\select_ln24_1_reg_3525_reg[3] ),
        .O(ram14_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'h8BBBBBBBB8888888)) 
    ram14_reg_i_3
       (.I0(ram14_reg_2[2]),
        .I1(ram6_reg_0[2]),
        .I2(\select_ln24_1_reg_3525_reg[0] ),
        .I3(\select_ln24_1_reg_3525_reg[1] ),
        .I4(ram14_reg_1),
        .I5(\select_ln24_1_reg_3525_reg[2] ),
        .O(ram14_reg_i_3_n_0));
  LUT5 #(
    .INIT(32'h8BBBB888)) 
    ram14_reg_i_4
       (.I0(ram14_reg_2[1]),
        .I1(ram6_reg_0[2]),
        .I2(\select_ln24_1_reg_3525_reg[0] ),
        .I3(ram14_reg_1),
        .I4(\select_ln24_1_reg_3525_reg[1] ),
        .O(ram14_reg_i_4_n_0));
  LUT6 #(
    .INIT(64'h8B8B8BB8B8B88BB8)) 
    ram14_reg_i_5
       (.I0(ram14_reg_2[0]),
        .I1(ram6_reg_0[2]),
        .I2(ram14_reg_1),
        .I3(\select_ln24_1_reg_3525_reg[4]_0 [0]),
        .I4(indvar_flatten47_reg_9031),
        .I5(\i_reg_914_reg[4] [0]),
        .O(ram14_reg_i_5_n_0));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempA_U/matrixmul_tempA_ram_U/ram1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram1_reg
       (.ADDRARDADDR({1'b1,tempA_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram0_reg_i_13_n_0,ram0_reg_i_14__0_n_0,ram0_reg_i_15__0_n_0,ram0_reg_i_16__0_n_0,ram0_reg_i_17__0_n_0,1'b1,1'b1,addr15,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram1_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram1_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram1_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram1_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q2),
        .DOPADOP(NLW_ram1_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram1_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram1_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram1_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram1_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram1_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram1_reg_SBITERR_UNCONNECTED),
        .WEA({ram1_reg_0,ram1_reg_0,ram1_reg_0,ram1_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempA_U/matrixmul_tempA_ram_U/ram2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram2_reg
       (.ADDRARDADDR({1'b1,tempA_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram0_reg_i_13_n_0,ram0_reg_i_14__0_n_0,ram0_reg_i_15__0_n_0,ram0_reg_i_16__0_n_0,ram0_reg_i_17__0_n_0,1'b1,1'b1,addr15,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram2_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram2_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram2_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram2_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q3),
        .DOPADOP(NLW_ram2_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram2_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram2_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram2_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram2_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram2_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram2_reg_SBITERR_UNCONNECTED),
        .WEA({ram2_reg_0,ram2_reg_0,ram2_reg_0,ram2_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempA_U/matrixmul_tempA_ram_U/ram3" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram3_reg
       (.ADDRARDADDR({1'b1,tempA_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram0_reg_i_13_n_0,ram0_reg_i_14__0_n_0,ram0_reg_i_15__0_n_0,ram0_reg_i_16__0_n_0,ram0_reg_i_17__0_n_0,1'b1,1'b0,ram6_reg_0[2],1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram3_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram3_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram3_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram3_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q4),
        .DOPADOP(NLW_ram3_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram3_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram3_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram3_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram3_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram3_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram3_reg_SBITERR_UNCONNECTED),
        .WEA({ram3_reg_0,ram3_reg_0,ram3_reg_0,ram3_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempA_U/matrixmul_tempA_ram_U/ram4" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram4_reg
       (.ADDRARDADDR({1'b1,tempA_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram0_reg_i_13_n_0,ram0_reg_i_14__0_n_0,ram0_reg_i_15__0_n_0,ram0_reg_i_16__0_n_0,ram0_reg_i_17__0_n_0,1'b1,1'b0,ram6_reg_0[2],1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram4_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram4_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram4_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram4_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q5),
        .DOPADOP(NLW_ram4_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram4_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram4_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram4_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram4_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram4_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram4_reg_SBITERR_UNCONNECTED),
        .WEA({ram4_reg_0,ram4_reg_0,ram4_reg_0,ram4_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempA_U/matrixmul_tempA_ram_U/ram5" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram5_reg
       (.ADDRARDADDR({1'b1,tempA_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram0_reg_i_13_n_0,ram0_reg_i_14__0_n_0,ram0_reg_i_15__0_n_0,ram0_reg_i_16__0_n_0,ram0_reg_i_17__0_n_0,1'b1,1'b0,ram6_reg_0[2],1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram5_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram5_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram5_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram5_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q6),
        .DOPADOP(NLW_ram5_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram5_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram5_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram5_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram5_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram5_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram5_reg_SBITERR_UNCONNECTED),
        .WEA({ram5_reg_0,ram5_reg_0,ram5_reg_0,ram5_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempA_U/matrixmul_tempA_ram_U/ram6" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram6_reg
       (.ADDRARDADDR({1'b1,tempA_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram0_reg_i_13_n_0,ram0_reg_i_14__0_n_0,ram0_reg_i_15__0_n_0,ram0_reg_i_16__0_n_0,ram0_reg_i_17__0_n_0,1'b1,1'b0,ram6_reg_0[2],1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram6_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram6_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram6_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram6_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q7),
        .DOPADOP(NLW_ram6_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram6_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram6_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram6_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram6_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram6_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram6_reg_SBITERR_UNCONNECTED),
        .WEA({ram6_reg_1,ram6_reg_1,ram6_reg_1,ram6_reg_1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempA_U/matrixmul_tempA_ram_U/ram7" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram7_reg
       (.ADDRARDADDR({1'b1,tempA_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram0_reg_i_13_n_0,ram0_reg_i_14__0_n_0,ram0_reg_i_15__0_n_0,ram0_reg_i_16__0_n_0,ram0_reg_i_17__0_n_0,1'b0,1'b1,addr15,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram7_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram7_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram7_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram7_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q8),
        .DOPADOP(NLW_ram7_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram7_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram7_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram7_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram7_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram7_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram7_reg_SBITERR_UNCONNECTED),
        .WEA({ram7_reg_0,ram7_reg_0,ram7_reg_0,ram7_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempA_U/matrixmul_tempA_ram_U/ram8" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram8_reg
       (.ADDRARDADDR({1'b1,tempA_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram0_reg_i_13_n_0,ram0_reg_i_14__0_n_0,ram0_reg_i_15__0_n_0,ram0_reg_i_16__0_n_0,ram0_reg_i_17__0_n_0,1'b0,1'b1,addr15,1'b1,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram8_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram8_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram8_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram8_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q9),
        .DOPADOP(NLW_ram8_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram8_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram8_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram8_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram8_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram8_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram8_reg_SBITERR_UNCONNECTED),
        .WEA({ram8_reg_0,ram8_reg_0,ram8_reg_0,ram8_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "32768" *) 
  (* RTL_RAM_NAME = "tempA_U/matrixmul_tempA_ram_U/ram9" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "31" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ram9_reg
       (.ADDRARDADDR({1'b1,tempA_address0,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,ram0_reg_i_13_n_0,ram0_reg_i_14__0_n_0,ram0_reg_i_15__0_n_0,ram0_reg_i_16__0_n_0,ram0_reg_i_17__0_n_0,1'b0,1'b1,addr15,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_ram9_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_ram9_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(NLW_ram9_reg_DBITERR_UNCONNECTED),
        .DIADI(ram14_reg_4),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_ram9_reg_DOADO_UNCONNECTED[31:0]),
        .DOBDO(q10),
        .DOPADOP(NLW_ram9_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_ram9_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ram9_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(we0),
        .ENBWREN(ce1),
        .INJECTDBITERR(NLW_ram9_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_ram9_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_ram9_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ram9_reg_SBITERR_UNCONNECTED),
        .WEA({ram9_reg_0,ram9_reg_0,ram9_reg_0,ram9_reg_0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_1_reg_3525[0]_i_1 
       (.I0(add_ln24_reg_3250[0]),
        .I1(icmp_ln26_reg_3255),
        .I2(\select_ln24_1_reg_3525_reg[4]_0 [0]),
        .O(trunc_ln36_fu_2078_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_1_reg_3525[1]_i_1 
       (.I0(add_ln24_reg_3250[1]),
        .I1(icmp_ln26_reg_3255),
        .I2(\select_ln24_1_reg_3525_reg[4]_0 [1]),
        .O(trunc_ln36_fu_2078_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_1_reg_3525[2]_i_1 
       (.I0(add_ln24_reg_3250[2]),
        .I1(icmp_ln26_reg_3255),
        .I2(\select_ln24_1_reg_3525_reg[4]_0 [2]),
        .O(trunc_ln36_fu_2078_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_1_reg_3525[3]_i_1 
       (.I0(add_ln24_reg_3250[3]),
        .I1(icmp_ln26_reg_3255),
        .I2(\select_ln24_1_reg_3525_reg[4]_0 [3]),
        .O(trunc_ln36_fu_2078_p1[3]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \select_ln24_1_reg_3525[4]_i_1 
       (.I0(add_ln24_reg_3250[4]),
        .I1(icmp_ln26_reg_3255),
        .I2(\select_ln24_1_reg_3525_reg[4]_0 [4]),
        .O(trunc_ln36_fu_2078_p1[4]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
