Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Sun Jan  6 19:41:36 2019
| Host             : puyaa running 64-bit Debian GNU/Linux 9.6 (stretch)
| Command          : report_power -file Zynq_RealFFT_wrapper_power_routed.rpt -pb Zynq_RealFFT_wrapper_power_summary_routed.pb -rpx Zynq_RealFFT_wrapper_power_routed.rpx
| Design           : Zynq_RealFFT_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.817        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.672        |
| Device Static (W)        | 0.145        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.0         |
| Junction Temperature (C) | 46.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.031 |        3 |       --- |             --- |
| Slice Logic              |     0.018 |    19647 |       --- |             --- |
|   LUT as Logic           |     0.013 |     5735 |     53200 |           10.78 |
|   Register               |     0.002 |     9076 |    106400 |            8.53 |
|   CARRY4                 |     0.002 |      541 |     13300 |            4.07 |
|   LUT as Shift Register  |    <0.001 |      872 |     17400 |            5.01 |
|   LUT as Distributed RAM |    <0.001 |      132 |     17400 |            0.76 |
|   F7/F8 Muxes            |    <0.001 |        6 |     53200 |            0.01 |
|   Others                 |     0.000 |     1315 |       --- |             --- |
| Signals                  |     0.025 |    13336 |       --- |             --- |
| Block RAM                |     0.009 |     13.5 |       140 |            9.64 |
| DSPs                     |     0.020 |       18 |       220 |            8.18 |
| PS7                      |     1.569 |        1 |       --- |             --- |
| Static Power             |     0.145 |          |           |                 |
| Total                    |     1.817 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.119 |       0.102 |      0.017 |
| Vccaux    |       1.800 |     0.016 |       0.000 |      0.016 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.722 |      0.032 |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------------+-----------------+
| Clock      | Domain                                                          | Constraint (ns) |
+------------+-----------------------------------------------------------------+-----------------+
| clk_fpga_0 | Zynq_RealFFT_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                           | Power (W) |
+------------------------------------------------------------------------------------------------+-----------+
| Zynq_RealFFT_wrapper                                                                           |     1.672 |
|   Zynq_RealFFT_i                                                                               |     1.672 |
|     RealFFT                                                                                    |     0.081 |
|       axis_subset_converter_0                                                                  |     0.000 |
|         inst                                                                                   |     0.000 |
|       hls_real2xfft_0                                                                          |     0.005 |
|         inst                                                                                   |     0.005 |
|           Loop_real2xfft_output_proc36_U0                                                      |    <0.001 |
|           data2window_0_channel_U                                                              |    <0.001 |
|             U_fifo_w16_d2_A_ram                                                                |    <0.001 |
|           data2window_1_channel_U                                                              |    <0.001 |
|             U_fifo_w16_d2_A_ram                                                                |    <0.001 |
|           sliding_win_1in2out_ap_fixed_1024_U0                                                 |    <0.001 |
|             win_mem_V_0_U                                                                      |    <0.001 |
|               sliding_win_1in2obkb_ram_U                                                       |    <0.001 |
|             win_mem_V_1_U                                                                      |    <0.001 |
|               sliding_win_1in2obkb_ram_U                                                       |    <0.001 |
|           start_for_Loop_rehbi_U                                                               |    <0.001 |
|           start_for_window_g8j_U                                                               |    <0.001 |
|           window_fn_U0                                                                         |     0.003 |
|             coeff_tab1_0_U                                                                     |    <0.001 |
|               window_fn_coeff_tdEe_rom_U                                                       |    <0.001 |
|             coeff_tab1_1_U                                                                     |    <0.001 |
|               window_fn_coeff_teOg_rom_U                                                       |    <0.001 |
|             hls_real2xfft_mulfYi_U5                                                            |     0.001 |
|               hls_real2xfft_mulfYi_DSP48_0_U                                                   |     0.001 |
|             hls_real2xfft_mulfYi_U6                                                            |     0.001 |
|               hls_real2xfft_mulfYi_DSP48_0_U                                                   |     0.001 |
|           windowed_0_channel_U                                                                 |    <0.001 |
|             U_fifo_w16_d2_A_ram                                                                |    <0.001 |
|           windowed_1_channel_U                                                                 |    <0.001 |
|             U_fifo_w16_d2_A_ram                                                                |    <0.001 |
|       hls_xfft2real_0                                                                          |     0.020 |
|         inst                                                                                   |     0.020 |
|           Loop_realfft_be_buffer_proc86_U0                                                     |     0.002 |
|           Loop_realfft_be_descramble_proc87_U0                                                 |     0.013 |
|             hls_xfft2real_macfYi_U9                                                            |     0.002 |
|               hls_xfft2real_macfYi_DSP48_2_U                                                   |     0.002 |
|             hls_xfft2real_macg8j_U10                                                           |     0.002 |
|               hls_xfft2real_macg8j_DSP48_3_U                                                   |     0.002 |
|             hls_xfft2real_muldEe_U7                                                            |    <0.001 |
|               hls_xfft2real_muldEe_DSP48_0_U                                                   |    <0.001 |
|             hls_xfft2real_muleOg_U8                                                            |     0.001 |
|               hls_xfft2real_muleOg_DSP48_1_U                                                   |     0.001 |
|           Loop_realfft_be_rev_real_hi_proc88_U0                                                |    <0.001 |
|           Loop_realfft_be_stream_output_proc89_U0                                              |    <0.001 |
|           descramble_buf_0_M_imag_V_U                                                          |    <0.001 |
|             hls_xfft2real_deshbi_memcore_U                                                     |    <0.001 |
|               hls_xfft2real_deshbi_memcore_ram_U                                               |    <0.001 |
|           descramble_buf_0_M_real_V_U                                                          |    <0.001 |
|             hls_xfft2real_deshbi_memcore_U                                                     |    <0.001 |
|               hls_xfft2real_deshbi_memcore_ram_U                                               |    <0.001 |
|           descramble_buf_1_M_imag_V_U                                                          |    <0.001 |
|             gen_buffer[0].hls_xfft2real_desibs_memcore_U                                       |    <0.001 |
|               hls_xfft2real_desibs_memcore_ram_U                                               |    <0.001 |
|             gen_buffer[1].hls_xfft2real_desibs_memcore_U                                       |    <0.001 |
|               hls_xfft2real_desibs_memcore_ram_U                                               |    <0.001 |
|           descramble_buf_1_M_real_V_U                                                          |    <0.001 |
|             gen_buffer[0].hls_xfft2real_desibs_memcore_U                                       |    <0.001 |
|               hls_xfft2real_desibs_memcore_ram_U                                               |    <0.001 |
|             gen_buffer[1].hls_xfft2real_desibs_memcore_U                                       |    <0.001 |
|               hls_xfft2real_desibs_memcore_ram_U                                               |    <0.001 |
|           real_spectrum_hi_V_M_imag_V_U                                                        |    <0.001 |
|             U_fifo_w16_d8_A_ram                                                                |    <0.001 |
|           real_spectrum_hi_V_M_real_V_U                                                        |    <0.001 |
|             U_fifo_w16_d8_A_ram                                                                |    <0.001 |
|           real_spectrum_hi_buf_i_0_U                                                           |    <0.001 |
|             hls_xfft2real_deshbi_memcore_U                                                     |    <0.001 |
|               hls_xfft2real_deshbi_memcore_ram_U                                               |    <0.001 |
|           real_spectrum_hi_buf_i_1_U                                                           |    <0.001 |
|             hls_xfft2real_deshbi_memcore_U                                                     |    <0.001 |
|               hls_xfft2real_deshbi_memcore_ram_U                                               |    <0.001 |
|           real_spectrum_lo_V_M_imag_V_U                                                        |    <0.001 |
|             U_fifo_w16_d8_A_ram                                                                |    <0.001 |
|           real_spectrum_lo_V_M_real_V_U                                                        |    <0.001 |
|             U_fifo_w16_d8_A_ram                                                                |    <0.001 |
|           start_for_Loop_rencg_U                                                               |    <0.001 |
|       xfft_0                                                                                   |     0.056 |
|         U0                                                                                     |     0.056 |
|           i_synth                                                                              |     0.056 |
|             axi_wrapper                                                                        |     0.002 |
|               config_channel_fifo                                                              |    <0.001 |
|                 gen_non_real_time.data_in_fifo_pt1                                             |    <0.001 |
|                   fifo0                                                                        |    <0.001 |
|               data_in_channel_fifo                                                             |    <0.001 |
|                 gen_non_real_time.data_in_fifo_pt1                                             |    <0.001 |
|                   fifo0                                                                        |    <0.001 |
|               data_out_channel                                                                 |    <0.001 |
|                 gen_non_real_time.fifo                                                         |    <0.001 |
|                   fifo0                                                                        |    <0.001 |
|             xfft_inst                                                                          |     0.054 |
|               non_floating_point.arch_d.xfft_inst                                              |     0.054 |
|                 DOUT_CNT_CTRL_0                                                                |    <0.001 |
|                   cnt                                                                          |    <0.001 |
|                     cnt_addsub                                                                 |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                             i_q.i_simple.qreg                                                  |    <0.001 |
|                     i_tc_compare_new                                                           |    <0.001 |
|                 FLOW                                                                           |    <0.001 |
|                   proc0_counter                                                                |    <0.001 |
|                     cnt_addsub                                                                 |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                             i_q.i_simple.qreg                                                  |    <0.001 |
|                     i_tc_compare_new                                                           |    <0.001 |
|                   proc_cnt_start                                                               |    <0.001 |
|                   reset_sustain.delay_reset_3                                                  |    <0.001 |
|                     counter_addsub                                                             |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   reset_sustain.resets_4_pes[0].delay_reset_pe                                 |    <0.001 |
|                     counter_addsub                                                             |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   reset_sustain.resets_4_pes[1].delay_reset_pe                                 |    <0.001 |
|                     counter_addsub                                                             |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   reset_sustain.resets_4_pes[2].delay_reset_pe                                 |    <0.001 |
|                     counter_addsub                                                             |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                     tc_compare                                                                 |    <0.001 |
|                   reset_sustain.resets_4_pes[3].delay_reset_pe                                 |    <0.001 |
|                     counter_addsub                                                             |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                     tc_compare                                                                 |    <0.001 |
|                   reset_sustain.resets_4_pes[4].delay_reset_pe                                 |    <0.001 |
|                     counter_addsub                                                             |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                             |    <0.001 |
|                         no_pipelining.the_addsub                                               |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                 |    <0.001 |
|                   start_reg_delay                                                              |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                 input_delay_im                                                                 |    <0.001 |
|                 input_delay_re                                                                 |    <0.001 |
|                 no_bit_reverse.DV_delay                                                        |    <0.001 |
|                 no_bit_reverse.EDONE_delay                                                     |    <0.001 |
|                 no_bit_reverse.pe_rev_out_im_srl                                               |    <0.001 |
|                 no_bit_reverse.pe_rev_out_re_srl                                               |    <0.001 |
|                 pe0_bf1_addr_gen                                                               |    <0.001 |
|                 pe0_bf2_start_gen                                                              |    <0.001 |
|                 pe_gen[0].natural_order_input.PE                                               |     0.016 |
|                   FB_1.BF_1                                                                    |     0.003 |
|                     BTFLY0                                                                     |    <0.001 |
|                       logic_bfly_byp.add_i                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.add_r                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_i                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_r                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                     MEM                                                                        |     0.002 |
|                       blk_ram.use_bram_only.mem                                                |     0.002 |
|                     mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mux_sel_reg                                                                |    <0.001 |
|                     no_nfft.bypass_reg                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                     no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                     wr_addr_del                                                                |    <0.001 |
|                   delay_addr_bf2                                                               |    <0.001 |
|                   delay_addr_tw                                                                |    <0.001 |
|                   has_TW_mult.MULT                                                             |     0.006 |
|                     i_cmpy                                                                     |     0.006 |
|                       three_mult_structure.use_dsp.i_dsp48                                     |     0.006 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                         dsp_preadder_3.reg_mult3_preadd_d                                      |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                           mult                                                                 |     0.002 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                          |     0.001 |
|                           mult                                                                 |     0.001 |
|                         mult3_preadder_d_minus_a.mult3                                         |     0.002 |
|                           mult                                                                 |     0.002 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         optionally_negate_inputs                                               |    <0.001 |
|                   has_TW_mult.TW                                                               |     0.002 |
|                     ADD0                                                                       |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     MUX0                                                                       |    <0.001 |
|                     delay_tw_addr_msb                                                          |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     twiddle_generator                                                          |     0.001 |
|                       tw0.twgen0                                                               |     0.001 |
|                   has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                   has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   hasbf2.FB_2.BF_2                                                             |     0.005 |
|                     BTFLY0                                                                     |    <0.001 |
|                       logic_bfly_byp.add_i                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.add_r                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_i                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_r                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                     MEM                                                                        |     0.002 |
|                       blk_ram.use_bram_only.mem                                                |     0.002 |
|                     mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mux_sel_reg                                                                |    <0.001 |
|                     no_nfft.bypass_reg                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     twos_cmp.REG_lower_im                                                      |    <0.001 |
|                     twos_cmp.REG_lower_re                                                      |    <0.001 |
|                     twos_cmp.delay_fwdinv                                                      |    <0.001 |
|                     twos_cmp.im_cmp                                                            |    <0.001 |
|                     twos_cmp.re_cmp                                                            |    <0.001 |
|                     wr_addr_del                                                                |    <0.001 |
|                   scaling2bits.scaler_im                                                       |    <0.001 |
|                     scale_mux                                                                  |    <0.001 |
|                   scaling2bits.scaler_re                                                       |    <0.001 |
|                     scale_mux                                                                  |    <0.001 |
|                 pe_gen[1].natural_order_input.PE                                               |     0.013 |
|                   FB_1.BF_1                                                                    |     0.002 |
|                     BTFLY0                                                                     |    <0.001 |
|                       logic_bfly_byp.add_i                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.add_r                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_i                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_r                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                     MEM                                                                        |    <0.001 |
|                       dist_ram.srlram.ram                                                      |    <0.001 |
|                         fixed_length.shift_ram                                                 |    <0.001 |
|                           i_bb_inst                                                            |    <0.001 |
|                     mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mux_sel_reg                                                                |    <0.001 |
|                     no_nfft.bypass_reg                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     no_twos_cmp.REG_lower_im                                                   |    <0.001 |
|                     no_twos_cmp.REG_lower_re                                                   |    <0.001 |
|                   delay_addr_bf2                                                               |    <0.001 |
|                   has_TW_mult.MULT                                                             |     0.006 |
|                     i_cmpy                                                                     |     0.006 |
|                       three_mult_structure.use_dsp.i_dsp48                                     |     0.006 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                           mult                                                                 |     0.002 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                          |     0.002 |
|                           mult                                                                 |     0.002 |
|                         mult3_preadder_d_minus_a.mult3                                         |     0.002 |
|                           mult                                                                 |     0.002 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         optionally_negate_inputs                                               |    <0.001 |
|                   has_TW_mult.TW                                                               |    <0.001 |
|                     ADD0                                                                       |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     MUX0                                                                       |    <0.001 |
|                     delay_tw_addr_msb                                                          |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     twiddle_generator                                                          |    <0.001 |
|                       tw2.twgen2                                                               |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                   has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   hasbf2.FB_2.BF_2                                                             |     0.003 |
|                     BTFLY0                                                                     |    <0.001 |
|                       logic_bfly_byp.add_i                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.add_r                                                     |    <0.001 |
|                         adder                                                                  |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_i                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                       logic_bfly_byp.sub_r                                                     |    <0.001 |
|                         sub                                                                    |    <0.001 |
|                           i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                             no_pipelining.the_addsub                                           |    <0.001 |
|                               i_lut6.i_lut6_addsub                                             |    <0.001 |
|                                 i_q.i_simple.qreg                                              |    <0.001 |
|                     MEM                                                                        |    <0.001 |
|                       dist_ram.srlram.ram                                                      |    <0.001 |
|                         fixed_length.shift_ram                                                 |    <0.001 |
|                           i_bb_inst                                                            |    <0.001 |
|                     mem_mux_and_reg_upper_im                                                   |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mem_mux_and_reg_upper_re                                                   |    <0.001 |
|                       slicel_slicem_implementation.delay_line                                  |    <0.001 |
|                       slicel_slicem_implementation.mux                                         |    <0.001 |
|                     mux_sel_reg                                                                |    <0.001 |
|                     no_nfft.bypass_reg                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     twos_cmp.REG_lower_im                                                      |    <0.001 |
|                     twos_cmp.REG_lower_re                                                      |    <0.001 |
|                     twos_cmp.delay_fwdinv                                                      |    <0.001 |
|                     twos_cmp.im_cmp                                                            |    <0.001 |
|                     twos_cmp.re_cmp                                                            |    <0.001 |
|                   scaling2bits.scaler_im                                                       |    <0.001 |
|                     scale_mux                                                                  |    <0.001 |
|                   scaling2bits.scaler_re                                                       |    <0.001 |
|                     scale_mux                                                                  |    <0.001 |
|                 pe_gen[2].natural_order_input.PE                                               |     0.012 |
|                   FW_1.BF_1                                                                    |     0.002 |
|                     add_subs.add_i                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     add_subs.add_r                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     in_commutator_A                                                            |    <0.001 |
|                     in_commutator_B                                                            |    <0.001 |
|                     mux_in_A                                                                   |    <0.001 |
|                     mux_in_B                                                                   |    <0.001 |
|                     mux_out_A                                                                  |    <0.001 |
|                     mux_out_B                                                                  |    <0.001 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                     out_comm_ctr_del_2                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     out_commutator_A                                                           |    <0.001 |
|                     out_commutator_B                                                           |    <0.001 |
|                   delay_addr_bf2                                                               |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_TW_mult.MULT                                                             |     0.006 |
|                     i_cmpy                                                                     |     0.006 |
|                       three_mult_structure.use_dsp.i_dsp48                                     |     0.006 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                           mult                                                                 |     0.002 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                          |     0.001 |
|                           mult                                                                 |     0.001 |
|                         mult3_preadder_d_minus_a.mult3                                         |     0.002 |
|                           mult                                                                 |     0.002 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         optionally_negate_inputs                                               |    <0.001 |
|                   has_TW_mult.TW                                                               |    <0.001 |
|                     ADD0                                                                       |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     MUX0                                                                       |    <0.001 |
|                     delay_tw_addr_msb                                                          |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     twiddle_generator                                                          |    <0.001 |
|                       tw2.twgen2                                                               |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                     |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   hasbf2.FW_2.BF_2                                                             |     0.002 |
|                     add_subs.add_i                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     add_subs.add_r                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     in_comm_ctr_del                                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     in_commutator_A                                                            |    <0.001 |
|                     in_commutator_B                                                            |    <0.001 |
|                     logic_twoscomp.im_cmp                                                      |    <0.001 |
|                     logic_twoscomp.re_cmp                                                      |    <0.001 |
|                     mux_in_A                                                                   |    <0.001 |
|                     mux_in_B                                                                   |    <0.001 |
|                     mux_out_A                                                                  |    <0.001 |
|                     mux_out_B                                                                  |    <0.001 |
|                     out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     out_comm_ctr_del_2                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     out_commutator_A                                                           |    <0.001 |
|                     out_commutator_B                                                           |    <0.001 |
|                     sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                   scaling2bits.scaler_im                                                       |    <0.001 |
|                     scale_mux                                                                  |    <0.001 |
|                   scaling2bits.scaler_re                                                       |    <0.001 |
|                     scale_mux                                                                  |    <0.001 |
|                 pe_gen[3].natural_order_input.PE                                               |     0.010 |
|                   FW_1.BF_1                                                                    |     0.002 |
|                     add_subs.add_i                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     add_subs.add_r                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     in_commutator_A                                                            |    <0.001 |
|                     in_commutator_B                                                            |    <0.001 |
|                     mux_in_A                                                                   |    <0.001 |
|                     mux_in_B                                                                   |    <0.001 |
|                     mux_out_A                                                                  |    <0.001 |
|                     mux_out_B                                                                  |    <0.001 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                     out_comm_ctr_del_2                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     out_commutator_A                                                           |    <0.001 |
|                     out_commutator_B                                                           |    <0.001 |
|                   delay_addr_bf2                                                               |    <0.001 |
|                   has_TW_mult.MULT                                                             |     0.005 |
|                     i_cmpy                                                                     |     0.005 |
|                       three_mult_structure.use_dsp.i_dsp48                                     |     0.005 |
|                         dsp_preadder_1.reg_mult1_preadd_d                                      |    <0.001 |
|                         mult1_preadder_d_plus_a.mult1                                          |     0.002 |
|                           mult                                                                 |     0.002 |
|                             use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                 |    <0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         mult2_preadder_d_plus_a.mult2                                          |     0.001 |
|                           mult                                                                 |     0.001 |
|                         mult3_preadder_d_minus_a.mult3                                         |     0.001 |
|                           mult                                                                 |     0.001 |
|                             use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                |    <0.001 |
|                         optionally_negate_inputs                                               |    <0.001 |
|                   has_TW_mult.TW                                                               |    <0.001 |
|                     ADD0                                                                       |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     MUX0                                                                       |    <0.001 |
|                     delay_tw_addr_msb                                                          |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     twiddle_generator                                                          |    <0.001 |
|                       tw2.twgen2                                                               |    <0.001 |
|                   has_TW_mult.delay_fwd_inv                                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_TW_mult.sync_tw_addr                                                     |    <0.001 |
|                   has_addr_gen.bf2_addr_gen                                                    |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_addr_gen.next_bf1_addr_delay                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_addr_gen.next_bf2_start_delay                                            |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_addr_gen.tw_addr_gen                                                     |    <0.001 |
|                     cnt                                                                        |    <0.001 |
|                       cnt_addsub                                                               |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                       i_tc_compare_new                                                         |    <0.001 |
|                     output_cnt.next_start_int_equ                                              |    <0.001 |
|                   has_bf2_fwd_inv.bf2_fwd_inv_delay                                            |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_scale_pipelining.has_scale_out_gen.scale_out_delay                       |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram   |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   hasbf2.FW_2.BF_2                                                             |     0.002 |
|                     add_subs.add_i                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     add_subs.add_r                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     in_comm_ctr_del                                                            |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     in_commutator_A                                                            |    <0.001 |
|                     in_commutator_B                                                            |    <0.001 |
|                     logic_twoscomp.im_cmp                                                      |    <0.001 |
|                     logic_twoscomp.re_cmp                                                      |    <0.001 |
|                     mux_in_A                                                                   |    <0.001 |
|                     mux_in_B                                                                   |    <0.001 |
|                     mux_out_A                                                                  |    <0.001 |
|                     mux_out_B                                                                  |    <0.001 |
|                     out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                             |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     out_comm_ctr_del_2                                                         |    <0.001 |
|                       no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram |    <0.001 |
|                         i_bb_inst                                                              |    <0.001 |
|                     out_commutator_A                                                           |    <0.001 |
|                     out_commutator_B                                                           |    <0.001 |
|                     sign_sel_gen.fwd_inv_reg                                                   |    <0.001 |
|                   scaling2bits.scaler_im                                                       |    <0.001 |
|                     scale_mux                                                                  |    <0.001 |
|                   scaling2bits.scaler_re                                                       |    <0.001 |
|                     scale_mux                                                                  |    <0.001 |
|                 pe_gen[4].natural_order_input.PE                                               |     0.002 |
|                   FW_1.BF_1                                                                    |     0.002 |
|                     add_subs.add_i                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     add_subs.add_r                                                             |    <0.001 |
|                       adder                                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                           |    <0.001 |
|                           no_pipelining.the_addsub                                             |    <0.001 |
|                             i_lut6.i_lut6_addsub                                               |    <0.001 |
|                               i_q.i_simple.qreg                                                |    <0.001 |
|                     in_commutator_A                                                            |    <0.001 |
|                     in_commutator_B                                                            |    <0.001 |
|                     mux_in_A                                                                   |    <0.001 |
|                     mux_in_B                                                                   |    <0.001 |
|                     mux_out_A                                                                  |    <0.001 |
|                     mux_out_B                                                                  |    <0.001 |
|                     out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                          |    <0.001 |
|                     out_comm_ctr_del_2                                                         |    <0.001 |
|                     out_commutator_A                                                           |    <0.001 |
|                     out_commutator_B                                                           |    <0.001 |
|                   has_scale_pipelining.has_tw_scale_delay.fixed_tw_scale_delay.tw_scale_delay  |    <0.001 |
|                   has_scale_pipelining.pe_scale_delay                                          |    <0.001 |
|                   no_addr_gen.final_next_bf2_start_delay                                       |    <0.001 |
|                     need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                |    <0.001 |
|                   no_addr_gen.fixed_bf2_start_delay.bf2_start_delay                            |    <0.001 |
|                   scaling1bit.scaler_im                                                        |    <0.001 |
|                     scale_mux                                                                  |    <0.001 |
|                   scaling1bit.scaler_re                                                        |    <0.001 |
|                     scale_mux                                                                  |    <0.001 |
|     axi_dma_0                                                                                  |     0.008 |
|       U0                                                                                       |     0.008 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                         |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                              |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                   |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                 |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                         |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                              |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                   |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                 |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                   |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                        |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                               |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                               |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                      |     0.007 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                    |     0.002 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                   |    <0.001 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                                |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                        |    <0.001 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                               |    <0.001 |
|               I_DATA_FIFO                                                                      |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                    |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                         |    <0.001 |
|                     xpm_fifo_base_inst                                                         |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                      |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                          |    <0.001 |
|                       rdp_inst                                                                 |    <0.001 |
|                       rdpp1_inst                                                               |    <0.001 |
|                       wrp_inst                                                                 |    <0.001 |
|                       wrpp1_inst                                                               |    <0.001 |
|                       xpm_fifo_rst_inst                                                        |    <0.001 |
|             I_ADDR_CNTL                                                                        |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                               |    <0.001 |
|             I_CMD_STATUS                                                                       |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                               |    <0.001 |
|               I_CMD_FIFO                                                                       |    <0.001 |
|             I_MSTR_PCC                                                                         |    <0.001 |
|             I_RD_DATA_CNTL                                                                     |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                               |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                  |    <0.001 |
|             I_RESET                                                                            |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                    |     0.005 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                              |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                |     0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                            |    <0.001 |
|               I_DATA_FIFO                                                                      |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                    |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                         |    <0.001 |
|                     xpm_fifo_base_inst                                                         |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                          |    <0.001 |
|                       rdp_inst                                                                 |    <0.001 |
|                       rdpp1_inst                                                               |    <0.001 |
|                       wrp_inst                                                                 |    <0.001 |
|                       wrpp1_inst                                                               |    <0.001 |
|                       xpm_fifo_rst_inst                                                        |    <0.001 |
|               I_XD_FIFO                                                                        |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                         |    <0.001 |
|                     xpm_fifo_base_inst                                                         |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                      |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11                             |    <0.001 |
|                       rdp_inst                                                                 |    <0.001 |
|                       rdpp1_inst                                                               |    <0.001 |
|                       wrp_inst                                                                 |    <0.001 |
|                       wrpp1_inst                                                               |    <0.001 |
|                       xpm_fifo_rst_inst                                                        |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                              |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                             |     0.001 |
|               GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK                                                 |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                               |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                               |    <0.001 |
|                 I_TSTRB_FIFO                                                                   |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                     |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                           |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                  |    <0.001 |
|                       DYNSHREG_F_I                                                             |    <0.001 |
|                 SLICE_INSERTION                                                                |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                               |    <0.001 |
|             I_ADDR_CNTL                                                                        |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                               |    <0.001 |
|             I_CMD_STATUS                                                                       |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                               |    <0.001 |
|               I_CMD_FIFO                                                                       |    <0.001 |
|             I_RESET                                                                            |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                               |    <0.001 |
|             I_WR_DATA_CNTL                                                                     |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                               |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                  |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                  |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                               |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                    |    <0.001 |
|                     DYNSHREG_F_I                                                               |    <0.001 |
|         I_RST_MODULE                                                                           |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                           |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                           |    <0.001 |
|           REG_HRD_RST                                                                          |    <0.001 |
|           REG_HRD_RST_OUT                                                                      |    <0.001 |
|     axi_smc                                                                                    |     0.006 |
|       inst                                                                                     |     0.006 |
|         clk_map                                                                                |    <0.001 |
|           psr_aclk                                                                             |    <0.001 |
|             U0                                                                                 |    <0.001 |
|               EXT_LPF                                                                          |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                      |    <0.001 |
|               SEQ                                                                              |    <0.001 |
|                 SEQ_COUNTER                                                                    |    <0.001 |
|         m00_exit_pipeline                                                                      |     0.002 |
|           m00_exit                                                                             |     0.002 |
|             inst                                                                               |     0.002 |
|               ar_reg                                                                           |    <0.001 |
|               exit_inst                                                                        |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                      |    <0.001 |
|                   gen_srls[12].srl_nx1                                                         |    <0.001 |
|                   gen_srls[13].srl_nx1                                                         |    <0.001 |
|                   gen_srls[14].srl_nx1                                                         |    <0.001 |
|                   gen_srls[15].srl_nx1                                                         |    <0.001 |
|               r_reg                                                                            |    <0.001 |
|               splitter_inst                                                                    |    <0.001 |
|                 gen_axi3.axi3_conv_inst                                                        |    <0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                          |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                                    |    <0.001 |
|                       gen_srls[0].srl_nx1                                                      |    <0.001 |
|                   USE_WRITE.write_addr_inst                                                    |    <0.001 |
|         s00_entry_pipeline                                                                     |     0.003 |
|           s00_mmu                                                                              |     0.003 |
|             inst                                                                               |     0.003 |
|               ar_reg_stall                                                                     |    <0.001 |
|               ar_sreg                                                                          |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                                   |    <0.001 |
|               r_sreg                                                                           |     0.002 |
|           s00_si_converter                                                                     |    <0.001 |
|             inst                                                                               |    <0.001 |
|         s00_nodes                                                                              |     0.002 |
|           s00_ar_node                                                                          |    <0.001 |
|             inst                                                                               |    <0.001 |
|               inst_mi_handler                                                                  |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                           |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                               |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                               |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                             |    <0.001 |
|                       xpm_memory_base_inst                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                              |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                          |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                             |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                           |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                    |    <0.001 |
|               inst_si_handler                                                                  |    <0.001 |
|                 inst_arb_stall_late                                                            |    <0.001 |
|           s00_r_node                                                                           |     0.001 |
|             inst                                                                               |     0.001 |
|               inst_mi_handler                                                                  |     0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                           |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                               |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                               |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                             |    <0.001 |
|                       xpm_memory_base_inst                                                     |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                            |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                            |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                    |    <0.001 |
|               inst_si_handler                                                                  |    <0.001 |
|                 inst_arb_stall_late                                                            |    <0.001 |
|     processing_system7_0                                                                       |     1.570 |
|       inst                                                                                     |     1.570 |
|     ps7_0_axi_periph                                                                           |     0.006 |
|       s00_couplers                                                                             |     0.003 |
|         auto_pc                                                                                |     0.003 |
|           inst                                                                                 |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                               |     0.003 |
|               RD.ar_channel_0                                                                  |    <0.001 |
|                 ar_cmd_fsm_0                                                                   |    <0.001 |
|                 cmd_translator_0                                                               |    <0.001 |
|                   incr_cmd_0                                                                   |    <0.001 |
|                   wrap_cmd_0                                                                   |    <0.001 |
|               RD.r_channel_0                                                                   |    <0.001 |
|                 rd_data_fifo_0                                                                 |    <0.001 |
|                 transaction_fifo_0                                                             |    <0.001 |
|               SI_REG                                                                           |     0.001 |
|                 ar.ar_pipe                                                                     |    <0.001 |
|                 aw.aw_pipe                                                                     |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|                 r.r_pipe                                                                       |    <0.001 |
|               WR.aw_channel_0                                                                  |    <0.001 |
|                 aw_cmd_fsm_0                                                                   |    <0.001 |
|                 cmd_translator_0                                                               |    <0.001 |
|                   incr_cmd_0                                                                   |    <0.001 |
|                   wrap_cmd_0                                                                   |    <0.001 |
|               WR.b_channel_0                                                                   |    <0.001 |
|                 bid_fifo_0                                                                     |    <0.001 |
|                 bresp_fifo_0                                                                   |    <0.001 |
|       s01_couplers                                                                             |     0.002 |
|         auto_ds                                                                                |     0.001 |
|           inst                                                                                 |     0.001 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                              |     0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                              |    <0.001 |
|               USE_WRITE.write_addr_inst                                                        |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                      |    <0.001 |
|                   inst                                                                         |    <0.001 |
|                     fifo_gen_inst                                                              |    <0.001 |
|                       inst_fifo_gen                                                            |    <0.001 |
|                         gconvfifo.rf                                                           |    <0.001 |
|                           grf.rf                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                               gr1.gr1_int.rfwft                                                |    <0.001 |
|                               grss.rsts                                                        |    <0.001 |
|                               rpntr                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                               gwss.wsts                                                        |    <0.001 |
|                               wpntr                                                            |    <0.001 |
|                             gntv_or_sync_fifo.mem                                              |    <0.001 |
|                               gdm.dm_gen.dm                                                    |    <0.001 |
|                                 RAM_reg_0_31_0_5                                               |    <0.001 |
|                                 RAM_reg_0_31_6_8                                               |    <0.001 |
|                             rstblk                                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst              |    <0.001 |
|                 cmd_queue                                                                      |    <0.001 |
|                   inst                                                                         |    <0.001 |
|                     fifo_gen_inst                                                              |    <0.001 |
|                       inst_fifo_gen                                                            |    <0.001 |
|                         gconvfifo.rf                                                           |    <0.001 |
|                           grf.rf                                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                               gr1.gr1_int.rfwft                                                |    <0.001 |
|                               grss.rsts                                                        |    <0.001 |
|                               rpntr                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                               gwss.wsts                                                        |    <0.001 |
|                               wpntr                                                            |    <0.001 |
|                             gntv_or_sync_fifo.mem                                              |    <0.001 |
|                               gdm.dm_gen.dm                                                    |    <0.001 |
|                                 RAM_reg_0_31_0_5                                               |    <0.001 |
|                                 RAM_reg_0_31_12_17                                             |    <0.001 |
|                                 RAM_reg_0_31_18_23                                             |    <0.001 |
|                                 RAM_reg_0_31_24_25                                             |    <0.001 |
|                                 RAM_reg_0_31_6_11                                              |    <0.001 |
|                             rstblk                                                             |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst              |    <0.001 |
|               USE_WRITE.write_data_inst                                                        |    <0.001 |
|         auto_pc                                                                                |    <0.001 |
|           inst                                                                                 |    <0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                               |    <0.001 |
|               SI_REG                                                                           |    <0.001 |
|                 aw.aw_pipe                                                                     |    <0.001 |
|                 b.b_pipe                                                                       |    <0.001 |
|               WR.aw_channel_0                                                                  |    <0.001 |
|                 aw_cmd_fsm_0                                                                   |    <0.001 |
|                 cmd_translator_0                                                               |    <0.001 |
|                   incr_cmd_0                                                                   |    <0.001 |
|                   wrap_cmd_0                                                                   |    <0.001 |
|               WR.b_channel_0                                                                   |    <0.001 |
|                 bid_fifo_0                                                                     |    <0.001 |
|                 bresp_fifo_0                                                                   |    <0.001 |
|       xbar                                                                                     |    <0.001 |
|         inst                                                                                   |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                             |    <0.001 |
|             addr_arbiter_inst                                                                  |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                       |    <0.001 |
|             reg_slice_r                                                                        |    <0.001 |
|             splitter_ar                                                                        |    <0.001 |
|             splitter_aw                                                                        |    <0.001 |
|     rst_ps7_0_100M                                                                             |    <0.001 |
|       U0                                                                                       |    <0.001 |
|         EXT_LPF                                                                                |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                            |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                            |    <0.001 |
|         SEQ                                                                                    |    <0.001 |
|           SEQ_COUNTER                                                                          |    <0.001 |
+------------------------------------------------------------------------------------------------+-----------+


