Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: SEGP2S.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SEGP2S.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SEGP2S"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : SEGP2S
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\Adder1b.vf" into library work
Parsing module <Adder1b>.
Analyzing Verilog file "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\AddSub1b.vf" into library work
Parsing module <Adder1b_MUSER_AddSub1b>.
Parsing module <AddSub1b>.
Analyzing Verilog file "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\AddSub4b.vf" into library work
Parsing module <Adder1b_MUSER_AddSub4b>.
Parsing module <AddSub1b_MUSER_AddSub4b>.
Parsing module <AddSub4b>.
Analyzing Verilog file "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\ShiftReg9b.v" into library work
Parsing module <ShiftReg9b>.
Analyzing Verilog file "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\ShiftReg8b.v" into library work
Parsing module <ShiftReg8b>.
Analyzing Verilog file "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\SF.vf" into library work
Parsing module <SF>.
Analyzing Verilog file "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\DispHex.v" into library work
Parsing module <DispHex>.
Analyzing Verilog file "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber2.v" into library work
Parsing module <CreateNumber2>.
Analyzing Verilog file "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber.v" into library work
Parsing module <CreateNumber>.
Analyzing Verilog file "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\SEGP2S.v" into library work
Parsing module <SEGP2S>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <SEGP2S>.
WARNING:HDLCompiler:1016 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber.v" Line 29: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber.v" Line 30: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber.v" Line 31: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber.v" Line 32: Port Co is not connected to this instance

Elaborating module <CreateNumber>.

Elaborating module <AddSub4b>.

Elaborating module <AddSub1b_MUSER_AddSub4b>.

Elaborating module <Adder1b_MUSER_AddSub4b>.

Elaborating module <XOR2>.

Elaborating module <AND2>.

Elaborating module <OR3>.
WARNING:HDLCompiler:1016 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber2.v" Line 29: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber2.v" Line 30: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber2.v" Line 31: Port Co is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber2.v" Line 32: Port Co is not connected to this instance

Elaborating module <CreateNumber2>.

Elaborating module <DispHex>.

Elaborating module <MyMC14495>.

Elaborating module <INV>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <OR4>.

Elaborating module <OR2>.

Elaborating module <SF>.

Elaborating module <NOR2>.

Elaborating module <ShiftReg9b>.

Elaborating module <ShiftReg8b>.

Elaborating module <clkdiv>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SEGP2S>.
    Related source file is "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\SEGP2S.v".
    Summary:
	no macro.
Unit <SEGP2S> synthesized.

Synthesizing Unit <CreateNumber>.
    Related source file is "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber.v".
INFO:Xst:3210 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber.v" line 29: Output port <Co> of the instance <a1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber.v" line 30: Output port <Co> of the instance <a2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber.v" line 31: Output port <Co> of the instance <a3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber.v" line 32: Output port <Co> of the instance <a4> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <num<2>>.
    Found 1-bit register for signal <num<1>>.
    Found 1-bit register for signal <num<0>>.
    Found 1-bit register for signal <num<7>>.
    Found 1-bit register for signal <num<6>>.
    Found 1-bit register for signal <num<5>>.
    Found 1-bit register for signal <num<4>>.
    Found 1-bit register for signal <num<11>>.
    Found 1-bit register for signal <num<10>>.
    Found 1-bit register for signal <num<9>>.
    Found 1-bit register for signal <num<8>>.
    Found 1-bit register for signal <num<15>>.
    Found 1-bit register for signal <num<14>>.
    Found 1-bit register for signal <num<13>>.
    Found 1-bit register for signal <num<12>>.
    Found 1-bit register for signal <num<3>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <CreateNumber> synthesized.

Synthesizing Unit <AddSub4b>.
    Related source file is "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\AddSub4b.vf".
    Summary:
	no macro.
Unit <AddSub4b> synthesized.

Synthesizing Unit <AddSub1b_MUSER_AddSub4b>.
    Related source file is "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\AddSub4b.vf".
    Summary:
	no macro.
Unit <AddSub1b_MUSER_AddSub4b> synthesized.

Synthesizing Unit <Adder1b_MUSER_AddSub4b>.
    Related source file is "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\AddSub4b.vf".
    Summary:
	no macro.
Unit <Adder1b_MUSER_AddSub4b> synthesized.

Synthesizing Unit <CreateNumber2>.
    Related source file is "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber2.v".
INFO:Xst:3210 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber2.v" line 29: Output port <Co> of the instance <a1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber2.v" line 30: Output port <Co> of the instance <a2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber2.v" line 31: Output port <Co> of the instance <a3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\CreateNumber2.v" line 32: Output port <Co> of the instance <a4> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <num<2>>.
    Found 1-bit register for signal <num<1>>.
    Found 1-bit register for signal <num<0>>.
    Found 1-bit register for signal <num<7>>.
    Found 1-bit register for signal <num<6>>.
    Found 1-bit register for signal <num<5>>.
    Found 1-bit register for signal <num<4>>.
    Found 1-bit register for signal <num<11>>.
    Found 1-bit register for signal <num<10>>.
    Found 1-bit register for signal <num<9>>.
    Found 1-bit register for signal <num<8>>.
    Found 1-bit register for signal <num<15>>.
    Found 1-bit register for signal <num<14>>.
    Found 1-bit register for signal <num<13>>.
    Found 1-bit register for signal <num<12>>.
    Found 1-bit register for signal <num<3>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <CreateNumber2> synthesized.

Synthesizing Unit <DispHex>.
    Related source file is "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\DispHex.v".
    Summary:
	no macro.
Unit <DispHex> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

Synthesizing Unit <SF>.
    Related source file is "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\SF.vf".
    Summary:
	no macro.
Unit <SF> synthesized.

Synthesizing Unit <ShiftReg9b>.
    Related source file is "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\ShiftReg9b.v".
    Found 9-bit register for signal <S>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ShiftReg9b> synthesized.

Synthesizing Unit <ShiftReg8b>.
    Related source file is "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\ShiftReg8b.v".
    Found 8-bit register for signal <S>.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ShiftReg8b> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "D:\code\Verilog\Lab13\T0\P2S\SEGP2S\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_21_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 17
 32-bit register                                       : 1
 4-bit register                                        : 8
 8-bit register                                        : 7
 9-bit register                                        : 1
# Multiplexers                                         : 8
 8-bit 2-to-1 multiplexer                              : 7
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 97
 Flip-Flops                                            : 97
# Multiplexers                                         : 65
 1-bit 2-to-1 multiplexer                              : 65

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <m11/clkdiv_21> of sequential type is unconnected in block <SEGP2S>.
WARNING:Xst:2677 - Node <m11/clkdiv_22> of sequential type is unconnected in block <SEGP2S>.
WARNING:Xst:2677 - Node <m11/clkdiv_23> of sequential type is unconnected in block <SEGP2S>.
WARNING:Xst:2677 - Node <m11/clkdiv_24> of sequential type is unconnected in block <SEGP2S>.
WARNING:Xst:2677 - Node <m11/clkdiv_25> of sequential type is unconnected in block <SEGP2S>.
WARNING:Xst:2677 - Node <m11/clkdiv_26> of sequential type is unconnected in block <SEGP2S>.
WARNING:Xst:2677 - Node <m11/clkdiv_27> of sequential type is unconnected in block <SEGP2S>.
WARNING:Xst:2677 - Node <m11/clkdiv_28> of sequential type is unconnected in block <SEGP2S>.
WARNING:Xst:2677 - Node <m11/clkdiv_29> of sequential type is unconnected in block <SEGP2S>.
WARNING:Xst:2677 - Node <m11/clkdiv_30> of sequential type is unconnected in block <SEGP2S>.
WARNING:Xst:2677 - Node <m11/clkdiv_31> of sequential type is unconnected in block <SEGP2S>.
WARNING:Xst:2170 - Unit SEGP2S : the following signal(s) form a combinatorial loop: s_l, m2/XLXN_7.

Optimizing unit <CreateNumber> ...

Optimizing unit <CreateNumber2> ...

Optimizing unit <MyMC14495> ...

Optimizing unit <SEGP2S> ...

Optimizing unit <ShiftReg9b> ...

Optimizing unit <ShiftReg8b> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SEGP2S, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 118
 Flip-Flops                                            : 118

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SEGP2S.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 700
#      AND2                        : 105
#      AND3                        : 88
#      AND4                        : 72
#      GND                         : 1
#      INV                         : 43
#      LUT1                        : 20
#      LUT2                        : 1
#      LUT3                        : 65
#      LUT4                        : 1
#      LUT6                        : 11
#      MUXCY                       : 31
#      OR2                         : 56
#      OR3                         : 56
#      OR4                         : 32
#      VCC                         : 1
#      XOR2                        : 96
#      XORCY                       : 21
# FlipFlops/Latches                : 118
#      FD                          : 118
# Clock Buffers                    : 10
#      BUFG                        : 9
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 10
#      OBUF                        : 5
# Logical                          : 2
#      NOR2                        : 2

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:             118  out of  202800     0%  
 Number of Slice LUTs:                  141  out of  101400     0%  
    Number used as Logic:               141  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    157
   Number with an unused Flip Flop:      39  out of    157    24%  
   Number with an unused LUT:            16  out of    157    10%  
   Number of fully used LUT-FF pairs:   102  out of    157    64%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    400     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:               10  out of     32    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
SW<3>                              | IBUF+BUFG              | 4     |
SW<2>                              | IBUF+BUFG              | 4     |
SW<1>                              | IBUF+BUFG              | 4     |
SW<0>                              | IBUF+BUFG              | 4     |
SW<7>                              | IBUF+BUFG              | 4     |
SW<6>                              | IBUF+BUFG              | 4     |
SW<5>                              | IBUF+BUFG              | 4     |
SW<4>                              | IBUF+BUFG              | 4     |
m11/clkdiv_20                      | BUFG                   | 65    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.370ns (Maximum Frequency: 156.986MHz)
   Minimum input arrival time before clock: 4.533ns
   Maximum output required time after clock: 2.626ns
   Maximum combinational path delay: 0.399ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.655ns (frequency: 604.230MHz)
  Total number of paths / destination ports: 231 / 21
-------------------------------------------------------------------------
Delay:               1.655ns (Levels of Logic = 22)
  Source:            m11/clkdiv_0 (FF)
  Destination:       m11/clkdiv_20 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m11/clkdiv_0 to m11/clkdiv_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.399  m11/clkdiv_0 (m11/clkdiv_0)
     INV:I->O              1   0.067   0.000  m11/Mcount_clkdiv_lut<0>_INV_0 (m11/Mcount_clkdiv_lut<0>)
     MUXCY:S->O            1   0.291   0.000  m11/Mcount_clkdiv_cy<0> (m11/Mcount_clkdiv_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<1> (m11/Mcount_clkdiv_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<2> (m11/Mcount_clkdiv_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<3> (m11/Mcount_clkdiv_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<4> (m11/Mcount_clkdiv_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<5> (m11/Mcount_clkdiv_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<6> (m11/Mcount_clkdiv_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<7> (m11/Mcount_clkdiv_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<8> (m11/Mcount_clkdiv_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<9> (m11/Mcount_clkdiv_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<10> (m11/Mcount_clkdiv_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<11> (m11/Mcount_clkdiv_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<12> (m11/Mcount_clkdiv_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<13> (m11/Mcount_clkdiv_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<14> (m11/Mcount_clkdiv_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<15> (m11/Mcount_clkdiv_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<16> (m11/Mcount_clkdiv_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<17> (m11/Mcount_clkdiv_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  m11/Mcount_clkdiv_cy<18> (m11/Mcount_clkdiv_cy<18>)
     MUXCY:CI->O           0   0.015   0.000  m11/Mcount_clkdiv_cy<19> (m11/Mcount_clkdiv_cy<19>)
     XORCY:CI->O           1   0.320   0.000  m11/Mcount_clkdiv_xor<20> (Result<20>)
     FD:D                      0.011          m11/clkdiv_20
    ----------------------------------------
    Total                      1.655ns (1.256ns logic, 0.399ns route)
                                       (75.9% logic, 24.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SW<3>'
  Clock period: 6.370ns (frequency: 156.986MHz)
  Total number of paths / destination ports: 26 / 4
-------------------------------------------------------------------------
Delay:               6.370ns (Levels of Logic = 7)
  Source:            m0/num_12 (FF)
  Destination:       m0/num_15 (FF)
  Source Clock:      SW<3> rising
  Destination Clock: SW<3> rising

  Data Path: m0/num_12 to m0/num_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.282   0.817  m0/num_12 (m0/num_12)
     AND2:I1->O            1   0.067   0.739  m0/a4/XLXI_1/XLXI_1/XLXI_5 (m0/a4/XLXI_1/XLXI_1/XLXN_7)
     OR3:I0->O             3   0.053   0.753  m0/a4/XLXI_1/XLXI_1/XLXI_6 (m0/a4/XLXN_18)
     AND2:I0->O            1   0.053   0.725  m0/a4/XLXI_2/XLXI_1/XLXI_4 (m0/a4/XLXI_2/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m0/a4/XLXI_2/XLXI_1/XLXI_6 (m0/a4/XLXN_20)
     AND2:I0->O            1   0.053   0.725  m0/a4/XLXI_3/XLXI_1/XLXI_4 (m0/a4/XLXI_3/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m0/a4/XLXI_3/XLXI_1/XLXI_6 (m0/a4/XLXN_22)
     XOR2:I0->O            1   0.053   0.399  m0/a4/XLXI_4/XLXI_1/XLXI_2 (m0/D1<3>)
     FD:D                      0.011          m0/num_15
    ----------------------------------------
    Total                      6.370ns (0.706ns logic, 5.664ns route)
                                       (11.1% logic, 88.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SW<2>'
  Clock period: 6.370ns (frequency: 156.986MHz)
  Total number of paths / destination ports: 26 / 4
-------------------------------------------------------------------------
Delay:               6.370ns (Levels of Logic = 7)
  Source:            m0/num_8 (FF)
  Destination:       m0/num_11 (FF)
  Source Clock:      SW<2> rising
  Destination Clock: SW<2> rising

  Data Path: m0/num_8 to m0/num_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.282   0.817  m0/num_8 (m0/num_8)
     AND2:I1->O            1   0.067   0.739  m0/a3/XLXI_1/XLXI_1/XLXI_5 (m0/a3/XLXI_1/XLXI_1/XLXN_7)
     OR3:I0->O             3   0.053   0.753  m0/a3/XLXI_1/XLXI_1/XLXI_6 (m0/a3/XLXN_18)
     AND2:I0->O            1   0.053   0.725  m0/a3/XLXI_2/XLXI_1/XLXI_4 (m0/a3/XLXI_2/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m0/a3/XLXI_2/XLXI_1/XLXI_6 (m0/a3/XLXN_20)
     AND2:I0->O            1   0.053   0.725  m0/a3/XLXI_3/XLXI_1/XLXI_4 (m0/a3/XLXI_3/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m0/a3/XLXI_3/XLXI_1/XLXI_6 (m0/a3/XLXN_22)
     XOR2:I0->O            1   0.053   0.399  m0/a3/XLXI_4/XLXI_1/XLXI_2 (m0/C1<3>)
     FD:D                      0.011          m0/num_11
    ----------------------------------------
    Total                      6.370ns (0.706ns logic, 5.664ns route)
                                       (11.1% logic, 88.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SW<1>'
  Clock period: 6.370ns (frequency: 156.986MHz)
  Total number of paths / destination ports: 26 / 4
-------------------------------------------------------------------------
Delay:               6.370ns (Levels of Logic = 7)
  Source:            m0/num_4 (FF)
  Destination:       m0/num_7 (FF)
  Source Clock:      SW<1> rising
  Destination Clock: SW<1> rising

  Data Path: m0/num_4 to m0/num_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.282   0.817  m0/num_4 (m0/num_4)
     AND2:I1->O            1   0.067   0.739  m0/a2/XLXI_1/XLXI_1/XLXI_5 (m0/a2/XLXI_1/XLXI_1/XLXN_7)
     OR3:I0->O             3   0.053   0.753  m0/a2/XLXI_1/XLXI_1/XLXI_6 (m0/a2/XLXN_18)
     AND2:I0->O            1   0.053   0.725  m0/a2/XLXI_2/XLXI_1/XLXI_4 (m0/a2/XLXI_2/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m0/a2/XLXI_2/XLXI_1/XLXI_6 (m0/a2/XLXN_20)
     AND2:I0->O            1   0.053   0.725  m0/a2/XLXI_3/XLXI_1/XLXI_4 (m0/a2/XLXI_3/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m0/a2/XLXI_3/XLXI_1/XLXI_6 (m0/a2/XLXN_22)
     XOR2:I0->O            1   0.053   0.399  m0/a2/XLXI_4/XLXI_1/XLXI_2 (m0/B1<3>)
     FD:D                      0.011          m0/num_7
    ----------------------------------------
    Total                      6.370ns (0.706ns logic, 5.664ns route)
                                       (11.1% logic, 88.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SW<0>'
  Clock period: 6.370ns (frequency: 156.986MHz)
  Total number of paths / destination ports: 26 / 4
-------------------------------------------------------------------------
Delay:               6.370ns (Levels of Logic = 7)
  Source:            m0/num_0 (FF)
  Destination:       m0/num_3 (FF)
  Source Clock:      SW<0> rising
  Destination Clock: SW<0> rising

  Data Path: m0/num_0 to m0/num_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.282   0.817  m0/num_0 (m0/num_0)
     AND2:I1->O            1   0.067   0.739  m0/a1/XLXI_1/XLXI_1/XLXI_5 (m0/a1/XLXI_1/XLXI_1/XLXN_7)
     OR3:I0->O             3   0.053   0.753  m0/a1/XLXI_1/XLXI_1/XLXI_6 (m0/a1/XLXN_18)
     AND2:I0->O            1   0.053   0.725  m0/a1/XLXI_2/XLXI_1/XLXI_4 (m0/a1/XLXI_2/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m0/a1/XLXI_2/XLXI_1/XLXI_6 (m0/a1/XLXN_20)
     AND2:I0->O            1   0.053   0.725  m0/a1/XLXI_3/XLXI_1/XLXI_4 (m0/a1/XLXI_3/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m0/a1/XLXI_3/XLXI_1/XLXI_6 (m0/a1/XLXN_22)
     XOR2:I0->O            1   0.053   0.399  m0/a1/XLXI_4/XLXI_1/XLXI_2 (m0/A1<3>)
     FD:D                      0.011          m0/num_3
    ----------------------------------------
    Total                      6.370ns (0.706ns logic, 5.664ns route)
                                       (11.1% logic, 88.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SW<7>'
  Clock period: 6.370ns (frequency: 156.986MHz)
  Total number of paths / destination ports: 26 / 4
-------------------------------------------------------------------------
Delay:               6.370ns (Levels of Logic = 7)
  Source:            m1/num_12 (FF)
  Destination:       m1/num_15 (FF)
  Source Clock:      SW<7> rising
  Destination Clock: SW<7> rising

  Data Path: m1/num_12 to m1/num_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.282   0.817  m1/num_12 (m1/num_12)
     AND2:I1->O            1   0.067   0.739  m1/a4/XLXI_1/XLXI_1/XLXI_5 (m1/a4/XLXI_1/XLXI_1/XLXN_7)
     OR3:I0->O             3   0.053   0.753  m1/a4/XLXI_1/XLXI_1/XLXI_6 (m1/a4/XLXN_18)
     AND2:I0->O            1   0.053   0.725  m1/a4/XLXI_2/XLXI_1/XLXI_4 (m1/a4/XLXI_2/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m1/a4/XLXI_2/XLXI_1/XLXI_6 (m1/a4/XLXN_20)
     AND2:I0->O            1   0.053   0.725  m1/a4/XLXI_3/XLXI_1/XLXI_4 (m1/a4/XLXI_3/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m1/a4/XLXI_3/XLXI_1/XLXI_6 (m1/a4/XLXN_22)
     XOR2:I0->O            1   0.053   0.399  m1/a4/XLXI_4/XLXI_1/XLXI_2 (m1/D1<3>)
     FD:D                      0.011          m1/num_15
    ----------------------------------------
    Total                      6.370ns (0.706ns logic, 5.664ns route)
                                       (11.1% logic, 88.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SW<6>'
  Clock period: 6.370ns (frequency: 156.986MHz)
  Total number of paths / destination ports: 26 / 4
-------------------------------------------------------------------------
Delay:               6.370ns (Levels of Logic = 7)
  Source:            m1/num_8 (FF)
  Destination:       m1/num_11 (FF)
  Source Clock:      SW<6> rising
  Destination Clock: SW<6> rising

  Data Path: m1/num_8 to m1/num_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.282   0.817  m1/num_8 (m1/num_8)
     AND2:I1->O            1   0.067   0.739  m1/a3/XLXI_1/XLXI_1/XLXI_5 (m1/a3/XLXI_1/XLXI_1/XLXN_7)
     OR3:I0->O             3   0.053   0.753  m1/a3/XLXI_1/XLXI_1/XLXI_6 (m1/a3/XLXN_18)
     AND2:I0->O            1   0.053   0.725  m1/a3/XLXI_2/XLXI_1/XLXI_4 (m1/a3/XLXI_2/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m1/a3/XLXI_2/XLXI_1/XLXI_6 (m1/a3/XLXN_20)
     AND2:I0->O            1   0.053   0.725  m1/a3/XLXI_3/XLXI_1/XLXI_4 (m1/a3/XLXI_3/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m1/a3/XLXI_3/XLXI_1/XLXI_6 (m1/a3/XLXN_22)
     XOR2:I0->O            1   0.053   0.399  m1/a3/XLXI_4/XLXI_1/XLXI_2 (m1/C1<3>)
     FD:D                      0.011          m1/num_11
    ----------------------------------------
    Total                      6.370ns (0.706ns logic, 5.664ns route)
                                       (11.1% logic, 88.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SW<5>'
  Clock period: 6.370ns (frequency: 156.986MHz)
  Total number of paths / destination ports: 26 / 4
-------------------------------------------------------------------------
Delay:               6.370ns (Levels of Logic = 7)
  Source:            m1/num_4 (FF)
  Destination:       m1/num_7 (FF)
  Source Clock:      SW<5> rising
  Destination Clock: SW<5> rising

  Data Path: m1/num_4 to m1/num_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.282   0.817  m1/num_4 (m1/num_4)
     AND2:I1->O            1   0.067   0.739  m1/a2/XLXI_1/XLXI_1/XLXI_5 (m1/a2/XLXI_1/XLXI_1/XLXN_7)
     OR3:I0->O             3   0.053   0.753  m1/a2/XLXI_1/XLXI_1/XLXI_6 (m1/a2/XLXN_18)
     AND2:I0->O            1   0.053   0.725  m1/a2/XLXI_2/XLXI_1/XLXI_4 (m1/a2/XLXI_2/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m1/a2/XLXI_2/XLXI_1/XLXI_6 (m1/a2/XLXN_20)
     AND2:I0->O            1   0.053   0.725  m1/a2/XLXI_3/XLXI_1/XLXI_4 (m1/a2/XLXI_3/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m1/a2/XLXI_3/XLXI_1/XLXI_6 (m1/a2/XLXN_22)
     XOR2:I0->O            1   0.053   0.399  m1/a2/XLXI_4/XLXI_1/XLXI_2 (m1/B1<3>)
     FD:D                      0.011          m1/num_7
    ----------------------------------------
    Total                      6.370ns (0.706ns logic, 5.664ns route)
                                       (11.1% logic, 88.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SW<4>'
  Clock period: 6.370ns (frequency: 156.986MHz)
  Total number of paths / destination ports: 26 / 4
-------------------------------------------------------------------------
Delay:               6.370ns (Levels of Logic = 7)
  Source:            m1/num_0 (FF)
  Destination:       m1/num_3 (FF)
  Source Clock:      SW<4> rising
  Destination Clock: SW<4> rising

  Data Path: m1/num_0 to m1/num_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.282   0.817  m1/num_0 (m1/num_0)
     AND2:I1->O            1   0.067   0.739  m1/a1/XLXI_1/XLXI_1/XLXI_5 (m1/a1/XLXI_1/XLXI_1/XLXN_7)
     OR3:I0->O             3   0.053   0.753  m1/a1/XLXI_1/XLXI_1/XLXI_6 (m1/a1/XLXN_18)
     AND2:I0->O            1   0.053   0.725  m1/a1/XLXI_2/XLXI_1/XLXI_4 (m1/a1/XLXI_2/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m1/a1/XLXI_2/XLXI_1/XLXI_6 (m1/a1/XLXN_20)
     AND2:I0->O            1   0.053   0.725  m1/a1/XLXI_3/XLXI_1/XLXI_4 (m1/a1/XLXI_3/XLXI_1/XLXN_6)
     OR3:I1->O             3   0.067   0.753  m1/a1/XLXI_3/XLXI_1/XLXI_6 (m1/a1/XLXN_22)
     XOR2:I0->O            1   0.053   0.399  m1/a1/XLXI_4/XLXI_1/XLXI_2 (m1/A1<3>)
     FD:D                      0.011          m1/num_3
    ----------------------------------------
    Total                      6.370ns (0.706ns logic, 5.664ns route)
                                       (11.1% logic, 88.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm11/clkdiv_20'
  Clock period: 5.101ns (frequency: 196.041MHz)
  Total number of paths / destination ports: 8384 / 65
-------------------------------------------------------------------------
Delay:               5.101ns (Levels of Logic = 15)
  Source:            m9/S_0 (FF)
  Destination:       m3/S_0 (FF)
  Source Clock:      m11/clkdiv_20 rising
  Destination Clock: m11/clkdiv_20 rising

  Data Path: m9/S_0 to m3/S_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.745  m9/S_0 (m9/S_0)
     LUT6:I0->O            1   0.053   0.000  out1_wg_lut<1> (out1_wg_lut<1>)
     MUXCY:S->O            1   0.291   0.000  out1_wg_cy<1> (out1_wg_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<2> (out1_wg_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<3> (out1_wg_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<4> (out1_wg_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<5> (out1_wg_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<6> (out1_wg_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<7> (out1_wg_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<8> (out1_wg_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<9> (out1_wg_cy<9>)
     MUXCY:CI->O           4   0.178   0.759  out1_wg_cy<10> (finish_OBUF)
     AND2:I0->O            1   0.053   0.725  m2/XLXI_1 (m2/XLXN_4)
     NOR2:I1->O            1   0.067   0.725  m2/XLXI_3 (m2/XLXN_7)
     NOR2:I1->O           66   0.067   0.559  m2/XLXI_4 (s_l)
     INV:I->O              1   0.067   0.399  m3/GND_19_o_GND_19_o_equal_3_o1_INV_0 (m3/GND_19_o_GND_19_o_equal_3_o)
     FD:D                      0.011          m3/S_0
    ----------------------------------------
    Total                      5.101ns (1.189ns logic, 3.912ns route)
                                       (23.3% logic, 76.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm11/clkdiv_20'
  Total number of paths / destination ports: 520 / 65
-------------------------------------------------------------------------
Offset:              4.533ns (Levels of Logic = 7)
  Source:            SW<2> (PAD)
  Destination:       m3/S_0 (FF)
  Destination Clock: m11/clkdiv_20 rising

  Data Path: SW<2> to m3/S_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.602  SW_2_IBUF (SW_2_IBUF)
     LUT3:I0->O            1   0.053   0.413  out_SW0 (N3)
     LUT6:I5->O            1   0.053   0.725  out (start)
     AND2:I1->O            1   0.067   0.725  m2/XLXI_1 (m2/XLXN_4)
     NOR2:I1->O            1   0.067   0.725  m2/XLXI_3 (m2/XLXN_7)
     NOR2:I1->O           66   0.067   0.559  m2/XLXI_4 (s_l)
     INV:I->O              1   0.067   0.399  m3/GND_19_o_GND_19_o_equal_3_o1_INV_0 (m3/GND_19_o_GND_19_o_equal_3_o)
     FD:D                      0.011          m3/S_0
    ----------------------------------------
    Total                      4.533ns (0.385ns logic, 4.148ns route)
                                       (8.5% logic, 91.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm11/clkdiv_20'
  Total number of paths / destination ports: 129 / 3
-------------------------------------------------------------------------
Offset:              2.626ns (Levels of Logic = 13)
  Source:            m9/S_0 (FF)
  Destination:       SEGCLK (PAD)
  Source Clock:      m11/clkdiv_20 rising

  Data Path: m9/S_0 to SEGCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.745  m9/S_0 (m9/S_0)
     LUT6:I0->O            1   0.053   0.000  out1_wg_lut<1> (out1_wg_lut<1>)
     MUXCY:S->O            1   0.291   0.000  out1_wg_cy<1> (out1_wg_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<2> (out1_wg_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<3> (out1_wg_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<4> (out1_wg_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<5> (out1_wg_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<6> (out1_wg_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<7> (out1_wg_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<8> (out1_wg_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  out1_wg_cy<9> (out1_wg_cy<9>)
     MUXCY:CI->O           4   0.178   0.505  out1_wg_cy<10> (finish_OBUF)
     LUT2:I0->O            1   0.053   0.399  SEGCLK1 (SEGCLK_OBUF)
     OBUF:I->O                 0.000          SEGCLK_OBUF (SEGCLK)
    ----------------------------------------
    Total                      2.626ns (0.977ns logic, 1.649ns route)
                                       (37.2% logic, 62.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.153ns (Levels of Logic = 2)
  Source:            m11/clkdiv_20 (FF)
  Destination:       SEGCLK (PAD)
  Source Clock:      clk rising

  Data Path: m11/clkdiv_20 to SEGCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.419  m11/clkdiv_20 (m11/clkdiv_20)
     LUT2:I1->O            1   0.053   0.399  SEGCLK1 (SEGCLK_OBUF)
     OBUF:I->O                 0.000          SEGCLK_OBUF (SEGCLK)
    ----------------------------------------
    Total                      1.153ns (0.335ns logic, 0.818ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.399ns (Levels of Logic = 2)
  Source:            SW2<14> (PAD)
  Destination:       SEGCLR (PAD)

  Data Path: SW2<14> to SEGCLR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.399  SW2_14_IBUF (SEGCLR_OBUF)
     OBUF:I->O                 0.000          SEGCLR_OBUF (SEGCLR)
    ----------------------------------------
    Total                      0.399ns (0.000ns logic, 0.399ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock SW<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<0>          |    6.370|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<1>          |    6.370|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<2>          |    6.370|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<3>          |    6.370|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<4>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<4>          |    6.370|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<5>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<5>          |    6.370|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<6>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<6>          |    6.370|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<7>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<7>          |    6.370|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.655|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m11/clkdiv_20
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<0>          |    4.137|         |         |         |
SW<1>          |    4.137|         |         |         |
SW<2>          |    4.137|         |         |         |
SW<3>          |    4.137|         |         |         |
SW<4>          |    4.137|         |         |         |
SW<5>          |    4.137|         |         |         |
SW<6>          |    4.137|         |         |         |
SW<7>          |    4.137|         |         |         |
m11/clkdiv_20  |    5.101|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 14.03 secs
 
--> 

Total memory usage is 4618644 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    8 (   0 filtered)

