{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557169201191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557169201191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 06 22:00:01 2019 " "Processing started: Mon May 06 22:00:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557169201191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1557169201191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projectTop -c Lab1Demo --generate_symbol=C:/Users/ohadv/Desktop/BubbleTrouble/BubbleTrouble/OurProject/gameStateMachine.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off projectTop -c Lab1Demo --generate_symbol=C:/Users/ohadv/Desktop/BubbleTrouble/BubbleTrouble/OurProject/gameStateMachine.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1557169201191 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lpf.sv(42) " "Verilog HDL information at lpf.sv(42): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/lpf.sv" "" { Text "C:/Users/ohadv/Desktop/BubbleTrouble/BubbleTrouble/OurProject/RTL/KEYBOARD/lpf.sv" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1557169201581 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "byterec.sv(68) " "Verilog HDL information at byterec.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/ohadv/Desktop/BubbleTrouble/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1557169201581 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "smileyface_move.sv(60) " "Verilog HDL information at smileyface_move.sv(60): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/smileyface_move.sv" "" { Text "C:/Users/ohadv/Desktop/BubbleTrouble/BubbleTrouble/OurProject/RTL/VGA/smileyface_move.sv" 60 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1557169201581 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(35) " "Verilog HDL information at square_object.sv(35): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/ohadv/Desktop/BubbleTrouble/BubbleTrouble/OurProject/RTL/VGA/square_object.sv" 35 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1557169201581 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "squareRope.sv(37) " "Verilog HDL information at squareRope.sv(37): always construct contains both blocking and non-blocking assignments" {  } { { "Rope/squareRope.sv" "" { Text "C:/Users/ohadv/Desktop/BubbleTrouble/BubbleTrouble/OurProject/Rope/squareRope.sv" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1557169201601 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 presentBitMap.sv(73) " "Verilog HDL Expression warning at presentBitMap.sv(73): truncated literal to match 8 bits" {  } { { "Presents/presentBitMap.sv" "" { Text "C:/Users/ohadv/Desktop/BubbleTrouble/BubbleTrouble/OurProject/Presents/presentBitMap.sv" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1557169201616 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 welcomeInfo.sv(38) " "Verilog HDL Expression warning at welcomeInfo.sv(38): truncated literal to match 8 bits" {  } { { "welcomeInfo.sv" "" { Text "C:/Users/ohadv/Desktop/BubbleTrouble/BubbleTrouble/OurProject/welcomeInfo.sv" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1557169201636 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 playmodeInfo.sv(38) " "Verilog HDL Expression warning at playmodeInfo.sv(38): truncated literal to match 8 bits" {  } { { "playmodeInfo.sv" "" { Text "C:/Users/ohadv/Desktop/BubbleTrouble/BubbleTrouble/OurProject/playmodeInfo.sv" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1557169201636 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 gameoverInfo.sv(38) " "Verilog HDL Expression warning at gameoverInfo.sv(38): truncated literal to match 8 bits" {  } { { "gameoverInfo.sv" "" { Text "C:/Users/ohadv/Desktop/BubbleTrouble/BubbleTrouble/OurProject/gameoverInfo.sv" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1557169201641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nor_code byterec.sv(35) " "Verilog HDL Implicit Net warning at byterec.sv(35): created implicit net for \"nor_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/ohadv/Desktop/BubbleTrouble/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1557169201641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ext_code byterec.sv(36) " "Verilog HDL Implicit Net warning at byterec.sv(36): created implicit net for \"ext_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/ohadv/Desktop/BubbleTrouble/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1557169201641 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rel_code byterec.sv(37) " "Verilog HDL Implicit Net warning at byterec.sv(37): created implicit net for \"rel_code\"" {  } { { "RTL/KEYBOARD/byterec.sv" "" { Text "C:/Users/ohadv/Desktop/BubbleTrouble/BubbleTrouble/OurProject/RTL/KEYBOARD/byterec.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1557169201641 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "TIME_SCORE_QUANTUM gamestatemachine.sv(36) " "Verilog HDL or VHDL information at gamestatemachine.sv(36): object \"TIME_SCORE_QUANTUM\" declared but not used" {  } { { "gamestatemachine.sv" "" { Text "C:/Users/ohadv/Desktop/BubbleTrouble/BubbleTrouble/OurProject/gamestatemachine.sv" 36 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 1 0 "Design Software" 0 -1 1557169201686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 7 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557169201702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 06 22:00:01 2019 " "Processing ended: Mon May 06 22:00:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557169201702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557169201702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557169201702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1557169201702 ""}
