-DesignTarget: cache

-CacheAccessMode: Normal
-Associativity (for cache only): 16

-ProcessNode: 22

-Capacity (MB): 2
//-WordWidth (bit): 64
-WordWidth (bit): 512

-DeviceRoadmap: LOP
-LocalWireType: LocalConservative
-LocalWireRepeaterType: RepeatedNone
-LocalWireUseLowSwing: No

-GlobalWireType: GlobalConservative
-GlobalWireRepeaterType: RepeatedNone
-GlobalWireUseLowSwing: No

-Routing: H-tree
//-Routing: Non-H-tree

-InternalSensing: true

-MemoryCellInputFile: sample_RRAM.cell

-Temperature (K): 350

//-OptimizationTarget: WriteLatency
//-OptimizationTarget: Full
-OptimizationTarget: WriteEDP

-BufferDesignOptimization: latency

//-ForceBankA (Total AxB): 16x512
//-ForceBank (Total AxB, Active CxD): 8x16x4, 8x4
//-ForceMatA (Total AxB): 1x2
//-ForceMat (Total AxB, Active CxD): 2x2, 1x2
//-ForceMuxSenseAmp: 32
//-ForceMuxOutputLev1: 1 
//-ForceMuxOutputLev2: 1

//-StackedDieCount: 1
//-MonolithicStackCount: 1

