INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/Cycle_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cycle_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/RAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/alu_ops/ShiftLeft.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftLeft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/alu_ops/ShiftRight.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftRight
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/new/adder_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sim_1/new/adder_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/divider_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/multiplier_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/processor_core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/protected_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module protected_reg32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/protected_reg24.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module protected_reg24
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/boyso/git/saniccpu/vivado/vivado.srcs/sources_1/new/top_level.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_level
