# To learn how to use the output of the declarations below, visit:
# https://github.com/dwhall/minisvd2nim/blob/main/README.md#how-to-access-the-device

import metagenerator

#!fmt: off
declarePeripheral(peripheralName = SCB, baseAddress = 0xE000ED00'u32, peripheralDesc = "System Control Block")
declareRegister(peripheralName = SCB, registerName = CPUID, addressOffset = 0x0'u32, readAccess = true, writeAccess = false, registerDesc = "CPUID Base Register provides identification information for the processor")
declareField(peripheralName = SCB, registerName = CPUID, fieldName = IMPLEMENTER, bitOffset = 24, bitWidth = 8, readAccess = true, writeAccess = false, fieldDesc = "Implementer code assigned by ARM")
declareField(peripheralName = SCB, registerName = CPUID, fieldName = VARIANT, bitOffset = 20, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "IMPLEMENTATION DEFINED variant number")
declareField(peripheralName = SCB, registerName = CPUID, fieldName = ARCHITECTURE, bitOffset = 16, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "Reads as 0xF")
declareField(peripheralName = SCB, registerName = CPUID, fieldName = PARTNO, bitOffset = 4, bitWidth = 12, readAccess = true, writeAccess = false, fieldDesc = "IMPLEMENTATION DEFINED part number")
declareField(peripheralName = SCB, registerName = CPUID, fieldName = REVISION, bitOffset = 0, bitWidth = 4, readAccess = true, writeAccess = false, fieldDesc = "IMPLEMENTATION DEFINED revision number")
declareRegister(peripheralName = SCB, registerName = ICSR, addressOffset = 0x4'u32, readAccess = true, writeAccess = true, registerDesc = "Interrupt Control and State Register provides software control of the NMI, PendSV, and SysTick exceptions, and provides interrupt status information")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = NMIPENDSET, bitOffset = 31, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "On writes, makes the NMI exception active")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = PENDSVSET, bitOffset = 28, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "On writes, sets the PendSV exception as pending")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = PENDSVCLR, bitOffset = 27, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Removes the pending status of the PendSV exception")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = PENDSTSET, bitOffset = 26, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "On writes, sets the SysTick exception as pending")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = PENDSTCLR, bitOffset = 25, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Removes the pending status of the SysTick exception")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = ISRPREEMPT, bitOffset = 23, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Indicates whether a pending exception will be serviced on exit from debug halt state")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = ISRPENDING, bitOffset = 22, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Indicates whether an external interrupt, generated by the NVIC, is pending")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = VECTPENDING, bitOffset = 12, bitWidth = 9, readAccess = true, writeAccess = true, fieldDesc = "The exception number of the highest priority pending and enabled interrupt")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = RETTOBASE, bitOffset = 11, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "In Handler mode, indicates whether there is an active exception other than the exception indicated by the current value of the IPSR")
declareField(peripheralName = SCB, registerName = ICSR, fieldName = VECTACTIVE, bitOffset = 0, bitWidth = 9, readAccess = true, writeAccess = true, fieldDesc = "The exception number of the current executing exception")
declareRegister(peripheralName = SCB, registerName = VTOR, addressOffset = 0x8'u32, readAccess = true, writeAccess = true, registerDesc = "Vector Table Offset Register holds the vector table address")
declareField(peripheralName = SCB, registerName = VTOR, fieldName = TBLOFF, bitOffset = 7, bitWidth = 25, readAccess = true, writeAccess = true, fieldDesc = "Bits[31:7] of the vector table address")
declareRegister(peripheralName = SCB, registerName = AIRCR, addressOffset = 0xC'u32, readAccess = true, writeAccess = true, registerDesc = "Application Interrupt and Reset Control Register sets or returns interrupt control data")
declareField(peripheralName = SCB, registerName = AIRCR, fieldName = VECTKEY, bitOffset = 16, bitWidth = 16, readAccess = true, writeAccess = true, fieldDesc = "Vector Key. The value 0x05FA must be written to this register.")
declareField(peripheralName = SCB, registerName = AIRCR, fieldName = ENDIANNESS, bitOffset = 15, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Indicates the memory system endianness")
declareField(peripheralName = SCB, registerName = AIRCR, fieldName = SYSRESETREQ, bitOffset = 2, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "System Reset Request")
declareField(peripheralName = SCB, registerName = AIRCR, fieldName = VECTCLRACTIVE, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Writing 1 to this bit clears all active state information for fixed and configurable exceptions")
declareRegister(peripheralName = SCB, registerName = SCR, addressOffset = 0x10'u32, readAccess = true, writeAccess = true, registerDesc = "System Control Register sets or returns system control data")
declareField(peripheralName = SCB, registerName = SCR, fieldName = SEVONPEND, bitOffset = 4, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Determines whether an interrupt transition from inactive state to pending state is a wakeup event")
declareField(peripheralName = SCB, registerName = SCR, fieldName = SLEEPDEEP, bitOffset = 2, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Provides a qualifying hint indicating that waking from sleep might take longer")
declareField(peripheralName = SCB, registerName = SCR, fieldName = SLEEPONEXIT, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state")
declareRegister(peripheralName = SCB, registerName = CCR, addressOffset = 0x14'u32, readAccess = true, writeAccess = true, registerDesc = "Configuration and Control Register sets or returns configuration and control data, and provides control over caching and branch prediction")
declareField(peripheralName = SCB, registerName = CCR, fieldName = STKALIGN, bitOffset = 9, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Determines whether the exception entry sequence guarantees 8-byte stack frame alignment, adjusting the SP if necessary before saving state")
declareField(peripheralName = SCB, registerName = CCR, fieldName = UNALIGN_TRP, bitOffset = 3, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Controls the trapping of unaligned word or halfword accesses")
declareRegister(peripheralName = SCB, registerName = SHPR2, addressOffset = 0x1C'u32, readAccess = true, writeAccess = true, registerDesc = "System Handler Priority Register 2 sets or returns priority for system handlers 8-11")
declareField(peripheralName = SCB, registerName = SHPR2, fieldName = PRI_11, bitOffset = 24, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Priority of system handler 11, SVCall")
declareRegister(peripheralName = SCB, registerName = SHPR3, addressOffset = 0x20'u32, readAccess = true, writeAccess = true, registerDesc = "System Handler Priority Register 3 sets or returns priority for system handlers 12-15")
declareField(peripheralName = SCB, registerName = SHPR3, fieldName = PRI_15, bitOffset = 24, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Priority of system handler 15, SysTick")
declareField(peripheralName = SCB, registerName = SHPR3, fieldName = PRI_14, bitOffset = 16, bitWidth = 8, readAccess = true, writeAccess = true, fieldDesc = "Priority of system handler 14, PendSV")
declareRegister(peripheralName = SCB, registerName = SHCSR, addressOffset = 0x24'u32, readAccess = true, writeAccess = true, registerDesc = "System Handler Control and State Register controls and provides the active and pending status of system exceptions")
declareField(peripheralName = SCB, registerName = SHCSR, fieldName = SVCALLPENDED, bitOffset = 15, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "")
declareRegister(peripheralName = SCB, registerName = DFSR, addressOffset = 0x30'u32, readAccess = true, writeAccess = true, registerDesc = "Debug Fault Status Register shows which debug event occurred")
declareField(peripheralName = SCB, registerName = DFSR, fieldName = EXTERNAL, bitOffset = 4, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Indicates a debug event generated because of the assertion of an external debug request")
declareField(peripheralName = SCB, registerName = DFSR, fieldName = VCATCH, bitOffset = 3, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Indicates triggering of a Vector catch")
declareField(peripheralName = SCB, registerName = DFSR, fieldName = DWTTRAP, bitOffset = 2, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Indicates a debug event generated by the DWT")
declareField(peripheralName = SCB, registerName = DFSR, fieldName = BKPT, bitOffset = 1, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Indicates a debug event generated by BKPT instruction execution or a breakpoint match in FPB")
declareField(peripheralName = SCB, registerName = DFSR, fieldName = HALTED, bitOffset = 0, bitWidth = 1, readAccess = true, writeAccess = true, fieldDesc = "Indicates a debug event generated by either a halt or step request")
