{"vcs1":{"timestamp_begin":1736688196.267915672, "rt":0.66, "ut":0.12, "st":0.12}}
{"vcselab":{"timestamp_begin":1736688196.985413717, "rt":0.48, "ut":0.12, "st":0.05}}
{"link":{"timestamp_begin":1736688197.523779072, "rt":0.35, "ut":0.11, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1736688196.035204852}
{"VCS_COMP_START_TIME": 1736688196.035204852}
{"VCS_COMP_END_TIME": 1736688198.488110570}
{"VCS_USER_OPTIONS": "-sverilog -R -full64 test.sv"}
{"vcs1": {"peak_mem": 346864}}
{"vcselab": {"peak_mem": 217284}}
