The platform used for this test is featuring an Intel Stratix10 1SG10MHN3F74C2LG_U1 device
Quartus version used to generate the bitfile: 22.1
Design is timing clean at 172 MHz
Max number of logic levels = 9
