{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762043296545 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov  1 19:28:16 2025 " "Processing started: Sat Nov  1 19:28:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762043296546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1762043296546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1762043296546 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1762043296992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1762043298178 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1762043298178 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1762043298212 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1762043298212 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1762043300671 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1762043302246 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1762043303182 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1762043303224 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762043319253 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762043319253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.188 " "Worst-case setup slack is -26.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043319256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043319256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.188         -459787.860 iCLK  " "  -26.188         -459787.860 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043319256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762043319256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.403 " "Worst-case hold slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043319607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043319607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 iCLK  " "    0.403               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043319607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762043319607 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762043319618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762043319629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043319669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043319669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043319669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762043319669 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -26.188 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -26.188" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322729 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762043322729 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -26.188 (VIOLATED) " "Path #1: Setup slack is -26.188 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[3\] " "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\] " "To Node      : RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.074      3.074  R        clock network delay " "     3.074      3.074  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.306      0.232     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[3\] " "     3.306      0.232     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.306      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[3\]\|q " "     3.306      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.660      0.354 FF    IC  s_IMemAddr\[3\]~1\|datac " "     3.660      0.354 FF    IC  s_IMemAddr\[3\]~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.941      0.281 FF  CELL  s_IMemAddr\[3\]~1\|combout " "     3.941      0.281 FF  CELL  s_IMemAddr\[3\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.356      2.415 FF    IC  IMem\|ram~35729\|datab " "     6.356      2.415 FF    IC  IMem\|ram~35729\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.779      0.423 FR  CELL  IMem\|ram~35729\|combout " "     6.779      0.423 FR  CELL  IMem\|ram~35729\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.013      0.234 RR    IC  IMem\|ram~35730\|datab " "     7.013      0.234 RR    IC  IMem\|ram~35730\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.431      0.418 RR  CELL  IMem\|ram~35730\|combout " "     7.431      0.418 RR  CELL  IMem\|ram~35730\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.800      2.369 RR    IC  IMem\|ram~35738\|datac " "     9.800      2.369 RR    IC  IMem\|ram~35738\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.087      0.287 RR  CELL  IMem\|ram~35738\|combout " "    10.087      0.287 RR  CELL  IMem\|ram~35738\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.288      0.201 RR    IC  IMem\|ram~35739\|datac " "    10.288      0.201 RR    IC  IMem\|ram~35739\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.575      0.287 RR  CELL  IMem\|ram~35739\|combout " "    10.575      0.287 RR  CELL  IMem\|ram~35739\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.778      0.203 RR    IC  IMem\|ram~35750\|datad " "    10.778      0.203 RR    IC  IMem\|ram~35750\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.917      0.139 RF  CELL  IMem\|ram~35750\|combout " "    10.917      0.139 RF  CELL  IMem\|ram~35750\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.670      1.753 FF    IC  IMem\|ram~35878\|datac " "    12.670      1.753 FF    IC  IMem\|ram~35878\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.951      0.281 FF  CELL  IMem\|ram~35878\|combout " "    12.951      0.281 FF  CELL  IMem\|ram~35878\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.184      0.233 FF    IC  IMem\|ram~36049\|datac " "    13.184      0.233 FF    IC  IMem\|ram~36049\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.465      0.281 FF  CELL  IMem\|ram~36049\|combout " "    13.465      0.281 FF  CELL  IMem\|ram~36049\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.236      1.771 FF    IC  IMem\|ram~36220\|datac " "    15.236      1.771 FF    IC  IMem\|ram~36220\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.517      0.281 FF  CELL  IMem\|ram~36220\|combout " "    15.517      0.281 FF  CELL  IMem\|ram~36220\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.839      0.322 FF    IC  mind_control\|Equal10~0\|dataa " "    15.839      0.322 FF    IC  mind_control\|Equal10~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.245      0.406 FR  CELL  mind_control\|Equal10~0\|combout " "    16.245      0.406 FR  CELL  mind_control\|Equal10~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.489      0.244 RR    IC  mind_control\|Equal10~1\|datad " "    16.489      0.244 RR    IC  mind_control\|Equal10~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.644      0.155 RR  CELL  mind_control\|Equal10~1\|combout " "    16.644      0.155 RR  CELL  mind_control\|Equal10~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.361      0.717 RR    IC  mind_control\|o_ALUControl\[0\]~33\|datac " "    17.361      0.717 RR    IC  mind_control\|o_ALUControl\[0\]~33\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.631      0.270 RF  CELL  mind_control\|o_ALUControl\[0\]~33\|combout " "    17.631      0.270 RF  CELL  mind_control\|o_ALUControl\[0\]~33\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.899      0.268 FF    IC  mind_control\|o_ALUControl\[0\]~34\|datab " "    17.899      0.268 FF    IC  mind_control\|o_ALUControl\[0\]~34\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.267      0.368 FF  CELL  mind_control\|o_ALUControl\[0\]~34\|combout " "    18.267      0.368 FF  CELL  mind_control\|o_ALUControl\[0\]~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.184      0.917 FF    IC  mind_control\|o_ALUControl\[0\]~42\|dataa " "    19.184      0.917 FF    IC  mind_control\|o_ALUControl\[0\]~42\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.608      0.424 FF  CELL  mind_control\|o_ALUControl\[0\]~42\|combout " "    19.608      0.424 FF  CELL  mind_control\|o_ALUControl\[0\]~42\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.853      0.245 FF    IC  mind_control\|o_ALUControl\[3\]~58\|datac " "    19.853      0.245 FF    IC  mind_control\|o_ALUControl\[3\]~58\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.113      0.260 FR  CELL  mind_control\|o_ALUControl\[3\]~58\|combout " "    20.113      0.260 FR  CELL  mind_control\|o_ALUControl\[3\]~58\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.317      0.204 RR    IC  mind_control\|o_ALUControl\[3\]~59\|datad " "    20.317      0.204 RR    IC  mind_control\|o_ALUControl\[3\]~59\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.472      0.155 RR  CELL  mind_control\|o_ALUControl\[3\]~59\|combout " "    20.472      0.155 RR  CELL  mind_control\|o_ALUControl\[3\]~59\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.940      0.468 RR    IC  ALU\|s_controlAdder~0\|dataa " "    20.940      0.468 RR    IC  ALU\|s_controlAdder~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.369      0.429 RF  CELL  ALU\|s_controlAdder~0\|combout " "    21.369      0.429 RF  CELL  ALU\|s_controlAdder~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.126      0.757 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datab " "    22.126      0.757 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.567      0.441 FR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout " "    22.567      0.441 FR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.824      0.257 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datab " "    22.824      0.257 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.183      0.359 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout " "    23.183      0.359 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.409      0.226 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad " "    23.409      0.226 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.564      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout " "    23.564      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.792      0.228 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad " "    23.792      0.228 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.947      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout " "    23.947      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.176      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad " "    24.176      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.331      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout " "    24.331      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.560      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad " "    24.560      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.715      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout " "    24.715      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.941      0.226 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datad " "    24.941      0.226 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.096      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout " "    25.096      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.287      1.191 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|xor_gate2\|o_F\|datad " "    26.287      1.191 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|xor_gate2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.426      0.139 RF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|xor_gate2\|o_F\|combout " "    26.426      0.139 RF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|xor_gate2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.677      0.251 FF    IC  ALU\|big_mux\|Mux24~1\|datad " "    26.677      0.251 FF    IC  ALU\|big_mux\|Mux24~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.827      0.150 FR  CELL  ALU\|big_mux\|Mux24~1\|combout " "    26.827      0.150 FR  CELL  ALU\|big_mux\|Mux24~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.550      0.723 RR    IC  ALU\|big_mux\|Mux24~2\|datad " "    27.550      0.723 RR    IC  ALU\|big_mux\|Mux24~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.705      0.155 RR  CELL  ALU\|big_mux\|Mux24~2\|combout " "    27.705      0.155 RR  CELL  ALU\|big_mux\|Mux24~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.911      0.206 RR    IC  ALU\|big_mux\|Mux24\|datad " "    27.911      0.206 RR    IC  ALU\|big_mux\|Mux24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.066      0.155 RR  CELL  ALU\|big_mux\|Mux24\|combout " "    28.066      0.155 RR  CELL  ALU\|big_mux\|Mux24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.465      1.399 RR    IC  DMem\|ram~49503\|datab " "    29.465      1.399 RR    IC  DMem\|ram~49503\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.874      0.409 RF  CELL  DMem\|ram~49503\|combout " "    29.874      0.409 RF  CELL  DMem\|ram~49503\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.149      0.275 FF    IC  DMem\|ram~49504\|dataa " "    30.149      0.275 FF    IC  DMem\|ram~49504\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.526      0.377 FR  CELL  DMem\|ram~49504\|combout " "    30.526      0.377 FR  CELL  DMem\|ram~49504\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.972     10.446 RR    IC  DMem\|ram~49505\|datab " "    40.972     10.446 RR    IC  DMem\|ram~49505\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.333      0.361 RR  CELL  DMem\|ram~49505\|combout " "    41.333      0.361 RR  CELL  DMem\|ram~49505\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.533      0.200 RR    IC  DMem\|ram~49506\|datac " "    41.533      0.200 RR    IC  DMem\|ram~49506\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.820      0.287 RR  CELL  DMem\|ram~49506\|combout " "    41.820      0.287 RR  CELL  DMem\|ram~49506\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.023      0.203 RR    IC  DMem\|ram~49517\|datad " "    42.023      0.203 RR    IC  DMem\|ram~49517\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.162      0.139 RF  CELL  DMem\|ram~49517\|combout " "    42.162      0.139 RF  CELL  DMem\|ram~49517\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.251      2.089 FF    IC  DMem\|ram~49518\|dataa " "    44.251      2.089 FF    IC  DMem\|ram~49518\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    44.605      0.354 FF  CELL  DMem\|ram~49518\|combout " "    44.605      0.354 FF  CELL  DMem\|ram~49518\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.297      0.692 FF    IC  DMem\|ram~49689\|datac " "    45.297      0.692 FF    IC  DMem\|ram~49689\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.578      0.281 FF  CELL  DMem\|ram~49689\|combout " "    45.578      0.281 FF  CELL  DMem\|ram~49689\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.846      0.268 FF    IC  DMem\|ram~49860\|datab " "    45.846      0.268 FF    IC  DMem\|ram~49860\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.250      0.404 FF  CELL  DMem\|ram~49860\|combout " "    46.250      0.404 FF  CELL  DMem\|ram~49860\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.477      0.227 FF    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~2\|datad " "    46.477      0.227 FF    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.602      0.125 FF  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~2\|combout " "    46.602      0.125 FF  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    46.870      0.268 FF    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~3\|datab " "    46.870      0.268 FF    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.293      0.423 FR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~3\|combout " "    47.293      0.423 FR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.521      0.228 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~4\|datad " "    47.521      0.228 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    47.676      0.155 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~4\|combout " "    47.676      0.155 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    49.340      1.664 RR    IC  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]~feeder\|datad " "    49.340      1.664 RR    IC  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    49.495      0.155 RR  CELL  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]~feeder\|combout " "    49.495      0.155 RR  CELL  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    49.495      0.000 RR    IC  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]\|d " "    49.495      0.000 RR    IC  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    49.582      0.087 RR  CELL  RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\] " "    49.582      0.087 RR  CELL  RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.388      3.388  R        clock network delay " "    23.388      3.388  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.396      0.008           clock pessimism removed " "    23.396      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.376     -0.020           clock uncertainty " "    23.376     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.394      0.018     uTsu  RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\] " "    23.394      0.018     uTsu  RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    49.582 " "Data Arrival Time  :    49.582" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.394 " "Data Required Time :    23.394" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -26.188 (VIOLATED) " "Slack              :   -26.188 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043322731 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762043322731 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.403 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.403" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762043323187 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.403  " "Path #1: Hold slack is 0.403 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "To Node      : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.969      2.969  R        clock network delay " "     2.969      2.969  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.201      0.232     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     3.201      0.232     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.201      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|q " "     3.201      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.201      0.000 FF    IC  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datac " "     3.201      0.000 FF    IC  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.562      0.361 FF  CELL  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout " "     3.562      0.361 FF  CELL  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.562      0.000 FF    IC  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|d " "     3.562      0.000 FF    IC  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.638      0.076 FF  CELL  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     3.638      0.076 FF  CELL  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.081      3.081  R        clock network delay " "     3.081      3.081  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.049     -0.032           clock pessimism removed " "     3.049     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.049      0.000           clock uncertainty " "     3.049      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.235      0.186      uTh  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     3.235      0.186      uTh  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.638 " "Data Arrival Time  :     3.638" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.235 " "Data Required Time :     3.235" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.403  " "Slack              :     0.403 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043323187 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762043323187 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762043323188 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1762043323313 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1762043329155 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762043332729 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762043332729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.562 " "Worst-case setup slack is -22.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043332732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043332732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.562         -368384.120 iCLK  " "  -22.562         -368384.120 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043332732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762043332732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043333067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043333067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 iCLK  " "    0.354               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043333067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762043333067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762043333072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762043333076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.767 " "Worst-case minimum pulse width slack is 9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043333117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043333117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.767               0.000 iCLK  " "    9.767               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043333117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762043333117 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -22.562 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -22.562" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336194 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336194 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762043336194 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -22.562 (VIOLATED) " "Path #1: Setup slack is -22.562 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[3\] " "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\] " "To Node      : RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.785      2.785  R        clock network delay " "     2.785      2.785  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.998      0.213     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[3\] " "     2.998      0.213     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.998      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[3\]\|q " "     2.998      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.321 FF    IC  s_IMemAddr\[3\]~1\|datac " "     3.319      0.321 FF    IC  s_IMemAddr\[3\]~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.571      0.252 FF  CELL  s_IMemAddr\[3\]~1\|combout " "     3.571      0.252 FF  CELL  s_IMemAddr\[3\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.739      2.168 FF    IC  IMem\|ram~35729\|datab " "     5.739      2.168 FF    IC  IMem\|ram~35729\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.116      0.377 FR  CELL  IMem\|ram~35729\|combout " "     6.116      0.377 FR  CELL  IMem\|ram~35729\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.333      0.217 RR    IC  IMem\|ram~35730\|datab " "     6.333      0.217 RR    IC  IMem\|ram~35730\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.714      0.381 RR  CELL  IMem\|ram~35730\|combout " "     6.714      0.381 RR  CELL  IMem\|ram~35730\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.944      2.230 RR    IC  IMem\|ram~35738\|datac " "     8.944      2.230 RR    IC  IMem\|ram~35738\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.209      0.265 RR  CELL  IMem\|ram~35738\|combout " "     9.209      0.265 RR  CELL  IMem\|ram~35738\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.393      0.184 RR    IC  IMem\|ram~35739\|datac " "     9.393      0.184 RR    IC  IMem\|ram~35739\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.658      0.265 RR  CELL  IMem\|ram~35739\|combout " "     9.658      0.265 RR  CELL  IMem\|ram~35739\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.845      0.187 RR    IC  IMem\|ram~35750\|datad " "     9.845      0.187 RR    IC  IMem\|ram~35750\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.989      0.144 RR  CELL  IMem\|ram~35750\|combout " "     9.989      0.144 RR  CELL  IMem\|ram~35750\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.668      1.679 RR    IC  IMem\|ram~35878\|datac " "    11.668      1.679 RR    IC  IMem\|ram~35878\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.933      0.265 RR  CELL  IMem\|ram~35878\|combout " "    11.933      0.265 RR  CELL  IMem\|ram~35878\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.118      0.185 RR    IC  IMem\|ram~36049\|datac " "    12.118      0.185 RR    IC  IMem\|ram~36049\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.383      0.265 RR  CELL  IMem\|ram~36049\|combout " "    12.383      0.265 RR  CELL  IMem\|ram~36049\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.008      1.625 RR    IC  IMem\|ram~36220\|datac " "    14.008      1.625 RR    IC  IMem\|ram~36220\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.251      0.243 RF  CELL  IMem\|ram~36220\|combout " "    14.251      0.243 RF  CELL  IMem\|ram~36220\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.541      0.290 FF    IC  mind_control\|Equal10~0\|dataa " "    14.541      0.290 FF    IC  mind_control\|Equal10~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.901      0.360 FR  CELL  mind_control\|Equal10~0\|combout " "    14.901      0.360 FR  CELL  mind_control\|Equal10~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.125      0.224 RR    IC  mind_control\|Equal10~1\|datad " "    15.125      0.224 RR    IC  mind_control\|Equal10~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.269      0.144 RR  CELL  mind_control\|Equal10~1\|combout " "    15.269      0.144 RR  CELL  mind_control\|Equal10~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.943      0.674 RR    IC  mind_control\|o_ALUControl\[0\]~33\|datac " "    15.943      0.674 RR    IC  mind_control\|o_ALUControl\[0\]~33\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.188      0.245 RF  CELL  mind_control\|o_ALUControl\[0\]~33\|combout " "    16.188      0.245 RF  CELL  mind_control\|o_ALUControl\[0\]~33\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.430      0.242 FF    IC  mind_control\|o_ALUControl\[0\]~34\|datab " "    16.430      0.242 FF    IC  mind_control\|o_ALUControl\[0\]~34\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.759      0.329 FF  CELL  mind_control\|o_ALUControl\[0\]~34\|combout " "    16.759      0.329 FF  CELL  mind_control\|o_ALUControl\[0\]~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.578      0.819 FF    IC  mind_control\|o_ALUControl\[0\]~42\|dataa " "    17.578      0.819 FF    IC  mind_control\|o_ALUControl\[0\]~42\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.955      0.377 FF  CELL  mind_control\|o_ALUControl\[0\]~42\|combout " "    17.955      0.377 FF  CELL  mind_control\|o_ALUControl\[0\]~42\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.178      0.223 FF    IC  mind_control\|o_ALUControl\[3\]~58\|datac " "    18.178      0.223 FF    IC  mind_control\|o_ALUControl\[3\]~58\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.415      0.237 FR  CELL  mind_control\|o_ALUControl\[3\]~58\|combout " "    18.415      0.237 FR  CELL  mind_control\|o_ALUControl\[3\]~58\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.603      0.188 RR    IC  mind_control\|o_ALUControl\[3\]~59\|datad " "    18.603      0.188 RR    IC  mind_control\|o_ALUControl\[3\]~59\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.747      0.144 RR  CELL  mind_control\|o_ALUControl\[3\]~59\|combout " "    18.747      0.144 RR  CELL  mind_control\|o_ALUControl\[3\]~59\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.187      0.440 RR    IC  ALU\|s_controlAdder~0\|dataa " "    19.187      0.440 RR    IC  ALU\|s_controlAdder~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.579      0.392 RF  CELL  ALU\|s_controlAdder~0\|combout " "    19.579      0.392 RF  CELL  ALU\|s_controlAdder~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.245      0.666 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datab " "    20.245      0.666 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.636      0.391 FR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout " "    20.636      0.391 FR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.874      0.238 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datab " "    20.874      0.238 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.202      0.328 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout " "    21.202      0.328 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.410      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad " "    21.410      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.554      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout " "    21.554      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.764      0.210 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad " "    21.764      0.210 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.908      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout " "    21.908      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.119      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad " "    22.119      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.263      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout " "    22.263      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.475      0.212 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad " "    22.475      0.212 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.619      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout " "    22.619      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.827      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datad " "    22.827      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.971      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout " "    22.971      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.087      1.116 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|xor_gate2\|o_F\|datad " "    24.087      1.116 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|xor_gate2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.212      0.125 RF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|xor_gate2\|o_F\|combout " "    24.212      0.125 RF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|xor_gate2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.441      0.229 FF    IC  ALU\|big_mux\|Mux24~1\|datad " "    24.441      0.229 FF    IC  ALU\|big_mux\|Mux24~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.575      0.134 FR  CELL  ALU\|big_mux\|Mux24~1\|combout " "    24.575      0.134 FR  CELL  ALU\|big_mux\|Mux24~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.254      0.679 RR    IC  ALU\|big_mux\|Mux24~2\|datad " "    25.254      0.679 RR    IC  ALU\|big_mux\|Mux24~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.398      0.144 RR  CELL  ALU\|big_mux\|Mux24~2\|combout " "    25.398      0.144 RR  CELL  ALU\|big_mux\|Mux24~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.588      0.190 RR    IC  ALU\|big_mux\|Mux24\|datad " "    25.588      0.190 RR    IC  ALU\|big_mux\|Mux24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.732      0.144 RR  CELL  ALU\|big_mux\|Mux24\|combout " "    25.732      0.144 RR  CELL  ALU\|big_mux\|Mux24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.034      1.302 RR    IC  DMem\|ram~49503\|datab " "    27.034      1.302 RR    IC  DMem\|ram~49503\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.398      0.364 RR  CELL  DMem\|ram~49503\|combout " "    27.398      0.364 RR  CELL  DMem\|ram~49503\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.616      0.218 RR    IC  DMem\|ram~49504\|dataa " "    27.616      0.218 RR    IC  DMem\|ram~49504\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.996      0.380 RR  CELL  DMem\|ram~49504\|combout " "    27.996      0.380 RR  CELL  DMem\|ram~49504\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.728      9.732 RR    IC  DMem\|ram~49505\|datab " "    37.728      9.732 RR    IC  DMem\|ram~49505\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.059      0.331 RR  CELL  DMem\|ram~49505\|combout " "    38.059      0.331 RR  CELL  DMem\|ram~49505\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.242      0.183 RR    IC  DMem\|ram~49506\|datac " "    38.242      0.183 RR    IC  DMem\|ram~49506\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.507      0.265 RR  CELL  DMem\|ram~49506\|combout " "    38.507      0.265 RR  CELL  DMem\|ram~49506\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.694      0.187 RR    IC  DMem\|ram~49517\|datad " "    38.694      0.187 RR    IC  DMem\|ram~49517\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.838      0.144 RR  CELL  DMem\|ram~49517\|combout " "    38.838      0.144 RR  CELL  DMem\|ram~49517\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.762      1.924 RR    IC  DMem\|ram~49518\|dataa " "    40.762      1.924 RR    IC  DMem\|ram~49518\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.069      0.307 RR  CELL  DMem\|ram~49518\|combout " "    41.069      0.307 RR  CELL  DMem\|ram~49518\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.711      0.642 RR    IC  DMem\|ram~49689\|datac " "    41.711      0.642 RR    IC  DMem\|ram~49689\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.976      0.265 RR  CELL  DMem\|ram~49689\|combout " "    41.976      0.265 RR  CELL  DMem\|ram~49689\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.192      0.216 RR    IC  DMem\|ram~49860\|datab " "    42.192      0.216 RR    IC  DMem\|ram~49860\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.573      0.381 RR  CELL  DMem\|ram~49860\|combout " "    42.573      0.381 RR  CELL  DMem\|ram~49860\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.761      0.188 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~2\|datad " "    42.761      0.188 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.905      0.144 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~2\|combout " "    42.905      0.144 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.122      0.217 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~3\|datab " "    43.122      0.217 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.503      0.381 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~3\|combout " "    43.503      0.381 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.714      0.211 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~4\|datad " "    43.714      0.211 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.858      0.144 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~4\|combout " "    43.858      0.144 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.421      1.563 RR    IC  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]~feeder\|datad " "    45.421      1.563 RR    IC  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.565      0.144 RR  CELL  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]~feeder\|combout " "    45.565      0.144 RR  CELL  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.565      0.000 RR    IC  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]\|d " "    45.565      0.000 RR    IC  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    45.645      0.080 RR  CELL  RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\] " "    45.645      0.080 RR  CELL  RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.077      3.077  R        clock network delay " "    23.077      3.077  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.084      0.007           clock pessimism removed " "    23.084      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.064     -0.020           clock uncertainty " "    23.064     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.083      0.019     uTsu  RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\] " "    23.083      0.019     uTsu  RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    45.645 " "Data Arrival Time  :    45.645" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.083 " "Data Required Time :    23.083" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -22.562 (VIOLATED) " "Slack              :   -22.562 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336196 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762043336196 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.354" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762043336625 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.354  " "Path #1: Hold slack is 0.354 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "To Node      : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.696      2.696  R        clock network delay " "     2.696      2.696  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.909      0.213     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     2.909      0.213     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.909      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|q " "     2.909      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.909      0.000 FF    IC  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datac " "     2.909      0.000 FF    IC  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.228      0.319 FF  CELL  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout " "     3.228      0.319 FF  CELL  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.228      0.000 FF    IC  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|d " "     3.228      0.000 FF    IC  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.293      0.065 FF  CELL  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     3.293      0.065 FF  CELL  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.796      2.796  R        clock network delay " "     2.796      2.796  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.768     -0.028           clock pessimism removed " "     2.768     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.768      0.000           clock uncertainty " "     2.768      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.939      0.171      uTh  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     2.939      0.171      uTh  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.293 " "Data Arrival Time  :     3.293" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.939 " "Data Required Time :     2.939" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.354  " "Slack              :     0.354 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043336625 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762043336625 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1762043336626 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1762043338569 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1762043338569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.808 " "Worst-case setup slack is -3.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043338573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043338573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.808            -875.582 iCLK  " "   -3.808            -875.582 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043338573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762043338573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043338917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043338917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 iCLK  " "    0.182               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043338917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762043338917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762043338922 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1762043338926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043338968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043338968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1762043338968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1762043338968 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.808 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.808" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342093 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762043342093 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.808 (VIOLATED) " "Path #1: Setup slack is -3.808 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[2\] " "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\] " "To Node      : RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.632      1.632  R        clock network delay " "     1.632      1.632  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.737      0.105     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[2\] " "     1.737      0.105     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.737      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[2\]\|q " "     1.737      0.000 FF  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.910      0.173 FF    IC  s_IMemAddr\[2\]~0\|datad " "     1.910      0.173 FF    IC  s_IMemAddr\[2\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.973      0.063 FF  CELL  s_IMemAddr\[2\]~0\|combout " "     1.973      0.063 FF  CELL  s_IMemAddr\[2\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.568      1.595 FF    IC  IMem\|ram~39609\|dataa " "     3.568      1.595 FF    IC  IMem\|ram~39609\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.773      0.205 FR  CELL  IMem\|ram~39609\|combout " "     3.773      0.205 FR  CELL  IMem\|ram~39609\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.089      0.316 RR    IC  IMem\|ram~39610\|datad " "     4.089      0.316 RR    IC  IMem\|ram~39610\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.155      0.066 RF  CELL  IMem\|ram~39610\|combout " "     4.155      0.066 RF  CELL  IMem\|ram~39610\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.717      0.562 FF    IC  IMem\|ram~39613\|datac " "     4.717      0.562 FF    IC  IMem\|ram~39613\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.850      0.133 FF  CELL  IMem\|ram~39613\|combout " "     4.850      0.133 FF  CELL  IMem\|ram~39613\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.960      0.110 FF    IC  IMem\|ram~39616\|datad " "     4.960      0.110 FF    IC  IMem\|ram~39616\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.023      0.063 FF  CELL  IMem\|ram~39616\|combout " "     5.023      0.063 FF  CELL  IMem\|ram~39616\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.133      0.110 FF    IC  IMem\|ram~39617\|datad " "     5.133      0.110 FF    IC  IMem\|ram~39617\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.196      0.063 FF  CELL  IMem\|ram~39617\|combout " "     5.196      0.063 FF  CELL  IMem\|ram~39617\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.943      0.747 FF    IC  IMem\|ram~39628\|datad " "     5.943      0.747 FF    IC  IMem\|ram~39628\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.006      0.063 FF  CELL  IMem\|ram~39628\|combout " "     6.006      0.063 FF  CELL  IMem\|ram~39628\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.117      0.111 FF    IC  IMem\|ram~39629\|datac " "     6.117      0.111 FF    IC  IMem\|ram~39629\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.250      0.133 FF  CELL  IMem\|ram~39629\|combout " "     6.250      0.133 FF  CELL  IMem\|ram~39629\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.374      2.124 FF    IC  IMem\|ram~39630\|datad " "     8.374      2.124 FF    IC  IMem\|ram~39630\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.437      0.063 FF  CELL  IMem\|ram~39630\|combout " "     8.437      0.063 FF  CELL  IMem\|ram~39630\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.580      0.143 FF    IC  mind_control\|Equal10~1\|datac " "     8.580      0.143 FF    IC  mind_control\|Equal10~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.699      0.119 FR  CELL  mind_control\|Equal10~1\|combout " "     8.699      0.119 FR  CELL  mind_control\|Equal10~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.019      0.320 RR    IC  mind_control\|o_ALUControl\[0\]~33\|datac " "     9.019      0.320 RR    IC  mind_control\|o_ALUControl\[0\]~33\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.144      0.125 RF  CELL  mind_control\|o_ALUControl\[0\]~33\|combout " "     9.144      0.125 RF  CELL  mind_control\|o_ALUControl\[0\]~33\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.274      0.130 FF    IC  mind_control\|o_ALUControl\[0\]~34\|datab " "     9.274      0.130 FF    IC  mind_control\|o_ALUControl\[0\]~34\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.451      0.177 FF  CELL  mind_control\|o_ALUControl\[0\]~34\|combout " "     9.451      0.177 FF  CELL  mind_control\|o_ALUControl\[0\]~34\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.943      0.492 FF    IC  mind_control\|o_ALUControl\[0\]~42\|dataa " "     9.943      0.492 FF    IC  mind_control\|o_ALUControl\[0\]~42\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.147      0.204 FF  CELL  mind_control\|o_ALUControl\[0\]~42\|combout " "    10.147      0.204 FF  CELL  mind_control\|o_ALUControl\[0\]~42\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.265      0.118 FF    IC  mind_control\|o_ALUControl\[3\]~58\|datac " "    10.265      0.118 FF    IC  mind_control\|o_ALUControl\[3\]~58\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.384      0.119 FR  CELL  mind_control\|o_ALUControl\[3\]~58\|combout " "    10.384      0.119 FR  CELL  mind_control\|o_ALUControl\[3\]~58\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.473      0.089 RR    IC  mind_control\|o_ALUControl\[3\]~59\|datad " "    10.473      0.089 RR    IC  mind_control\|o_ALUControl\[3\]~59\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.541      0.068 RR  CELL  mind_control\|o_ALUControl\[3\]~59\|combout " "    10.541      0.068 RR  CELL  mind_control\|o_ALUControl\[3\]~59\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.748      0.207 RR    IC  ALU\|s_controlAdder~0\|dataa " "    10.748      0.207 RR    IC  ALU\|s_controlAdder~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.944      0.196 RF  CELL  ALU\|s_controlAdder~0\|combout " "    10.944      0.196 RF  CELL  ALU\|s_controlAdder~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.338      0.394 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datab " "    11.338      0.394 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.514      0.176 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout " "    11.514      0.176 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.656      0.142 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datab " "    11.656      0.142 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.830      0.174 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout " "    11.830      0.174 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.949      0.119 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad " "    11.949      0.119 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.012      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout " "    12.012      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.133      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad " "    12.133      0.121 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.196      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout " "    12.196      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.318      0.122 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad " "    12.318      0.122 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.381      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout " "    12.381      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.504      0.123 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad " "    12.504      0.123 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.567      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout " "    12.567      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.687      0.120 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datad " "    12.687      0.120 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.750      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout " "    12.750      0.063 FF  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.363      0.613 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|xor_gate2\|o_F\|datad " "    13.363      0.613 FF    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|xor_gate2\|o_F\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.435      0.072 FR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|xor_gate2\|o_F\|combout " "    13.435      0.072 FR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|xor_gate2\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.539      0.104 RR    IC  ALU\|big_mux\|Mux24~1\|datad " "    13.539      0.104 RR    IC  ALU\|big_mux\|Mux24~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.605      0.066 RF  CELL  ALU\|big_mux\|Mux24~1\|combout " "    13.605      0.066 RF  CELL  ALU\|big_mux\|Mux24~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.983      0.378 FF    IC  ALU\|big_mux\|Mux24~2\|datad " "    13.983      0.378 FF    IC  ALU\|big_mux\|Mux24~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.046      0.063 FF  CELL  ALU\|big_mux\|Mux24~2\|combout " "    14.046      0.063 FF  CELL  ALU\|big_mux\|Mux24~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.156      0.110 FF    IC  ALU\|big_mux\|Mux24\|datad " "    14.156      0.110 FF    IC  ALU\|big_mux\|Mux24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.219      0.063 FF  CELL  ALU\|big_mux\|Mux24\|combout " "    14.219      0.063 FF  CELL  ALU\|big_mux\|Mux24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.968      0.749 FF    IC  DMem\|ram~49503\|datab " "    14.968      0.749 FF    IC  DMem\|ram~49503\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.175      0.207 FF  CELL  DMem\|ram~49503\|combout " "    15.175      0.207 FF  CELL  DMem\|ram~49503\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.310      0.135 FF    IC  DMem\|ram~49504\|dataa " "    15.310      0.135 FF    IC  DMem\|ram~49504\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.503      0.193 FF  CELL  DMem\|ram~49504\|combout " "    15.503      0.193 FF  CELL  DMem\|ram~49504\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.169      5.666 FF    IC  DMem\|ram~49505\|datab " "    21.169      5.666 FF    IC  DMem\|ram~49505\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.343      0.174 FF  CELL  DMem\|ram~49505\|combout " "    21.343      0.174 FF  CELL  DMem\|ram~49505\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.452      0.109 FF    IC  DMem\|ram~49506\|datac " "    21.452      0.109 FF    IC  DMem\|ram~49506\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.585      0.133 FF  CELL  DMem\|ram~49506\|combout " "    21.585      0.133 FF  CELL  DMem\|ram~49506\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.693      0.108 FF    IC  DMem\|ram~49517\|datad " "    21.693      0.108 FF    IC  DMem\|ram~49517\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.756      0.063 FF  CELL  DMem\|ram~49517\|combout " "    21.756      0.063 FF  CELL  DMem\|ram~49517\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.902      1.146 FF    IC  DMem\|ram~49518\|dataa " "    22.902      1.146 FF    IC  DMem\|ram~49518\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.075      0.173 FF  CELL  DMem\|ram~49518\|combout " "    23.075      0.173 FF  CELL  DMem\|ram~49518\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.446      0.371 FF    IC  DMem\|ram~49689\|datac " "    23.446      0.371 FF    IC  DMem\|ram~49689\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.579      0.133 FF  CELL  DMem\|ram~49689\|combout " "    23.579      0.133 FF  CELL  DMem\|ram~49689\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.709      0.130 FF    IC  DMem\|ram~49860\|datab " "    23.709      0.130 FF    IC  DMem\|ram~49860\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.902      0.193 FF  CELL  DMem\|ram~49860\|combout " "    23.902      0.193 FF  CELL  DMem\|ram~49860\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.009      0.107 FF    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~2\|datad " "    24.009      0.107 FF    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.072      0.063 FF  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~2\|combout " "    24.072      0.063 FF  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.202      0.130 FF    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~3\|datab " "    24.202      0.130 FF    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.394      0.192 FF  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~3\|combout " "    24.394      0.192 FF  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.515      0.121 FF    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~4\|datad " "    24.515      0.121 FF    IC  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.578      0.063 FF  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~4\|combout " "    24.578      0.063 FF  CELL  MemtoReg_Mux\|\\G_NBit_MUX:1:MUXI\|or_gate1\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.481      0.903 FF    IC  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]~feeder\|datad " "    25.481      0.903 FF    IC  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.544      0.063 FF  CELL  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]~feeder\|combout " "    25.544      0.063 FF  CELL  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.544      0.000 FF    IC  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]\|d " "    25.544      0.000 FF    IC  Register_File\|\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.594      0.050 FF  CELL  RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\] " "    25.594      0.050 FF  CELL  RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.794      1.794  R        clock network delay " "    21.794      1.794  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.799      0.005           clock pessimism removed " "    21.799      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.779     -0.020           clock uncertainty " "    21.779     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.786      0.007     uTsu  RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\] " "    21.786      0.007     uTsu  RV32_regFile:Register_File\|dffg_N:\\gen_regs:24:normal_reg:dffg_32I\|r_Q\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.594 " "Data Arrival Time  :    25.594" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.786 " "Data Required Time :    21.786" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.808 (VIOLATED) " "Slack              :    -3.808 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342095 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762043342095 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.182" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762043342514 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.182  " "Path #1: Hold slack is 0.182 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "From Node    : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "To Node      : fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.588      1.588  R        clock network delay " "     1.588      1.588  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      0.105     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     1.693      0.105     uTco  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      0.000 RR  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|q " "     1.693      0.000 RR  CELL  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.693      0.000 RR    IC  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datac " "     1.693      0.000 RR    IC  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.864      0.171 RR  CELL  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout " "     1.864      0.171 RR  CELL  Fetch_of_ultamite_power\|mux_PCReg\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.864      0.000 RR    IC  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|d " "     1.864      0.000 RR    IC  Fetch_of_ultamite_power\|pc_reg\|pc_reg\|o_Q\[0\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.895      0.031 RR  CELL  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     1.895      0.031 RR  CELL  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.649      1.649  R        clock network delay " "     1.649      1.649  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.629     -0.020           clock pessimism removed " "     1.629     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.629      0.000           clock uncertainty " "     1.629      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.713      0.084      uTh  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\] " "     1.713      0.084      uTh  fetch:Fetch_of_ultamite_power\|PC:pc_reg\|dffg_N_reset:pc_reg\|o_Q\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.895 " "Data Arrival Time  :     1.895" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.713 " "Data Required Time :     1.713" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.182  " "Slack              :     0.182 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1762043342514 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1762043342514 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762043378391 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1762043415833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2525 " "Peak virtual memory: 2525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762043418394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov  1 19:30:18 2025 " "Processing ended: Sat Nov  1 19:30:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762043418394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:02 " "Elapsed time: 00:02:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762043418394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:23 " "Total CPU time (on all processors): 00:02:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762043418394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1762043418394 ""}
