
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.625866                       # Number of seconds simulated
sim_ticks                                625866379000                       # Number of ticks simulated
final_tick                               1258805323500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  43498                       # Simulator instruction rate (inst/s)
host_op_rate                                    46665                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               13611851                       # Simulator tick rate (ticks/s)
host_mem_usage                                5500800                       # Number of bytes of host memory used
host_seconds                                 45979.52                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2145623354                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst        43264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     44596480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           44639744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     38111488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38111488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       696820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              697496                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        595492                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             595492                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        69127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     71255593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              71324720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        69127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            69127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        60893969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             60893969                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        60893969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        69127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     71255593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            132218689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      697496                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     595492                       # Number of write requests accepted
system.mem_ctrls.readBursts                    697496                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   595492                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               44636992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38109440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                44639744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38111488                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     43                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             43122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             42868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             43066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             42727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             43362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             44298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             44782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            44655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            44156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            43862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            43955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            43256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36703                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             37022                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             36830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             36780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             36852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             37419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            37739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            37768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            37715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            37765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            37068                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  625503980500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                697496                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               595492                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  489618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  188504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   17005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  13683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  13997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  27219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  35317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  35377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  35313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  35360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  35374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  35326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  35329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  35426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  37066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  38477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  36425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  36268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  39382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       256758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    322.274017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   200.775469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   318.995085                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77890     30.34%     30.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        65978     25.70%     56.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        35268     13.74%     69.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        17583      6.85%     76.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15548      6.06%     82.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5902      2.30%     84.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5054      1.97%     86.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3493      1.36%     88.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        30042     11.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       256758                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        35274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.771730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.247689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.976454                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         35231     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           27      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            5      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            5      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         35274                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        35274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.880989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.844410                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.127492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21185     60.06%     60.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              315      0.89%     60.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10873     30.82%     91.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2644      7.50%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              205      0.58%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               50      0.14%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         35274                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  18375444250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             31452688000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 3487265000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26346.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45096.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        71.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.89                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     71.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     60.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.93                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   534774                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  501381                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.20                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     483766.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                892585680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                474420540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              2456566980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1539002160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         22203255360.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          14649324900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1046578080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     61237872480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     30075729120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      93393594390                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           227980078380                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            364.263178                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         590637770250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1486597750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    9421640000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 378374532750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  78321860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   23968068000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 134293680500                       # Time in different power states
system.mem_ctrls_1.actEnergy                940666440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                499976070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2523247440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1569299040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         22379657040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          14778836880                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           1073844480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     61812598920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     30193281120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      92956585980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           228739797090                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            365.477046                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         590287024750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1555284750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    9496428000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 376451639750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  78628439500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   24180891500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 135553695500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     4                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1258805323500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1783695                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           400575212                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1784719                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            224.447217                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     0.683277                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.316723                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.000667                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999333                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          561                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          440                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         811072591                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        811072591                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    250329634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       250329634                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    148985036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      148985036                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::switch_cpus.data            3                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             3                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         1435                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1435                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1568                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1568                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    399314670                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        399314670                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    399314673                       # number of overall hits
system.cpu.dcache.overall_hits::total       399314673                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      4089546                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4089546                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      1237093                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1237093                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          133                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          133                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      5326639                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        5326639                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      5326639                       # number of overall misses
system.cpu.dcache.overall_misses::total       5326639                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 174262668500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 174262668500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  80533194783                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  80533194783                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1937000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1937000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 254795863283                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 254795863283                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 254795863283                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 254795863283                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    254419180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    254419180                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    150222129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    150222129                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::switch_cpus.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1568                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    404641309                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    404641309                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    404641312                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    404641312                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.016074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016074                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.008235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008235                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.084821                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.084821                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.013164                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013164                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.013164                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013164                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 42611.739420                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42611.739420                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 65098.739370                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65098.739370                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 14563.909774                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14563.909774                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 47834.265337                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47834.265337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 47834.265337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47834.265337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       464869                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          589                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             11695                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              11                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.749380                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.545455                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1343574                       # number of writebacks
system.cpu.dcache.writebacks::total           1343574                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2586603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2586603                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       956474                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       956474                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3543077                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3543077                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3543077                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3543077                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1502943                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1502943                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       280619                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       280619                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          133                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          133                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1783562                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1783562                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1783562                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1783562                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  65644100000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  65644100000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  11752477413                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11752477413                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1804000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1804000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  77396577413                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  77396577413                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  77396577413                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  77396577413                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.005907                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005907                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001868                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084821                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084821                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004408                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004408                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004408                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004408                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 43677.038983                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43677.038983                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 41880.547693                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 41880.547693                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 13563.909774                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13563.909774                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 43394.385737                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43394.385737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 43394.385737                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43394.385737                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             34449                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.928164                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1291201415                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             34960                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36933.678919                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   253.376641                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   257.551523                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.494876                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.503030                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997907                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         775232026                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        775232026                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    387562517                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       387562517                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    387562517                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        387562517                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    387562517                       # number of overall hits
system.cpu.icache.overall_hits::total       387562517                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        36271                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36271                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        36271                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36271                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        36271                       # number of overall misses
system.cpu.icache.overall_misses::total         36271                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    536344000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    536344000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    536344000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    536344000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    536344000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    536344000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    387598788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    387598788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    387598788                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    387598788                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    387598788                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    387598788                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000094                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000094                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000094                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000094                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000094                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 14787.130214                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14787.130214                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 14787.130214                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14787.130214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 14787.130214                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14787.130214                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          407                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   135.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        34449                       # number of writebacks
system.cpu.icache.writebacks::total             34449                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1821                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1821                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1821                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1821                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1821                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1821                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        34450                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        34450                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        34450                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        34450                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        34450                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        34450                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    484916500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    484916500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    484916500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    484916500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    484916500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    484916500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000089                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000089                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 14075.950653                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14075.950653                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 14075.950653                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14075.950653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 14075.950653                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14075.950653                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    698171                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                     3224784                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730939                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.411837                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       60.660889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        748.216121                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    71.902373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 31887.220617                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.022834                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.002194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.973121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3205                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29066                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29758515                       # Number of tag accesses
system.l2.tags.data_accesses                 29758515                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1343574                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1343574                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        33352                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            33352                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       172875                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                172875                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst        33771                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              33771                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data       913995                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            913995                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst         33771                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1086870                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1120641                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        33771                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1086870                       # number of overall hits
system.l2.overall_hits::total                 1120641                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data       107747                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              107747                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst          679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              679                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data       589078                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          589078                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst          679                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       696825                       # number of demand (read+write) misses
system.l2.demand_misses::total                 697504                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          679                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       696825                       # number of overall misses
system.l2.overall_misses::total                697504                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data   9505580500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9505580500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst     76600000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     76600000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data  53751381000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53751381000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     76600000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  63256961500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63333561500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     76600000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  63256961500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63333561500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1343574                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1343574                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        33352                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        33352                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       280622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            280622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst        34450                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          34450                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data      1503073                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1503073                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        34450                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1783695                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1818145                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        34450                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1783695                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1818145                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.383958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.383958                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.019710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.019710                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.391916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.391916                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.019710                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.390664                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.383635                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.019710                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.390664                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.383635                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 88221.300825                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88221.300825                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 112812.960236                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112812.960236                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 91246.627781                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91246.627781                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 112812.960236                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 90778.834715                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90800.284299                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 112812.960236                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 90778.834715                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90800.284299                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               595492                       # number of writebacks
system.l2.writebacks::total                    595492                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.inst            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.inst            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       107747                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         107747                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst          676                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          676                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data       589073                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       589073                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          676                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       696820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            697496                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       696820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           697496                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8428110500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8428110500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst     69550500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69550500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data  47859778500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  47859778500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     69550500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  56287889000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  56357439500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     69550500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  56287889000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  56357439500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.383958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.383958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.019623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.019623                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.391912                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.391912                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.019623                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.390661                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.383631                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.019623                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.390661                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.383631                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 78221.300825                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 78221.300825                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 102885.355030                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 102885.355030                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 81245.921134                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81245.921134                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 102885.355030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 80778.233977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80799.659783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 102885.355030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 80778.233977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80799.659783                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       1395120                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       697635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             589749                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       595492                       # Transaction distribution
system.membus.trans_dist::CleanEvict           102132                       # Transaction distribution
system.membus.trans_dist::ReadExReq            107747                       # Transaction distribution
system.membus.trans_dist::ReadExResp           107747                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        589749                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2092616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2092616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     82751232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                82751232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            697496                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  697496    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              697496                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1888544000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1887397500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       197296635                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    154281710                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     31592097                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    150766396                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       145953912                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     96.807986                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         4941132                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          405                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups         3780                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits         2487                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         1293                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted          543                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1258805323500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               1251732807                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    406190033                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             1590784388                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           197296635                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    150897531                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             813696733                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        63208490                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles              33230                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.PendingTrapStallCycles        12052                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         387598788                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      10793025                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes             111                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1251536293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.358760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.321805                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        522262241     41.73%     41.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        185112643     14.79%     56.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        117059572      9.35%     65.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        427101837     34.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1251536293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.157619                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.270866                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        422519610                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      96320341                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         697512320                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3581721                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       31602297                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    122413746                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          2149                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     1518933582                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts     119506668                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       31602297                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        492297700                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        74974779                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        63715                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         630916771                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      21681007                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1404906913                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts      54829918                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       2197105                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        1099973                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       10111648                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        8439206                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents          368                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2298075094                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    8536838425                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1427635739                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    887175940                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1756198730                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        541876334                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         1632                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         1618                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           6955585                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    318295008                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    173506667                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     18572254                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3889970                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1358868264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4852                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1242355307                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      9322550                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    312302775                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    740938196                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          144                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1251536293                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.992664                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.072932                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    577879420     46.17%     46.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    237266317     18.96%     65.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    318346014     25.44%     90.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    104242868      8.33%     98.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     13396995      1.07%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       373787      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6         7152      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        21389      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2351      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1251536293                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        86169327     62.80%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult             27      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     62.80% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       616787      0.45%     63.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     63.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     63.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     63.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     63.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc         1152      0.00%     63.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult      5862427      4.27%     67.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc        57919      0.04%     67.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     67.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       31029478     22.61%     90.18% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      13472800      9.82%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     610861470     49.17%     49.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      1881955      0.15%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     49.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     29255531      2.35%     51.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        81705      0.01%     51.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      3379726      0.27%     51.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        41929      0.00%     51.96% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc      7577164      0.61%     52.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     57860566      4.66%     57.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc     55596861      4.48%     61.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt        13552      0.00%     61.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    157612614     12.69%     74.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     75030317      6.04%     80.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead    150845059     12.14%     92.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     92316858      7.43%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1242355307                       # Type of FU issued
system.switch_cpus.iq.rate                   0.992508                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           137209917                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.110443                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3082437644                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1263645244                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    786571700                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    800341729                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    407544308                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    391326993                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      976125476                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       403439748                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     33129672                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     64006370                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses       233381                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation       268868                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     21616885                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads        63435                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        28446                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       31602297                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        30575931                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles        882248                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1358880838                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     318295008                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    173506667                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1617                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents          71742                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents        764493                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents       268868                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     23644225                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     11514405                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     35158630                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1191731456                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     286751839                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     50623850                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                  7722                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            447466516                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        117484965                       # Number of branches executed
system.switch_cpus.iew.exec_stores          160714677                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.952065                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1179020803                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1177898693                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         578949360                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         999323709                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.941014                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.579341                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    252801779                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         4708                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     31590149                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1205247118                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.868351                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.404218                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    726075822     60.24%     60.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    200523111     16.64%     76.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    135920601     11.28%     88.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     66767945      5.54%     93.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     35486242      2.94%     96.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     24257341      2.01%     98.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      6970021      0.58%     99.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7      5110684      0.42%     99.66% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4135351      0.34%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1205247118                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000007216                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1046577543                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              406178410                       # Number of memory references committed
system.switch_cpus.commit.loads             254288633                       # Number of loads committed
system.switch_cpus.commit.membars                3136                       # Number of memory barriers committed
system.switch_cpus.commit.branches          101517331                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts          390670388                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         789565304                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      1804274                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    485758456     46.41%     46.41% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult      1875883      0.18%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     46.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     28988270      2.77%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        63425      0.01%     49.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      3289981      0.31%     49.68% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        41806      0.00%     49.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc      6919607      0.66%     50.35% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     57852756      5.53%     55.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc     55595397      5.31%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt        13552      0.00%     61.19% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    108171026     10.34%     71.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     60038365      5.74%     77.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead    146117607     13.96%     91.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite     91851412      8.78%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1046577543                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events       4135351                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           2500490998                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          2645054186                       # The number of ROB writes
system.switch_cpus.timesIdled                   14580                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  196514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1046570327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.251733                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.251733                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.798893                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.798893                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1179728890                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       505446446                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         872437599                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        585993591                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        4385846597                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        714179246                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads      3236832260                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      146000516                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      3636289                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1818145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         3746                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            554                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          552                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1258805323500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1537523                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1939066                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        34449                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          542800                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           280622                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          280622                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         34450                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1503073                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       103349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5351085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5454434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4409536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    200145216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              204554752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          698171                       # Total snoops (count)
system.tol2bus.snoopTraffic                  38111488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2516316                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001710                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.041336                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2512015     99.83%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4299      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2516316                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3196167500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          51776796                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2675544995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
