Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Wed Mar  6 21:08:21 2024
| Host              : westlife running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file axi_read_timing_summary_routed.rpt -pb axi_read_timing_summary_routed.pb -rpx axi_read_timing_summary_routed.rpx -warn_on_violation
| Design            : axi_read
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 38 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.045        0.000                      0                  848        0.015        0.000                      0                  811        4.458        0.000                       0                   406  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
m_axi_mm2s_aclk  {0.000 5.000}      10.000          100.000         
m_axis_aclk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
m_axi_mm2s_aclk        7.768        0.000                      0                  564        0.026        0.000                      0                  564        4.458        0.000                       0                   289  
m_axis_aclk            7.045        0.000                      0                  247        0.015        0.000                      0                  247        4.458        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
m_axis_aclk      m_axi_mm2s_aclk        8.036        0.000                      0                   26        0.310        0.000                      0                    1  
m_axi_mm2s_aclk  m_axis_aclk            9.573        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  m_axi_mm2s_aclk
  To Clock:  m_axi_mm2s_aclk

Setup :            0  Failing Endpoints,  Worst Slack        7.768ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.768ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axi_mm2s_aclk rise@10.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.323ns (19.434%)  route 1.339ns (80.566%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.193ns (routing 0.170ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.155ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.871    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.899 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.193     2.092    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X86Y295        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y295        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.170 f  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          0.328     2.498    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X85Y299        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.647 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.667     3.314    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X69Y307        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     3.410 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3/O
                         net (fo=4, routed)           0.344     3.754    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.297    10.297 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.297    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.297 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.584    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.608 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.037    11.645    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.305    11.951    
                         clock uncertainty           -0.035    11.915    
    RAMB36_X2Y62         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    11.521    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.521    
                         arrival time                          -3.754    
  -------------------------------------------------------------------
                         slack                                  7.768    

Slack (MET) :             7.776ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axi_mm2s_aclk rise@10.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.323ns (18.933%)  route 1.383ns (81.067%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.193ns (routing 0.170ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.155ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.871    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.899 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.193     2.092    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X86Y295        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y295        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.170 f  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          0.328     2.498    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X85Y299        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.647 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.667     3.314    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X69Y307        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     3.410 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3/O
                         net (fo=4, routed)           0.388     3.798    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.297    10.297 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.297    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.297 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.584    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.608 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.037    11.645    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.305    11.951    
                         clock uncertainty           -0.035    11.915    
    RAMB36_X2Y62         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    11.573    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.573    
                         arrival time                          -3.798    
  -------------------------------------------------------------------
                         slack                                  7.776    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axi_mm2s_aclk rise@10.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        1.623ns  (logic 0.323ns (19.901%)  route 1.300ns (80.099%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.193ns (routing 0.170ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.155ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.871    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.899 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.193     2.092    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X86Y295        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y295        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.170 f  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          0.328     2.498    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X85Y299        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.647 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.667     3.314    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X69Y307        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     3.410 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3/O
                         net (fo=4, routed)           0.305     3.715    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_3_n_0
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.297    10.297 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.297    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.297 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.584    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.608 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.037    11.645    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.305    11.951    
                         clock uncertainty           -0.035    11.915    
    RAMB36_X2Y62         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.521    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.521    
                         arrival time                          -3.715    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.890ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[1]
                            (rising edge-triggered cell RAMB36E2 clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axi_mm2s_aclk rise@10.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        1.537ns  (logic 0.316ns (20.560%)  route 1.221ns (79.440%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.193ns (routing 0.170ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.155ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.871    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.899 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.193     2.092    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X86Y295        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y295        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.170 f  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          0.328     2.498    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X85Y299        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.647 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.667     3.314    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X69Y307        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.403 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3/O
                         net (fo=4, routed)           0.226     3.629    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0
    RAMB36_X2Y61         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.297    10.297 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.297    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.297 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.584    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.608 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.034    11.642    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y61         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.305    11.948    
                         clock uncertainty           -0.035    11.912    
    RAMB36_X2Y61         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[1])
                                                     -0.394    11.518    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -3.629    
  -------------------------------------------------------------------
                         slack                                  7.890    

Slack (MET) :             7.896ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axi_mm2s_aclk rise@10.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        1.531ns  (logic 0.316ns (20.640%)  route 1.215ns (79.360%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.193ns (routing 0.170ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.155ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.871    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.899 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.193     2.092    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X86Y295        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y295        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.170 f  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          0.328     2.498    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X85Y299        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.647 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.667     3.314    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    SLICE_X69Y307        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.089     3.403 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3/O
                         net (fo=4, routed)           0.220     3.623    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_3_n_0
    RAMB36_X2Y61         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.297    10.297 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.297    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.297 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.584    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.608 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.034    11.642    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y61         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism              0.305    11.948    
                         clock uncertainty           -0.035    11.912    
    RAMB36_X2Y61         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    11.518    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.518    
                         arrival time                          -3.623    
  -------------------------------------------------------------------
                         slack                                  7.896    

Slack (MET) :             7.933ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axi_mm2s_aclk rise@10.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        1.489ns  (logic 0.227ns (15.245%)  route 1.262ns (84.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 11.637 - 10.000 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.193ns (routing 0.170ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.155ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.871    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.899 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.193     2.092    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X86Y295        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y295        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.170 f  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          0.328     2.498    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X85Y299        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.647 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.934     3.581    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y63         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.297    10.297 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.297    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.297 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.584    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.608 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.029    11.637    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y63         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
                         clock pessimism              0.305    11.943    
                         clock uncertainty           -0.035    11.907    
    RAMB36_X2Y63         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    11.513    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         11.513    
                         arrival time                          -3.581    
  -------------------------------------------------------------------
                         slack                                  7.933    

Slack (MET) :             7.948ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axi_mm2s_aclk rise@10.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        1.526ns  (logic 0.227ns (14.875%)  route 1.299ns (85.125%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.637ns = ( 11.637 - 10.000 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.193ns (routing 0.170ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.029ns (routing 0.155ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.871    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.899 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.193     2.092    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X86Y295        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y295        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.170 f  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          0.328     2.498    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X85Y299        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.647 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.971     3.618    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y63         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.297    10.297 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.297    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.297 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.584    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.608 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.029    11.637    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y63         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
                         clock pessimism              0.305    11.943    
                         clock uncertainty           -0.035    11.907    
    RAMB36_X2Y63         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    11.565    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         11.565    
                         arrival time                          -3.618    
  -------------------------------------------------------------------
                         slack                                  7.948    

Slack (MET) :             8.132ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axi_mm2s_aclk rise@10.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        1.296ns  (logic 0.227ns (17.515%)  route 1.069ns (82.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 11.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.193ns (routing 0.170ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.155ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.871    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.899 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.193     2.092    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X86Y295        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y295        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.170 f  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          0.328     2.498    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X85Y299        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.647 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.741     3.388    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y60         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.297    10.297 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.297    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.297 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.584    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.608 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.035    11.643    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y60         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
                         clock pessimism              0.305    11.949    
                         clock uncertainty           -0.035    11.913    
    RAMB36_X2Y60         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.394    11.519    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         11.519    
                         arrival time                          -3.388    
  -------------------------------------------------------------------
                         slack                                  8.132    

Slack (MET) :             8.179ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axi_mm2s_aclk rise@10.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.227ns (17.448%)  route 1.074ns (82.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.643ns = ( 11.643 - 10.000 ) 
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.193ns (routing 0.170ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.155ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.871    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.899 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.193     2.092    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X86Y295        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y295        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     2.170 f  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=85, routed)          0.328     2.498    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X85Y299        LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.647 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=51, routed)          0.746     3.393    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X2Y60         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.297    10.297 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.297    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.297 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.584    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.608 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.035    11.643    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y60         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
                         clock pessimism              0.305    11.949    
                         clock uncertainty           -0.035    11.913    
    RAMB36_X2Y60         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    11.571    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         11.571    
                         arrival time                          -3.393    
  -------------------------------------------------------------------
                         slack                                  8.179    

Slack (MET) :             8.223ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E2 clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axi_mm2s_aclk rise@10.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        1.374ns  (logic 0.079ns (5.750%)  route 1.295ns (94.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.080ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.181ns (routing 0.170ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.037ns (routing 0.155ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.871    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.899 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.181     2.080    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X87Y301        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y301        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.159 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/Q
                         net (fo=14, routed)          1.295     3.454    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[7]
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.297    10.297 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.297    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.297 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.584    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.608 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.037    11.645    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism              0.361    12.006    
                         clock uncertainty           -0.035    11.971    
    RAMB36_X2Y62         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.294    11.677    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -3.454    
  -------------------------------------------------------------------
                         slack                                  8.223    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axi_mm2s_aclk rise@0.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.107ns (56.915%)  route 0.081ns (43.085%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.173ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Net Delay (Source):      1.095ns (routing 0.155ns, distribution 0.940ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.170ns, distribution 1.104ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.297     0.297 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.297    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.297 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.584    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.608 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.095     1.703    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/wr_clk
    SLICE_X91Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y299        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.762 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[3]/Q
                         net (fo=1, routed)           0.062     1.824    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[12][3]
    SLICE_X90Y299        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.846 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i[7]_i_6/O
                         net (fo=1, routed)           0.009     1.855    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i[7]_i_6_n_0
    SLICE_X90Y299        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     1.881 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.010     1.891    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.diff_wr_rd_pntr1_out[3]
    SLICE_X90Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.871    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.899 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.274     2.173    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X90Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]/C
                         clock pessimism             -0.368     1.805    
    SLICE_X90Y299        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.865    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 axi_rdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_mm2s_aclk rise@0.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.387ns
    Source Clock Delay      (SCD):    0.999ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      0.656ns (routing 0.096ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.819ns (routing 0.108ns, distribution 0.711ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.182     0.182 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.182 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.326    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.343 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.656     0.999    m_axi_mm2s_aclk_IBUF_BUFG
    SLICE_X69Y315        FDRE                                         r  axi_rdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y315        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.038 r  axi_rdata_reg[18]/Q
                         net (fo=1, routed)           0.079     1.117    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[18]
    RAMB36_X2Y63         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.368     0.368 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.368    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.549    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.568 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.819     1.387    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y63         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
                         clock pessimism             -0.299     1.088    
    RAMB36_X2Y63         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.005     1.083    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_mm2s_aclk rise@0.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.500%)  route 0.081ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.392ns
    Source Clock Delay      (SCD):    1.006ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Net Delay (Source):      0.663ns (routing 0.096ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.108ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.182     0.182 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.182 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.326    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.343 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.663     1.006    m_axi_mm2s_aclk_IBUF_BUFG
    SLICE_X69Y303        FDRE                                         r  axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y303        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.045 r  axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.081     1.126    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[30]
    RAMB36_X2Y60         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.368     0.368 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.368    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.549    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.568 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.824     1.392    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y60         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
                         clock pessimism             -0.298     1.093    
    RAMB36_X2Y60         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.005     1.088    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 FSM_sequential_current_read_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            read_start_reg/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_mm2s_aclk rise@0.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.060ns (65.217%)  route 0.032ns (34.783%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      0.704ns (routing 0.096ns, distribution 0.608ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.108ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.182     0.182 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.182 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.326    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.343 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.704     1.047    m_axi_mm2s_aclk_IBUF_BUFG
    SLICE_X90Y295        FDRE                                         r  FSM_sequential_current_read_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y295        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.086 r  FSM_sequential_current_read_state_reg[0]/Q
                         net (fo=3, routed)           0.025     1.111    current_read_state[0]
    SLICE_X90Y295        LUT2 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.021     1.132 r  read_start_i_1/O
                         net (fo=1, routed)           0.007     1.139    read_start_i_1_n_0
    SLICE_X90Y295        FDRE                                         r  read_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.368     0.368 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.368    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.549    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.568 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.803     1.371    m_axi_mm2s_aclk_IBUF_BUFG
    SLICE_X90Y295        FDRE                                         r  read_start_reg/C
                         clock pessimism             -0.317     1.053    
    SLICE_X90Y295        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.100    read_start_reg
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_mm2s_aclk rise@0.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.052ns (30.233%)  route 0.120ns (69.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.675ns (routing 0.096ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.773ns (routing 0.108ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.182     0.182 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.182 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.326    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.343 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.675     1.018    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X84Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y299        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.056 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[7]/Q
                         net (fo=6, routed)           0.096     1.152    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg_n_0_[7]
    SLICE_X84Y300        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.166 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0/O
                         net (fo=1, routed)           0.024     1.190    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[9]_i_1__0_n_0
    SLICE_X84Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.368     0.368 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.368    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.549    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.568 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.773     1.341    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X84Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]/C
                         clock pessimism             -0.236     1.104    
    SLICE_X84Y300        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.150    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.190    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axi_mm2s_aclk rise@0.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.138ns (50.735%)  route 0.134ns (49.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.115ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      1.032ns (routing 0.155ns, distribution 0.877ns)
  Clock Net Delay (Destination): 1.216ns (routing 0.170ns, distribution 1.046ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.297     0.297 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.297    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.297 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.584    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.608 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.032     1.640    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X85Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y300        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.701 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[2]/Q
                         net (fo=8, routed)           0.125     1.826    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg_n_0_[2]
    SLICE_X85Y299        LUT5 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.077     1.903 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i[4]_i_1/O
                         net (fo=1, routed)           0.009     1.912    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i[4]_i_1_n_0
    SLICE_X85Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.871    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.899 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.216     2.115    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X85Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]/C
                         clock pessimism             -0.305     1.809    
    SLICE_X85Y299        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.871    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_mm2s_aclk rise@0.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (62.766%)  route 0.035ns (37.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    1.018ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Net Delay (Source):      0.675ns (routing 0.096ns, distribution 0.579ns)
  Clock Net Delay (Destination): 0.772ns (routing 0.108ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.182     0.182 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.182 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.326    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.343 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.675     1.018    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X85Y298        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y298        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.057 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[3]/Q
                         net (fo=7, routed)           0.029     1.086    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg_n_0_[3]
    SLICE_X85Y298        LUT5 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     1.106 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1__0/O
                         net (fo=1, routed)           0.006     1.112    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i[4]_i_1__0_n_0
    SLICE_X85Y298        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.368     0.368 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.368    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.549    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.568 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.772     1.340    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/wr_clk
    SLICE_X85Y298        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]/C
                         clock pessimism             -0.315     1.024    
    SLICE_X85Y298        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.071    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_mm2s_aclk rise@0.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.120ns (65.217%)  route 0.064ns (34.783%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.376ns
    Source Clock Delay      (SCD):    1.045ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.702ns (routing 0.096ns, distribution 0.606ns)
  Clock Net Delay (Destination): 0.808ns (routing 0.108ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.182     0.182 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.182 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.326    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.343 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.702     1.045    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/wr_clk
    SLICE_X91Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y299        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.084 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_dc/reg_out_i_reg[3]/Q
                         net (fo=1, routed)           0.047     1.131    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[12][3]
    SLICE_X90Y299        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     1.145 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i[7]_i_6/O
                         net (fo=1, routed)           0.007     1.152    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i[7]_i_6_n_0
    SLICE_X90Y299        CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.048     1.200 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.003     1.203    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[7]_i_1_n_0
    SLICE_X90Y300        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.019     1.222 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/gwdc.wr_data_count_i_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.007     1.229    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.diff_wr_rd_pntr1_out[8]
    SLICE_X90Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.368     0.368 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.368    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.549    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.568 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.808     1.376    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X90Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[8]/C
                         clock pessimism             -0.236     1.139    
    SLICE_X90Y300        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.185    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gwdc.wr_data_count_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_mm2s_aclk rise@0.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.090ns (49.180%)  route 0.093ns (50.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.674ns (routing 0.096ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.108ns, distribution 0.670ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.182     0.182 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.182 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.326    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.343 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.674     1.017    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X84Y298        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y298        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     1.056 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[6]/Q
                         net (fo=6, routed)           0.084     1.140    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg_n_0_[6]
    SLICE_X84Y301        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     1.191 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1/O
                         net (fo=1, routed)           0.009     1.200    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i[8]_i_1_n_0
    SLICE_X84Y301        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.368     0.368 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.368    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.549    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.568 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.778     1.346    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/wr_clk
    SLICE_X84Y301        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]/C
                         clock pessimism             -0.236     1.109    
    SLICE_X84Y301        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     1.156    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrpp2_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_mm2s_aclk rise@0.000ns - m_axi_mm2s_aclk rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.039ns (23.926%)  route 0.124ns (76.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.389ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Net Delay (Source):      0.652ns (routing 0.096ns, distribution 0.556ns)
  Clock Net Delay (Destination): 0.821ns (routing 0.108ns, distribution 0.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.182     0.182 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.182    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.182 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.326    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.343 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.652     0.995    m_axi_mm2s_aclk_IBUF_BUFG
    SLICE_X68Y310        FDRE                                         r  axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y310        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.034 r  axi_rdata_reg[0]/Q
                         net (fo=2, routed)           0.124     1.158    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[0]
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.368     0.368 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.368    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.549    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.568 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.821     1.389    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.270     1.119    
    RAMB36_X2Y62         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.005     1.114    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m_axi_mm2s_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m_axi_mm2s_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y62   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y63   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y60   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y61   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X1Y122  m_axi_mm2s_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X90Y295  FSM_sequential_current_read_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X90Y295  FSM_sequential_current_read_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X84Y294  axi_araddr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X84Y294  axi_araddr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X84Y294  axi_araddr_reg[12]/C
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y60   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y61   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y62   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y62   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y63   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y63   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y61   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y60   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X69Y311  axi_rdata_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X89Y297  axi_rdcnt_reg[20]/C
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y62   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y63   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y60   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y61   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y61   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y62   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y63   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y60   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X82Y302  axi_arvalid_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X68Y310  axi_rdata_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  m_axis_aclk
  To Clock:  m_axis_aclk

Setup :            0  Failing Endpoints,  Worst Slack        7.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.045ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axis_aclk rise@10.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        2.430ns  (logic 0.396ns (16.296%)  route 2.034ns (83.704%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 11.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.263ns (routing 0.170ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.852    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.880 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.263     2.143    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X96Y301        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y301        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.221 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=2, routed)           0.241     2.462    video_out/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X98Y302        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.561 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=16, routed)          0.446     3.007    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X95Y299        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.104 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=33, routed)          0.993     4.097    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X69Y306        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     4.219 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2/O
                         net (fo=1, routed)           0.354     4.573    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1_i_2_n_0
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                     10.000    10.000 r  
    F11                                               0.000    10.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.278    10.278 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.278    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.278 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.565    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.589 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.042    11.631    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.363    11.995    
                         clock uncertainty           -0.035    11.959    
    RAMB36_X2Y62         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    11.617    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.617    
                         arrival time                          -4.573    
  -------------------------------------------------------------------
                         slack                                  7.045    

Slack (MET) :             7.081ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axis_aclk rise@10.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.407ns (16.987%)  route 1.989ns (83.013%))
  Logic Levels:           3  (LUT2=2 LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.633ns = ( 11.633 - 10.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.263ns (routing 0.170ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.044ns (routing 0.155ns, distribution 0.889ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.852    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.880 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.263     2.143    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X96Y301        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y301        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.221 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=2, routed)           0.241     2.462    video_out/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X98Y302        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.561 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=16, routed)          0.446     3.007    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X95Y299        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.104 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=33, routed)          0.993     4.097    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    SLICE_X69Y306        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     4.230 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2/O
                         net (fo=1, routed)           0.309     4.539    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0_i_2_n_0
    RAMB36_X2Y61         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                     10.000    10.000 r  
    F11                                               0.000    10.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.278    10.278 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.278    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.278 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.565    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.589 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.044    11.633    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y61         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.363    11.997    
                         clock uncertainty           -0.035    11.961    
    RAMB36_X2Y61         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    11.619    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         11.619    
                         arrival time                          -4.539    
  -------------------------------------------------------------------
                         slack                                  7.081    

Slack (MET) :             7.244ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axis_aclk rise@10.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.274ns (12.304%)  route 1.953ns (87.696%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 11.627 - 10.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.263ns (routing 0.170ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.155ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.852    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.880 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.263     2.143    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X96Y301        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y301        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.221 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=2, routed)           0.241     2.462    video_out/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X98Y302        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.561 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=16, routed)          0.446     3.007    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X95Y299        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.104 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=33, routed)          1.266     4.370    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X2Y63         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                     10.000    10.000 r  
    F11                                               0.000    10.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.278    10.278 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.278    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.278 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.565    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.589 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.038    11.627    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y63         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
                         clock pessimism              0.363    11.991    
                         clock uncertainty           -0.035    11.955    
    RAMB36_X2Y63         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    11.613    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -4.370    
  -------------------------------------------------------------------
                         slack                                  7.244    

Slack (MET) :             7.474ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axis_aclk rise@10.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.274ns (13.666%)  route 1.731ns (86.334%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.635ns = ( 11.635 - 10.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.263ns (routing 0.170ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.155ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.852    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.880 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.263     2.143    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X96Y301        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y301        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.221 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=2, routed)           0.241     2.462    video_out/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X98Y302        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.561 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=16, routed)          0.446     3.007    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X95Y299        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.104 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=33, routed)          1.044     4.148    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X2Y60         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                     10.000    10.000 r  
    F11                                               0.000    10.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.278    10.278 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.278    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.278 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.565    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.589 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.046    11.635    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y60         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
                         clock pessimism              0.363    11.999    
                         clock uncertainty           -0.035    11.963    
    RAMB36_X2Y60         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    11.621    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                          -4.148    
  -------------------------------------------------------------------
                         slack                                  7.474    

Slack (MET) :             7.677ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axis_aclk rise@10.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.544ns (24.242%)  route 1.700ns (75.758%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.263ns (routing 0.170ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.155ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.852    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.880 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.263     2.143    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X96Y301        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y301        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.221 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=2, routed)           0.241     2.462    video_out/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X98Y302        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.561 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=16, routed)          0.446     3.007    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X95Y299        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.104 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=33, routed)          0.380     3.484    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]_0
    SLICE_X98Y300        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.608 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__3/O
                         net (fo=3, routed)           0.584     4.192    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__3_n_0
    SLICE_X98Y300        LUT4 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     4.338 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__3/O
                         net (fo=1, routed)           0.049     4.387    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__3_n_0
    SLICE_X98Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                     10.000    10.000 r  
    F11                                               0.000    10.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.278    10.278 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.278    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.278 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.565    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.589 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.117    11.706    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X98Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism              0.367    12.074    
                         clock uncertainty           -0.035    12.038    
    SLICE_X98Y300        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.063    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -4.387    
  -------------------------------------------------------------------
                         slack                                  7.677    

Slack (MET) :             7.696ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axis_aclk rise@10.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.227ns (12.023%)  route 1.661ns (87.977%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 11.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.263ns (routing 0.170ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.852    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.880 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.263     2.143    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X96Y301        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y301        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.221 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=2, routed)           0.241     2.462    video_out/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X98Y302        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.561 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=16, routed)          0.383     2.944    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X95Y300        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.994 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=3, routed)           1.037     4.031    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                     10.000    10.000 r  
    F11                                               0.000    10.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.278    10.278 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.278    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.278 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.565    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.589 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.042    11.631    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.363    11.995    
                         clock uncertainty           -0.035    11.959    
    RAMB36_X2Y62         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.233    11.726    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.726    
                         arrival time                          -4.031    
  -------------------------------------------------------------------
                         slack                                  7.696    

Slack (MET) :             7.700ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axis_aclk rise@10.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.555ns (24.989%)  route 1.666ns (75.011%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.706ns = ( 11.706 - 10.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.263ns (routing 0.170ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.155ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.852    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.880 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.263     2.143    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X96Y301        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y301        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.221 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=2, routed)           0.241     2.462    video_out/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X98Y302        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.561 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=16, routed)          0.446     3.007    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X95Y299        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.104 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=33, routed)          0.380     3.484    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]_0
    SLICE_X98Y300        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     3.608 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__3/O
                         net (fo=3, routed)           0.584     4.192    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[9]_i_2__3_n_0
    SLICE_X98Y300        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     4.349 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__3/O
                         net (fo=1, routed)           0.015     4.364    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__3_n_0
    SLICE_X98Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                     10.000    10.000 r  
    F11                                               0.000    10.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.278    10.278 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.278    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.278 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.565    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.589 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.117    11.706    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X98Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism              0.367    12.074    
                         clock uncertainty           -0.035    12.038    
    SLICE_X98Y300        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.063    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.063    
                         arrival time                          -4.364    
  -------------------------------------------------------------------
                         slack                                  7.700    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CASOREGIMUXEN_B
                            (rising edge-triggered cell RAMB36E2 clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axis_aclk rise@10.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.274ns (13.727%)  route 1.722ns (86.273%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.631ns = ( 11.631 - 10.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.263ns (routing 0.170ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.155ns, distribution 0.887ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.852    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.880 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.263     2.143    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X96Y301        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y301        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.221 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=2, routed)           0.241     2.462    video_out/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X98Y302        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.561 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=16, routed)          0.446     3.007    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X95Y299        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.104 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=33, routed)          1.035     4.139    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CASOREGIMUXEN_B
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                     10.000    10.000 r  
    F11                                               0.000    10.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.278    10.278 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.278    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.278 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.565    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.589 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.042    11.631    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y62         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
                         clock pessimism              0.363    11.995    
                         clock uncertainty           -0.035    11.959    
    RAMB36_X2Y62         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_CASOREGIMUXEN_B)
                                                     -0.115    11.844    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.844    
                         arrival time                          -4.139    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.800ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/REGCEB
                            (rising edge-triggered cell RAMB36E2 clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axis_aclk rise@10.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.227ns (12.753%)  route 1.553ns (87.247%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.627ns = ( 11.627 - 10.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.263ns (routing 0.170ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.038ns (routing 0.155ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.852    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.880 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.263     2.143    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X96Y301        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y301        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.221 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=2, routed)           0.241     2.462    video_out/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X98Y302        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.561 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=16, routed)          0.383     2.944    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_en
    SLICE_X95Y300        LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     2.994 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst_i_3/O
                         net (fo=3, routed)           0.929     3.923    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/regceb
    RAMB36_X2Y63         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                     10.000    10.000 r  
    F11                                               0.000    10.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.278    10.278 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.278    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.278 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.565    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.589 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.038    11.627    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y63         RAMB36E2                                     r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
                         clock pessimism              0.363    11.991    
                         clock uncertainty           -0.035    11.955    
    RAMB36_X2Y63         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_REGCEB)
                                                     -0.233    11.722    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         11.722    
                         arrival time                          -3.923    
  -------------------------------------------------------------------
                         slack                                  7.800    

Slack (MET) :             7.871ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axis_aclk rise@10.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        1.963ns  (logic 0.274ns (13.958%)  route 1.689ns (86.042%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 11.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.367ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.263ns (routing 0.170ns, distribution 1.093ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.155ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.852    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.880 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.263     2.143    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X96Y301        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y301        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.221 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q
                         net (fo=2, routed)           0.241     2.462    video_out/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tvalid
    SLICE_X98Y302        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.561 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=16, routed)          0.446     3.007    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_en
    SLICE_X95Y299        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     3.104 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=33, routed)          1.002     4.106    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[0]_0
    SLICE_X99Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                     10.000    10.000 r  
    F11                                               0.000    10.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.278    10.278 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.278    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.278 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.565    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.589 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.115    11.704    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X99Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                         clock pessimism              0.367    12.072    
                         clock uncertainty           -0.035    12.037    
    SLICE_X99Y300        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.977    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]
  -------------------------------------------------------------------
                         required time                         11.977    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                  7.871    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_aclk rise@0.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.081ns (34.468%)  route 0.154ns (65.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      1.115ns (routing 0.155ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.170ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.278     0.278 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.278    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.278 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.565    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.589 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.115     1.704    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X99Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y300        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.763 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/Q
                         net (fo=7, routed)           0.132     1.895    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg_n_0_[3]
    SLICE_X98Y299        LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     1.917 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__3/O
                         net (fo=1, routed)           0.022     1.939    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[6]_i_1__3_n_0
    SLICE_X98Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.852    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.880 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.290     2.170    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X98Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]/C
                         clock pessimism             -0.305     1.864    
    SLICE_X98Y299        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     1.924    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (m_axis_aclk rise@0.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.082ns (34.454%)  route 0.156ns (65.546%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.170ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      1.115ns (routing 0.155ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.170ns, distribution 1.120ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.278     0.278 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.278    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.278 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.565    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.589 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.115     1.704    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X99Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y300        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.763 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/Q
                         net (fo=7, routed)           0.132     1.895    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg_n_0_[3]
    SLICE_X98Y299        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.918 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__3/O
                         net (fo=1, routed)           0.024     1.942    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[5]_i_1__3_n_0
    SLICE_X98Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.852    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.880 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.290     2.170    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X98Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                         clock pessimism             -0.305     1.864    
    SLICE_X98Y299        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.924    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_aclk rise@0.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.062ns (48.062%)  route 0.067ns (51.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Net Delay (Source):      0.722ns (routing 0.096ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.108ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.163     0.163 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.163 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.307    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.324 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.722     1.046    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X99Y303        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y303        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.086 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][9]/Q
                         net (fo=4, routed)           0.051     1.137    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[2][9]
    SLICE_X98Y303        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     1.159 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[7]_INST_0/O
                         net (fo=1, routed)           0.016     1.175    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[7]
    SLICE_X98Y303        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     0.349 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.349    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.349 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.530    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.549 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.824     1.373    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X98Y303        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/C
                         clock pessimism             -0.275     1.098    
    SLICE_X98Y303        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.144    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.175    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_aclk rise@0.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.078ns (46.429%)  route 0.090ns (53.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.723ns (routing 0.096ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.108ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.163     0.163 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.163 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.307    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.324 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.723     1.047    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X98Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y299        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.086 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/Q
                         net (fo=7, routed)           0.084     1.170    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg_n_0_[5]
    SLICE_X98Y300        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     1.209 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__3/O
                         net (fo=1, routed)           0.006     1.215    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[8]_i_1__3_n_0
    SLICE_X98Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     0.349 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.349    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.349 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.530    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.549 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.824     1.373    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X98Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]/C
                         clock pessimism             -0.236     1.136    
    SLICE_X98Y300        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.183    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_aclk rise@0.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.057ns (30.159%)  route 0.132ns (69.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.715ns (routing 0.096ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.108ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.163     0.163 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.163 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.307    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.324 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.715     1.039    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X96Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y299        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.076 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[1]/Q
                         net (fo=7, routed)           0.126     1.202    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg_n_0_[1]
    SLICE_X98Y300        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     1.222 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[2]_i_1__2/O
                         net (fo=1, routed)           0.006     1.228    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[2]_i_1__2_n_0
    SLICE_X98Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     0.349 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.349    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.349 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.530    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.549 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.824     1.373    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X98Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]/C
                         clock pessimism             -0.236     1.136    
    SLICE_X98Y300        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.183    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_aclk rise@0.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.080ns (44.444%)  route 0.100ns (55.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.723ns (routing 0.096ns, distribution 0.627ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.108ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.163     0.163 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.163 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.307    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.324 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.723     1.047    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X98Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y299        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.086 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[5]/Q
                         net (fo=7, routed)           0.084     1.170    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg_n_0_[5]
    SLICE_X98Y300        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     1.211 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__3/O
                         net (fo=1, routed)           0.016     1.227    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[7]_i_1__3_n_0
    SLICE_X98Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     0.349 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.349    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.349 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.530    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.549 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.824     1.373    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X98Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]/C
                         clock pessimism             -0.236     1.136    
    SLICE_X98Y300        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.182    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_aclk rise@0.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.060ns (60.606%)  route 0.039ns (39.394%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.364ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.715ns (routing 0.096ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.815ns (routing 0.108ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.163     0.163 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.163 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.307    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.324 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.715     1.039    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X96Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y299        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.078 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[3]/Q
                         net (fo=17, routed)          0.033     1.111    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/Q[3]
    SLICE_X96Y299        LUT5 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.021     1.132 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[4]_i_1__3/O
                         net (fo=1, routed)           0.006     1.138    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[4]_i_1__3_n_0
    SLICE_X96Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     0.349 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.349    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.349 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.530    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.549 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.815     1.364    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X96Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                         clock pessimism             -0.318     1.045    
    SLICE_X96Y299        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.092    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.138    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_aclk rise@0.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.061ns (32.973%)  route 0.124ns (67.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.039ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.715ns (routing 0.096ns, distribution 0.619ns)
  Clock Net Delay (Destination): 0.813ns (routing 0.108ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.163     0.163 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.163 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.307    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.324 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.715     1.039    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X96Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y299        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.078 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[4]/Q
                         net (fo=19, routed)          0.107     1.185    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/Q[4]
    SLICE_X95Y300        LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     1.207 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[5]_i_1__2/O
                         net (fo=1, routed)           0.017     1.224    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i[5]_i_1__2_n_0
    SLICE_X95Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     0.349 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.349    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.349 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.530    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.549 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.813     1.362    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X95Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
                         clock pessimism             -0.236     1.125    
    SLICE_X95Y300        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.171    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_aclk rise@0.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.054ns (27.551%)  route 0.142ns (72.449%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.373ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      0.716ns (routing 0.096ns, distribution 0.620ns)
  Clock Net Delay (Destination): 0.824ns (routing 0.108ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.163     0.163 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.163 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.307    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.324 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.716     1.040    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X97Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y299        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.080 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][5]/Q
                         net (fo=5, routed)           0.125     1.205    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[2][5]
    SLICE_X98Y301        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     1.219 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[5]_INST_0/O
                         net (fo=1, routed)           0.017     1.236    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[5]
    SLICE_X98Y301        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     0.349 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.349    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.349 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.530    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.549 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.824     1.373    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X98Y301        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]/C
                         clock pessimism             -0.236     1.136    
    SLICE_X98Y301        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.182    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axis_aclk rise@0.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        0.108ns  (logic 0.072ns (66.667%)  route 0.036ns (33.333%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Net Delay (Source):      0.722ns (routing 0.096ns, distribution 0.626ns)
  Clock Net Delay (Destination): 0.822ns (routing 0.108ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.163     0.163 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.163 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.307    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.324 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.722     1.046    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X99Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y300        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.085 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[3]/Q
                         net (fo=7, routed)           0.030     1.115    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg_n_0_[3]
    SLICE_X99Y300        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     1.148 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[4]_i_1__2/O
                         net (fo=1, routed)           0.006     1.154    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i[4]_i_1__2_n_0
    SLICE_X99Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     0.349 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.349    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.349 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.530    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.549 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.822     1.371    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_clk
    SLICE_X99Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]/C
                         clock pessimism             -0.318     1.052    
    SLICE_X99Y300        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.099    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/count_value_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.099    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         m_axis_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { m_axis_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y62   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y63   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y60   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         10.000      8.645      RAMB36_X2Y61   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X1Y128  m_axis_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X98Y297  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X98Y302  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][10]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X99Y302  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][11]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X98Y296  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X98Y297  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][2]/C
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y62   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y63   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y62   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y63   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y60   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y60   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y61   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y61   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X98Y302  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X99Y302  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][11]/C
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y62   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y63   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y61   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y62   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y63   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y60   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y60   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_3/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y61   video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X98Y297  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X98Y296  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  m_axis_aclk
  To Clock:  m_axi_mm2s_aclk

Setup :            0  Failing Endpoints,  Worst Slack        8.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.310ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.036ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gae_fwft.aempty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_reading_reg/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (m_axi_mm2s_aclk rise@10.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.280ns (18.482%)  route 1.235ns (81.518%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.705ns = ( 11.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.264ns (routing 0.170ns, distribution 1.094ns)
  Clock Net Delay (Destination): 1.097ns (routing 0.155ns, distribution 0.942ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.529     0.529 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.529    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.529 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.852    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.880 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         1.264     2.144    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X95Y300        FDSE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gae_fwft.aempty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y300        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.223 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gae_fwft.aempty_fwft_i_reg/Q
                         net (fo=2, routed)           0.630     2.853    almost_empty
    SLICE_X90Y296        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068     2.921 r  axi_reading_i_3/O
                         net (fo=1, routed)           0.590     3.511    axi_reading_i_3_n_0
    SLICE_X90Y296        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     3.644 r  axi_reading_i_1/O
                         net (fo=1, routed)           0.015     3.659    axi_reading_i_1_n_0
    SLICE_X90Y296        FDRE                                         r  axi_reading_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                     10.000    10.000 r  
    H9                                                0.000    10.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000    10.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.297    10.297 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.297    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.297 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287    10.584    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.608 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         1.097    11.705    m_axi_mm2s_aclk_IBUF_BUFG
    SLICE_X90Y296        FDRE                                         r  axi_reading_reg/C
                         clock pessimism              0.000    11.705    
                         clock uncertainty           -0.035    11.670    
    SLICE_X90Y296        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    11.695    axi_reading_reg
  -------------------------------------------------------------------
                         required time                         11.695    
                         arrival time                          -3.659    
  -------------------------------------------------------------------
                         slack                                  8.036    

Slack (MET) :             9.593ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.432ns  (logic 0.078ns (18.056%)  route 0.354ns (81.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y302                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[9]/C
    SLICE_X89Y302        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.354     0.432    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[9]
    SLICE_X89Y304        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y304        FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  9.593    

Slack (MET) :             9.647ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.378ns  (logic 0.078ns (20.635%)  route 0.300ns (79.365%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y301                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[10]/C
    SLICE_X89Y301        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.300     0.378    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[10]
    SLICE_X89Y302        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y302        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  9.647    

Slack (MET) :             9.655ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.370ns  (logic 0.079ns (21.351%)  route 0.291ns (78.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X86Y298        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.291     0.370    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X86Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y299        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  9.655    

Slack (MET) :             9.655ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.370ns  (logic 0.080ns (21.622%)  route 0.290ns (78.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y304                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X84Y304        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.290     0.370    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[10]
    SLICE_X84Y303        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y303        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  9.655    

Slack (MET) :             9.658ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.367ns  (logic 0.079ns (21.526%)  route 0.288ns (78.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y298        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     0.079 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.288     0.367    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X87Y298        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X87Y298        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  9.658    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.362ns  (logic 0.078ns (21.547%)  route 0.284ns (78.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y301                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]/C
    SLICE_X89Y301        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     0.078 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.284     0.362    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[6]
    SLICE_X89Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X89Y299        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.681ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.344ns  (logic 0.078ns (22.674%)  route 0.266ns (77.326%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y298                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X86Y298        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.266     0.344    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X86Y297        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X86Y297        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  9.681    

Slack (MET) :             9.694ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.331ns  (logic 0.081ns (24.471%)  route 0.250ns (75.529%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y300                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X92Y300        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.250     0.331    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[5]
    SLICE_X92Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X92Y299        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  9.694    

Slack (MET) :             9.697ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.328ns  (logic 0.079ns (24.085%)  route 0.249ns (75.915%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y300                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X92Y300        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.249     0.328    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[2]
    SLICE_X92Y300        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X92Y300        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  9.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gae_fwft.aempty_fwft_i_reg/C
                            (rising edge-triggered cell FDSE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi_reading_reg/D
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axi_mm2s_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (m_axi_mm2s_aclk rise@0.000ns - m_axis_aclk rise@0.000ns)
  Data Path Delay:        0.722ns  (logic 0.107ns (14.820%)  route 0.615ns (85.180%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.371ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.717ns (routing 0.096ns, distribution 0.621ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.108ns, distribution 0.695ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock m_axis_aclk rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  m_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axis_aclk_IBUF_inst/I
    F11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.163     0.163 r  m_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.163    m_axis_aclk_IBUF_inst/OUT
    F11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.163 r  m_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.307    m_axis_aclk_IBUF
    BUFGCE_X1Y128        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.324 r  m_axis_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=116, routed)         0.717     1.041    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rd_clk
    SLICE_X95Y300        FDSE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gae_fwft.aempty_fwft_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y300        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.080 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gae_fwft.aempty_fwft_i_reg/Q
                         net (fo=2, routed)           0.303     1.383    almost_empty
    SLICE_X90Y296        LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.020     1.403 r  axi_reading_i_3/O
                         net (fo=1, routed)           0.306     1.709    axi_reading_i_3_n_0
    SLICE_X90Y296        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.048     1.757 r  axi_reading_i_1/O
                         net (fo=1, routed)           0.006     1.763    axi_reading_i_1_n_0
    SLICE_X90Y296        FDRE                                         r  axi_reading_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock m_axi_mm2s_aclk rise edge)
                                                      0.000     0.000 r  
    H9                                                0.000     0.000 r  m_axi_mm2s_aclk (IN)
                         net (fo=0)                   0.000     0.000    m_axi_mm2s_aclk_IBUF_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.368     0.368 r  m_axi_mm2s_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.368    m_axi_mm2s_aclk_IBUF_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.368 r  m_axi_mm2s_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.549    m_axi_mm2s_aclk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.568 r  m_axi_mm2s_aclk_IBUF_BUFG_inst/O
    X2Y5 (CLOCK_ROOT)    net (fo=288, routed)         0.803     1.371    m_axi_mm2s_aclk_IBUF_BUFG
    SLICE_X90Y296        FDRE                                         r  axi_reading_reg/C
                         clock pessimism              0.000     1.371    
                         clock uncertainty            0.035     1.406    
    SLICE_X90Y296        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.453    axi_reading_reg
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
From Clock:  m_axi_mm2s_aclk
  To Clock:  m_axis_aclk

Setup :            0  Failing Endpoints,  Worst Slack        9.573ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.573ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.452ns  (logic 0.079ns (17.478%)  route 0.373ns (82.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y304                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X97Y304        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.373     0.452    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[6]
    SLICE_X98Y304        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y304        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  9.573    

Slack (MET) :             9.573ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.452ns  (logic 0.079ns (17.478%)  route 0.373ns (82.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y303                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X97Y303        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.373     0.452    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X98Y303        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y303        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.452    
  -------------------------------------------------------------------
                         slack                                  9.573    

Slack (MET) :             9.577ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.448ns  (logic 0.081ns (18.080%)  route 0.367ns (81.920%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y303                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X97Y303        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.367     0.448    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[9]
    SLICE_X99Y303        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X99Y303        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  9.577    

Slack (MET) :             9.642ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.383ns  (logic 0.079ns (20.627%)  route 0.304ns (79.373%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y298                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X98Y298        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     0.079 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.304     0.383    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X98Y298        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y298        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  9.642    

Slack (MET) :             9.652ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.373ns  (logic 0.081ns (21.716%)  route 0.292ns (78.284%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y304                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X97Y304        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.292     0.373    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X98Y304        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y304        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.373    
  -------------------------------------------------------------------
                         slack                                  9.652    

Slack (MET) :             9.689ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.336ns  (logic 0.079ns (23.512%)  route 0.257ns (76.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y302                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X99Y302        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.257     0.336    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[11]
    SLICE_X99Y302        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X99Y302        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  9.689    

Slack (MET) :             9.708ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.317ns  (logic 0.079ns (24.921%)  route 0.238ns (75.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y299                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X97Y299        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.238     0.317    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[4]
    SLICE_X99Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X99Y299        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.317    
  -------------------------------------------------------------------
                         slack                                  9.708    

Slack (MET) :             9.729ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.296ns  (logic 0.081ns (27.365%)  route 0.215ns (72.635%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y299                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X97Y299        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.215     0.296    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X97Y299        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X97Y299        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  9.729    

Slack (MET) :             9.744ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.281ns  (logic 0.079ns (28.114%)  route 0.202ns (71.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y302                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X98Y302        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.202     0.281    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[10]
    SLICE_X98Y302        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y302        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  9.744    

Slack (MET) :             9.787ns  (required time - arrival time)
  Source:                 video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by m_axi_mm2s_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by m_axis_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             m_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.238ns  (logic 0.080ns (33.613%)  route 0.158ns (66.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y298                                     0.000     0.000 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X98Y298        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.158     0.238    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X98Y297        FDRE                                         r  video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X98Y297        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.025    video_out/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  9.787    





