<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Daily Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Daily Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Wed, 26 Mar 2025 02:23:12 GMT</pubDate>
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>OpenTitan: Open source silicon root of trust</description>
      <guid>https://github.com/lowRISC/opentitan</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>2,748</stars>
      <forks>823</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11466553?s=40&amp;v=4</avatar>
          <name>cindychip</name>
          <url>https://github.com/cindychip</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5633066?s=40&amp;v=4</avatar>
          <name>timothytrippel</name>
          <url>https://github.com/timothytrippel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>adam-maj/tiny-gpu</title>
      <link>https://github.com/adam-maj/tiny-gpu</link>
      <description>A minimal GPU design in Verilog to learn how GPUs work from the ground up</description>
      <guid>https://github.com/adam-maj/tiny-gpu</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>8,014</stars>
      <forks>614</forks>
      <addStars>4</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/64697628?s=40&amp;v=4</avatar>
          <name>adam-maj</name>
          <url>https://github.com/adam-maj</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/10238372?s=40&amp;v=4</avatar>
          <name>ashaltu</name>
          <url>https://github.com/ashaltu</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22633385?s=40&amp;v=4</avatar>
          <name>eltociear</name>
          <url>https://github.com/eltociear</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38108242?s=40&amp;v=4</avatar>
          <name>xianbaoqian</name>
          <url>https://github.com/xianbaoqian</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/ibex</title>
      <link>https://github.com/lowRISC/ibex</link>
      <description>Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.</description>
      <guid>https://github.com/lowRISC/ibex</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>1,500</stars>
      <forks>585</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/471032?s=40&amp;v=4</avatar>
          <name>GregAC</name>
          <url>https://github.com/GregAC</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/1159506?s=40&amp;v=4</avatar>
          <name>Atokulus</name>
          <url>https://github.com/Atokulus</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2758621?s=40&amp;v=4</avatar>
          <name>atraber</name>
          <url>https://github.com/atraber</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>bespoke-silicon-group/basejump_stl</title>
      <link>https://github.com/bespoke-silicon-group/basejump_stl</link>
      <description>BaseJump STL: A Standard Template Library for SystemVerilog</description>
      <guid>https://github.com/bespoke-silicon-group/basejump_stl</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>562</stars>
      <forks>104</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/17460864?s=40&amp;v=4</avatar>
          <name>taylor-bsg</name>
          <url>https://github.com/taylor-bsg</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46542701?s=40&amp;v=4</avatar>
          <name>tommydcjung</name>
          <url>https://github.com/tommydcjung</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2322266?s=40&amp;v=4</avatar>
          <name>dpetrisko</name>
          <url>https://github.com/dpetrisko</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2791860?s=40&amp;v=4</avatar>
          <name>ShawnLess</name>
          <url>https://github.com/ShawnLess</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11407587?s=40&amp;v=4</avatar>
          <name>gaozihou</name>
          <url>https://github.com/gaozihou</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/riscv-dbg</title>
      <link>https://github.com/pulp-platform/riscv-dbg</link>
      <description>RISC-V Debug Support for our PULP RISC-V Cores</description>
      <guid>https://github.com/pulp-platform/riscv-dbg</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>247</stars>
      <forks>82</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/13798471?s=40&amp;v=4</avatar>
          <name>bluewww</name>
          <url>https://github.com/bluewww</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/40633348?s=40&amp;v=4</avatar>
          <name>Silabs-ArjanB</name>
          <url>https://github.com/Silabs-ArjanB</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>