module ULA(
    
    input [7:0] SrcA, SrcB,
    input [2:0] ULAControl,
    output reg [7:0] ULAResult,
    output reg Zero
    
);

always @(*) begin
    case(ULAControl)
        3'b000: ULAResult = SrcA + SrcB;
        3'b001: ULAResult = SrcA + ~SrcB + 1'b1;
        3'b010: ULAResult = SrcA & SrcB;
        3'b011: ULAResult = SrcA | SrcB;
        3'b100: ULAResult = SrcA ^ SrcB;
        3'b101: ULAResult = (SrcA < SrcB) ? 1'b1 : 1'b0;
        default: ULAResult = 8'b0;
    endcase
end

always @(*) begin
    if(ULAResult == 8'b0) begin
        Zero <= 1'b1;
    end else begin
        Zero <= 1'b0;
    end
end

endmodule
