

================================================================
== Vivado HLS Report for 'dijkstra'
================================================================
* Date:           Mon Apr  6 17:31:12 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dijkstra
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     4.210|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  395|  539|  395|  539|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    9|    9|         1|          -|          -|     9|    no    |
        |- Loop 2     |  384|  528|  48 ~ 66 |          -|          -|     8|    no    |
        | + Loop 2.1  |   18|   18|         2|          -|          -|     9|    no    |
        | + Loop 2.2  |   27|   45|   3 ~ 5  |          -|          -|     9|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     359|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      66|       6|    0|
|Multiplexer      |        -|      -|       -|     196|    -|
|Register         |        -|      -|     200|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     266|     561|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |dist_U    |dijkstra_dist    |        0|  64|   5|    0|     9|   32|     1|          288|
    |sptSet_U  |dijkstra_sptSet  |        0|   2|   1|    0|     9|    1|     1|            9|
    +----------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                 |        0|  66|   6|    0|    18|   33|     2|          297|
    +----------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln63_1_fu_287_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln63_2_fu_356_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln63_fu_378_p2       |     +    |      0|  0|  39|          32|          32|
    |count_fu_237_p2          |     +    |      0|  0|  13|           4|           1|
    |i_fu_215_p2              |     +    |      0|  0|  13|           4|           1|
    |v_1_fu_253_p2            |     +    |      0|  0|  13|           4|           1|
    |v_fu_341_p2              |     +    |      0|  0|  13|           4|           1|
    |icmp_ln16_fu_247_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln17_fu_293_p2      |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln42_fu_209_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln49_fu_231_p2      |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln58_fu_335_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln63_1_fu_372_p2    |   icmp   |      0|  0|  18|          32|          31|
    |icmp_ln63_2_fu_383_p2    |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln63_fu_366_p2      |   icmp   |      0|  0|  18|          32|           1|
    |select_ln17_1_fu_307_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln17_2_fu_314_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln17_3_fu_322_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln17_fu_299_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 359|         212|         293|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  50|         11|    1|         11|
    |count_0_reg_161    |   9|          2|    4|          8|
    |dist_address0      |  38|          7|    4|         28|
    |dist_d0            |  21|          4|   32|        128|
    |i_0_reg_150        |   9|          2|    4|          8|
    |min_0_i_reg_172    |   9|          2|   32|         64|
    |min_index_reg_184  |   9|          2|    4|          8|
    |sptSet_address0    |  27|          5|    4|         20|
    |sptSet_d0          |  15|          3|    1|          3|
    |v_0_reg_195        |   9|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 196|         40|   90|        286|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln63_1_reg_438     |   8|   0|    8|          0|
    |add_ln63_reg_493       |  32|   0|   32|          0|
    |ap_CS_fsm              |  10|   0|   10|          0|
    |count_0_reg_161        |   4|   0|    4|          0|
    |count_reg_404          |   4|   0|    4|          0|
    |dist_addr_2_reg_443    |   4|   0|    4|          0|
    |dist_addr_3_reg_499    |   4|   0|    4|          0|
    |graph_addr_reg_466     |   7|   0|    7|          0|
    |graph_load_reg_480     |  32|   0|   32|          0|
    |i_0_reg_150            |   4|   0|    4|          0|
    |icmp_ln63_1_reg_489    |   1|   0|    1|          0|
    |icmp_ln63_reg_485      |   1|   0|    1|          0|
    |min_0_i_reg_172        |  32|   0|   32|          0|
    |min_index_reg_184      |   4|   0|    4|          0|
    |sptSet_load_1_reg_476  |   1|   0|    1|          0|
    |u_fu_52                |  32|   0|   32|          0|
    |v_0_reg_195            |   4|   0|    4|          0|
    |v_1_reg_423            |   4|   0|    4|          0|
    |v_reg_456              |   4|   0|    4|          0|
    |zext_ln18_reg_415      |   4|   0|   32|         28|
    |zext_ln63_reg_461      |   4|   0|   64|         60|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 200|   0|  288|         88|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   dijkstra   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   dijkstra   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   dijkstra   | return value |
|ap_done         | out |    1| ap_ctrl_hs |   dijkstra   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   dijkstra   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   dijkstra   | return value |
|graph_address0  | out |    7|  ap_memory |     graph    |     array    |
|graph_ce0       | out |    1|  ap_memory |     graph    |     array    |
|graph_q0        |  in |   32|  ap_memory |     graph    |     array    |
|src             |  in |   32|   ap_none  |      src     |    scalar    |
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 6 
5 --> 4 
6 --> 7 3 
7 --> 8 10 
8 --> 9 10 
9 --> 10 
10 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([81 x i32]* %graph) nounwind, !map !20"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %src) nounwind, !map !26"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @dijkstra_str) nounwind"   --->   Operation 13 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src) nounwind"   --->   Operation 14 'read' 'src_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.42ns)   --->   "%dist = alloca [9 x i32], align 16" [dijkstra.c:35]   --->   Operation 15 'alloca' 'dist' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_1 : Operation 16 [1/1] (1.42ns)   --->   "%sptSet = alloca [9 x i1], align 1" [dijkstra.c:38]   --->   Operation 16 'alloca' 'sptSet' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_1 : Operation 17 [1/1] (1.06ns)   --->   "br label %1" [dijkstra.c:42]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 18 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.08ns)   --->   "%icmp_ln42 = icmp eq i4 %i_0, -7" [dijkstra.c:42]   --->   Operation 19 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.32ns)   --->   "%i = add i4 %i_0, 1" [dijkstra.c:42]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln42, label %3, label %2" [dijkstra.c:42]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i4 %i_0 to i64" [dijkstra.c:43]   --->   Operation 23 'zext' 'zext_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%dist_addr_1 = getelementptr inbounds [9 x i32]* %dist, i64 0, i64 %zext_ln43" [dijkstra.c:43]   --->   Operation 24 'getelementptr' 'dist_addr_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.42ns)   --->   "store i32 2147483647, i32* %dist_addr_1, align 4" [dijkstra.c:43]   --->   Operation 25 'store' <Predicate = (!icmp_ln42)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sptSet_addr = getelementptr [9 x i1]* %sptSet, i64 0, i64 %zext_ln43" [dijkstra.c:43]   --->   Operation 26 'getelementptr' 'sptSet_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.42ns)   --->   "store i1 false, i1* %sptSet_addr, align 1" [dijkstra.c:43]   --->   Operation 27 'store' <Predicate = (!icmp_ln42)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br label %1" [dijkstra.c:42]   --->   Operation 28 'br' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i32 %src_read to i64" [dijkstra.c:46]   --->   Operation 29 'sext' 'sext_ln46' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%dist_addr = getelementptr inbounds [9 x i32]* %dist, i64 0, i64 %sext_ln46" [dijkstra.c:46]   --->   Operation 30 'getelementptr' 'dist_addr' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.42ns)   --->   "store i32 0, i32* %dist_addr, align 4" [dijkstra.c:46]   --->   Operation 31 'store' <Predicate = (icmp_ln42)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_2 : Operation 32 [1/1] (1.06ns)   --->   "br label %.loopexit" [dijkstra.c:49]   --->   Operation 32 'br' <Predicate = (icmp_ln42)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 1.32>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%count_0 = phi i4 [ 0, %3 ], [ %count, %.loopexit.loopexit ]"   --->   Operation 33 'phi' 'count_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.08ns)   --->   "%icmp_ln49 = icmp eq i4 %count_0, -8" [dijkstra.c:49]   --->   Operation 34 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 35 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.32ns)   --->   "%count = add i4 %count_0, 1" [dijkstra.c:49]   --->   Operation 36 'add' 'count' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln49, label %10, label %.preheader.preheader" [dijkstra.c:49]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%u = alloca i32"   --->   Operation 38 'alloca' 'u' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.06ns)   --->   "br label %.preheader" [dijkstra.c:18->dijkstra.c:52]   --->   Operation 39 'br' <Predicate = (!icmp_ln49)> <Delay = 1.06>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [dijkstra.c:70]   --->   Operation 40 'ret' <Predicate = (icmp_ln49)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.42>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%min_0_i = phi i32 [ %select_ln17_2, %_ifconv ], [ 2147483647, %.preheader.preheader ]" [dijkstra.c:17->dijkstra.c:52]   --->   Operation 41 'phi' 'min_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%min_index = phi i4 [ %v_1, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 42 'phi' 'min_index' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %min_index to i32" [dijkstra.c:18->dijkstra.c:52]   --->   Operation 43 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.08ns)   --->   "%icmp_ln16 = icmp eq i4 %min_index, -7" [dijkstra.c:16->dijkstra.c:52]   --->   Operation 44 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 45 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.32ns)   --->   "%v_1 = add i4 %min_index, 1" [dijkstra.c:16->dijkstra.c:52]   --->   Operation 46 'add' 'v_1' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %minDistance.exit, label %_ifconv" [dijkstra.c:16->dijkstra.c:52]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i4 %min_index to i64" [dijkstra.c:17->dijkstra.c:52]   --->   Operation 48 'zext' 'zext_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sptSet_addr_2 = getelementptr [9 x i1]* %sptSet, i64 0, i64 %zext_ln17" [dijkstra.c:17->dijkstra.c:52]   --->   Operation 49 'getelementptr' 'sptSet_addr_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (1.42ns)   --->   "%sptSet_load = load i1* %sptSet_addr_2, align 1" [dijkstra.c:17->dijkstra.c:52]   --->   Operation 50 'load' 'sptSet_load' <Predicate = (!icmp_ln16)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%dist_addr_4 = getelementptr [9 x i32]* %dist, i64 0, i64 %zext_ln17" [dijkstra.c:17->dijkstra.c:52]   --->   Operation 51 'getelementptr' 'dist_addr_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (1.42ns)   --->   "%min = load i32* %dist_addr_4, align 4" [dijkstra.c:17->dijkstra.c:52]   --->   Operation 52 'load' 'min' <Predicate = (!icmp_ln16)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%u_load = load i32* %u" [dijkstra.c:63]   --->   Operation 53 'load' 'u_load' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln55 = sext i32 %u_load to i64" [dijkstra.c:55]   --->   Operation 54 'sext' 'sext_ln55' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i32 %u_load to i8" [dijkstra.c:63]   --->   Operation 55 'trunc' 'trunc_ln63' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = trunc i32 %u_load to i5" [dijkstra.c:63]   --->   Operation 56 'trunc' 'trunc_ln63_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln63_cast = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %trunc_ln63_1, i3 0)" [dijkstra.c:63]   --->   Operation 57 'bitconcatenate' 'sext_ln63_cast' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.39ns)   --->   "%add_ln63_1 = add i8 %sext_ln63_cast, %trunc_ln63" [dijkstra.c:63]   --->   Operation 58 'add' 'add_ln63_1' <Predicate = (icmp_ln16)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sptSet_addr_1 = getelementptr [9 x i1]* %sptSet, i64 0, i64 %sext_ln55" [dijkstra.c:55]   --->   Operation 59 'getelementptr' 'sptSet_addr_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.42ns)   --->   "store i1 true, i1* %sptSet_addr_1, align 1" [dijkstra.c:55]   --->   Operation 60 'store' <Predicate = (icmp_ln16)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%dist_addr_2 = getelementptr inbounds [9 x i32]* %dist, i64 0, i64 %sext_ln55" [dijkstra.c:63]   --->   Operation 61 'getelementptr' 'dist_addr_2' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.06ns)   --->   "br label %4" [dijkstra.c:58]   --->   Operation 62 'br' <Predicate = (icmp_ln16)> <Delay = 1.06>

State 5 <SV = 4> <Delay = 3.60>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%u_load_1 = load i32* %u" [dijkstra.c:17->dijkstra.c:52]   --->   Operation 63 'load' 'u_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/2] (1.42ns)   --->   "%sptSet_load = load i1* %sptSet_addr_2, align 1" [dijkstra.c:17->dijkstra.c:52]   --->   Operation 64 'load' 'sptSet_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_5 : Operation 65 [1/2] (1.42ns)   --->   "%min = load i32* %dist_addr_4, align 4" [dijkstra.c:17->dijkstra.c:52]   --->   Operation 65 'load' 'min' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_5 : Operation 66 [1/1] (1.54ns)   --->   "%icmp_ln17 = icmp sgt i32 %min, %min_0_i" [dijkstra.c:17->dijkstra.c:52]   --->   Operation 66 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_2)   --->   "%select_ln17 = select i1 %icmp_ln17, i32 %min_0_i, i32 %min" [dijkstra.c:17->dijkstra.c:52]   --->   Operation 67 'select' 'select_ln17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_3)   --->   "%select_ln17_1 = select i1 %icmp_ln17, i32 %u_load_1, i32 %zext_ln18" [dijkstra.c:17->dijkstra.c:52]   --->   Operation 68 'select' 'select_ln17_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.63ns) (out node of the LUT)   --->   "%select_ln17_2 = select i1 %sptSet_load, i32 %min_0_i, i32 %select_ln17" [dijkstra.c:17->dijkstra.c:52]   --->   Operation 69 'select' 'select_ln17_2' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.63ns) (out node of the LUT)   --->   "%select_ln17_3 = select i1 %sptSet_load, i32 %u_load_1, i32 %select_ln17_1" [dijkstra.c:17->dijkstra.c:52]   --->   Operation 70 'select' 'select_ln17_3' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %select_ln17_3, i32* %u" [dijkstra.c:16->dijkstra.c:52]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "br label %.preheader" [dijkstra.c:16->dijkstra.c:52]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.42>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%v_0 = phi i4 [ 0, %minDistance.exit ], [ %v, %._crit_edge ]"   --->   Operation 73 'phi' 'v_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.08ns)   --->   "%icmp_ln58 = icmp eq i4 %v_0, -7" [dijkstra.c:58]   --->   Operation 74 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 75 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.32ns)   --->   "%v = add i4 %v_0, 1" [dijkstra.c:58]   --->   Operation 76 'add' 'v' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln58, label %.loopexit.loopexit, label %5" [dijkstra.c:58]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %v_0 to i64" [dijkstra.c:63]   --->   Operation 78 'zext' 'zext_ln63' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i4 %v_0 to i8" [dijkstra.c:63]   --->   Operation 79 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.39ns)   --->   "%add_ln63_2 = add i8 %add_ln63_1, %zext_ln63_1" [dijkstra.c:63]   --->   Operation 80 'add' 'add_ln63_2' <Predicate = (!icmp_ln58)> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln63 = sext i8 %add_ln63_2 to i64" [dijkstra.c:63]   --->   Operation 81 'sext' 'sext_ln63' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%graph_addr = getelementptr [81 x i32]* %graph, i64 0, i64 %sext_ln63" [dijkstra.c:63]   --->   Operation 82 'getelementptr' 'graph_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%sptSet_addr_3 = getelementptr [9 x i1]* %sptSet, i64 0, i64 %zext_ln63" [dijkstra.c:63]   --->   Operation 83 'getelementptr' 'sptSet_addr_3' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_6 : Operation 84 [2/2] (1.42ns)   --->   "%sptSet_load_1 = load i1* %sptSet_addr_3, align 1" [dijkstra.c:63]   --->   Operation 84 'load' 'sptSet_load_1' <Predicate = (!icmp_ln58)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 85 'br' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 2.66>
ST_7 : Operation 86 [1/2] (1.42ns)   --->   "%sptSet_load_1 = load i1* %sptSet_addr_3, align 1" [dijkstra.c:63]   --->   Operation 86 'load' 'sptSet_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %sptSet_load_1, label %._crit_edge, label %6" [dijkstra.c:63]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (2.66ns)   --->   "%graph_load = load i32* %graph_addr, align 4" [dijkstra.c:63]   --->   Operation 88 'load' 'graph_load' <Predicate = (!sptSet_load_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>

State 8 <SV = 6> <Delay = 4.21>
ST_8 : Operation 89 [1/2] (2.66ns)   --->   "%graph_load = load i32* %graph_addr, align 4" [dijkstra.c:63]   --->   Operation 89 'load' 'graph_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_8 : Operation 90 [1/1] (1.54ns)   --->   "%icmp_ln63 = icmp eq i32 %graph_load, 0" [dijkstra.c:63]   --->   Operation 90 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %._crit_edge, label %7" [dijkstra.c:63]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [2/2] (1.42ns)   --->   "%dist_load = load i32* %dist_addr_2, align 4" [dijkstra.c:63]   --->   Operation 92 'load' 'dist_load' <Predicate = (!icmp_ln63)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>

State 9 <SV = 7> <Delay = 3.21>
ST_9 : Operation 93 [1/2] (1.42ns)   --->   "%dist_load = load i32* %dist_addr_2, align 4" [dijkstra.c:63]   --->   Operation 93 'load' 'dist_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_9 : Operation 94 [1/1] (1.54ns)   --->   "%icmp_ln63_1 = icmp eq i32 %dist_load, 2147483647" [dijkstra.c:63]   --->   Operation 94 'icmp' 'icmp_ln63_1' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63_1, label %._crit_edge, label %8" [dijkstra.c:63]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (1.78ns)   --->   "%add_ln63 = add nsw i32 %dist_load, %graph_load" [dijkstra.c:63]   --->   Operation 96 'add' 'add_ln63' <Predicate = (!icmp_ln63_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%dist_addr_3 = getelementptr inbounds [9 x i32]* %dist, i64 0, i64 %zext_ln63" [dijkstra.c:63]   --->   Operation 97 'getelementptr' 'dist_addr_3' <Predicate = (!icmp_ln63_1)> <Delay = 0.00>
ST_9 : Operation 98 [2/2] (1.42ns)   --->   "%dist_load_1 = load i32* %dist_addr_3, align 4" [dijkstra.c:63]   --->   Operation 98 'load' 'dist_load_1' <Predicate = (!icmp_ln63_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>

State 10 <SV = 8> <Delay = 2.97>
ST_10 : Operation 99 [1/2] (1.42ns)   --->   "%dist_load_1 = load i32* %dist_addr_3, align 4" [dijkstra.c:63]   --->   Operation 99 'load' 'dist_load_1' <Predicate = (!sptSet_load_1 & !icmp_ln63 & !icmp_ln63_1)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_10 : Operation 100 [1/1] (1.54ns)   --->   "%icmp_ln63_2 = icmp slt i32 %add_ln63, %dist_load_1" [dijkstra.c:63]   --->   Operation 100 'icmp' 'icmp_ln63_2' <Predicate = (!sptSet_load_1 & !icmp_ln63 & !icmp_ln63_1)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63_2, label %9, label %._crit_edge" [dijkstra.c:63]   --->   Operation 101 'br' <Predicate = (!sptSet_load_1 & !icmp_ln63 & !icmp_ln63_1)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (1.42ns)   --->   "store i32 %add_ln63, i32* %dist_addr_3, align 4" [dijkstra.c:65]   --->   Operation 102 'store' <Predicate = (!sptSet_load_1 & !icmp_ln63 & !icmp_ln63_1 & icmp_ln63_2)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 9> <RAM>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "br label %._crit_edge" [dijkstra.c:65]   --->   Operation 103 'br' <Predicate = (!sptSet_load_1 & !icmp_ln63 & !icmp_ln63_1 & icmp_ln63_2)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "br label %4" [dijkstra.c:58]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ graph]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ src]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000000]
src_read          (read             ) [ 00100000000]
dist              (alloca           ) [ 00111111111]
sptSet            (alloca           ) [ 00111111111]
br_ln42           (br               ) [ 01100000000]
i_0               (phi              ) [ 00100000000]
icmp_ln42         (icmp             ) [ 00100000000]
empty             (speclooptripcount) [ 00000000000]
i                 (add              ) [ 01100000000]
br_ln42           (br               ) [ 00000000000]
zext_ln43         (zext             ) [ 00000000000]
dist_addr_1       (getelementptr    ) [ 00000000000]
store_ln43        (store            ) [ 00000000000]
sptSet_addr       (getelementptr    ) [ 00000000000]
store_ln43        (store            ) [ 00000000000]
br_ln42           (br               ) [ 01100000000]
sext_ln46         (sext             ) [ 00000000000]
dist_addr         (getelementptr    ) [ 00000000000]
store_ln46        (store            ) [ 00000000000]
br_ln49           (br               ) [ 00111111111]
count_0           (phi              ) [ 00010000000]
icmp_ln49         (icmp             ) [ 00011111111]
empty_3           (speclooptripcount) [ 00000000000]
count             (add              ) [ 00111111111]
br_ln49           (br               ) [ 00000000000]
u                 (alloca           ) [ 00001100000]
br_ln18           (br               ) [ 00011111111]
ret_ln70          (ret              ) [ 00000000000]
min_0_i           (phi              ) [ 00001100000]
min_index         (phi              ) [ 00001000000]
zext_ln18         (zext             ) [ 00000100000]
icmp_ln16         (icmp             ) [ 00011111111]
empty_4           (speclooptripcount) [ 00000000000]
v_1               (add              ) [ 00011111111]
br_ln16           (br               ) [ 00000000000]
zext_ln17         (zext             ) [ 00000000000]
sptSet_addr_2     (getelementptr    ) [ 00000100000]
dist_addr_4       (getelementptr    ) [ 00000100000]
u_load            (load             ) [ 00000000000]
sext_ln55         (sext             ) [ 00000000000]
trunc_ln63        (trunc            ) [ 00000000000]
trunc_ln63_1      (trunc            ) [ 00000000000]
sext_ln63_cast    (bitconcatenate   ) [ 00000000000]
add_ln63_1        (add              ) [ 00000011111]
sptSet_addr_1     (getelementptr    ) [ 00000000000]
store_ln55        (store            ) [ 00000000000]
dist_addr_2       (getelementptr    ) [ 00000011111]
br_ln58           (br               ) [ 00011111111]
u_load_1          (load             ) [ 00000000000]
sptSet_load       (load             ) [ 00000000000]
min               (load             ) [ 00000000000]
icmp_ln17         (icmp             ) [ 00000000000]
select_ln17       (select           ) [ 00000000000]
select_ln17_1     (select           ) [ 00000000000]
select_ln17_2     (select           ) [ 00011111111]
select_ln17_3     (select           ) [ 00000000000]
store_ln16        (store            ) [ 00000000000]
br_ln16           (br               ) [ 00011111111]
v_0               (phi              ) [ 00000010000]
icmp_ln58         (icmp             ) [ 00011111111]
empty_5           (speclooptripcount) [ 00000000000]
v                 (add              ) [ 00011111111]
br_ln58           (br               ) [ 00000000000]
zext_ln63         (zext             ) [ 00000001110]
zext_ln63_1       (zext             ) [ 00000000000]
add_ln63_2        (add              ) [ 00000000000]
sext_ln63         (sext             ) [ 00000000000]
graph_addr        (getelementptr    ) [ 00000001100]
sptSet_addr_3     (getelementptr    ) [ 00000001000]
br_ln0            (br               ) [ 00111111111]
sptSet_load_1     (load             ) [ 00011111111]
br_ln63           (br               ) [ 00000000000]
graph_load        (load             ) [ 00000000010]
icmp_ln63         (icmp             ) [ 00011111111]
br_ln63           (br               ) [ 00000000000]
dist_load         (load             ) [ 00000000000]
icmp_ln63_1       (icmp             ) [ 00011111111]
br_ln63           (br               ) [ 00000000000]
add_ln63          (add              ) [ 00011111101]
dist_addr_3       (getelementptr    ) [ 00011111101]
dist_load_1       (load             ) [ 00000000000]
icmp_ln63_2       (icmp             ) [ 00011111111]
br_ln63           (br               ) [ 00000000000]
store_ln65        (store            ) [ 00000000000]
br_ln65           (br               ) [ 00000000000]
br_ln58           (br               ) [ 00011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="graph">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dijkstra_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="dist_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dist/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="sptSet_alloca_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sptSet/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="u_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="u/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="src_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="dist_addr_1_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dist_addr_1/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln43/2 store_ln46/2 min/4 dist_load/8 dist_load_1/9 store_ln65/10 "/>
</bind>
</comp>

<comp id="75" class="1004" name="sptSet_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sptSet_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln43/2 sptSet_load/4 store_ln55/4 sptSet_load_1/6 "/>
</bind>
</comp>

<comp id="88" class="1004" name="dist_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dist_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sptSet_addr_2_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sptSet_addr_2/4 "/>
</bind>
</comp>

<comp id="103" class="1004" name="dist_addr_4_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="4" slack="0"/>
<pin id="107" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dist_addr_4/4 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sptSet_addr_1_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="32" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sptSet_addr_1/4 "/>
</bind>
</comp>

<comp id="118" class="1004" name="dist_addr_2_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dist_addr_2/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="graph_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="graph_addr/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="sptSet_addr_3_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="4" slack="0"/>
<pin id="135" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sptSet_addr_3/6 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="7" slack="1"/>
<pin id="140" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="graph_load/7 "/>
</bind>
</comp>

<comp id="143" class="1004" name="dist_addr_3_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="4" slack="3"/>
<pin id="147" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dist_addr_3/9 "/>
</bind>
</comp>

<comp id="150" class="1005" name="i_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="1"/>
<pin id="152" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="i_0_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="4" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="161" class="1005" name="count_0_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="1"/>
<pin id="163" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="count_0 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="count_0_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="4" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="count_0/3 "/>
</bind>
</comp>

<comp id="172" class="1005" name="min_0_i_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="min_0_i (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="min_0_i_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="32" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_0_i/4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="min_index_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="1"/>
<pin id="186" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="min_index (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="min_index_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_index/4 "/>
</bind>
</comp>

<comp id="195" class="1005" name="v_0_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="1"/>
<pin id="197" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v_0 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="v_0_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="4" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_0/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_load/4 u_load_1/5 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln42_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="i_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln43_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="sext_ln46_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln49_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="0" index="1" bw="4" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="count_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln18_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln16_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="4" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="v_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_1/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln17_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln55_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln55/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln63_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln63_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63_1/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sext_ln63_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="5" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln63_cast/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln63_1_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/4 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln17_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="1"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="select_ln17_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="1"/>
<pin id="302" dir="0" index="2" bw="32" slack="0"/>
<pin id="303" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="select_ln17_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="0"/>
<pin id="310" dir="0" index="2" bw="32" slack="1"/>
<pin id="311" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_1/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="select_ln17_2_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="1"/>
<pin id="317" dir="0" index="2" bw="32" slack="0"/>
<pin id="318" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_2/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln17_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17_3/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln16_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="2"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln58_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="0"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln58/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="v_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln63_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln63_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_1/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln63_2_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="1"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_2/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="sext_ln63_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="icmp_ln63_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/8 "/>
</bind>
</comp>

<comp id="372" class="1004" name="icmp_ln63_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63_1/9 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln63_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="1"/>
<pin id="381" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="icmp_ln63_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63_2/10 "/>
</bind>
</comp>

<comp id="388" class="1005" name="src_read_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="src_read "/>
</bind>
</comp>

<comp id="396" class="1005" name="i_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="404" class="1005" name="count_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="0"/>
<pin id="406" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="409" class="1005" name="u_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

<comp id="415" class="1005" name="zext_ln18_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="423" class="1005" name="v_1_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v_1 "/>
</bind>
</comp>

<comp id="428" class="1005" name="sptSet_addr_2_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="1"/>
<pin id="430" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sptSet_addr_2 "/>
</bind>
</comp>

<comp id="433" class="1005" name="dist_addr_4_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="1"/>
<pin id="435" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dist_addr_4 "/>
</bind>
</comp>

<comp id="438" class="1005" name="add_ln63_1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="1"/>
<pin id="440" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_1 "/>
</bind>
</comp>

<comp id="443" class="1005" name="dist_addr_2_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="3"/>
<pin id="445" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="dist_addr_2 "/>
</bind>
</comp>

<comp id="448" class="1005" name="select_ln17_2_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="1"/>
<pin id="450" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln17_2 "/>
</bind>
</comp>

<comp id="456" class="1005" name="v_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="0"/>
<pin id="458" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

<comp id="461" class="1005" name="zext_ln63_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="3"/>
<pin id="463" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln63 "/>
</bind>
</comp>

<comp id="466" class="1005" name="graph_addr_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="7" slack="1"/>
<pin id="468" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="graph_addr "/>
</bind>
</comp>

<comp id="471" class="1005" name="sptSet_addr_3_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="1"/>
<pin id="473" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sptSet_addr_3 "/>
</bind>
</comp>

<comp id="476" class="1005" name="sptSet_load_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="3"/>
<pin id="478" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sptSet_load_1 "/>
</bind>
</comp>

<comp id="480" class="1005" name="graph_load_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="1"/>
<pin id="482" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="graph_load "/>
</bind>
</comp>

<comp id="485" class="1005" name="icmp_ln63_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="2"/>
<pin id="487" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln63_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="add_ln63_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="499" class="1005" name="dist_addr_3_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="4" slack="1"/>
<pin id="501" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dist_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="36" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="24" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="24" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="28" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="24" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="96" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="103" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="117"><net_src comp="110" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="24" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="137"><net_src comp="131" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="149"><net_src comp="143" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="14" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="14" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="213"><net_src comp="154" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="154" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="154" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="235"><net_src comp="165" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="165" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="188" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="188" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="16" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="188" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="188" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="268"><net_src comp="206" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="274"><net_src comp="206" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="278"><net_src comp="206" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="38" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="40" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="271" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="68" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="172" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="304"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="172" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="68" pin="3"/><net_sink comp="299" pin=2"/></net>

<net id="312"><net_src comp="293" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="206" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="81" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="172" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="299" pin="3"/><net_sink comp="314" pin=2"/></net>

<net id="327"><net_src comp="81" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="206" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="307" pin="3"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="199" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="16" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="199" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="22" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="199" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="355"><net_src comp="199" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="356" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="370"><net_src comp="138" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="30" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="68" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="26" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="68" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="68" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="56" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="399"><net_src comp="215" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="407"><net_src comp="237" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="412"><net_src comp="52" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="418"><net_src comp="243" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="426"><net_src comp="253" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="431"><net_src comp="96" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="436"><net_src comp="103" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="441"><net_src comp="287" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="446"><net_src comp="118" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="451"><net_src comp="314" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="459"><net_src comp="341" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="464"><net_src comp="347" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="469"><net_src comp="124" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="474"><net_src comp="131" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="479"><net_src comp="81" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="138" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="488"><net_src comp="366" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="372" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="378" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="502"><net_src comp="143" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="68" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dijkstra : graph | {7 8 }
	Port: dijkstra : src | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln42 : 1
		i : 1
		br_ln42 : 2
		zext_ln43 : 1
		dist_addr_1 : 2
		store_ln43 : 3
		sptSet_addr : 2
		store_ln43 : 3
		dist_addr : 1
		store_ln46 : 2
	State 3
		icmp_ln49 : 1
		count : 1
		br_ln49 : 2
	State 4
		zext_ln18 : 1
		icmp_ln16 : 1
		v_1 : 1
		br_ln16 : 2
		zext_ln17 : 1
		sptSet_addr_2 : 2
		sptSet_load : 3
		dist_addr_4 : 2
		min : 3
		sext_ln55 : 1
		trunc_ln63 : 1
		trunc_ln63_1 : 1
		sext_ln63_cast : 2
		add_ln63_1 : 3
		sptSet_addr_1 : 2
		store_ln55 : 3
		dist_addr_2 : 2
	State 5
		icmp_ln17 : 1
		select_ln17 : 2
		select_ln17_1 : 2
		select_ln17_2 : 3
		select_ln17_3 : 3
		store_ln16 : 4
	State 6
		icmp_ln58 : 1
		v : 1
		br_ln58 : 2
		zext_ln63 : 1
		zext_ln63_1 : 1
		add_ln63_2 : 2
		sext_ln63 : 3
		graph_addr : 4
		sptSet_addr_3 : 2
		sptSet_load_1 : 3
	State 7
		br_ln63 : 1
	State 8
		icmp_ln63 : 1
		br_ln63 : 2
	State 9
		icmp_ln63_1 : 1
		br_ln63 : 2
		add_ln63 : 1
		dist_load_1 : 1
	State 10
		icmp_ln63_2 : 1
		br_ln63 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   select_ln17_fu_299  |    0    |    32   |
|  select  |  select_ln17_1_fu_307 |    0    |    32   |
|          |  select_ln17_2_fu_314 |    0    |    32   |
|          |  select_ln17_3_fu_322 |    0    |    32   |
|----------|-----------------------|---------|---------|
|          |        i_fu_215       |    0    |    13   |
|          |      count_fu_237     |    0    |    13   |
|          |       v_1_fu_253      |    0    |    13   |
|    add   |   add_ln63_1_fu_287   |    0    |    15   |
|          |        v_fu_341       |    0    |    13   |
|          |   add_ln63_2_fu_356   |    0    |    15   |
|          |    add_ln63_fu_378    |    0    |    39   |
|----------|-----------------------|---------|---------|
|          |    icmp_ln42_fu_209   |    0    |    9    |
|          |    icmp_ln49_fu_231   |    0    |    9    |
|          |    icmp_ln16_fu_247   |    0    |    9    |
|   icmp   |    icmp_ln17_fu_293   |    0    |    18   |
|          |    icmp_ln58_fu_335   |    0    |    9    |
|          |    icmp_ln63_fu_366   |    0    |    18   |
|          |   icmp_ln63_1_fu_372  |    0    |    18   |
|          |   icmp_ln63_2_fu_383  |    0    |    18   |
|----------|-----------------------|---------|---------|
|   read   |  src_read_read_fu_56  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln43_fu_221   |    0    |    0    |
|          |    zext_ln18_fu_243   |    0    |    0    |
|   zext   |    zext_ln17_fu_259   |    0    |    0    |
|          |    zext_ln63_fu_347   |    0    |    0    |
|          |   zext_ln63_1_fu_352  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    sext_ln46_fu_227   |    0    |    0    |
|   sext   |    sext_ln55_fu_265   |    0    |    0    |
|          |    sext_ln63_fu_361   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln63_fu_271   |    0    |    0    |
|          |  trunc_ln63_1_fu_275  |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate| sext_ln63_cast_fu_279 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   357   |
|----------|-----------------------|---------|---------|

Memories:
+------+--------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |  URAM  |
+------+--------+--------+--------+--------+
| dist |    0   |   64   |    5   |    0   |
|sptSet|    0   |    2   |    1   |    0   |
+------+--------+--------+--------+--------+
| Total|    0   |   66   |    6   |    0   |
+------+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln63_1_reg_438 |    8   |
|   add_ln63_reg_493  |   32   |
|   count_0_reg_161   |    4   |
|    count_reg_404    |    4   |
| dist_addr_2_reg_443 |    4   |
| dist_addr_3_reg_499 |    4   |
| dist_addr_4_reg_433 |    4   |
|  graph_addr_reg_466 |    7   |
|  graph_load_reg_480 |   32   |
|     i_0_reg_150     |    4   |
|      i_reg_396      |    4   |
| icmp_ln63_1_reg_489 |    1   |
|  icmp_ln63_reg_485  |    1   |
|   min_0_i_reg_172   |   32   |
|  min_index_reg_184  |    4   |
|select_ln17_2_reg_448|   32   |
|sptSet_addr_2_reg_428|    4   |
|sptSet_addr_3_reg_471|    4   |
|sptSet_load_1_reg_476|    1   |
|   src_read_reg_388  |   32   |
|      u_reg_409      |   32   |
|     v_0_reg_195     |    4   |
|     v_1_reg_423     |    4   |
|      v_reg_456      |    4   |
|  zext_ln18_reg_415  |   32   |
|  zext_ln63_reg_461  |   64   |
+---------------------+--------+
|        Total        |   358  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_68 |  p0  |   7  |   4  |   28   ||    38   |
| grp_access_fu_68 |  p1  |   3  |  32  |   96   ||    9    |
| grp_access_fu_81 |  p0  |   6  |   4  |   24   ||    33   |
| grp_access_fu_81 |  p1  |   2  |   1  |    2   |
|  min_0_i_reg_172 |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   214  ||  5.9475 ||    89   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   357  |    -   |
|   Memory  |    0   |    -   |   66   |    6   |    0   |
|Multiplexer|    -   |    5   |    -   |   89   |    -   |
|  Register |    -   |    -   |   358  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   424  |   452  |    0   |
+-----------+--------+--------+--------+--------+--------+
