
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'root' on host 'eric-System-Product-Name' (Linux_x86_64 version 5.4.0-150-generic) on Thu Aug 24 09:56:48 CST 2023
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/eric/resize_preprocess'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset resize.prj 
INFO: [HLS 200-10] Opening and resetting project '/home/eric/resize_preprocess/resize.prj'.
WARNING: [HLS 200-40] No /home/eric/resize_preprocess/resize.prj/sol1/sol1.aps file found.
INFO: [HLS 200-1510] Running: add_files ./xf_resize_accel.cpp -cflags  -I ./build -I/home/eric/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x -csimflags  -I $./build -I/home/eric/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x 
INFO: [HLS 200-10] Adding design file './xf_resize_accel.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb ./xf_resize_tb.cpp -cflags  -I ./build -I/usr/local/include/opencv4 -I/home/eric/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x -csimflags  -I $./build -I/home/eric/Vitis_Libraries/vision/L1/include -I ./ -D__SDSVHLS__ -std=c++0x 
INFO: [HLS 200-10] Adding test bench file './xf_resize_tb.cpp' to the project
INFO: [HLS 200-1510] Running: set_top resize_accel 
INFO: [HLS 200-1510] Running: open_solution -reset sol1 
INFO: [HLS 200-10] Creating and opening solution '/home/eric/resize_preprocess/resize.prj/sol1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/eric/resize_preprocess/resize.prj/sol1/sol1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LVI-i 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LVI-i'
INFO: [HLS 200-1510] Running: create_clock -period 3.3 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [HLS 200-1510] Running: csim_design -ldflags -L /usr/local/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d -argv  /home/eric/Vitis_Libraries/vision/data/1920x1080.png  
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make[1]: Entering directory '/home/eric/resize_preprocess/resize.prj/sol1/csim/build'
   Compiling ../../../../xf_resize_tb.cpp in debug mode
   Compiling ../../../../xf_resize_accel.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/eric/resize_preprocess/resize.prj/sol1/csim/build'
In file included from /home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:27,
                 from /home/eric/Vitis_Libraries/vision/L1/include/common/xf_common.hpp:20,
                 from /home/eric/Vitis_Libraries/vision/L1/include/common/xf_sw_utils.hpp:20,
                 from /home/eric/Vitis_Libraries/vision/L1/include/common/xf_headers.hpp:28,
                 from ../../../../xf_resize_tb.cpp:17:
/tools/Xilinx/Vitis_HLS/2022.1/include/ap_axi_sdata.h:97:45: warning: variable templates only available with -std=c++14 or -std=gnu++14
 template <typename T> constexpr std::size_t bitwidth = sizeof(T) * CHAR_BIT;
                                             ^~~~~~~~
/tools/Xilinx/Vitis_HLS/2022.1/include/ap_axi_sdata.h:99:48: warning: variable templates only available with -std=c++14 or -std=gnu++14
 template <std::size_t W> constexpr std::size_t bitwidth<ap_int<W>> = W;
                                                ^~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vitis_HLS/2022.1/include/ap_axi_sdata.h:100:48: warning: variable templates only available with -std=c++14 or -std=gnu++14
 template <std::size_t W> constexpr std::size_t bitwidth<ap_uint<W>> = W;
                                                ^~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vitis_HLS/2022.1/include/ap_axi_sdata.h:102:23: warning: variable templates only available with -std=c++14 or -std=gnu++14
 constexpr std::size_t bitwidth<ap_fixed<_AP_W, _AP_I, _AP_Q, _AP_O, _AP_N>> = _AP_W;
                       ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vitis_HLS/2022.1/include/ap_axi_sdata.h:104:23: warning: variable templates only available with -std=c++14 or -std=gnu++14
 constexpr std::size_t bitwidth<ap_ufixed<_AP_W, _AP_I, _AP_Q, _AP_O, _AP_N>> = _AP_W;
                       ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vitis_HLS/2022.1/include/ap_axi_sdata.h:107:23: warning: variable templates only available with -std=c++14 or -std=gnu++14
 constexpr std::size_t bytewidth = (bitwidth<T> + CHAR_BIT - 1) / CHAR_BIT;
                       ^~~~~~~~~
In file included from /home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:27,
                 from /home/eric/Vitis_Libraries/vision/L1/include/common/xf_common.hpp:20,
                 from ../../../../xf_resize_config.h:22,
                 from ../../../../xf_resize_accel.cpp:17:
/tools/Xilinx/Vitis_HLS/2022.1/include/ap_axi_sdata.h:97:45: warning: variable templates only available with -std=c++14 or -std=gnu++14
 template <typename T> constexpr std::size_t bitwidth = sizeof(T) * CHAR_BIT;
                                             ^~~~~~~~
/tools/Xilinx/Vitis_HLS/2022.1/include/ap_axi_sdata.h:99:48: warning: variable templates only available with -std=c++14 or -std=gnu++14
 template <std::size_t W> constexpr std::size_t bitwidth<ap_int<W>> = W;
                                                ^~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vitis_HLS/2022.1/include/ap_axi_sdata.h:100:48: warning: variable templates only available with -std=c++14 or -std=gnu++14
 template <std::size_t W> constexpr std::size_t bitwidth<ap_uint<W>> = W;
                                                ^~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vitis_HLS/2022.1/include/ap_axi_sdata.h:102:23: warning: variable templates only available with -std=c++14 or -std=gnu++14
 constexpr std::size_t bitwidth<ap_fixed<_AP_W, _AP_I, _AP_Q, _AP_O, _AP_N>> = _AP_W;
                       ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vitis_HLS/2022.1/include/ap_axi_sdata.h:104:23: warning: variable templates only available with -std=c++14 or -std=gnu++14
 constexpr std::size_t bitwidth<ap_ufixed<_AP_W, _AP_I, _AP_Q, _AP_O, _AP_N>> = _AP_W;
                       ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
/tools/Xilinx/Vitis_HLS/2022.1/include/ap_axi_sdata.h:107:23: warning: variable templates only available with -std=c++14 or -std=gnu++14
 constexpr std::size_t bytewidth = (bitwidth<T> + CHAR_BIT - 1) / CHAR_BIT;
                       ^~~~~~~~~
	Minimum error in intensity = 0
	Maximum error in intensity = 1
	Percentage of pixels above error threshold = 0
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 40.25 seconds. CPU system time: 1.15 seconds. Elapsed time: 40.3 seconds; current allocated memory: -1033.656 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 110.812 MB.
INFO: [HLS 200-10] Analyzing design file './xf_resize_accel.cpp' ... 
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:711:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:716:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:721:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:726:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:731:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:736:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:741:9)
WARNING: [HLS 207-5525] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:746:9)
WARNING: [HLS 207-5527] 'factor' in '#pragma HLS array_reshape' is ignored (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_video_mem.hpp:759:47)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1149:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1419:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file ./xf_resize_accel.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:97:45)
WARNING: [HLS 207-4074] variable templates are a C++14 extension (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:107:23)
WARNING: [HLS 207-5292] unused parameter 'src' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'dst' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:785:101)
WARNING: [HLS 207-5292] unused parameter 'stride' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1043:41)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1232:102)
WARNING: [HLS 207-5292] unused parameter 'stride' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1294:41)
WARNING: [HLS 207-5292] unused parameter 'index' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1538:34)
WARNING: [HLS 207-5292] unused parameter 'j' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:214:31)
WARNING: [HLS 207-5292] unused parameter 'output_rows_count' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:215:31)
WARNING: [HLS 207-5292] unused parameter 'scalex' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:216:65)
WARNING: [HLS 207-5292] unused parameter 'skip_count' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:43:47)
WARNING: [HLS 207-5292] unused parameter 'in_width' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:54:49)
WARNING: [HLS 207-5292] unused parameter 'write_index' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:417:46)
WARNING: [HLS 207-5292] unused parameter 'out_width' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_down_area.hpp:419:49)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:87:23)
INFO: [HLS 207-4235] in instantiation of function template specialization 'computeOutputPixel<9, 1, 1, 17, 2, 48, 16>' requested here (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:506:21)
INFO: [HLS 207-4235] in instantiation of function template specialization 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' requested here (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize.hpp:71:9)
INFO: [HLS 207-4235] in instantiation of function template specialization 'xf::cv::resize<1, 9, 1080, 1920, 720, 720, 1, 3, 3, 2>' requested here (./xf_resize_accel.cpp:48:13)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 11.19 seconds. CPU system time: 0.72 seconds. Elapsed time: 12.34 seconds; current allocated memory: 119.922 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
WARNING: [HLS 214-273] In function 'xf::cv::Mat<9, 1080, 1920, 1, 3>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<9, 720, 720, 1, 3>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<9, 720, 720, 1, 3>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:605:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<9, 1080, 1920, 1, 3>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<9, 1080, 1920, 1, 3>::init(int, int, bool)' into 'xf::cv::Mat<9, 1080, 1920, 1, 3>::Mat(int, int)' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<9, 720, 720, 1, 3>::init(int, int, bool)' into 'xf::cv::Mat<9, 720, 720, 1, 3>::Mat(int, int)' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'void interpolatePixel<9, 1, 1>(PixelType<DataType<9, 1>::pixeldepth>::name, PixelType<DataType<9, 1>::pixeldepth>::name, PixelType<DataType<9, 1>::pixeldepth>::name, PixelType<DataType<9, 1>::pixeldepth>::name, ap_ufixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_ufixed<12, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, PixelType<DataType<9, 1>::pixeldepth>::name&)' into 'void computeOutputPixel<9, 1, 1, 17, 2, 48, 16>(DataType<9, 1>::name*, DataType<9, 1>::name*, ap_uint<17>, ap_uint<17>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, DataType<9, 1>::name&)' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:145:13)
INFO: [HLS 214-131] Inlining function 'void computeOutputPixel<9, 1, 1, 17, 2, 48, 16>(DataType<9, 1>::name*, DataType<9, 1>::name*, ap_uint<17>, ap_uint<17>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, DataType<9, 1>::name&)' into 'void resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>(xf::cv::Mat<9, 1080, 1920, 1, 3>&, xf::cv::Mat<9, 720, 720, 1, 3>&)' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:506:21)
INFO: [HLS 214-131] Inlining function 'void scaleMult<1, 48, 16, 42, 20>(ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>(xf::cv::Mat<9, 1080, 1920, 1, 3>&, xf::cv::Mat<9, 720, 720, 1, 3>&)' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:329:2)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<9, 1080, 1920, 1, 3>::Mat(int, int)' into 'resize_accel(ap_uint<128>*, ap_uint<128>*, int, int, int, int)' (./xf_resize_accel.cpp:39:48)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<9, 720, 720, 1, 3>::Mat(int, int)' into 'resize_accel(ap_uint<128>*, ap_uint<128>*, int, int, int, int)' (./xf_resize_accel.cpp:41:49)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_472_10' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:472:36)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_485_11' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:485:40)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_451_8' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:451:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_464_9' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:464:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_430_6' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:430:35)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_443_7' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:443:39)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_498_12' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:498:44)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:90:69)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:94:66)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:98:66)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_102_1' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:102:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_106_2' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:106:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_118_3' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:118:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_123_4' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:123:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:127:65)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:131:65)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_135_5' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:135:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_153_6' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:153:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_350_3' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:350:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_253_1' is marked as complete unroll implied by the pipeline pragma (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:253:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_472_10' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:472:36) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 1 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_485_11' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:485:40) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 1 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_451_8' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:451:35) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 1 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_464_9' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:464:39) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 1 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_430_6' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:430:35) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 1 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_443_7' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:443:39) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 1 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_498_12' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:498:44) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 2 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:90:69) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 2 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:94:66) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 2 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:98:66) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 1 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:102:20) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 2 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_106_2' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:106:20) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 1 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_118_3' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:118:23) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 1 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_123_4' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:123:20) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 3 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_135_5' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:135:20) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 2 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:131:65) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 2 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:127:65) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 2 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_153_6' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:153:23) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 1 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_350_3' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:350:31) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' completely with a factor of 1 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_253_1' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:253:23) in function 'computeInterpolation<1, 42, 20, 17, 48, 16, 48, 16, 1>' completely with a factor of 1 (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:225:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIter<128, 9, 1080, 1920, 1, 3>::addrbound(int, int)' into 'xf::cv::MMIterIn<128, 9, 1080, 1920, 1, 3>::Axi2AxiStream(ap_uint<128>*, hls::stream<ap_uint<128>, 0>&, int, int, int, int)' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1018:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<128, 9, 1080, 1920, 1, 3>::Array2xfMat(ap_uint<128>*, xf::cv::Mat<9, 1080, 1920, 1, 3>&, int)' into 'void xf::cv::Array2xfMat<128, 9, 1080, 1920, 1, 3>(ap_uint<128>*, xf::cv::Mat<9, 1080, 1920, 1, 3>&, int)' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:796:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<9, 1080, 1920, 1, 3>::read<3, (void*)0>(int)' into 'void resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>(xf::cv::Mat<9, 1080, 1920, 1, 3>&, xf::cv::Mat<9, 720, 720, 1, 3>&)' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-178] Inlining function 'void computeInterpolation<1, 42, 20, 17, 48, 16, 48, 16, 1>(int, int, int, int, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<17>*, ap_uint<17>&, ap_uint<17>&, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_ufixed<48, 16, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<42, 20, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>(xf::cv::Mat<9, 1080, 1920, 1, 3>&, xf::cv::Mat<9, 720, 720, 1, 3>&)' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<9, 720, 720, 1, 3>::write<3, (void*)0>(int, ap_uint<24>)' into 'void resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>(xf::cv::Mat<9, 1080, 1920, 1, 3>&, xf::cv::Mat<9, 720, 720, 1, 3>&)' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:284:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterOut<128, 9, 720, 720, 1, 1, 3>::xfMat2Array(xf::cv::Mat<9, 720, 720, 1, 3>&, ap_uint<128>*, int)' into 'void xf::cv::xfMat2Array<128, 9, 720, 720, 1, 3, 1>(xf::cv::Mat<9, 720, 720, 1, 3>&, ap_uint<128>*, int)' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_utility.hpp:786:0)
INFO: [HLS 214-248] Applying array_partition to 'unpackX1.i': Complete partitioning on dimension 1. (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:90:69)
INFO: [HLS 214-248] Applying array_partition to 'unpackX2.i': Complete partitioning on dimension 1. (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:94:66)
INFO: [HLS 214-248] Applying array_partition to 'outputPixel.i': Complete partitioning on dimension 1. (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:98:66)
INFO: [HLS 214-248] Applying array_partition to 'line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:331:45)
INFO: [HLS 214-241] Aggregating maxi variable 'img_out' with compact=none mode in 128-bits
INFO: [HLS 214-241] Aggregating maxi variable 'img_inp' with compact=none mode in 128-bits
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 128 in loop 'VITIS_LOOP_1028_1'(/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1028:21) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1028:21)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 128 in loop 'MMIterOutLoop2'(/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1387:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1387:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint<128>s' into 'xf::cv::MMIterIn<128, 9, 1080, 1920, 1, 3>::Axi2AxiStream(ap_uint<128>*, hls::stream<ap_uint<128>, 0>&, int, int, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'void xf::cv::MMIterIn<128, 9, 1080, 1920, 1, 3>::AxiStream2MatStream<3>(hls::stream<ap_uint<128>, 0>&, hls::stream<ap_uint<24>, 3>&, int, int, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'void resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>(xf::cv::Mat<9, 1080, 1920, 1, 3>&, xf::cv::Mat<9, 720, 720, 1, 3>&) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'void xf::cv::MMIterOut<128, 9, 720, 720, 1, 1, 3>::MatStream2AxiStream<3>(hls::stream<ap_uint<24>, 3>&, hls::stream<ap_uint<128>, 0>&, int, int, int, int) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uint<128>s' into 'void xf::cv::MMIterOut<128, 9, 720, 720, 1, 1, 3>::MatStream2AxiStream<3>(hls::stream<ap_uint<24>, 3>&, hls::stream<ap_uint<128>, 0>&, int, int, int, int) (.1)' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 5.12 seconds. CPU system time: 0.71 seconds. Elapsed time: 6.04 seconds; current allocated memory: 120.699 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 120.699 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 157.957 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_ref.h:674: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.38 seconds; current allocated memory: 199.441 MB.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2 for loop 'VITIS_LOOP_339_1' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:342:9) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>'.
WARNING: [HLS 200-805] An internal stream 'ldata' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1151) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ldata' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1428) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'resize_accel' (./xf_resize_accel.cpp:23:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<128, 9, 1080, 1920, 1, 3>::AxiStream2Mat' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1119:5), detected/extracted 3 process function(s): 
	 'entry_proc6'
	 'xf::cv::MMIter<128, 9, 1080, 1920, 1, 3>::last_blk_pxl_width'
	 'xf::cv::MMIterIn<128, 9, 1080, 1920, 1, 3>::AxiStream2MatStream<3>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<128, 9, 1080, 1920, 1, 3>::Axi2Mat' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1151:5), detected/extracted 2 process function(s): 
	 'xf::cv::MMIterIn<128, 9, 1080, 1920, 1, 3>::Axi2AxiStream'
	 'xf::cv::MMIterIn<128, 9, 1080, 1920, 1, 3>::AxiStream2Mat'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<128, 9, 720, 720, 1, 1, 3>::Mat2AxiStream' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1357:5), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'xf::cv::MMIter<128, 9, 720, 720, 1, 3>::last_blk_pxl_width'
	 'xf::cv::MMIterOut<128, 9, 720, 720, 1, 1, 3>::MatStream2AxiStream<3>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<128, 9, 720, 720, 1, 1, 3>::Mat2Axi' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1428:5), detected/extracted 5 process function(s): 
	 'entry_proc7'
	 'xf::cv::MMIter<128, 9, 720, 720, 1, 3>::addrbound'
	 'xf::cv::MMIterOut<128, 9, 720, 720, 1, 1, 3>::Mat2Axi_Block_entry24_proc'
	 'xf::cv::MMIterOut<128, 9, 720, 720, 1, 1, 3>::Mat2AxiStream'
	 'xf::cv::MMIterOut<128, 9, 720, 720, 1, 1, 3>::AxiStream2Axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'resize_accel' (./xf_resize_accel.cpp:23:1), detected/extracted 5 process function(s): 
	 'entry_proc8'
	 'Block_entry1_proc'
	 'xf::cv::Array2xfMat<128, 9, 1080, 1920, 1, 3>'
	 'xf::cv::resize<1, 9, 1080, 1920, 720, 720, 1, 3, 3, 2>'
	 'xf::cv::xfMat2Array<128, 9, 720, 720, 1, 3, 1>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9) in function 'xf::cv::MMIterOut<128, 9, 720, 720, 1, 1, 3>::MatStream2AxiStream<3>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1074:25) to (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1081:13) in function 'xf::cv::MMIterIn<128, 9, 1080, 1920, 1, 3>::AxiStream2MatStream<3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1072:40) to (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1093:17) in function 'xf::cv::MMIterIn<128, 9, 1080, 1920, 1, 3>::AxiStream2MatStream<3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:398:9) to (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:412:17) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:512:17) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:371:24) to (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:389:23) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 266.664 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'MMIterOutRow' (/home/eric/Vitis_Libraries/vision/L1/include/common/xf_structs.hpp:1302:46) in function 'xf::cv::MMIterOut<128, 9, 720, 720, 1, 1, 3>::MatStream2AxiStream<3>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_339_1' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:339:32) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_389_4' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:371:24) in function 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:351:38)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.2' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:447:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:468:23)
INFO: [HLS 200-472] Inferring partial write operation for 'line_buffer.V.1' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:489:23)
WARNING: [XFORM 203-631] Renaming function 'scaleCompute<17, 42, 20, 48, 16, 1>' to 'scaleCompute_17_42_20_48_16_1_s' (/home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:189:1)
WARNING: [HLS 200-1614] Cosimulation may deadlock if process AxiStream2MatStream<3> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1614] Cosimulation may deadlock if process MatStream2AxiStream<3> has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process Array2xfMat<128, 9, 1080, 1920, 1, 3> has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.41 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.51 seconds; current allocated memory: 547.078 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resize_accel' ...
WARNING: [SYN 201-103] Legalizing function name 'last_blk_pxl_width.1' to 'last_blk_pxl_width_1'.
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<3>_Pipeline_MMIterInLoopRow' to 'AxiStream2MatStream_3_Pipeline_MMIterInLoopRow'.
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<3>' to 'AxiStream2MatStream_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<128, 9, 1080, 1920, 1, 3>' to 'Array2xfMat_128_9_1080_1920_1_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'scaleCompute<17, 42, 20, 48, 16, 1>' to 'scaleCompute_17_42_20_48_16_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'resizeNNBilinear<9, 1080, 1920, 1, 3, 3, 720, 720, 1, 2>' to 'resizeNNBilinear_9_1080_1920_1_3_3_720_720_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'resize<1, 9, 1080, 1920, 720, 720, 1, 3, 3, 2>' to 'resize_1_9_1080_1920_720_720_1_3_3_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<3>_Pipeline_MMIterOutRow_MMIterOutCol' to 'MatStream2AxiStream_3_Pipeline_MMIterOutRow_MMIterOutCol'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<3>' to 'MatStream2AxiStream_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<128, 9, 720, 720, 1, 3, 1>' to 'xfMat2Array_128_9_720_720_1_3_1_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.22 seconds; current allocated memory: 547.758 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 547.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 547.906 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 547.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1028_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1028_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 548.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 548.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 549.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 549.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 549.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 549.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.172 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 549.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_3_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoopRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'MMIterInLoopRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 551.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 551.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 551.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 551.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 551.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 551.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 551.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 551.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_128_9_1080_1920_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 551.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 551.711 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resizeNNBilinear_Pipeline_VITIS_LOOP_339_1_VITIS_LOOP_344_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_339_1_VITIS_LOOP_344_2'.
WARNING: [HLS 200-880] The II Violation in module 'resizeNNBilinear_Pipeline_VITIS_LOOP_339_1_VITIS_LOOP_344_2' (loop 'VITIS_LOOP_339_1_VITIS_LOOP_344_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('add_ln344', /home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:344) and 'icmp' operation ('icmp_ln344', /home/eric/Vitis_Libraries/vision/L1/include/imgproc/xf_resize_nn_bilinear.hpp:344).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_339_1_VITIS_LOOP_344_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 552.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 552.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfUDivResize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 552.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 552.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaleCompute_17_42_20_48_16_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'scaleCompute<17, 42, 20, 48, 16, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, function 'scaleCompute<17, 42, 20, 48, 16, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 552.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 552.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resizeNNBilinear_Pipeline_VITIS_LOOP_396_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=r_V_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'line_buffer_V_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_396_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'VITIS_LOOP_396_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 556.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 556.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resizeNNBilinear_9_1080_1920_1_3_3_720_720_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 556.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 556.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_1_9_1080_1920_720_720_1_3_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 556.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 556.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 556.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 556.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 556.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 556.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi_Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 556.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 556.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 556.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 556.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 556.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 556.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_3_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'MMIterOutRow_MMIterOutCol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 557.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 557.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=bound) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 558.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 558.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 558.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 558.023 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MMIterOutLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 558.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 558.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 558.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 558.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO ldata (from Mat2AxiStream_U0 to AxiStream2Axi_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 558.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 558.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_128_9_720_720_1_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 558.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 558.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_mat_rows_c11_channel (from Block_entry1_proc_U0 to resize_1_9_1080_1920_720_720_1_3_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO out_mat_cols_c12_channel (from Block_entry1_proc_U0 to resize_1_9_1080_1920_720_720_1_3_3_2_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 559.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 559.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 559.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 559.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1' pipeline 'VITIS_LOOP_1028_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 560.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 561.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 562.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 562.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_3_Pipeline_MMIterInLoopRow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2MatStream_3_Pipeline_MMIterInLoopRow' pipeline 'MMIterInLoopRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_3_Pipeline_MMIterInLoopRow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 563.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 566.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 567.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 568.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_128_9_1080_1920_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_128_9_1080_1920_1_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 569.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resizeNNBilinear_Pipeline_VITIS_LOOP_339_1_VITIS_LOOP_344_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resizeNNBilinear_Pipeline_VITIS_LOOP_339_1_VITIS_LOOP_344_2' pipeline 'VITIS_LOOP_339_1_VITIS_LOOP_344_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'resizeNNBilinear_Pipeline_VITIS_LOOP_339_1_VITIS_LOOP_344_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 570.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfUDivResize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'udiv_64ns_16ns_64_68_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfUDivResize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 571.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaleCompute_17_42_20_48_16_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_48ns_42s_74_5_0': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaleCompute_17_42_20_48_16_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 572.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resizeNNBilinear_Pipeline_VITIS_LOOP_396_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'resizeNNBilinear_Pipeline_VITIS_LOOP_396_5' pipeline 'VITIS_LOOP_396_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_10s_22s_23_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_12ns_9s_21s_22_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12ns_12ns_24_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_12ns_9s_21_4_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resizeNNBilinear_Pipeline_VITIS_LOOP_396_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 575.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resizeNNBilinear_9_1080_1920_1_3_3_720_720_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'resizeNNBilinear_9_1080_1920_1_3_3_720_720_1_2_s_line_buffer_V_RAM_1WNR_AUTO_1R1W' to 'resizeNNBilinear_9_1080_1920_1_3_3_720_720_1_2_s_line_buffer_V_RAM_1WNR_AUTO_bkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'resizeNNBilinear_9_1080_1920_1_3_3_720_720_1_2_s_line_buffer_V_1_RAM_1WNR_AUTO_1R1W' to 'resizeNNBilinear_9_1080_1920_1_3_3_720_720_1_2_s_line_buffer_V_1_RAM_1WNR_AUTcud' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'resizeNNBilinear_9_1080_1920_1_3_3_720_720_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 581.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_1_9_1080_1920_720_720_1_3_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_1_9_1080_1920_720_720_1_3_3_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 583.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 584.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'addrbound' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'addrbound'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 584.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi_Block_entry24_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi_Block_entry24_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 585.223 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 585.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'last_blk_pxl_width' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'last_blk_pxl_width'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 585.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_3_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MatStream2AxiStream_3_Pipeline_MMIterOutRow_MMIterOutCol' pipeline 'MMIterOutRow_MMIterOutCol' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_3_Pipeline_MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 586.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16ns_16ns_32_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 588.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w4_d2_S' is changed to 'fifo_w4_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.2 seconds; current allocated memory: 589.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' pipeline 'MMIterOutLoop2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi_Pipeline_MMIterOutLoop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 590.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 591.020 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 592.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_128_9_720_720_1_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_128_9_720_720_1_3_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 593.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resize_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/img_inp' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/img_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/rows_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/cols_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/rows_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resize_accel/cols_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resize_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_inp', 'img_out', 'rows_in', 'cols_in', 'rows_out', 'cols_out' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resize_accel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 595.445 MB.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(resize_accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(resize_accel_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(resize_accel_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(resize_accel_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(resize_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(resize_accel_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2Mat_U0_U(resize_accel_start_for_AxiStream2Mat_U0)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_396_5_line_buffer_V_2_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(resize_accel_fifo_w16_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(resize_accel_fifo_w32_d3_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'last_blk_width_channel_U(resize_accel_fifo_w4_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dout_c_U(resize_accel_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(resize_accel_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'axibound_V_U(resize_accel_fifo_w18_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(resize_accel_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_c_U(resize_accel_fifo_w64_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_rows_c9_channel_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_cols_c10_channel_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_rows_c11_channel_U(resize_accel_fifo_w32_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_cols_c12_channel_U(resize_accel_fifo_w32_d3_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_data_U(resize_accel_fifo_w24_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_rows_c_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_mat_cols_c_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_data_U(resize_accel_fifo_w24_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_rows_c_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_mat_cols_c_U(resize_accel_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2Array_128_9_720_720_1_3_1_U0_U(resize_accel_start_for_xfMat2Array_128_9_720_720_1_3_1_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.6 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.68 seconds; current allocated memory: 598.902 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.15 seconds; current allocated memory: 611.109 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for resize_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for resize_accel.
INFO: [HLS 200-789] **** Estimated Fmax: 415.11 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 38.5 seconds. CPU system time: 2.3 seconds. Elapsed time: 41.65 seconds; current allocated memory: 501.672 MB.
INFO: [HLS 200-1510] Running: cosim_design -ldflags -L /usr/local/lib -lopencv_imgcodecs -lopencv_imgproc -lopencv_core -lopencv_highgui -lopencv_flann -lopencv_features2d -argv  /home/eric/Vitis_Libraries/vision/data/1920x1080.png  
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
make[1]: Entering directory '/home/eric/resize_preprocess/resize.prj/sol1/sim/wrapc'
   Build using "/tools/Xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling apatb_resize_accel.cpp
   Compiling xf_resize_tb.cpp_pre.cpp.tb.cpp
   Compiling xf_resize_accel.cpp_pre.cpp.tb.cpp
   Compiling apatb_resize_accel_ir.ll
   Generating cosim.tv.exe
make[1]: Leaving directory '/home/eric/resize_preprocess/resize.prj/sol1/sim/wrapc'
INFO: [COSIM 212-302] Starting C TB testing ... 
	Minimum error in intensity = 0
	Maximum error in intensity = 1
	Percentage of pixels above error threshold = 0
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_resize_accel_top glbl -Oenable_linking_all_libraries -prj resize_accel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s resize_accel 
Multi-threading is on. Using 4 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module resize_accel_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module resize_accel_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module resize_accel_gmem1_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module resize_accel_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module resize_accel_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module resize_accel_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module resize_accel_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module resize_accel_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module resize_accel_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module resize_accel_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_fifo_w128_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w128_d2_S_x_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w128_d2_S_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_udiv_64ns_16ns_64_68_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_udiv_64ns_16ns_64_68_seq_1_divseq
INFO: [VRFC 10-311] analyzing module resize_accel_udiv_64ns_16ns_64_68_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_resizeNNBilinear_9_1080_1920_1_3_3_720_720_1_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_resizeNNBilinear_9_1080_1920_1_3_3_720_720_1_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_AxiStream2MatStream_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_AxiStream2MatStream_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_fifo_w32_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w32_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w32_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_entry_proc7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_entry_proc7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_xfUDivResize.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_xfUDivResize
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_AxiStream2Axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_AxiStream2Axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_scaleCompute_17_42_20_48_16_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_scaleCompute_17_42_20_48_16_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_fifo_w24_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w24_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w24_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_fifo_w32_d3_S_x0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w32_d3_S_x0_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w32_d3_S_x0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_mul_mul_16ns_16ns_32_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_mul_mul_16ns_16ns_32_4_1_DSP48_5
INFO: [VRFC 10-311] analyzing module resize_accel_mul_mul_16ns_16ns_32_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_start_for_AxiStream2Mat_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_start_for_AxiStream2Mat_U0_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_start_for_AxiStream2Mat_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_fifo_w64_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w64_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w64_d4_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_AxiStream2MatStream_3_Pipeline_MMIterInLoopRow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_AxiStream2MatStream_3_Pipeline_MMIterInLoopRow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_fifo_w32_d3_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w32_d3_S_x_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w32_d3_S_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module resize_accel_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module resize_accel_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module resize_accel_gmem2_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module resize_accel_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module resize_accel_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module resize_accel_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module resize_accel_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module resize_accel_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module resize_accel_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module resize_accel_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_fifo_w64_d5_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w64_d5_S_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w64_d5_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_Mat2Axi_Block_entry24_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_Mat2Axi_Block_entry24_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_MatStream2AxiStream_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_MatStream2AxiStream_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_396_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_396_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_339_1_VITIS_LOOP_344_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_339_1_VITIS_LOOP_344_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_Mat2Axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_Mat2Axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_mac_muladd_12ns_9s_21s_22_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_mac_muladd_12ns_9s_21s_22_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module resize_accel_mac_muladd_12ns_9s_21s_22_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_396_5_line_buffer_V_2_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_resizeNNBilinear_Pipeline_VITIS_LOOP_396_5_line_buffer_V_2_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_resize_accel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_fifo_w4_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w4_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w4_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_fifo_w18_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w18_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w18_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_AxiStream2Mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_AxiStream2Mat
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_fifo_w4_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w4_d2_S_x_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w4_d2_S_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_Block_entry1_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_Block_entry1_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_Mat2AxiStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_Mat2AxiStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_start_for_xfMat2Array_128_9_720_720_1_3_1_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_start_for_xfMat2Array_128_9_720_720_1_3_1_U0_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_start_for_xfMat2Array_128_9_720_720_1_3_1_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_Array2xfMat_128_9_1080_1920_1_3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_Array2xfMat_128_9_1080_1920_1_3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_mul_mul_12ns_9s_21_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_mul_mul_12ns_9s_21_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module resize_accel_mul_mul_12ns_9s_21_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_fifo_w32_d2_S_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w32_d2_S_x_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w32_d2_S_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_entry_proc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_entry_proc8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_MatStream2AxiStream_3_Pipeline_MMIterOutRow_MMIterOutCol.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_MatStream2AxiStream_3_Pipeline_MMIterOutRow_MMIterOutCol
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_entry_proc6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_entry_proc6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_last_blk_pxl_width.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_last_blk_pxl_width
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_mul_mul_16ns_16ns_32_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_mul_mul_16ns_16ns_32_3_1_DSP48_0
INFO: [VRFC 10-311] analyzing module resize_accel_mul_mul_16ns_16ns_32_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_Axi2Mat.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_Axi2Mat
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_xfMat2Array_128_9_720_720_1_3_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_xfMat2Array_128_9_720_720_1_3_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_fifo_w16_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w16_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w16_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_last_blk_pxl_width_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_last_blk_pxl_width_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_Axi2AxiStream_Pipeline_VITIS_LOOP_1028_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_mac_muladd_12ns_10s_22s_23_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_mac_muladd_12ns_10s_22s_23_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module resize_accel_mac_muladd_12ns_10s_22s_23_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_Axi2AxiStream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_Axi2AxiStream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_resize_1_9_1080_1920_720_720_1_3_3_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_resize_1_9_1080_1920_720_720_1_3_3_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_addrbound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_addrbound
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_mul_mul_12ns_12ns_24_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_mul_mul_12ns_12ns_24_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module resize_accel_mul_mul_12ns_12ns_24_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_fifo_w128_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w128_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module resize_accel_fifo_w128_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel_mul_48ns_42s_74_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resize_accel_mul_48ns_42s_74_5_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.resize_accel_control_s_axi
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_srl(DAT...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_fifo(DA...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_mem(MEM...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_fifo(ME...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_srl(DAT...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_fifo(DA...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_srl(DAT...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_fifo(DA...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_store(N...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_mem(MEM...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_fifo(ME...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_load(NU...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_reg_sli...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_srl(DAT...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_fifo(DA...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_reg_sli...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_srl(DAT...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_fifo(DA...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_srl(DAT...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_fifo(DA...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_throttl...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_reg_sli...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_write(C...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_reg_sli...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi_read(C_...
Compiling module xil_defaultlib.resize_accel_gmem1_m_axi(CONSERV...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_srl(DAT...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_fifo(DA...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_mem(MEM...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_fifo(ME...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_srl(DAT...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_fifo(DA...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_srl(DAT...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_fifo(DA...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_store(N...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_mem(MEM...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_fifo(ME...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_load(NU...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_reg_sli...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_srl(DAT...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_fifo(DA...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_reg_sli...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_srl(DAT...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_fifo(DA...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_srl(DAT...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_fifo(DA...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_throttl...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_reg_sli...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_write(C...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_reg_sli...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi_read(C_...
Compiling module xil_defaultlib.resize_accel_gmem2_m_axi(CONSERV...
Compiling module xil_defaultlib.resize_accel_entry_proc8
Compiling module xil_defaultlib.resize_accel_Block_entry1_proc
Compiling module xil_defaultlib.resize_accel_flow_control_loop_p...
Compiling module xil_defaultlib.resize_accel_Axi2AxiStream_Pipel...
Compiling module xil_defaultlib.resize_accel_mul_mul_16ns_16ns_3...
Compiling module xil_defaultlib.resize_accel_mul_mul_16ns_16ns_3...
Compiling module xil_defaultlib.resize_accel_Axi2AxiStream
Compiling module xil_defaultlib.resize_accel_entry_proc6
Compiling module xil_defaultlib.resize_accel_last_blk_pxl_width_...
Compiling module xil_defaultlib.resize_accel_AxiStream2MatStream...
Compiling module xil_defaultlib.resize_accel_mul_32s_32s_32_2_1(...
Compiling module xil_defaultlib.resize_accel_AxiStream2MatStream...
Compiling module xil_defaultlib.resize_accel_fifo_w32_d3_S_shift...
Compiling module xil_defaultlib.resize_accel_fifo_w32_d3_S
Compiling module xil_defaultlib.resize_accel_fifo_w4_d2_S_shiftR...
Compiling module xil_defaultlib.resize_accel_fifo_w4_d2_S
Compiling module xil_defaultlib.resize_accel_AxiStream2Mat
Compiling module xil_defaultlib.resize_accel_fifo_w128_d2_S_shif...
Compiling module xil_defaultlib.resize_accel_fifo_w128_d2_S
Compiling module xil_defaultlib.resize_accel_fifo_w32_d2_S_shift...
Compiling module xil_defaultlib.resize_accel_fifo_w32_d2_S
Compiling module xil_defaultlib.resize_accel_start_for_AxiStream...
Compiling module xil_defaultlib.resize_accel_start_for_AxiStream...
Compiling module xil_defaultlib.resize_accel_Axi2Mat
Compiling module xil_defaultlib.resize_accel_Array2xfMat_128_9_1...
Compiling module xil_defaultlib.resize_accel_resizeNNBilinear_Pi...
Compiling module xil_defaultlib.resize_accel_udiv_64ns_16ns_64_6...
Compiling module xil_defaultlib.resize_accel_udiv_64ns_16ns_64_6...
Compiling module xil_defaultlib.resize_accel_xfUDivResize
Compiling module xil_defaultlib.resize_accel_mul_48ns_42s_74_5_0...
Compiling module xil_defaultlib.resize_accel_scaleCompute_17_42_...
Compiling module xil_defaultlib.resize_accel_resizeNNBilinear_Pi...
Compiling module xil_defaultlib.resize_accel_mul_mul_12ns_12ns_2...
Compiling module xil_defaultlib.resize_accel_mul_mul_12ns_12ns_2...
Compiling module xil_defaultlib.resize_accel_mul_mul_12ns_9s_21_...
Compiling module xil_defaultlib.resize_accel_mul_mul_12ns_9s_21_...
Compiling module xil_defaultlib.resize_accel_mac_muladd_12ns_9s_...
Compiling module xil_defaultlib.resize_accel_mac_muladd_12ns_9s_...
Compiling module xil_defaultlib.resize_accel_mac_muladd_12ns_10s...
Compiling module xil_defaultlib.resize_accel_mac_muladd_12ns_10s...
Compiling module xil_defaultlib.resize_accel_resizeNNBilinear_Pi...
Compiling module xil_defaultlib.resize_accel_resizeNNBilinear_9_...
Compiling module xil_defaultlib.resize_accel_resize_1_9_1080_192...
Compiling module xil_defaultlib.resize_accel_entry_proc7
Compiling module xil_defaultlib.resize_accel_addrbound
Compiling module xil_defaultlib.resize_accel_Mat2Axi_Block_entry...
Compiling module xil_defaultlib.resize_accel_entry_proc
Compiling module xil_defaultlib.resize_accel_last_blk_pxl_width
Compiling module xil_defaultlib.resize_accel_MatStream2AxiStream...
Compiling module xil_defaultlib.resize_accel_mul_mul_16ns_16ns_3...
Compiling module xil_defaultlib.resize_accel_mul_mul_16ns_16ns_3...
Compiling module xil_defaultlib.resize_accel_MatStream2AxiStream...
Compiling module xil_defaultlib.resize_accel_fifo_w16_d3_S_shift...
Compiling module xil_defaultlib.resize_accel_fifo_w16_d3_S
Compiling module xil_defaultlib.resize_accel_fifo_w32_d3_S_x_shi...
Compiling module xil_defaultlib.resize_accel_fifo_w32_d3_S_x
Compiling module xil_defaultlib.resize_accel_fifo_w4_d2_S_x_shif...
Compiling module xil_defaultlib.resize_accel_fifo_w4_d2_S_x
Compiling module xil_defaultlib.resize_accel_Mat2AxiStream
Compiling module xil_defaultlib.resize_accel_AxiStream2Axi_Pipel...
Compiling module xil_defaultlib.resize_accel_AxiStream2Axi
Compiling module xil_defaultlib.resize_accel_fifo_w64_d4_S_shift...
Compiling module xil_defaultlib.resize_accel_fifo_w64_d4_S
Compiling module xil_defaultlib.resize_accel_fifo_w18_d2_S_shift...
Compiling module xil_defaultlib.resize_accel_fifo_w18_d2_S
Compiling module xil_defaultlib.resize_accel_fifo_w128_d2_S_x_sh...
Compiling module xil_defaultlib.resize_accel_fifo_w128_d2_S_x
Compiling module xil_defaultlib.resize_accel_Mat2Axi
Compiling module xil_defaultlib.resize_accel_xfMat2Array_128_9_7...
Compiling module xil_defaultlib.resize_accel_fifo_w64_d5_S_shift...
Compiling module xil_defaultlib.resize_accel_fifo_w64_d5_S
Compiling module xil_defaultlib.resize_accel_fifo_w32_d2_S_x_shi...
Compiling module xil_defaultlib.resize_accel_fifo_w32_d2_S_x
Compiling module xil_defaultlib.resize_accel_fifo_w32_d3_S_x0_sh...
Compiling module xil_defaultlib.resize_accel_fifo_w32_d3_S_x0
Compiling module xil_defaultlib.resize_accel_fifo_w24_d3_S_shift...
Compiling module xil_defaultlib.resize_accel_fifo_w24_d3_S
Compiling module xil_defaultlib.resize_accel_start_for_xfMat2Arr...
Compiling module xil_defaultlib.resize_accel_start_for_xfMat2Arr...
Compiling module xil_defaultlib.resize_accel
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=18)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_resize_accel_top
Compiling module work.glbl
Built simulation snapshot resize_accel

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/resize_accel/xsim_script.tcl
# xsim {resize_accel} -autoloadwcfg -tclbatch {resize_accel.tcl}
Time resolution is 1 ps
source resize_accel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "107000"
// RTL Simulation : 1 / 1 [100.00%] @ "6969080000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 6969100050 ps : File "/home/eric/resize_preprocess/resize.prj/sol1/sim/verilog/resize_accel.autotb.v" Line 596
run: Time (s): cpu = 00:00:00.53 ; elapsed = 00:06:29 . Memory (MB): peak = 2541.793 ; gain = 0.000 ; free physical = 211 ; free virtual = 3685
## quit
INFO: xsimkernel Simulation Memory Usage: 419308 KB (Peak: 468468 KB), Simulation CPU Usage: 387320 ms
INFO: [Common 17-206] Exiting xsim at Thu Aug 24 10:06:03 2023...
INFO: [COSIM 212-316] Starting C post checking ...
	Minimum error in intensity = 0
	Maximum error in intensity = 1
	Percentage of pixels above error threshold = 0
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 485.86 seconds. CPU system time: 6.59 seconds. Elapsed time: 475.53 seconds; current allocated memory: 17.645 MB.
INFO: [HLS 200-112] Total CPU user time: 566.41 seconds. Total CPU system time: 11.24 seconds. Total elapsed time: 560.49 seconds; peak allocated memory: 630.129 MB.
INFO: [Common 17-206] Exiting vitis_hls at Thu Aug 24 10:06:08 2023...
