Determining the location of the ModelSim executable...

Using: /home/gabriel/intelFPGA/21.1/questa_fse/bin

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off CPU -c CPU --vector_source="/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Waveform58.vwf" --testbench_file="/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/simulation/qsim/Waveform58.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Mon Oct  3 14:33:49 2022Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off CPU -c CPU --vector_source=/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Waveform58.vwf --testbench_file=/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/simulation/qsim/Waveform58.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
s
g output pin "RS[20]" in vector source file when writing test bench files
6]" in vector source file when writing test bench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/simulation/qsim/" CPU -c CPU

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Mon Oct  3 14:33:52 2022Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/simulation/qsim/ CPU -c CPUWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file CPU.vo in folder "/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 637 megabytes    Info: Processing ended: Mon Oct  3 14:34:31 2022    Info: Elapsed time: 00:00:39    Info: Total CPU time (on all processors): 00:00:03
Completed successfully. 

**** Generating the ModelSim .do script ****

/media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/simulation/qsim/CPU.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/gabriel/intelFPGA/21.1/questa_fse/bin/vsim -c -do CPU.do

Reading pref.tcl
# 2021.2
# do CPU.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:34:42 on Oct 03,2022
# vlog -work work CPU.vo 
# -- Compiling module CPU
# -- Compiling module hard_block
# # Top level modules:# 	CPU
# End time: 14:34:51 on Oct 03,2022, Elapsed time: 0:00:09
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:34:51 on Oct 03,2022
# vlog -work work Waveform58.vwf.vt 
# -- Compiling module CPU_vlg_vec_tst
# 
# Top level modules:# 	CPU_vlg_vec_tst
# End time: 14:34:52 on Oct 03,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.CPU_vlg_vec_tst # Start time: 14:34:52 on Oct 03,2022# ** Note: (vsim-8009) Loading existing optimized design _opt# //  Questa Intel Starter FPGA Edition-64# //  Version 2021.2 linux_x86_64 Apr 14 2021# //# //  Copyright 1991-2021 Mentor Graphics Corporation# //  All Rights Reserved.# //# //  QuestaSim and its associated documentation contain trade# //  secrets and commercial or financial information that are the property of# //  Mentor Graphics Corporation and are privileged, confidential,# //  and exempt from disclosure under the Freedom of Information Act,# //  5 U.S.C. Section 552. Furthermore, this information# //  is prohibited from disclosure under the Trade Secrets Act,# //  18 U.S.C. Section 1905.# //
# Loading work.CPU_vlg_vec_tst(fast)# Loading work.CPU(fast)# Loading work.hard_block(fast)# Loading cycloneive_ver.cycloneive_io_obuf(fast)# Loading cycloneive_ver.cycloneive_io_ibuf(fast)# Loading cycloneive_ver.cycloneive_lcell_comb(fast)# Loading altera_ver.dffeas(fast)# Loading cycloneive_ver.cycloneive_lcell_comb(fast__1)# Loading cycloneive_ver.cycloneive_mac_mult(fast)# Loading cycloneive_ver.cycloneive_mac_data_reg(fast)# Loading cycloneive_ver.cycloneive_mac_sign_reg(fast)# Loading cycloneive_ver.cycloneive_mac_mult_internal(fast)# Loading cycloneive_ver.cycloneive_mac_out(fast)# Loading cycloneive_ver.cycloneive_clkctrl(fast)# Loading cycloneive_ver.cycloneive_mux41(fast)# Loading cycloneive_ver.cycloneive_ena_reg(fast)
# after#27
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# ** Note: $finish    : Waveform58.vwf.vt(75)#    Time: 1 us  Iteration: 0  Instance: /CPU_vlg_vec_tst
# End time: 14:35:05 on Oct 03,2022, Elapsed time: 0:00:13# Errors: 0, Warnings: 0# Simulation time: 0 ps
# Simulation time: 0 ps
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/Waveform58.vwf...

Reading /media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/simulation/qsim/CPU.msim.vcd...

Processing channel transitions... 

Warning: data - signal not found in VCD.

Writing the resulting VWF to /media/gabriel/GABRIELB/PROCESSADOR-GIT/Processador/simulation/qsim/CPU_20221003143512.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.