library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity DMux4Way is
	port ( 
			a:   in  STD_LOGIC;
			sel: in  STD_LOGIC_VECTOR(1 downto 0);
			q0:  out STD_LOGIC;
			q1:  out STD_LOGIC;
			q2:  out STD_LOGIC;
			q3:  out STD_LOGIC);
end entity;

architecture behave of Dmux4Way is
begin
process (a, sel)
begin
if (sel = "00") then
	q2 = '0' and q1 = '0' and q0 <= a and q3 = '0';
elsif (sel = "01") then
	q0 = '0' and q2 = '0' and q1 <= a and q3 = '0';
elsif (sel = "10") then
	q0 = '0' and q1 = '0' and q2 <= a and q3 = '0';
	
else
	q0 = '0' and q1 = '0' and q3 <= a and q2 = '0';
end if;
end process;
end behave;
