// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.328938,HLS_SYN_LAT=3,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=28,HLS_SYN_FF=1186,HLS_SYN_LUT=2095,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [159:0] x_V;
output  [9:0] y_0_V;
output   y_0_V_ap_vld;
output  [9:0] y_1_V;
output   y_1_V_ap_vld;
output  [9:0] y_2_V;
output   y_2_V_ap_vld;
output  [9:0] y_3_V;
output   y_3_V_ap_vld;
output  [9:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg   [159:0] x_V_preg;
reg   [159:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [9:0] tmp_1_fu_177_p4;
reg  signed [9:0] tmp_1_reg_1366;
reg  signed [9:0] tmp_1_reg_1366_pp0_iter1_reg;
wire  signed [19:0] sext_ln1192_fu_187_p1;
reg  signed [19:0] sext_ln1192_reg_1377;
wire  signed [9:0] tmp_2_fu_195_p4;
reg  signed [9:0] tmp_2_reg_1385;
reg  signed [9:0] tmp_2_reg_1385_pp0_iter1_reg;
reg  signed [9:0] tmp_2_reg_1385_pp0_iter2_reg;
wire  signed [24:0] sext_ln1192_1_fu_205_p1;
reg  signed [24:0] sext_ln1192_1_reg_1393;
reg  signed [24:0] sext_ln1192_1_reg_1393_pp0_iter1_reg;
wire  signed [19:0] mul_ln1192_fu_1176_p2;
reg  signed [19:0] mul_ln1192_reg_1399;
wire  signed [19:0] sext_ln1192_2_fu_225_p1;
reg  signed [19:0] sext_ln1192_2_reg_1404;
wire   [19:0] r_V_31_fu_229_p2;
reg   [19:0] r_V_31_reg_1412;
wire  signed [9:0] p_Val2_7_fu_235_p4;
reg  signed [9:0] p_Val2_7_reg_1417;
wire  signed [11:0] r_V_9_fu_245_p3;
reg  signed [11:0] r_V_9_reg_1426;
wire  signed [10:0] r_V_3_fu_253_p3;
reg  signed [10:0] r_V_3_reg_1432;
wire  signed [20:0] r_V_33_fu_1182_p2;
reg  signed [20:0] r_V_33_reg_1437;
wire   [19:0] trunc_ln1192_fu_265_p1;
reg   [19:0] trunc_ln1192_reg_1442;
wire  signed [19:0] sext_ln1118_11_fu_268_p1;
reg  signed [19:0] sext_ln1118_11_reg_1447;
reg  signed [9:0] tmp_4_reg_1454;
reg  signed [9:0] tmp_4_reg_1454_pp0_iter1_reg;
wire  signed [21:0] r_V_10_fu_1189_p2;
reg  signed [21:0] r_V_10_reg_1461;
wire  signed [10:0] r_V_1_fu_294_p3;
reg  signed [10:0] r_V_1_reg_1466;
wire  signed [20:0] r_V_11_fu_1195_p2;
reg  signed [20:0] r_V_11_reg_1472;
wire  signed [12:0] r_V_2_fu_306_p3;
reg  signed [12:0] r_V_2_reg_1477;
wire  signed [9:0] tmp_5_fu_314_p4;
reg  signed [9:0] tmp_5_reg_1482;
reg  signed [9:0] tmp_5_reg_1482_pp0_iter1_reg;
wire  signed [20:0] r_V_17_fu_1201_p2;
reg  signed [20:0] r_V_17_reg_1492;
wire   [19:0] mul_ln1118_fu_328_p2;
reg  signed [19:0] mul_ln1118_reg_1497;
wire  signed [24:0] mul_ln1192_18_fu_1207_p2;
reg  signed [24:0] mul_ln1192_18_reg_1502;
wire  signed [19:0] mul_ln1192_19_fu_1213_p2;
reg  signed [19:0] mul_ln1192_19_reg_1507;
(* use_dsp48 = "no" *) wire   [24:0] add_ln1192_2_fu_420_p2;
reg   [24:0] add_ln1192_2_reg_1512;
wire   [19:0] r_V_5_fu_425_p2;
reg  signed [19:0] r_V_5_reg_1517;
wire  signed [13:0] sext_ln1118_6_fu_436_p1;
reg  signed [13:0] sext_ln1118_6_reg_1522;
wire  signed [19:0] grp_fu_1227_p3;
reg  signed [19:0] mul_ln1192_3_reg_1527;
wire  signed [19:0] mul_ln1192_4_fu_1234_p2;
reg  signed [19:0] mul_ln1192_4_reg_1532;
wire  signed [12:0] r_V_35_fu_493_p2;
reg  signed [12:0] r_V_35_reg_1537;
wire   [29:0] add_ln1192_6_fu_510_p2;
reg   [29:0] add_ln1192_6_reg_1542;
wire  signed [24:0] mul_ln1192_8_fu_1259_p2;
reg  signed [24:0] mul_ln1192_8_reg_1547;
wire  signed [24:0] mul_ln1192_9_fu_1265_p2;
reg  signed [24:0] mul_ln1192_9_reg_1552;
wire  signed [19:0] grp_fu_1271_p3;
reg  signed [19:0] mul_ln1192_10_reg_1557;
wire  signed [19:0] sext_ln1192_15_fu_527_p1;
reg  signed [19:0] sext_ln1192_15_reg_1562;
wire  signed [19:0] grp_fu_1278_p3;
reg  signed [19:0] mul_ln1192_11_reg_1567;
wire   [14:0] r_V_37_fu_541_p2;
reg   [14:0] r_V_37_reg_1572;
wire  signed [19:0] sext_ln1192_16_fu_547_p1;
reg  signed [19:0] sext_ln1192_16_reg_1577;
wire   [24:0] add_ln1192_10_fu_590_p2;
reg   [24:0] add_ln1192_10_reg_1583;
wire  signed [14:0] sext_ln1192_18_fu_596_p1;
reg  signed [14:0] sext_ln1192_18_reg_1588;
wire  signed [19:0] mul_ln1192_15_fu_1313_p2;
reg  signed [19:0] mul_ln1192_15_reg_1593;
wire   [24:0] add_ln1192_14_fu_670_p2;
reg   [24:0] add_ln1192_14_reg_1598;
wire  signed [19:0] mul_ln1192_21_fu_1333_p2;
reg  signed [19:0] mul_ln1192_21_reg_1603;
wire   [24:0] add_ln1192_18_fu_710_p2;
reg   [24:0] add_ln1192_18_reg_1608;
wire  signed [24:0] mul_ln1192_22_fu_1339_p2;
reg  signed [24:0] mul_ln1192_22_reg_1613;
wire  signed [24:0] mul_ln1192_23_fu_1345_p2;
reg  signed [24:0] mul_ln1192_23_reg_1618;
wire   [24:0] add_ln1192_4_fu_780_p2;
reg   [24:0] add_ln1192_4_reg_1623;
reg   [9:0] trunc_ln708_1_reg_1628;
reg   [9:0] trunc_ln708_2_reg_1633;
reg   [9:0] trunc_ln708_3_reg_1638;
reg   [9:0] trunc_ln708_4_reg_1643;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire  signed [9:0] trunc_ln1117_fu_173_p1;
wire  signed [10:0] r_V_fu_209_p3;
wire  signed [9:0] r_V_31_fu_229_p0;
wire  signed [19:0] sext_ln1116_fu_221_p1;
wire  signed [9:0] r_V_31_fu_229_p1;
wire  signed [9:0] mul_ln1118_fu_328_p0;
wire  signed [9:0] mul_ln1118_fu_328_p1;
wire  signed [9:0] r_V_22_fu_334_p0;
wire  signed [9:0] r_V_22_fu_334_p1;
wire  signed [19:0] r_V_22_fu_334_p2;
wire   [24:0] rhs_V_fu_355_p3;
wire   [24:0] shl_ln_fu_348_p3;
wire  signed [12:0] sext_ln1118_4_fu_377_p1;
wire  signed [12:0] sext_ln1118_2_fu_371_p1;
wire  signed [12:0] r_V_32_fu_380_p2;
wire   [22:0] rhs_V_1_fu_386_p3;
wire   [24:0] sub_ln1192_fu_362_p2;
wire  signed [24:0] sext_ln1192_3_fu_394_p1;
wire  signed [24:0] grp_fu_1219_p3;
wire   [24:0] shl_ln1192_1_fu_413_p3;
wire  signed [9:0] r_V_5_fu_425_p0;
wire  signed [9:0] r_V_5_fu_425_p1;
wire  signed [12:0] r_V_40_fu_429_p3;
wire  signed [11:0] r_V_7_fu_443_p3;
wire  signed [24:0] mul_ln1192_5_fu_1239_p2;
wire  signed [24:0] mul_ln1192_6_fu_1246_p2;
wire   [29:0] shl_ln1192_5_fu_480_p3;
wire   [29:0] shl_ln1192_4_fu_464_p3;
wire  signed [19:0] mul_ln1192_7_fu_1253_p2;
wire   [29:0] sub_ln1192_4_fu_487_p2;
wire   [29:0] shl_ln1192_6_fu_503_p3;
wire  signed [9:0] r_V_36_fu_516_p0;
wire  signed [9:0] r_V_36_fu_516_p1;
wire  signed [19:0] r_V_36_fu_516_p2;
wire   [13:0] shl_ln1118_6_fu_530_p3;
wire  signed [14:0] sext_ln1118_18_fu_537_p1;
wire  signed [14:0] sext_ln1118_3_fu_374_p1;
wire  signed [11:0] shl_ln1118_7_fu_560_p3;
wire  signed [19:0] grp_fu_1295_p3;
wire  signed [24:0] grp_fu_1286_p3;
wire   [24:0] shl_ln1192_10_fu_571_p3;
wire  signed [19:0] grp_fu_1304_p3;
(* use_dsp48 = "no" *) wire   [24:0] sub_ln1192_9_fu_578_p2;
wire   [24:0] shl_ln1192_11_fu_583_p3;
wire  signed [9:0] r_V_20_fu_599_p1;
wire  signed [14:0] r_V_20_fu_599_p2;
wire  signed [24:0] grp_fu_1319_p3;
wire   [24:0] shl_ln1192_14_fu_615_p3;
(* use_dsp48 = "no" *) wire   [24:0] sub_ln1192_13_fu_622_p2;
wire   [24:0] rhs_V_7_fu_627_p3;
wire  signed [19:0] mul_ln1192_20_fu_1327_p2;
wire   [24:0] add_ln1192_13_fu_635_p2;
wire   [24:0] shl_ln1192_15_fu_644_p3;
wire  signed [9:0] r_V_39_fu_657_p0;
wire  signed [9:0] r_V_39_fu_657_p1;
wire   [19:0] r_V_39_fu_657_p2;
wire   [24:0] sub_ln1192_14_fu_651_p2;
wire   [24:0] rhs_V_8_fu_662_p3;
wire   [24:0] ret_V_4_fu_680_p2;
wire  signed [13:0] sext_ln1118_17_fu_524_p1;
wire  signed [13:0] sext_ln1118_1_fu_368_p1;
wire   [13:0] r_V_42_fu_692_p2;
wire   [23:0] rhs_V_13_fu_698_p3;
wire  signed [24:0] sext_ln1192_28_fu_706_p1;
wire   [24:0] ret_V_5_fu_686_p2;
wire  signed [9:0] r_V_27_fu_716_p0;
wire  signed [9:0] r_V_27_fu_716_p1;
wire  signed [19:0] r_V_27_fu_716_p2;
wire  signed [9:0] r_V_29_fu_728_p0;
wire  signed [9:0] r_V_29_fu_728_p1;
wire  signed [19:0] r_V_29_fu_728_p2;
wire  signed [24:0] grp_fu_1351_p3;
wire   [24:0] shl_ln1192_2_fu_744_p3;
wire   [23:0] rhs_V_2_fu_756_p3;
(* use_dsp48 = "no" *) wire   [24:0] sub_ln1192_2_fu_751_p2;
wire  signed [24:0] sext_ln1192_7_fu_763_p1;
wire   [24:0] add_ln1192_3_fu_767_p2;
wire   [24:0] shl_ln1192_3_fu_773_p3;
wire   [29:0] shl_ln1192_7_fu_786_p3;
wire   [29:0] sub_ln1192_5_fu_793_p2;
wire   [29:0] shl_ln1192_8_fu_798_p3;
wire   [29:0] add_ln1192_7_fu_805_p2;
wire   [29:0] shl_ln1192_9_fu_811_p3;
wire   [29:0] add_ln1192_8_fu_818_p2;
wire   [29:0] shl_ln1192_s_fu_824_p3;
wire   [29:0] sub_ln1192_6_fu_831_p2;
wire   [29:0] rhs_V_4_fu_837_p3;
wire   [29:0] sub_ln1192_7_fu_844_p2;
wire   [29:0] ret_V_1_fu_850_p2;
wire   [24:0] shl_ln1192_12_fu_869_p3;
wire  signed [9:0] r_V_38_fu_881_p0;
wire  signed [9:0] r_V_38_fu_881_p1;
wire   [19:0] r_V_38_fu_881_p2;
wire   [24:0] sub_ln1192_10_fu_876_p2;
wire   [24:0] rhs_V_6_fu_885_p3;
wire  signed [9:0] mul_ln1192_16_fu_899_p1;
wire   [14:0] mul_ln1192_16_fu_899_p2;
wire   [24:0] sub_ln1192_11_fu_893_p2;
wire   [24:0] shl_ln1192_13_fu_904_p3;
wire   [24:0] add_ln1192_11_fu_912_p2;
wire   [24:0] ret_V_2_fu_918_p2;
wire   [24:0] shl_ln1192_16_fu_934_p3;
wire   [22:0] rhs_V_9_fu_946_p3;
wire   [24:0] add_ln1192_15_fu_941_p2;
wire  signed [24:0] sext_ln1192_24_fu_953_p1;
wire   [22:0] rhs_V_10_fu_963_p3;
wire   [24:0] add_ln1192_16_fu_957_p2;
wire  signed [24:0] sext_ln1192_25_fu_970_p1;
wire  signed [12:0] r_V_41_fu_980_p3;
wire   [22:0] rhs_V_11_fu_991_p3;
wire   [24:0] sub_ln1192_15_fu_974_p2;
wire  signed [24:0] sext_ln1192_26_fu_998_p1;
wire   [19:0] rhs_V_12_fu_1008_p3;
wire   [24:0] sub_ln1192_16_fu_1002_p2;
wire  signed [24:0] sext_ln1192_27_fu_1015_p1;
wire   [24:0] sub_ln1192_17_fu_1019_p2;
wire   [24:0] ret_V_3_fu_1025_p2;
wire   [29:0] shl_ln1192_17_fu_1041_p3;
wire   [29:0] shl_ln1192_18_fu_1048_p3;
wire  signed [13:0] sext_ln700_fu_738_p1;
wire   [13:0] r_V_43_fu_1061_p2;
wire   [28:0] rhs_V_14_fu_1066_p3;
wire   [29:0] add_ln1192_19_fu_1055_p2;
wire  signed [29:0] sext_ln1192_29_fu_1074_p1;
wire   [29:0] sub_ln1192_18_fu_1078_p2;
wire   [29:0] shl_ln1192_19_fu_1084_p3;
wire  signed [19:0] grp_fu_1358_p3;
wire   [29:0] add_ln1192_20_fu_1091_p2;
wire   [29:0] shl_ln1192_20_fu_1097_p3;
wire   [29:0] sub_ln1192_19_fu_1104_p2;
wire   [29:0] ret_V_6_fu_1110_p2;
wire   [13:0] shl_ln1118_5_fu_1129_p3;
wire  signed [14:0] sext_ln1118_7_fu_1126_p1;
wire  signed [14:0] sext_ln1118_10_fu_1136_p1;
wire   [14:0] r_V_34_fu_1140_p2;
wire   [24:0] rhs_V_3_fu_1146_p3;
wire   [24:0] sub_ln1192_3_fu_1154_p2;
wire   [24:0] ret_V_fu_1159_p2;
wire  signed [10:0] r_V_11_fu_1195_p1;
wire  signed [20:0] sext_ln1116_3_fu_302_p1;
wire  signed [10:0] r_V_17_fu_1201_p1;
wire  signed [9:0] mul_ln1192_19_fu_1213_p0;
wire  signed [9:0] grp_fu_1219_p0;
wire   [24:0] grp_fu_1219_p2;
wire  signed [9:0] grp_fu_1227_p2;
wire  signed [9:0] mul_ln1192_4_fu_1234_p0;
wire  signed [9:0] mul_ln1192_5_fu_1239_p0;
wire  signed [24:0] sext_ln1192_9_fu_458_p1;
wire  signed [9:0] mul_ln1192_6_fu_1246_p0;
wire  signed [24:0] sext_ln1192_12_fu_477_p1;
wire  signed [9:0] mul_ln1192_7_fu_1253_p0;
wire  signed [9:0] mul_ln1192_8_fu_1259_p0;
wire  signed [19:0] mul_ln1192_8_fu_1259_p1;
wire  signed [24:0] sext_ln1118_16_fu_520_p1;
wire  signed [9:0] mul_ln1192_9_fu_1265_p0;
wire  signed [19:0] mul_ln1192_9_fu_1265_p1;
wire  signed [9:0] grp_fu_1271_p0;
wire  signed [12:0] grp_fu_1271_p1;
wire  signed [9:0] grp_fu_1271_p2;
wire  signed [12:0] grp_fu_1278_p0;
wire  signed [9:0] grp_fu_1278_p2;
wire  signed [9:0] grp_fu_1286_p0;
wire   [24:0] grp_fu_1286_p2;
wire  signed [9:0] grp_fu_1295_p2;
wire  signed [9:0] grp_fu_1304_p2;
wire  signed [9:0] mul_ln1192_15_fu_1313_p0;
wire  signed [9:0] mul_ln1192_20_fu_1327_p0;
wire  signed [9:0] mul_ln1192_21_fu_1333_p0;
wire  signed [9:0] mul_ln1192_22_fu_1339_p0;
wire  signed [24:0] sext_ln1118_28_fu_725_p1;
wire  signed [9:0] mul_ln1192_23_fu_1345_p0;
wire  signed [9:0] grp_fu_1351_p0;
wire  signed [9:0] grp_fu_1358_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 x_V_preg = 160'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mul_mul_10s_11s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_10s_11s_20_1_1_U1(
    .din0(tmp_1_fu_177_p4),
    .din1(r_V_fu_209_p3),
    .dout(mul_ln1192_fu_1176_p2)
);

myproject_mul_mul_10s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_10s_11s_21_1_1_U2(
    .din0(tmp_1_fu_177_p4),
    .din1(r_V_3_fu_253_p3),
    .dout(r_V_33_fu_1182_p2)
);

myproject_mul_mul_10s_12s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_10s_12s_22_1_1_U3(
    .din0(p_Val2_7_fu_235_p4),
    .din1(r_V_9_fu_245_p3),
    .dout(r_V_10_fu_1189_p2)
);

myproject_mul_mul_10s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_10s_11s_21_1_1_U4(
    .din0(p_Val2_7_fu_235_p4),
    .din1(r_V_11_fu_1195_p1),
    .dout(r_V_11_fu_1195_p2)
);

myproject_mul_mul_10s_11s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_10s_11s_21_1_1_U5(
    .din0(tmp_5_fu_314_p4),
    .din1(r_V_17_fu_1201_p1),
    .dout(r_V_17_fu_1201_p2)
);

myproject_mul_mul_10s_20s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_10s_20s_25_1_1_U6(
    .din0(tmp_2_fu_195_p4),
    .din1(r_V_22_fu_334_p2),
    .dout(mul_ln1192_18_fu_1207_p2)
);

myproject_mul_mul_10s_13s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_10s_13s_20_1_1_U7(
    .din0(mul_ln1192_19_fu_1213_p0),
    .din1(r_V_2_fu_306_p3),
    .dout(mul_ln1192_19_fu_1213_p2)
);

myproject_mac_muladd_10s_21s_25ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 21 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
myproject_mac_muladd_10s_21s_25ns_25_1_1_U8(
    .din0(grp_fu_1219_p0),
    .din1(r_V_33_reg_1437),
    .din2(grp_fu_1219_p2),
    .dout(grp_fu_1219_p3)
);

myproject_am_addmul_13s_11s_10s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
myproject_am_addmul_13s_11s_10s_20_1_1_U9(
    .din0(r_V_40_fu_429_p3),
    .din1(r_V_3_reg_1432),
    .din2(grp_fu_1227_p2),
    .dout(grp_fu_1227_p3)
);

myproject_mul_mul_10s_12s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_10s_12s_20_1_1_U10(
    .din0(mul_ln1192_4_fu_1234_p0),
    .din1(r_V_7_fu_443_p3),
    .dout(mul_ln1192_4_fu_1234_p2)
);

myproject_mul_mul_10s_22s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_10s_22s_25_1_1_U11(
    .din0(mul_ln1192_5_fu_1239_p0),
    .din1(r_V_10_reg_1461),
    .dout(mul_ln1192_5_fu_1239_p2)
);

myproject_mul_mul_10s_21s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_10s_21s_25_1_1_U12(
    .din0(mul_ln1192_6_fu_1246_p0),
    .din1(r_V_11_reg_1472),
    .dout(mul_ln1192_6_fu_1246_p2)
);

myproject_mul_mul_10s_13s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_10s_13s_20_1_1_U13(
    .din0(mul_ln1192_7_fu_1253_p0),
    .din1(r_V_35_fu_493_p2),
    .dout(mul_ln1192_7_fu_1253_p2)
);

myproject_mul_mul_10s_20s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_10s_20s_25_1_1_U14(
    .din0(mul_ln1192_8_fu_1259_p0),
    .din1(mul_ln1192_8_fu_1259_p1),
    .dout(mul_ln1192_8_fu_1259_p2)
);

myproject_mul_mul_10s_20s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_10s_20s_25_1_1_U15(
    .din0(mul_ln1192_9_fu_1265_p0),
    .din1(mul_ln1192_9_fu_1265_p1),
    .dout(mul_ln1192_9_fu_1265_p2)
);

myproject_am_addmul_10s_13s_10s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
myproject_am_addmul_10s_13s_10s_20_1_1_U16(
    .din0(grp_fu_1271_p0),
    .din1(grp_fu_1271_p1),
    .din2(grp_fu_1271_p2),
    .dout(grp_fu_1271_p3)
);

myproject_am_submul_13s_11s_10s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
myproject_am_submul_13s_11s_10s_20_1_1_U17(
    .din0(grp_fu_1278_p0),
    .din1(r_V_1_reg_1466),
    .din2(grp_fu_1278_p2),
    .dout(grp_fu_1278_p3)
);

myproject_mac_mul_sub_10s_21s_25ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 21 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
myproject_mac_mul_sub_10s_21s_25ns_25_1_1_U18(
    .din0(grp_fu_1286_p0),
    .din1(r_V_17_reg_1492),
    .din2(grp_fu_1286_p2),
    .dout(grp_fu_1286_p3)
);

myproject_am_submul_12s_10s_10s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
myproject_am_submul_12s_10s_10s_20_1_1_U19(
    .din0(shl_ln1118_7_fu_560_p3),
    .din1(tmp_1_reg_1366),
    .din2(grp_fu_1295_p2),
    .dout(grp_fu_1295_p3)
);

myproject_am_submul_12s_10s_10s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
myproject_am_submul_12s_10s_10s_20_1_1_U20(
    .din0(r_V_7_fu_443_p3),
    .din1(tmp_2_reg_1385),
    .din2(grp_fu_1304_p2),
    .dout(grp_fu_1304_p3)
);

myproject_mul_mul_10s_15s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_10s_15s_20_1_1_U21(
    .din0(mul_ln1192_15_fu_1313_p0),
    .din1(r_V_20_fu_599_p2),
    .dout(mul_ln1192_15_fu_1313_p2)
);

myproject_mac_mulsub_10s_20s_25s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
myproject_mac_mulsub_10s_20s_25s_25_1_1_U22(
    .din0(p_Val2_7_reg_1417),
    .din1(mul_ln1118_reg_1497),
    .din2(mul_ln1192_18_reg_1502),
    .dout(grp_fu_1319_p3)
);

myproject_mul_mul_10s_11s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_10s_11s_20_1_1_U23(
    .din0(mul_ln1192_20_fu_1327_p0),
    .din1(r_V_1_reg_1466),
    .dout(mul_ln1192_20_fu_1327_p2)
);

myproject_mul_mul_10s_13s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_10s_13s_20_1_1_U24(
    .din0(mul_ln1192_21_fu_1333_p0),
    .din1(r_V_32_fu_380_p2),
    .dout(mul_ln1192_21_fu_1333_p2)
);

myproject_mul_mul_10s_20s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_10s_20s_25_1_1_U25(
    .din0(mul_ln1192_22_fu_1339_p0),
    .din1(r_V_27_fu_716_p2),
    .dout(mul_ln1192_22_fu_1339_p2)
);

myproject_mul_mul_10s_20s_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 25 ))
myproject_mul_mul_10s_20s_25_1_1_U26(
    .din0(mul_ln1192_23_fu_1345_p0),
    .din1(r_V_29_fu_728_p2),
    .dout(mul_ln1192_23_fu_1345_p2)
);

myproject_mac_mulsub_10s_20s_25ns_25_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 25 ))
myproject_mac_mulsub_10s_20s_25ns_25_1_1_U27(
    .din0(grp_fu_1351_p0),
    .din1(r_V_5_reg_1517),
    .din2(add_ln1192_2_reg_1512),
    .dout(grp_fu_1351_p3)
);

myproject_am_submul_13s_10s_10s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 20 ))
myproject_am_submul_13s_10s_10s_20_1_1_U28(
    .din0(r_V_41_fu_980_p3),
    .din1(tmp_5_reg_1482_pp0_iter1_reg),
    .din2(grp_fu_1358_p2),
    .dout(grp_fu_1358_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 160'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1192_10_reg_1583 <= add_ln1192_10_fu_590_p2;
        add_ln1192_14_reg_1598 <= add_ln1192_14_fu_670_p2;
        add_ln1192_18_reg_1608[24 : 5] <= add_ln1192_18_fu_710_p2[24 : 5];
        add_ln1192_2_reg_1512 <= add_ln1192_2_fu_420_p2;
        add_ln1192_6_reg_1542[29 : 5] <= add_ln1192_6_fu_510_p2[29 : 5];
        mul_ln1118_reg_1497 <= mul_ln1118_fu_328_p2;
        mul_ln1192_15_reg_1593 <= mul_ln1192_15_fu_1313_p2;
        mul_ln1192_18_reg_1502 <= mul_ln1192_18_fu_1207_p2;
        mul_ln1192_19_reg_1507 <= mul_ln1192_19_fu_1213_p2;
        mul_ln1192_21_reg_1603 <= mul_ln1192_21_fu_1333_p2;
        mul_ln1192_22_reg_1613 <= mul_ln1192_22_fu_1339_p2;
        mul_ln1192_23_reg_1618 <= mul_ln1192_23_fu_1345_p2;
        mul_ln1192_4_reg_1532 <= mul_ln1192_4_fu_1234_p2;
        mul_ln1192_8_reg_1547 <= mul_ln1192_8_fu_1259_p2;
        mul_ln1192_9_reg_1552 <= mul_ln1192_9_fu_1265_p2;
        mul_ln1192_reg_1399 <= mul_ln1192_fu_1176_p2;
        p_Val2_7_reg_1417 <= {{x_V_in_sig[149:140]}};
        r_V_10_reg_1461 <= r_V_10_fu_1189_p2;
        r_V_11_reg_1472 <= r_V_11_fu_1195_p2;
        r_V_17_reg_1492 <= r_V_17_fu_1201_p2;
        r_V_1_reg_1466[10 : 1] <= r_V_1_fu_294_p3[10 : 1];
        r_V_2_reg_1477[12 : 3] <= r_V_2_fu_306_p3[12 : 3];
        r_V_31_reg_1412 <= r_V_31_fu_229_p2;
        r_V_33_reg_1437 <= r_V_33_fu_1182_p2;
        r_V_35_reg_1537 <= r_V_35_fu_493_p2;
        r_V_37_reg_1572[14 : 2] <= r_V_37_fu_541_p2[14 : 2];
        r_V_3_reg_1432[10 : 1] <= r_V_3_fu_253_p3[10 : 1];
        r_V_5_reg_1517 <= r_V_5_fu_425_p2;
        r_V_9_reg_1426[11 : 2] <= r_V_9_fu_245_p3[11 : 2];
        sext_ln1118_11_reg_1447 <= sext_ln1118_11_fu_268_p1;
        sext_ln1118_6_reg_1522[13 : 3] <= sext_ln1118_6_fu_436_p1[13 : 3];
        sext_ln1192_15_reg_1562 <= sext_ln1192_15_fu_527_p1;
        sext_ln1192_16_reg_1577 <= sext_ln1192_16_fu_547_p1;
        sext_ln1192_18_reg_1588 <= sext_ln1192_18_fu_596_p1;
        sext_ln1192_1_reg_1393 <= sext_ln1192_1_fu_205_p1;
        sext_ln1192_1_reg_1393_pp0_iter1_reg <= sext_ln1192_1_reg_1393;
        sext_ln1192_2_reg_1404 <= sext_ln1192_2_fu_225_p1;
        sext_ln1192_reg_1377 <= sext_ln1192_fu_187_p1;
        tmp_1_reg_1366 <= {{x_V_in_sig[159:150]}};
        tmp_1_reg_1366_pp0_iter1_reg <= tmp_1_reg_1366;
        tmp_2_reg_1385 <= {{x_V_in_sig[29:20]}};
        tmp_2_reg_1385_pp0_iter1_reg <= tmp_2_reg_1385;
        tmp_4_reg_1454 <= {{x_V_in_sig[49:40]}};
        tmp_4_reg_1454_pp0_iter1_reg <= tmp_4_reg_1454;
        tmp_5_reg_1482 <= {{x_V_in_sig[39:30]}};
        tmp_5_reg_1482_pp0_iter1_reg <= tmp_5_reg_1482;
        trunc_ln1192_reg_1442 <= trunc_ln1192_fu_265_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_4_reg_1623 <= add_ln1192_4_fu_780_p2;
        tmp_2_reg_1385_pp0_iter2_reg <= tmp_2_reg_1385_pp0_iter1_reg;
        trunc_ln708_1_reg_1628 <= {{ret_V_1_fu_850_p2[29:20]}};
        trunc_ln708_2_reg_1633 <= {{ret_V_2_fu_918_p2[24:15]}};
        trunc_ln708_3_reg_1638 <= {{ret_V_3_fu_1025_p2[24:15]}};
        trunc_ln708_4_reg_1643 <= {{ret_V_6_fu_1110_p2[29:20]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1192_10_reg_1557 <= grp_fu_1271_p3;
        mul_ln1192_11_reg_1567 <= grp_fu_1278_p3;
        mul_ln1192_3_reg_1527 <= grp_fu_1227_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_590_p2 = (sub_ln1192_9_fu_578_p2 + shl_ln1192_11_fu_583_p3);

assign add_ln1192_11_fu_912_p2 = (sub_ln1192_11_fu_893_p2 + shl_ln1192_13_fu_904_p3);

assign add_ln1192_13_fu_635_p2 = (sub_ln1192_13_fu_622_p2 + rhs_V_7_fu_627_p3);

assign add_ln1192_14_fu_670_p2 = (sub_ln1192_14_fu_651_p2 + rhs_V_8_fu_662_p3);

assign add_ln1192_15_fu_941_p2 = (add_ln1192_14_reg_1598 + shl_ln1192_16_fu_934_p3);

assign add_ln1192_16_fu_957_p2 = ($signed(add_ln1192_15_fu_941_p2) + $signed(sext_ln1192_24_fu_953_p1));

assign add_ln1192_18_fu_710_p2 = ($signed(sext_ln1192_28_fu_706_p1) + $signed(ret_V_5_fu_686_p2));

assign add_ln1192_19_fu_1055_p2 = (shl_ln1192_17_fu_1041_p3 + shl_ln1192_18_fu_1048_p3);

assign add_ln1192_20_fu_1091_p2 = (sub_ln1192_18_fu_1078_p2 + shl_ln1192_19_fu_1084_p3);

assign add_ln1192_2_fu_420_p2 = ($signed(grp_fu_1219_p3) + $signed(shl_ln1192_1_fu_413_p3));

assign add_ln1192_3_fu_767_p2 = ($signed(sub_ln1192_2_fu_751_p2) + $signed(sext_ln1192_7_fu_763_p1));

assign add_ln1192_4_fu_780_p2 = (add_ln1192_3_fu_767_p2 + shl_ln1192_3_fu_773_p3);

assign add_ln1192_6_fu_510_p2 = (sub_ln1192_4_fu_487_p2 + shl_ln1192_6_fu_503_p3);

assign add_ln1192_7_fu_805_p2 = (sub_ln1192_5_fu_793_p2 + shl_ln1192_8_fu_798_p3);

assign add_ln1192_8_fu_818_p2 = (add_ln1192_7_fu_805_p2 + shl_ln1192_9_fu_811_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1219_p0 = sext_ln1192_1_reg_1393;

assign grp_fu_1219_p2 = ($signed(sub_ln1192_fu_362_p2) + $signed(sext_ln1192_3_fu_394_p1));

assign grp_fu_1227_p2 = sext_ln1192_2_reg_1404;

assign grp_fu_1271_p0 = sext_ln1118_1_fu_368_p1;

assign grp_fu_1271_p1 = sext_ln1118_17_fu_524_p1;

assign grp_fu_1271_p2 = sext_ln1192_reg_1377;

assign grp_fu_1278_p0 = sext_ln1118_17_fu_524_p1;

assign grp_fu_1278_p2 = sext_ln1192_15_fu_527_p1;

assign grp_fu_1286_p0 = sext_ln1192_12_fu_477_p1;

assign grp_fu_1286_p2 = {{p_Val2_7_reg_1417}, {15'd0}};

assign grp_fu_1295_p2 = sext_ln1192_16_fu_547_p1;

assign grp_fu_1304_p2 = sext_ln1192_16_fu_547_p1;

assign grp_fu_1351_p0 = sext_ln1192_1_reg_1393_pp0_iter1_reg;

assign grp_fu_1358_p2 = sext_ln1192_16_reg_1577;

assign mul_ln1118_fu_328_p0 = sext_ln1118_11_fu_268_p1;

assign mul_ln1118_fu_328_p1 = sext_ln1116_fu_221_p1;

assign mul_ln1118_fu_328_p2 = ($signed(mul_ln1118_fu_328_p0) * $signed(mul_ln1118_fu_328_p1));

assign mul_ln1192_15_fu_1313_p0 = sext_ln1192_16_fu_547_p1;

assign mul_ln1192_16_fu_899_p1 = sext_ln1192_18_reg_1588;

assign mul_ln1192_16_fu_899_p2 = ($signed({{1'b0}, {15'd58}}) * $signed(mul_ln1192_16_fu_899_p1));

assign mul_ln1192_19_fu_1213_p0 = sext_ln1118_11_fu_268_p1;

assign mul_ln1192_20_fu_1327_p0 = sext_ln1192_2_reg_1404;

assign mul_ln1192_21_fu_1333_p0 = sext_ln1192_15_fu_527_p1;

assign mul_ln1192_22_fu_1339_p0 = sext_ln1118_28_fu_725_p1;

assign mul_ln1192_23_fu_1345_p0 = sext_ln1118_28_fu_725_p1;

assign mul_ln1192_4_fu_1234_p0 = sext_ln1192_2_reg_1404;

assign mul_ln1192_5_fu_1239_p0 = sext_ln1192_9_fu_458_p1;

assign mul_ln1192_6_fu_1246_p0 = sext_ln1192_12_fu_477_p1;

assign mul_ln1192_7_fu_1253_p0 = sext_ln1118_11_reg_1447;

assign mul_ln1192_8_fu_1259_p0 = sext_ln1192_9_fu_458_p1;

assign mul_ln1192_8_fu_1259_p1 = sext_ln1118_16_fu_520_p1;

assign mul_ln1192_9_fu_1265_p0 = sext_ln1192_12_fu_477_p1;

assign mul_ln1192_9_fu_1265_p1 = sext_ln1118_16_fu_520_p1;

assign p_Val2_7_fu_235_p4 = {{x_V_in_sig[149:140]}};

assign r_V_11_fu_1195_p1 = sext_ln1116_3_fu_302_p1;

assign r_V_17_fu_1201_p1 = sext_ln1116_3_fu_302_p1;

assign r_V_1_fu_294_p3 = {{p_Val2_7_fu_235_p4}, {1'd0}};

assign r_V_20_fu_599_p1 = tmp_5_reg_1482;

assign r_V_20_fu_599_p2 = ($signed({{1'b0}, {15'd11}}) * $signed(r_V_20_fu_599_p1));

assign r_V_22_fu_334_p0 = sext_ln1118_11_fu_268_p1;

assign r_V_22_fu_334_p1 = sext_ln1118_11_fu_268_p1;

assign r_V_22_fu_334_p2 = ($signed(r_V_22_fu_334_p0) * $signed(r_V_22_fu_334_p1));

assign r_V_27_fu_716_p0 = sext_ln1192_reg_1377;

assign r_V_27_fu_716_p1 = sext_ln1192_16_fu_547_p1;

assign r_V_27_fu_716_p2 = ($signed(r_V_27_fu_716_p0) * $signed(r_V_27_fu_716_p1));

assign r_V_29_fu_728_p0 = sext_ln1192_16_fu_547_p1;

assign r_V_29_fu_728_p1 = sext_ln1192_16_fu_547_p1;

assign r_V_29_fu_728_p2 = ($signed(r_V_29_fu_728_p0) * $signed(r_V_29_fu_728_p1));

assign r_V_2_fu_306_p3 = {{p_Val2_7_fu_235_p4}, {3'd0}};

assign r_V_31_fu_229_p0 = sext_ln1116_fu_221_p1;

assign r_V_31_fu_229_p1 = tmp_2_fu_195_p4;

assign r_V_31_fu_229_p2 = ($signed(r_V_31_fu_229_p0) * $signed(r_V_31_fu_229_p1));

assign r_V_32_fu_380_p2 = ($signed(sext_ln1118_4_fu_377_p1) - $signed(sext_ln1118_2_fu_371_p1));

assign r_V_34_fu_1140_p2 = ($signed(sext_ln1118_7_fu_1126_p1) + $signed(sext_ln1118_10_fu_1136_p1));

assign r_V_35_fu_493_p2 = ($signed(sext_ln1118_2_fu_371_p1) + $signed(sext_ln1118_4_fu_377_p1));

assign r_V_36_fu_516_p0 = sext_ln1192_reg_1377;

assign r_V_36_fu_516_p1 = sext_ln1118_11_reg_1447;

assign r_V_36_fu_516_p2 = ($signed(r_V_36_fu_516_p0) * $signed(r_V_36_fu_516_p1));

assign r_V_37_fu_541_p2 = ($signed(sext_ln1118_18_fu_537_p1) - $signed(sext_ln1118_3_fu_374_p1));

assign r_V_38_fu_881_p0 = sext_ln1192_16_reg_1577;

assign r_V_38_fu_881_p1 = sext_ln1192_15_reg_1562;

assign r_V_38_fu_881_p2 = ($signed(r_V_38_fu_881_p0) * $signed(r_V_38_fu_881_p1));

assign r_V_39_fu_657_p0 = sext_ln1118_11_reg_1447;

assign r_V_39_fu_657_p1 = sext_ln1192_16_fu_547_p1;

assign r_V_39_fu_657_p2 = ($signed(r_V_39_fu_657_p0) * $signed(r_V_39_fu_657_p1));

assign r_V_3_fu_253_p3 = {{tmp_1_fu_177_p4}, {1'd0}};

assign r_V_40_fu_429_p3 = {{tmp_1_reg_1366}, {3'd0}};

assign r_V_41_fu_980_p3 = {{tmp_5_reg_1482_pp0_iter1_reg}, {3'd0}};

assign r_V_42_fu_692_p2 = ($signed(sext_ln1118_17_fu_524_p1) - $signed(sext_ln1118_1_fu_368_p1));

assign r_V_43_fu_1061_p2 = ($signed(sext_ln1118_6_reg_1522) - $signed(sext_ln700_fu_738_p1));

assign r_V_5_fu_425_p0 = sext_ln1192_reg_1377;

assign r_V_5_fu_425_p1 = sext_ln1192_2_reg_1404;

assign r_V_5_fu_425_p2 = ($signed(r_V_5_fu_425_p0) * $signed(r_V_5_fu_425_p1));

assign r_V_7_fu_443_p3 = {{tmp_2_reg_1385}, {2'd0}};

assign r_V_9_fu_245_p3 = {{p_Val2_7_fu_235_p4}, {2'd0}};

assign r_V_fu_209_p3 = {{trunc_ln1117_fu_173_p1}, {1'd0}};

assign ret_V_1_fu_850_p2 = ($signed(30'd1046478848) + $signed(sub_ln1192_7_fu_844_p2));

assign ret_V_2_fu_918_p2 = ($signed(25'd33226752) + $signed(add_ln1192_11_fu_912_p2));

assign ret_V_3_fu_1025_p2 = ($signed(25'd33062912) + $signed(sub_ln1192_17_fu_1019_p2));

assign ret_V_4_fu_680_p2 = (25'd0 - rhs_V_7_fu_627_p3);

assign ret_V_5_fu_686_p2 = (ret_V_4_fu_680_p2 - rhs_V_8_fu_662_p3);

assign ret_V_6_fu_1110_p2 = ($signed(30'd1060110336) + $signed(sub_ln1192_19_fu_1104_p2));

assign ret_V_fu_1159_p2 = ($signed(25'd32833536) + $signed(sub_ln1192_3_fu_1154_p2));

assign rhs_V_10_fu_963_p3 = {{tmp_1_reg_1366_pp0_iter1_reg}, {13'd0}};

assign rhs_V_11_fu_991_p3 = {{tmp_5_reg_1482_pp0_iter1_reg}, {13'd0}};

assign rhs_V_12_fu_1008_p3 = {{tmp_4_reg_1454_pp0_iter1_reg}, {10'd0}};

assign rhs_V_13_fu_698_p3 = {{r_V_42_fu_692_p2}, {10'd0}};

assign rhs_V_14_fu_1066_p3 = {{r_V_43_fu_1061_p2}, {15'd0}};

assign rhs_V_1_fu_386_p3 = {{r_V_32_fu_380_p2}, {10'd0}};

assign rhs_V_2_fu_756_p3 = {{tmp_1_reg_1366_pp0_iter1_reg}, {14'd0}};

assign rhs_V_3_fu_1146_p3 = {{r_V_34_fu_1140_p2}, {10'd0}};

assign rhs_V_4_fu_837_p3 = {{r_V_37_reg_1572}, {15'd0}};

assign rhs_V_6_fu_885_p3 = {{r_V_38_fu_881_p2}, {5'd0}};

assign rhs_V_7_fu_627_p3 = {{r_V_36_fu_516_p2}, {5'd0}};

assign rhs_V_8_fu_662_p3 = {{r_V_39_fu_657_p2}, {5'd0}};

assign rhs_V_9_fu_946_p3 = {{r_V_35_reg_1537}, {10'd0}};

assign rhs_V_fu_355_p3 = {{r_V_31_reg_1412}, {5'd0}};

assign sext_ln1116_3_fu_302_p1 = r_V_1_fu_294_p3;

assign sext_ln1116_fu_221_p1 = trunc_ln1117_fu_173_p1;

assign sext_ln1118_10_fu_1136_p1 = $signed(shl_ln1118_5_fu_1129_p3);

assign sext_ln1118_11_fu_268_p1 = p_Val2_7_fu_235_p4;

assign sext_ln1118_16_fu_520_p1 = r_V_36_fu_516_p2;

assign sext_ln1118_17_fu_524_p1 = r_V_2_reg_1477;

assign sext_ln1118_18_fu_537_p1 = $signed(shl_ln1118_6_fu_530_p3);

assign sext_ln1118_1_fu_368_p1 = p_Val2_7_reg_1417;

assign sext_ln1118_28_fu_725_p1 = tmp_5_reg_1482;

assign sext_ln1118_2_fu_371_p1 = p_Val2_7_reg_1417;

assign sext_ln1118_3_fu_374_p1 = r_V_9_reg_1426;

assign sext_ln1118_4_fu_377_p1 = r_V_9_reg_1426;

assign sext_ln1118_6_fu_436_p1 = r_V_40_fu_429_p3;

assign sext_ln1118_7_fu_1126_p1 = tmp_2_reg_1385_pp0_iter2_reg;

assign sext_ln1192_12_fu_477_p1 = tmp_4_reg_1454;

assign sext_ln1192_15_fu_527_p1 = tmp_4_reg_1454;

assign sext_ln1192_16_fu_547_p1 = tmp_5_reg_1482;

assign sext_ln1192_18_fu_596_p1 = tmp_5_reg_1482;

assign sext_ln1192_1_fu_205_p1 = tmp_2_fu_195_p4;

assign sext_ln1192_24_fu_953_p1 = $signed(rhs_V_9_fu_946_p3);

assign sext_ln1192_25_fu_970_p1 = $signed(rhs_V_10_fu_963_p3);

assign sext_ln1192_26_fu_998_p1 = $signed(rhs_V_11_fu_991_p3);

assign sext_ln1192_27_fu_1015_p1 = $signed(rhs_V_12_fu_1008_p3);

assign sext_ln1192_28_fu_706_p1 = $signed(rhs_V_13_fu_698_p3);

assign sext_ln1192_29_fu_1074_p1 = $signed(rhs_V_14_fu_1066_p3);

assign sext_ln1192_2_fu_225_p1 = tmp_2_fu_195_p4;

assign sext_ln1192_3_fu_394_p1 = $signed(rhs_V_1_fu_386_p3);

assign sext_ln1192_7_fu_763_p1 = $signed(rhs_V_2_fu_756_p3);

assign sext_ln1192_9_fu_458_p1 = tmp_1_reg_1366;

assign sext_ln1192_fu_187_p1 = tmp_1_fu_177_p4;

assign sext_ln700_fu_738_p1 = tmp_1_reg_1366_pp0_iter1_reg;

assign shl_ln1118_5_fu_1129_p3 = {{tmp_2_reg_1385_pp0_iter2_reg}, {4'd0}};

assign shl_ln1118_6_fu_530_p3 = {{p_Val2_7_reg_1417}, {4'd0}};

assign shl_ln1118_7_fu_560_p3 = {{tmp_1_reg_1366}, {2'd0}};

assign shl_ln1192_10_fu_571_p3 = {{grp_fu_1295_p3}, {5'd0}};

assign shl_ln1192_11_fu_583_p3 = {{grp_fu_1304_p3}, {5'd0}};

assign shl_ln1192_12_fu_869_p3 = {{mul_ln1192_15_reg_1593}, {5'd0}};

assign shl_ln1192_13_fu_904_p3 = {{mul_ln1192_16_fu_899_p2}, {10'd0}};

assign shl_ln1192_14_fu_615_p3 = {{mul_ln1192_19_reg_1507}, {5'd0}};

assign shl_ln1192_15_fu_644_p3 = {{mul_ln1192_20_fu_1327_p2}, {5'd0}};

assign shl_ln1192_16_fu_934_p3 = {{mul_ln1192_21_reg_1603}, {5'd0}};

assign shl_ln1192_17_fu_1041_p3 = {{add_ln1192_18_reg_1608}, {5'd0}};

assign shl_ln1192_18_fu_1048_p3 = {{mul_ln1192_22_reg_1613}, {5'd0}};

assign shl_ln1192_19_fu_1084_p3 = {{mul_ln1192_23_reg_1618}, {5'd0}};

assign shl_ln1192_1_fu_413_p3 = {{trunc_ln1192_reg_1442}, {5'd0}};

assign shl_ln1192_20_fu_1097_p3 = {{grp_fu_1358_p3}, {10'd0}};

assign shl_ln1192_2_fu_744_p3 = {{mul_ln1192_3_reg_1527}, {5'd0}};

assign shl_ln1192_3_fu_773_p3 = {{mul_ln1192_4_reg_1532}, {5'd0}};

assign shl_ln1192_4_fu_464_p3 = {{mul_ln1192_5_fu_1239_p2}, {5'd0}};

assign shl_ln1192_5_fu_480_p3 = {{mul_ln1192_6_fu_1246_p2}, {5'd0}};

assign shl_ln1192_6_fu_503_p3 = {{mul_ln1192_7_fu_1253_p2}, {10'd0}};

assign shl_ln1192_7_fu_786_p3 = {{mul_ln1192_8_reg_1547}, {5'd0}};

assign shl_ln1192_8_fu_798_p3 = {{mul_ln1192_9_reg_1552}, {5'd0}};

assign shl_ln1192_9_fu_811_p3 = {{mul_ln1192_10_reg_1557}, {10'd0}};

assign shl_ln1192_s_fu_824_p3 = {{mul_ln1192_11_reg_1567}, {10'd0}};

assign shl_ln_fu_348_p3 = {{mul_ln1192_reg_1399}, {5'd0}};

assign sub_ln1192_10_fu_876_p2 = (add_ln1192_10_reg_1583 - shl_ln1192_12_fu_869_p3);

assign sub_ln1192_11_fu_893_p2 = (sub_ln1192_10_fu_876_p2 - rhs_V_6_fu_885_p3);

assign sub_ln1192_13_fu_622_p2 = ($signed(grp_fu_1319_p3) - $signed(shl_ln1192_14_fu_615_p3));

assign sub_ln1192_14_fu_651_p2 = (add_ln1192_13_fu_635_p2 - shl_ln1192_15_fu_644_p3);

assign sub_ln1192_15_fu_974_p2 = ($signed(add_ln1192_16_fu_957_p2) - $signed(sext_ln1192_25_fu_970_p1));

assign sub_ln1192_16_fu_1002_p2 = ($signed(sub_ln1192_15_fu_974_p2) - $signed(sext_ln1192_26_fu_998_p1));

assign sub_ln1192_17_fu_1019_p2 = ($signed(sub_ln1192_16_fu_1002_p2) - $signed(sext_ln1192_27_fu_1015_p1));

assign sub_ln1192_18_fu_1078_p2 = ($signed(add_ln1192_19_fu_1055_p2) - $signed(sext_ln1192_29_fu_1074_p1));

assign sub_ln1192_19_fu_1104_p2 = (add_ln1192_20_fu_1091_p2 - shl_ln1192_20_fu_1097_p3);

assign sub_ln1192_2_fu_751_p2 = ($signed(grp_fu_1351_p3) - $signed(shl_ln1192_2_fu_744_p3));

assign sub_ln1192_3_fu_1154_p2 = (add_ln1192_4_reg_1623 - rhs_V_3_fu_1146_p3);

assign sub_ln1192_4_fu_487_p2 = (shl_ln1192_5_fu_480_p3 - shl_ln1192_4_fu_464_p3);

assign sub_ln1192_5_fu_793_p2 = (add_ln1192_6_reg_1542 - shl_ln1192_7_fu_786_p3);

assign sub_ln1192_6_fu_831_p2 = (add_ln1192_8_fu_818_p2 - shl_ln1192_s_fu_824_p3);

assign sub_ln1192_7_fu_844_p2 = (sub_ln1192_6_fu_831_p2 - rhs_V_4_fu_837_p3);

assign sub_ln1192_9_fu_578_p2 = ($signed(grp_fu_1286_p3) - $signed(shl_ln1192_10_fu_571_p3));

assign sub_ln1192_fu_362_p2 = (rhs_V_fu_355_p3 - shl_ln_fu_348_p3);

assign tmp_1_fu_177_p4 = {{x_V_in_sig[159:150]}};

assign tmp_2_fu_195_p4 = {{x_V_in_sig[29:20]}};

assign tmp_5_fu_314_p4 = {{x_V_in_sig[39:30]}};

assign trunc_ln1117_fu_173_p1 = x_V_in_sig[9:0];

assign trunc_ln1192_fu_265_p1 = r_V_33_fu_1182_p2[19:0];

assign y_0_V = {{ret_V_fu_1159_p2[24:15]}};

assign y_1_V = trunc_ln708_1_reg_1628;

assign y_2_V = trunc_ln708_2_reg_1633;

assign y_3_V = trunc_ln708_3_reg_1638;

assign y_4_V = trunc_ln708_4_reg_1643;

always @ (posedge ap_clk) begin
    r_V_9_reg_1426[1:0] <= 2'b00;
    r_V_3_reg_1432[0] <= 1'b0;
    r_V_1_reg_1466[0] <= 1'b0;
    r_V_2_reg_1477[2:0] <= 3'b000;
    sext_ln1118_6_reg_1522[2:0] <= 3'b000;
    add_ln1192_6_reg_1542[4:0] <= 5'b00000;
    r_V_37_reg_1572[1:0] <= 2'b00;
    add_ln1192_18_reg_1608[4:0] <= 5'b00000;
end

endmodule //myproject
