<stg><name>lineIntersectGrid</name>


<trans_list>

<trans id="264" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:0  %edge_p2_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_z)

]]></Node>
<StgValue><ssdm name="edge_p2_z_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %edge_p2_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_y)

]]></Node>
<StgValue><ssdm name="edge_p2_y_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %edge_p2_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_x)

]]></Node>
<StgValue><ssdm name="edge_p2_x_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:3  %edge_p1_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_z)

]]></Node>
<StgValue><ssdm name="edge_p1_z_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %edge_p1_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_y)

]]></Node>
<StgValue><ssdm name="edge_p1_y_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:5  %edge_p1_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_x)

]]></Node>
<StgValue><ssdm name="edge_p1_x_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %grid_z_read = call float @_ssdm_op_Read.ap_auto.float(float %grid_z)

]]></Node>
<StgValue><ssdm name="grid_z_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %grid_y_read = call float @_ssdm_op_Read.ap_auto.float(float %grid_y)

]]></Node>
<StgValue><ssdm name="grid_y_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %grid_x_read = call float @_ssdm_op_Read.ap_auto.float(float %grid_x)

]]></Node>
<StgValue><ssdm name="grid_x_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %tmp_i = fsub float %grid_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_1_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_i1 = fsub float %grid_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_1_i3 = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_1_i3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_i5 = fsub float %grid_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %tmp_1_i7 = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_1_i7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %tmp_i = fsub float %grid_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_1_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_i1 = fsub float %grid_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_1_i3 = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_1_i3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_i5 = fsub float %grid_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %tmp_1_i7 = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_1_i7"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="52" st_id="3" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %tmp_i = fsub float %grid_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_1_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_i1 = fsub float %grid_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_1_i3 = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_1_i3"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_i5 = fsub float %grid_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %tmp_1_i7 = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_1_i7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %tmp_i = fsub float %grid_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_1_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_i1 = fsub float %grid_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_1_i3 = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_1_i3"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_i5 = fsub float %grid_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %tmp_1_i7 = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_1_i7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %tmp_i = fsub float %grid_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_1_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_i1 = fsub float %grid_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_1_i3 = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_1_i3"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_i5 = fsub float %grid_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %tmp_1_i7 = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_1_i7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="70" st_id="6" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_i_4 = fadd float %tmp_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_4"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_i2 = fadd float %tmp_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_i6 = fadd float %tmp_i5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_i_4 = fadd float %tmp_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_4"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_i2 = fadd float %tmp_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_i6 = fadd float %tmp_i5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="82" st_id="8" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_i_4 = fadd float %tmp_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_4"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_i2 = fadd float %tmp_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_i6 = fadd float %tmp_i5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="88" st_id="9" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_i_4 = fadd float %tmp_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_4"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_i2 = fadd float %tmp_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_i6 = fadd float %tmp_i5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="94" st_id="10" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_i_4 = fadd float %tmp_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_4"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_i2 = fadd float %tmp_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_i6 = fadd float %tmp_i5, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i6"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="100" st_id="11" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="106" st_id="12" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="112" st_id="13" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="118" st_id="14" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="124" st_id="15" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="130" st_id="16" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="136" st_id="17" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="142" st_id="18" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="148" st_id="19" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="149" st_id="19" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="150" st_id="19" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="151" st_id="19" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="152" st_id="19" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="153" st_id="19" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="154" st_id="20" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="157" st_id="20" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="160" st_id="21" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:51  %max_2 = fdiv float %tmp_i, %tmp_1_i

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:52  %max_5 = fdiv float %tmp_i1, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="max_5"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:53  %max_3 = fdiv float %tmp_i5, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="max_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="166" st_id="22" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="168" st_id="22" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:67  %tmp_4 = fcmp ogt float %max_2, %max_5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="170" st_id="22" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:76  %tmp_7 = fcmp ogt float %max_3, %max_2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="171" st_id="22" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:80  %tmp_10 = fcmp ogt float %max_3, %max_5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="172" st_id="23" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="173" st_id="23" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="174" st_id="23" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="175" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:54  %bitcast_ln27 = bitcast float %max_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="176" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:55  %tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln27, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="177" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:56  %trunc_ln27 = trunc i32 %bitcast_ln27 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="178" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:57  %bitcast_ln27_1 = bitcast float %max_5 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27_1"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:58  %tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln27_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:59  %trunc_ln27_1 = trunc i32 %bitcast_ln27_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln27_1"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:60  %icmp_ln27 = icmp ne i8 %tmp_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:61  %icmp_ln27_1 = icmp eq i23 %trunc_ln27, 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_1"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:62  %or_ln27 = or i1 %icmp_ln27_1, %icmp_ln27

]]></Node>
<StgValue><ssdm name="or_ln27"/></StgValue>
</operation>

<operation id="184" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:63  %icmp_ln27_2 = icmp ne i8 %tmp_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln27_2"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:64  %icmp_ln27_3 = icmp eq i23 %trunc_ln27_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln27_3"/></StgValue>
</operation>

<operation id="186" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:65  %or_ln27_1 = or i1 %icmp_ln27_3, %icmp_ln27_2

]]></Node>
<StgValue><ssdm name="or_ln27_1"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:66  %and_ln27 = and i1 %or_ln27, %or_ln27_1

]]></Node>
<StgValue><ssdm name="and_ln27"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:67  %tmp_4 = fcmp ogt float %max_2, %max_5

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:68  %and_ln27_1 = and i1 %and_ln27, %tmp_4

]]></Node>
<StgValue><ssdm name="and_ln27_1"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:69  %bitcast_ln29 = bitcast float %max_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln29"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:70  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:71  %trunc_ln29 = trunc i32 %bitcast_ln29 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:72  %icmp_ln29 = icmp ne i8 %tmp_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:73  %icmp_ln29_1 = icmp eq i23 %trunc_ln29, 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_1"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:74  %or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29

]]></Node>
<StgValue><ssdm name="or_ln29"/></StgValue>
</operation>

<operation id="196" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:75  %and_ln29 = and i1 %or_ln29, %or_ln27

]]></Node>
<StgValue><ssdm name="and_ln29"/></StgValue>
</operation>

<operation id="197" st_id="23" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:76  %tmp_7 = fcmp ogt float %max_3, %max_2

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:77  %and_ln29_1 = and i1 %and_ln29, %tmp_7

]]></Node>
<StgValue><ssdm name="and_ln29_1"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:78  %max_4 = select i1 %and_ln29_1, float %max_3, float %max_2

]]></Node>
<StgValue><ssdm name="max_4"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:79  %and_ln32 = and i1 %or_ln29, %or_ln27_1

]]></Node>
<StgValue><ssdm name="and_ln32"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:80  %tmp_10 = fcmp ogt float %max_3, %max_5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:81  %and_ln32_1 = and i1 %and_ln32, %tmp_10

]]></Node>
<StgValue><ssdm name="and_ln32_1"/></StgValue>
</operation>

<operation id="203" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:82  %max_6 = select i1 %and_ln32_1, float %max_3, float %max_5

]]></Node>
<StgValue><ssdm name="max_6"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:83  %max = select i1 %and_ln27_1, float %max_4, float %max_6

]]></Node>
<StgValue><ssdm name="max"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="205" st_id="24" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="208" st_id="25" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="211" st_id="26" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %min = fdiv float %tmp_i_4, %tmp_1_i

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="212" st_id="26" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %min_3 = fdiv float %tmp_i2, %tmp_1_i3

]]></Node>
<StgValue><ssdm name="min_3"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %min_1 = fdiv float %tmp_i6, %tmp_1_i7

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="214" st_id="27" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34  %tmp_2 = fcmp olt float %min, %min_3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="215" st_id="27" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:43  %tmp_5 = fcmp olt float %min_1, %min

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %tmp_8 = fcmp olt float %min_1, %min_3

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="217" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:21  %bitcast_ln39 = bitcast float %min to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln39"/></StgValue>
</operation>

<operation id="218" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:22  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln39, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="219" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:23  %trunc_ln39 = trunc i32 %bitcast_ln39 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="220" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:24  %bitcast_ln39_1 = bitcast float %min_3 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln39_1"/></StgValue>
</operation>

<operation id="221" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:25  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln39_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="222" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:26  %trunc_ln39_1 = trunc i32 %bitcast_ln39_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln39_1"/></StgValue>
</operation>

<operation id="223" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:27  %icmp_ln39 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="224" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:28  %icmp_ln39_1 = icmp eq i23 %trunc_ln39, 0

]]></Node>
<StgValue><ssdm name="icmp_ln39_1"/></StgValue>
</operation>

<operation id="225" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29  %or_ln39 = or i1 %icmp_ln39_1, %icmp_ln39

]]></Node>
<StgValue><ssdm name="or_ln39"/></StgValue>
</operation>

<operation id="226" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:30  %icmp_ln39_2 = icmp ne i8 %tmp_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln39_2"/></StgValue>
</operation>

<operation id="227" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:31  %icmp_ln39_3 = icmp eq i23 %trunc_ln39_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln39_3"/></StgValue>
</operation>

<operation id="228" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %or_ln39_1 = or i1 %icmp_ln39_3, %icmp_ln39_2

]]></Node>
<StgValue><ssdm name="or_ln39_1"/></StgValue>
</operation>

<operation id="229" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %and_ln39 = and i1 %or_ln39, %or_ln39_1

]]></Node>
<StgValue><ssdm name="and_ln39"/></StgValue>
</operation>

<operation id="230" st_id="28" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:34  %tmp_2 = fcmp olt float %min, %min_3

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="231" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %and_ln39_1 = and i1 %and_ln39, %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln39_1"/></StgValue>
</operation>

<operation id="232" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:36  %bitcast_ln41 = bitcast float %min_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln41"/></StgValue>
</operation>

<operation id="233" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:37  %tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln41, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="234" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:38  %trunc_ln41 = trunc i32 %bitcast_ln41 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="235" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:39  %icmp_ln41 = icmp ne i8 %tmp_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="236" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:40  %icmp_ln41_1 = icmp eq i23 %trunc_ln41, 0

]]></Node>
<StgValue><ssdm name="icmp_ln41_1"/></StgValue>
</operation>

<operation id="237" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %or_ln41 = or i1 %icmp_ln41_1, %icmp_ln41

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="238" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %and_ln41 = and i1 %or_ln41, %or_ln39

]]></Node>
<StgValue><ssdm name="and_ln41"/></StgValue>
</operation>

<operation id="239" st_id="28" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:43  %tmp_5 = fcmp olt float %min_1, %min

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="240" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:44  %and_ln41_1 = and i1 %and_ln41, %tmp_5

]]></Node>
<StgValue><ssdm name="and_ln41_1"/></StgValue>
</operation>

<operation id="241" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:45  %min_2 = select i1 %and_ln41_1, float %min_1, float %min

]]></Node>
<StgValue><ssdm name="min_2"/></StgValue>
</operation>

<operation id="242" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %and_ln44 = and i1 %or_ln41, %or_ln39_1

]]></Node>
<StgValue><ssdm name="and_ln44"/></StgValue>
</operation>

<operation id="243" st_id="28" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:47  %tmp_8 = fcmp olt float %min_1, %min_3

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48  %and_ln44_1 = and i1 %and_ln44, %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln44_1"/></StgValue>
</operation>

<operation id="245" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:49  %min_4 = select i1 %and_ln44_1, float %min_1, float %min_3

]]></Node>
<StgValue><ssdm name="min_4"/></StgValue>
</operation>

<operation id="246" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:50  %min_7 = select i1 %and_ln39_1, float %min_2, float %min_4

]]></Node>
<StgValue><ssdm name="min_7"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="247" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:84  %bitcast_ln62 = bitcast float %max to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln62"/></StgValue>
</operation>

<operation id="248" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:85  %tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln62, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="249" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:86  %trunc_ln62 = trunc i32 %bitcast_ln62 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln62"/></StgValue>
</operation>

<operation id="250" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:87  %bitcast_ln62_1 = bitcast float %min_7 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln62_1"/></StgValue>
</operation>

<operation id="251" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:88  %tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln62_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="252" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:89  %trunc_ln62_1 = trunc i32 %bitcast_ln62_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln62_1"/></StgValue>
</operation>

<operation id="253" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:90  %icmp_ln62 = icmp ne i8 %tmp_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="254" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:91  %icmp_ln62_1 = icmp eq i23 %trunc_ln62, 0

]]></Node>
<StgValue><ssdm name="icmp_ln62_1"/></StgValue>
</operation>

<operation id="255" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:93  %icmp_ln62_2 = icmp ne i8 %tmp_12, -1

]]></Node>
<StgValue><ssdm name="icmp_ln62_2"/></StgValue>
</operation>

<operation id="256" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:94  %icmp_ln62_3 = icmp eq i23 %trunc_ln62_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln62_3"/></StgValue>
</operation>

<operation id="257" st_id="29" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:97  %tmp_13 = fcmp olt float %max, %min_7

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="258" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:92  %or_ln62 = or i1 %icmp_ln62_1, %icmp_ln62

]]></Node>
<StgValue><ssdm name="or_ln62"/></StgValue>
</operation>

<operation id="259" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:95  %or_ln62_1 = or i1 %icmp_ln62_3, %icmp_ln62_2

]]></Node>
<StgValue><ssdm name="or_ln62_1"/></StgValue>
</operation>

<operation id="260" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:96  %and_ln62 = and i1 %or_ln62, %or_ln62_1

]]></Node>
<StgValue><ssdm name="and_ln62"/></StgValue>
</operation>

<operation id="261" st_id="30" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:97  %tmp_13 = fcmp olt float %max, %min_7

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="262" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:98  %and_ln62_1 = and i1 %and_ln62, %tmp_13

]]></Node>
<StgValue><ssdm name="and_ln62_1"/></StgValue>
</operation>

<operation id="263" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1">
<![CDATA[
_ifconv:99  ret i1 %and_ln62_1

]]></Node>
<StgValue><ssdm name="ret_ln62"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
