<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1078" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1078{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1078{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1078{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_1078{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#t5_1078{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t6_1078{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_1078{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#t8_1078{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t9_1078{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_1078{left:69px;bottom:970px;}
#tb_1078{left:95px;bottom:973px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_1078{left:69px;bottom:947px;}
#td_1078{left:95px;bottom:950px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#te_1078{left:95px;bottom:933px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_1078{left:69px;bottom:907px;}
#tg_1078{left:95px;bottom:910px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_1078{left:69px;bottom:884px;}
#ti_1078{left:95px;bottom:888px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tj_1078{left:69px;bottom:861px;}
#tk_1078{left:95px;bottom:865px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_1078{left:95px;bottom:848px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tm_1078{left:69px;bottom:823px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_1078{left:69px;bottom:807px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#to_1078{left:69px;bottom:780px;}
#tp_1078{left:95px;bottom:784px;letter-spacing:-0.14px;word-spacing:-1.16px;}
#tq_1078{left:95px;bottom:767px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tr_1078{left:69px;bottom:740px;}
#ts_1078{left:95px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_1078{left:95px;bottom:727px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tu_1078{left:69px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_1078{left:69px;bottom:686px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tw_1078{left:69px;bottom:661px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tx_1078{left:69px;bottom:645px;letter-spacing:-0.14px;word-spacing:-1.01px;}
#ty_1078{left:69px;bottom:628px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tz_1078{left:69px;bottom:611px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t10_1078{left:69px;bottom:594px;letter-spacing:-0.14px;}
#t11_1078{left:69px;bottom:544px;letter-spacing:-0.1px;}
#t12_1078{left:154px;bottom:544px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t13_1078{left:69px;bottom:520px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#t14_1078{left:69px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t15_1078{left:69px;bottom:479px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_1078{left:682px;bottom:479px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t17_1078{left:69px;bottom:462px;letter-spacing:-0.16px;}
#t18_1078{left:121px;bottom:462px;}
#t19_1078{left:128px;bottom:462px;letter-spacing:-0.16px;word-spacing:-0.93px;}
#t1a_1078{left:210px;bottom:462px;letter-spacing:-0.17px;word-spacing:-0.89px;}
#t1b_1078{left:69px;bottom:445px;letter-spacing:-0.13px;word-spacing:-0.55px;}
#t1c_1078{left:69px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1d_1078{left:69px;bottom:404px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1e_1078{left:69px;bottom:387px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1f_1078{left:69px;bottom:363px;letter-spacing:-0.13px;}
#t1g_1078{left:95px;bottom:363px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t1h_1078{left:95px;bottom:346px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1i_1078{left:95px;bottom:329px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1j_1078{left:69px;bottom:305px;letter-spacing:-0.14px;}
#t1k_1078{left:95px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1l_1078{left:95px;bottom:288px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1m_1078{left:69px;bottom:263px;letter-spacing:-0.14px;}
#t1n_1078{left:95px;bottom:263px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1o_1078{left:95px;bottom:247px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1p_1078{left:69px;bottom:222px;letter-spacing:-0.15px;}
#t1q_1078{left:95px;bottom:222px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t1r_1078{left:95px;bottom:205px;letter-spacing:-0.16px;word-spacing:-0.55px;}
#t1s_1078{left:95px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1t_1078{left:95px;bottom:172px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1u_1078{left:69px;bottom:147px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1v_1078{left:69px;bottom:130px;letter-spacing:-0.14px;word-spacing:-0.52px;}

.s1_1078{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1078{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1078{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1078{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s5_1078{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_1078{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1078" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1078Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1078" style="-webkit-user-select: none;"><object width="935" height="1210" data="1078/1078.svg" type="image/svg+xml" id="pdf1078" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1078" class="t s1_1078">29-16 </span><span id="t2_1078" class="t s1_1078">Vol. 3C </span>
<span id="t3_1078" class="t s2_1078">VMX SUPPORT FOR ADDRESS TRANSLATION </span>
<span id="t4_1078" class="t s3_1078">In addition, a guest-physical address is eligible for sub-page write permissions only if it is mapped using a 4-KByte </span>
<span id="t5_1078" class="t s3_1078">page and bit 61 (sub-page write permissions) of the EPT PTE used to map the page is 1. (Guest-physical addresses </span>
<span id="t6_1078" class="t s3_1078">mapped with larger pages are not eligible for sub-page write permissions.) </span>
<span id="t7_1078" class="t s3_1078">For some memory accesses, the processor ignores bit 61 in an EPT PTE used to map a 4-KByte page and does not </span>
<span id="t8_1078" class="t s3_1078">apply sub-page write permissions to the access. (In such a case, the access causes an EPT violation when indicated </span>
<span id="t9_1078" class="t s3_1078">by the conditions given in Section 29.3.3.2.) Sub-page write permissions never apply to the following accesses: </span>
<span id="ta_1078" class="t s4_1078">• </span><span id="tb_1078" class="t s3_1078">A write access performed within a transactional region. </span>
<span id="tc_1078" class="t s4_1078">• </span><span id="td_1078" class="t s3_1078">A write access by an enclave to an address within the enclave's ELRANGE. (Sub-page write permissions may </span>
<span id="te_1078" class="t s3_1078">apply to write accesses by an enclaves to addresses outside its ELRANGE.) </span>
<span id="tf_1078" class="t s4_1078">• </span><span id="tg_1078" class="t s3_1078">A write access to the enclave page cache (EPC) by an Intel SGX instruction. </span>
<span id="th_1078" class="t s4_1078">• </span><span id="ti_1078" class="t s3_1078">A write access to a guest paging structure to update an accessed or dirty flag. </span>
<span id="tj_1078" class="t s4_1078">• </span><span id="tk_1078" class="t s3_1078">Processor accesses to guest paging-structure entries when accessed and dirty flags for EPT are enabled (such </span>
<span id="tl_1078" class="t s3_1078">accesses are treated as writes with regard to EPT violations). </span>
<span id="tm_1078" class="t s3_1078">There are additional accesses to which sub-page write permissions might not be applied (behavior is model- </span>
<span id="tn_1078" class="t s3_1078">specific). The following items enumerate examples: </span>
<span id="to_1078" class="t s4_1078">• </span><span id="tp_1078" class="t s3_1078">A write access that crosses two 4-KByte pages. In this case, sub-page permissions may be applied to neither or </span>
<span id="tq_1078" class="t s3_1078">to only one of the pages. (There is no write to either page unless the write is allowed to both pages.) </span>
<span id="tr_1078" class="t s4_1078">• </span><span id="ts_1078" class="t s3_1078">A write access by an instruction that performs multiple write accesses (sub-page write permissions are </span>
<span id="tt_1078" class="t s3_1078">intended principally for basic instructions such as AND, MOV, OR, TEST, XCHG, and XOR). </span>
<span id="tu_1078" class="t s3_1078">If a guest-physical address is eligible for sub-page write permissions, the processor determines whether to allow </span>
<span id="tv_1078" class="t s3_1078">write to the address using the process described in Section 29.3.4.2. </span>
<span id="tw_1078" class="t s3_1078">If a guest-physical address is eligible for sub-page write permissions and that address translates to an address on </span>
<span id="tx_1078" class="t s3_1078">the APIC-access page (see Section 30.4), the processor may treat a write access to the address as if the “virtualize </span>
<span id="ty_1078" class="t s3_1078">APIC accesses” VM-execution control were 0. For that reason, it is recommended that software not configure any </span>
<span id="tz_1078" class="t s3_1078">guest-physical address that translates to an address on the APIC-access page to be eligible for sub-page write </span>
<span id="t10_1078" class="t s3_1078">permissions. </span>
<span id="t11_1078" class="t s5_1078">29.3.4.2 </span><span id="t12_1078" class="t s5_1078">Determining an Access’s Sub-Page Write Permission </span>
<span id="t13_1078" class="t s3_1078">Sub-page write permissions control write accesses individually to each of the 32 128-byte sub-pages of a 4-KByte </span>
<span id="t14_1078" class="t s3_1078">page. Bits 11:7 of guest-physical address identify the sub-page. </span>
<span id="t15_1078" class="t s3_1078">For each guest-physical address eligible for sub-page write permissions, there is a 64-bit </span><span id="t16_1078" class="t s6_1078">sub-page permission </span>
<span id="t17_1078" class="t s6_1078">vector </span><span id="t18_1078" class="t s3_1078">(</span><span id="t19_1078" class="t s6_1078">SPP vector</span><span id="t1a_1078" class="t s3_1078">). All addresses on a 4-KByte page use the same SPP vector. If an address’s sub-page number </span>
<span id="t1b_1078" class="t s3_1078">(bits 11:7 of the address) is S, writes to address are allowed if and only if bit 2S of the sub-page permission is set </span>
<span id="t1c_1078" class="t s3_1078">to 1. (The bits at odd positions in a SPP vector are not used and must be zero.) </span>
<span id="t1d_1078" class="t s3_1078">Each page’s SPP vector is located in memory. For a write to a guest-physical address eligible for sub-page write </span>
<span id="t1e_1078" class="t s3_1078">permissions, the processor uses the following process to locate the address’s SPP vector: </span>
<span id="t1f_1078" class="t s3_1078">1. </span><span id="t1g_1078" class="t s3_1078">The SPPTP (sub-page-permission-table pointer) VM-execution control field contains the physical address of the </span>
<span id="t1h_1078" class="t s3_1078">4-KByte root SPP table (SSPL4 table). Bits 47:39 of the guest-physical address identify a 64-bit entry in that </span>
<span id="t1i_1078" class="t s3_1078">table, called an SPPL4E. </span>
<span id="t1j_1078" class="t s3_1078">2. </span><span id="t1k_1078" class="t s3_1078">A 4-KByte SPPL3 table is located at the physical address in the selected SPPL4E. Bits 38:30 of the guest- </span>
<span id="t1l_1078" class="t s3_1078">physical address identify a 64-bit entry in that table, called an SPPL3E. </span>
<span id="t1m_1078" class="t s3_1078">3. </span><span id="t1n_1078" class="t s3_1078">A 4-KByte SPPL2 table is located at the physical address in the selected SPPL3E. Bits 29:21 of the guest- </span>
<span id="t1o_1078" class="t s3_1078">physical address identify a 64-bit entry in that table, called an SPPL2E. </span>
<span id="t1p_1078" class="t s3_1078">4. </span><span id="t1q_1078" class="t s3_1078">A 4-KByte SPP-vector table (SSPL1 table) is located at the physical address in the selected SPPL2E. Bits 20:12 </span>
<span id="t1r_1078" class="t s3_1078">of the guest-physical address identify the 64-bit SPP vector for the address. As noted earlier, bit 2S of the sub- </span>
<span id="t1s_1078" class="t s3_1078">page permission vector determines whether the address may be written, where S is the value of address </span>
<span id="t1t_1078" class="t s3_1078">bits 11:7. </span>
<span id="t1u_1078" class="t s3_1078">(The memory type used to access these tables is reported in bits 53:50 of the IA32_VMX_BASIC MSR. See </span>
<span id="t1v_1078" class="t s3_1078">Appendix A.1.) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
