// Seed: 3257373465
module module_0 (
    input  tri0 id_0,
    input  tri1 id_1,
    input  wire id_2,
    output tri0 id_3
);
  wire id_5;
  wor  id_6;
  assign id_5 = 1'h0;
  assign module_1.id_14 = 0;
  assign id_6 = id_1;
  wire id_7;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    output wire id_3,
    output wire id_4,
    input tri0 id_5,
    input wor id_6,
    input tri0 id_7,
    output supply0 id_8,
    output tri1 id_9,
    input wand id_10,
    input uwire id_11,
    output tri0 id_12,
    output wor id_13,
    input supply1 id_14
);
  assign id_9 = 1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_11,
      id_4
  );
  always begin : LABEL_0
    disable id_16;
  end
endmodule
