{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Full Version " "Info: Version 10.1 Build 153 11/29/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 21:46:11 2015 " "Info: Processing started: Thu Nov 26 21:46:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CommModem -c CommModem " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CommModem -c CommModem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hamming_encoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hamming_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hamm_encoder " "Info: Found entity 1: hamm_encoder" {  } { { "hamming_Encoder.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/hamming_Encoder.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hamming_decoder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hamming_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 hamm_decoder " "Info: Found entity 1: hamm_decoder" {  } { { "hamming_Decoder.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/hamming_Decoder.v" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commmodem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file commmodem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CommModem " "Info: Found entity 1: CommModem" {  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkGen " "Info: Found entity 1: ClkGen" {  } { { "ClkGen.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/ClkGen.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CommModem " "Info: Elaborating entity \"CommModem\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_received CommModem.v(86) " "Warning (10036): Verilog HDL or VHDL warning at CommModem.v(86): object \"temp_received\" assigned a value but never read" {  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkGen ClkGen:cg " "Info: Elaborating entity \"ClkGen\" for hierarchy \"ClkGen:cg\"" {  } { { "CommModem.v" "cg" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClkGen.v(46) " "Warning (10230): Verilog HDL assignment warning at ClkGen.v(46): truncated value with size 32 to match size of target (4)" {  } { { "ClkGen.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/ClkGen.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ClkGen.v(126) " "Warning (10230): Verilog HDL assignment warning at ClkGen.v(126): truncated value with size 32 to match size of target (4)" {  } { { "ClkGen.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/ClkGen.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ClkGen.v(148) " "Warning (10230): Verilog HDL assignment warning at ClkGen.v(148): truncated value with size 32 to match size of target (9)" {  } { { "ClkGen.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/ClkGen.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hamm_encoder hamm_encoder:test_encoder2 " "Info: Elaborating entity \"hamm_encoder\" for hierarchy \"hamm_encoder:test_encoder2\"" {  } { { "CommModem.v" "test_encoder2" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hamm_decoder hamm_decoder:test_decoder2 " "Info: Elaborating entity \"hamm_decoder\" for hierarchy \"hamm_decoder:test_decoder2\"" {  } { { "CommModem.v" "test_decoder2" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "error\[0\] " "Warning (15610): No output dependent on input pin \"error\[0\]\"" {  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "error\[1\] " "Warning (15610): No output dependent on input pin \"error\[1\]\"" {  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "error\[2\] " "Warning (15610): No output dependent on input pin \"error\[2\]\"" {  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "error\[3\] " "Warning (15610): No output dependent on input pin \"error\[3\]\"" {  } { { "CommModem.v" "" { Text "C:/Users/thinkpad/Documents/GitHub/DSP_Verilog/verilog/CommModem.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "56 " "Info: Implemented 56 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Info: Implemented 10 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Info: Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 21:46:12 2015 " "Info: Processing ended: Thu Nov 26 21:46:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
