0.7
2020.2
Nov 14 2025
19:37:27
C:/Vivado_Projects/project_1_counter/project_1_counter.sim/sim_1/behav/xsim/glbl.v,1756381829,verilog,,,,glbl,,uvm,,,,,,
C:/Vivado_Projects/project_1_counter/project_1_counter.srcs/sim_1/new/tb_counter.sv,1770153613,systemVerilog,,,,tb_counter,,uvm,../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
C:/Vivado_Projects/project_1_counter/project_1_counter.srcs/sources_1/new/counter_4bit.sv,1770153427,systemVerilog,,C:/Vivado_Projects/project_1_counter/project_1_counter.srcs/sim_1/new/tb_counter.sv,,counter_4bit,,uvm,../../../../../../AMDDesignTools/2025.2/Vivado/data/rsb/busdef,,,,,
