debug=1

[profile]
data=all:all:all           # Monitor data on all CUs and kernels
stall=all:all              # Monitor stalls for all CUs of all kernels
exec=all:all               # Monitor execution times for all compute units
# memory=all                 # Monitor transfers for all memories

[connectivity]
nk = hier_kernel:32:hier_kernel_0.hier_kernel_1.hier_kernel_2.hier_kernel_3.hier_kernel_4.hier_kernel_5.hier_kernel_6.hier_kernel_7.hier_kernel_8.hier_kernel_9.hier_kernel_10.hier_kernel_11.hier_kernel_12.hier_kernel_13.hier_kernel_14.hier_kernel_15.hier_kernel_16.hier_kernel_17.hier_kernel_18.hier_kernel_19.hier_kernel_20.hier_kernel_21.hier_kernel_22.hier_kernel_23.hier_kernel_24.hier_kernel_25.hier_kernel_26.hier_kernel_27.hier_kernel_28.hier_kernel_29.hier_kernel_30.hier_kernel_31

slr=hier_kernel_0:SLR0
slr=hier_kernel_1:SLR0
slr=hier_kernel_2:SLR0
slr=hier_kernel_3:SLR0
slr=hier_kernel_4:SLR0
slr=hier_kernel_5:SLR0
slr=hier_kernel_6:SLR0
slr=hier_kernel_7:SLR0
slr=hier_kernel_8:SLR1
slr=hier_kernel_9:SLR1
slr=hier_kernel_10:SLR1
slr=hier_kernel_11:SLR1
slr=hier_kernel_12:SLR1
slr=hier_kernel_13:SLR1
slr=hier_kernel_14:SLR1
slr=hier_kernel_15:SLR1
slr=hier_kernel_16:SLR2
slr=hier_kernel_17:SLR2
slr=hier_kernel_18:SLR2
slr=hier_kernel_19:SLR2
slr=hier_kernel_20:SLR2
slr=hier_kernel_21:SLR2
slr=hier_kernel_22:SLR2
slr=hier_kernel_23:SLR2
slr=hier_kernel_24:SLR3
slr=hier_kernel_25:SLR3
slr=hier_kernel_26:SLR3
slr=hier_kernel_27:SLR3
slr=hier_kernel_28:SLR3
slr=hier_kernel_29:SLR3
slr=hier_kernel_30:SLR3
slr=hier_kernel_31:SLR3

sp=hier_kernel_0.m_axi_gmem:DDR[0]
sp=hier_kernel_1.m_axi_gmem:DDR[0]
sp=hier_kernel_2.m_axi_gmem:DDR[0]
sp=hier_kernel_3.m_axi_gmem:DDR[0]
sp=hier_kernel_4.m_axi_gmem:DDR[0]
sp=hier_kernel_5.m_axi_gmem:DDR[0]
sp=hier_kernel_6.m_axi_gmem:DDR[0]
sp=hier_kernel_7.m_axi_gmem:DDR[0]
sp=hier_kernel_8.m_axi_gmem:DDR[1]
sp=hier_kernel_9.m_axi_gmem:DDR[1]
sp=hier_kernel_10.m_axi_gmem:DDR[1]
sp=hier_kernel_11.m_axi_gmem:DDR[1]
sp=hier_kernel_12.m_axi_gmem:DDR[1]
sp=hier_kernel_13.m_axi_gmem:DDR[1]
sp=hier_kernel_14.m_axi_gmem:DDR[1]
sp=hier_kernel_15.m_axi_gmem:DDR[1]
sp=hier_kernel_16.m_axi_gmem:DDR[2]
sp=hier_kernel_17.m_axi_gmem:DDR[2]
sp=hier_kernel_18.m_axi_gmem:DDR[2]
sp=hier_kernel_19.m_axi_gmem:DDR[2]
sp=hier_kernel_20.m_axi_gmem:DDR[2]
sp=hier_kernel_21.m_axi_gmem:DDR[2]
sp=hier_kernel_22.m_axi_gmem:DDR[2]
sp=hier_kernel_23.m_axi_gmem:DDR[2]
sp=hier_kernel_24.m_axi_gmem:DDR[3]
sp=hier_kernel_25.m_axi_gmem:DDR[3]
sp=hier_kernel_26.m_axi_gmem:DDR[3]
sp=hier_kernel_27.m_axi_gmem:DDR[3]
sp=hier_kernel_28.m_axi_gmem:DDR[3]
sp=hier_kernel_29.m_axi_gmem:DDR[3]
sp=hier_kernel_30.m_axi_gmem:DDR[3]
sp=hier_kernel_31.m_axi_gmem:DDR[3]