INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Sun Dec  4 20:12:13 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : covariance
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.082ns  (required time - arrival time)
  Source:                 c_LSQ_data/loadQ/conflictPReg_0_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_data/loadQ/dataQ_0_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.320ns  (logic 0.942ns (14.904%)  route 5.378ns (85.096%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.341ns = ( 5.341 - 4.000 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5792, unset)         1.710     1.710    c_LSQ_data/loadQ/clk
    SLICE_X105Y99        FDRE                                         r  c_LSQ_data/loadQ/conflictPReg_0_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y99        FDRE (Prop_fdre_C_Q)         0.269     1.979 f  c_LSQ_data/loadQ/conflictPReg_0_1_reg/Q
                         net (fo=3, routed)           0.610     2.589    c_LSQ_data/loadQ/conflictPReg_0_1
    SLICE_X104Y107       LUT5 (Prop_lut5_I4_O)        0.053     2.642 r  c_LSQ_data/loadQ/dataQ_0[31]_i_24/O
                         net (fo=1, routed)           0.539     3.181    c_LSQ_data/loadQ/dataQ_0[31]_i_24_n_0
    SLICE_X102Y113       LUT5 (Prop_lut5_I4_O)        0.053     3.234 r  c_LSQ_data/loadQ/dataQ_0[31]_i_23/O
                         net (fo=1, routed)           0.587     3.821    c_LSQ_data/loadQ/dataQ_0[31]_i_23_n_0
    SLICE_X97Y115        LUT6 (Prop_lut6_I5_O)        0.053     3.874 f  c_LSQ_data/loadQ/dataQ_0[31]_i_18/O
                         net (fo=143, routed)         0.827     4.701    c_LSQ_data/loadQ/dataQ_0[31]_i_18_n_0
    SLICE_X92Y125        LUT2 (Prop_lut2_I1_O)        0.053     4.754 f  c_LSQ_data/loadQ/dataKnown_0_i_29/O
                         net (fo=2, routed)           0.353     5.107    c_LSQ_data/loadQ/dataKnown_0_i_29_n_0
    SLICE_X90Y125        LUT6 (Prop_lut6_I3_O)        0.053     5.160 r  c_LSQ_data/loadQ/dataKnown_0_i_15/O
                         net (fo=1, routed)           0.290     5.450    c_LSQ_data/loadQ/dataKnown_0_i_15_n_0
    SLICE_X89Y124        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     5.752 r  c_LSQ_data/loadQ/dataKnown_0_reg_i_6/CO[3]
                         net (fo=1, routed)           0.756     6.508    c_LSQ_data/loadQ/_T_92339
    SLICE_X88Y130        LUT5 (Prop_lut5_I3_O)        0.053     6.561 r  c_LSQ_data/loadQ/dataKnown_0_i_3/O
                         net (fo=36, routed)          0.450     7.010    c_LSQ_data/loadQ/bypassRequest_0
    SLICE_X88Y132        LUT3 (Prop_lut3_I2_O)        0.053     7.063 r  c_LSQ_data/loadQ/dataQ_0[31]_i_1/O
                         net (fo=32, routed)          0.967     8.030    c_LSQ_data/loadQ/dataQ_0[31]_i_1_n_0
    SLICE_X83Y147        FDRE                                         r  c_LSQ_data/loadQ/dataQ_0_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=5792, unset)         1.341     5.341    c_LSQ_data/loadQ/clk
    SLICE_X83Y147        FDRE                                         r  c_LSQ_data/loadQ/dataQ_0_reg[11]/C
                         clock pessimism              0.010     5.351    
                         clock uncertainty           -0.035     5.316    
    SLICE_X83Y147        FDRE (Setup_fdre_C_R)       -0.367     4.949    c_LSQ_data/loadQ/dataQ_0_reg[11]
  -------------------------------------------------------------------
                         required time                          4.949    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                 -3.082    




