static void F_1 ( T_1 V_1 )\r\n{\r\nT_2 V_2 ;\r\nV_2 = F_2 ( NULL , L_1 , V_1 ) ;\r\nif ( F_3 ( V_2 ) && V_2 != V_3 ) {\r\nF_4 ( V_4 L_2 ) ;\r\n}\r\n}\r\nstatic int F_5 ( struct V_5 * V_6 ,\r\nunsigned long V_7 , void * V_8 )\r\n{\r\nF_1 ( V_9 ) ;\r\nreturn V_10 ;\r\n}\r\nstatic int F_6 ( T_1 V_1 )\r\n{\r\n#ifdef F_7\r\nif ( V_1 == V_11 ) {\r\nif ( ! V_12 )\r\nreturn - V_13 ;\r\nF_8 ( V_12 ) ;\r\n}\r\nF_9 () ;\r\n#endif\r\nF_4 (KERN_INFO PREFIX L_3 ,\r\nacpi_state) ;\r\nF_10 ( V_1 ) ;\r\nF_11 ( V_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic bool F_12 ( T_3 V_14 )\r\n{\r\nT_2 V_2 ;\r\nT_3 V_15 , V_16 ;\r\nV_2 = F_13 ( V_14 , & V_15 , & V_16 ) ;\r\nreturn F_14 ( V_2 ) && ( ! V_17\r\n|| ( V_18 . V_19 . V_20\r\n&& V_18 . V_21 . V_20 ) ) ;\r\n}\r\nT_1 F_15 ( void )\r\n{\r\nreturn V_22 ;\r\n}\r\nvoid T_4 F_16 ( void )\r\n{\r\nV_23 = true ;\r\n}\r\nvoid T_4 F_17 ( void )\r\n{\r\nV_24 = true ;\r\n}\r\nvoid T_4 F_18 ( void )\r\n{\r\nV_25 = true ;\r\n}\r\nstatic int T_4 F_19 ( const struct V_26 * V_27 )\r\n{\r\nF_18 () ;\r\nreturn 0 ;\r\n}\r\nstatic int T_4 F_20 ( const struct V_26 * V_27 )\r\n{\r\nF_16 () ;\r\nreturn 0 ;\r\n}\r\nstatic void T_4 F_21 ( void )\r\n{\r\nint V_28 ;\r\nif ( F_22 ( V_29 , & V_28 , NULL , NULL ) && V_28 >= 2012 )\r\nF_17 () ;\r\nF_23 ( V_30 ) ;\r\n}\r\nstatic int F_24 ( void )\r\n{\r\nF_25 () ;\r\nF_26 () ;\r\nF_27 () ;\r\nreturn 0 ;\r\n}\r\nstatic int F_28 ( void )\r\n{\r\nF_24 () ;\r\nreturn F_29 () ;\r\n}\r\nstatic int F_30 ( void )\r\n{\r\nint error = F_6 ( V_22 ) ;\r\nif ( error )\r\nV_22 = V_31 ;\r\nreturn error ;\r\n}\r\nstatic int F_31 ( void )\r\n{\r\nint error = F_30 () ;\r\nif ( ! error )\r\nerror = F_28 () ;\r\nreturn error ;\r\n}\r\nstatic int F_32 ( struct V_32 * V_33 , void * V_34 )\r\n{\r\nstruct V_35 * V_32 = F_33 ( V_33 ) ;\r\nconst char * V_36 = F_34 ( V_32 ) ;\r\nreturn ! strcmp ( V_36 , V_37 ) ;\r\n}\r\nstatic void F_35 ( void )\r\n{\r\nstruct V_32 * V_38 ;\r\nT_1 V_1 = V_22 ;\r\nF_36 () ;\r\nF_37 () ;\r\nif ( V_1 == V_31 )\r\nreturn;\r\nF_4 (KERN_INFO PREFIX L_4 ,\r\nacpi_state) ;\r\nF_38 ( V_1 ) ;\r\nF_39 ( V_1 ) ;\r\nF_8 ( ( V_39 ) 0 ) ;\r\nV_22 = V_31 ;\r\nF_40 () ;\r\nif ( ! V_40 )\r\nreturn;\r\nV_40 = false ;\r\nV_38 = F_41 ( & V_41 , NULL , NULL ,\r\nF_32 ) ;\r\nif ( V_38 ) {\r\nF_42 ( V_38 , 0 ) ;\r\nF_43 ( V_38 ) ;\r\n}\r\n}\r\nstatic void F_44 ( T_1 V_1 )\r\n{\r\nV_22 = V_1 ;\r\nF_1 ( V_22 ) ;\r\nF_45 () ;\r\n}\r\nstatic void F_46 ( void )\r\n{\r\nF_47 () ;\r\nV_22 = V_31 ;\r\nF_1 ( V_22 ) ;\r\n}\r\nstatic inline void F_21 ( void ) {}\r\nstatic int F_48 ( T_5 V_42 )\r\n{\r\nT_1 V_1 = V_43 [ V_42 ] ;\r\nint error ;\r\nerror = ( V_23 || V_24 ) ? 0 : F_49 () ;\r\nif ( error )\r\nreturn error ;\r\nif ( ! V_44 [ V_1 ] ) {\r\nF_50 ( L_5 , V_1 ) ;\r\nreturn - V_45 ;\r\n}\r\nF_44 ( V_1 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_51 ( T_5 V_42 )\r\n{\r\nT_2 V_2 = V_46 ;\r\nT_1 V_1 = V_22 ;\r\nint error ;\r\nF_9 () ;\r\nF_52 ( F_53 ( L_6 ) , V_1 , true ) ;\r\nswitch ( V_1 ) {\r\ncase V_47 :\r\nF_54 () ;\r\nV_2 = F_55 ( V_1 ) ;\r\nbreak;\r\ncase V_11 :\r\nif ( ! V_48 )\r\nreturn - V_45 ;\r\nerror = V_48 () ;\r\nif ( error )\r\nreturn error ;\r\nF_56 ( V_49 L_7 ) ;\r\nbreak;\r\n}\r\nF_52 ( F_53 ( L_6 ) , V_1 , false ) ;\r\nF_57 ( V_50 , 1 ) ;\r\nF_58 ( V_1 ) ;\r\nif ( F_14 ( V_2 ) && ( V_1 == V_11 ) ) {\r\nT_6 V_51 = V_52 ;\r\nF_59 ( V_53 , & V_51 ) ;\r\nif ( V_51 & V_54 ) {\r\nF_60 ( V_53 ) ;\r\nV_40 = true ;\r\n}\r\n}\r\nF_25 () ;\r\nF_61 () ;\r\nF_62 () ;\r\nreturn F_14 ( V_2 ) ? 0 : - V_13 ;\r\n}\r\nstatic int F_63 ( T_5 V_42 )\r\n{\r\nT_1 V_1 ;\r\nswitch ( V_42 ) {\r\ncase V_55 :\r\ncase V_56 :\r\ncase V_57 :\r\nV_1 = V_43 [ V_42 ] ;\r\nreturn V_44 [ V_1 ] ;\r\ndefault:\r\nreturn 0 ;\r\n}\r\n}\r\nstatic int F_64 ( T_5 V_42 )\r\n{\r\nint error = F_48 ( V_42 ) ;\r\nif ( ! error )\r\nerror = F_30 () ;\r\nreturn error ;\r\n}\r\nstatic int F_65 ( void )\r\n{\r\nF_45 () ;\r\nreturn 0 ;\r\n}\r\nstatic int F_66 ( void )\r\n{\r\nF_10 ( V_31 ) ;\r\nF_67 () ;\r\nF_26 () ;\r\nF_68 ( V_18 . V_58 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_69 ( void )\r\n{\r\nF_38 ( V_31 ) ;\r\nF_70 ( V_18 . V_58 ) ;\r\nF_71 () ;\r\n}\r\nstatic void F_72 ( void )\r\n{\r\nF_47 () ;\r\n}\r\nstatic void F_73 ( void )\r\n{\r\nint V_59 ;\r\nfor ( V_59 = V_47 ; V_59 < V_60 ; V_59 ++ )\r\nif ( F_12 ( V_59 ) )\r\nV_44 [ V_59 ] = 1 ;\r\nF_74 ( V_25 ?\r\n& V_61 : & V_62 ) ;\r\nF_75 ( & V_63 ) ;\r\n}\r\nstatic inline void F_73 ( void ) {}\r\nvoid T_4 F_76 ( void )\r\n{\r\nV_64 = true ;\r\n}\r\nstatic int F_77 ( void )\r\n{\r\nint error ;\r\nerror = V_23 ? 0 : F_49 () ;\r\nif ( ! error )\r\nF_44 ( V_60 ) ;\r\nreturn error ;\r\n}\r\nstatic int F_78 ( void )\r\n{\r\nT_2 V_2 = V_46 ;\r\nF_9 () ;\r\nV_2 = F_55 ( V_60 ) ;\r\nF_58 ( V_60 ) ;\r\nreturn F_14 ( V_2 ) ? 0 : - V_13 ;\r\n}\r\nstatic void F_79 ( void )\r\n{\r\nF_80 () ;\r\nF_58 ( V_60 ) ;\r\nif ( V_65 && V_66 != V_65 -> V_67 )\r\nF_81 ( L_8 ) ;\r\nF_62 () ;\r\nF_61 () ;\r\n}\r\nstatic void F_82 ( void )\r\n{\r\nF_36 () ;\r\nF_71 () ;\r\n}\r\nstatic int F_83 ( void )\r\n{\r\nint error ;\r\nF_1 ( V_60 ) ;\r\nerror = F_6 ( V_60 ) ;\r\nif ( ! error ) {\r\nif ( ! V_23 )\r\nerror = F_49 () ;\r\nif ( ! error ) {\r\nV_22 = V_60 ;\r\nF_45 () ;\r\n}\r\n}\r\nreturn error ;\r\n}\r\nstatic void F_84 ( void )\r\n{\r\nif ( ! F_12 ( V_60 ) )\r\nreturn;\r\nF_85 ( V_25 ?\r\n& V_68 : & V_69 ) ;\r\nV_44 [ V_60 ] = 1 ;\r\nif ( V_64 )\r\nreturn;\r\nF_86 ( V_70 , 1 , (struct V_71 * * ) & V_65 ) ;\r\nif ( V_65 )\r\nV_66 = V_65 -> V_67 ;\r\n}\r\nstatic inline void F_84 ( void ) {}\r\nstatic void F_87 ( void )\r\n{\r\nF_6 ( V_9 ) ;\r\nF_25 () ;\r\nF_26 () ;\r\n}\r\nstatic void F_88 ( void )\r\n{\r\nF_4 ( V_72 L_9 , V_73 ) ;\r\nF_89 () ;\r\nF_55 ( V_9 ) ;\r\n}\r\nint T_4 F_90 ( void )\r\n{\r\nchar V_74 [ V_75 * 3 + 1 ] ;\r\nchar * V_76 = V_74 ;\r\nint V_59 ;\r\nF_21 () ;\r\nV_44 [ V_31 ] = 1 ;\r\nF_73 () ;\r\nF_84 () ;\r\nif ( F_12 ( V_9 ) ) {\r\nV_44 [ V_9 ] = 1 ;\r\nV_77 = F_87 ;\r\nV_78 = F_88 ;\r\n}\r\nV_74 [ 0 ] = 0 ;\r\nfor ( V_59 = 0 ; V_59 < V_75 ; V_59 ++ ) {\r\nif ( V_44 [ V_59 ] )\r\nV_76 += sprintf ( V_76 , L_10 , V_59 ) ;\r\n}\r\nF_56 ( V_49 L_11 , V_74 ) ;\r\nF_91 ( & V_79 ) ;\r\nreturn 0 ;\r\n}
