From ff1b8be21cd157772a1afb6a653990eb7fa0c322 Mon Sep 17 00:00:00 2001
From: Dmitri Epshtein <dima@marvell.com>
Date: Thu, 17 Oct 2013 11:13:38 -0400
Subject: [PATCH 1040/1825] pp2: add HWF_SYNC bit definition in TX descriptor

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit 42ac9e3c22b40a114f24b7b80c74f78f36860bd1

Change-Id: I46337a35361960345751aa351f09af3a98084ddc
Signed-off-by: Dmitri Epshtein <dima@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/3792
Reviewed-by: Uri Eliyahu <uriel@marvell.com>
Tested-by: Star_Automation <star@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 arch/arm/plat-armada/mv_hal/pp2/gbe/mvPp2GbeRegs.h |   12 ++++++++++++
 1 files changed, 12 insertions(+), 0 deletions(-)

diff --git a/arch/arm/plat-armada/mv_hal/pp2/gbe/mvPp2GbeRegs.h b/arch/arm/plat-armada/mv_hal/pp2/gbe/mvPp2GbeRegs.h
index a1671c1..a7fe021 100644
--- a/arch/arm/plat-armada/mv_hal/pp2/gbe/mvPp2GbeRegs.h
+++ b/arch/arm/plat-armada/mv_hal/pp2/gbe/mvPp2GbeRegs.h
@@ -697,9 +697,21 @@ typedef struct pp2_tx_desc {
 #define PP2_TX_IP_CSUM_DISABLE_BIT		15
 #define PP2_TX_IP_CSUM_DISABLE_MASK		(1 << PP2_TX_IP_CSUM_DISABLE_BIT)
 
+/* 3 bits: 16..18 */
 #define PP2_TX_POOL_INDEX_OFFS			16
 #define PP2_TX_POOL_INDEX_MASK			(7 << PP2_TX_POOL_INDEX_OFFS)
 
+/* bit 19 - Reserved */
+
+#define PP2_TX_PKT_OFFS_9_BIT			20
+#define PP2_TX_PKT_OFFS_9_MASK			(1 << PP2_TX__PKT_OFFS_9_BIT)
+
+#define PP2_TX_HWF_SYNC_BIT                     21
+#define PP2_TX_HWF_SYNC_MASK	                (1 << PP2_TX_HWF_SYNC_BIT)
+
+#define PP2_TX_HWF_BIT                          22
+#define PP2_TX_HWF_MASK	                        (1 << PP2_TX_HWF_BIT)
+
 #define PP2_TX_PADDING_DISABLE_BIT		23
 #define PP2_TX_PADDING_DISABLE_MASK		(1 << PP2_TX_PADDING_DISABLE_BIT)
 
-- 
1.7.5.4

