<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p397" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_397{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_397{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_397{left:491px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_397{left:70px;bottom:306px;letter-spacing:0.13px;}
#t5_397{left:152px;bottom:306px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_397{left:70px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_397{left:70px;bottom:266px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#t8_397{left:70px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_397{left:70px;bottom:232px;letter-spacing:-0.16px;}
#ta_397{left:70px;bottom:174px;letter-spacing:0.13px;}
#tb_397{left:152px;bottom:174px;letter-spacing:0.14px;word-spacing:0.01px;}
#tc_397{left:70px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_397{left:70px;bottom:125px;letter-spacing:-0.14px;}
#te_397{left:96px;bottom:125px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tf_397{left:76px;bottom:1039px;letter-spacing:-0.14px;}
#tg_397{left:293px;bottom:1039px;letter-spacing:-0.11px;}
#th_397{left:671px;bottom:1039px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_397{left:76px;bottom:1014px;letter-spacing:-0.14px;}
#tj_397{left:293px;bottom:1014px;letter-spacing:-0.11px;}
#tk_397{left:671px;bottom:1014px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_397{left:76px;bottom:990px;letter-spacing:-0.14px;}
#tm_397{left:293px;bottom:990px;letter-spacing:-0.11px;}
#tn_397{left:671px;bottom:990px;letter-spacing:-0.12px;word-spacing:0.01px;}
#to_397{left:76px;bottom:965px;letter-spacing:-0.14px;}
#tp_397{left:293px;bottom:965px;letter-spacing:-0.11px;}
#tq_397{left:671px;bottom:965px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_397{left:76px;bottom:941px;letter-spacing:-0.14px;}
#ts_397{left:293px;bottom:941px;letter-spacing:-0.11px;}
#tt_397{left:671px;bottom:941px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_397{left:76px;bottom:917px;letter-spacing:-0.14px;}
#tv_397{left:293px;bottom:917px;letter-spacing:-0.11px;}
#tw_397{left:671px;bottom:917px;letter-spacing:-0.11px;}
#tx_397{left:671px;bottom:900px;letter-spacing:-0.1px;}
#ty_397{left:76px;bottom:875px;letter-spacing:-0.13px;}
#tz_397{left:76px;bottom:859px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t10_397{left:293px;bottom:875px;letter-spacing:-0.14px;}
#t11_397{left:76px;bottom:834px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t12_397{left:293px;bottom:834px;letter-spacing:-0.12px;}
#t13_397{left:671px;bottom:834px;letter-spacing:-0.12px;}
#t14_397{left:76px;bottom:810px;letter-spacing:-0.14px;}
#t15_397{left:293px;bottom:810px;letter-spacing:-0.11px;}
#t16_397{left:671px;bottom:810px;letter-spacing:-0.12px;}
#t17_397{left:76px;bottom:785px;letter-spacing:-0.14px;}
#t18_397{left:293px;bottom:785px;letter-spacing:-0.11px;}
#t19_397{left:671px;bottom:785px;letter-spacing:-0.12px;}
#t1a_397{left:76px;bottom:761px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1b_397{left:293px;bottom:761px;letter-spacing:-0.12px;}
#t1c_397{left:670px;bottom:761px;letter-spacing:-0.12px;}
#t1d_397{left:76px;bottom:736px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1e_397{left:293px;bottom:736px;letter-spacing:-0.12px;}
#t1f_397{left:464px;bottom:743px;}
#t1g_397{left:671px;bottom:736px;letter-spacing:-0.12px;}
#t1h_397{left:76px;bottom:712px;letter-spacing:-0.14px;}
#t1i_397{left:293px;bottom:712px;letter-spacing:-0.12px;}
#t1j_397{left:569px;bottom:719px;}
#t1k_397{left:671px;bottom:712px;letter-spacing:-0.12px;}
#t1l_397{left:76px;bottom:687px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1m_397{left:293px;bottom:687px;letter-spacing:-0.12px;}
#t1n_397{left:670px;bottom:687px;letter-spacing:-0.12px;}
#t1o_397{left:76px;bottom:663px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1p_397{left:293px;bottom:663px;letter-spacing:-0.12px;}
#t1q_397{left:670px;bottom:663px;letter-spacing:-0.12px;}
#t1r_397{left:76px;bottom:639px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1s_397{left:293px;bottom:639px;letter-spacing:-0.11px;}
#t1t_397{left:670px;bottom:639px;letter-spacing:-0.12px;}
#t1u_397{left:76px;bottom:614px;letter-spacing:-0.14px;}
#t1v_397{left:293px;bottom:614px;letter-spacing:-0.1px;}
#t1w_397{left:671px;bottom:614px;letter-spacing:-0.12px;}
#t1x_397{left:76px;bottom:590px;letter-spacing:-0.14px;}
#t1y_397{left:293px;bottom:590px;letter-spacing:-0.11px;}
#t1z_397{left:671px;bottom:590px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_397{left:76px;bottom:565px;letter-spacing:-0.13px;}
#t21_397{left:76px;bottom:548px;letter-spacing:-0.14px;}
#t22_397{left:293px;bottom:565px;letter-spacing:-0.14px;}
#t23_397{left:76px;bottom:524px;letter-spacing:-0.14px;}
#t24_397{left:293px;bottom:524px;letter-spacing:-0.11px;}
#t25_397{left:671px;bottom:524px;letter-spacing:-0.12px;}
#t26_397{left:76px;bottom:499px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t27_397{left:293px;bottom:499px;letter-spacing:-0.14px;}
#t28_397{left:76px;bottom:475px;letter-spacing:-0.14px;}
#t29_397{left:76px;bottom:455px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2a_397{left:91px;bottom:438px;letter-spacing:-0.11px;}
#t2b_397{left:76px;bottom:419px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2c_397{left:91px;bottom:402px;letter-spacing:-0.11px;}
#t2d_397{left:76px;bottom:382px;letter-spacing:-0.07px;}
#t2e_397{left:91px;bottom:382px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t2f_397{left:91px;bottom:365px;letter-spacing:-0.11px;}
#t2g_397{left:277px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.03px;}
#t2h_397{left:591px;bottom:1086px;letter-spacing:0.13px;}
#t2i_397{left:76px;bottom:1063px;letter-spacing:-0.13px;}
#t2j_397{left:293px;bottom:1063px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2k_397{left:671px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}

.s1_397{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_397{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_397{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_397{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_397{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_397{font-size:11px;font-family:NeoSansIntel_1uk1;color:#000;}
.s7_397{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_397{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_397{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts397" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg397Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg397" style="-webkit-user-select: none;"><object width="935" height="1210" data="397/397.svg" type="image/svg+xml" id="pdf397" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_397" class="t s1_397">Vol. 3A </span><span id="t2_397" class="t s1_397">11-7 </span>
<span id="t3_397" class="t s2_397">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_397" class="t s3_397">11.4.2 </span><span id="t5_397" class="t s3_397">Presence of the Local APIC </span>
<span id="t6_397" class="t s4_397">Beginning with the P6 family processors, the presence or absence of an on-chip local APIC can be detected using </span>
<span id="t7_397" class="t s4_397">the CPUID instruction. When the CPUID instruction is executed with a source operand of 1 in the EAX register, bit 9 </span>
<span id="t8_397" class="t s4_397">of the CPUID feature flags returned in the EDX register indicates the presence (set) or absence (clear) of a local </span>
<span id="t9_397" class="t s4_397">APIC. </span>
<span id="ta_397" class="t s3_397">11.4.3 </span><span id="tb_397" class="t s3_397">Enabling or Disabling the Local APIC </span>
<span id="tc_397" class="t s4_397">The local APIC can be enabled or disabled in either of two ways: </span>
<span id="td_397" class="t s4_397">1. </span><span id="te_397" class="t s4_397">Using the APIC global enable/disable flag in the IA32_APIC_BASE MSR (MSR address 1BH; see Figure 11-5): </span>
<span id="tf_397" class="t s5_397">FEE0 0230H </span><span id="tg_397" class="t s5_397">Interrupt Request Register (IRR); bits 127:96 </span><span id="th_397" class="t s5_397">Read Only. </span>
<span id="ti_397" class="t s5_397">FEE0 0240H </span><span id="tj_397" class="t s5_397">Interrupt Request Register (IRR); bits 159:128 </span><span id="tk_397" class="t s5_397">Read Only. </span>
<span id="tl_397" class="t s5_397">FEE0 0250H </span><span id="tm_397" class="t s5_397">Interrupt Request Register (IRR); bits 191:160 </span><span id="tn_397" class="t s5_397">Read Only. </span>
<span id="to_397" class="t s5_397">FEE0 0260H </span><span id="tp_397" class="t s5_397">Interrupt Request Register (IRR); bits 223:192 </span><span id="tq_397" class="t s5_397">Read Only. </span>
<span id="tr_397" class="t s5_397">FEE0 0270H </span><span id="ts_397" class="t s5_397">Interrupt Request Register (IRR); bits 255:224 </span><span id="tt_397" class="t s5_397">Read Only. </span>
<span id="tu_397" class="t s5_397">FEE0 0280H </span><span id="tv_397" class="t s5_397">Error Status Register </span><span id="tw_397" class="t s5_397">Write/Read; see Section </span>
<span id="tx_397" class="t s5_397">11.5.3. </span>
<span id="ty_397" class="t s5_397">FEE0 0290H through </span>
<span id="tz_397" class="t s5_397">FEE0 02E0H </span>
<span id="t10_397" class="t s5_397">Reserved </span>
<span id="t11_397" class="t s5_397">FEE0 02F0H </span><span id="t12_397" class="t s5_397">LVT Corrected Machine Check Interrupt (CMCI) Register </span><span id="t13_397" class="t s5_397">Read/Write. </span>
<span id="t14_397" class="t s5_397">FEE0 0300H </span><span id="t15_397" class="t s5_397">Interrupt Command Register (ICR); bits 0-31 </span><span id="t16_397" class="t s5_397">Read/Write. </span>
<span id="t17_397" class="t s5_397">FEE0 0310H </span><span id="t18_397" class="t s5_397">Interrupt Command Register (ICR); bits 32-63 </span><span id="t19_397" class="t s5_397">Read/Write. </span>
<span id="t1a_397" class="t s5_397">FEE0 0320H </span><span id="t1b_397" class="t s5_397">LVT Timer Register </span><span id="t1c_397" class="t s5_397">Read/Write. </span>
<span id="t1d_397" class="t s5_397">FEE0 0330H </span><span id="t1e_397" class="t s5_397">LVT Thermal Sensor Register </span>
<span id="t1f_397" class="t s6_397">2 </span>
<span id="t1g_397" class="t s5_397">Read/Write. </span>
<span id="t1h_397" class="t s5_397">FEE0 0340H </span><span id="t1i_397" class="t s5_397">LVT Performance Monitoring Counters Register </span>
<span id="t1j_397" class="t s6_397">3 </span>
<span id="t1k_397" class="t s5_397">Read/Write. </span>
<span id="t1l_397" class="t s5_397">FEE0 0350H </span><span id="t1m_397" class="t s5_397">LVT LINT0 Register </span><span id="t1n_397" class="t s5_397">Read/Write. </span>
<span id="t1o_397" class="t s5_397">FEE0 0360H </span><span id="t1p_397" class="t s5_397">LVT LINT1 Register </span><span id="t1q_397" class="t s5_397">Read/Write. </span>
<span id="t1r_397" class="t s5_397">FEE0 0370H </span><span id="t1s_397" class="t s5_397">LVT Error Register </span><span id="t1t_397" class="t s5_397">Read/Write. </span>
<span id="t1u_397" class="t s5_397">FEE0 0380H </span><span id="t1v_397" class="t s5_397">Initial Count Register (for Timer) </span><span id="t1w_397" class="t s5_397">Read/Write. </span>
<span id="t1x_397" class="t s5_397">FEE0 0390H </span><span id="t1y_397" class="t s5_397">Current Count Register (for Timer) </span><span id="t1z_397" class="t s5_397">Read Only. </span>
<span id="t20_397" class="t s5_397">FEE0 03A0H through </span>
<span id="t21_397" class="t s5_397">FEE0 03D0H </span>
<span id="t22_397" class="t s5_397">Reserved </span>
<span id="t23_397" class="t s5_397">FEE0 03E0H </span><span id="t24_397" class="t s5_397">Divide Configuration Register (for Timer) </span><span id="t25_397" class="t s5_397">Read/Write. </span>
<span id="t26_397" class="t s5_397">FEE0 03F0H </span><span id="t27_397" class="t s5_397">Reserved </span>
<span id="t28_397" class="t s7_397">NOTES: </span>
<span id="t29_397" class="t s5_397">1. Not supported in the Pentium 4 and Intel Xeon processors. The Illegal Register Access bit (7) of the ESR will not be set when writ- </span>
<span id="t2a_397" class="t s5_397">ing to these registers. </span>
<span id="t2b_397" class="t s5_397">2. Introduced in the Pentium 4 and Intel Xeon processors. This APIC register and its associated function are implementation depen- </span>
<span id="t2c_397" class="t s5_397">dent and may not be present in future IA-32 or Intel 64 processors. </span>
<span id="t2d_397" class="t s5_397">3. </span><span id="t2e_397" class="t s5_397">Introduced in the Pentium Pro processor. This APIC register and its associated function are implementation dependent and may not </span>
<span id="t2f_397" class="t s5_397">be present in future IA-32 or Intel 64 processors. </span>
<span id="t2g_397" class="t s8_397">Table 11-1. Local APIC Register Address Map </span><span id="t2h_397" class="t s8_397">(Contd.) </span>
<span id="t2i_397" class="t s9_397">Address </span><span id="t2j_397" class="t s9_397">Register Name </span><span id="t2k_397" class="t s9_397">Software Read/Write </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
