<module name="DCAN_0_DATA" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DCAN_CTL" acronym="DCAN_CTL" offset="0x0" width="32" description="">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="25" end="25" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PDR" width="1" begin="24" end="24" resetval="0x0" description="Request for local low power-down mode 0h (R/W) = No application request for local low power-down mode. If the application has cleared this bit while DCAN in local power-down mode, also the INIT bit has to be cleared. 1h (R/W) = Local power-down mode has been requested by application. The DCAN will acknowledge the local power-down mode by setting bit PDA in the" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DE3" width="1" begin="20" end="20" resetval="0x0" description="Enable DMA request line for IF3. Note: A pending DMA request for IF3 remains active until first access to one of the IF3 registers. 0h (R/W) = Disabled 1h (R/W) = Enabled" range="" rwaccess="RW"/>
    <bitfield id="DE2" width="1" begin="19" end="19" resetval="0x0" description="Enable DMA request line for IF2. Note: A pending DMA request for IF2 remains active until first access to one of the IF2 registers. 0h (R/W) = Disabled 1h (R/W) = Enabled" range="" rwaccess="RW"/>
    <bitfield id="DE1" width="1" begin="18" end="18" resetval="0x0" description="Enable DMA request line for IF1. Note: A pending DMA request for IF1 remains active until first access to one of the IF1 registers. 0h (R/W) = Disabled 1h (R/W) = Enabled" range="" rwaccess="RW"/>
    <bitfield id="IE1" width="1" begin="17" end="17" resetval="0x0" description="Interrupt line 1 enable 0h (R/W) = Disabled - Module interrupt INT1 is always low. 1h (R/W) = Enabled - interrupts will assert line INT1 to one; line remains active until pending interrupts are processed." range="" rwaccess="RW"/>
    <bitfield id="INITDBG" width="1" begin="16" end="16" resetval="0x0" description="Internal init state while debug access 0h (R/W) = Not in debug mode, or debug mode requested but not entered. 1h (R/W) = Debug mode requested and internally entered; the DCAN is ready for debug accesses." range="" rwaccess="RW"/>
    <bitfield id="SWR" width="1" begin="15" end="15" resetval="0x0" description="Software reset enable. Note: To execute software reset, the following procedure is necessary: 0h (R/W) = Normal Operation 1h (R/W) = Module is forced to reset state. This bit will automatically get cleared after execution of software reset after one DCAN_i_VBUS_CLK (i = 0 or 1) clock cycle." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x0" description="This bit is always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="PMD" width="4" begin="13" end="10" resetval="0x5" description="ECC on/offOthers: function enabled. 5h (R/W) = function disabled" range="" rwaccess="RW"/>
    <bitfield id="ABO" width="1" begin="9" end="9" resetval="0x0" description="Auto-Bus-On enable 0h (R/W) = The Auto-Bus-On feature is disabled 1h (R/W) = The Auto-Bus-On feature is enabled" range="" rwaccess="RW"/>
    <bitfield id="IDS" width="1" begin="8" end="8" resetval="0x0" description="Interruption debug support enable 0h (R/W) = When Debug/Suspend mode is requested, DCAN will wait for a started transmission or reception to be completed before entering Debug/Suspend mode 1h (R/W) = When Debug/Suspend mode is requested, DCAN will interrupt any transmission or reception, and enter Debug/Suspend mode immediately." range="" rwaccess="RW"/>
    <bitfield id="TEST" width="1" begin="7" end="7" resetval="0x0" description="Test mode enable 0h (R/W) = Normal Operation 1h (R/W) = Test Mode" range="" rwaccess="RW"/>
    <bitfield id="CCE" width="1" begin="6" end="6" resetval="0x0" description="Configuration change enable 0h (R/W) = The software has no write access to the configuration registers. 1h (R/W) = The software has write access to the configuration registers (when INIT bit is set)." range="" rwaccess="RW"/>
    <bitfield id="DAR" width="1" begin="5" end="5" resetval="0x0" description="Disable automatic retransmission 0h (R/W) = Automatic retransmission of not successful messages enabled. 1h (R/W) = Automatic retransmission disabled." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="4" end="4" resetval="0x0" description="This bit is always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="EIE" width="1" begin="3" end="3" resetval="0x0" description="Error interrupt enable 0h (R/W) = Disabled - PER, BOFF and EWARN bits can not generate an interrupt. 1h (R/W) = Enabled - PER, BOFF and EWARN bits can generate an interrupt at INT0 line and affect the interrupt register." range="" rwaccess="RW"/>
    <bitfield id="SIE" width="1" begin="2" end="2" resetval="0x0" description="Status change interrupt enable 0h (R/W) = Disabled - WAKEUPPND, RXOK, TXOK and LEC bits can not generate an interrupt. 1h (R/W) = Enabled - WAKEUPPND, RXOK, TXOK and LEC can generate an interrupt at INT0 line and affect the interrupt register." range="" rwaccess="RW"/>
    <bitfield id="IE0" width="1" begin="1" end="1" resetval="0x0" description="Interrupt line 0 enable 0h (R/W) = Disabled - Module interrupt INT0 is always low. 1h (R/W) = Enabled - interrupts will assert line INT0 to one; line remains active until pending interrupts are processed." range="" rwaccess="RW"/>
    <bitfield id="INIT" width="1" begin="0" end="0" resetval="0x1" description="Initialization 0h (R/W) = Normal operation 1h (R/W) = Initialization mode is entered" range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_ES" acronym="DCAN_ES" offset="0x4" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="PDA" width="1" begin="10" end="10" resetval="0x0" description="Local power-down mode acknowledge 0h (R) = DCAN is not in local power-down mode. 1h (R) = Application request for setting DCAN to local power-down mode was successful. DCAN is in local power-down mode." range="" rwaccess="R"/>
    <bitfield id="WAKEUPPND" width="1" begin="9" end="9" resetval="0x0" description="Wake up pending. This bit can be used by the software to identify the DCAN as the source to wake up the system. This bit will be reset if 0h (R) = No Wake Up is requested by DCAN. 1h (R) = DCAN has initiated a wake up of the system due to dominant CAN bus while module power down." range="" rwaccess="R"/>
    <bitfield id="PER" width="1" begin="8" end="8" resetval="0x0" description="Single/Double bit error detected. This bit will be set on double bit errors and additionally on single bit errors if single bit error correction is disabled with the ECCMODE bitfield in 0h (R/W) = No effect 1h (R/W) = End of interrupt (EOI) for single/double error on DCAN_ERR_INT interrupt line" range="" rwaccess="RW"/>
    <bitfield id="BOFF" width="1" begin="7" end="7" resetval="0x0" description="Bus-Off state 0h (R) = The CAN module is not bus-off state. 1h (R) = The CAN module is in bus-off state." range="" rwaccess="R"/>
    <bitfield id="EWARN" width="1" begin="6" end="6" resetval="0x0" description="Warning state 0h (R) = Both error counters are below the error warning limit of 96. 1h (R) = At least one of the error counters has reached the error warning limit of 96." range="" rwaccess="R"/>
    <bitfield id="EPASS" width="1" begin="5" end="5" resetval="0x0" description="Error passive state 0h (R) = On CAN Bus error, the DCAN could send active error frames. 1h (R) = The CAN core is in the error passive state as defined in the CAN Specification." range="" rwaccess="R"/>
    <bitfield id="RXOK" width="1" begin="4" end="4" resetval="0x0" description="Received a message successfully. This bit will be reset if 0h (R) = No message has been successfully received since the last time when this bit was read by the software. This bit is never reset by DCAN internal events. 1h (R) = A message has been successfully received since the last time when this bit was reset by a read access of the software (independent of the result of acceptance filtering)." range="" rwaccess="R"/>
    <bitfield id="TXOK" width="1" begin="3" end="3" resetval="0x0" description="Transmitted a message successfully. This bit will be reset if 0h (R) = No message has been successfully transmitted since the last time when this bit was read by the software. This bit is never reset by DCAN internal events. 1h (R) = A message has been successfully transmitted (error free and acknowledged by at least one other node) since the last time when this bit was reset by a read access of the software." range="" rwaccess="R"/>
    <bitfield id="LEC" width="3" begin="2" end="0" resetval="0x7" description="Last error code. The LEC field indicates the type of the last error on the CAN bus. This field will be cleared to '0' when a message has been transferred (reception or transmission) without error. 0h (R) = No error 1h (R) = Stuff error: More than five equal bits in a row have been detected in a part of a received message where this is not allowed. 2h (R) = Form error: A fixed format part of a received frame has the wrong format. 3h (R) = Ack error: The message this CAN core transmitted was not acknowledged by another node. 4h (R) = Bit1 error: During the transmission of a message (with the exception of the arbitration field), the device wanted to send a recessive level (bit of logical value '1'), but the monitored bus value was dominant. 5h (R) = Bit0 error: During the transmission of a message (or acknowledge bit, or active error flag, or overload flag), the device wanted to send a dominant level (logical value '0'), but the monitored bus level was recessive. During Bus-Off recovery, this status is set each time a sequence of 11 recessive bits has been monitored. This enables the software to monitor the proceeding of the Bus-Off recovery sequence (indicating the bus is not stuck at dominant or continuously disturbed). 6h (R) = CRC error: In a received message, the CRC check sum was incorrect. (CRC received for an incoming message does not match the calculated CRC for the received data). 7h (R) = No CAN bus event was detected since the last time the software read" range="" rwaccess="R"/>
  </register>
  <register id="DCAN_ERRC" acronym="DCAN_ERRC" offset="0x8" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RP" width="1" begin="15" end="15" resetval="0x0" description="Receive error passive 0h (R) = The receive error counter is below the error passive level. 1h (R) = The receive error counter has reached the error passive level as defined in the CAN specification." range="" rwaccess="R"/>
    <bitfield id="REC" width="7" begin="14" end="8" resetval="0x0" description="Receive error counter. Actual state of the receive error counter" range="" rwaccess="R"/>
    <bitfield id="TEC" width="8" begin="7" end="0" resetval="0x0" description="Transmit error counter. Actual state of the transmit error counter" range="" rwaccess="R"/>
  </register>
  <register id="DCAN_BTR" acronym="DCAN_BTR" offset="0xC" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="BRPE" width="4" begin="19" end="16" resetval="0x0" description="Baud rate prescaler extension.Valid programmed values are 0 to 15. By programming BRPE the baud rate prescaler can be extended to values up to 1024." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="15" end="15" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="TSEG2" width="3" begin="14" end="12" resetval="0x2" description="Time segment after the sample pointValid programmed values are 0 to 7. The actual TSeg2 value which is interpreted for the bit timing will be the programmed TSeg2 value + 1." range="" rwaccess="RW"/>
    <bitfield id="TSEG1" width="4" begin="11" end="8" resetval="0x3" description="Time segment before the sample pointValid programmed values are 1 to15. The actual TSeg1 value interpreted for the bit timing will be the programmed TSeg1 value + 1." range="" rwaccess="RW"/>
    <bitfield id="SJW" width="2" begin="7" end="6" resetval="0x0" description="Synchronization Jump WidthValid programmed values are 0 to 3. The actual SJW value interpreted for the synchronization will be the programmed SJW value + 1." range="" rwaccess="RW"/>
    <bitfield id="BRP" width="6" begin="5" end="0" resetval="0x1" description="Baud rate prescalerValue by which the CAN_CLK frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quanta. Valid programmed values are 0 to 63. The actual BRP value interpreted for the bit timing will be the programmed BRP value + 1." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_INT" acronym="DCAN_INT" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INT1ID" width="8" begin="23" end="16" resetval="0x0" description="Interrupt 1 Identifier (indicates the message object with the highest pending interrupt)0x01-0x80: Number of message object which caused the interrupt. 0x81-0xFF: Unused. If several interrupts are pending, 0h (R) = No interrupt is pending" range="" rwaccess="R"/>
    <bitfield id="INT0ID" width="16" begin="15" end="0" resetval="0x0" description="Interrupt Identifier (the number here indicates the source of the interrupt)0x0001-0x0080: Number of message object which caused the interrupt. 0x0081-0x7FFF: Unused. 0x8001-0xFFFF: Unused. If several interrupts are pending,DCAN_INTwill point to the pending interrupt with the highest priority. The INT0 interrupt line remains active until INT0ID reaches value 0 (the cause of the interrupt is reset) or until IE0 is cleared. The Status interrupt has the highest priority. Among the message interrupts, the message object's interrupt priority decreases with increasing message number. 0h (R) = No interrupt is pending 8000h (R) =" range="" rwaccess="R"/>
  </register>
  <register id="DCAN_TEST" acronym="DCAN_TEST" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="RDA" width="1" begin="9" end="9" resetval="0x0" description="RAM direct access enable 0h (R/W) = Normal operation 1h (R/W) = Direct access to the RAM is enabled while in test mode" range="" rwaccess="RW"/>
    <bitfield id="EXL" width="1" begin="8" end="8" resetval="0x0" description="External loopback mode. When the internal loop-back mode is active (bit LBACK is set), bit EXL will be ignored. 0h (R/W) = Disabled 1h (R/W) = Enabled" range="" rwaccess="RW"/>
    <bitfield id="RX" width="1" begin="7" end="7" resetval="0x-" description="Receive pin. Monitors the actual value of the CAN_RX pin 0h (R) = The CAN bus is dominant 1h (R) = The CAN bus is recessive" range="" rwaccess="R"/>
    <bitfield id="TX" width="2" begin="6" end="5" resetval="0x0" description="Control of CAN_TX pin. Setting Tx[1:0] other than '00' will disturb message transfer. 0h (R/W) = Normal operation, CAN_TX is controlled by the CAN core. 1h (R/W) = Sample point can be monitored at CAN_TX pin. 2h (R/W) = CAN_TX pin drives a dominant value. 3h (R/W) = CAN_TX pin drives a recessive value." range="" rwaccess="RW"/>
    <bitfield id="LBACK" width="1" begin="4" end="4" resetval="0x0" description="Loopback mode. When the internal loop-back mode is active (bit LBACK is set), bit EXL will be ignored. 0h (R/W) = Disabled 1h (R/W) = Enabled" range="" rwaccess="RW"/>
    <bitfield id="SILENT" width="1" begin="3" end="3" resetval="0x0" description="Silent mode 0h (R/W) = Disabled 1h (R/W) = Enabled" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="2" end="0" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_PERR" acronym="DCAN_PERR" offset="0x1C" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="WORD_NUMBER" width="3" begin="10" end="8" resetval="0x-" description="Word number where parity error has been detectedRDA word number (1 to 5) of the message object (according to the message RAM representation in RDA mode)." range="" rwaccess="R"/>
    <bitfield id="MESSAGE_NUMBER" width="8" begin="7" end="0" resetval="0x-" description="Message object number where parity error has been detected (0x01-0x80)" range="" rwaccess="R"/>
  </register>
  <register id="DCAN_REL" acronym="DCAN_REL" offset="0x20" width="32" description="">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="0xA317 0504" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_ECCDIAG" acronym="DCAN_ECCDIAG" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECCDIAG" width="4" begin="3" end="0" resetval="0xA" description="SECDED diagnostic mode enable/disable" range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_ECCDIAG_STAT" acronym="DCAN_ECCDIAG_STAT" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEFLG_DIAG" width="1" begin="8" end="8" resetval="0x0" description="Double bit error flag diagnostic" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SEFLG_DIAG" width="1" begin="0" end="0" resetval="0x0" description="Single bit error flag diagnostic" range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_ECC_CS" acronym="DCAN_ECC_CS" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SBE_EVT_EN" width="4" begin="27" end="24" resetval="0x0" description="Enable/disable SECDED single bit error event (CAN_SERR signal). Write in privileged mode only." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECCMODE" width="4" begin="19" end="16" resetval="0x0" description="Enable/disable SECDED single bit error correction. Write in privileged mode only." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DEFLG" width="1" begin="8" end="8" resetval="0x0" description="Double bit error flag" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SEFLG" width="1" begin="0" end="0" resetval="0x0" description="Single bit error flag" range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_ECC_SERR" acronym="DCAN_ECC_SERR" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MESSAGE_NUMBER" width="8" begin="7" end="0" resetval="0x-" description="Message object number where ECC single bit error has been detected. 0x0: Reserved" range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_ABOTR" acronym="DCAN_ABOTR" offset="0x80" width="32" description="">
    <bitfield id="ABO_TIME" width="32" begin="31" end="0" resetval="0x0" description="Number of DCAN_i_VBUS_CLK (i = 0 or 1) clock cycles before a Bus-Off recovery sequence is started by clearing the INIT bit. This function has to be enabled by setting bit ABO in" range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_TXRQ_X" acronym="DCAN_TXRQ_X" offset="0x84" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="TXRQSTREG8" width="2" begin="15" end="14" resetval="0x0" description="Transmission request bits (aggregate for 113-128 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="TXRQSTREG7" width="2" begin="13" end="12" resetval="0x0" description="Transmission request bits (aggregate for 97-112 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="TXRQSTREG6" width="2" begin="11" end="10" resetval="0x0" description="Transmission request bits (aggregate for 81-96 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="TXRQSTREG5" width="2" begin="9" end="8" resetval="0x0" description="Transmission request bits (aggregate for 65-80 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="TXRQSTREG4" width="2" begin="7" end="6" resetval="0x0" description="Transmission request bits (aggregate for 49-64 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="TXRQSTREG3" width="2" begin="5" end="4" resetval="0x0" description="Transmission request bits (aggregate for 33-48 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="TXRQSTREG2" width="2" begin="3" end="2" resetval="0x0" description="Transmission request bits (aggregate for 17-32 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="TXRQSTREG1" width="2" begin="1" end="0" resetval="0x0" description="Transmission request bits (aggregate for 1-16 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_TXRQ12" acronym="DCAN_TXRQ12" offset="0x88" width="32" description="">
    <bitfield id="TXRQS" width="32" begin="31" end="0" resetval="0x0" description="Transmission request bits (for 1-32 message objects)" range="" rwaccess="R"/>
  </register>
  <register id="DCAN_TXRQ34" acronym="DCAN_TXRQ34" offset="0x8C" width="32" description="">
    <bitfield id="TXRQS" width="32" begin="31" end="0" resetval="0x0" description="Transmission request bits (for 33-64 message objects)" range="" rwaccess="R"/>
  </register>
  <register id="DCAN_TXRQ56" acronym="DCAN_TXRQ56" offset="0x90" width="32" description="">
    <bitfield id="TXRQS" width="32" begin="31" end="0" resetval="0x0" description="Transmission request bits (for 65-96 message objects)" range="" rwaccess="R"/>
  </register>
  <register id="DCAN_TXRQ78" acronym="DCAN_TXRQ78" offset="0x94" width="32" description="">
    <bitfield id="TXRQS" width="32" begin="31" end="0" resetval="0x0" description="Transmission request bits (for 97-128 message objects)" range="" rwaccess="R"/>
  </register>
  <register id="DCAN_NWDAT_X" acronym="DCAN_NWDAT_X" offset="0x98" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="NEWDATREG8" width="2" begin="15" end="14" resetval="0x0" description="New data bits (aggregate for 113-128 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="NEWDATREG7" width="2" begin="13" end="12" resetval="0x0" description="New data bits (aggregate for 97-112 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="NEWDATREG6" width="2" begin="11" end="10" resetval="0x0" description="New data bits (aggregate for 81-96 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="NEWDATREG5" width="2" begin="9" end="8" resetval="0x0" description="New data bits (aggregate for 65-80 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="NEWDATREG4" width="2" begin="7" end="6" resetval="0x0" description="New data bits (aggregate for 49-64 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="NEWDATREG3" width="2" begin="5" end="4" resetval="0x0" description="New data bits (aggregate for 33-48 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="NEWDATREG2" width="2" begin="3" end="2" resetval="0x0" description="New data bits (aggregate for 17-32 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="NEWDATREG1" width="2" begin="1" end="0" resetval="0x0" description="New data bits (aggregate for 1-16 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_NWDAT12" acronym="DCAN_NWDAT12" offset="0x9C" width="32" description="">
    <bitfield id="NEWDAT" width="32" begin="31" end="0" resetval="0x0" description="New Data Bits (for 1-32 message objects)" range="" rwaccess="R"/>
  </register>
  <register id="DCAN_NWDAT34" acronym="DCAN_NWDAT34" offset="0xA0" width="32" description="">
    <bitfield id="NEWDAT" width="32" begin="31" end="0" resetval="0x0" description="New Data Bits (for 33-64 message objects)" range="" rwaccess="R"/>
  </register>
  <register id="DCAN_NWDAT56" acronym="DCAN_NWDAT56" offset="0xA4" width="32" description="">
    <bitfield id="NEWDAT" width="32" begin="31" end="0" resetval="0x0" description="New Data Bits (for 65-96 message objects)" range="" rwaccess="R"/>
  </register>
  <register id="DCAN_NWDAT78" acronym="DCAN_NWDAT78" offset="0xA8" width="32" description="">
    <bitfield id="NEWDAT" width="32" begin="31" end="0" resetval="0x0" description="New Data Bits (for 97-128 message objects)" range="" rwaccess="R"/>
  </register>
  <register id="DCAN_INTPND_X" acronym="DCAN_INTPND_X" offset="0xAC" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INTPNDREG8" width="2" begin="15" end="14" resetval="0x0" description="Interrupt Pending bits (aggregate for 113-128 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="INTPNDREG7" width="2" begin="13" end="12" resetval="0x0" description="Interrupt Pending bits (aggregate for 97-112 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="INTPNDREG6" width="2" begin="11" end="10" resetval="0x0" description="Interrupt Pendingbits (aggregate for 81-96 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="INTPNDREG5" width="2" begin="9" end="8" resetval="0x0" description="Interrupt Pending bits (aggregate for 65-80 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="INTPNDREG4" width="2" begin="7" end="6" resetval="0x0" description="Interrupt Pending bits (aggregate for 49-64 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="INTPNDREG3" width="2" begin="5" end="4" resetval="0x0" description="Interrupt Pending bits (aggregate for 33-48 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="INTPNDREG2" width="2" begin="3" end="2" resetval="0x0" description="Interrupt Pending bits (aggregate for 17-32 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="INTPNDREG1" width="2" begin="1" end="0" resetval="0x0" description="Interrupt Pending bits (aggregate for 1-16 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_INTPND12" acronym="DCAN_INTPND12" offset="0xB0" width="32" description="">
    <bitfield id="INTPND" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Pending Bits (for 1-32 message objects) 0h (R) = This message object is not the source of an interrupt. 1h (R) = This message object is the source of an interrupt." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_INTPND34" acronym="DCAN_INTPND34" offset="0xB4" width="32" description="">
    <bitfield id="INTPND" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Pending Bits (for 33-64 message objects) 0h (R) = This message object is not the source of an interrupt. 1h (R) = This message object is the source of an interrupt." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_INTPND56" acronym="DCAN_INTPND56" offset="0xB8" width="32" description="">
    <bitfield id="INTPND" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Pending Bits (for 65-96 message objects) 0h (R) = This message object is not the source of an interrupt. 1h (R) = This message object is the source of an interrupt." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_INTPND78" acronym="DCAN_INTPND78" offset="0xBC" width="32" description="">
    <bitfield id="INTPND" width="32" begin="31" end="0" resetval="0x0" description="Interrupt Pending Bits (for 97-128 message objects) 0h (R) = This message object is not the source of an interrupt. 1h (R) = This message object is the source of an interrupt." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_MSGVAL_X" acronym="DCAN_MSGVAL_X" offset="0xC0" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MSGVALREG8" width="2" begin="15" end="14" resetval="0x0" description="Message valid bits (aggregate for 113-128 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="MSGVALREG7" width="2" begin="13" end="12" resetval="0x0" description="Message valid bits (aggregate for 97-112 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="MSGVALREG6" width="2" begin="11" end="10" resetval="0x0" description="Message valid bits (aggregate for 81-96 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="MSGVALREG5" width="2" begin="9" end="8" resetval="0x0" description="Message valid bits (aggregate for 65-80 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="MSGVALREG4" width="2" begin="7" end="6" resetval="0x0" description="Message valid bits (aggregate for 49-64 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="MSGVALREG3" width="2" begin="5" end="4" resetval="0x0" description="Message valid bits (aggregate for 33-48 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="MSGVALREG2" width="2" begin="3" end="2" resetval="0x0" description="Message valid bits (aggregate for 17-32 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
    <bitfield id="MSGVALREG1" width="2" begin="1" end="0" resetval="0x0" description="Message valid bits (aggregate for 1-16 message objects). Lower bit represents first 8 message objects. Higher bit represents second 8 message objects." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_MSGVAL12" acronym="DCAN_MSGVAL12" offset="0xC4" width="32" description="">
    <bitfield id="MSGVAL" width="32" begin="31" end="0" resetval="0x0" description="Message valid Bits (for 1-32 message objects) 0h (R) = This message object is ignored by the message handler. 1h (R) = This message object is configured and will be considered by the message handler." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_MSGVAL34" acronym="DCAN_MSGVAL34" offset="0xC8" width="32" description="">
    <bitfield id="MSGVAL" width="32" begin="31" end="0" resetval="0x0" description="Message valid Bits (for 33-64 message objects) 0h (R) = This message object is ignored by the message handler. 1h (R) = This message object is configured and will be considered by the message handler." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_MSGVAL56" acronym="DCAN_MSGVAL56" offset="0xCC" width="32" description="">
    <bitfield id="MSGVAL" width="32" begin="31" end="0" resetval="0x0" description="Message valid Bits (for 65-96 message objects) 0h (R) = This message object is ignored by the message handler. 1h (R) = This message object is configured and will be considered by the message handler." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_MSGVAL78" acronym="DCAN_MSGVAL78" offset="0xD0" width="32" description="">
    <bitfield id="MSGVAL" width="32" begin="31" end="0" resetval="0x0" description="Message valid Bits (for 97-128 message objects) 0h (R) = This message object is ignored by the message handler. 1h (R) = This message object is configured and will be considered by the message handler." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_INTMUX12" acronym="DCAN_INTMUX12" offset="0xD8" width="32" description="">
    <bitfield id="INTMUX" width="32" begin="31" end="0" resetval="0x0" description="Multiplexes IntPnd value to either INT0 or INT1 interrupt lines (bit 0 -&amp;amp;gt; last implemented message object) ( bits 1:31 -&amp;amp;gt; 1-31 message objects) 0h (R/W) = INT0 line is active if corresponding IntPnd flag is one. 1h (R/W) = INT1 line is active if corresponding IntPnd flag is one." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_INTMUX34" acronym="DCAN_INTMUX34" offset="0xDC" width="32" description="">
    <bitfield id="INTMUX" width="32" begin="31" end="0" resetval="0x0" description="Multiplexes IntPnd value to either INT0 or INT1 interrupt lines ( bits 0:31 -&amp;amp;gt; 32-63 message objects) 0h (R/W) = INT0 line is active if corresponding IntPnd flag is one. 1h (R/W) = INT1 line is active if corresponding IntPnd flag is one." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_INTMUX56" acronym="DCAN_INTMUX56" offset="0xE0" width="32" description="">
    <bitfield id="INTMUX" width="32" begin="31" end="0" resetval="0x0" description="Multiplexes IntPnd value to either INT0 or INT1 interrupt lines ( bits 0:31 -&amp;amp;gt; 64-95 message objects) 0h (R/W) = INT0 line is active if corresponding IntPnd flag is one. 1h (R/W) = INT1 line is active if corresponding IntPnd flag is one." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_INTMUX78" acronym="DCAN_INTMUX78" offset="0xE4" width="32" description="">
    <bitfield id="INTMUX" width="32" begin="31" end="0" resetval="0x0" description="Multiplexes IntPnd value to either INT0 or INT1 interrupt lines ( bits 0:31 -&amp;amp;gt; 96-127 message objects) 0h (R/W) = INT0 line is active if corresponding IntPnd flag is one. 1h (R/W) = INT1 line is active if corresponding IntPnd flag is one." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF1CMD" acronym="DCAN_IF1CMD" offset="0x100" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="WR_RD" width="1" begin="23" end="23" resetval="0x0" description="Write/Read 0h (R/W) = Direction = Read: Transfer direction is from the message object addressed by MESSAGE_NUMBER to the IF1 register set. 1h (R/W) = Direction = Write: Transfer direction is from the IF1 register set to the message object addressed by MESSAGE_NUMBER." range="" rwaccess="RW"/>
    <bitfield id="MASK" width="1" begin="22" end="22" resetval="0x0" description="Access mask bits 0h (R/W) = Mask bits will not be changed 1h (R/W) = Direction = Write: The mask bits (identifier mask + MDir + MXtd) will be transferred from the IF1 register set to the message object addressed by MESSAGE_NUMBER." range="" rwaccess="RW"/>
    <bitfield id="ARB" width="1" begin="21" end="21" resetval="0x0" description="Access arbitration bits 0h (R/W) = Arbitration bits will not be changed 1h (R/W) = Direction = Write: The Arbitration bits (Identifier + Dir + Xtd + MsgVal) will be transferred from the IF1 register set to the message object addressed by MESSAGE_NUMBER." range="" rwaccess="RW"/>
    <bitfield id="CONTROL" width="1" begin="20" end="20" resetval="0x0" description="Access control bitsIf the TXRQST_NEWDAT bit in this register(Bit [18]) is set, the TXRQST/ NEWDAT bits in the 0h (R/W) = Control bits will not be changed 1h (R/W) = Direction = Write: The message control bits will be transferred from the IF1 registerset to the message object addressed by MESSAGE_NUMBER." range="" rwaccess="RW"/>
    <bitfield id="CLRINTPND" width="1" begin="19" end="19" resetval="0x0" description="Clear interrupt pending bit 0h (R/W) = IntPnd bit will not be changed 1h (R/W) = Direction = Write: This bit is ignored. Copying of IntPnd flag from IF1 Registers to message RAM can only be controlled by the CONTROL flag (Bit [20])." range="" rwaccess="RW"/>
    <bitfield id="TXRQST_NEWDAT" width="1" begin="18" end="18" resetval="0x0" description="Access transmission request bitNote: If a CAN transmission is requested by setting TXRQST_NEWDAT in this register, the TxRqst/NewDat bits in the message object will be set to one independent of the values in 0h (R/W) = Direction = Read: NewDat bit will not be changed. Direction = Write: TxRqst/NewDat bit will be handled according to the CONTROL bit. 1h (R/W) = Direction = Read: Clears NewDat bit in the message object. 1: Direction = Write: Sets TxRqst/NewDat in message object." range="" rwaccess="RW"/>
    <bitfield id="DATA_A" width="1" begin="17" end="17" resetval="0x0" description="Access Data Bytes 0-3Note: The duration of the message transfer is independent of the number of bytes to be transferred. 0h (R/W) = Data Bytes 0-3 will not be changed. 1h (R/W) = Direction = Write: The data bytes 0-3 will be transferred from the IF1 registerset to the message object addressed by the MESSAGE_NUMBER." range="" rwaccess="RW"/>
    <bitfield id="DATA_B" width="1" begin="16" end="16" resetval="0x0" description="Access Data Bytes 4-7Note: The duration of the message transfer is independent of the number of bytes to be transferred. 0h (R/W) = Data Bytes 4-7 will not be changed. 1h (R/W) = Direction = Write: The data bytes 4-7 will be transferred from the IF1 registerset to the message object addressed by MESSAGE_NUMBER." range="" rwaccess="RW"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="Busy flagThis bit is set to one after the message number has been written to bits [7-0] MESSAGE_NUMBER. IF1 register set will be write protected. The bit is cleared after read/write action has been finished. 0h (R/W) = No transfer between IF1 register set and message RAM is in progress. 1h (R/W) = Transfer between IF1 register set and message RAM is in progress." range="" rwaccess="RW"/>
    <bitfield id="DMAACTIVE" width="1" begin="14" end="14" resetval="0x0" description="Activation of DMA feature for subsequent internal IF1 updateThe DMA request remains active until the first read or write to one of the IF1 registers; an exception is a write to MESSAGE_NUMBER when DMAACTIVE is one. Note: Due to the auto reset feature of the DMAACTIVE bit, this bit has to be set for each subsequent DMA cycle separately. 0h (R/W) = DMA request line is independent of IF1 activities. 1h (R/W) = DMA is requested after completed transfer between IF1 register set and message RAM." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MESSAGE_NUMBER" width="8" begin="7" end="0" resetval="0x1" description="Number of message object in message RAM which is used for data transfer0x01-0x80: Valid message numbers. 0x81-0xFF: Invalid message numbers. 0h (R/W) = Invalid message number" range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF1MSK" acronym="DCAN_IF1MSK" offset="0x104" width="32" description="">
    <bitfield id="MXTD" width="1" begin="31" end="31" resetval="0x1" description="Mask Extended IdentifierWhen 11-bit ( standard ) identifiers are used for a message object, the identifiers of received data frames are written into bits ID[28-18]. For acceptance filtering, only these bits together with mask bits Msk[28-18] are considered. 0h (R/W) = The extended identifier bit (IDE) has no effect on the acceptance filtering. 1h (R/W) = The extended identifier bit (IDE) is used for acceptance filtering." range="" rwaccess="RW"/>
    <bitfield id="MDIR" width="1" begin="30" end="30" resetval="0x1" description="Mask Message Direction 0h (R/W) = The message direction bit (Dir) has no effect on the acceptance filtering. 1h (R/W) = The message direction bit (Dir) is used for acceptance filtering." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x1" description="This bit is always read as 1. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSK" width="29" begin="28" end="0" resetval="0x1FFFFFFF" description="Identifier Mask 0h (R/W) = The corresponding bit in the identifier of the message object is not used for acceptance filtering (don't care). 1h (R/W) = The corresponding bit in the identifier of the message object is used for acceptance filtering." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF1ARB" acronym="DCAN_IF1ARB" offset="0x108" width="32" description="">
    <bitfield id="MSGVAL" width="1" begin="31" end="31" resetval="0x0" description="Message validThe software should reset the MsgVal bit of all unused Messages Objects during the initialization before it resets bit INIT in the 0h (R/W) = The message object is ignored by the message handler. 1h (R/W) = The message object is to be used by the message handler." range="" rwaccess="RW"/>
    <bitfield id="XTD" width="1" begin="30" end="30" resetval="0x0" description="Extended identifier 0h (R/W) = The 11-bit (standard) Identifier is used for this message object. 1h (R/W) = The 29-bit (extended) Identifier is used for this message object." range="" rwaccess="RW"/>
    <bitfield id="DIR" width="1" begin="29" end="29" resetval="0x0" description="Message direction 0h (R/W) = Direction = receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On reception of a data frame with matching identifier, this message is stored in this message object. 1h (R/W) = Direction = transmit: On TxRqst, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TxRqst bit of this message object is set (if RmtEn = 1)." range="" rwaccess="RW"/>
    <bitfield id="ID" width="29" begin="28" end="0" resetval="0x0" description="Message identifierID[28-0]: 29-bit identifier (extended frame). ID[28-18]: 11-bit identifier (standard frame)." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF1MCTL" acronym="DCAN_IF1MCTL" offset="0x10C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="NEWDAT" width="1" begin="15" end="15" resetval="0x0" description="New data 0h (R/W) = No new data has been written into the data portion of this message object by the message handler since the last time when this flag was cleared by the software. 1h (R/W) = The message handler or the software has written new data into the data portion of this message object." range="" rwaccess="RW"/>
    <bitfield id="MSGLST" width="1" begin="14" end="14" resetval="0x0" description="Message lost (only valid for message objects with direction = receive) 0h (R/W) = No message lost since the last time when this bit was reset by the software. 1h (R/W) = The message handler stored a new message into this object when NewDat was still set, so the previous message has been overwritten." range="" rwaccess="RW"/>
    <bitfield id="INTPND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt pending 0h (R/W) = This message object is not the source of an interrupt. 1h (R/W) = This message object is the source of an interrupt. The Interrupt Identifier in" range="" rwaccess="RW"/>
    <bitfield id="UMASK" width="1" begin="12" end="12" resetval="0x0" description="Use acceptance maskIf the UMASK bit is set to one, the message object's mask bits have to be programmed during initialization of the message object before MsgVal is set to one. 0h (R/W) = Mask ignored 1h (R/W) = Use mask (Msk[28-0], MXtd, and MDir) for acceptance filtering" range="" rwaccess="RW"/>
    <bitfield id="TXIE" width="1" begin="11" end="11" resetval="0x0" description="Transmit interrupt enable 0h (R/W) = IntPnd will not be triggered after the successful transmission of a frame. 1h (R/W) = IntPnd will be triggered after the successful transmission of a frame." range="" rwaccess="RW"/>
    <bitfield id="RXIE" width="1" begin="10" end="10" resetval="0x0" description="Receive interrupt enable 0h (R/W) = IntPnd will not be triggered after the successful reception of a frame. 1h (R/W) = IntPnd will be triggered after the successful reception of a frame." range="" rwaccess="RW"/>
    <bitfield id="RMTEN" width="1" begin="9" end="9" resetval="0x0" description="Remote enable 0h (R/W) = At the reception of a remote frame, TxRqst is not changed. 1h (R/W) = At the reception of a remote frame, TxRqst is set." range="" rwaccess="RW"/>
    <bitfield id="TXRQST" width="1" begin="8" end="8" resetval="0x0" description="Transmit request 0h (R/W) = This message object is not waiting for a transmission. 1h (R/W) = The transmission of this message object is requested and is not yet done." range="" rwaccess="RW"/>
    <bitfield id="EOB" width="1" begin="7" end="7" resetval="0x0" description="End of BlockNote: This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to 1. 0h (R/W) = The message object is part of a FIFO Buffer block and is not the last message object of the FIFO Buffer block. 1h (R/W) = The message object is a single message object or the last message object in a FIFO Buffer Block." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DLC" width="4" begin="3" end="0" resetval="0x0" description="Data length code0-8: Data frame has 0-8 data bytes. 9-15 Data frame has 8 data bytes. Note: The data length code of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it will write the DLC to the value given by the received message." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF1DATA" acronym="DCAN_IF1DATA" offset="0x110" width="32" description="">
    <bitfield id="DATA_3" width="8" begin="31" end="24" resetval="0x0" description="Data byte 3" range="" rwaccess="RW"/>
    <bitfield id="DATA_2" width="8" begin="23" end="16" resetval="0x0" description="Data byte 2" range="" rwaccess="RW"/>
    <bitfield id="DATA_1" width="8" begin="15" end="8" resetval="0x0" description="Data byte 1" range="" rwaccess="RW"/>
    <bitfield id="DATA_0" width="8" begin="7" end="0" resetval="0x0" description="Data byte 0" range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF1DATB" acronym="DCAN_IF1DATB" offset="0x114" width="32" description="">
    <bitfield id="DATA_7" width="8" begin="31" end="24" resetval="0x0" description="Data byte 7" range="" rwaccess="RW"/>
    <bitfield id="DATA_6" width="8" begin="23" end="16" resetval="0x0" description="Data byte 6" range="" rwaccess="RW"/>
    <bitfield id="DATA_5" width="8" begin="15" end="8" resetval="0x0" description="Data byte 5" range="" rwaccess="RW"/>
    <bitfield id="DATA_4" width="8" begin="7" end="0" resetval="0x0" description="Data byte 4" range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF2CMD" acronym="DCAN_IF2CMD" offset="0x120" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="WR_RD" width="1" begin="23" end="23" resetval="0x0" description="Write/Read 0h (R/W) = Direction = Read: Transfer direction is from the message object addressed by MESSAGE_NUMBER to the IF2 register set. 1h (R/W) = Direction = Write: Transfer direction is from the IF2 register set to the message object addressed by MESSAGE_NUMBER." range="" rwaccess="RW"/>
    <bitfield id="MASK" width="1" begin="22" end="22" resetval="0x0" description="Access mask bits 0h (R/W) = Mask bits will not be changed 1h (R/W) = Direction = Write: The mask bits (identifier mask + MDir + MXtd) will be transferred from the IF2 register set to the message object addressed by MESSAGE_NUMBER." range="" rwaccess="RW"/>
    <bitfield id="ARB" width="1" begin="21" end="21" resetval="0x0" description="Access arbitration bits 0h (R/W) = Arbitration bits will not be changed 1h (R/W) = Direction = Write: The Arbitration bits (Identifier + Dir + Xtd + MsgVal) will be transferred from the IF2 register set to the message object addressed by MESSAGE_NUMBER." range="" rwaccess="RW"/>
    <bitfield id="CONTROL" width="1" begin="20" end="20" resetval="0x0" description="Access control bitsIf the TXRQST_NEWDAT bit in this register(Bit [18]) is set, the TXRQST/ NEWDAT bits in the 0h (R/W) = Control bits will not be changed 1h (R/W) = Direction = Write: The message control bits will be transferred from the IF2 registerset to the message object addressed by MESSAGE_NUMBER." range="" rwaccess="RW"/>
    <bitfield id="CLRINTPND" width="1" begin="19" end="19" resetval="0x0" description="Clear interrupt pending bit 0h (R/W) = IntPnd bit will not be changed 1h (R/W) = Direction = Write: This bit is ignored. Copying of IntPnd flag from IF2 Registers to message RAM can only be controlled by the CONTROL flag (Bit [20])." range="" rwaccess="RW"/>
    <bitfield id="TXRQST_NEWDAT" width="1" begin="18" end="18" resetval="0x0" description="Access transmission request bitNote: If a CAN transmission is requested by setting TXRQST_NEWDAT in this register, the TxRqst/NewDat bits in the message object will be set to one independent of the values in 0h (R/W) = Direction = Read: NewDat bit will not be changed. Direction = Write: TxRqst/NewDat bit will be handled according to the CONTROL bit. 1h (R/W) = Direction = Read: Clears NewDat bit in the message object. 1: Direction = Write: Sets TxRqst/NewDat in message object." range="" rwaccess="RW"/>
    <bitfield id="DATA_A" width="1" begin="17" end="17" resetval="0x0" description="Access Data Bytes 0-3Note: The duration of the message transfer is independent of the number of bytes to be transferred. 0h (R/W) = Data Bytes 0-3 will not be changed. 1h (R/W) = Direction = Write: The data bytes 0-3 will be transferred from the IF2 registerset to the message object addressed by the MESSAGE_NUMBER." range="" rwaccess="RW"/>
    <bitfield id="DATA_B" width="1" begin="16" end="16" resetval="0x0" description="Access Data Bytes 4-7Note: The duration of the message transfer is independent of the number of bytes to be transferred. 0h (R/W) = Data Bytes 4-7 will not be changed. 1h (R/W) = Direction = Write: The data bytes 4-7 will be transferred from the IF2 registerset to the message object addressed by MESSAGE_NUMBER." range="" rwaccess="RW"/>
    <bitfield id="BUSY" width="1" begin="15" end="15" resetval="0x0" description="Busy flagThis bit is set to one after the message number has been written to bits [7-0] MESSAGE_NUMBER. IF2 register set will be write protected. The bit is cleared after read/write action has been finished. 0h (R/W) = No transfer between IF2 register set and message RAM is in progress. 1h (R/W) = Transfer between IF2 register set and message RAM is in progress." range="" rwaccess="RW"/>
    <bitfield id="DMAACTIVE" width="1" begin="14" end="14" resetval="0x0" description="Activation of DMA feature for subsequent internal IF2 update The DMA request remains active until the first read or write to one of the IF2 registers; an exception is a write to MESSAGE_NUMBER when DMAACTIVE is one. Note: Due to the auto reset feature of the DMAACTIVE bit, this bit has to be set for each subsequent DMA cycle separately. 0h (R/W) = DMA request line is independent of IF2 activities. 1h (R/W) = DMA is requested after completed transfer between IF2 register set and message RAM." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="13" end="8" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MESSAGE_NUMBER" width="8" begin="7" end="0" resetval="0x1" description="Number of message object in message RAM which is used for data transfer0x01-0x80: Valid message numbers. 0x81-0xFF: Invalid message numbers. 0h (R/W) = Invalid message number" range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF2MSK" acronym="DCAN_IF2MSK" offset="0x124" width="32" description="">
    <bitfield id="MXTD" width="1" begin="31" end="31" resetval="0x1" description="Mask Extended IdentifierWhen 11-bit (standard) identifiers are used for a message object, the identifiers of received data frames are written into bits ID[28-18]. For acceptance filtering, only these bits together with mask bits Msk[28-18] are considered. 0h (R/W) = The extended identifier bit (IDE) has no effect on the acceptance filtering. 1h (R/W) = The extended identifier bit (IDE) is used for acceptance filtering." range="" rwaccess="RW"/>
    <bitfield id="MDIR" width="1" begin="30" end="30" resetval="0x1" description="Mask Message Direction 0h (R/W) = The message direction bit (Dir) has no effect on the acceptance filtering. 1h (R/W) = The message direction bit (Dir) is used for acceptance filtering." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x1" description="This bit is always read as 1. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSK" width="29" begin="28" end="0" resetval="0x1FFFFFFF" description="Identifier Mask 0h (R/W) = The corresponding bit in the identifier of the message object is not used for acceptance filtering (don't care). 1h (R/W) = The corresponding bit in the identifier of the message object is used for acceptance filtering." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF2ARB" acronym="DCAN_IF2ARB" offset="0x128" width="32" description="">
    <bitfield id="MSGVAL" width="1" begin="31" end="31" resetval="0x0" description="Message validThe software should reset the MsgVal bit of all unused Messages Objects during the initialization before it resets bit INIT in the 0h (R/W) = The message object is ignored by the message handler. 1h (R/W) = The message object is to be used by the message handler." range="" rwaccess="RW"/>
    <bitfield id="XTD" width="1" begin="30" end="30" resetval="0x0" description="Extended identifier 0h (R/W) = The 11-bit (standard) Identifier is used for this message object. 1h (R/W) = The 29-bit (extended) Identifier is used for this message object." range="" rwaccess="RW"/>
    <bitfield id="DIR" width="1" begin="29" end="29" resetval="0x0" description="Message direction 0h (R/W) = Direction = receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On reception of a data frame with matching identifier, this message is stored in this message object. 1h (R/W) = Direction = transmit: On TxRqst, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TxRqst bit of this message object is set (if RmtEn = 1)." range="" rwaccess="RW"/>
    <bitfield id="ID" width="29" begin="28" end="0" resetval="0x0" description="Message identifierID[28-0]: 29-bit identifier (extended frame). ID[28-18]: 11-bit identifier (standard frame)." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF2MCTL" acronym="DCAN_IF2MCTL" offset="0x12C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="NEWDAT" width="1" begin="15" end="15" resetval="0x0" description="New data 0h (R/W) = No new data has been written into the data portion of this message object by the message handler since the last time when this flag was cleared by the software. 1h (R/W) = The message handler or the software has written new data into the data portion of this message object." range="" rwaccess="RW"/>
    <bitfield id="MSGLST" width="1" begin="14" end="14" resetval="0x0" description="Message lost (only valid for message objects with direction = receive) 0h (R/W) = No message lost since the last time when this bit was reset by the software. 1h (R/W) = The message handler stored a new message into this object when NewDat was still set, so the previous message has been overwritten." range="" rwaccess="RW"/>
    <bitfield id="INTPND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt pending 0h (R/W) = This message object is not the source of an interrupt. 1h (R/W) = This message object is the source of an interrupt. The Interrupt Identifier in" range="" rwaccess="RW"/>
    <bitfield id="UMASK" width="1" begin="12" end="12" resetval="0x0" description="Use acceptance maskIf the UMask bit is set to one, the message object's mask bits have to be programmed during initialization of the message object before MsgVal is set to one. 0h (R/W) = Mask ignored 1h (R/W) = Use mask (Msk[28-0], MXtd, and MDir) for acceptance filtering" range="" rwaccess="RW"/>
    <bitfield id="TXIE" width="1" begin="11" end="11" resetval="0x0" description="Transmit interrupt enable 0h (R/W) = IntPnd will not be triggered after the successful transmission of a frame. 1h (R/W) = IntPnd will be triggered after the successful transmission of a frame." range="" rwaccess="RW"/>
    <bitfield id="RXIE" width="1" begin="10" end="10" resetval="0x0" description="Receive interrupt enable 0h (R/W) = IntPnd will not be triggered after the successful reception of a frame. 1h (R/W) = IntPnd will be triggered after the successful reception of a frame." range="" rwaccess="RW"/>
    <bitfield id="RMTEN" width="1" begin="9" end="9" resetval="0x0" description="Remote enable 0h (R/W) = At the reception of a remote frame, TxRqst is not changed. 1h (R/W) = At the reception of a remote frame, TxRqst is set." range="" rwaccess="RW"/>
    <bitfield id="TXRQST" width="1" begin="8" end="8" resetval="0x0" description="Transmit request 0h (R/W) = This message object is not waiting for a transmission. 1h (R/W) = The transmission of this message object is requested and is not yet done." range="" rwaccess="RW"/>
    <bitfield id="EOB" width="1" begin="7" end="7" resetval="0x0" description="End of BlockNote: This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to one. 0h (R/W) = The message object is part of a FIFO Buffer block and is not the last message object of the FIFO Buffer block. 1h (R/W) = The message object is a single message object or the last message object in a FIFO Buffer Block." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DLC" width="4" begin="3" end="0" resetval="0x0" description="Data length code0-8: Data frame has 0-8 data bytes. 9-15 Data frame has 8 data bytes. Note: The data length code of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it will write the DLC to the value given by the received message." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF2DATA" acronym="DCAN_IF2DATA" offset="0x130" width="32" description="">
    <bitfield id="DATA_3" width="8" begin="31" end="24" resetval="0x0" description="Data byte 3" range="" rwaccess="RW"/>
    <bitfield id="DATA_2" width="8" begin="23" end="16" resetval="0x0" description="Data byte 2" range="" rwaccess="RW"/>
    <bitfield id="DATA_1" width="8" begin="15" end="8" resetval="0x0" description="Data byte 1" range="" rwaccess="RW"/>
    <bitfield id="DATA_0" width="8" begin="7" end="0" resetval="0x0" description="Data byte 0" range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF2DATB" acronym="DCAN_IF2DATB" offset="0x134" width="32" description="">
    <bitfield id="DATA_7" width="8" begin="31" end="24" resetval="0x0" description="Data byte 7" range="" rwaccess="RW"/>
    <bitfield id="DATA_6" width="8" begin="23" end="16" resetval="0x0" description="Data byte 6" range="" rwaccess="RW"/>
    <bitfield id="DATA_5" width="8" begin="15" end="8" resetval="0x0" description="Data byte 5" range="" rwaccess="RW"/>
    <bitfield id="DATA_4" width="8" begin="7" end="0" resetval="0x0" description="Data byte 4" range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF3OBS" acronym="DCAN_IF3OBS" offset="0x140" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="IF3_UPD" width="1" begin="15" end="15" resetval="0x0" description="IF3 Update Data 0h (R) = No new data has been loaded since last IF3 read. 1h (R) = New data has been loaded since last IF3 read." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="14" end="13" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="IF3_SDB" width="1" begin="12" end="12" resetval="0x0" description="IF3 Status of Data B read access 0h (R) = All Data B bytes are already read out, or are not marked to be read. 1h (R) = Data B section has still data to be read out." range="" rwaccess="R"/>
    <bitfield id="IF3_SDA" width="1" begin="11" end="11" resetval="0x0" description="IF3 Status of Data A read access 0h (R) = All Data A bytes are already read out, or are not marked to be read. 1h (R) = Data A section has still data to be read out." range="" rwaccess="R"/>
    <bitfield id="IF3_SC" width="1" begin="10" end="10" resetval="0x0" description="IF3 Status of control bits read access 0h (R) = All control section bytes are already read out, or are not marked to be read. 1h (R) = Control section has still data to be read out." range="" rwaccess="R"/>
    <bitfield id="IF3_SA" width="1" begin="9" end="9" resetval="0x0" description="IF3 Status of Arbitration data read access 0h (R) = All Arbitration data bytes are already read out, or are not marked to be read. 1h (R) = Arbitration section has still data to be read out." range="" rwaccess="R"/>
    <bitfield id="IF3_SM" width="1" begin="8" end="8" resetval="0x0" description="IF3 Status of Mask data read access 0h (R) = All mask data bytes are already read out, or are not marked to be read. 1h (R) = Mask section has still data to be read out." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="7" end="5" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DATAB" width="1" begin="4" end="4" resetval="0x0" description="Data B read observation 0h (R/W) = Data B section has not to be read. 1h (R/W) = Data B section has to be read to enable next IF3 update." range="" rwaccess="RW"/>
    <bitfield id="DATAA" width="1" begin="3" end="3" resetval="0x0" description="Data A read observation 0h (R/W) = Data A section has not to be read. 1h (R/W) = Data A section has to be read to enable next IF3 update." range="" rwaccess="RW"/>
    <bitfield id="CTRL" width="1" begin="2" end="2" resetval="0x0" description="Ctrl read observation 0h (R/W) = Ctrl section has not to be read. 1h (R/W) = Ctrl section has to be read to enable next IF3 update." range="" rwaccess="RW"/>
    <bitfield id="ARB" width="1" begin="1" end="1" resetval="0x0" description="Arbitration data read observation 0h (R/W) = Arbitration data has not to be read. 1h (R/W) = Arbitration data has to be read to enable next IF3 update." range="" rwaccess="RW"/>
    <bitfield id="MASK" width="1" begin="0" end="0" resetval="0x0" description="Mask data read observation 0h (R/W) = Mask data has not to be read. 1h (R/W) = Mask data has to be read to enable next IF3 update." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF3MSK" acronym="DCAN_IF3MSK" offset="0x144" width="32" description="">
    <bitfield id="MXTD" width="1" begin="31" end="31" resetval="0x1" description="Mask Extended IdentifierWhen 11-bit ( standard ) identifiers are used for a message object, the identifiers of received data frames are written into bits ID[28-18]. For acceptance filtering, only these bits together with mask bits Msk[28-18] are considered. 0h (R) = The extended identifier bit (IDE) has no effect on the acceptance filtering. 1h (R) = The extended identifier bit (IDE) is used for acceptance filtering." range="" rwaccess="R"/>
    <bitfield id="MDIR" width="1" begin="30" end="30" resetval="0x1" description="Mask Message Direction 0h (R) = The message direction bit (Dir) has no effect on the acceptance filtering. 1h (R) = The message direction bit (Dir) is used for acceptance filtering." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="29" end="29" resetval="0x1" description="These bits are always read as 1. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSK" width="29" begin="28" end="0" resetval="0x1FFFFFFF" description="Identifier Mask 0h (R/W) = The corresponding bit in the identifier of the message object is not used for acceptance filtering (don't care). 1h (R/W) = The corresponding bit in the identifier of the message object is used for acceptance filtering." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF3ARB" acronym="DCAN_IF3ARB" offset="0x148" width="32" description="">
    <bitfield id="MSGVAL" width="1" begin="31" end="31" resetval="0x0" description="Message ValidThe software should reset the MsgVal bit of all unused Messages Objects during the initialization before it resets bit INIT in the 0h (R) = The message object is ignored by the message handler. 1h (R) = The message object is to be used by the message handler." range="" rwaccess="R"/>
    <bitfield id="XTD" width="1" begin="30" end="30" resetval="0x0" description="Extended Identifier 0h (R) = The 11-bit (standard) Identifier is used for this message object. 1h (R) = The 29-bit (extended) Identifier is used for this message object." range="" rwaccess="R"/>
    <bitfield id="DIR" width="1" begin="29" end="29" resetval="0x0" description="Message Direction 0h (R) = Direction = receive: On TxRqst, a remote frame with the identifier of this message object is transmitted. On reception of a data frame with matching identifier, this message is stored in this message object. 1h (R) = Direction = transmit: On TxRqst, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TxRqst bit of this message object is set (if RmtEn = 1)." range="" rwaccess="R"/>
    <bitfield id="ID" width="29" begin="28" end="0" resetval="0x0" description="Message IdentifierID[28-0]: 29-bit Identifier (extended frame). ID[28-18]: 11-bit Identifier (standard frame)." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_IF3MCTL" acronym="DCAN_IF3MCTL" offset="0x14C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="NEWDAT" width="1" begin="15" end="15" resetval="0x0" description="New Data 0h (R) = No new data has been written into the data portion of this message object by the message handler since the last time when this flag was cleared by the software. 1h (R) = The message handler or the software has written new data into the data portion of this message object." range="" rwaccess="R"/>
    <bitfield id="MSGLST" width="1" begin="14" end="14" resetval="0x0" description="Message Lost (only valid for message objects with direction = receive) 0h (R) = No message lost since the last time when this bit was reset by the software. 1h (R) = The message handler stored a new message into this object when NewDat was still set, so the previous message has been overwritten." range="" rwaccess="R"/>
    <bitfield id="INTPND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending 0h (R) = This message object is not the source of an interrupt. 1h (R) = This message object is the source of an interrupt. The Interrupt Identifier in" range="" rwaccess="R"/>
    <bitfield id="UMASK" width="1" begin="12" end="12" resetval="0x0" description="Use Acceptance MaskIf the UMASK bit is set to one, the message object's mask bits have to be programmed during initialization of the message object before MsgVal is set to one. 0h (R) = Mask ignored 1h (R) = Use mask (Msk[28-0], MXtd, and MDir) for acceptance filtering" range="" rwaccess="R"/>
    <bitfield id="TXIE" width="1" begin="11" end="11" resetval="0x0" description="Transmit Interrupt enable 0h (R) = IntPnd will not be triggered after the successful transmission of a frame. 1h (R) = IntPnd will be triggered after the successful transmission of a frame." range="" rwaccess="R"/>
    <bitfield id="RXIE" width="1" begin="10" end="10" resetval="0x0" description="Receive Interrupt enable 0h (R) = IntPnd will not be triggered after the successful reception of a frame. 1h (R) = IntPnd will be triggered after the successful reception of a frame." range="" rwaccess="R"/>
    <bitfield id="RMTEN" width="1" begin="9" end="9" resetval="0x0" description="Remote enable 0h (R) = At the reception of a remote frame, TxRqst is not changed. 1h (R) = At the reception of a remote frame, TxRqst is set." range="" rwaccess="R"/>
    <bitfield id="TXRQST" width="1" begin="8" end="8" resetval="0x0" description="Transmit Request 0h (R) = This message object is not waiting for a transmission. 1h (R) = The transmission of this message object is requested and is not yet done." range="" rwaccess="R"/>
    <bitfield id="EOB" width="1" begin="7" end="7" resetval="0x0" description="End of BlockNote: This bit is used to concatenate multiple message objects to build a FIFO Buffer. For single message objects (not belonging to a FIFO Buffer), this bit must always be set to one. 0h (R) = The message object is part of a FIFO Buffer block and is not the last message object of the FIFO Buffer block. 1h (R) = The message object is a single message object or the last message object in a FIFO Buffer Block." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="6" end="4" resetval="0x0" description="These bits are always read as 0. Writes have no effect." range="" rwaccess="R"/>
    <bitfield id="DLC" width="4" begin="3" end="0" resetval="0x0" description="Data Length Code0-8: Data frame has 0-8 data bits. 9-15: Data frame has 8 data bytes. Note: The data length code of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it will write the DLC to the value given by the received message." range="" rwaccess="R"/>
  </register>
  <register id="DCAN_IF3DATA" acronym="DCAN_IF3DATA" offset="0x150" width="32" description="">
    <bitfield id="DATA_3" width="8" begin="31" end="24" resetval="0x0" description="Data byte 3" range="" rwaccess="R"/>
    <bitfield id="DATA_2" width="8" begin="23" end="16" resetval="0x0" description="Data byte 2" range="" rwaccess="R"/>
    <bitfield id="DATA_1" width="8" begin="15" end="8" resetval="0x0" description="Data byte 1" range="" rwaccess="R"/>
    <bitfield id="DATA_0" width="8" begin="7" end="0" resetval="0x0" description="Data byte 0" range="" rwaccess="R"/>
  </register>
  <register id="DCAN_IF3DATB" acronym="DCAN_IF3DATB" offset="0x154" width="32" description="">
    <bitfield id="DATA_7" width="8" begin="31" end="24" resetval="0x0" description="Data byte 7" range="" rwaccess="R"/>
    <bitfield id="DATA_6" width="8" begin="23" end="16" resetval="0x0" description="Data byte 6" range="" rwaccess="R"/>
    <bitfield id="DATA_5" width="8" begin="15" end="8" resetval="0x0" description="Data byte 5" range="" rwaccess="R"/>
    <bitfield id="DATA_4" width="8" begin="7" end="0" resetval="0x0" description="Data byte 4" range="" rwaccess="R"/>
  </register>
  <register id="DCAN_IF3UPD12" acronym="DCAN_IF3UPD12" offset="0x160" width="32" description="">
    <bitfield id="IF3UPDEN" width="32" begin="31" end="0" resetval="0x0" description="IF3 Update Enabled (for 1-32 message objects) 0h (R/W) = Automatic IF3 update is disabled for this message object. 1h (R/W) = Automatic IF3 update is enabled for this message object. A message object is scheduled to be copied to IF3 register set, if NewDat flag of the message object is active." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF3UPD34" acronym="DCAN_IF3UPD34" offset="0x164" width="32" description="">
    <bitfield id="IF3UPDEN" width="32" begin="31" end="0" resetval="0x0" description="IF3 Update Enabled (for 33-64 message objects) 0h (R/W) = Automatic IF3 update is disabled for this message object. 1h (R/W) = Automatic IF3 update is enabled for this message object. A message object is scheduled to be copied to IF3 register set, if NewDat flag of the message object is active." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF3UPD56" acronym="DCAN_IF3UPD56" offset="0x168" width="32" description="">
    <bitfield id="IF3UPDEN" width="32" begin="31" end="0" resetval="0x0" description="IF3 Update Enabled (for 65-96 message objects) 0h (R/W) = Automatic IF3 update is disabled for this message object. 1h (R/W) = Automatic IF3 update is enabled for this message object. A message object is scheduled to be copied to IF3 register set, if NewDat flag of the message object is active." range="" rwaccess="RW"/>
  </register>
  <register id="DCAN_IF3UPD78" acronym="DCAN_IF3UPD78" offset="0x16C" width="32" description="">
    <bitfield id="IF3UPDEN" width="32" begin="31" end="0" resetval="0x0" description="IF3 Update Enabled (for 97-128 message objects) 0h (R/W) = Automatic IF3 update is disabled for this message object. 1h (R/W) = Automatic IF3 update is enabled for this message object. A message object is scheduled to be copied to IF3 register set, if NewDat flag of the message object is active." range="" rwaccess="RW"/>
  </register>
</module>
