\hypertarget{stm32f4xx__hal__tim_8h}{}\doxysection{C\+:/\+Users/dayton.flores/\+One\+Drive/\+Documents/\+School/\+CU/\+ECEN 5803/\+Project 1/\+Module 4/\+Code4/mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/stm32f4xx\+\_\+hal\+\_\+tim.h File Reference}
\label{stm32f4xx__hal__tim_8h}\index{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_tim.h@{C:/Users/dayton.flores/OneDrive/Documents/School/CU/ECEN 5803/Project 1/Module 4/Code4/mbed/TARGET\_NUCLEO\_F401RE/stm32f4xx\_hal\_tim.h}}


Header file of TIM HAL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+tim\+\_\+ex.\+h\char`\"{}}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Time base Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Output Compare Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM One Pulse Mode Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Input Capture Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Encoder Configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\+\_\+\+Clock\+Config\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Clock Configuration Handle Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Clear Input Configuration Handle Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\+\_\+\+Slave\+Config\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Slave configuration Structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Time Base Handle Structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga4f4cede88a4ad4b33e81f2567e9bb08f}{TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+RISING}}~((uint32\+\_\+t)0x00000000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga07441a8c0a52234e30f471c23803450c}{TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+FALLING}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___channel___polarity_gaab2598881d1f19158e77723c5d29d6ac}{TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+BOTHEDGE}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga42652ff688f0042659f8304ae08abfa6}{TIM\+\_\+\+ETRPOLARITY\+\_\+\+INVERTED}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\+\_\+\+SMCR\+\_\+\+ETP}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga7fa7c43245b25564414b2e191d5d8b14}{TIM\+\_\+\+ETRPOLARITY\+\_\+\+NONINVERTED}}~((uint32\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gabead5364c62645592e42545ba09ab88a}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV1}}~((uint32\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_ga834e38200874cced108379b17a24d0b7}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}})
\item 
\#define {\bfseries TIM\+\_\+\+COUNTERMODE\+\_\+\+UP}~((uint32\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+COUNTERMODE\+\_\+\+DOWN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}}
\item 
\#define {\bfseries TIM\+\_\+\+COUNTERMODE\+\_\+\+CENTERALIGNED1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}}
\item 
\#define {\bfseries TIM\+\_\+\+COUNTERMODE\+\_\+\+CENTERALIGNED2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}}
\item 
\#define {\bfseries TIM\+\_\+\+COUNTERMODE\+\_\+\+CENTERALIGNED3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\+\_\+\+CR1\+\_\+\+CMS}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___counter___mode_ga9543fec190793e800d5d1b1b853636f5}{IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries TIM\+\_\+\+CLOCKDIVISION\+\_\+\+DIV1}~((uint32\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+CLOCKDIVISION\+\_\+\+DIV2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}})
\item 
\#define {\bfseries TIM\+\_\+\+CLOCKDIVISION\+\_\+\+DIV4}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock_division_ga808b11edaea7c22be0f5806f20d3d733}{IS\+\_\+\+TIM\+\_\+\+CLOCKDIVISION\+\_\+\+DIV}}(DIV)
\item 
\#define {\bfseries TIM\+\_\+\+OCMODE\+\_\+\+TIMING}~((uint32\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+OCMODE\+\_\+\+ACTIVE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}})
\item 
\#define {\bfseries TIM\+\_\+\+OCMODE\+\_\+\+INACTIVE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}})
\item 
\#define {\bfseries TIM\+\_\+\+OCMODE\+\_\+\+TOGGLE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}})
\item 
\#define {\bfseries TIM\+\_\+\+OCMODE\+\_\+\+PWM1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}})
\item 
\#define {\bfseries TIM\+\_\+\+OCMODE\+\_\+\+PWM2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}})
\item 
\#define {\bfseries TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+ACTIVE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}})
\item 
\#define {\bfseries TIM\+\_\+\+OCMODE\+\_\+\+FORCED\+\_\+\+INACTIVE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga7910bed799169bcc9dacbd5725769dbd}{IS\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare__and___p_w_m__modes_ga93d898976e236c135bfd02a0c213c8ec}{IS\+\_\+\+TIM\+\_\+\+OC\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries TIM\+\_\+\+OUTPUTSTATE\+\_\+\+DISABLE}~((uint32\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+OUTPUTSTATE\+\_\+\+ENABLE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___state_ga5848617f830d2de688eaff50ed279679}{IS\+\_\+\+TIM\+\_\+\+OUTPUT\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+OCFAST\+\_\+\+DISABLE}~((uint32\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+OCFAST\+\_\+\+ENABLE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___fast___state_gacd6cdf8b1091c292de6127eaa936afa6}{IS\+\_\+\+TIM\+\_\+\+FAST\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+OUTPUTNSTATE\+\_\+\+DISABLE}~((uint32\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+OUTPUTNSTATE\+\_\+\+ENABLE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___n___state_ga81e27a982d9707f699451f30314c4274}{IS\+\_\+\+TIM\+\_\+\+OUTPUTN\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+OCPOLARITY\+\_\+\+HIGH}~((uint32\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+OCPOLARITY\+\_\+\+LOW}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___polarity_ga1c2ee68d587d4f48d935c82fe4c3fe1e}{IS\+\_\+\+TIM\+\_\+\+OC\+\_\+\+POLARITY}}(POLARITY)
\item 
\#define {\bfseries TIM\+\_\+\+OCNPOLARITY\+\_\+\+HIGH}~((uint32\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+OCNPOLARITY\+\_\+\+LOW}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___n___polarity_gad7385dee1d2b6ce0daf23ceaac4439cd}{IS\+\_\+\+TIM\+\_\+\+OCN\+\_\+\+POLARITY}}(POLARITY)
\item 
\#define {\bfseries TIM\+\_\+\+OCIDLESTATE\+\_\+\+SET}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}})
\item 
\#define {\bfseries TIM\+\_\+\+OCIDLESTATE\+\_\+\+RESET}~((uint32\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___idle___state_ga69c62dcc15f9d39108b19b64205d689e}{IS\+\_\+\+TIM\+\_\+\+OCIDLE\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+OCNIDLESTATE\+\_\+\+SET}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\+\_\+\+CR2\+\_\+\+OIS1N}})
\item 
\#define {\bfseries TIM\+\_\+\+OCNIDLESTATE\+\_\+\+RESET}~((uint32\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___output___compare___n___idle___state_ga0987091d1d03ba2db065efb66eff3951}{IS\+\_\+\+TIM\+\_\+\+OCNIDLE\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+CHANNEL\+\_\+1}~((uint32\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+CHANNEL\+\_\+2}~((uint32\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+CHANNEL\+\_\+3}~((uint32\+\_\+t)0x0008)
\item 
\#define {\bfseries TIM\+\_\+\+CHANNEL\+\_\+4}~((uint32\+\_\+t)0x000C)
\item 
\#define {\bfseries TIM\+\_\+\+CHANNEL\+\_\+\+ALL}~((uint32\+\_\+t)0x0018)
\item 
\#define \mbox{\hyperlink{group___t_i_m___channel_ga7cd3592e45ff6231167d09b24674c24f}{IS\+\_\+\+TIM\+\_\+\+CHANNELS}}(CHANNEL)
\item 
\#define \mbox{\hyperlink{group___t_i_m___channel_ga9ec916c398ee31bce684335fb81c54dc}{IS\+\_\+\+TIM\+\_\+\+PWMI\+\_\+\+CHANNELS}}(CHANNEL)
\item 
\#define \mbox{\hyperlink{group___t_i_m___channel_gab0b1d2b6f27e4c466a01461bc98b6b81}{IS\+\_\+\+TIM\+\_\+\+OPM\+\_\+\+CHANNELS}}(CHANNEL)
\item 
\#define \mbox{\hyperlink{group___t_i_m___channel_ga88b715bb44f7d3622500f23fafe5598a}{IS\+\_\+\+TIM\+\_\+\+COMPLEMENTARY\+\_\+\+CHANNELS}}(CHANNEL)
\item 
\#define {\bfseries TIM\+\_\+\+ICPOLARITY\+\_\+\+RISING}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga4f4cede88a4ad4b33e81f2567e9bb08f}{TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+RISING}}
\item 
\#define {\bfseries TIM\+\_\+\+ICPOLARITY\+\_\+\+FALLING}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga07441a8c0a52234e30f471c23803450c}{TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+FALLING}}
\item 
\#define {\bfseries TIM\+\_\+\+ICPOLARITY\+\_\+\+BOTHEDGE}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_gaab2598881d1f19158e77723c5d29d6ac}{TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+BOTHEDGE}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___polarity_ga6aff2fe442fd9662a0bb8731134cda89}{IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+POLARITY}}(POLARITY)
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___selection_gac3be2fd9c576e84e0ebcfc7b3c0773a3}{TIM\+\_\+\+ICSELECTION\+\_\+\+DIRECTTI}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___selection_gab9754d4318abcd7fe725e3ee2e4496d4}{TIM\+\_\+\+ICSELECTION\+\_\+\+INDIRECTTI}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga9e0191bbf1a82dd9150b9283c39276e7}{TIM\+\_\+\+ICSELECTION\+\_\+\+TRC}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___selection_ga623d8592109f4702829ae7fc3806bcb8}{IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+SELECTION}}(SELECTION)
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___prescaler_ga8acb44abe3147d883685c1f9f1ce410e}{TIM\+\_\+\+ICPSC\+\_\+\+DIV1}}~((uint32\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___prescaler_ga1d8a7b66add914e2ddd910d2d700978f}{TIM\+\_\+\+ICPSC\+\_\+\+DIV2}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___prescaler_gaf5a675046430fa0f0c95b0dac612828f}{TIM\+\_\+\+ICPSC\+\_\+\+DIV4}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___prescaler_ga5086cb03c89a5c67b199d20b605f00cb}{TIM\+\_\+\+ICPSC\+\_\+\+DIV8}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___input___capture___prescaler_ga91d219d7a210eb0a4bb49d72bda6b321}{IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+PRESCALER}}(PRESCALER)
\item 
\#define {\bfseries TIM\+\_\+\+OPMODE\+\_\+\+SINGLE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\+\_\+\+CR1\+\_\+\+OPM}})
\item 
\#define {\bfseries TIM\+\_\+\+OPMODE\+\_\+\+REPETITIVE}~((uint32\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___one___pulse___mode_ga3f4a4305b4feacb4322eb4a358e54637}{IS\+\_\+\+TIM\+\_\+\+OPM\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries TIM\+\_\+\+ENCODERMODE\+\_\+\+TI1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}})
\item 
\#define {\bfseries TIM\+\_\+\+ENCODERMODE\+\_\+\+TI2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}})
\item 
\#define {\bfseries TIM\+\_\+\+ENCODERMODE\+\_\+\+TI12}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___encoder___mode_ga9dd5baa6b2a44e0f25068a650cbfdd1b}{IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+UPDATE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\+\_\+\+DIER\+\_\+\+UIE}})
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+CC1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}})
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+CC2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}})
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+CC3}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}})
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+CC4}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}})
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+COM}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\+\_\+\+DIER\+\_\+\+COMIE}})
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+TRIGGER}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\+\_\+\+DIER\+\_\+\+TIE}})
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+BREAK}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\+\_\+\+DIER\+\_\+\+BIE}})
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+IT}(IT)~((((IT) \& 0x\+FFFFFF00) == 0x00000000) \&\& ((IT) != 0x00000000))
\item 
\#define \mbox{\hyperlink{group___t_i_m___interrupt__definition_ga38e9d740c8d4ed8fcaced73816c124e6}{IS\+\_\+\+TIM\+\_\+\+GET\+\_\+\+IT}}(IT)
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+UPDATE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\+\_\+\+DIER\+\_\+\+UDE}})
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}})
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}})
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC3}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}})
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC4}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}})
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+COM}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\+\_\+\+DIER\+\_\+\+COMDE}})
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+TRIGGER}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\+\_\+\+DIER\+\_\+\+TDE}})
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+SOURCE}(SOURCE)~((((SOURCE) \& 0x\+FFFF80\+FF) == 0x00000000) \&\& ((SOURCE) != 0x00000000))
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+Update}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\+\_\+\+EGR\+\_\+\+UG}}
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+CC1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\+\_\+\+EGR\+\_\+\+CC1G}}
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+CC2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\+\_\+\+EGR\+\_\+\+CC2G}}
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+CC3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\+\_\+\+EGR\+\_\+\+CC3G}}
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+CC4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\+\_\+\+EGR\+\_\+\+CC4G}}
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+COM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\+\_\+\+EGR\+\_\+\+COMG}}
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+Trigger}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\+\_\+\+EGR\+\_\+\+TG}}
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+Break}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\+\_\+\+EGR\+\_\+\+BG}}
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+EVENT\+\_\+\+SOURCE}(SOURCE)~((((SOURCE) \& 0x\+FFFFFF00) == 0x00000000) \&\& ((SOURCE) != 0x00000000))
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+UPDATE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\+\_\+\+SR\+\_\+\+UIF}})
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF}})
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF}})
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC3}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF}})
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC4}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF}})
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+COM}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\+\_\+\+SR\+\_\+\+COMIF}})
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+TRIGGER}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\+\_\+\+SR\+\_\+\+TIF}})
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+BREAK}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\+\_\+\+SR\+\_\+\+BIF}})
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC1\+OF}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF}})
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC2\+OF}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF}})
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC3\+OF}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF}})
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC4\+OF}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___flag__definition_ga452675117492d900e4bb3b192281fb5f}{IS\+\_\+\+TIM\+\_\+\+FLAG}}(FLAG)
\item 
\#define {\bfseries TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}})
\item 
\#define {\bfseries TIM\+\_\+\+CLOCKSOURCE\+\_\+\+INTERNAL}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}})
\item 
\#define {\bfseries TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITR0}~((uint32\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITR1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}})
\item 
\#define {\bfseries TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITR2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}})
\item 
\#define {\bfseries TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITR3}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}})
\item 
\#define {\bfseries TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TI1\+ED}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}})
\item 
\#define {\bfseries TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TI1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}})
\item 
\#define {\bfseries TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TI2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}})
\item 
\#define {\bfseries TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\+\_\+\+SMCR\+\_\+\+TS}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___source_gafaf10dedf3c9c286591f3a76bc806cdb}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE}}(CLOCK)
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___polarity_gae4eb585c466c2b5709ae3795204e7d3f}{TIM\+\_\+\+CLOCKPOLARITY\+\_\+\+INVERTED}}~\mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga42652ff688f0042659f8304ae08abfa6}{TIM\+\_\+\+ETRPOLARITY\+\_\+\+INVERTED}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___polarity_gaca342866be2f9364274584688c733b60}{TIM\+\_\+\+CLOCKPOLARITY\+\_\+\+NONINVERTED}}~\mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga7fa7c43245b25564414b2e191d5d8b14}{TIM\+\_\+\+ETRPOLARITY\+\_\+\+NONINVERTED}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___polarity_ga13cc7002cfa5ee42607e1a3d85f77b10}{TIM\+\_\+\+CLOCKPOLARITY\+\_\+\+RISING}}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga4f4cede88a4ad4b33e81f2567e9bb08f}{TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+RISING}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___polarity_ga9c17ca08b6179792f5ced4e607808c0a}{TIM\+\_\+\+CLOCKPOLARITY\+\_\+\+FALLING}}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga07441a8c0a52234e30f471c23803450c}{TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+FALLING}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___polarity_ga89bf9a7962d09fb58ceae4d1e28e1c89}{TIM\+\_\+\+CLOCKPOLARITY\+\_\+\+BOTHEDGE}}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_gaab2598881d1f19158e77723c5d29d6ac}{TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+BOTHEDGE}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___polarity_ga8c1216a0b449288fa5503f4c12752611}{IS\+\_\+\+TIM\+\_\+\+CLOCKPOLARITY}}(POLARITY)
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___prescaler_ga3462b444a059f001c6df33f55c756313}{TIM\+\_\+\+CLOCKPRESCALER\+\_\+\+DIV1}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gabead5364c62645592e42545ba09ab88a}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV1}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___prescaler_gac6457751c882644727982fda1fd029a5}{TIM\+\_\+\+CLOCKPRESCALER\+\_\+\+DIV2}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV2}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___prescaler_ga11ce3686a0ee934384d0e4651823883d}{TIM\+\_\+\+CLOCKPRESCALER\+\_\+\+DIV4}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV4}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___prescaler_ga86f147be5654631b21aa391a001401d5}{TIM\+\_\+\+CLOCKPRESCALER\+\_\+\+DIV8}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_ga834e38200874cced108379b17a24d0b7}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV8}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clock___prescaler_gadf2164595c18d16cd5e34c81cd732760}{IS\+\_\+\+TIM\+\_\+\+CLOCKPRESCALER}}(PRESCALER)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CLOCKFILTER}(ICFILTER)~((ICFILTER) $<$= 0xF)
\item 
\#define {\bfseries TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+ETR}~((uint32\+\_\+t)0x0001)
\item 
\#define {\bfseries TIM\+\_\+\+CLEARINPUTSOURCE\+\_\+\+NONE}~((uint32\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___source_ga74df4c66e37601fa4ffad371b071dd8d}{IS\+\_\+\+TIM\+\_\+\+CLEARINPUT\+\_\+\+SOURCE}}(SOURCE)
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___polarity_ga02e0d10a2cf90016d1a8be1931c6c67e}{TIM\+\_\+\+CLEARINPUTPOLARITY\+\_\+\+INVERTED}}~\mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga42652ff688f0042659f8304ae08abfa6}{TIM\+\_\+\+ETRPOLARITY\+\_\+\+INVERTED}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___polarity_ga53e02f7692e6996389b462219572f2a9}{TIM\+\_\+\+CLEARINPUTPOLARITY\+\_\+\+NONINVERTED}}~\mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga7fa7c43245b25564414b2e191d5d8b14}{TIM\+\_\+\+ETRPOLARITY\+\_\+\+NONINVERTED}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___polarity_ga6c4eb3c20538e04fb529368dd4aa7678}{IS\+\_\+\+TIM\+\_\+\+CLEARINPUT\+\_\+\+POLARITY}}(POLARITY)
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___prescaler_gaf88d719dd5535b6b58275549c4512ec7}{TIM\+\_\+\+CLEARINPUTPRESCALER\+\_\+\+DIV1}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gabead5364c62645592e42545ba09ab88a}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV1}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___prescaler_gae54b2f4ea04ef97f7c75755347edc8ba}{TIM\+\_\+\+CLEARINPUTPRESCALER\+\_\+\+DIV2}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV2}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___prescaler_gae3c3dea810bb9d83b532737f01a3213d}{TIM\+\_\+\+CLEARINPUTPRESCALER\+\_\+\+DIV4}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV4}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___prescaler_ga34bc6cb7ee8800cc48b1ee6c536859cc}{TIM\+\_\+\+CLEARINPUTPRESCALER\+\_\+\+DIV8}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_ga834e38200874cced108379b17a24d0b7}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV8}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___clear_input___prescaler_ga225bf3db31b1e78c2ef826da1a2e0934}{IS\+\_\+\+TIM\+\_\+\+CLEARINPUT\+\_\+\+PRESCALER}}(PRESCALER)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CLEARINPUT\+\_\+\+FILTER}(ICFILTER)~((ICFILTER) $<$= 0xF)
\item 
\#define {\bfseries TIM\+\_\+\+SLAVEMODE\+\_\+\+DISABLE}~((uint32\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+SLAVEMODE\+\_\+\+RESET}~((uint32\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+SLAVEMODE\+\_\+\+GATED}~((uint32\+\_\+t)0x0005)
\item 
\#define {\bfseries TIM\+\_\+\+SLAVEMODE\+\_\+\+TRIGGER}~((uint32\+\_\+t)0x0006)
\item 
\#define {\bfseries TIM\+\_\+\+SLAVEMODE\+\_\+\+EXTERNAL1}~((uint32\+\_\+t)0x0007)
\item 
\#define \mbox{\hyperlink{group___t_i_m___slave___mode_ga7f0e666bc968c56df7f1f6c2465c89fb}{IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+ITR0}~((uint32\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+ITR1}~((uint32\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+ITR2}~((uint32\+\_\+t)0x0020)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+ITR3}~((uint32\+\_\+t)0x0030)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+TI1\+F\+\_\+\+ED}~((uint32\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+TI1\+FP1}~((uint32\+\_\+t)0x0050)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+TI2\+FP2}~((uint32\+\_\+t)0x0060)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+ETRF}~((uint32\+\_\+t)0x0070)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+NONE}~((uint32\+\_\+t)0x\+FFFF)
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___selection_ga36e47cf625c695a368a68280e950dfbc}{IS\+\_\+\+TIM\+\_\+\+TRIGGER\+\_\+\+SELECTION}}(SELECTION)
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___selection_ga1ce6c387021e2fdaf3fa3d7cd3eae962}{IS\+\_\+\+TIM\+\_\+\+INTERNAL\+\_\+\+TRIGGER\+\_\+\+SELECTION}}(SELECTION)
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___selection_ga61f2191bcef866428ae8dedce576e58a}{IS\+\_\+\+TIM\+\_\+\+INTERNAL\+\_\+\+TRIGGEREVENT\+\_\+\+SELECTION}}(SELECTION)
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___polarity_ga64337379c3762dca395b812c65656de4}{TIM\+\_\+\+TRIGGERPOLARITY\+\_\+\+INVERTED}}~\mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga42652ff688f0042659f8304ae08abfa6}{TIM\+\_\+\+ETRPOLARITY\+\_\+\+INVERTED}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___polarity_gad985881cdfddb63dfc52e6aaca776ff6}{TIM\+\_\+\+TRIGGERPOLARITY\+\_\+\+NONINVERTED}}~\mbox{\hyperlink{group___t_i_m___e_t_r___polarity_ga7fa7c43245b25564414b2e191d5d8b14}{TIM\+\_\+\+ETRPOLARITY\+\_\+\+NONINVERTED}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___polarity_ga64b521aa367d745ec00a763449634ace}{TIM\+\_\+\+TRIGGERPOLARITY\+\_\+\+RISING}}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga4f4cede88a4ad4b33e81f2567e9bb08f}{TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+RISING}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___polarity_ga77df5988527ca829743dd57d2f867972}{TIM\+\_\+\+TRIGGERPOLARITY\+\_\+\+FALLING}}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_ga07441a8c0a52234e30f471c23803450c}{TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+FALLING}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___polarity_gaa72eb9fd278575ff05aa3dd1c173dcc8}{TIM\+\_\+\+TRIGGERPOLARITY\+\_\+\+BOTHEDGE}}~\mbox{\hyperlink{group___t_i_m___input___channel___polarity_gaab2598881d1f19158e77723c5d29d6ac}{TIM\+\_\+\+INPUTCHANNELPOLARITY\+\_\+\+BOTHEDGE}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___polarity_ga1ef30af856d490f62cf34943b604a8cf}{IS\+\_\+\+TIM\+\_\+\+TRIGGERPOLARITY}}(POLARITY)
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___prescaler_ga02ab6f24e367cd972a1e0c1df326a7a3}{TIM\+\_\+\+TRIGGERPRESCALER\+\_\+\+DIV1}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gabead5364c62645592e42545ba09ab88a}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV1}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___prescaler_ga1350c5659a17a66df69b444871907d83}{TIM\+\_\+\+TRIGGERPRESCALER\+\_\+\+DIV2}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaf7fe49f67bdb6b33b9b41953fee75680}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV2}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___prescaler_ga195dd56e15ea4733e19518fb431dfb8d}{TIM\+\_\+\+TRIGGERPRESCALER\+\_\+\+DIV4}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_gaa09da30c3cd28f1fe6b6f3f599a5212c}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV4}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___prescaler_ga78edbcf4caf228de0daa4b7f698f578f}{TIM\+\_\+\+TRIGGERPRESCALER\+\_\+\+DIV8}}~\mbox{\hyperlink{group___t_i_m___e_t_r___prescaler_ga834e38200874cced108379b17a24d0b7}{TIM\+\_\+\+ETRPRESCALER\+\_\+\+DIV8}}
\item 
\#define \mbox{\hyperlink{group___t_i_m___trigger___prescaler_ga5756eafba610ec82cad88317c194cb81}{IS\+\_\+\+TIM\+\_\+\+TRIGGERPRESCALER}}(PRESCALER)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+TRIGGERFILTER}(ICFILTER)~((ICFILTER) $<$= 0xF)
\item 
\#define {\bfseries TIM\+\_\+\+TI1\+SELECTION\+\_\+\+CH1}~((uint32\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+TI1\+SELECTION\+\_\+\+XORCOMBINATION}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\+\_\+\+CR2\+\_\+\+TI1S}})
\item 
\#define \mbox{\hyperlink{group___t_i_m___t_i1___selection_ga49724448876e9af44f74959ec7a6cdf5}{IS\+\_\+\+TIM\+\_\+\+TI1\+SELECTION}}(TI1\+SELECTION)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CR1}~(0x00000000)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CR2}~(0x00000001)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+SMCR}~(0x00000002)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+DIER}~(0x00000003)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+SR}~(0x00000004)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+EGR}~(0x00000005)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCMR1}~(0x00000006)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCMR2}~(0x00000007)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCER}~(0x00000008)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CNT}~(0x00000009)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+PSC}~(0x0000000A)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+ARR}~(0x0000000B)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+RCR}~(0x0000000C)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCR1}~(0x0000000D)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCR2}~(0x0000000E)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCR3}~(0x0000000F)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCR4}~(0x00000010)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+BDTR}~(0x00000011)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+DCR}~(0x00000012)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+OR}~(0x00000013)
\item 
\#define \mbox{\hyperlink{group___t_i_m___d_m_a___base__address_gaf565551f2619b1368fed7ef1ba7414de}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+BASE}}(BASE)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+1\+Transfer}~(0x00000000)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+2\+Transfers}~(0x00000100)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+3\+Transfers}~(0x00000200)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+4\+Transfers}~(0x00000300)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+5\+Transfers}~(0x00000400)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+6\+Transfers}~(0x00000500)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+7\+Transfers}~(0x00000600)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+8\+Transfers}~(0x00000700)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+9\+Transfers}~(0x00000800)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+10\+Transfers}~(0x00000900)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+11\+Transfers}~(0x00000\+A00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+12\+Transfers}~(0x00000\+B00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+13\+Transfers}~(0x00000\+C00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+14\+Transfers}~(0x00000\+D00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+15\+Transfers}~(0x00000\+E00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+16\+Transfers}~(0x00000\+F00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+17\+Transfers}~(0x00001000)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+18\+Transfers}~(0x00001100)
\item 
\#define \mbox{\hyperlink{group___t_i_m___d_m_a___burst___length_gafd09cf0887b01a15101ba7dd6e2b4ba7}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+LENGTH}}(LENGTH)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+FILTER}(ICFILTER)~((ICFILTER) $<$= 0xF)
\item 
\#define \mbox{\hyperlink{group___d_m_a___handle__index_ga15f38cee11f8b2b5a85cbf4552ba140d}{TIM\+\_\+\+DMA\+\_\+\+ID\+\_\+\+UPDATE}}~((uint16\+\_\+t) 0x0)
\item 
\#define \mbox{\hyperlink{group___d_m_a___handle__index_ga7ca691eb5e29b0206d3390cc6e90079a}{TIM\+\_\+\+DMA\+\_\+\+ID\+\_\+\+CC1}}~((uint16\+\_\+t) 0x1)
\item 
\#define \mbox{\hyperlink{group___d_m_a___handle__index_ga9c52f32d4bd21dd2d232900219f0a111}{TIM\+\_\+\+DMA\+\_\+\+ID\+\_\+\+CC2}}~((uint16\+\_\+t) 0x2)
\item 
\#define \mbox{\hyperlink{group___d_m_a___handle__index_ga6e8145f305b54744bf2ef379a4315a40}{TIM\+\_\+\+DMA\+\_\+\+ID\+\_\+\+CC3}}~((uint16\+\_\+t) 0x3)
\item 
\#define \mbox{\hyperlink{group___d_m_a___handle__index_ga1860c00b370435ff40d9e65f14a61706}{TIM\+\_\+\+DMA\+\_\+\+ID\+\_\+\+CC4}}~((uint16\+\_\+t) 0x4)
\item 
\#define \mbox{\hyperlink{group___d_m_a___handle__index_gaa707c98bb11277665635ca7aef1e4193}{TIM\+\_\+\+DMA\+\_\+\+ID\+\_\+\+COMMUTATION}}~((uint16\+\_\+t) 0x5)
\item 
\#define \mbox{\hyperlink{group___d_m_a___handle__index_ga39900e5227e4d813a726a1df5d86671c}{TIM\+\_\+\+DMA\+\_\+\+ID\+\_\+\+TRIGGER}}~((uint16\+\_\+t) 0x6)
\item 
\#define {\bfseries TIM\+\_\+\+CCx\+\_\+\+ENABLE}~((uint32\+\_\+t)0x0001)
\item 
\#define {\bfseries TIM\+\_\+\+CCx\+\_\+\+DISABLE}~((uint32\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+CCx\+N\+\_\+\+ENABLE}~((uint32\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+CCx\+N\+\_\+\+DISABLE}~((uint32\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___t_i_m_gace20fd4e38231b9682fbc83a80ec19a3}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\+\_\+\+TIM\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset TIM handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m_ga1a90544705059e9f19f991651623b0c0}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1$\vert$=(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\+\_\+\+CR1\+\_\+\+CEN}}))
\begin{DoxyCompactList}\small\item\em Enable the TIM peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m_ga04890dcef3ed061854721a3672585607}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+MOE\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$BDTR$\vert$=(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\+\_\+\+BDTR\+\_\+\+MOE}}))
\begin{DoxyCompactList}\small\item\em Enable the TIM main Output. \end{DoxyCompactList}\item 
\#define {\bfseries CCER\+\_\+\+CCx\+E\+\_\+\+MASK}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\+\_\+\+CCER\+\_\+\+CC2E}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\+\_\+\+CCER\+\_\+\+CC3E}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\+\_\+\+CCER\+\_\+\+CC4E}}))
\item 
\#define {\bfseries CCER\+\_\+\+CCx\+NE\+\_\+\+MASK}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}}))
\item 
\#define \mbox{\hyperlink{group___t_i_m_ga6a5e653e0e06a04151b74eb1a5f96eb6}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the TIM peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m_ga69d63e147faeca8909e9679f684c0325}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+MOE\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the TIM main Output. \end{DoxyCompactList}\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+ENABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$DIER $\vert$= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+ENABLE\+\_\+\+DMA}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+DMA\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$DIER $\vert$= (\+\_\+\+\_\+\+DMA\+\_\+\+\_\+))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+DISABLE\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$DIER \&= $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+DISABLE\+\_\+\+DMA}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+DMA\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$DIER \&= $\sim$(\+\_\+\+\_\+\+DMA\+\_\+\+\_\+))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+FLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \&(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+CLEAR\+\_\+\+FLAG}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \&= $\sim$(\+\_\+\+\_\+\+FLAG\+\_\+\+\_\+))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+GET\+\_\+\+ITSTATUS}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$DIER \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)) ? SET \+: RESET)
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+CLEAR\+\_\+\+IT}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \&= $\sim$(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+DIRECTION\+\_\+\+STATUS}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 \&(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}})) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}}))
\item 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+PRESCALER}~(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+, \+\_\+\+\_\+\+PRESC\+\_\+\+\_\+)       ((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$PSC $\vert$= (\+\_\+\+\_\+\+PRESC\+\_\+\+\_\+))
\item 
\#define \mbox{\hyperlink{group___t_i_m_ga16daed101c796beb70b2ed7afc13dd5f}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Set\+ICPrescaler\+Value}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+,  \+\_\+\+\_\+\+ICPSC\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___t_i_m_gacd53fb2c9e97b5c124b97145d0c09320}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Reset\+ICPrescaler\+Value}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___t_i_m_gad26791543e5289c81b6e169c38582de9}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Set\+Compare}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+,  \+\_\+\+\_\+\+COMPARE\+\_\+\+\_\+)~($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$)(\&((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR1) + ((\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+) $>$$>$ 2)) = (\+\_\+\+\_\+\+COMPARE\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Sets the TIM Capture Compare Register value on runtime without calling another time Config\+Channel function. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m_ga460481f0401b3ff3d723f73ebb86c7dd}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Get\+Compare}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)~  ($\ast$(\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t $\ast$)(\&((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR1) + ((\+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+) $>$$>$ 2)))
\begin{DoxyCompactList}\small\item\em Gets the TIM Capture Compare Register value on runtime. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m_gacf163ad27212ed63b75588208a493679}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Set\+Counter}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+COUNTER\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CNT = (\+\_\+\+\_\+\+COUNTER\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Sets the TIM Counter Register value on runtime. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m_ga6b4401a1d55628b4c5f3de1776b3b932}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Get\+Counter}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CNT)
\begin{DoxyCompactList}\small\item\em Gets the TIM Counter Register value on runtime. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m_gac8fc0ed9e0ac060bb27e09dd1603f345}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Set\+Autoreload}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+AUTORELOAD\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Sets the TIM Autoreload Register value on runtime without calling another time any Init function. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m_ga32d5ec268d72c142fe090be951731518}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Get\+Autoreload}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$ARR)
\begin{DoxyCompactList}\small\item\em Gets the TIM Autoreload Register value on runtime. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m_gade878c10557a6d7ab9f675ed2c91070b}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Set\+Clock\+Division}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CKD\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Sets the TIM Clock Division value on runtime without calling another time any Init function. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m_ga96d576fead1a1d314c51504244522661}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Get\+Clock\+Division}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR1 \& \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\+\_\+\+CR1\+\_\+\+CKD}})
\begin{DoxyCompactList}\small\item\em Gets the TIM Clock Division value on runtime. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m_gac842aeb230e34f4effb920b09801bab2}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Set\+ICPrescaler}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+,  \+\_\+\+\_\+\+ICPSC\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Sets the TIM Input Capture prescaler on runtime without calling another time HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Config\+Channel() function. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___t_i_m_ga4e49ad7c43343e71a4c6f0163295722a}{\+\_\+\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+Get\+ICPrescaler}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+CHANNEL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Gets the TIM Input Capture prescaler on runtime. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc}{HAL\+\_\+\+TIM\+\_\+\+STATE\+\_\+\+RESET}} = 0x00
, \mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3}{HAL\+\_\+\+TIM\+\_\+\+STATE\+\_\+\+READY}} = 0x01
, \mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12}{HAL\+\_\+\+TIM\+\_\+\+STATE\+\_\+\+BUSY}} = 0x02
, \mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca03e3339df71a74ac37820f72c2989371}{HAL\+\_\+\+TIM\+\_\+\+STATE\+\_\+\+TIMEOUT}} = 0x03
, \newline
\mbox{\hyperlink{group___t_i_m_ggae0994cf5970e56ca4903e9151f40010ca318cceb243cb9ca9e01833913e4f90ea}{HAL\+\_\+\+TIM\+\_\+\+STATE\+\_\+\+ERROR}} = 0x04
 \}
\begin{DoxyCompactList}\small\item\em HAL State structures definition ~\newline
 \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___t_i_m_gaa3fa7bcbb4707f1151ccfc90a8cf9706}{HAL\+\_\+\+TIM\+\_\+\+Active\+Channel}} \{ \newline
\mbox{\hyperlink{group___t_i_m_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad}{HAL\+\_\+\+TIM\+\_\+\+ACTIVE\+\_\+\+CHANNEL\+\_\+1}} = 0x01
, \mbox{\hyperlink{group___t_i_m_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322}{HAL\+\_\+\+TIM\+\_\+\+ACTIVE\+\_\+\+CHANNEL\+\_\+2}} = 0x02
, \mbox{\hyperlink{group___t_i_m_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601}{HAL\+\_\+\+TIM\+\_\+\+ACTIVE\+\_\+\+CHANNEL\+\_\+3}} = 0x04
, \mbox{\hyperlink{group___t_i_m_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6}{HAL\+\_\+\+TIM\+\_\+\+ACTIVE\+\_\+\+CHANNEL\+\_\+4}} = 0x08
, \newline
\mbox{\hyperlink{group___t_i_m_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d}{HAL\+\_\+\+TIM\+\_\+\+ACTIVE\+\_\+\+CHANNEL\+\_\+\+CLEARED}} = 0x00
 \}
\begin{DoxyCompactList}\small\item\em HAL Active channel structures definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Start\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Stop\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Start\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Stop\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Start\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Stop\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Start\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Stop\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t One\+Pulse\+Mode)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Output\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Msp\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Msp\+De\+Init} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Start\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Stop\+\_\+\+IT} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Start\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel, uint32\+\_\+t $\ast$p\+Data1, uint32\+\_\+t $\ast$p\+Data2, uint16\+\_\+t Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Stop\+\_\+\+DMA} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+IRQHandler} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Config\+Channel} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Config\+Channel} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Config\+Channel} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Config\+Channel} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} $\ast$s\+Config, uint32\+\_\+t Output\+Channel, uint32\+\_\+t Input\+Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Config\+OCref\+Clear} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}} $\ast$s\+Clear\+Input\+Config, uint32\+\_\+t Channel)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Config\+Clock\+Source} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{TIM\+\_\+\+Clock\+Config\+Type\+Def}} $\ast$s\+Clock\+Source\+Config)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Config\+TI1\+Input} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t TI1\+\_\+\+Selection)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Slave\+Config\+Synchronization} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, \mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{TIM\+\_\+\+Slave\+Config\+Type\+Def}} $\ast$s\+Slave\+Config)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Write\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Start} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Base\+Address, uint32\+\_\+t Burst\+Request\+Src, uint32\+\_\+t $\ast$Burst\+Buffer, uint32\+\_\+t Burst\+Length)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+DMABurst\+\_\+\+Read\+Stop} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Burst\+Request\+Src)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Generate\+Event} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Event\+Source)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+TIM\+\_\+\+Read\+Captured\+Value} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim, uint32\+\_\+t Channel)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+Period\+Elapsed\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Delay\+Elapsed\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Capture\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Pulse\+Finished\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+Trigger\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+Error\+Callback} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Base\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+OC\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+PWM\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+IC\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+One\+Pulse\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
\mbox{\hyperlink{group___t_i_m_gae0994cf5970e56ca4903e9151f40010c}{HAL\+\_\+\+TIM\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+TIM\+\_\+\+Encoder\+\_\+\+Get\+State} (\mbox{\hyperlink{struct_t_i_m___handle_type_def}{TIM\+\_\+\+Handle\+Type\+Def}} $\ast$htim)
\item 
void {\bfseries TIM\+\_\+\+Base\+\_\+\+Set\+Config} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$TIMx, \mbox{\hyperlink{struct_t_i_m___base___init_type_def}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} $\ast$Structure)
\item 
void {\bfseries TIM\+\_\+\+TI1\+\_\+\+Set\+Config} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$TIMx, uint32\+\_\+t TIM\+\_\+\+ICPolarity, uint32\+\_\+t TIM\+\_\+\+ICSelection, uint32\+\_\+t TIM\+\_\+\+ICFilter)
\item 
void {\bfseries TIM\+\_\+\+OC2\+\_\+\+Set\+Config} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$TIMx, \mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} $\ast$OC\+\_\+\+Config)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+DMADelay\+Pulse\+Cplt} (\mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+DMAError} (\mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void {\bfseries HAL\+\_\+\+TIM\+\_\+\+DMACapture\+Cplt} (\mbox{\hyperlink{group___d_m_a_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$hdma)
\item 
void {\bfseries TIM\+\_\+\+CCx\+Channel\+Cmd} (\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$TIMx, uint32\+\_\+t Channel, uint32\+\_\+t Channel\+State)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of TIM HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+1.\+0\+RC2 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
14-\/May-\/2014
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT(c) 2014 STMicroelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS \char`\"{}\+AS IS\char`\"{} AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. 