--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2885 paths analyzed, 237 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.154ns.
--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_1 (SLICE_X20Y18.SR), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_7 (FF)
  Destination:          cpu_sclk/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.111ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_7 to cpu_sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DQ      Tcko                  0.408   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    SLICE_X18Y21.A1      net (fanout=2)        0.895   cpu_sclk/counter<7>
    SLICE_X18Y21.DMUX    Topad                 0.580   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_lutdi
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A5      net (fanout=1)        0.635   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A       Tilo                  0.259   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.SR      net (fanout=7)        0.879   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.CLK     Tsrck                 0.455   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (1.702ns logic, 2.409ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_7 (FF)
  Destination:          cpu_sclk/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.104ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_7 to cpu_sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DQ      Tcko                  0.408   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    SLICE_X18Y21.A1      net (fanout=2)        0.895   cpu_sclk/counter<7>
    SLICE_X18Y21.DMUX    Topad                 0.573   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_lut<0>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A5      net (fanout=1)        0.635   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A       Tilo                  0.259   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.SR      net (fanout=7)        0.879   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.CLK     Tsrck                 0.455   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.104ns (1.695ns logic, 2.409ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_6 (FF)
  Destination:          cpu_sclk/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.066ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_6 to cpu_sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.CQ      Tcko                  0.408   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_6
    SLICE_X18Y21.A2      net (fanout=2)        0.850   cpu_sclk/counter<6>
    SLICE_X18Y21.DMUX    Topad                 0.580   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_lutdi
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A5      net (fanout=1)        0.635   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A       Tilo                  0.259   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.SR      net (fanout=7)        0.879   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.CLK     Tsrck                 0.455   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.066ns (1.702ns logic, 2.364ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_0 (SLICE_X20Y18.SR), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_7 (FF)
  Destination:          cpu_sclk/counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.100ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_7 to cpu_sclk/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DQ      Tcko                  0.408   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    SLICE_X18Y21.A1      net (fanout=2)        0.895   cpu_sclk/counter<7>
    SLICE_X18Y21.DMUX    Topad                 0.580   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_lutdi
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A5      net (fanout=1)        0.635   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A       Tilo                  0.259   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.SR      net (fanout=7)        0.879   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.CLK     Tsrck                 0.444   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.100ns (1.691ns logic, 2.409ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_7 (FF)
  Destination:          cpu_sclk/counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_7 to cpu_sclk/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DQ      Tcko                  0.408   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    SLICE_X18Y21.A1      net (fanout=2)        0.895   cpu_sclk/counter<7>
    SLICE_X18Y21.DMUX    Topad                 0.573   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_lut<0>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A5      net (fanout=1)        0.635   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A       Tilo                  0.259   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.SR      net (fanout=7)        0.879   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.CLK     Tsrck                 0.444   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (1.684ns logic, 2.409ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.902ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_6 (FF)
  Destination:          cpu_sclk/counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.055ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_6 to cpu_sclk/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.CQ      Tcko                  0.408   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_6
    SLICE_X18Y21.A2      net (fanout=2)        0.850   cpu_sclk/counter<6>
    SLICE_X18Y21.DMUX    Topad                 0.580   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_lutdi
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A5      net (fanout=1)        0.635   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A       Tilo                  0.259   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.SR      net (fanout=7)        0.879   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.CLK     Tsrck                 0.444   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.055ns (1.691ns logic, 2.364ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_2 (SLICE_X20Y18.SR), 37 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_7 (FF)
  Destination:          cpu_sclk/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.077ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_7 to cpu_sclk/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DQ      Tcko                  0.408   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    SLICE_X18Y21.A1      net (fanout=2)        0.895   cpu_sclk/counter<7>
    SLICE_X18Y21.DMUX    Topad                 0.580   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_lutdi
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A5      net (fanout=1)        0.635   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A       Tilo                  0.259   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.SR      net (fanout=7)        0.879   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.CLK     Tsrck                 0.421   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.077ns (1.668ns logic, 2.409ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_7 (FF)
  Destination:          cpu_sclk/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.070ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_7 to cpu_sclk/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.DQ      Tcko                  0.408   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_7
    SLICE_X18Y21.A1      net (fanout=2)        0.895   cpu_sclk/counter<7>
    SLICE_X18Y21.DMUX    Topad                 0.573   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_lut<0>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A5      net (fanout=1)        0.635   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A       Tilo                  0.259   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.SR      net (fanout=7)        0.879   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.CLK     Tsrck                 0.421   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.070ns (1.661ns logic, 2.409ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.925ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu_sclk/counter_6 (FF)
  Destination:          cpu_sclk/counter_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.032ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu_sclk/counter_6 to cpu_sclk/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y19.CQ      Tcko                  0.408   cpu_sclk/counter<7>
                                                       cpu_sclk/counter_6
    SLICE_X18Y21.A2      net (fanout=2)        0.850   cpu_sclk/counter<6>
    SLICE_X18Y21.DMUX    Topad                 0.580   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_lutdi
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A5      net (fanout=1)        0.635   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<3>
    SLICE_X21Y24.A       Tilo                  0.259   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
                                                       cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.SR      net (fanout=7)        0.879   cpu_sclk/Mcompar_counter[26]_GND_3_o_LessThan_2_o_cy<4>
    SLICE_X20Y18.CLK     Tsrck                 0.421   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.032ns (1.668ns logic, 2.364ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------

Paths for end point seg7_sclk/sclk (SLICE_X31Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seg7_sclk/sclk (FF)
  Destination:          seg7_sclk/sclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seg7_sclk/sclk to seg7_sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y20.AQ      Tcko                  0.198   seg7_sclk/sclk
                                                       seg7_sclk/sclk
    SLICE_X31Y20.A6      net (fanout=2)        0.023   seg7_sclk/sclk
    SLICE_X31Y20.CLK     Tah         (-Th)    -0.215   seg7_sclk/sclk
                                                       seg7_sclk/sclk_rstpot
                                                       seg7_sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_1 (SLICE_X20Y18.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_sclk/counter_1 (FF)
  Destination:          cpu_sclk/counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.504ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_sclk/counter_1 to cpu_sclk/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y18.BQ      Tcko                  0.200   cpu_sclk/counter<3>
                                                       cpu_sclk/counter_1
    SLICE_X20Y18.B5      net (fanout=1)        0.070   cpu_sclk/counter<1>
    SLICE_X20Y18.CLK     Tah         (-Th)    -0.234   cpu_sclk/counter<3>
                                                       cpu_sclk/counter<1>_rt
                                                       cpu_sclk/Mcount_counter_cy<3>
                                                       cpu_sclk/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.504ns (0.434ns logic, 0.070ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point cpu_sclk/counter_13 (SLICE_X20Y21.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu_sclk/counter_13 (FF)
  Destination:          cpu_sclk/counter_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cpu_sclk/counter_13 to cpu_sclk/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y21.BQ      Tcko                  0.200   cpu_sclk/counter<15>
                                                       cpu_sclk/counter_13
    SLICE_X20Y21.B5      net (fanout=2)        0.076   cpu_sclk/counter<13>
    SLICE_X20Y21.CLK     Tah         (-Th)    -0.234   cpu_sclk/counter<15>
                                                       cpu_sclk/counter<13>_rt
                                                       cpu_sclk/Mcount_counter_cy<15>
                                                       cpu_sclk/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      0.510ns (0.434ns logic, 0.076ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cpu_sclk/counter<3>/CLK
  Logical resource: cpu_sclk/counter_0/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: cpu_sclk/counter<3>/CLK
  Logical resource: cpu_sclk/counter_1/CK
  Location pin: SLICE_X20Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz 
LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2304613 paths analyzed, 23141 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  24.418ns.
--------------------------------------------------------------------------------

Paths for end point mem/store_0_3637 (SLICE_X12Y6.B1), 359 paths
--------------------------------------------------------------------------------
Slack (setup path):     4987.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3637 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      12.128ns (Levels of Logic = 8)
  Clock Path Skew:      -0.046ns (0.423 - 0.469)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3637
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y44.A2      net (fanout=18)       1.043   cpu/CU/SR_inc
    SLICE_X16Y44.COUT    Topcya                0.395   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X16Y45.COUT    Tbyp                  0.076   cpu/SR_idc/Maddsub_o0_cy<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.CMUX    Tcinc                 0.272   cpu/SR_idc/Maddsub_o0_cy<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X15Y44.D4      net (fanout=2)        0.639   cpu/SR_id<10>
    SLICE_X15Y44.D       Tilo                  0.259   mem/old_addr<10>
                                                       cpu/addr_mux/Mmux_o021
    SLICE_X17Y44.B5      net (fanout=3)        0.391   addr<10>
    SLICE_X17Y44.B       Tilo                  0.259   N36
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X17Y47.B1      net (fanout=2)        0.776   N36
    SLICE_X17Y47.B       Tilo                  0.259   mem/addr[15]_GND_13_o_LessThan_3_o1
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_1
    SLICE_X15Y60.C4      net (fanout=3)        1.336   mem/addr[15]_GND_13_o_LessThan_3_o1
    SLICE_X15Y60.C       Tilo                  0.259   mem/store_0<58>
                                                       mem/addr[7]_addr[15]_AND_1000_o11
    SLICE_X12Y6.B1       net (fanout=1024)     5.409   mem/addr[7]_addr[15]_AND_1000_o1
    SLICE_X12Y6.CLK      Tas                   0.341   mem/store_0<3639>
                                                       mem/mux45911
                                                       mem/store_0_3637
    -------------------------------------------------  ---------------------------
    Total                                     12.128ns (2.528ns logic, 9.600ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4987.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3637 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      12.111ns (Levels of Logic = 8)
  Clock Path Skew:      -0.046ns (0.423 - 0.469)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3637
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y44.A2      net (fanout=18)       1.043   cpu/CU/SR_inc
    SLICE_X16Y44.COUT    Topcya                0.395   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X16Y45.COUT    Tbyp                  0.076   cpu/SR_idc/Maddsub_o0_cy<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.BMUX    Tcinb                 0.260   cpu/SR_idc/Maddsub_o0_cy<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X15Y44.B6      net (fanout=2)        0.498   cpu/SR_id<9>
    SLICE_X15Y44.B       Tilo                  0.259   mem/old_addr<10>
                                                       cpu/addr_mux/Mmux_o0161
    SLICE_X17Y44.B4      net (fanout=3)        0.527   addr<9>
    SLICE_X17Y44.B       Tilo                  0.259   N36
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X17Y47.B1      net (fanout=2)        0.776   N36
    SLICE_X17Y47.B       Tilo                  0.259   mem/addr[15]_GND_13_o_LessThan_3_o1
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_1
    SLICE_X15Y60.C4      net (fanout=3)        1.336   mem/addr[15]_GND_13_o_LessThan_3_o1
    SLICE_X15Y60.C       Tilo                  0.259   mem/store_0<58>
                                                       mem/addr[7]_addr[15]_AND_1000_o11
    SLICE_X12Y6.B1       net (fanout=1024)     5.409   mem/addr[7]_addr[15]_AND_1000_o1
    SLICE_X12Y6.CLK      Tas                   0.341   mem/store_0<3639>
                                                       mem/mux45911
                                                       mem/store_0_3637
    -------------------------------------------------  ---------------------------
    Total                                     12.111ns (2.516ns logic, 9.595ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4987.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3637 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      12.014ns (Levels of Logic = 7)
  Clock Path Skew:      -0.046ns (0.423 - 0.469)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3637
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y45.C4      net (fanout=18)       1.108   cpu/CU/SR_inc
    SLICE_X16Y45.COUT    Topcyc                0.295   cpu/SR_idc/Maddsub_o0_cy<7>
                                                       cpu/SR_idc/Maddsub_o0_lut<6>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.CMUX    Tcinc                 0.272   cpu/SR_idc/Maddsub_o0_cy<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X15Y44.D4      net (fanout=2)        0.639   cpu/SR_id<10>
    SLICE_X15Y44.D       Tilo                  0.259   mem/old_addr<10>
                                                       cpu/addr_mux/Mmux_o021
    SLICE_X17Y44.B5      net (fanout=3)        0.391   addr<10>
    SLICE_X17Y44.B       Tilo                  0.259   N36
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X17Y47.B1      net (fanout=2)        0.776   N36
    SLICE_X17Y47.B       Tilo                  0.259   mem/addr[15]_GND_13_o_LessThan_3_o1
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_1
    SLICE_X15Y60.C4      net (fanout=3)        1.336   mem/addr[15]_GND_13_o_LessThan_3_o1
    SLICE_X15Y60.C       Tilo                  0.259   mem/store_0<58>
                                                       mem/addr[7]_addr[15]_AND_1000_o11
    SLICE_X12Y6.B1       net (fanout=1024)     5.409   mem/addr[7]_addr[15]_AND_1000_o1
    SLICE_X12Y6.CLK      Tas                   0.341   mem/store_0<3639>
                                                       mem/mux45911
                                                       mem/store_0_3637
    -------------------------------------------------  ---------------------------
    Total                                     12.014ns (2.352ns logic, 9.662ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_3701 (SLICE_X15Y5.C1), 359 paths
--------------------------------------------------------------------------------
Slack (setup path):     4987.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3701 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      12.091ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.421 - 0.469)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3701
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y44.A2      net (fanout=18)       1.043   cpu/CU/SR_inc
    SLICE_X16Y44.COUT    Topcya                0.395   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X16Y45.COUT    Tbyp                  0.076   cpu/SR_idc/Maddsub_o0_cy<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.CMUX    Tcinc                 0.272   cpu/SR_idc/Maddsub_o0_cy<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X15Y44.D4      net (fanout=2)        0.639   cpu/SR_id<10>
    SLICE_X15Y44.D       Tilo                  0.259   mem/old_addr<10>
                                                       cpu/addr_mux/Mmux_o021
    SLICE_X17Y44.B5      net (fanout=3)        0.391   addr<10>
    SLICE_X17Y44.B       Tilo                  0.259   N36
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X17Y47.B1      net (fanout=2)        0.776   N36
    SLICE_X17Y47.B       Tilo                  0.259   mem/addr[15]_GND_13_o_LessThan_3_o1
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_1
    SLICE_X15Y60.C4      net (fanout=3)        1.336   mem/addr[15]_GND_13_o_LessThan_3_o1
    SLICE_X15Y60.C       Tilo                  0.259   mem/store_0<58>
                                                       mem/addr[7]_addr[15]_AND_1000_o11
    SLICE_X15Y5.C1       net (fanout=1024)     5.391   mem/addr[7]_addr[15]_AND_1000_o1
    SLICE_X15Y5.CLK      Tas                   0.322   mem/store_0<3702>
                                                       mem/mux395111
                                                       mem/store_0_3701
    -------------------------------------------------  ---------------------------
    Total                                     12.091ns (2.509ns logic, 9.582ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4987.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3701 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      12.074ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.421 - 0.469)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3701
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y44.A2      net (fanout=18)       1.043   cpu/CU/SR_inc
    SLICE_X16Y44.COUT    Topcya                0.395   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X16Y45.COUT    Tbyp                  0.076   cpu/SR_idc/Maddsub_o0_cy<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.BMUX    Tcinb                 0.260   cpu/SR_idc/Maddsub_o0_cy<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X15Y44.B6      net (fanout=2)        0.498   cpu/SR_id<9>
    SLICE_X15Y44.B       Tilo                  0.259   mem/old_addr<10>
                                                       cpu/addr_mux/Mmux_o0161
    SLICE_X17Y44.B4      net (fanout=3)        0.527   addr<9>
    SLICE_X17Y44.B       Tilo                  0.259   N36
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X17Y47.B1      net (fanout=2)        0.776   N36
    SLICE_X17Y47.B       Tilo                  0.259   mem/addr[15]_GND_13_o_LessThan_3_o1
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_1
    SLICE_X15Y60.C4      net (fanout=3)        1.336   mem/addr[15]_GND_13_o_LessThan_3_o1
    SLICE_X15Y60.C       Tilo                  0.259   mem/store_0<58>
                                                       mem/addr[7]_addr[15]_AND_1000_o11
    SLICE_X15Y5.C1       net (fanout=1024)     5.391   mem/addr[7]_addr[15]_AND_1000_o1
    SLICE_X15Y5.CLK      Tas                   0.322   mem/store_0<3702>
                                                       mem/mux395111
                                                       mem/store_0_3701
    -------------------------------------------------  ---------------------------
    Total                                     12.074ns (2.497ns logic, 9.577ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4987.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_3701 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      11.977ns (Levels of Logic = 7)
  Clock Path Skew:      -0.048ns (0.421 - 0.469)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_3701
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y45.C4      net (fanout=18)       1.108   cpu/CU/SR_inc
    SLICE_X16Y45.COUT    Topcyc                0.295   cpu/SR_idc/Maddsub_o0_cy<7>
                                                       cpu/SR_idc/Maddsub_o0_lut<6>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.CMUX    Tcinc                 0.272   cpu/SR_idc/Maddsub_o0_cy<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X15Y44.D4      net (fanout=2)        0.639   cpu/SR_id<10>
    SLICE_X15Y44.D       Tilo                  0.259   mem/old_addr<10>
                                                       cpu/addr_mux/Mmux_o021
    SLICE_X17Y44.B5      net (fanout=3)        0.391   addr<10>
    SLICE_X17Y44.B       Tilo                  0.259   N36
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X17Y47.B1      net (fanout=2)        0.776   N36
    SLICE_X17Y47.B       Tilo                  0.259   mem/addr[15]_GND_13_o_LessThan_3_o1
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_1
    SLICE_X15Y60.C4      net (fanout=3)        1.336   mem/addr[15]_GND_13_o_LessThan_3_o1
    SLICE_X15Y60.C       Tilo                  0.259   mem/store_0<58>
                                                       mem/addr[7]_addr[15]_AND_1000_o11
    SLICE_X15Y5.C1       net (fanout=1024)     5.391   mem/addr[7]_addr[15]_AND_1000_o1
    SLICE_X15Y5.CLK      Tas                   0.322   mem/store_0<3702>
                                                       mem/mux395111
                                                       mem/store_0_3701
    -------------------------------------------------  ---------------------------
    Total                                     11.977ns (2.333ns logic, 9.644ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_4052 (SLICE_X3Y9.B2), 359 paths
--------------------------------------------------------------------------------
Slack (setup path):     4987.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_4052 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      12.119ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.459 - 0.469)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_4052
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y44.A2      net (fanout=18)       1.043   cpu/CU/SR_inc
    SLICE_X16Y44.COUT    Topcya                0.395   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X16Y45.COUT    Tbyp                  0.076   cpu/SR_idc/Maddsub_o0_cy<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.CMUX    Tcinc                 0.272   cpu/SR_idc/Maddsub_o0_cy<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X15Y44.D4      net (fanout=2)        0.639   cpu/SR_id<10>
    SLICE_X15Y44.D       Tilo                  0.259   mem/old_addr<10>
                                                       cpu/addr_mux/Mmux_o021
    SLICE_X17Y44.B5      net (fanout=3)        0.391   addr<10>
    SLICE_X17Y44.B       Tilo                  0.259   N36
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X17Y47.B1      net (fanout=2)        0.776   N36
    SLICE_X17Y47.B       Tilo                  0.259   mem/addr[15]_GND_13_o_LessThan_3_o1
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_1
    SLICE_X15Y59.D5      net (fanout=3)        1.229   mem/addr[15]_GND_13_o_LessThan_3_o1
    SLICE_X15Y59.D       Tilo                  0.259   mem/store_0<25>
                                                       mem/addr[7]_addr[15]_AND_1002_o11
    SLICE_X3Y9.B2        net (fanout=1024)     5.526   mem/addr[7]_addr[15]_AND_1002_o1
    SLICE_X3Y9.CLK       Tas                   0.322   mem/store_0<4054>
                                                       mem/mux42111
                                                       mem/store_0_4052
    -------------------------------------------------  ---------------------------
    Total                                     12.119ns (2.509ns logic, 9.610ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4987.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_4052 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      12.102ns (Levels of Logic = 8)
  Clock Path Skew:      -0.010ns (0.459 - 0.469)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_4052
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y44.A2      net (fanout=18)       1.043   cpu/CU/SR_inc
    SLICE_X16Y44.COUT    Topcya                0.395   cpu/SR_idc/Maddsub_o0_cy<3>
                                                       cpu/SR_idc/Maddsub_o0_lut<0>
                                                       cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X16Y45.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<3>
    SLICE_X16Y45.COUT    Tbyp                  0.076   cpu/SR_idc/Maddsub_o0_cy<7>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.BMUX    Tcinb                 0.260   cpu/SR_idc/Maddsub_o0_cy<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X15Y44.B6      net (fanout=2)        0.498   cpu/SR_id<9>
    SLICE_X15Y44.B       Tilo                  0.259   mem/old_addr<10>
                                                       cpu/addr_mux/Mmux_o0161
    SLICE_X17Y44.B4      net (fanout=3)        0.527   addr<9>
    SLICE_X17Y44.B       Tilo                  0.259   N36
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X17Y47.B1      net (fanout=2)        0.776   N36
    SLICE_X17Y47.B       Tilo                  0.259   mem/addr[15]_GND_13_o_LessThan_3_o1
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_1
    SLICE_X15Y59.D5      net (fanout=3)        1.229   mem/addr[15]_GND_13_o_LessThan_3_o1
    SLICE_X15Y59.D       Tilo                  0.259   mem/store_0<25>
                                                       mem/addr[7]_addr[15]_AND_1002_o11
    SLICE_X3Y9.B2        net (fanout=1024)     5.526   mem/addr[7]_addr[15]_AND_1002_o1
    SLICE_X3Y9.CLK       Tas                   0.322   mem/store_0<4054>
                                                       mem/mux42111
                                                       mem/store_0_4052
    -------------------------------------------------  ---------------------------
    Total                                     12.102ns (2.497ns logic, 9.605ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4987.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu/CU/SR_inc (FF)
  Destination:          mem/store_0_4052 (FF)
  Requirement:          5000.000ns
  Data Path Delay:      12.005ns (Levels of Logic = 7)
  Clock Path Skew:      -0.010ns (0.459 - 0.469)
  Source Clock:         cpu_sclk/sclk_BUFG falling at 0.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 5000.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: cpu/CU/SR_inc to mem/store_0_4052
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y46.BQ       Tcko                  0.408   cpu/CU/SR_inc
                                                       cpu/CU/SR_inc
    SLICE_X16Y45.C4      net (fanout=18)       1.108   cpu/CU/SR_inc
    SLICE_X16Y45.COUT    Topcyc                0.295   cpu/SR_idc/Maddsub_o0_cy<7>
                                                       cpu/SR_idc/Maddsub_o0_lut<6>
                                                       cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.CIN     net (fanout=1)        0.003   cpu/SR_idc/Maddsub_o0_cy<7>
    SLICE_X16Y46.CMUX    Tcinc                 0.272   cpu/SR_idc/Maddsub_o0_cy<11>
                                                       cpu/SR_idc/Maddsub_o0_cy<11>
    SLICE_X15Y44.D4      net (fanout=2)        0.639   cpu/SR_id<10>
    SLICE_X15Y44.D       Tilo                  0.259   mem/old_addr<10>
                                                       cpu/addr_mux/Mmux_o021
    SLICE_X17Y44.B5      net (fanout=3)        0.391   addr<10>
    SLICE_X17Y44.B       Tilo                  0.259   N36
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_SW0_SW0
    SLICE_X17Y47.B1      net (fanout=2)        0.776   N36
    SLICE_X17Y47.B       Tilo                  0.259   mem/addr[15]_GND_13_o_LessThan_3_o1
                                                       mem/addr[15]_GND_13_o_LessThan_3_o1_1
    SLICE_X15Y59.D5      net (fanout=3)        1.229   mem/addr[15]_GND_13_o_LessThan_3_o1
    SLICE_X15Y59.D       Tilo                  0.259   mem/store_0<25>
                                                       mem/addr[7]_addr[15]_AND_1002_o11
    SLICE_X3Y9.B2        net (fanout=1024)     5.526   mem/addr[7]_addr[15]_AND_1002_o1
    SLICE_X3Y9.CLK       Tas                   0.322   mem/store_0<4054>
                                                       mem/mux42111
                                                       mem/store_0_4052
    -------------------------------------------------  ---------------------------
    Total                                     12.005ns (2.333ns logic, 9.672ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz LOW 50%;
--------------------------------------------------------------------------------

Paths for end point mem/store_0_3965 (SLICE_X0Y18.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_3965 (FF)
  Destination:          mem/store_0_3965 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_3965 to mem/store_0_3965
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y18.DQ       Tcko                  0.200   mem/store_0<3965>
                                                       mem/store_0_3965
    SLICE_X0Y18.D6       net (fanout=2)        0.021   mem/store_0<3965>
    SLICE_X0Y18.CLK      Tah         (-Th)    -0.190   mem/store_0<3965>
                                                       mem/mux132111
                                                       mem/store_0_3965
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_2613 (SLICE_X0Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_2613 (FF)
  Destination:          mem/store_0_2613 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_2613 to mem/store_0_2613
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y22.DQ       Tcko                  0.200   mem/store_0<2613>
                                                       mem/store_0_2613
    SLICE_X0Y22.D6       net (fanout=2)        0.021   mem/store_0<2613>
    SLICE_X0Y22.CLK      Tah         (-Th)    -0.190   mem/store_0<2613>
                                                       mem/mux148311
                                                       mem/store_0_2613
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point mem/store_0_4023 (SLICE_X4Y7.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mem/store_0_4023 (FF)
  Destination:          mem/store_0_4023 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         cpu_sclk/sclk_BUFG rising at 15000.000ns
  Destination Clock:    cpu_sclk/sclk_BUFG rising at 15000.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mem/store_0_4023 to mem/store_0_4023
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y7.DQ        Tcko                  0.200   mem/store_0<4023>
                                                       mem/store_0_4023
    SLICE_X4Y7.D6        net (fanout=2)        0.021   mem/store_0<4023>
    SLICE_X4Y7.CLK       Tah         (-Th)    -0.190   mem/store_0<4023>
                                                       mem/mux77111
                                                       mem/store_0_4023
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_cpu_sclk_sclk = PERIOD TIMEGRP "cpu_sclk/sclk" 0.1 MHz LOW 50%;
--------------------------------------------------------------------------------
Slack: 9998.270ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: cpu_sclk/sclk_BUFG/I0
  Logical resource: cpu_sclk/sclk_BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: cpu_sclk/sclk
--------------------------------------------------------------------------------
Slack: 9999.570ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mem/store_0<3929>/CLK
  Logical resource: mem/store_0_3926/CK
  Location pin: SLICE_X0Y13.CLK
  Clock network: cpu_sclk/sclk_BUFG
--------------------------------------------------------------------------------
Slack: 9999.570ns (period - min period limit)
  Period: 10000.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: mem/store_0<3929>/CLK
  Logical resource: mem/store_0_3927/CK
  Location pin: SLICE_X0Y13.CLK
  Clock network: cpu_sclk/sclk_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.154|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2307498 paths, 0 nets, and 29653 connections

Design statistics:
   Minimum period:  24.418ns{1}   (Maximum frequency:  40.953MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Jun 14 15:41:54 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 322 MB



