(DELAYFILE
    (SDFVERSION "2.1")
    (DESIGN "top")
    (VENDOR "verilog-to-routing")
    (PROGRAM "vpr")
    (VERSION "8.1.0-dev+dadca7ecf")
    (DIVIDER /)
    (TIMESCALE 1 ps)

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_UART0_SIN_i_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.UART0_SIN_i_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_BIDIR_CELL_\$iopadmap\$top\.UART0_SOUT_o_output_1_0_to_UART0_SOUT_o_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_BIDIR_CELL_\$iopadmap\$top\.gnd_o_output_1_0_to_gnd_o_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.UART0_SOUT_o_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6760.25:6760.25:6760.25) (6760.25:6760.25:6760.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WB_RST_LUT2_I0\.t_frag_output_0_0_to_GMUX_IC_u_gclkbuff_reset_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10789.9:10789.9:10789.9) (10789.9:10789.9:10789.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_16)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5118.65:5118.65:5118.65) (5118.65:5118.65:5118.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_18)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4915.29:4915.29:4915.29) (4915.29:4915.29:4915.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_19)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5067.36:5067.36:5067.36) (5067.36:5067.36:5067.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_23)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4964.63:4964.63:4964.63) (4964.63:4964.63:4964.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_25)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5054.24:5054.24:5054.24) (5054.24:5054.24:5054.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_27)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5288.03:5288.03:5288.03) (5288.03:5288.03:5288.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_31)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5197.3:5197.3:5197.3) (5197.3:5197.3:5197.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_21)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11608.5:11608.5:11608.5) (11608.5:11608.5:11608.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_30)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15542.1:15542.1:15542.1) (15542.1:15542.1:15542.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11990.8:11990.8:11990.8) (11990.8:11990.8:11990.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6290.11:6290.11:6290.11) (6290.11:6290.11:6290.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3588.27:3588.27:3588.27) (3588.27:3588.27:3588.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5414.12:5414.12:5414.12) (5414.12:5414.12:5414.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5439.97:5439.97:5439.97) (5439.97:5439.97:5439.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4560.26:4560.26:4560.26) (4560.26:4560.26:4560.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5351.91:5351.91:5351.91) (5351.91:5351.91:5351.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6291.45:6291.45:6291.45) (6291.45:6291.45:6291.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4552.86:4552.86:4552.86) (4552.86:4552.86:4552.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_4\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5304.67:5304.67:5304.67) (5304.67:5304.67:5304.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_5\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5119.76:5119.76:5119.76) (5119.76:5119.76:5119.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_6\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4220.44:4220.44:4220.44) (4220.44:4220.44:4220.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6434.86:6434.86:6434.86) (6434.86:6434.86:6434.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6320.94:6320.94:6320.94) (6320.94:6320.94:6320.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8639.74:8639.74:8639.74) (8639.74:8639.74:8639.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8655.22:8655.22:8655.22) (8655.22:8655.22:8655.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11049.2:11049.2:11049.2) (11049.2:11049.2:11049.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11087.8:11087.8:11087.8) (11087.8:11087.8:11087.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7512.68:7512.68:7512.68) (7512.68:7512.68:7512.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7569.24:7569.24:7569.24) (7569.24:7569.24:7569.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7227.22:7227.22:7227.22) (7227.22:7227.22:7227.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7251.81:7251.81:7251.81) (7251.81:7251.81:7251.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7307.39:7307.39:7307.39) (7307.39:7307.39:7307.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7405.68:7405.68:7405.68) (7405.68:7405.68:7405.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10023.7:10023.7:10023.7) (10023.7:10023.7:10023.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9969.47:9969.47:9969.47) (9969.47:9969.47:9969.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9963.19:9963.19:9963.19) (9963.19:9963.19:9963.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10061.5:10061.5:10061.5) (10061.5:10061.5:10061.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_8\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8614.32:8614.32:8614.32) (8614.32:8614.32:8614.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_29)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5341.5:5341.5:5341.5) (5341.5:5341.5:5341.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_22)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5383.06:5383.06:5383.06) (5383.06:5383.06:5383.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6112.72:6112.72:6112.72) (6112.72:6112.72:6112.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7495.85:7495.85:7495.85) (7495.85:7495.85:7495.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5537.32:5537.32:5537.32) (5537.32:5537.32:5537.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6725.49:6725.49:6725.49) (6725.49:6725.49:6725.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5101.59:5101.59:5101.59) (5101.59:5101.59:5101.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4178.42:4178.42:4178.42) (4178.42:4178.42:4178.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5136.59:5136.59:5136.59) (5136.59:5136.59:5136.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7984.59:7984.59:7984.59) (7984.59:7984.59:7984.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7822.01:7822.01:7822.01) (7822.01:7822.01:7822.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5490.74:5490.74:5490.74) (5490.74:5490.74:5490.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5328.16:5328.16:5328.16) (5328.16:5328.16:5328.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4169.58:4169.58:4169.58) (4169.58:4169.58:4169.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3957.53:3957.53:3957.53) (3957.53:3957.53:3957.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5087.05:5087.05:5087.05) (5087.05:5087.05:5087.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4937.14:4937.14:4937.14) (4937.14:4937.14:4937.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10118.8:10118.8:10118.8) (10118.8:10118.8:10118.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10019.7:10019.7:10019.7) (10019.7:10019.7:10019.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5319.23:5319.23:5319.23) (5319.23:5319.23:5319.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5212.32:5212.32:5212.32) (5212.32:5212.32:5212.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6344.21:6344.21:6344.21) (6344.21:6344.21:6344.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6069.47:6069.47:6069.47) (6069.47:6069.47:6069.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3587.11:3587.11:3587.11) (3587.11:3587.11:3587.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5302.44:5302.44:5302.44) (5302.44:5302.44:5302.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3867.46:3867.46:3867.46) (3867.46:3867.46:3867.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3858.98:3858.98:3858.98) (3858.98:3858.98:3858.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3335.99:3335.99:3335.99) (3335.99:3335.99:3335.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4064.46:4064.46:4064.46) (4064.46:4064.46:4064.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5867.64:5867.64:5867.64) (5867.64:5867.64:5867.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3833.47:3833.47:3833.47) (3833.47:3833.47:3833.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4103.53:4103.53:4103.53) (4103.53:4103.53:4103.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3636.96:3636.96:3636.96) (3636.96:3636.96:3636.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3082.12:3082.12:3082.12) (3082.12:3082.12:3082.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5769.05:5769.05:5769.05) (5769.05:5769.05:5769.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3636.96:3636.96:3636.96) (3636.96:3636.96:3636.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5177.6:5177.6:5177.6) (5177.6:5177.6:5177.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4451.84:4451.84:4451.84) (4451.84:4451.84:4451.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4713.79:4713.79:4713.79) (4713.79:4713.79:4713.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3049.44:3049.44:3049.44) (3049.44:3049.44:3049.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3094.05:3094.05:3094.05) (3094.05:3094.05:3094.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2774.57:2774.57:2774.57) (2774.57:2774.57:2774.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3473.85:3473.85:3473.85) (3473.85:3473.85:3473.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4582.48:4582.48:4582.48) (4582.48:4582.48:4582.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3827.05:3827.05:3827.05) (3827.05:3827.05:3827.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4794.43:4794.43:4794.43) (4794.43:4794.43:4794.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6597.98:6597.98:6597.98) (6597.98:6597.98:6597.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_clock_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1910.09:1910.09:1910.09) (1910.09:1910.09:1910.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1910.09:1910.09:1910.09) (1910.09:1910.09:1910.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_clock_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1910.09:1910.09:1910.09) (1910.09:1910.09:1910.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1910.09:1910.09:1910.09) (1910.09:1910.09:1910.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_clock_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1910.09:1910.09:1910.09) (1910.09:1910.09:1910.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2003.69:2003.69:2003.69) (2003.69:2003.69:2003.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1986.05:1986.05:1986.05) (1986.05:1986.05:1986.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_clock_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1990.41:1990.41:1990.41) (1990.41:1990.41:1990.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O\.f_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2300.67:2300.67:2300.67) (2300.67:2300.67:2300.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_7_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10590:10590:10590) (10590:10590:10590))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O\.f_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5887.06:5887.06:5887.06) (5887.06:5887.06:5887.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6639.76:6639.76:6639.76) (6639.76:6639.76:6639.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4475.49:4475.49:4475.49) (4475.49:4475.49:4475.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5017.74:5017.74:5017.74) (5017.74:5017.74:5017.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3895.27:3895.27:3895.27) (3895.27:3895.27:3895.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4458.8:4458.8:4458.8) (4458.8:4458.8:4458.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5249.27:5249.27:5249.27) (5249.27:5249.27:5249.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_A_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2235.18:2235.18:2235.18) (2235.18:2235.18:2235.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3132.5:3132.5:3132.5) (3132.5:3132.5:3132.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4150.07:4150.07:4150.07) (4150.07:4150.07:4150.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_A_LUT1_O\.f_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3157.5:3157.5:3157.5) (3157.5:3157.5:3157.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3891.84:3891.84:3891.84) (3891.84:3891.84:3891.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4596.45:4596.45:4596.45) (4596.45:4596.45:4596.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4552.32:4552.32:4552.32) (4552.32:4552.32:4552.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5365.19:5365.19:5365.19) (5365.19:5365.19:5365.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4321.43:4321.43:4321.43) (4321.43:4321.43:4321.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4067.85:4067.85:4067.85) (4067.85:4067.85:4067.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6472.41:6472.41:6472.41) (6472.41:6472.41:6472.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5818.65:5818.65:5818.65) (5818.65:5818.65:5818.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4828.36:4828.36:4828.36) (4828.36:4828.36:4828.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2546.02:2546.02:2546.02) (2546.02:2546.02:2546.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3972.42:3972.42:3972.42) (3972.42:3972.42:3972.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_LUT1_O\.f_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6469.82:6469.82:6469.82) (6469.82:6469.82:6469.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6394.54:6394.54:6394.54) (6394.54:6394.54:6394.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4974.42:4974.42:4974.42) (4974.42:4974.42:4974.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_LUT1_O\.f_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3482.41:3482.41:3482.41) (3482.41:3482.41:3482.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3887.24:3887.24:3887.24) (3887.24:3887.24:3887.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_D_LUT1_O\.f_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4016.76:4016.76:4016.76) (4016.76:4016.76:4016.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4381.46:4381.46:4381.46) (4381.46:4381.46:4381.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6261.12:6261.12:6261.12) (6261.12:6261.12:6261.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3758.1:3758.1:3758.1) (3758.1:3758.1:3758.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3194.94:3194.94:3194.94) (3194.94:3194.94:3194.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1\.c_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_nxt_LUT1_O\.f_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2300.67:2300.67:2300.67) (2300.67:2300.67:2300.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_nxt_LUT1_O\.f_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4277.56:4277.56:4277.56) (4277.56:4277.56:4277.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_nxt_LUT1_O\.f_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4153.57:4153.57:4153.57) (4153.57:4153.57:4153.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6596.88:6596.88:6596.88) (6596.88:6596.88:6596.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3203.21:3203.21:3203.21) (3203.21:3203.21:3203.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2999.85:2999.85:2999.85) (2999.85:2999.85:2999.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5536.44:5536.44:5536.44) (5536.44:5536.44:5536.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2346.39:2346.39:2346.39) (2346.39:2346.39:2346.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2308.69:2308.69:2308.69) (2308.69:2308.69:2308.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3471.11:3471.11:3471.11) (3471.11:3471.11:3471.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2308.69:2308.69:2308.69) (2308.69:2308.69:2308.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_D_LUT1_O\.f_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2373.39:2373.39:2373.39) (2373.39:2373.39:2373.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1\.c_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0:0:0) (0:0:0))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_22_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9460.93:9460.93:9460.93) (9460.93:9460.93:9460.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_22_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9482.25:9482.25:9482.25) (9482.25:9482.25:9482.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_8_0_to_GMUX_IC_u_gclkbuff_clock_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13032.4:13032.4:13032.4) (13032.4:13032.4:13032.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_9_0_to_T_FRAG_WB_RST_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2844.23:2844.23:2844.23) (2844.23:2844.23:2844.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6659.91:6659.91:6659.91) (6659.91:6659.91:6659.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_16_0_to_T_FRAG_WB_RST_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3047.99:3047.99:3047.99) (3047.99:3047.99:3047.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_18_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2682.91:2682.91:2682.91) (2682.91:2682.91:2682.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7770.41:7770.41:7770.41) (7770.41:7770.41:7770.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8556.66:8556.66:8556.66) (8556.66:8556.66:8556.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7252.88:7252.88:7252.88) (7252.88:7252.88:7252.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7145.01:7145.01:7145.01) (7145.01:7145.01:7145.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_24)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4765.19:4765.19:4765.19) (4765.19:4765.19:4765.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11892.7:11892.7:11892.7) (11892.7:11892.7:11892.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6408.51:6408.51:6408.51) (6408.51:6408.51:6408.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2921.8:2921.8:2921.8) (2921.8:2921.8:2921.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4302.81:4302.81:4302.81) (4302.81:4302.81:4302.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4332.44:4332.44:4332.44) (4332.44:4332.44:4332.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4397.8:4397.8:4397.8) (4397.8:4397.8:4397.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7958.1:7958.1:7958.1) (7958.1:7958.1:7958.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2972.59:2972.59:2972.59) (2972.59:2972.59:2972.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3002.46:3002.46:3002.46) (3002.46:3002.46:3002.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6225.89:6225.89:6225.89) (6225.89:6225.89:6225.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7701.56:7701.56:7701.56) (7701.56:7701.56:7701.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3491.98:3491.98:3491.98) (3491.98:3491.98:3491.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8915.24:8915.24:8915.24) (8915.24:8915.24:8915.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7445.89:7445.89:7445.89) (7445.89:7445.89:7445.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_6_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_6_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3256.44:3256.44:3256.44) (3256.44:3256.44:3256.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_6_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_6\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3155.23:3155.23:3155.23) (3155.23:3155.23:3155.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_6\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10651.9:10651.9:10651.9) (10651.9:10651.9:10651.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3263.13:3263.13:3263.13) (3263.13:3263.13:3263.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5358.43:5358.43:5358.43) (5358.43:5358.43:5358.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6891.82:6891.82:6891.82) (6891.82:6891.82:6891.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3598.34:3598.34:3598.34) (3598.34:3598.34:3598.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4953.58:4953.58:4953.58) (4953.58:4953.58:4953.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6482.31:6482.31:6482.31) (6482.31:6482.31:6482.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2708.76:2708.76:2708.76) (2708.76:2708.76:2708.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4726.06:4726.06:4726.06) (4726.06:4726.06:4726.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4508.42:4508.42:4508.42) (4508.42:4508.42:4508.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4341.53:4341.53:4341.53) (4341.53:4341.53:4341.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_8_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4207.48:4207.48:4207.48) (4207.48:4207.48:4207.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_8_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3845:3845:3845) (3845:3845:3845))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_7_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4851.43:4851.43:4851.43) (4851.43:4851.43:4851.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_7_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5099.92:5099.92:5099.92) (5099.92:5099.92:5099.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_6_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4157.59:4157.59:4157.59) (4157.59:4157.59:4157.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_6_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4280.25:4280.25:4280.25) (4280.25:4280.25:4280.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_9_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4876.89:4876.89:4876.89) (4876.89:4876.89:4876.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_9_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4644.22:4644.22:4644.22) (4644.22:4644.22:4644.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4034.03:4034.03:4034.03) (4034.03:4034.03:4034.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4045.92:4045.92:4045.92) (4045.92:4045.92:4045.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3940.82:3940.82:3940.82) (3940.82:3940.82:3940.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2483.34:2483.34:2483.34) (2483.34:2483.34:2483.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6610.62:6610.62:6610.62) (6610.62:6610.62:6610.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4332.74:4332.74:4332.74) (4332.74:4332.74:4332.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4294.86:4294.86:4294.86) (4294.86:4294.86:4294.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4310.19:4310.19:4310.19) (4310.19:4310.19:4310.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8240.88:8240.88:8240.88) (8240.88:8240.88:8240.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4915.89:4915.89:4915.89) (4915.89:4915.89:4915.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4177.24:4177.24:4177.24) (4177.24:4177.24:4177.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4192.72:4192.72:4192.72) (4192.72:4192.72:4192.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3526.84:3526.84:3526.84) (3526.84:3526.84:3526.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2544.92:2544.92:2544.92) (2544.92:2544.92:2544.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2470.89:2470.89:2470.89) (2470.89:2470.89:2470.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.92:2438.92:2438.92) (2438.92:2438.92:2438.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_2_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3524.69:3524.69:3524.69) (3524.69:3524.69:3524.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6743.13:6743.13:6743.13) (6743.13:6743.13:6743.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9704.3:9704.3:9704.3) (9704.3:9704.3:9704.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3700.95:3700.95:3700.95) (3700.95:3700.95:3700.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3866.18:3866.18:3866.18) (3866.18:3866.18:3866.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4795.28:4795.28:4795.28) (4795.28:4795.28:4795.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_15)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4912.77:4912.77:4912.77) (4912.77:4912.77:4912.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_20)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5631.39:5631.39:5631.39) (5631.39:5631.39:5631.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_28)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3992.74:3992.74:3992.74) (3992.74:3992.74:3992.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6508.49:6508.49:6508.49) (6508.49:6508.49:6508.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7510.27:7510.27:7510.27) (7510.27:7510.27:7510.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7539.67:7539.67:7539.67) (7539.67:7539.67:7539.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10110:10110:10110) (10110:10110:10110))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6830.16:6830.16:6830.16) (6830.16:6830.16:6830.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_26)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5989.29:5989.29:5989.29) (5989.29:5989.29:5989.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8655.5:8655.5:8655.5) (8655.5:8655.5:8655.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6832.56:6832.56:6832.56) (6832.56:6832.56:6832.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4966.31:4966.31:4966.31) (4966.31:4966.31:4966.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4933.43:4933.43:4933.43) (4933.43:4933.43:4933.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4971.13:4971.13:4971.13) (4971.13:4971.13:4971.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5005.25:5005.25:5005.25) (5005.25:5005.25:5005.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4970.44:4970.44:4970.44) (4970.44:4970.44:4970.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4952.14:4952.14:4952.14) (4952.14:4952.14:4952.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_17)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4496.41:4496.41:4496.41) (4496.41:4496.41:4496.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4320.24:4320.24:4320.24) (4320.24:4320.24:4320.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4286.81:4286.81:4286.81) (4286.81:4286.81:4286.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4320.29:4320.29:4320.29) (4320.29:4320.29:4320.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4374.36:4374.36:4374.36) (4374.36:4374.36:4374.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6607.56:6607.56:6607.56) (6607.56:6607.56:6607.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3211.34:3211.34:3211.34) (3211.34:3211.34:3211.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3569.7:3569.7:3569.7) (3569.7:3569.7:3569.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5312.41:5312.41:5312.41) (5312.41:5312.41:5312.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5319.98:5319.98:5319.98) (5319.98:5319.98:5319.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5310.56:5310.56:5310.56) (5310.56:5310.56:5310.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4036.88:4036.88:4036.88) (4036.88:4036.88:4036.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4036.74:4036.74:4036.74) (4036.74:4036.74:4036.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4000.77:4000.77:4000.77) (4000.77:4000.77:4000.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5403.69:5403.69:5403.69) (5403.69:5403.69:5403.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5403.55:5403.55:5403.55) (5403.55:5403.55:5403.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5367.58:5367.58:5367.58) (5367.58:5367.58:5367.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3148.04:3148.04:3148.04) (3148.04:3148.04:3148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3115.15:3115.15:3115.15) (3115.15:3115.15:3115.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3152.86:3152.86:3152.86) (3152.86:3152.86:3152.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8136.29:8136.29:8136.29) (8136.29:8136.29:8136.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4474.86:4474.86:4474.86) (4474.86:4474.86:4474.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2954.52:2954.52:2954.52) (2954.52:2954.52:2954.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4508.1:4508.1:4508.1) (4508.1:4508.1:4508.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7008.03:7008.03:7008.03) (7008.03:7008.03:7008.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4726.46:4726.46:4726.46) (4726.46:4726.46:4726.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4562.3:4562.3:4562.3) (4562.3:4562.3:4562.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4595.78:4595.78:4595.78) (4595.78:4595.78:4595.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4595.86:4595.86:4595.86) (4595.86:4595.86:4595.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3742.1:3742.1:3742.1) (3742.1:3742.1:3742.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4620.55:4620.55:4620.55) (4620.55:4620.55:4620.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3629.27:3629.27:3629.27) (3629.27:3629.27:3629.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2483.34:2483.34:2483.34) (2483.34:2483.34:2483.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_5_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9335.98:9335.98:9335.98) (9335.98:9335.98:9335.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_5_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9740.55:9740.55:9740.55) (9740.55:9740.55:9740.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_5_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9912.09:9912.09:9912.09) (9912.09:9912.09:9912.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_5_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11833.4:11833.4:11833.4) (11833.4:11833.4:11833.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_5_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7680.12:7680.12:7680.12) (7680.12:7680.12:7680.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11601.6:11601.6:11601.6) (11601.6:11601.6:11601.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12012:12012:12012) (12012:12012:12012))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8163.23:8163.23:8163.23) (8163.23:8163.23:8163.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10011.5:10011.5:10011.5) (10011.5:10011.5:10011.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11053.7:11053.7:11053.7) (11053.7:11053.7:11053.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9683:9683:9683) (9683:9683:9683))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10022:10022:10022) (10022:10022:10022))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9725.97:9725.97:9725.97) (9725.97:9725.97:9725.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_12_to_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6736.53:6736.53:6736.53) (6736.53:6736.53:6736.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_12_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5825.66:5825.66:5825.66) (5825.66:5825.66:5825.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_15_to_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5223.57:5223.57:5223.57) (5223.57:5223.57:5223.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_15_to_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4972.29:4972.29:4972.29) (4972.29:4972.29:4972.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_15_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5781.78:5781.78:5781.78) (5781.78:5781.78:5781.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_14_to_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5670.27:5670.27:5670.27) (5670.27:5670.27:5670.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_14_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4855.53:4855.53:4855.53) (4855.53:4855.53:4855.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_16_to_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6395.46:6395.46:6395.46) (6395.46:6395.46:6395.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_16_to_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6585.46:6585.46:6585.46) (6585.46:6585.46:6585.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_16_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7719.98:7719.98:7719.98) (7719.98:7719.98:7719.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6167.27:6167.27:6167.27) (6167.27:6167.27:6167.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6587.87:6587.87:6587.87) (6587.87:6587.87:6587.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6470.38:6470.38:6470.38) (6470.38:6470.38:6470.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6503.85:6503.85:6503.85) (6503.85:6503.85:6503.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6435.8:6435.8:6435.8) (6435.8:6435.8:6435.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7519.95:7519.95:7519.95) (7519.95:7519.95:7519.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3473.91:3473.91:3473.91) (3473.91:3473.91:3473.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5406.68:5406.68:5406.68) (5406.68:5406.68:5406.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_BIDIR_CELL_\$iopadmap\$top\.UART0_SIN_i_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9928.08:9928.08:9928.08) (9928.08:9928.08:9928.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_15_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5841.16:5841.16:5841.16) (5841.16:5841.16:5841.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3873.5:3873.5:3873.5) (3873.5:3873.5:3873.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_19_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_CYC_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4899.07:4899.07:4899.07) (4899.07:4899.07:4899.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_21_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_CYC_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4794.85:4794.85:4794.85) (4794.85:4794.85:4794.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2483.34:2483.34:2483.34) (2483.34:2483.34:2483.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7586.55:7586.55:7586.55) (7586.55:7586.55:7586.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_24_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10069.7:10069.7:10069.7) (10069.7:10069.7:10069.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3037.41:3037.41:3037.41) (3037.41:3037.41:3037.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2483.34:2483.34:2483.34) (2483.34:2483.34:2483.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10191.2:10191.2:10191.2) (10191.2:10191.2:10191.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6445.38:6445.38:6445.38) (6445.38:6445.38:6445.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6055.83:6055.83:6055.83) (6055.83:6055.83:6055.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10803.9:10803.9:10803.9) (10803.9:10803.9:10803.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6779.27:6779.27:6779.27) (6779.27:6779.27:6779.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4583.92:4583.92:4583.92) (4583.92:4583.92:4583.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8559.57:8559.57:8559.57) (8559.57:8559.57:8559.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_21_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6679.08:6679.08:6679.08) (6679.08:6679.08:6679.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5477.9:5477.9:5477.9) (5477.9:5477.9:5477.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10609:10609:10609) (10609:10609:10609))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_20_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7531.51:7531.51:7531.51) (7531.51:7531.51:7531.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5983.61:5983.61:5983.61) (5983.61:5983.61:5983.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7907.32:7907.32:7907.32) (7907.32:7907.32:7907.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_11_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6779.27:6779.27:6779.27) (6779.27:6779.27:6779.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4327:4327:4327) (4327:4327:4327))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11818.7:11818.7:11818.7) (11818.7:11818.7:11818.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_10_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7307.03:7307.03:7307.03) (7307.03:7307.03:7307.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4595.8:4595.8:4595.8) (4595.8:4595.8:4595.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4320.45:4320.45:4320.45) (4320.45:4320.45:4320.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7658.04:7658.04:7658.04) (7658.04:7658.04:7658.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_25_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8890.24:8890.24:8890.24) (8890.24:8890.24:8890.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3591.11:3591.11:3591.11) (3591.11:3591.11:3591.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3541.36:3541.36:3541.36) (3541.36:3541.36:3541.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3452.75:3452.75:3452.75) (3452.75:3452.75:3452.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6786.42:6786.42:6786.42) (6786.42:6786.42:6786.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6745.65:6745.65:6745.65) (6745.65:6745.65:6745.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6707.99:6707.99:6707.99) (6707.99:6707.99:6707.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6739.01:6739.01:6739.01) (6739.01:6739.01:6739.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5424.26:5424.26:5424.26) (5424.26:5424.26:5424.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8923.65:8923.65:8923.65) (8923.65:8923.65:8923.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4481.84:4481.84:4481.84) (4481.84:4481.84:4481.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10497.1:10497.1:10497.1) (10497.1:10497.1:10497.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9625.79:9625.79:9625.79) (9625.79:9625.79:9625.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9592.9:9592.9:9592.9) (9592.9:9592.9:9592.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9569.73:9569.73:9569.73) (9569.73:9569.73:9569.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4674.17:4674.17:4674.17) (4674.17:4674.17:4674.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3998.31:3998.31:3998.31) (3998.31:3998.31:3998.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_20_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3216.5:3216.5:3216.5) (3216.5:3216.5:3216.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_20_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3249.97:3249.97:3249.97) (3249.97:3249.97:3249.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_20_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3218.28:3218.28:3218.28) (3218.28:3218.28:3218.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4619.88:4619.88:4619.88) (4619.88:4619.88:4619.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_13_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6654.53:6654.53:6654.53) (6654.53:6654.53:6654.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_13_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6458.75:6458.75:6458.75) (6458.75:6458.75:6458.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_13_to_T_FRAG_WBs_RD_DAT_LUT2_O_6_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4147.25:4147.25:4147.25) (4147.25:4147.25:4147.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_13_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4527.67:4527.67:4527.67) (4527.67:4527.67:4527.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_13_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4547.18:4547.18:4547.18) (4547.18:4547.18:4547.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_13_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5870.86:5870.86:5870.86) (5870.86:5870.86:5870.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3733.4:3733.4:3733.4) (3733.4:3733.4:3733.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3757.99:3757.99:3757.99) (3757.99:3757.99:3757.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_6_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3695.14:3695.14:3695.14) (3695.14:3695.14:3695.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5252.08:5252.08:5252.08) (5252.08:5252.08:5252.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5203.76:5203.76:5203.76) (5203.76:5203.76:5203.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5170.87:5170.87:5170.87) (5170.87:5170.87:5170.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5384.83:5384.83:5384.83) (5384.83:5384.83:5384.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6196.53:6196.53:6196.53) (6196.53:6196.53:6196.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6287.62:6287.62:6287.62) (6287.62:6287.62:6287.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6251.65:6251.65:6251.65) (6251.65:6251.65:6251.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6210.49:6210.49:6210.49) (6210.49:6210.49:6210.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2988.03:2988.03:2988.03) (2988.03:2988.03:2988.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2994.02:2994.02:2994.02) (2994.02:2994.02:2994.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5175.68:5175.68:5175.68) (5175.68:5175.68:5175.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8114.72:8114.72:8114.72) (8114.72:8114.72:8114.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2965.86:2965.86:2965.86) (2965.86:2965.86:2965.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2388.5:2388.5:2388.5) (2388.5:2388.5:2388.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2338.75:2338.75:2338.75) (2338.75:2338.75:2338.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.9:2336.9:2336.9) (2336.9:2336.9:2336.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6670.07:6670.07:6670.07) (6670.07:6670.07:6670.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7467.61:7467.61:7467.61) (7467.61:7467.61:7467.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9244.66:9244.66:9244.66) (9244.66:9244.66:9244.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3358.76:3358.76:3358.76) (3358.76:3358.76:3358.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3969:3969:3969) (3969:3969:3969))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5508.62:5508.62:5508.62) (5508.62:5508.62:5508.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2289.11:2289.11:2289.11) (2289.11:2289.11:2289.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2334.96:2334.96:2334.96) (2334.96:2334.96:2334.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2704.74:2704.74:2704.74) (2704.74:2704.74:2704.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2671.86:2671.86:2671.86) (2671.86:2671.86:2671.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2673.58:2673.58:2673.58) (2673.58:2673.58:2673.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3471.29:3471.29:3471.29) (3471.29:3471.29:3471.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_CYC_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6054.95:6054.95:6054.95) (6054.95:6054.95:6054.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_CYC_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7360.28:7360.28:7360.28) (7360.28:7360.28:7360.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_CYC_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8097.81:8097.81:8097.81) (8097.81:8097.81:8097.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_CYC_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4498.04:4498.04:4498.04) (4498.04:4498.04:4498.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3001.84:3001.84:3001.84) (3001.84:3001.84:3001.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2856.56:2856.56:2856.56) (2856.56:2856.56:2856.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2894.26:2894.26:2894.26) (2894.26:2894.26:2894.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4564.54:4564.54:4564.54) (4564.54:4564.54:4564.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_52_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8172.76:8172.76:8172.76) (8172.76:8172.76:8172.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8939.24:8939.24:8939.24) (8939.24:8939.24:8939.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_53_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7560.46:7560.46:7560.46) (7560.46:7560.46:7560.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4220.45:4220.45:4220.45) (4220.45:4220.45:4220.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_62_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8095.46:8095.46:8095.46) (8095.46:8095.46:8095.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6069.88:6069.88:6069.88) (6069.88:6069.88:6069.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_63_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9008.47:9008.47:9008.47) (9008.47:9008.47:9008.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4762.5:4762.5:4762.5) (4762.5:4762.5:4762.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_64_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7838.44:7838.44:7838.44) (7838.44:7838.44:7838.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7294.65:7294.65:7294.65) (7294.65:7294.65:7294.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_65_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7659.85:7659.85:7659.85) (7659.85:7659.85:7659.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4716.4:4716.4:4716.4) (4716.4:4716.4:4716.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_66_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7848.03:7848.03:7848.03) (7848.03:7848.03:7848.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2908.95:2908.95:2908.95) (2908.95:2908.95:2908.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_67_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7542.4:7542.4:7542.4) (7542.4:7542.4:7542.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4669.55:4669.55:4669.55) (4669.55:4669.55:4669.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6442.82:6442.82:6442.82) (6442.82:6442.82:6442.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5661.38:5661.38:5661.38) (5661.38:5661.38:5661.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7852.24:7852.24:7852.24) (7852.24:7852.24:7852.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3084.36:3084.36:3084.36) (3084.36:3084.36:3084.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3253.28:3253.28:3253.28) (3253.28:3253.28:3253.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4928.73:4928.73:4928.73) (4928.73:4928.73:4928.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3608.1:3608.1:3608.1) (3608.1:3608.1:3608.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3435.75:3435.75:3435.75) (3435.75:3435.75:3435.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3086.85:3086.85:3086.85) (3086.85:3086.85:3086.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2707.14:2707.14:2707.14) (2707.14:2707.14:2707.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3248.85:3248.85:3248.85) (3248.85:3248.85:3248.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3592.38:3592.38:3592.38) (3592.38:3592.38:3592.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3085.2:3085.2:3085.2) (3085.2:3085.2:3085.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4405.48:4405.48:4405.48) (4405.48:4405.48:4405.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4905.56:4905.56:4905.56) (4905.56:4905.56:4905.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5385.59:5385.59:5385.59) (5385.59:5385.59:5385.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4933.8:4933.8:4933.8) (4933.8:4933.8:4933.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4900.92:4900.92:4900.92) (4900.92:4900.92:4900.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4005.63:4005.63:4005.63) (4005.63:4005.63:4005.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3455.89:3455.89:3455.89) (3455.89:3455.89:3455.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3071.73:3071.73:3071.73) (3071.73:3071.73:3071.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3038.84:3038.84:3038.84) (3038.84:3038.84:3038.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2718.85:2718.85:2718.85) (2718.85:2718.85:2718.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5931.17:5931.17:5931.17) (5931.17:5931.17:5931.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3916.85:3916.85:3916.85) (3916.85:3916.85:3916.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3883.97:3883.97:3883.97) (3883.97:3883.97:3883.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3921.67:3921.67:3921.67) (3921.67:3921.67:3921.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2605.27:2605.27:2605.27) (2605.27:2605.27:2605.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2264.11:2264.11:2264.11) (2264.11:2264.11:2264.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2275.58:2275.58:2275.58) (2275.58:2275.58:2275.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5018.37:5018.37:5018.37) (5018.37:5018.37:5018.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3643.85:3643.85:3643.85) (3643.85:3643.85:3643.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3309.15:3309.15:3309.15) (3309.15:3309.15:3309.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4064.87:4064.87:4064.87) (4064.87:4064.87:4064.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4126.85:4126.85:4126.85) (4126.85:4126.85:4126.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4155.44:4155.44:4155.44) (4155.44:4155.44:4155.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3833.36:3833.36:3833.36) (3833.36:3833.36:3833.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4771.38:4771.38:4771.38) (4771.38:4771.38:4771.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5824.76:5824.76:5824.76) (5824.76:5824.76:5824.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2293.79:2293.79:2293.79) (2293.79:2293.79:2293.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3193.05:3193.05:3193.05) (3193.05:3193.05:3193.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5120.49:5120.49:5120.49) (5120.49:5120.49:5120.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3707.65:3707.65:3707.65) (3707.65:3707.65:3707.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3379.43:3379.43:3379.43) (3379.43:3379.43:3379.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7889.13:7889.13:7889.13) (7889.13:7889.13:7889.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3160.49:3160.49:3160.49) (3160.49:3160.49:3160.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4321.79:4321.79:4321.79) (4321.79:4321.79:4321.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3867.29:3867.29:3867.29) (3867.29:3867.29:3867.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5470.29:5470.29:5470.29) (5470.29:5470.29:5470.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4191.36:4191.36:4191.36) (4191.36:4191.36:4191.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3118.55:3118.55:3118.55) (3118.55:3118.55:3118.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2338.75:2338.75:2338.75) (2338.75:2338.75:2338.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3556.5:3556.5:3556.5) (3556.5:3556.5:3556.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3671.06:3671.06:3671.06) (3671.06:3671.06:3671.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3670.91:3670.91:3670.91) (3670.91:3670.91:3670.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4226.84:4226.84:4226.84) (4226.84:4226.84:4226.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5488.45:5488.45:5488.45) (5488.45:5488.45:5488.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5763.38:5763.38:5763.38) (5763.38:5763.38:5763.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2497.9:2497.9:2497.9) (2497.9:2497.9:2497.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4029.37:4029.37:4029.37) (4029.37:4029.37:4029.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2308.69:2308.69:2308.69) (2308.69:2308.69:2308.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2346.39:2346.39:2346.39) (2346.39:2346.39:2346.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2606.5:2606.5:2606.5) (2606.5:2606.5:2606.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2617.97:2617.97:2617.97) (2617.97:2617.97:2617.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2647.35:2647.35:2647.35) (2647.35:2647.35:2647.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3174.28:3174.28:3174.28) (3174.28:3174.28:3174.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2389.9:2389.9:2389.9) (2389.9:2389.9:2389.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2308.69:2308.69:2308.69) (2308.69:2308.69:2308.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2346.39:2346.39:2346.39) (2346.39:2346.39:2346.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2497.9:2497.9:2497.9) (2497.9:2497.9:2497.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4185.53:4185.53:4185.53) (4185.53:4185.53:4185.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2814.07:2814.07:2814.07) (2814.07:2814.07:2814.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2777.6:2777.6:2777.6) (2777.6:2777.6:2777.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2816.93:2816.93:2816.93) (2816.93:2816.93:2816.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2637.97:2637.97:2637.97) (2637.97:2637.97:2637.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2700.06:2700.06:2700.06) (2700.06:2700.06:2700.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2660.64:2660.64:2660.64) (2660.64:2660.64:2660.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2666.76:2666.76:2666.76) (2666.76:2666.76:2666.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2293.79:2293.79:2293.79) (2293.79:2293.79:2293.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2643.97:2643.97:2643.97) (2643.97:2643.97:2643.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3306.28:3306.28:3306.28) (3306.28:3306.28:3306.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3107.69:3107.69:3107.69) (3107.69:3107.69:3107.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4861.95:4861.95:4861.95) (4861.95:4861.95:4861.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5093.07:5093.07:5093.07) (5093.07:5093.07:5093.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2582.83:2582.83:2582.83) (2582.83:2582.83:2582.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2513.14:2513.14:2513.14) (2513.14:2513.14:2513.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2550.84:2550.84:2550.84) (2550.84:2550.84:2550.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2831.46:2831.46:2831.46) (2831.46:2831.46:2831.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2264.11:2264.11:2264.11) (2264.11:2264.11:2264.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2275.58:2275.58:2275.58) (2275.58:2275.58:2275.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5232.43:5232.43:5232.43) (5232.43:5232.43:5232.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3246.82:3246.82:3246.82) (3246.82:3246.82:3246.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3154.57:3154.57:3154.57) (3154.57:3154.57:3154.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3122.71:3122.71:3122.71) (3122.71:3122.71:3122.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3089.82:3089.82:3089.82) (3089.82:3089.82:3089.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5028.02:5028.02:5028.02) (5028.02:5028.02:5028.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5052.64:5052.64:5052.64) (5052.64:5052.64:5052.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4061.58:4061.58:4061.58) (4061.58:4061.58:4061.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3146.71:3146.71:3146.71) (3146.71:3146.71:3146.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4873.73:4873.73:4873.73) (4873.73:4873.73:4873.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2976.67:2976.67:2976.67) (2976.67:2976.67:2976.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3001.84:3001.84:3001.84) (3001.84:3001.84:3001.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3067.84:3067.84:3067.84) (3067.84:3067.84:3067.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3067.7:3067.7:3067.7) (3067.7:3067.7:3067.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4825.69:4825.69:4825.69) (4825.69:4825.69:4825.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5042.16:5042.16:5042.16) (5042.16:5042.16:5042.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2821.78:2821.78:2821.78) (2821.78:2821.78:2821.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2656.54:2656.54:2656.54) (2656.54:2656.54:2656.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2668.02:2668.02:2668.02) (2668.02:2668.02:2668.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2757.04:2757.04:2757.04) (2757.04:2757.04:2757.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2697.4:2697.4:2697.4) (2697.4:2697.4:2697.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3001.84:3001.84:3001.84) (3001.84:3001.84:3001.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3067.84:3067.84:3067.84) (3067.84:3067.84:3067.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3067.7:3067.7:3067.7) (3067.7:3067.7:3067.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4703.64:4703.64:4703.64) (4703.64:4703.64:4703.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4061.55:4061.55:4061.55) (4061.55:4061.55:4061.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2754.06:2754.06:2754.06) (2754.06:2754.06:2754.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2721.61:2721.61:2721.61) (2721.61:2721.61:2721.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2371.07:2371.07:2371.07) (2371.07:2371.07:2371.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2370.93:2370.93:2370.93) (2370.93:2370.93:2370.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2643.97:2643.97:2643.97) (2643.97:2643.97:2643.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3572.59:3572.59:3572.59) (3572.59:3572.59:3572.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3191.91:3191.91:3191.91) (3191.91:3191.91:3191.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3351.29:3351.29:3351.29) (3351.29:3351.29:3351.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4417.31:4417.31:4417.31) (4417.31:4417.31:4417.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7101.47:7101.47:7101.47) (7101.47:7101.47:7101.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5929.27:5929.27:5929.27) (5929.27:5929.27:5929.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3051.38:3051.38:3051.38) (3051.38:3051.38:3051.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3934.36:3934.36:3934.36) (3934.36:3934.36:3934.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3467.04:3467.04:3467.04) (3467.04:3467.04:3467.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3782.69:3782.69:3782.69) (3782.69:3782.69:3782.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3675.06:3675.06:3675.06) (3675.06:3675.06:3675.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3550.86:3550.86:3550.86) (3550.86:3550.86:3550.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4338.86:4338.86:4338.86) (4338.86:4338.86:4338.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5719.09:5719.09:5719.09) (5719.09:5719.09:5719.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5452.08:5452.08:5452.08) (5452.08:5452.08:5452.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4643.6:4643.6:4643.6) (4643.6:4643.6:4643.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3409.06:3409.06:3409.06) (3409.06:3409.06:3409.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4817.05:4817.05:4817.05) (4817.05:4817.05:4817.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4582.49:4582.49:4582.49) (4582.49:4582.49:4582.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5205.58:5205.58:5205.58) (5205.58:5205.58:5205.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5198.75:5198.75:5198.75) (5198.75:5198.75:5198.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5119.39:5119.39:5119.39) (5119.39:5119.39:5119.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5150.93:5150.93:5150.93) (5150.93:5150.93:5150.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4482.81:4482.81:4482.81) (4482.81:4482.81:4482.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4449.92:4449.92:4449.92) (4449.92:4449.92:4449.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4658.45:4658.45:4658.45) (4658.45:4658.45:4658.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4551.73:4551.73:4551.73) (4551.73:4551.73:4551.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3190.02:3190.02:3190.02) (3190.02:3190.02:3190.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3157.14:3157.14:3157.14) (3157.14:3157.14:3157.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3527.32:3527.32:3527.32) (3527.32:3527.32:3527.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3086.79:3086.79:3086.79) (3086.79:3086.79:3086.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3044.86:3044.86:3044.86) (3044.86:3044.86:3044.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2739.56:2739.56:2739.56) (2739.56:2739.56:2739.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2706.26:2706.26:2706.26) (2706.26:2706.26:2706.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2711.16:2711.16:2711.16) (2711.16:2711.16:2711.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4399.57:4399.57:4399.57) (4399.57:4399.57:4399.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4317.66:4317.66:4317.66) (4317.66:4317.66:4317.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4288.05:4288.05:4288.05) (4288.05:4288.05:4288.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4319.59:4319.59:4319.59) (4319.59:4319.59:4319.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3462.2:3462.2:3462.2) (3462.2:3462.2:3462.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4075.8:4075.8:4075.8) (4075.8:4075.8:4075.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4738.17:4738.17:4738.17) (4738.17:4738.17:4738.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4125.45:4125.45:4125.45) (4125.45:4125.45:4125.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3870.87:3870.87:3870.87) (3870.87:3870.87:3870.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4272.03:4272.03:4272.03) (4272.03:4272.03:4272.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4232.91:4232.91:4232.91) (4232.91:4232.91:4232.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4243.93:4243.93:4243.93) (4243.93:4243.93:4243.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4554.43:4554.43:4554.43) (4554.43:4554.43:4554.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4649.46:4649.46:4649.46) (4649.46:4649.46:4649.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4613.49:4613.49:4613.49) (4613.49:4613.49:4613.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5552.18:5552.18:5552.18) (5552.18:5552.18:5552.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5633.75:5633.75:5633.75) (5633.75:5633.75:5633.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4399.09:4399.09:4399.09) (4399.09:4399.09:4399.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3700.65:3700.65:3700.65) (3700.65:3700.65:3700.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2293.79:2293.79:2293.79) (2293.79:2293.79:2293.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3083.09:3083.09:3083.09) (3083.09:3083.09:3083.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3658.13:3658.13:3658.13) (3658.13:3658.13:3658.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3579.83:3579.83:3579.83) (3579.83:3579.83:3579.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3546.94:3546.94:3546.94) (3546.94:3546.94:3546.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4032.34:4032.34:4032.34) (4032.34:4032.34:4032.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4175.18:4175.18:4175.18) (4175.18:4175.18:4175.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2988.4:2988.4:2988.4) (2988.4:2988.4:2988.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4511.27:4511.27:4511.27) (4511.27:4511.27:4511.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3034.65:3034.65:3034.65) (3034.65:3034.65:3034.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8348.82:8348.82:8348.82) (8348.82:8348.82:8348.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4825.62:4825.62:4825.62) (4825.62:4825.62:4825.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4455.49:4455.49:4455.49) (4455.49:4455.49:4455.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4273.47:4273.47:4273.47) (4273.47:4273.47:4273.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3153.37:3153.37:3153.37) (3153.37:3153.37:3153.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9366.92:9366.92:9366.92) (9366.92:9366.92:9366.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2371.26:2371.26:2371.26) (2371.26:2371.26:2371.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4774.61:4774.61:4774.61) (4774.61:4774.61:4774.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9326.35:9326.35:9326.35) (9326.35:9326.35:9326.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4512.92:4512.92:4512.92) (4512.92:4512.92:4512.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4512.78:4512.78:4512.78) (4512.78:4512.78:4512.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3993.3:3993.3:3993.3) (3993.3:3993.3:3993.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3960.41:3960.41:3960.41) (3960.41:3960.41:3960.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3042.06:3042.06:3042.06) (3042.06:3042.06:3042.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3009.17:3009.17:3009.17) (3009.17:3009.17:3009.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4459.07:4459.07:4459.07) (4459.07:4459.07:4459.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4426.19:4426.19:4426.19) (4426.19:4426.19:4426.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4121.53:4121.53:4121.53) (4121.53:4121.53:4121.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4088.64:4088.64:4088.64) (4088.64:4088.64:4088.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4165.36:4165.36:4165.36) (4165.36:4165.36:4165.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4165.21:4165.21:4165.21) (4165.21:4165.21:4165.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3557.65:3557.65:3557.65) (3557.65:3557.65:3557.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3524.77:3524.77:3524.77) (3524.77:3524.77:3524.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3305.98:3305.98:3305.98) (3305.98:3305.98:3305.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3305.84:3305.84:3305.84) (3305.84:3305.84:3305.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3344.14:3344.14:3344.14) (3344.14:3344.14:3344.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3343.99:3343.99:3343.99) (3343.99:3343.99:3343.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3750.19:3750.19:3750.19) (3750.19:3750.19:3750.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3750.05:3750.05:3750.05) (3750.05:3750.05:3750.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3228.18:3228.18:3228.18) (3228.18:3228.18:3228.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3195.29:3195.29:3195.29) (3195.29:3195.29:3195.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3639.77:3639.77:3639.77) (3639.77:3639.77:3639.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3606.88:3606.88:3606.88) (3606.88:3606.88:3606.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3197.47:3197.47:3197.47) (3197.47:3197.47:3197.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3164.58:3164.58:3164.58) (3164.58:3164.58:3164.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3732.6:3732.6:3732.6) (3732.6:3732.6:3732.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3699.72:3699.72:3699.72) (3699.72:3699.72:3699.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3080.21:3080.21:3080.21) (3080.21:3080.21:3080.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3047.33:3047.33:3047.33) (3047.33:3047.33:3047.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5420.54:5420.54:5420.54) (5420.54:5420.54:5420.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3396.42:3396.42:3396.42) (3396.42:3396.42:3396.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2483.34:2483.34:2483.34) (2483.34:2483.34:2483.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3519.5:3519.5:3519.5) (3519.5:3519.5:3519.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3486.62:3486.62:3486.62) (3486.62:3486.62:3486.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6392.87:6392.87:6392.87) (6392.87:6392.87:6392.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6359.99:6359.99:6359.99) (6359.99:6359.99:6359.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4282.75:4282.75:4282.75) (4282.75:4282.75:4282.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4249.86:4249.86:4249.86) (4249.86:4249.86:4249.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3336.42:3336.42:3336.42) (3336.42:3336.42:3336.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3336.28:3336.28:3336.28) (3336.28:3336.28:3336.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7325.07:7325.07:7325.07) (7325.07:7325.07:7325.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5983.39:5983.39:5983.39) (5983.39:5983.39:5983.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5944.28:5944.28:5944.28) (5944.28:5944.28:5944.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5883.62:5883.62:5883.62) (5883.62:5883.62:5883.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3495.42:3495.42:3495.42) (3495.42:3495.42:3495.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3462.54:3462.54:3462.54) (3462.54:3462.54:3462.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3500.25:3500.25:3500.25) (3500.25:3500.25:3500.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3658.79:3658.79:3658.79) (3658.79:3658.79:3658.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.26:2299.26:2299.26) (2299.26:2299.26:2299.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5428.39:5428.39:5428.39) (5428.39:5428.39:5428.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3640.41:3640.41:3640.41) (3640.41:3640.41:3640.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3607.52:3607.52:3607.52) (3607.52:3607.52:3607.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3109.88:3109.88:3109.88) (3109.88:3109.88:3109.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3077:3077:3077) (3077:3077:3077))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.26:2299.26:2299.26) (2299.26:2299.26:2299.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2233.47:2233.47:2233.47) (2233.47:2233.47:2233.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6435.69:6435.69:6435.69) (6435.69:6435.69:6435.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5008.85:5008.85:5008.85) (5008.85:5008.85:5008.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3249.91:3249.91:3249.91) (3249.91:3249.91:3249.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3231.61:3231.61:3231.61) (3231.61:3231.61:3231.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6330.01:6330.01:6330.01) (6330.01:6330.01:6330.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6098.42:6098.42:6098.42) (6098.42:6098.42:6098.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5115.45:5115.45:5115.45) (5115.45:5115.45:5115.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5115.31:5115.31:5115.31) (5115.31:5115.31:5115.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4632.02:4632.02:4632.02) (4632.02:4632.02:4632.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4599.14:4599.14:4599.14) (4599.14:4599.14:4599.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4549.13:4549.13:4549.13) (4549.13:4549.13:4549.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4516.24:4516.24:4516.24) (4516.24:4516.24:4516.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4302.51:4302.51:4302.51) (4302.51:4302.51:4302.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4269.63:4269.63:4269.63) (4269.63:4269.63:4269.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3710.5:3710.5:3710.5) (3710.5:3710.5:3710.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3677.61:3677.61:3677.61) (3677.61:3677.61:3677.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8314.08:8314.08:8314.08) (8314.08:8314.08:8314.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8281.2:8281.2:8281.2) (8281.2:8281.2:8281.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3312.34:3312.34:3312.34) (3312.34:3312.34:3312.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3312.2:3312.2:3312.2) (3312.2:3312.2:3312.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2597.99:2597.99:2597.99) (2597.99:2597.99:2597.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4706.4:4706.4:4706.4) (4706.4:4706.4:4706.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7358.32:7358.32:7358.32) (7358.32:7358.32:7358.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_27_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7354.74:7354.74:7354.74) (7354.74:7354.74:7354.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4395.83:4395.83:4395.83) (4395.83:4395.83:4395.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4290.21:4290.21:4290.21) (4290.21:4290.21:4290.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4257.33:4257.33:4257.33) (4257.33:4257.33:4257.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_69_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6402.17:6402.17:6402.17) (6402.17:6402.17:6402.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5625.78:5625.78:5625.78) (5625.78:5625.78:5625.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3379.08:3379.08:3379.08) (3379.08:3379.08:3379.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4216.38:4216.38:4216.38) (4216.38:4216.38:4216.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6890.91:6890.91:6890.91) (6890.91:6890.91:6890.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_12_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9469.03:9469.03:9469.03) (9469.03:9469.03:9469.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_54_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7612.09:7612.09:7612.09) (7612.09:7612.09:7612.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5109.3:5109.3:5109.3) (5109.3:5109.3:5109.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4062.58:4062.58:4062.58) (4062.58:4062.58:4062.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5435.37:5435.37:5435.37) (5435.37:5435.37:5435.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5909.19:5909.19:5909.19) (5909.19:5909.19:5909.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5757.64:5757.64:5757.64) (5757.64:5757.64:5757.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5795.35:5795.35:5795.35) (5795.35:5795.35:5795.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9548.97:9548.97:9548.97) (9548.97:9548.97:9548.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3473.91:3473.91:3473.91) (3473.91:3473.91:3473.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3066.02:3066.02:3066.02) (3066.02:3066.02:3066.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2483.34:2483.34:2483.34) (2483.34:2483.34:2483.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4279.3:4279.3:4279.3) (4279.3:4279.3:4279.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4831.3:4831.3:4831.3) (4831.3:4831.3:4831.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3455.8:3455.8:3455.8) (3455.8:3455.8:3455.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3496.24:3496.24:3496.24) (3496.24:3496.24:3496.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8747.79:8747.79:8747.79) (8747.79:8747.79:8747.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5116.65:5116.65:5116.65) (5116.65:5116.65:5116.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5207.74:5207.74:5207.74) (5207.74:5207.74:5207.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5171.77:5171.77:5171.77) (5171.77:5171.77:5171.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8911.25:8911.25:8911.25) (8911.25:8911.25:8911.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6952.83:6952.83:6952.83) (6952.83:6952.83:6952.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9681.84:9681.84:9681.84) (9681.84:9681.84:9681.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8011.79:8011.79:8011.79) (8011.79:8011.79:8011.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8016.36:8016.36:8016.36) (8016.36:8016.36:8016.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6853.57:6853.57:6853.57) (6853.57:6853.57:6853.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8340.38:8340.38:8340.38) (8340.38:8340.38:8340.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_output_13_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7335.78:7335.78:7335.78) (7335.78:7335.78:7335.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_55_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8694.98:8694.98:8694.98) (8694.98:8694.98:8694.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5156.42:5156.42:5156.42) (5156.42:5156.42:5156.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3082.12:3082.12:3082.12) (3082.12:3082.12:3082.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3081.98:3081.98:3081.98) (3081.98:3081.98:3081.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.57:2341.57:2341.57) (2341.57:2341.57:2341.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2308.69:2308.69:2308.69) (2308.69:2308.69:2308.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6088.03:6088.03:6088.03) (6088.03:6088.03:6088.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3325.15:3325.15:3325.15) (3325.15:3325.15:3325.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4170.69:4170.69:4170.69) (4170.69:4170.69:4170.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5730.91:5730.91:5730.91) (5730.91:5730.91:5730.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5663.18:5663.18:5663.18) (5663.18:5663.18:5663.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4237.48:4237.48:4237.48) (4237.48:4237.48:4237.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6518.24:6518.24:6518.24) (6518.24:6518.24:6518.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4970.51:4970.51:4970.51) (4970.51:4970.51:4970.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5200.41:5200.41:5200.41) (5200.41:5200.41:5200.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6087.99:6087.99:6087.99) (6087.99:6087.99:6087.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3725.41:3725.41:3725.41) (3725.41:3725.41:3725.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6786.35:6786.35:6786.35) (6786.35:6786.35:6786.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5822.61:5822.61:5822.61) (5822.61:5822.61:5822.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4891.22:4891.22:4891.22) (4891.22:4891.22:4891.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3888.47:3888.47:3888.47) (3888.47:3888.47:3888.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4348.46:4348.46:4348.46) (4348.46:4348.46:4348.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6055.21:6055.21:6055.21) (6055.21:6055.21:6055.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6540.02:6540.02:6540.02) (6540.02:6540.02:6540.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2705.46:2705.46:2705.46) (2705.46:2705.46:2705.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5264.2:5264.2:5264.2) (5264.2:5264.2:5264.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_66_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14025.6:14025.6:14025.6) (14025.6:14025.6:14025.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11843.9:11843.9:11843.9) (11843.9:11843.9:11843.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13859.8:13859.8:13859.8) (13859.8:13859.8:13859.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13101.8:13101.8:13101.8) (13101.8:13101.8:13101.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15486:15486:15486) (15486:15486:15486))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15383.9:15383.9:15383.9) (15383.9:15383.9:15383.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_6_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16410.1:16410.1:16410.1) (16410.1:16410.1:16410.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_65_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14364.4:14364.4:14364.4) (14364.4:14364.4:14364.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (19530.4:19530.4:19530.4) (19530.4:19530.4:19530.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10722:10722:10722) (10722:10722:10722))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11287.2:11287.2:11287.2) (11287.2:11287.2:11287.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (19118.6:19118.6:19118.6) (19118.6:19118.6:19118.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14334.9:14334.9:14334.9) (14334.9:14334.9:14334.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_5_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11567.1:11567.1:11567.1) (11567.1:11567.1:11567.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_64_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16703.1:16703.1:16703.1) (16703.1:16703.1:16703.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16486.6:16486.6:16486.6) (16486.6:16486.6:16486.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16615.2:16615.2:16615.2) (16615.2:16615.2:16615.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14495.3:14495.3:14495.3) (14495.3:14495.3:14495.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (18638.8:18638.8:18638.8) (18638.8:18638.8:18638.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15685.8:15685.8:15685.8) (15685.8:15685.8:15685.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_4_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15652.5:15652.5:15652.5) (15652.5:15652.5:15652.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_3_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_63_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14547.5:14547.5:14547.5) (14547.5:14547.5:14547.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (17089.3:17089.3:17089.3) (17089.3:17089.3:17089.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9890.93:9890.93:9890.93) (9890.93:9890.93:9890.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12635.6:12635.6:12635.6) (12635.6:12635.6:12635.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (18844:18844:18844) (18844:18844:18844))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11222.5:11222.5:11222.5) (11222.5:11222.5:11222.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_62_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (18876.4:18876.4:18876.4) (18876.4:18876.4:18876.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16431.8:16431.8:16431.8) (16431.8:16431.8:16431.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (20014.8:20014.8:20014.8) (20014.8:20014.8:20014.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14434.7:14434.7:14434.7) (14434.7:14434.7:14434.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12363.3:12363.3:12363.3) (12363.3:12363.3:12363.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (18409.4:18409.4:18409.4) (18409.4:18409.4:18409.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (17255.8:17255.8:17255.8) (17255.8:17255.8:17255.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14075.7:14075.7:14075.7) (14075.7:14075.7:14075.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_53_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (18621.5:18621.5:18621.5) (18621.5:18621.5:18621.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14926.9:14926.9:14926.9) (14926.9:14926.9:14926.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (25348.5:25348.5:25348.5) (25348.5:25348.5:25348.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (20692.3:20692.3:20692.3) (20692.3:20692.3:20692.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16704.9:16704.9:16704.9) (16704.9:16704.9:16704.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (21542.8:21542.8:21542.8) (21542.8:21542.8:21542.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14061.8:14061.8:14061.8) (14061.8:14061.8:14061.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_1_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (20629.4:20629.4:20629.4) (20629.4:20629.4:20629.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_52_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14210:14210:14210) (14210:14210:14210))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11972:11972:11972) (11972:11972:11972))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13686.2:13686.2:13686.2) (13686.2:13686.2:13686.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10821.7:10821.7:10821.7) (10821.7:10821.7:10821.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8937.79:8937.79:8937.79) (8937.79:8937.79:8937.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15951.9:15951.9:15951.9) (15951.9:15951.9:15951.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15500.9:15500.9:15500.9) (15500.9:15500.9:15500.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16278.9:16278.9:16278.9) (16278.9:16278.9:16278.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3652.44:3652.44:3652.44) (3652.44:3652.44:3652.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3619.56:3619.56:3619.56) (3619.56:3619.56:3619.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5557.52:5557.52:5557.52) (5557.52:5557.52:5557.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5524.64:5524.64:5524.64) (5524.64:5524.64:5524.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4203.51:4203.51:4203.51) (4203.51:4203.51:4203.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4203.37:4203.37:4203.37) (4203.37:4203.37:4203.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2792.04:2792.04:2792.04) (2792.04:2792.04:2792.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2759.15:2759.15:2759.15) (2759.15:2759.15:2759.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3721.03:3721.03:3721.03) (3721.03:3721.03:3721.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3688.15:3688.15:3688.15) (3688.15:3688.15:3688.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3080.21:3080.21:3080.21) (3080.21:3080.21:3080.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3047.33:3047.33:3047.33) (3047.33:3047.33:3047.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3595.81:3595.81:3595.81) (3595.81:3595.81:3595.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3562.92:3562.92:3562.92) (3562.92:3562.92:3562.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_67_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14867.2:14867.2:14867.2) (14867.2:14867.2:14867.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11145.6:11145.6:11145.6) (11145.6:11145.6:11145.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12105.7:12105.7:12105.7) (12105.7:12105.7:12105.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11260.4:11260.4:11260.4) (11260.4:11260.4:11260.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16602.2:16602.2:16602.2) (16602.2:16602.2:16602.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12697.3:12697.3:12697.3) (12697.3:12697.3:12697.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_23_7_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12687.6:12687.6:12687.6) (12687.6:12687.6:12687.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4965.61:4965.61:4965.61) (4965.61:4965.61:4965.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5348.74:5348.74:5348.74) (5348.74:5348.74:5348.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4358.6:4358.6:4358.6) (4358.6:4358.6:4358.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2701.98:2701.98:2701.98) (2701.98:2701.98:2701.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4582.92:4582.92:4582.92) (4582.92:4582.92:4582.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4925.67:4925.67:4925.67) (4925.67:4925.67:4925.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8375.08:8375.08:8375.08) (8375.08:8375.08:8375.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13968.9:13968.9:13968.9) (13968.9:13968.9:13968.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (17634:17634:17634) (17634:17634:17634))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12267.4:12267.4:12267.4) (12267.4:12267.4:12267.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12229.5:12229.5:12229.5) (12229.5:12229.5:12229.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11581.2:11581.2:11581.2) (11581.2:11581.2:11581.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13912.1:13912.1:13912.1) (13912.1:13912.1:13912.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10095.3:10095.3:10095.3) (10095.3:10095.3:10095.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10542.7:10542.7:10542.7) (10542.7:10542.7:10542.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_2_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12836.8:12836.8:12836.8) (12836.8:12836.8:12836.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4059.31:4059.31:4059.31) (4059.31:4059.31:4059.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8035.28:8035.28:8035.28) (8035.28:8035.28:8035.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8457.38:8457.38:8457.38) (8457.38:8457.38:8457.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14020.5:14020.5:14020.5) (14020.5:14020.5:14020.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (16269.5:16269.5:16269.5) (16269.5:16269.5:16269.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12794:12794:12794) (12794:12794:12794))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6933.01:6933.01:6933.01) (6933.01:6933.01:6933.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6259.57:6259.57:6259.57) (6259.57:6259.57:6259.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10586.7:10586.7:10586.7) (10586.7:10586.7:10586.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13623.8:13623.8:13623.8) (13623.8:13623.8:13623.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_17_3_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (15224.3:15224.3:15224.3) (15224.3:15224.3:15224.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12952:12952:12952) (12952:12952:12952))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14638.5:14638.5:14638.5) (14638.5:14638.5:14638.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_22_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (19660:19660:19660) (19660:19660:19660))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13856.5:13856.5:13856.5) (13856.5:13856.5:13856.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (20842.2:20842.2:20842.2) (20842.2:20842.2:20842.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (20671.1:20671.1:20671.1) (20671.1:20671.1:20671.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_ASSP_u_qlal4s3b_cell_macro_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4179.55:4179.55:4179.55) (4179.55:4179.55:4179.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7042.63:7042.63:7042.63) (7042.63:7042.63:7042.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10131.4:10131.4:10131.4) (10131.4:10131.4:10131.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14500.1:14500.1:14500.1) (14500.1:14500.1:14500.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10343.8:10343.8:10343.8) (10343.8:10343.8:10343.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7534.52:7534.52:7534.52) (7534.52:7534.52:7534.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11049:11049:11049) (11049:11049:11049))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13654.9:13654.9:13654.9) (13654.9:13654.9:13654.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4544.24:4544.24:4544.24) (4544.24:4544.24:4544.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7200.37:7200.37:7200.37) (7200.37:7200.37:7200.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5531.97:5531.97:5531.97) (5531.97:5531.97:5531.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5772.73:5772.73:5772.73) (5772.73:5772.73:5772.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6556.67:6556.67:6556.67) (6556.67:6556.67:6556.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5787.34:5787.34:5787.34) (5787.34:5787.34:5787.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4902.04:4902.04:4902.04) (4902.04:4902.04:4902.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3176.29:3176.29:3176.29) (3176.29:3176.29:3176.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3422:3422:3422) (3422:3422:3422))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3762.4:3762.4:3762.4) (3762.4:3762.4:3762.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3786.98:3786.98:3786.98) (3786.98:3786.98:3786.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4738.59:4738.59:4738.59) (4738.59:4738.59:4738.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6957.21:6957.21:6957.21) (6957.21:6957.21:6957.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2233.47:2233.47:2233.47) (2233.47:2233.47:2233.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3936.63:3936.63:3936.63) (3936.63:3936.63:3936.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6787.09:6787.09:6787.09) (6787.09:6787.09:6787.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5265.4:5265.4:5265.4) (5265.4:5265.4:5265.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5899.65:5899.65:5899.65) (5899.65:5899.65:5899.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5915.58:5915.58:5915.58) (5915.58:5915.58:5915.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7780.59:7780.59:7780.59) (7780.59:7780.59:7780.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7760.05:7760.05:7760.05) (7760.05:7760.05:7760.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5176.28:5176.28:5176.28) (5176.28:5176.28:5176.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5119.88:5119.88:5119.88) (5119.88:5119.88:5119.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4578.94:4578.94:4578.94) (4578.94:4578.94:4578.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4474.54:4474.54:4474.54) (4474.54:4474.54:4474.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2752.79:2752.79:2752.79) (2752.79:2752.79:2752.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5435.42:5435.42:5435.42) (5435.42:5435.42:5435.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2868.97:2868.97:2868.97) (2868.97:2868.97:2868.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2848.39:2848.39:2848.39) (2848.39:2848.39:2848.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4698.15:4698.15:4698.15) (4698.15:4698.15:4698.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10600.8:10600.8:10600.8) (10600.8:10600.8:10600.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8874.04:8874.04:8874.04) (8874.04:8874.04:8874.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8693.58:8693.58:8693.58) (8693.58:8693.58:8693.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4694.17:4694.17:4694.17) (4694.17:4694.17:4694.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4673.59:4673.59:4673.59) (4673.59:4673.59:4673.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3790.48:3790.48:3790.48) (3790.48:3790.48:3790.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3769.9:3769.9:3769.9) (3769.9:3769.9:3769.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8877.18:8877.18:8877.18) (8877.18:8877.18:8877.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8783.15:8783.15:8783.15) (8783.15:8783.15:8783.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3738.08:3738.08:3738.08) (3738.08:3738.08:3738.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3726.4:3726.4:3726.4) (3726.4:3726.4:3726.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3803.95:3803.95:3803.95) (3803.95:3803.95:3803.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6083.63:6083.63:6083.63) (6083.63:6083.63:6083.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5971.72:5971.72:5971.72) (5971.72:5971.72:5971.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5047.64:5047.64:5047.64) (5047.64:5047.64:5047.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9156.9:9156.9:9156.9) (9156.9:9156.9:9156.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5752.63:5752.63:5752.63) (5752.63:5752.63:5752.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5903.15:5903.15:5903.15) (5903.15:5903.15:5903.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3820.53:3820.53:3820.53) (3820.53:3820.53:3820.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4798.88:4798.88:4798.88) (4798.88:4798.88:4798.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5439.02:5439.02:5439.02) (5439.02:5439.02:5439.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2644.24:2644.24:2644.24) (2644.24:2644.24:2644.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4096.66:4096.66:4096.66) (4096.66:4096.66:4096.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3162.83:3162.83:3162.83) (3162.83:3162.83:3162.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5422.89:5422.89:5422.89) (5422.89:5422.89:5422.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3093.83:3093.83:3093.83) (3093.83:3093.83:3093.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4981.93:4981.93:4981.93) (4981.93:4981.93:4981.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4097.08:4097.08:4097.08) (4097.08:4097.08:4097.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2793.47:2793.47:2793.47) (2793.47:2793.47:2793.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2724.86:2724.86:2724.86) (2724.86:2724.86:2724.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4940.02:4940.02:4940.02) (4940.02:4940.02:4940.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3061.83:3061.83:3061.83) (3061.83:3061.83:3061.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4025.97:4025.97:4025.97) (4025.97:4025.97:4025.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2240.78:2240.78:2240.78) (2240.78:2240.78:2240.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2207.9:2207.9:2207.9) (2207.9:2207.9:2207.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2245.6:2245.6:2245.6) (2245.6:2245.6:2245.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5091.51:5091.51:5091.51) (5091.51:5091.51:5091.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4086.28:4086.28:4086.28) (4086.28:4086.28:4086.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4062.15:4062.15:4062.15) (4062.15:4062.15:4062.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4027.34:4027.34:4027.34) (4027.34:4027.34:4027.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4009.05:4009.05:4009.05) (4009.05:4009.05:4009.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4052.76:4052.76:4052.76) (4052.76:4052.76:4052.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2888.28:2888.28:2888.28) (2888.28:2888.28:2888.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2848.87:2848.87:2848.87) (2848.87:2848.87:2848.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2854.98:2854.98:2854.98) (2854.98:2854.98:2854.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3090.29:3090.29:3090.29) (3090.29:3090.29:3090.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3123.76:3123.76:3123.76) (3123.76:3123.76:3123.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3090.8:3090.8:3090.8) (3090.8:3090.8:3090.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4124.17:4124.17:4124.17) (4124.17:4124.17:4124.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2685.37:2685.37:2685.37) (2685.37:2685.37:2685.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2710.69:2710.69:2710.69) (2710.69:2710.69:2710.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2868.11:2868.11:2868.11) (2868.11:2868.11:2868.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4004.49:4004.49:4004.49) (4004.49:4004.49:4004.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3021.47:3021.47:3021.47) (3021.47:3021.47:3021.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5047.7:5047.7:5047.7) (5047.7:5047.7:5047.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3159.6:3159.6:3159.6) (3159.6:3159.6:3159.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4982.35:4982.35:4982.35) (4982.35:4982.35:4982.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5757.13:5757.13:5757.13) (5757.13:5757.13:5757.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5724.25:5724.25:5724.25) (5724.25:5724.25:5724.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5761.95:5761.95:5761.95) (5761.95:5761.95:5761.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2353.68:2353.68:2353.68) (2353.68:2353.68:2353.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2288.44:2288.44:2288.44) (2288.44:2288.44:2288.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5047.3:5047.3:5047.3) (5047.3:5047.3:5047.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4832.67:4832.67:4832.67) (4832.67:4832.67:4832.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3828.59:3828.59:3828.59) (3828.59:3828.59:3828.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3942.01:3942.01:3942.01) (3942.01:3942.01:3942.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3116.72:3116.72:3116.72) (3116.72:3116.72:3116.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4422.15:4422.15:4422.15) (4422.15:4422.15:4422.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3690.2:3690.2:3690.2) (3690.2:3690.2:3690.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4292.98:4292.98:4292.98) (4292.98:4292.98:4292.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4567.62:4567.62:4567.62) (4567.62:4567.62:4567.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4903.94:4903.94:4903.94) (4903.94:4903.94:4903.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6847.11:6847.11:6847.11) (6847.11:6847.11:6847.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3494.05:3494.05:3494.05) (3494.05:3494.05:3494.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3333.4:3333.4:3333.4) (3333.4:3333.4:3333.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3127.21:3127.21:3127.21) (3127.21:3127.21:3127.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3111.52:3111.52:3111.52) (3111.52:3111.52:3111.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3131.48:3131.48:3131.48) (3131.48:3131.48:3131.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2550.94:2550.94:2550.94) (2550.94:2550.94:2550.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3524.26:3524.26:3524.26) (3524.26:3524.26:3524.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3130.27:3130.27:3130.27) (3130.27:3130.27:3130.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2722.25:2722.25:2722.25) (2722.25:2722.25:2722.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4022.94:4022.94:4022.94) (4022.94:4022.94:4022.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3023.67:3023.67:3023.67) (3023.67:3023.67:3023.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3650.02:3650.02:3650.02) (3650.02:3650.02:3650.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3456.43:3456.43:3456.43) (3456.43:3456.43:3456.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5418.35:5418.35:5418.35) (5418.35:5418.35:5418.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4584.82:4584.82:4584.82) (4584.82:4584.82:4584.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2823.85:2823.85:2823.85) (2823.85:2823.85:2823.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4855.24:4855.24:4855.24) (4855.24:4855.24:4855.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4824.3:4824.3:4824.3) (4824.3:4824.3:4824.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4791.41:4791.41:4791.41) (4791.41:4791.41:4791.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5302.91:5302.91:5302.91) (5302.91:5302.91:5302.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4086.81:4086.81:4086.81) (4086.81:4086.81:4086.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5165.57:5165.57:5165.57) (5165.57:5165.57:5165.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2831.46:2831.46:2831.46) (2831.46:2831.46:2831.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4565.56:4565.56:4565.56) (4565.56:4565.56:4565.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5714.23:5714.23:5714.23) (5714.23:5714.23:5714.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8603.38:8603.38:8603.38) (8603.38:8603.38:8603.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3063.42:3063.42:3063.42) (3063.42:3063.42:3063.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3885.9:3885.9:3885.9) (3885.9:3885.9:3885.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3055.5:3055.5:3055.5) (3055.5:3055.5:3055.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2768.57:2768.57:2768.57) (2768.57:2768.57:2768.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4971.29:4971.29:4971.29) (4971.29:4971.29:4971.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4134.98:4134.98:4134.98) (4134.98:4134.98:4134.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4135.77:4135.77:4135.77) (4135.77:4135.77:4135.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2865:2865:2865) (2865:2865:2865))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5423.65:5423.65:5423.65) (5423.65:5423.65:5423.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5090.89:5090.89:5090.89) (5090.89:5090.89:5090.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6317.36:6317.36:6317.36) (6317.36:6317.36:6317.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6803.52:6803.52:6803.52) (6803.52:6803.52:6803.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6978.98:6978.98:6978.98) (6978.98:6978.98:6978.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4125.14:4125.14:4125.14) (4125.14:4125.14:4125.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5434.46:5434.46:5434.46) (5434.46:5434.46:5434.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4214.24:4214.24:4214.24) (4214.24:4214.24:4214.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3966.27:3966.27:3966.27) (3966.27:3966.27:3966.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4151.86:4151.86:4151.86) (4151.86:4151.86:4151.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4557.42:4557.42:4557.42) (4557.42:4557.42:4557.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3999.39:3999.39:3999.39) (3999.39:3999.39:3999.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3292.78:3292.78:3292.78) (3292.78:3292.78:3292.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2553.93:2553.93:2553.93) (2553.93:2553.93:2553.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6274.7:6274.7:6274.7) (6274.7:6274.7:6274.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3938.67:3938.67:3938.67) (3938.67:3938.67:3938.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5854.82:5854.82:5854.82) (5854.82:5854.82:5854.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5375.94:5375.94:5375.94) (5375.94:5375.94:5375.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5737.26:5737.26:5737.26) (5737.26:5737.26:5737.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3509.75:3509.75:3509.75) (3509.75:3509.75:3509.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4177.54:4177.54:4177.54) (4177.54:4177.54:4177.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3126.29:3126.29:3126.29) (3126.29:3126.29:3126.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2931.82:2931.82:2931.82) (2931.82:2931.82:2931.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3646.93:3646.93:3646.93) (3646.93:3646.93:3646.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3629.72:3629.72:3629.72) (3629.72:3629.72:3629.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3389.52:3389.52:3389.52) (3389.52:3389.52:3389.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5605.49:5605.49:5605.49) (5605.49:5605.49:5605.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3544.59:3544.59:3544.59) (3544.59:3544.59:3544.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3039.99:3039.99:3039.99) (3039.99:3039.99:3039.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2927.6:2927.6:2927.6) (2927.6:2927.6:2927.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2894.71:2894.71:2894.71) (2894.71:2894.71:2894.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2932.42:2932.42:2932.42) (2932.42:2932.42:2932.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2371.26:2371.26:2371.26) (2371.26:2371.26:2371.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3580.37:3580.37:3580.37) (3580.37:3580.37:3580.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4174.59:4174.59:4174.59) (4174.59:4174.59:4174.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4541.79:4541.79:4541.79) (4541.79:4541.79:4541.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3713.25:3713.25:3713.25) (3713.25:3713.25:3713.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3405.66:3405.66:3405.66) (3405.66:3405.66:3405.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4371.18:4371.18:4371.18) (4371.18:4371.18:4371.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5290.46:5290.46:5290.46) (5290.46:5290.46:5290.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5408.58:5408.58:5408.58) (5408.58:5408.58:5408.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3666.28:3666.28:3666.28) (3666.28:3666.28:3666.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4558.21:4558.21:4558.21) (4558.21:4558.21:4558.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5362.3:5362.3:5362.3) (5362.3:5362.3:5362.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3209.27:3209.27:3209.27) (3209.27:3209.27:3209.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3890.86:3890.86:3890.86) (3890.86:3890.86:3890.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4031.42:4031.42:4031.42) (4031.42:4031.42:4031.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4132.2:4132.2:4132.2) (4132.2:4132.2:4132.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4132.06:4132.06:4132.06) (4132.06:4132.06:4132.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4096.09:4096.09:4096.09) (4096.09:4096.09:4096.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6765.62:6765.62:6765.62) (6765.62:6765.62:6765.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6765.48:6765.48:6765.48) (6765.48:6765.48:6765.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5256.45:5256.45:5256.45) (5256.45:5256.45:5256.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3193.05:3193.05:3193.05) (3193.05:3193.05:3193.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6532.31:6532.31:6532.31) (6532.31:6532.31:6532.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4548.15:4548.15:4548.15) (4548.15:4548.15:4548.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5778.58:5778.58:5778.58) (5778.58:5778.58:5778.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5075.9:5075.9:5075.9) (5075.9:5075.9:5075.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2982.66:2982.66:2982.66) (2982.66:2982.66:2982.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3565.18:3565.18:3565.18) (3565.18:3565.18:3565.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5221.21:5221.21:5221.21) (5221.21:5221.21:5221.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4224.23:4224.23:4224.23) (4224.23:4224.23:4224.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3027.87:3027.87:3027.87) (3027.87:3027.87:3027.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2868.11:2868.11:2868.11) (2868.11:2868.11:2868.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3531.55:3531.55:3531.55) (3531.55:3531.55:3531.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3856.85:3856.85:3856.85) (3856.85:3856.85:3856.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3256.44:3256.44:3256.44) (3256.44:3256.44:3256.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5243.36:5243.36:5243.36) (5243.36:5243.36:5243.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5091.42:5091.42:5091.42) (5091.42:5091.42:5091.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3455.89:3455.89:3455.89) (3455.89:3455.89:3455.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2293.79:2293.79:2293.79) (2293.79:2293.79:2293.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3816.84:3816.84:3816.84) (3816.84:3816.84:3816.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4126.39:4126.39:4126.39) (4126.39:4126.39:4126.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2804.82:2804.82:2804.82) (2804.82:2804.82:2804.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2371.26:2371.26:2371.26) (2371.26:2371.26:2371.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3005.36:3005.36:3005.36) (3005.36:3005.36:3005.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3811.86:3811.86:3811.86) (3811.86:3811.86:3811.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3167.66:3167.66:3167.66) (3167.66:3167.66:3167.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3201.14:3201.14:3201.14) (3201.14:3201.14:3201.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3166.34:3166.34:3166.34) (3166.34:3166.34:3166.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3093.83:3093.83:3093.83) (3093.83:3093.83:3093.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4185.75:4185.75:4185.75) (4185.75:4185.75:4185.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3085.91:3085.91:3085.91) (3085.91:3085.91:3085.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3191.52:3191.52:3191.52) (3191.52:3191.52:3191.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3155.41:3155.41:3155.41) (3155.41:3155.41:3155.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3436.49:3436.49:3436.49) (3436.49:3436.49:3436.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3443.19:3443.19:3443.19) (3443.19:3443.19:3443.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3410.31:3410.31:3410.31) (3410.31:3410.31:3410.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3641.95:3641.95:3641.95) (3641.95:3641.95:3641.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4499.67:4499.67:4499.67) (4499.67:4499.67:4499.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6850.11:6850.11:6850.11) (6850.11:6850.11:6850.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6556.01:6556.01:6556.01) (6556.01:6556.01:6556.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4283.86:4283.86:4283.86) (4283.86:4283.86:4283.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3829.04:3829.04:3829.04) (3829.04:3829.04:3829.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2870.25:2870.25:2870.25) (2870.25:2870.25:2870.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2601.27:2601.27:2601.27) (2601.27:2601.27:2601.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2568.39:2568.39:2568.39) (2568.39:2568.39:2568.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2606.09:2606.09:2606.09) (2606.09:2606.09:2606.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7351.49:7351.49:7351.49) (7351.49:7351.49:7351.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7261.21:7261.21:7261.21) (7261.21:7261.21:7261.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7274.3:7274.3:7274.3) (7274.3:7274.3:7274.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4901.54:4901.54:4901.54) (4901.54:4901.54:4901.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6090.46:6090.46:6090.46) (6090.46:6090.46:6090.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4761.62:4761.62:4761.62) (4761.62:4761.62:4761.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5335.43:5335.43:5335.43) (5335.43:5335.43:5335.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3576.02:3576.02:3576.02) (3576.02:3576.02:3576.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6382.97:6382.97:6382.97) (6382.97:6382.97:6382.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3806.06:3806.06:3806.06) (3806.06:3806.06:3806.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5717.75:5717.75:5717.75) (5717.75:5717.75:5717.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5560.19:5560.19:5560.19) (5560.19:5560.19:5560.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5571.67:5571.67:5571.67) (5571.67:5571.67:5571.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5596.06:5596.06:5596.06) (5596.06:5596.06:5596.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7024.02:7024.02:7024.02) (7024.02:7024.02:7024.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5821.22:5821.22:5821.22) (5821.22:5821.22:5821.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4364.98:4364.98:4364.98) (4364.98:4364.98:4364.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5031.08:5031.08:5031.08) (5031.08:5031.08:5031.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5035.91:5035.91:5035.91) (5035.91:5035.91:5035.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7197.96:7197.96:7197.96) (7197.96:7197.96:7197.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6285.63:6285.63:6285.63) (6285.63:6285.63:6285.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6307.56:6307.56:6307.56) (6307.56:6307.56:6307.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5734.97:5734.97:5734.97) (5734.97:5734.97:5734.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6667.31:6667.31:6667.31) (6667.31:6667.31:6667.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6777.27:6777.27:6777.27) (6777.27:6777.27:6777.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7510.9:7510.9:7510.9) (7510.9:7510.9:7510.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6199.26:6199.26:6199.26) (6199.26:6199.26:6199.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5811.18:5811.18:5811.18) (5811.18:5811.18:5811.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6704.62:6704.62:6704.62) (6704.62:6704.62:6704.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5077.19:5077.19:5077.19) (5077.19:5077.19:5077.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4284.64:4284.64:4284.64) (4284.64:4284.64:4284.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3456.78:3456.78:3456.78) (3456.78:3456.78:3456.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4326.35:4326.35:4326.35) (4326.35:4326.35:4326.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4729.8:4729.8:4729.8) (4729.8:4729.8:4729.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3526.66:3526.66:3526.66) (3526.66:3526.66:3526.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4472.26:4472.26:4472.26) (4472.26:4472.26:4472.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4472.12:4472.12:4472.12) (4472.12:4472.12:4472.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3509.58:3509.58:3509.58) (3509.58:3509.58:3509.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6826.2:6826.2:6826.2) (6826.2:6826.2:6826.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6793.31:6793.31:6793.31) (6793.31:6793.31:6793.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5950.86:5950.86:5950.86) (5950.86:5950.86:5950.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5917.98:5917.98:5917.98) (5917.98:5917.98:5917.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4833.1:4833.1:4833.1) (4833.1:4833.1:4833.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4832.96:4832.96:4832.96) (4832.96:4832.96:4832.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4373.4:4373.4:4373.4) (4373.4:4373.4:4373.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4373.26:4373.26:4373.26) (4373.26:4373.26:4373.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4656.05:4656.05:4656.05) (4656.05:4656.05:4656.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4623.17:4623.17:4623.17) (4623.17:4623.17:4623.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5492.68:5492.68:5492.68) (5492.68:5492.68:5492.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5459.8:5459.8:5459.8) (5459.8:5459.8:5459.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4631.43:4631.43:4631.43) (4631.43:4631.43:4631.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4598.54:4598.54:4598.54) (4598.54:4598.54:4598.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5907.82:5907.82:5907.82) (5907.82:5907.82:5907.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3240.75:3240.75:3240.75) (3240.75:3240.75:3240.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3224.54:3224.54:3224.54) (3224.54:3224.54:3224.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3877.08:3877.08:3877.08) (3877.08:3877.08:3877.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4713.91:4713.91:4713.91) (4713.91:4713.91:4713.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2389.9:2389.9:2389.9) (2389.9:2389.9:2389.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2308.69:2308.69:2308.69) (2308.69:2308.69:2308.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2346.39:2346.39:2346.39) (2346.39:2346.39:2346.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3101.57:3101.57:3101.57) (3101.57:3101.57:3101.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3790.45:3790.45:3790.45) (3790.45:3790.45:3790.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2338.75:2338.75:2338.75) (2338.75:2338.75:2338.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3527.75:3527.75:3527.75) (3527.75:3527.75:3527.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3284.24:3284.24:3284.24) (3284.24:3284.24:3284.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3280.66:3280.66:3280.66) (3280.66:3280.66:3280.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3111:3111:3111) (3111:3111:3111))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5315.66:5315.66:5315.66) (5315.66:5315.66:5315.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2881.92:2881.92:2881.92) (2881.92:2881.92:2881.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3627:3627:3627) (3627:3627:3627))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3208.12:3208.12:3208.12) (3208.12:3208.12:3208.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3079.85:3079.85:3079.85) (3079.85:3079.85:3079.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT1_O\.f_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4673.63:4673.63:4673.63) (4673.63:4673.63:4673.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3765.71:3765.71:3765.71) (3765.71:3765.71:3765.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6017.36:6017.36:6017.36) (6017.36:6017.36:6017.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4494.2:4494.2:4494.2) (4494.2:4494.2:4494.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2483.34:2483.34:2483.34) (2483.34:2483.34:2483.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4475.91:4475.91:4475.91) (4475.91:4475.91:4475.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4465.2:4465.2:4465.2) (4465.2:4465.2:4465.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2778.2:2778.2:2778.2) (2778.2:2778.2:2778.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3280.66:3280.66:3280.66) (3280.66:3280.66:3280.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2768.57:2768.57:2768.57) (2768.57:2768.57:2768.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2994.02:2994.02:2994.02) (2994.02:2994.02:2994.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2397.74:2397.74:2397.74) (2397.74:2397.74:2397.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4508.52:4508.52:4508.52) (4508.52:4508.52:4508.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2988.4:2988.4:2988.4) (2988.4:2988.4:2988.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3018.76:3018.76:3018.76) (3018.76:3018.76:3018.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3115.9:3115.9:3115.9) (3115.9:3115.9:3115.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4216.38:4216.38:4216.38) (4216.38:4216.38:4216.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3875.15:3875.15:3875.15) (3875.15:3875.15:3875.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7721.92:7721.92:7721.92) (7721.92:7721.92:7721.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7786.72:7786.72:7786.72) (7786.72:7786.72:7786.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8073.7:8073.7:8073.7) (8073.7:8073.7:8073.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8240.7:8240.7:8240.7) (8240.7:8240.7:8240.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8767.93:8767.93:8767.93) (8767.93:8767.93:8767.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4432.11:4432.11:4432.11) (4432.11:4432.11:4432.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2628.9:2628.9:2628.9) (2628.9:2628.9:2628.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5121.73:5121.73:5121.73) (5121.73:5121.73:5121.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3681.88:3681.88:3681.88) (3681.88:3681.88:3681.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4914.23:4914.23:4914.23) (4914.23:4914.23:4914.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3645.38:3645.38:3645.38) (3645.38:3645.38:3645.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3585.65:3585.65:3585.65) (3585.65:3585.65:3585.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3588.42:3588.42:3588.42) (3588.42:3588.42:3588.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3914.19:3914.19:3914.19) (3914.19:3914.19:3914.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3881.3:3881.3:3881.3) (3881.3:3881.3:3881.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4853.56:4853.56:4853.56) (4853.56:4853.56:4853.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3084.75:3084.75:3084.75) (3084.75:3084.75:3084.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2497.9:2497.9:2497.9) (2497.9:2497.9:2497.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3083.09:3083.09:3083.09) (3083.09:3083.09:3083.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4046.19:4046.19:4046.19) (4046.19:4046.19:4046.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5127.68:5127.68:5127.68) (5127.68:5127.68:5127.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3151.22:3151.22:3151.22) (3151.22:3151.22:3151.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2773.11:2773.11:2773.11) (2773.11:2773.11:2773.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2851.56:2851.56:2851.56) (2851.56:2851.56:2851.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3479.08:3479.08:3479.08) (3479.08:3479.08:3479.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3485.2:3485.2:3485.2) (3485.2:3485.2:3485.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4967.5:4967.5:4967.5) (4967.5:4967.5:4967.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4835.5:4835.5:4835.5) (4835.5:4835.5:4835.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4817.21:4817.21:4817.21) (4817.21:4817.21:4817.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2456.85:2456.85:2456.85) (2456.85:2456.85:2456.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2470.89:2470.89:2470.89) (2470.89:2470.89:2470.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2473.66:2473.66:2473.66) (2473.66:2473.66:2473.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3418.08:3418.08:3418.08) (3418.08:3418.08:3418.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6896.06:6896.06:6896.06) (6896.06:6896.06:6896.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5387.37:5387.37:5387.37) (5387.37:5387.37:5387.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5454.19:5454.19:5454.19) (5454.19:5454.19:5454.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4220.45:4220.45:4220.45) (4220.45:4220.45:4220.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4262.43:4262.43:4262.43) (4262.43:4262.43:4262.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4652.52:4652.52:4652.52) (4652.52:4652.52:4652.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4614.64:4614.64:4614.64) (4614.64:4614.64:4614.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5947.46:5947.46:5947.46) (5947.46:5947.46:5947.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3316.68:3316.68:3316.68) (3316.68:3316.68:3316.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3274.8:3274.8:3274.8) (3274.8:3274.8:3274.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5463.25:5463.25:5463.25) (5463.25:5463.25:5463.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5365.17:5365.17:5365.17) (5365.17:5365.17:5365.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5089.59:5089.59:5089.59) (5089.59:5089.59:5089.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5065.14:5065.14:5065.14) (5065.14:5065.14:5065.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3795.71:3795.71:3795.71) (3795.71:3795.71:3795.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3697.63:3697.63:3697.63) (3697.63:3697.63:3697.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4118.68:4118.68:4118.68) (4118.68:4118.68:4118.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4085.72:4085.72:4085.72) (4085.72:4085.72:4085.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3693.18:3693.18:3693.18) (3693.18:3693.18:3693.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3694.14:3694.14:3694.14) (3694.14:3694.14:3694.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3670.48:3670.48:3670.48) (3670.48:3670.48:3670.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3700.11:3700.11:3700.11) (3700.11:3700.11:3700.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5097.8:5097.8:5097.8) (5097.8:5097.8:5097.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5076.93:5076.93:5076.93) (5076.93:5076.93:5076.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2942.1:2942.1:2942.1) (2942.1:2942.1:2942.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4783.94:4783.94:4783.94) (4783.94:4783.94:4783.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4691.11:4691.11:4691.11) (4691.11:4691.11:4691.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4719.21:4719.21:4719.21) (4719.21:4719.21:4719.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4659.56:4659.56:4659.56) (4659.56:4659.56:4659.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4069.3:4069.3:4069.3) (4069.3:4069.3:4069.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4036.41:4036.41:4036.41) (4036.41:4036.41:4036.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4228.07:4228.07:4228.07) (4228.07:4228.07:4228.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5000.5:5000.5:5000.5) (5000.5:5000.5:5000.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5122.74:5122.74:5122.74) (5122.74:5122.74:5122.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5065.74:5065.74:5065.74) (5065.74:5065.74:5065.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4774.5:4774.5:4774.5) (4774.5:4774.5:4774.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6986.63:6986.63:6986.63) (6986.63:6986.63:6986.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4710.22:4710.22:4710.22) (4710.22:4710.22:4710.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3301.67:3301.67:3301.67) (3301.67:3301.67:3301.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3268.78:3268.78:3268.78) (3268.78:3268.78:3268.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3306.49:3306.49:3306.49) (3306.49:3306.49:3306.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4541.06:4541.06:4541.06) (4541.06:4541.06:4541.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5577.28:5577.28:5577.28) (5577.28:5577.28:5577.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4955.02:4955.02:4955.02) (4955.02:4955.02:4955.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5458.98:5458.98:5458.98) (5458.98:5458.98:5458.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4612.17:4612.17:4612.17) (4612.17:4612.17:4612.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4578.87:4578.87:4578.87) (4578.87:4578.87:4578.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4583.77:4583.77:4583.77) (4583.77:4583.77:4583.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3268.65:3268.65:3268.65) (3268.65:3268.65:3268.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3165.36:3165.36:3165.36) (3165.36:3165.36:3165.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5091.63:5091.63:5091.63) (5091.63:5091.63:5091.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4023.89:4023.89:4023.89) (4023.89:4023.89:4023.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5370.93:5370.93:5370.93) (5370.93:5370.93:5370.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3418.19:3418.19:3418.19) (3418.19:3418.19:3418.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4762.13:4762.13:4762.13) (4762.13:4762.13:4762.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2388.5:2388.5:2388.5) (2388.5:2388.5:2388.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4713.27:4713.27:4713.27) (4713.27:4713.27:4713.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3781.83:3781.83:3781.83) (3781.83:3781.83:3781.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5009.67:5009.67:5009.67) (5009.67:5009.67:5009.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2550.94:2550.94:2550.94) (2550.94:2550.94:2550.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3819.42:3819.42:3819.42) (3819.42:3819.42:3819.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7305.76:7305.76:7305.76) (7305.76:7305.76:7305.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5235.14:5235.14:5235.14) (5235.14:5235.14:5235.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5060.73:5060.73:5060.73) (5060.73:5060.73:5060.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6477.05:6477.05:6477.05) (6477.05:6477.05:6477.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3542.22:3542.22:3542.22) (3542.22:3542.22:3542.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4782.46:4782.46:4782.46) (4782.46:4782.46:4782.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7856.89:7856.89:7856.89) (7856.89:7856.89:7856.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6324.92:6324.92:6324.92) (6324.92:6324.92:6324.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3079.85:3079.85:3079.85) (3079.85:3079.85:3079.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5736.53:5736.53:5736.53) (5736.53:5736.53:5736.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6857.98:6857.98:6857.98) (6857.98:6857.98:6857.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3571.99:3571.99:3571.99) (3571.99:3571.99:3571.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4807.66:4807.66:4807.66) (4807.66:4807.66:4807.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6019.77:6019.77:6019.77) (6019.77:6019.77:6019.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5239.06:5239.06:5239.06) (5239.06:5239.06:5239.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3320.06:3320.06:3320.06) (3320.06:3320.06:3320.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3347.59:3347.59:3347.59) (3347.59:3347.59:3347.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3171.89:3171.89:3171.89) (3171.89:3171.89:3171.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4034.2:4034.2:4034.2) (4034.2:4034.2:4034.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3351.55:3351.55:3351.55) (3351.55:3351.55:3351.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6904.01:6904.01:6904.01) (6904.01:6904.01:6904.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2388.5:2388.5:2388.5) (2388.5:2388.5:2388.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2338.75:2338.75:2338.75) (2338.75:2338.75:2338.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3820.53:3820.53:3820.53) (3820.53:3820.53:3820.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3661.24:3661.24:3661.24) (3661.24:3661.24:3661.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4853.72:4853.72:4853.72) (4853.72:4853.72:4853.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3739.35:3739.35:3739.35) (3739.35:3739.35:3739.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3277.06:3277.06:3277.06) (3277.06:3277.06:3277.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4646.86:4646.86:4646.86) (4646.86:4646.86:4646.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6258.66:6258.66:6258.66) (6258.66:6258.66:6258.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5926.2:5926.2:5926.2) (5926.2:5926.2:5926.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6947.05:6947.05:6947.05) (6947.05:6947.05:6947.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2550.94:2550.94:2550.94) (2550.94:2550.94:2550.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4527.73:4527.73:4527.73) (4527.73:4527.73:4527.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3569.6:3569.6:3569.6) (3569.6:3569.6:3569.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3016.12:3016.12:3016.12) (3016.12:3016.12:3016.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3139.51:3139.51:3139.51) (3139.51:3139.51:3139.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3121.79:3121.79:3121.79) (3121.79:3121.79:3121.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4891.19:4891.19:4891.19) (4891.19:4891.19:4891.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.26:2299.26:2299.26) (2299.26:2299.26:2299.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3231.75:3231.75:3231.75) (3231.75:3231.75:3231.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4218.88:4218.88:4218.88) (4218.88:4218.88:4218.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3759.39:3759.39:3759.39) (3759.39:3759.39:3759.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6077.94:6077.94:6077.94) (6077.94:6077.94:6077.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4156.12:4156.12:4156.12) (4156.12:4156.12:4156.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4113.87:4113.87:4113.87) (4113.87:4113.87:4113.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2594.67:2594.67:2594.67) (2594.67:2594.67:2594.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4576.41:4576.41:4576.41) (4576.41:4576.41:4576.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6311.13:6311.13:6311.13) (6311.13:6311.13:6311.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9374.5:9374.5:9374.5) (9374.5:9374.5:9374.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3542.22:3542.22:3542.22) (3542.22:3542.22:3542.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3185.41:3185.41:3185.41) (3185.41:3185.41:3185.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5967.26:5967.26:5967.26) (5967.26:5967.26:5967.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3450.16:3450.16:3450.16) (3450.16:3450.16:3450.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3340.68:3340.68:3340.68) (3340.68:3340.68:3340.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3217.4:3217.4:3217.4) (3217.4:3217.4:3217.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3167.64:3167.64:3167.64) (3167.64:3167.64:3167.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3138.04:3138.04:3138.04) (3138.04:3138.04:3138.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3169.58:3169.58:3169.58) (3169.58:3169.58:3169.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4010.11:4010.11:4010.11) (4010.11:4010.11:4010.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4385.49:4385.49:4385.49) (4385.49:4385.49:4385.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3289.27:3289.27:3289.27) (3289.27:3289.27:3289.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4135.36:4135.36:4135.36) (4135.36:4135.36:4135.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2233.47:2233.47:2233.47) (2233.47:2233.47:2233.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6965.22:6965.22:6965.22) (6965.22:6965.22:6965.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4661.23:4661.23:4661.23) (4661.23:4661.23:4661.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3915.98:3915.98:3915.98) (3915.98:3915.98:3915.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3121.79:3121.79:3121.79) (3121.79:3121.79:3121.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3079.85:3079.85:3079.85) (3079.85:3079.85:3079.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2821.78:2821.78:2821.78) (2821.78:2821.78:2821.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3125.55:3125.55:3125.55) (3125.55:3125.55:3125.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3226.33:3226.33:3226.33) (3226.33:3226.33:3226.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3226.19:3226.19:3226.19) (3226.19:3226.19:3226.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3190.22:3190.22:3190.22) (3190.22:3190.22:3190.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3284.26:3284.26:3284.26) (3284.26:3284.26:3284.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3072.22:3072.22:3072.22) (3072.22:3072.22:3072.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5880.08:5880.08:5880.08) (5880.08:5880.08:5880.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5121.62:5121.62:5121.62) (5121.62:5121.62:5121.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4310.06:4310.06:4310.06) (4310.06:4310.06:4310.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1_I2_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3047.29:3047.29:3047.29) (3047.29:3047.29:3047.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1_I2_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3005.36:3005.36:3005.36) (3005.36:3005.36:3005.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4658.42:4658.42:4658.42) (4658.42:4658.42:4658.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4626.43:4626.43:4626.43) (4626.43:4626.43:4626.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4662.37:4662.37:4662.37) (4662.37:4662.37:4662.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4630.68:4630.68:4630.68) (4630.68:4630.68:4630.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4649.87:4649.87:4649.87) (4649.87:4649.87:4649.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4774.84:4774.84:4774.84) (4774.84:4774.84:4774.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4782.46:4782.46:4782.46) (4782.46:4782.46:4782.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4693.85:4693.85:4693.85) (4693.85:4693.85:4693.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.42:2438.42:2438.42) (2438.42:2438.42:2438.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4090.25:4090.25:4090.25) (4090.25:4090.25:4090.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4120.14:4120.14:4120.14) (4120.14:4120.14:4120.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4425.85:4425.85:4425.85) (4425.85:4425.85:4425.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4290.87:4290.87:4290.87) (4290.87:4290.87:4290.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4233.87:4233.87:4233.87) (4233.87:4233.87:4233.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6658.09:6658.09:6658.09) (6658.09:6658.09:6658.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6538.33:6538.33:6538.33) (6538.33:6538.33:6538.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6506.02:6506.02:6506.02) (6506.02:6506.02:6506.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5005.72:5005.72:5005.72) (5005.72:5005.72:5005.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5075.22:5075.22:5075.22) (5075.22:5075.22:5075.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4143.65:4143.65:4143.65) (4143.65:4143.65:4143.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4147.01:4147.01:4147.01) (4147.01:4147.01:4147.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3532.55:3532.55:3532.55) (3532.55:3532.55:3532.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3587.67:3587.67:3587.67) (3587.67:3587.67:3587.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6464.89:6464.89:6464.89) (6464.89:6464.89:6464.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6465.86:6465.86:6465.86) (6465.86:6465.86:6465.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5619.44:5619.44:5619.44) (5619.44:5619.44:5619.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5744.42:5744.42:5744.42) (5744.42:5744.42:5744.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5139.22:5139.22:5139.22) (5139.22:5139.22:5139.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5750.06:5750.06:5750.06) (5750.06:5750.06:5750.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5797.13:5797.13:5797.13) (5797.13:5797.13:5797.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5768.73:5768.73:5768.73) (5768.73:5768.73:5768.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3735.66:3735.66:3735.66) (3735.66:3735.66:3735.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3814.11:3814.11:3814.11) (3814.11:3814.11:3814.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5230.57:5230.57:5230.57) (5230.57:5230.57:5230.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5295.23:5295.23:5295.23) (5295.23:5295.23:5295.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3676.14:3676.14:3676.14) (3676.14:3676.14:3676.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3644.16:3644.16:3644.16) (3644.16:3644.16:3644.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3802.7:3802.7:3802.7) (3802.7:3802.7:3802.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6123.71:6123.71:6123.71) (6123.71:6123.71:6123.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6025.96:6025.96:6025.96) (6025.96:6025.96:6025.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2759.33:2759.33:2759.33) (2759.33:2759.33:2759.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2721.45:2721.45:2721.45) (2721.45:2721.45:2721.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3606.53:3606.53:3606.53) (3606.53:3606.53:3606.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4112.31:4112.31:4112.31) (4112.31:4112.31:4112.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2711.06:2711.06:2711.06) (2711.06:2711.06:2711.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3800.89:3800.89:3800.89) (3800.89:3800.89:3800.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3434.46:3434.46:3434.46) (3434.46:3434.46:3434.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3378.76:3378.76:3378.76) (3378.76:3378.76:3378.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2388.5:2388.5:2388.5) (2388.5:2388.5:2388.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2338.75:2338.75:2338.75) (2338.75:2338.75:2338.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3351.55:3351.55:3351.55) (3351.55:3351.55:3351.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3139.51:3139.51:3139.51) (3139.51:3139.51:3139.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2757.19:2757.19:2757.19) (2757.19:2757.19:2757.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2719.31:2719.31:2719.31) (2719.31:2719.31:2719.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4528.16:4528.16:4528.16) (4528.16:4528.16:4528.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3645.23:3645.23:3645.23) (3645.23:3645.23:3645.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4224.21:4224.21:4224.21) (4224.21:4224.21:4224.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2775.47:2775.47:2775.47) (2775.47:2775.47:2775.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4545.63:4545.63:4545.63) (4545.63:4545.63:4545.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5458.35:5458.35:5458.35) (5458.35:5458.35:5458.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5482.94:5482.94:5482.94) (5482.94:5482.94:5482.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3132.76:3132.76:3132.76) (3132.76:3132.76:3132.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3233.54:3233.54:3233.54) (3233.54:3233.54:3233.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3233.39:3233.39:3233.39) (3233.39:3233.39:3233.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3197.42:3197.42:3197.42) (3197.42:3197.42:3197.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3256.1:3256.1:3256.1) (3256.1:3256.1:3256.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3206.34:3206.34:3206.34) (3206.34:3206.34:3206.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3176.74:3176.74:3176.74) (3176.74:3176.74:3176.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3208.28:3208.28:3208.28) (3208.28:3208.28:3208.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4074.44:4074.44:4074.44) (4074.44:4074.44:4074.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6386.81:6386.81:6386.81) (6386.81:6386.81:6386.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5850.75:5850.75:5850.75) (5850.75:5850.75:5850.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5916.75:5916.75:5916.75) (5916.75:5916.75:5916.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5916.61:5916.61:5916.61) (5916.61:5916.61:5916.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6387.7:6387.7:6387.7) (6387.7:6387.7:6387.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3919.14:3919.14:3919.14) (3919.14:3919.14:3919.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2793.47:2793.47:2793.47) (2793.47:2793.47:2793.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2977.09:2977.09:2977.09) (2977.09:2977.09:2977.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2945.17:2945.17:2945.17) (2945.17:2945.17:2945.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.29:2383.29:2383.29) (2383.29:2383.29:2383.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5217.45:5217.45:5217.45) (5217.45:5217.45:5217.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5131.26:5131.26:5131.26) (5131.26:5131.26:5131.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4600:4600:4600) (4600:4600:4600))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6080.89:6080.89:6080.89) (6080.89:6080.89:6080.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3456.48:3456.48:3456.48) (3456.48:3456.48:3456.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O_I0_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3871.71:3871.71:3871.71) (3871.71:3871.71:3871.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O_I0_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3755.4:3755.4:3755.4) (3755.4:3755.4:3755.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O_I0_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3629.04:3629.04:3629.04) (3629.04:3629.04:3629.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4796.72:4796.72:4796.72) (4796.72:4796.72:4796.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3959.1:3959.1:3959.1) (3959.1:3959.1:3959.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3067.5:3067.5:3067.5) (3067.5:3067.5:3067.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3489.21:3489.21:3489.21) (3489.21:3489.21:3489.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3016.12:3016.12:3016.12) (3016.12:3016.12:3016.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3112.6:3112.6:3112.6) (3112.6:3112.6:3112.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3683.09:3683.09:3683.09) (3683.09:3683.09:3683.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3123.23:3123.23:3123.23) (3123.23:3123.23:3123.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5236.21:5236.21:5236.21) (5236.21:5236.21:5236.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3478.29:3478.29:3478.29) (3478.29:3478.29:3478.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3123.23:3123.23:3123.23) (3123.23:3123.23:3123.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5753.13:5753.13:5753.13) (5753.13:5753.13:5753.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4948.57:4948.57:4948.57) (4948.57:4948.57:4948.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3455.89:3455.89:3455.89) (3455.89:3455.89:3455.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3544.84:3544.84:3544.84) (3544.84:3544.84:3544.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3044.85:3044.85:3044.85) (3044.85:3044.85:3044.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3011.97:3011.97:3011.97) (3011.97:3011.97:3011.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2736.21:2736.21:2736.21) (2736.21:2736.21:2736.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3256.1:3256.1:3256.1) (3256.1:3256.1:3256.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3206.34:3206.34:3206.34) (3206.34:3206.34:3206.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3176.74:3176.74:3176.74) (3176.74:3176.74:3176.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3208.28:3208.28:3208.28) (3208.28:3208.28:3208.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3565.18:3565.18:3565.18) (3565.18:3565.18:3565.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2775.45:2775.45:2775.45) (2775.45:2775.45:2775.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4228.94:4228.94:4228.94) (4228.94:4228.94:4228.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4580.27:4580.27:4580.27) (4580.27:4580.27:4580.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4631.63:4631.63:4631.63) (4631.63:4631.63:4631.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2691.87:2691.87:2691.87) (2691.87:2691.87:2691.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4471.48:4471.48:4471.48) (4471.48:4471.48:4471.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5780.16:5780.16:5780.16) (5780.16:5780.16:5780.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5791.64:5791.64:5791.64) (5791.64:5791.64:5791.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5876.78:5876.78:5876.78) (5876.78:5876.78:5876.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5420.74:5420.74:5420.74) (5420.74:5420.74:5420.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2724.86:2724.86:2724.86) (2724.86:2724.86:2724.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5169.66:5169.66:5169.66) (5169.66:5169.66:5169.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3605.35:3605.35:3605.35) (3605.35:3605.35:3605.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2240.78:2240.78:2240.78) (2240.78:2240.78:2240.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2207.9:2207.9:2207.9) (2207.9:2207.9:2207.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2245.6:2245.6:2245.6) (2245.6:2245.6:2245.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3317.67:3317.67:3317.67) (3317.67:3317.67:3317.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3201.64:3201.64:3201.64) (3201.64:3201.64:3201.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5801.97:5801.97:5801.97) (5801.97:5801.97:5801.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2972.59:2972.59:2972.59) (2972.59:2972.59:2972.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2293.79:2293.79:2293.79) (2293.79:2293.79:2293.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4767.89:4767.89:4767.89) (4767.89:4767.89:4767.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2700.06:2700.06:2700.06) (2700.06:2700.06:2700.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2660.64:2660.64:2660.64) (2660.64:2660.64:2660.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2666.76:2666.76:2666.76) (2666.76:2666.76:2666.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3221.96:3221.96:3221.96) (3221.96:3221.96:3221.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5137.55:5137.55:5137.55) (5137.55:5137.55:5137.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4920.83:4920.83:4920.83) (4920.83:4920.83:4920.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9954.42:9954.42:9954.42) (9954.42:9954.42:9954.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9979.61:9979.61:9979.61) (9979.61:9979.61:9979.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8854.54:8854.54:8854.54) (8854.54:8854.54:8854.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6544.28:6544.28:6544.28) (6544.28:6544.28:6544.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2383.02:2383.02:2383.02) (2383.02:2383.02:2383.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6836.52:6836.52:6836.52) (6836.52:6836.52:6836.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6883.69:6883.69:6883.69) (6883.69:6883.69:6883.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7832.1:7832.1:7832.1) (7832.1:7832.1:7832.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6008.21:6008.21:6008.21) (6008.21:6008.21:6008.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8737.35:8737.35:8737.35) (8737.35:8737.35:8737.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6621.05:6621.05:6621.05) (6621.05:6621.05:6621.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5442.68:5442.68:5442.68) (5442.68:5442.68:5442.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8115.93:8115.93:8115.93) (8115.93:8115.93:8115.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7969.28:7969.28:7969.28) (7969.28:7969.28:7969.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9061.55:9061.55:9061.55) (9061.55:9061.55:9061.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6664.58:6664.58:6664.58) (6664.58:6664.58:6664.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3542.22:3542.22:3542.22) (3542.22:3542.22:3542.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8010.69:8010.69:8010.69) (8010.69:8010.69:8010.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (12455.6:12455.6:12455.6) (12455.6:12455.6:12455.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (17505.4:17505.4:17505.4) (17505.4:17505.4:17505.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (17396.1:17396.1:17396.1) (17396.1:17396.1:17396.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11072.1:11072.1:11072.1) (11072.1:11072.1:11072.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (10404.8:10404.8:10404.8) (10404.8:10404.8:10404.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (21501.7:21501.7:21501.7) (21501.7:21501.7:21501.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (21517.2:21517.2:21517.2) (21517.2:21517.2:21517.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (14757:14757:14757) (14757:14757:14757))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4652.39:4652.39:4652.39) (4652.39:4652.39:4652.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6179.55:6179.55:6179.55) (6179.55:6179.55:6179.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_I0_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5814.55:5814.55:5814.55) (5814.55:5814.55:5814.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_I0_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5762.72:5762.72:5762.72) (5762.72:5762.72:5762.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2438.92:2438.92:2438.92) (2438.92:2438.92:2438.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4076.83:4076.83:4076.83) (4076.83:4076.83:4076.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3995.38:3995.38:3995.38) (3995.38:3995.38:3995.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4682.5:4682.5:4682.5) (4682.5:4682.5:4682.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2265.78:2265.78:2265.78) (2265.78:2265.78:2265.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.26:2299.26:2299.26) (2299.26:2299.26:2299.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2233.47:2233.47:2233.47) (2233.47:2233.47:2233.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5763.28:5763.28:5763.28) (5763.28:5763.28:5763.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5774.76:5774.76:5774.76) (5774.76:5774.76:5774.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5859.9:5859.9:5859.9) (5859.9:5859.9:5859.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5799.24:5799.24:5799.24) (5799.24:5799.24:5799.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5886.72:5886.72:5886.72) (5886.72:5886.72:5886.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2950.36:2950.36:2950.36) (2950.36:2950.36:2950.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4533.29:4533.29:4533.29) (4533.29:4533.29:4533.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3714.33:3714.33:3714.33) (3714.33:3714.33:3714.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2938.88:2938.88:2938.88) (2938.88:2938.88:2938.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2950.36:2950.36:2950.36) (2950.36:2950.36:2950.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3015.4:3015.4:3015.4) (3015.4:3015.4:3015.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_25_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5859.75:5859.75:5859.75) (5859.75:5859.75:5859.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4761.93:4761.93:4761.93) (4761.93:4761.93:4761.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3688.77:3688.77:3688.77) (3688.77:3688.77:3688.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3245.53:3245.53:3245.53) (3245.53:3245.53:3245.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3095.95:3095.95:3095.95) (3095.95:3095.95:3095.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6928.22:6928.22:6928.22) (6928.22:6928.22:6928.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6939.24:6939.24:6939.24) (6939.24:6939.24:6939.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5041.48:5041.48:5041.48) (5041.48:5041.48:5041.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2994.51:2994.51:2994.51) (2994.51:2994.51:2994.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2927.6:2927.6:2927.6) (2927.6:2927.6:2927.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2894.71:2894.71:2894.71) (2894.71:2894.71:2894.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2932.42:2932.42:2932.42) (2932.42:2932.42:2932.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2954.92:2954.92:2954.92) (2954.92:2954.92:2954.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2988.4:2988.4:2988.4) (2988.4:2988.4:2988.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2966.77:2966.77:2966.77) (2966.77:2966.77:2966.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3115.9:3115.9:3115.9) (3115.9:3115.9:3115.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5591.41:5591.41:5591.41) (5591.41:5591.41:5591.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3128.16:3128.16:3128.16) (3128.16:3128.16:3128.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3161.64:3161.64:3161.64) (3161.64:3161.64:3161.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3108.54:3108.54:3108.54) (3108.54:3108.54:3108.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_22_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5140.4:5140.4:5140.4) (5140.4:5140.4:5140.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2712.28:2712.28:2712.28) (2712.28:2712.28:2712.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3306.28:3306.28:3306.28) (3306.28:3306.28:3306.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3034.02:3034.02:3034.02) (3034.02:3034.02:3034.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3063.31:3063.31:3063.31) (3063.31:3063.31:3063.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3015.4:3015.4:3015.4) (3015.4:3015.4:3015.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3001.18:3001.18:3001.18) (3001.18:3001.18:3001.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2999.85:2999.85:2999.85) (2999.85:2999.85:2999.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2981.55:2981.55:2981.55) (2981.55:2981.55:2981.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_23_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4984.09:4984.09:4984.09) (4984.09:4984.09:4984.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_24_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5774.51:5774.51:5774.51) (5774.51:5774.51:5774.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4155.44:4155.44:4155.44) (4155.44:4155.44:4155.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6291.48:6291.48:6291.48) (6291.48:6291.48:6291.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3005.36:3005.36:3005.36) (3005.36:3005.36:3005.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6505.49:6505.49:6505.49) (6505.49:6505.49:6505.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4792.41:4792.41:4792.41) (4792.41:4792.41:4792.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4551.95:4551.95:4551.95) (4551.95:4551.95:4551.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4811.26:4811.26:4811.26) (4811.26:4811.26:4811.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4169.87:4169.87:4169.87) (4169.87:4169.87:4169.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3005.36:3005.36:3005.36) (3005.36:3005.36:3005.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5536.72:5536.72:5536.72) (5536.72:5536.72:5536.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3005.36:3005.36:3005.36) (3005.36:3005.36:3005.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3181.89:3181.89:3181.89) (3181.89:3181.89:3181.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3138.02:3138.02:3138.02) (3138.02:3138.02:3138.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6490.48:6490.48:6490.48) (6490.48:6490.48:6490.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6501.49:6501.49:6501.49) (6501.49:6501.49:6501.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6581.88:6581.88:6581.88) (6581.88:6581.88:6581.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5540.76:5540.76:5540.76) (5540.76:5540.76:5540.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7192.39:7192.39:7192.39) (7192.39:7192.39:7192.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3893.37:3893.37:3893.37) (3893.37:3893.37:3893.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3176.17:3176.17:3176.17) (3176.17:3176.17:3176.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3026.66:3026.66:3026.66) (3026.66:3026.66:3026.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3142.33:3142.33:3142.33) (3142.33:3142.33:3142.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4537.1:4537.1:4537.1) (4537.1:4537.1:4537.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3515.2:3515.2:3515.2) (3515.2:3515.2:3515.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3522.78:3522.78:3522.78) (3522.78:3522.78:3522.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3642.63:3642.63:3642.63) (3642.63:3642.63:3642.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2965.86:2965.86:2965.86) (2965.86:2965.86:2965.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3060.65:3060.65:3060.65) (3060.65:3060.65:3060.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5304.24:5304.24:5304.24) (5304.24:5304.24:5304.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2894.33:2894.33:2894.33) (2894.33:2894.33:2894.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2905.81:2905.81:2905.81) (2905.81:2905.81:2905.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2909.76:2909.76:2909.76) (2909.76:2909.76:2909.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_21_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5892.26:5892.26:5892.26) (5892.26:5892.26:5892.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2487.38:2487.38:2487.38) (2487.38:2487.38:2487.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3216.74:3216.74:3216.74) (3216.74:3216.74:3216.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6941.17:6941.17:6941.17) (6941.17:6941.17:6941.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3471.03:3471.03:3471.03) (3471.03:3471.03:3471.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3435.31:3435.31:3435.31) (3435.31:3435.31:3435.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3446.79:3446.79:3446.79) (3446.79:3446.79:3446.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3390.15:3390.15:3390.15) (3390.15:3390.15:3390.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_20_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5350.34:5350.34:5350.34) (5350.34:5350.34:5350.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5410.17:5410.17:5410.17) (5410.17:5410.17:5410.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5783.84:5783.84:5783.84) (5783.84:5783.84:5783.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3016.12:3016.12:3016.12) (3016.12:3016.12:3016.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3006.7:3006.7:3006.7) (3006.7:3006.7:3006.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2973.81:2973.81:2973.81) (2973.81:2973.81:2973.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3011.52:3011.52:3011.52) (3011.52:3011.52:3011.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3001.18:3001.18:3001.18) (3001.18:3001.18:3001.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3034.65:3034.65:3034.65) (3034.65:3034.65:3034.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2981.55:2981.55:2981.55) (2981.55:2981.55:2981.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_11_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3156.51:3156.51:3156.51) (3156.51:3156.51:3156.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5412.17:5412.17:5412.17) (5412.17:5412.17:5412.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4586.67:4586.67:4586.67) (4586.67:4586.67:4586.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4697.59:4697.59:4697.59) (4697.59:4697.59:4697.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3823.41:3823.41:3823.41) (3823.41:3823.41:3823.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3629.82:3629.82:3629.82) (3629.82:3629.82:3629.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5085.9:5085.9:5085.9) (5085.9:5085.9:5085.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3647.18:3647.18:3647.18) (3647.18:3647.18:3647.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3609.3:3609.3:3609.3) (3609.3:3609.3:3609.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8161.66:8161.66:8161.66) (8161.66:8161.66:8161.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4066.86:4066.86:4066.86) (4066.86:4066.86:4066.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3162.83:3162.83:3162.83) (3162.83:3162.83:3162.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3001.18:3001.18:3001.18) (3001.18:3001.18:3001.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3034.65:3034.65:3034.65) (3034.65:3034.65:3034.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2981.55:2981.55:2981.55) (2981.55:2981.55:2981.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5016.75:5016.75:5016.75) (5016.75:5016.75:5016.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5307.95:5307.95:5307.95) (5307.95:5307.95:5307.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4178.59:4178.59:4178.59) (4178.59:4178.59:4178.59))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4970.37:4970.37:4970.37) (4970.37:4970.37:4970.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4278.41:4278.41:4278.41) (4278.41:4278.41:4278.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5144.79:5144.79:5144.79) (5144.79:5144.79:5144.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4051.88:4051.88:4051.88) (4051.88:4051.88:4051.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5417.31:5417.31:5417.31) (5417.31:5417.31:5417.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3063.66:3063.66:3063.66) (3063.66:3063.66:3063.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4902.29:4902.29:4902.29) (4902.29:4902.29:4902.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4010.25:4010.25:4010.25) (4010.25:4010.25:4010.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8113.4:8113.4:8113.4) (8113.4:8113.4:8113.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6388.7:6388.7:6388.7) (6388.7:6388.7:6388.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6246.8:6246.8:6246.8) (6246.8:6246.8:6246.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6218.7:6218.7:6218.7) (6218.7:6218.7:6218.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6060.97:6060.97:6060.97) (6060.97:6060.97:6060.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6094.44:6094.44:6094.44) (6094.44:6094.44:6094.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6193.07:6193.07:6193.07) (6193.07:6193.07:6193.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4231.32:4231.32:4231.32) (4231.32:4231.32:4231.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4057.36:4057.36:4057.36) (4057.36:4057.36:4057.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4729.75:4729.75:4729.75) (4729.75:4729.75:4729.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3341.11:3341.11:3341.11) (3341.11:3341.11:3341.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3502.65:3502.65:3502.65) (3502.65:3502.65:3502.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3577.18:3577.18:3577.18) (3577.18:3577.18:3577.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3444.74:3444.74:3444.74) (3444.74:3444.74:3444.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3425.11:3425.11:3425.11) (3425.11:3425.11:3425.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4567.1:4567.1:4567.1) (4567.1:4567.1:4567.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4574.01:4574.01:4574.01) (4574.01:4574.01:4574.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4407:4407:4407) (4407:4407:4407))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7345.25:7345.25:7345.25) (7345.25:7345.25:7345.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3007.11:3007.11:3007.11) (3007.11:3007.11:3007.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (13117.6:13117.6:13117.6) (13117.6:13117.6:13117.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11573.7:11573.7:11573.7) (11573.7:11573.7:11573.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11324:11324:11324) (11324:11324:11324))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (11147.3:11147.3:11147.3) (11147.3:11147.3:11147.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7307.12:7307.12:7307.12) (7307.12:7307.12:7307.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5381.57:5381.57:5381.57) (5381.57:5381.57:5381.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4852.41:4852.41:4852.41) (4852.41:4852.41:4852.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5755.43:5755.43:5755.43) (5755.43:5755.43:5755.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4981.07:4981.07:4981.07) (4981.07:4981.07:4981.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6478.22:6478.22:6478.22) (6478.22:6478.22:6478.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4039.36:4039.36:4039.36) (4039.36:4039.36:4039.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5524.63:5524.63:5524.63) (5524.63:5524.63:5524.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5312.2:5312.2:5312.2) (5312.2:5312.2:5312.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_10_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4274.43:4274.43:4274.43) (4274.43:4274.43:4274.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2773.04:2773.04:2773.04) (2773.04:2773.04:2773.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2733.63:2733.63:2733.63) (2733.63:2733.63:2733.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2739.74:2739.74:2739.74) (2739.74:2739.74:2739.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5925.89:5925.89:5925.89) (5925.89:5925.89:5925.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5955.78:5955.78:5955.78) (5955.78:5955.78:5955.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5482.97:5482.97:5482.97) (5482.97:5482.97:5482.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5561.42:5561.42:5561.42) (5561.42:5561.42:5561.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4649.77:4649.77:4649.77) (4649.77:4649.77:4649.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4728.22:4728.22:4728.22) (4728.22:4728.22:4728.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5605.75:5605.75:5605.75) (5605.75:5605.75:5605.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5391.54:5391.54:5391.54) (5391.54:5391.54:5391.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7672.39:7672.39:7672.39) (7672.39:7672.39:7672.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7702.27:7702.27:7702.27) (7702.27:7702.27:7702.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7688.26:7688.26:7688.26) (7688.26:7688.26:7688.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7752.93:7752.93:7752.93) (7752.93:7752.93:7752.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6282.21:6282.21:6282.21) (6282.21:6282.21:6282.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6337.34:6337.34:6337.34) (6337.34:6337.34:6337.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8127.25:8127.25:8127.25) (8127.25:8127.25:8127.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8098.85:8098.85:8098.85) (8098.85:8098.85:8098.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7226.8:7226.8:7226.8) (7226.8:7226.8:7226.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7281.93:7281.93:7281.93) (7281.93:7281.93:7281.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2389.9:2389.9:2389.9) (2389.9:2389.9:2389.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3358.27:3358.27:3358.27) (3358.27:3358.27:3358.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6025.73:6025.73:6025.73) (6025.73:6025.73:6025.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3904.37:3904.37:3904.37) (3904.37:3904.37:3904.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4669.52:4669.52:4669.52) (4669.52:4669.52:4669.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4168.98:4168.98:4168.98) (4168.98:4168.98:4168.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4199.34:4199.34:4199.34) (4199.34:4199.34:4199.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6088.45:6088.45:6088.45) (6088.45:6088.45:6088.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4696.47:4696.47:4696.47) (4696.47:4696.47:4696.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7386.48:7386.48:7386.48) (7386.48:7386.48:7386.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7427.33:7427.33:7427.33) (7427.33:7427.33:7427.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6432.04:6432.04:6432.04) (6432.04:6432.04:6432.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7033.63:7033.63:7033.63) (7033.63:7033.63:7033.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6102.36:6102.36:6102.36) (6102.36:6102.36:6102.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6045.97:6045.97:6045.97) (6045.97:6045.97:6045.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7628.32:7628.32:7628.32) (7628.32:7628.32:7628.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7804.94:7804.94:7804.94) (7804.94:7804.94:7804.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7865.86:7865.86:7865.86) (7865.86:7865.86:7865.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7809.46:7809.46:7809.46) (7809.46:7809.46:7809.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3128.11:3128.11:3128.11) (3128.11:3128.11:3128.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4075.35:4075.35:4075.35) (4075.35:4075.35:4075.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4018.95:4018.95:4018.95) (4018.95:4018.95:4018.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3745.8:3745.8:3745.8) (3745.8:3745.8:3745.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4980.12:4980.12:4980.12) (4980.12:4980.12:4980.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2338.75:2338.75:2338.75) (2338.75:2338.75:2338.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2261.37:2261.37:2261.37) (2261.37:2261.37:2261.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4626:4626:4626) (4626:4626:4626))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4116.8:4116.8:4116.8) (4116.8:4116.8:4116.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7466.65:7466.65:7466.65) (7466.65:7466.65:7466.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6963.57:6963.57:6963.57) (6963.57:6963.57:6963.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8395.81:8395.81:8395.81) (8395.81:8395.81:8395.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5533.62:5533.62:5533.62) (5533.62:5533.62:5533.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3924.07:3924.07:3924.07) (3924.07:3924.07:3924.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4737.17:4737.17:4737.17) (4737.17:4737.17:4737.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4751.74:4751.74:4751.74) (4751.74:4751.74:4751.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5228.52:5228.52:5228.52) (5228.52:5228.52:5228.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8317.88:8317.88:8317.88) (8317.88:8317.88:8317.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4465.26:4465.26:4465.26) (4465.26:4465.26:4465.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5635.09:5635.09:5635.09) (5635.09:5635.09:5635.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2389.9:2389.9:2389.9) (2389.9:2389.9:2389.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3408.08:3408.08:3408.08) (3408.08:3408.08:3408.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3441.56:3441.56:3441.56) (3441.56:3441.56:3441.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3473.96:3473.96:3473.96) (3473.96:3473.96:3473.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3819.42:3819.42:3819.42) (3819.42:3819.42:3819.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6908.53:6908.53:6908.53) (6908.53:6908.53:6908.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6814.44:6814.44:6814.44) (6814.44:6814.44:6814.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6764.69:6764.69:6764.69) (6764.69:6764.69:6764.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6743.83:6743.83:6743.83) (6743.83:6743.83:6743.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4642.22:4642.22:4642.22) (4642.22:4642.22:4642.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2682.75:2682.75:2682.75) (2682.75:2682.75:2682.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3548.78:3548.78:3548.78) (3548.78:3548.78:3548.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2426.29:2426.29:2426.29) (2426.29:2426.29:2426.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7024.41:7024.41:7024.41) (7024.41:7024.41:7024.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8223.76:8223.76:8223.76) (8223.76:8223.76:8223.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7891.71:7891.71:7891.71) (7891.71:7891.71:7891.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2341.48:2341.48:2341.48) (2341.48:2341.48:2341.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3280.21:3280.21:3280.21) (3280.21:3280.21:3280.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3287:3287:3287) (3287:3287:3287))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3066.02:3066.02:3066.02) (3066.02:3066.02:3066.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3198.94:3198.94:3198.94) (3198.94:3198.94:3198.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3001.84:3001.84:3001.84) (3001.84:3001.84:3001.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3067.7:3067.7:3067.7) (3067.7:3067.7:3067.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3031.73:3031.73:3031.73) (3031.73:3031.73:3031.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2718.49:2718.49:2718.49) (2718.49:2718.49:2718.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9271.24:9271.24:9271.24) (9271.24:9271.24:9271.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7255.63:7255.63:7255.63) (7255.63:7255.63:7255.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2894.71:2894.71:2894.71) (2894.71:2894.71:2894.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4330.93:4330.93:4330.93) (4330.93:4330.93:4330.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4266.33:4266.33:4266.33) (4266.33:4266.33:4266.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4313:4313:4313) (4313:4313:4313))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6000.49:6000.49:6000.49) (6000.49:6000.49:6000.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5196.62:5196.62:5196.62) (5196.62:5196.62:5196.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6121.97:6121.97:6121.97) (6121.97:6121.97:6121.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5101.02:5101.02:5101.02) (5101.02:5101.02:5101.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4187.12:4187.12:4187.12) (4187.12:4187.12:4187.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4165.92:4165.92:4165.92) (4165.92:4165.92:4165.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3728.74:3728.74:3728.74) (3728.74:3728.74:3728.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2430.3:2430.3:2430.3) (2430.3:2430.3:2430.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8199.46:8199.46:8199.46) (8199.46:8199.46:8199.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4062.91:4062.91:4062.91) (4062.91:4062.91:4062.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6324.22:6324.22:6324.22) (6324.22:6324.22:6324.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5891.07:5891.07:5891.07) (5891.07:5891.07:5891.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9511.61:9511.61:9511.61) (9511.61:9511.61:9511.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4184.2:4184.2:4184.2) (4184.2:4184.2:4184.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4217.67:4217.67:4217.67) (4217.67:4217.67:4217.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4170.49:4170.49:4170.49) (4170.49:4170.49:4170.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4065.41:4065.41:4065.41) (4065.41:4065.41:4065.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6107.01:6107.01:6107.01) (6107.01:6107.01:6107.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6137.56:6137.56:6137.56) (6137.56:6137.56:6137.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6348.63:6348.63:6348.63) (6348.63:6348.63:6348.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6157.97:6157.97:6157.97) (6157.97:6157.97:6157.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6234.1:6234.1:6234.1) (6234.1:6234.1:6234.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6109.72:6109.72:6109.72) (6109.72:6109.72:6109.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4133.75:4133.75:4133.75) (4133.75:4133.75:4133.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4372.3:4372.3:4372.3) (4372.3:4372.3:4372.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8529.6:8529.6:8529.6) (8529.6:8529.6:8529.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2824.12:2824.12:2824.12) (2824.12:2824.12:2824.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3718.9:3718.9:3718.9) (3718.9:3718.9:3718.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3391.51:3391.51:3391.51) (3391.51:3391.51:3391.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3510.21:3510.21:3510.21) (3510.21:3510.21:3510.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5937.74:5937.74:5937.74) (5937.74:5937.74:5937.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4246.71:4246.71:4246.71) (4246.71:4246.71:4246.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4246.54:4246.54:4246.54) (4246.54:4246.54:4246.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2388.5:2388.5:2388.5) (2388.5:2388.5:2388.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3871.68:3871.68:3871.68) (3871.68:3871.68:3871.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4948.2:4948.2:4948.2) (4948.2:4948.2:4948.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4197.87:4197.87:4197.87) (4197.87:4197.87:4197.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6898.32:6898.32:6898.32) (6898.32:6898.32:6898.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6921.95:6921.95:6921.95) (6921.95:6921.95:6921.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5613.52:5613.52:5613.52) (5613.52:5613.52:5613.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5489.31:5489.31:5489.31) (5489.31:5489.31:5489.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6664.81:6664.81:6664.81) (6664.81:6664.81:6664.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.53:2474.53:2474.53) (2474.53:2474.53:2474.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2474.39:2474.39:2474.39) (2474.39:2474.39:2474.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3680.46:3680.46:3680.46) (3680.46:3680.46:3680.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2798.03:2798.03:2798.03) (2798.03:2798.03:2798.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5763.29:5763.29:5763.29) (5763.29:5763.29:5763.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7447.08:7447.08:7447.08) (7447.08:7447.08:7447.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6679.34:6679.34:6679.34) (6679.34:6679.34:6679.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3192.96:3192.96:3192.96) (3192.96:3192.96:3192.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3163.35:3163.35:3163.35) (3163.35:3163.35:3163.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3194.89:3194.89:3194.89) (3194.89:3194.89:3194.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2746.64:2746.64:2746.64) (2746.64:2746.64:2746.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2266.87:2266.87:2266.87) (2266.87:2266.87:2266.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3320.06:3320.06:3320.06) (3320.06:3320.06:3320.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3034.02:3034.02:3034.02) (3034.02:3034.02:3034.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3063.31:3063.31:3063.31) (3063.31:3063.31:3063.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3015.4:3015.4:3015.4) (3015.4:3015.4:3015.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4951.37:4951.37:4951.37) (4951.37:4951.37:4951.37))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5395.86:5395.86:5395.86) (5395.86:5395.86:5395.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2724.86:2724.86:2724.86) (2724.86:2724.86:2724.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4258.62:4258.62:4258.62) (4258.62:4258.62:4258.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5379.84:5379.84:5379.84) (5379.84:5379.84:5379.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5276.06:5276.06:5276.06) (5276.06:5276.06:5276.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3883.96:3883.96:3883.96) (3883.96:3883.96:3883.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2397.74:2397.74:2397.74) (2397.74:2397.74:2397.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5364.83:5364.83:5364.83) (5364.83:5364.83:5364.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3656.98:3656.98:3656.98) (3656.98:3656.98:3656.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4048.28:4048.28:4048.28) (4048.28:4048.28:4048.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4126.35:4126.35:4126.35) (4126.35:4126.35:4126.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4065.69:4065.69:4065.69) (4065.69:4065.69:4065.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3197.49:3197.49:3197.49) (3197.49:3197.49:3197.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3113.72:3113.72:3113.72) (3113.72:3113.72:3113.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3080.83:3080.83:3080.83) (3080.83:3080.83:3080.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3320.83:3320.83:3320.83) (3320.83:3320.83:3320.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3241.47:3241.47:3241.47) (3241.47:3241.47:3241.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3273.01:3273.01:3273.01) (3273.01:3273.01:3273.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6073.61:6073.61:6073.61) (6073.61:6073.61:6073.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2724.86:2724.86:2724.86) (2724.86:2724.86:2724.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3522.24:3522.24:3522.24) (3522.24:3522.24:3522.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7573.06:7573.06:7573.06) (7573.06:7573.06:7573.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3509.18:3509.18:3509.18) (3509.18:3509.18:3509.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7577.02:7577.02:7577.02) (7577.02:7577.02:7577.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4428.88:4428.88:4428.88) (4428.88:4428.88:4428.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.21:2299.21:2299.21) (2299.21:2299.21:2299.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2757.19:2757.19:2757.19) (2757.19:2757.19:2757.19))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4219.64:4219.64:4219.64) (4219.64:4219.64:4219.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4413.48:4413.48:4413.48) (4413.48:4413.48:4413.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5669.98:5669.98:5669.98) (5669.98:5669.98:5669.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5559.25:5559.25:5559.25) (5559.25:5559.25:5559.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3447.52:3447.52:3447.52) (3447.52:3447.52:3447.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4584.23:4584.23:4584.23) (4584.23:4584.23:4584.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6474.7:6474.7:6474.7) (6474.7:6474.7:6474.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2385.54:2385.54:2385.54) (2385.54:2385.54:2385.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7598.1:7598.1:7598.1) (7598.1:7598.1:7598.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3121.79:3121.79:3121.79) (3121.79:3121.79:3121.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6495.01:6495.01:6495.01) (6495.01:6495.01:6495.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2691.5:2691.5:2691.5) (2691.5:2691.5:2691.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2654.7:2654.7:2654.7) (2654.7:2654.7:2654.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2621.81:2621.81:2621.81) (2621.81:2621.81:2621.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5885.28:5885.28:5885.28) (5885.28:5885.28:5885.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_2_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5535.3:5535.3:5535.3) (5535.3:5535.3:5535.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_3_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7192.54:7192.54:7192.54) (7192.54:7192.54:7192.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_4_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3855.58:3855.58:3855.58) (3855.58:3855.58:3855.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_output_5_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4290.4:4290.4:4290.4) (4290.4:4290.4:4290.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6462.26:6462.26:6462.26) (6462.26:6462.26:6462.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5737.7:5737.7:5737.7) (5737.7:5737.7:5737.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3121.79:3121.79:3121.79) (3121.79:3121.79:3121.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3087.75:3087.75:3087.75) (3087.75:3087.75:3087.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2657.4:2657.4:2657.4) (2657.4:2657.4:2657.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2624.1:2624.1:2624.1) (2624.1:2624.1:2624.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2629:2629:2629) (2629:2629:2629))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3665.94:3665.94:3665.94) (3665.94:3665.94:3665.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3040.68:3040.68:3040.68) (3040.68:3040.68:3040.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3865.83:3865.83:3865.83) (3865.83:3865.83:3865.83))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3277.06:3277.06:3277.06) (3277.06:3277.06:3277.06))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3080.44:3080.44:3080.44) (3080.44:3080.44:3080.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3057.07:3057.07:3057.07) (3057.07:3057.07:3057.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6171.34:6171.34:6171.34) (6171.34:6171.34:6171.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2550.94:2550.94:2550.94) (2550.94:2550.94:2550.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2641.4:2641.4:2641.4) (2641.4:2641.4:2641.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3157.26:3157.26:3157.26) (3157.26:3157.26:3157.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4505.73:4505.73:4505.73) (4505.73:4505.73:4505.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2975.5:2975.5:2975.5) (2975.5:2975.5:2975.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3680.1:3680.1:3680.1) (3680.1:3680.1:3680.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4832.16:4832.16:4832.16) (4832.16:4832.16:4832.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3870.51:3870.51:3870.51) (3870.51:3870.51:3870.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6323.92:6323.92:6323.92) (6323.92:6323.92:6323.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6120.72:6120.72:6120.72) (6120.72:6120.72:6120.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6092.81:6092.81:6092.81) (6092.81:6092.81:6092.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3783.68:3783.68:3783.68) (3783.68:3783.68:3783.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3045.87:3045.87:3045.87) (3045.87:3045.87:3045.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4801.84:4801.84:4801.84) (4801.84:4801.84:4801.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2628.9:2628.9:2628.9) (2628.9:2628.9:2628.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4292.84:4292.84:4292.84) (4292.84:4292.84:4292.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2672.92:2672.92:2672.92) (2672.92:2672.92:2672.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6454.97:6454.97:6454.97) (6454.97:6454.97:6454.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3267.7:3267.7:3267.7) (3267.7:3267.7:3267.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3178.21:3178.21:3178.21) (3178.21:3178.21:3178.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3004:3004:3004) (3004:3004:3004))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4156.23:4156.23:4156.23) (4156.23:4156.23:4156.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6801.33:6801.33:6801.33) (6801.33:6801.33:6801.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3094.34:3094.34:3094.34) (3094.34:3094.34:3094.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4049.38:4049.38:4049.38) (4049.38:4049.38:4049.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4048.05:4048.05:4048.05) (4048.05:4048.05:4048.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3245.04:3245.04:3245.04) (3245.04:3245.04:3245.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3215.44:3215.44:3215.44) (3215.44:3215.44:3215.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5075.14:5075.14:5075.14) (5075.14:5075.14:5075.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8300.49:8300.49:8300.49) (8300.49:8300.49:8300.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4076.91:4076.91:4076.91) (4076.91:4076.91:4076.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2435.45:2435.45:2435.45) (2435.45:2435.45:2435.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5172.68:5172.68:5172.68) (5172.68:5172.68:5172.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5384.27:5384.27:5384.27) (5384.27:5384.27:5384.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4915.88:4915.88:4915.88) (4915.88:4915.88:4915.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5342.24:5342.24:5342.24) (5342.24:5342.24:5342.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2497.9:2497.9:2497.9) (2497.9:2497.9:2497.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4089.11:4089.11:4089.11) (4089.11:4089.11:4089.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3587.05:3587.05:3587.05) (3587.05:3587.05:3587.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8307.6:8307.6:8307.6) (8307.6:8307.6:8307.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2406.72:2406.72:2406.72) (2406.72:2406.72:2406.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2330.46:2330.46:2330.46) (2330.46:2330.46:2330.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2336.58:2336.58:2336.58) (2336.58:2336.58:2336.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3405.96:3405.96:3405.96) (3405.96:3405.96:3405.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3494.05:3494.05:3494.05) (3494.05:3494.05:3494.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2435.45:2435.45:2435.45) (2435.45:2435.45:2435.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3213.78:3213.78:3213.78) (3213.78:3213.78:3213.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3994.7:3994.7:3994.7) (3994.7:3994.7:3994.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5580.7:5580.7:5580.7) (5580.7:5580.7:5580.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3776.62:3776.62:3776.62) (3776.62:3776.62:3776.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2388.5:2388.5:2388.5) (2388.5:2388.5:2388.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3538.24:3538.24:3538.24) (3538.24:3538.24:3538.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4796.04:4796.04:4796.04) (4796.04:4796.04:4796.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3094.34:3094.34:3094.34) (3094.34:3094.34:3094.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4176.62:4176.62:4176.62) (4176.62:4176.62:4176.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2831.46:2831.46:2831.46) (2831.46:2831.46:2831.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5791.61:5791.61:5791.61) (5791.61:5791.61:5791.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3633.43:3633.43:3633.43) (3633.43:3633.43:3633.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3710.98:3710.98:3710.98) (3710.98:3710.98:3710.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3697.49:3697.49:3697.49) (3697.49:3697.49:3697.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4891.31:4891.31:4891.31) (4891.31:4891.31:4891.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6481.16:6481.16:6481.16) (6481.16:6481.16:6481.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3998.31:3998.31:3998.31) (3998.31:3998.31:3998.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3305.85:3305.85:3305.85) (3305.85:3305.85:3305.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4511.27:4511.27:4511.27) (4511.27:4511.27:4511.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I0_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4575.65:4575.65:4575.65) (4575.65:4575.65:4575.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4394.71:4394.71:4394.71) (4394.71:4394.71:4394.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4856.14:4856.14:4856.14) (4856.14:4856.14:4856.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_35_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9509.14:9509.14:9509.14) (9509.14:9509.14:9509.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2299.26:2299.26:2299.26) (2299.26:2299.26:2299.26))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6421.35:6421.35:6421.35) (6421.35:6421.35:6421.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3178.21:3178.21:3178.21) (3178.21:3178.21:3178.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2682.67:2682.67:2682.67) (2682.67:2682.67:2682.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4006.65:4006.65:4006.65) (4006.65:4006.65:4006.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5612.31:5612.31:5612.31) (5612.31:5612.31:5612.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_34_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9141.65:9141.65:9141.65) (9141.65:9141.65:9141.65))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3591.12:3591.12:3591.12) (3591.12:3591.12:3591.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5471.49:5471.49:5471.49) (5471.49:5471.49:5471.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_LUT2_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4295.78:4295.78:4295.78) (4295.78:4295.78:4295.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6034.7:6034.7:6034.7) (6034.7:6034.7:6034.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3731.44:3731.44:3731.44) (3731.44:3731.44:3731.44))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3424.99:3424.99:3424.99) (3424.99:3424.99:3424.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4113.14:4113.14:4113.14) (4113.14:4113.14:4113.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3504.7:3504.7:3504.7) (3504.7:3504.7:3504.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5435.23:5435.23:5435.23) (5435.23:5435.23:5435.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3870.03:3870.03:3870.03) (3870.03:3870.03:3870.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7724.96:7724.96:7724.96) (7724.96:7724.96:7724.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2590.84:2590.84:2590.84) (2590.84:2590.84:2590.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5630.67:5630.67:5630.67) (5630.67:5630.67:5630.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7093.27:7093.27:7093.27) (7093.27:7093.27:7093.27))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5506.63:5506.63:5506.63) (5506.63:5506.63:5506.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5383.77:5383.77:5383.77) (5383.77:5383.77:5383.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6364.61:6364.61:6364.61) (6364.61:6364.61:6364.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_LUT2_I0\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6122.42:6122.42:6122.42) (6122.42:6122.42:6122.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4553.91:4553.91:4553.91) (4553.91:4553.91:4553.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4417.89:4417.89:4417.89) (4417.89:4417.89:4417.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3367.8:3367.8:3367.8) (3367.8:3367.8:3367.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4696.2:4696.2:4696.2) (4696.2:4696.2:4696.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4667.8:4667.8:4667.8) (4667.8:4667.8:4667.8))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3789.3:3789.3:3789.3) (3789.3:3789.3:3789.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3682.74:3682.74:3682.74) (3682.74:3682.74:3682.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5214.07:5214.07:5214.07) (5214.07:5214.07:5214.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5185.96:5185.96:5185.96) (5185.96:5185.96:5185.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3600.14:3600.14:3600.14) (3600.14:3600.14:3600.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3752.23:3752.23:3752.23) (3752.23:3752.23:3752.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3298.2:3298.2:3298.2) (3298.2:3298.2:3298.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3271.15:3271.15:3271.15) (3271.15:3271.15:3271.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4631.9:4631.9:4631.9) (4631.9:4631.9:4631.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4599.02:4599.02:4599.02) (4599.02:4599.02:4599.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4636.72:4636.72:4636.72) (4636.72:4636.72:4636.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5496.41:5496.41:5496.41) (5496.41:5496.41:5496.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5555.46:5555.46:5555.46) (5555.46:5555.46:5555.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4292.32:4292.32:4292.32) (4292.32:4292.32:4292.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3284.5:3284.5:3284.5) (3284.5:3284.5:3284.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3314.39:3314.39:3314.39) (3314.39:3314.39:3314.39))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4162.82:4162.82:4162.82) (4162.82:4162.82:4162.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4192.71:4192.71:4192.71) (4192.71:4192.71:4192.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5389.41:5389.41:5389.41) (5389.41:5389.41:5389.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5395.52:5395.52:5395.52) (5395.52:5395.52:5395.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4635.61:4635.61:4635.61) (4635.61:4635.61:4635.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4587.28:4587.28:4587.28) (4587.28:4587.28:4587.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4592.1:4592.1:4592.1) (4592.1:4592.1:4592.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3216.91:3216.91:3216.91) (3216.91:3216.91:3216.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_I0\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3081.96:3081.96:3081.96) (3081.96:3081.96:3081.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4202.5:4202.5:4202.5) (4202.5:4202.5:4202.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5141.7:5141.7:5141.7) (5141.7:5141.7:5141.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8573.18:8573.18:8573.18) (8573.18:8573.18:8573.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3650.51:3650.51:3650.51) (3650.51:3650.51:3650.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3473.47:3473.47:3473.47) (3473.47:3473.47:3473.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3484.95:3484.95:3484.95) (3484.95:3484.95:3484.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3381.63:3381.63:3381.63) (3381.63:3381.63:3381.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3094.25:3094.25:3094.25) (3094.25:3094.25:3094.25))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5110.81:5110.81:5110.81) (5110.81:5110.81:5110.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4851.32:4851.32:4851.32) (4851.32:4851.32:4851.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3083.29:3083.29:3083.29) (3083.29:3083.29:3083.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2837.89:2837.89:2837.89) (2837.89:2837.89:2837.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2600.09:2600.09:2600.09) (2600.09:2600.09:2600.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3847.34:3847.34:3847.34) (3847.34:3847.34:3847.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3779.61:3779.61:3779.61) (3779.61:3779.61:3779.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4012.82:4012.82:4012.82) (4012.82:4012.82:4012.82))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2600.09:2600.09:2600.09) (2600.09:2600.09:2600.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5095.45:5095.45:5095.45) (5095.45:5095.45:5095.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2399.99:2399.99:2399.99) (2399.99:2399.99:2399.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2719.31:2719.31:2719.31) (2719.31:2719.31:2719.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2325.17:2325.17:2325.17) (2325.17:2325.17:2325.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3712.52:3712.52:3712.52) (3712.52:3712.52:3712.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3568.54:3568.54:3568.54) (3568.54:3568.54:3568.54))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6255.93:6255.93:6255.93) (6255.93:6255.93:6255.93))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3047.29:3047.29:3047.29) (3047.29:3047.29:3047.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3326.5:3326.5:3326.5) (3326.5:3326.5:3326.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2421.86:2421.86:2421.86) (2421.86:2421.86:2421.86))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3368.62:3368.62:3368.62) (3368.62:3368.62:3368.62))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2760.96:2760.96:2760.96) (2760.96:2760.96:2760.96))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2839.4:2839.4:2839.4) (2839.4:2839.4:2839.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3573.64:3573.64:3573.64) (3573.64:3573.64:3573.64))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8646.11:8646.11:8646.11) (8646.11:8646.11:8646.11))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2611.46:2611.46:2611.46) (2611.46:2611.46:2611.46))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3631.68:3631.68:3631.68) (3631.68:3631.68:3631.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3595.21:3595.21:3595.21) (3595.21:3595.21:3595.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5905.79:5905.79:5905.79) (5905.79:5905.79:5905.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2708.76:2708.76:2708.76) (2708.76:2708.76:2708.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3111.72:3111.72:3111.72) (3111.72:3111.72:3111.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5406.98:5406.98:5406.98) (5406.98:5406.98:5406.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3284.24:3284.24:3284.24) (3284.24:3284.24:3284.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3759.4:3759.4:3759.4) (3759.4:3759.4:3759.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3778.91:3778.91:3778.91) (3778.91:3778.91:3778.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4021.07:4021.07:4021.07) (4021.07:4021.07:4021.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4042.03:4042.03:4042.03) (4042.03:4042.03:4042.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4104.53:4104.53:4104.53) (4104.53:4104.53:4104.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2388.5:2388.5:2388.5) (2388.5:2388.5:2388.5))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2338.75:2338.75:2338.75) (2338.75:2338.75:2338.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2360.61:2360.61:2360.61) (2360.61:2360.61:2360.61))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2305.92:2305.92:2305.92) (2305.92:2305.92:2305.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4016.35:4016.35:4016.35) (4016.35:4016.35:4016.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4012.16:4012.16:4012.16) (4012.16:4012.16:4012.16))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3867.29:3867.29:3867.29) (3867.29:3867.29:3867.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3870.51:3870.51:3870.51) (3870.51:3870.51:3870.51))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4651.38:4651.38:4651.38) (4651.38:4651.38:4651.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2550.94:2550.94:2550.94) (2550.94:2550.94:2550.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3072.22:3072.22:3072.22) (3072.22:3072.22:3072.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4179.55:4179.55:4179.55) (4179.55:4179.55:4179.55))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3955.29:3955.29:3955.29) (3955.29:3955.29:3955.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4960.24:4960.24:4960.24) (4960.24:4960.24:4960.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3256.98:3256.98:3256.98) (3256.98:3256.98:3256.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4916.47:4916.47:4916.47) (4916.47:4916.47:4916.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5029.33:5029.33:5029.33) (5029.33:5029.33:5029.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4099.69:4099.69:4099.69) (4099.69:4099.69:4099.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8591.7:8591.7:8591.7) (8591.7:8591.7:8591.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3094.34:3094.34:3094.34) (3094.34:3094.34:3094.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3027.87:3027.87:3027.87) (3027.87:3027.87:3027.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4032.28:4032.28:4032.28) (4032.28:4032.28:4032.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I2_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2598.47:2598.47:2598.47) (2598.47:2598.47:2598.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I2_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2628.9:2628.9:2628.9) (2628.9:2628.9:2628.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6593.22:6593.22:6593.22) (6593.22:6593.22:6593.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6568.48:6568.48:6568.48) (6568.48:6568.48:6568.48))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6597.18:6597.18:6597.18) (6597.18:6597.18:6597.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6565.49:6565.49:6565.49) (6565.49:6565.49:6565.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6546.92:6546.92:6546.92) (6546.92:6546.92:6546.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6557.94:6557.94:6557.94) (6557.94:6557.94:6557.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6530.41:6530.41:6530.41) (6530.41:6530.41:6530.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6566.67:6566.67:6566.67) (6566.67:6566.67:6566.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8908.69:8908.69:8908.69) (8908.69:8908.69:8908.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4828.56:4828.56:4828.56) (4828.56:4828.56:4828.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4795.67:4795.67:4795.67) (4795.67:4795.67:4795.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4913.92:4913.92:4913.92) (4913.92:4913.92:4913.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4881.04:4881.04:4881.04) (4881.04:4881.04:4881.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6791.52:6791.52:6791.52) (6791.52:6791.52:6791.52))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6729.43:6729.43:6729.43) (6729.43:6729.43:6729.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7743.09:7743.09:7743.09) (7743.09:7743.09:7743.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7807.76:7807.76:7807.76) (7807.76:7807.76:7807.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5517.23:5517.23:5517.23) (5517.23:5517.23:5517.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5484.35:5484.35:5484.35) (5484.35:5484.35:5484.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5522.05:5522.05:5522.05) (5522.05:5522.05:5522.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6694.89:6694.89:6694.89) (6694.89:6694.89:6694.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3851.36:3851.36:3851.36) (3851.36:3851.36:3851.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I3_LUT2_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3114.71:3114.71:3114.71) (3114.71:3114.71:3114.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4857.43:4857.43:4857.43) (4857.43:4857.43:4857.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4339.13:4339.13:4339.13) (4339.13:4339.13:4339.13))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O_I2_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4235.77:4235.77:4235.77) (4235.77:4235.77:4235.77))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2592.81:2592.81:2592.81) (2592.81:2592.81:2592.81))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2626.28:2626.28:2626.28) (2626.28:2626.28:2626.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2703.84:2703.84:2703.84) (2703.84:2703.84:2703.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2435.45:2435.45:2435.45) (2435.45:2435.45:2435.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I3_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3181.67:3181.67:3181.67) (3181.67:3181.67:3181.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1\.c_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1\.c_frag_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2518.69:2518.69:2518.69) (2518.69:2518.69:2518.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I0_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4671.47:4671.47:4671.47) (4671.47:4671.47:4671.47))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6160.84:6160.84:6160.84) (6160.84:6160.84:6160.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3709.34:3709.34:3709.34) (3709.34:3709.34:3709.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5765.33:5765.33:5765.33) (5765.33:5765.33:5765.33))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2508:2508:2508) (2508:2508:2508))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I0_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2875.43:2875.43:2875.43) (2875.43:2875.43:2875.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3309.15:3309.15:3309.15) (3309.15:3309.15:3309.15))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2818.18:2818.18:2818.18) (2818.18:2818.18:2818.18))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2778.76:2778.76:2778.76) (2778.76:2778.76:2778.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2784.88:2784.88:2784.88) (2784.88:2784.88:2784.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4112.01:4112.01:4112.01) (4112.01:4112.01:4112.01))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I3_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4221.97:4221.97:4221.97) (4221.97:4221.97:4221.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8097.31:8097.31:8097.31) (8097.31:8097.31:8097.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_35_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (9189:9189:9189) (9189:9189:9189))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7528.9:7528.9:7528.9) (7528.9:7528.9:7528.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7540.43:7540.43:7540.43) (7540.43:7540.43:7540.43))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7480.79:7480.79:7480.79) (7480.79:7480.79:7480.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6186.71:6186.71:6186.71) (6186.71:6186.71:6186.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6186.57:6186.57:6186.57) (6186.57:6186.57:6186.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7425.38:7425.38:7425.38) (7425.38:7425.38:7425.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7392.49:7392.49:7392.49) (7392.49:7392.49:7392.49))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8123.6:8123.6:8123.6) (8123.6:8123.6:8123.6))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8090.71:8090.71:8090.71) (8090.71:8090.71:8090.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6939.35:6939.35:6939.35) (6939.35:6939.35:6939.35))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6939.21:6939.21:6939.21) (6939.21:6939.21:6939.21))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6390.45:6390.45:6390.45) (6390.45:6390.45:6390.45))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6357.57:6357.57:6357.57) (6357.57:6357.57:6357.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6215.78:6215.78:6215.78) (6215.78:6215.78:6215.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6215.63:6215.63:6215.63) (6215.63:6215.63:6215.63))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8560.09:8560.09:8560.09) (8560.09:8560.09:8560.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8527.2:8527.2:8527.2) (8527.2:8527.2:8527.2))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8764.29:8764.29:8764.29) (8764.29:8764.29:8764.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8731.4:8731.4:8731.4) (8731.4:8731.4:8731.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4056.66:4056.66:4056.66) (4056.66:4056.66:4056.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4704.23:4704.23:4704.23) (4704.23:4704.23:4704.23))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5573.14:5573.14:5573.14) (5573.14:5573.14:5573.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7424.07:7424.07:7424.07) (7424.07:7424.07:7424.07))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6649.89:6649.89:6649.89) (6649.89:6649.89:6649.89))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I1_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6415.42:6415.42:6415.42) (6415.42:6415.42:6415.42))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5138.9:5138.9:5138.9) (5138.9:5138.9:5138.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5026.99:5026.99:5026.99) (5026.99:5026.99:5026.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5040.31:5040.31:5040.31) (5040.31:5040.31:5040.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_34_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (8662.84:8662.84:8662.84) (8662.84:8662.84:8662.84))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (7823.69:7823.69:7823.69) (7823.69:7823.69:7823.69))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5728.95:5728.95:5728.95) (5728.95:5728.95:5728.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6766.08:6766.08:6766.08) (6766.08:6766.08:6766.08))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5009.57:5009.57:5009.57) (5009.57:5009.57:5009.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4000.1:4000.1:4000.1) (4000.1:4000.1:4000.1))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (4907.91:4907.91:4907.91) (4907.91:4907.91:4907.91))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6222.73:6222.73:6222.73) (6222.73:6222.73:6222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5635.02:5635.02:5635.02) (5635.02:5635.02:5635.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5500.88:5500.88:5500.88) (5500.88:5500.88:5500.88))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5534.36:5534.36:5534.36) (5534.36:5534.36:5534.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5436.28:5436.28:5436.28) (5436.28:5436.28:5436.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5482.95:5482.95:5482.95) (5482.95:5482.95:5482.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6423.12:6423.12:6423.12) (6423.12:6423.12:6423.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (6394.72:6394.72:6394.72) (6394.72:6394.72:6394.72))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2975.09:2975.09:2975.09) (2975.09:2975.09:2975.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3487.87:3487.87:3487.87) (3487.87:3487.87:3487.87))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I1_LUT2_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I2_LUT3_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2486.32:2486.32:2486.32) (2486.32:2486.32:2486.32))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3563.97:3563.97:3563.97) (3563.97:3563.97:3563.97))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (3526.09:3526.09:3526.09) (3526.09:3526.09:3526.09))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (5362.17:5362.17:5362.17) (5362.17:5362.17:5362.17))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I0_LUT3_O\.t_frag_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2612.92:2612.92:2612.92) (2612.92:2612.92:2612.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2143.04:2143.04:2143.04) (2143.04:2143.04:2143.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2143.04:2143.04:2143.04) (2143.04:2143.04:2143.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2143.04:2143.04:2143.04) (2143.04:2143.04:2143.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2032.92:2032.92:2032.92) (2032.92:2032.92:2032.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2032.92:2032.92:2032.92) (2032.92:2032.92:2032.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2022.53:2022.53:2022.53) (2022.53:2022.53:2022.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2032.92:2032.92:2032.92) (2032.92:2032.92:2032.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2143.04:2143.04:2143.04) (2143.04:2143.04:2143.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2165.22:2165.22:2165.22) (2165.22:2165.22:2165.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2056.78:2056.78:2056.78) (2056.78:2056.78:2056.78))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2022.53:2022.53:2022.53) (2022.53:2022.53:2022.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2022.53:2022.53:2022.53) (2022.53:2022.53:2022.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2151.03:2151.03:2151.03) (2151.03:2151.03:2151.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2140.05:2140.05:2140.05) (2140.05:2140.05:2140.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2151.03:2151.03:2151.03) (2151.03:2151.03:2151.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2165.22:2165.22:2165.22) (2165.22:2165.22:2165.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2151.03:2151.03:2151.03) (2151.03:2151.03:2151.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2143.04:2143.04:2143.04) (2143.04:2143.04:2143.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2022.53:2022.53:2022.53) (2022.53:2022.53:2022.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2022.53:2022.53:2022.53) (2022.53:2022.53:2022.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2140.05:2140.05:2140.05) (2140.05:2140.05:2140.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2032.92:2032.92:2032.92) (2032.92:2032.92:2032.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2050.03:2050.03:2050.03) (2050.03:2050.03:2050.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2112.98:2112.98:2112.98) (2112.98:2112.98:2112.98))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2022.53:2022.53:2022.53) (2022.53:2022.53:2022.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2140.05:2140.05:2140.05) (2140.05:2140.05:2140.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2022.53:2022.53:2022.53) (2022.53:2022.53:2022.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2032.92:2032.92:2032.92) (2032.92:2032.92:2032.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2140.05:2140.05:2140.05) (2140.05:2140.05:2140.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2022.53:2022.53:2022.53) (2022.53:2022.53:2022.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2022.53:2022.53:2022.53) (2022.53:2022.53:2022.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2022.53:2022.53:2022.53) (2022.53:2022.53:2022.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2032.92:2032.92:2032.92) (2032.92:2032.92:2032.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2165.22:2165.22:2165.22) (2165.22:2165.22:2165.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2151.03:2151.03:2151.03) (2151.03:2151.03:2151.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2022.53:2022.53:2022.53) (2022.53:2022.53:2022.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2057.66:2057.66:2057.66) (2057.66:2057.66:2057.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2032.92:2032.92:2032.92) (2032.92:2032.92:2032.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2032.92:2032.92:2032.92) (2032.92:2032.92:2032.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2151.03:2151.03:2151.03) (2151.03:2151.03:2151.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2022.53:2022.53:2022.53) (2022.53:2022.53:2022.53))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1926.02:1926.02:1926.02) (1926.02:1926.02:1926.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2154.99:2154.99:2154.99) (2154.99:2154.99:2154.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2151.03:2151.03:2151.03) (2151.03:2151.03:2151.03))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2165.22:2165.22:2165.22) (2165.22:2165.22:2165.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2135.9:2135.9:2135.9) (2135.9:2135.9:2135.9))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2149.56:2149.56:2149.56) (2149.56:2149.56:2149.56))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2032.92:2032.92:2032.92) (2032.92:2032.92:2032.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (2125.58:2125.58:2125.58) (2125.58:2125.58:2125.58))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GMUX_IC_u_gclkbuff_reset_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1926.02:1926.02:1926.02) (1926.02:1926.02:1926.02))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_23_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_24_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_28_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (895.327:895.327:895.327) (895.327:895.327:895.327))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_31_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (921.976:921.976:921.976) (921.976:921.976:921.976))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_49_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (692.838:692.838:692.838) (692.838:692.838:692.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_23_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_24_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (895.327:895.327:895.327) (895.327:895.327:895.327))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_28_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (937.231:937.231:937.231) (937.231:937.231:937.231))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_31_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1059.04:1059.04:1059.04) (1059.04:1059.04:1059.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_49_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1059.04:1059.04:1059.04) (1059.04:1059.04:1059.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_72_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1059.04:1059.04:1059.04) (1059.04:1059.04:1059.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_73_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (864.498:864.498:864.498) (864.498:864.498:864.498))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (689.144:689.144:689.144) (689.144:689.144:689.144))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (740.599:740.599:740.599) (740.599:740.599:740.599))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (848.606:848.606:848.606) (848.606:848.606:848.606))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_A_LUT1_O\.f_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (740.599:740.599:740.599) (740.599:740.599:740.599))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.UART0_SOUT_o_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (889.085:889.085:889.085) (889.085:889.085:889.085))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.788:734.788:734.788) (734.788:734.788:734.788))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (762.526:762.526:762.526) (762.526:762.526:762.526))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (848.606:848.606:848.606) (848.606:848.606:848.606))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (749.41:749.41:749.41) (749.41:749.41:749.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (754.311:754.311:754.311) (754.311:754.311:754.311))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.UART0_SIN_i_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O\.f_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (709.882:709.882:709.882) (709.882:709.882:709.882))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (749.41:749.41:749.41) (749.41:749.41:749.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (689.144:689.144:689.144) (689.144:689.144:689.144))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (653.978:653.978:653.978) (653.978:653.978:653.978))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (804.625:804.625:804.625) (804.625:804.625:804.625))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (754.311:754.311:754.311) (754.311:754.311:754.311))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (689.144:689.144:689.144) (689.144:689.144:689.144))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (653.978:653.978:653.978) (653.978:653.978:653.978))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (653.978:653.978:653.978) (653.978:653.978:653.978))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.gnd_o_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (889.085:889.085:889.085) (889.085:889.085:889.085))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (653.978:653.978:653.978) (653.978:653.978:653.978))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (725.722:725.722:725.722) (725.722:725.722:725.722))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (692.838:692.838:692.838) (692.838:692.838:692.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_LUT1_O\.f_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (709.882:709.882:709.882) (709.882:709.882:709.882))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (653.978:653.978:653.978) (653.978:653.978:653.978))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (762.526:762.526:762.526) (762.526:762.526:762.526))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (762.526:762.526:762.526) (762.526:762.526:762.526))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.542:730.542:730.542) (730.542:730.542:730.542))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT1_O\.f_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (709.882:709.882:709.882) (709.882:709.882:709.882))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (804.625:804.625:804.625) (804.625:804.625:804.625))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_nxt_LUT1_O\.f_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (664.05:664.05:664.05) (664.05:664.05:664.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.788:734.788:734.788) (734.788:734.788:734.788))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_D_LUT1_O\.f_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (664.05:664.05:664.05) (664.05:664.05:664.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (762.526:762.526:762.526) (762.526:762.526:762.526))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (718.424:718.424:718.424) (718.424:718.424:718.424))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (749.41:749.41:749.41) (749.41:749.41:749.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (754.311:754.311:754.311) (754.311:754.311:754.311))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.096:730.096:730.096) (730.096:730.096:730.096))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (780.887:780.887:780.887) (780.887:780.887:780.887))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (847.29:847.29:847.29) (847.29:847.29:847.29))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (945.113:945.113:945.113) (945.113:945.113:945.113))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (804.625:804.625:804.625) (804.625:804.625:804.625))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (749.41:749.41:749.41) (749.41:749.41:749.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (754.311:754.311:754.311) (754.311:754.311:754.311))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (804.625:804.625:804.625) (804.625:804.625:804.625))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (725.722:725.722:725.722) (725.722:725.722:725.722))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (762.526:762.526:762.526) (762.526:762.526:762.526))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (692.838:692.838:692.838) (692.838:692.838:692.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.542:730.542:730.542) (730.542:730.542:730.542))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (804.625:804.625:804.625) (804.625:804.625:804.625))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (804.625:804.625:804.625) (804.625:804.625:804.625))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (692.838:692.838:692.838) (692.838:692.838:692.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.542:730.542:730.542) (730.542:730.542:730.542))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (848.606:848.606:848.606) (848.606:848.606:848.606))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I3_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I3_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (700.622:700.622:700.622) (700.622:700.622:700.622))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (804.625:804.625:804.625) (804.625:804.625:804.625))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (848.606:848.606:848.606) (848.606:848.606:848.606))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (754.311:754.311:754.311) (754.311:754.311:754.311))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (789.643:789.643:789.643) (789.643:789.643:789.643))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WB_RST_LUT2_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WB_RST_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WB_RST_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WB_RST_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (749.41:749.41:749.41) (749.41:749.41:749.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (754.311:754.311:754.311) (754.311:754.311:754.311))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (934.838:934.838:934.838) (934.838:934.838:934.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (848.606:848.606:848.606) (848.606:848.606:848.606))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_6_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_6_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_6\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_6\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (804.625:804.625:804.625) (804.625:804.625:804.625))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.042:919.042:919.042) (919.042:919.042:919.042))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_CYC_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_CYC_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (887.939:887.939:887.939) (887.939:887.939:887.939))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (919.183:919.183:919.183) (919.183:919.183:919.183))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (766.484:766.484:766.484) (766.484:766.484:766.484))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (782.71:782.71:782.71) (782.71:782.71:782.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (885.083:885.083:885.083) (885.083:885.083:885.083))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (725.722:725.722:725.722) (725.722:725.722:725.722))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (692.838:692.838:692.838) (692.838:692.838:692.838))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (730.542:730.542:730.542) (730.542:730.542:730.542))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (915.584:915.584:915.584) (915.584:915.584:915.584))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (733.008:733.008:733.008) (733.008:733.008:733.008))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (883.072:883.072:883.072) (883.072:883.072:883.072))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (960.497:960.497:960.497) (960.497:960.497:960.497))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (712.429:712.429:712.429) (712.429:712.429:712.429))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (754.311:754.311:754.311) (754.311:754.311:754.311))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (729.998:729.998:729.998) (729.998:729.998:729.998))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (734.292:734.292:734.292) (734.292:734.292:734.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (743.292:743.292:743.292) (743.292:743.292:743.292))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (749.41:749.41:749.41) (749.41:749.41:749.41))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (754.311:754.311:754.311) (754.311:754.311:754.311))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_GMUX_IC_u_gclkbuff_clock_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (671.115:671.115:671.115) (671.115:671.115:671.115))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_VCC_\$true_output_0_0_to_GMUX_IC_u_gclkbuff_reset_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1059.04:1059.04:1059.04) (1059.04:1059.04:1059.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_0_15)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_2_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_15)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_16)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_17)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_18)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_19)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_20)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_21)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_22)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_23)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_24)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_25)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_26)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_27)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_28)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_29)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_30)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_3_31)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_5_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_5_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_5_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_7_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_7_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_8_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_8_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_8_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_9_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_9_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_9_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_15)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_16)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_17)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_18)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_19)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_20)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_21)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_22)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_23)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_24)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_25)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_26)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_27)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_28)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_29)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_30)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_11_31)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_2)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_3)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_4)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_5)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_6)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_7)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_8)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_9)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_10)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_11)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_13)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_14)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_13_15)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_14_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_input_16_12)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_ASSP_u_qlal4s3b_cell_macro_clock_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1320.95:1320.95:1320.95) (1320.95:1320.95:1320.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_13_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_14_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_15_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_16_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_17_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_18_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_19_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_20_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_21_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_25_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_26_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_27_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_29_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_30_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_32_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_33_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1273.34:1273.34:1273.34) (1273.34:1273.34:1273.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_36_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_37_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_38_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_39_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_40_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_41_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_42_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_43_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_44_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_45_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_46_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_47_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_48_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_50_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_51_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_54_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_55_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_56_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_57_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_58_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_59_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_60_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_61_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_68_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_69_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_70_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_71_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_72_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_72_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_73_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0_input_73_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_8_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_11_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_12_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_13_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_14_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_15_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_16_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_17_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1171.71:1171.71:1171.71) (1171.71:1171.71:1171.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_18_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_19_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_20_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_21_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_25_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_26_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_27_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_29_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_30_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_32_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_33_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1273.34:1273.34:1273.34) (1273.34:1273.34:1273.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_36_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_37_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_38_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_39_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_40_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_41_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_42_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_43_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_44_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_45_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_46_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_47_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1222.73:1222.73:1222.73) (1222.73:1222.73:1222.73))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_48_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.24:1179.24:1179.24) (1179.24:1179.24:1179.24))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_50_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_51_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_56_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1320.95:1320.95:1320.95) (1320.95:1320.95:1320.95))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_57_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_58_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_59_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_60_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_61_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1125:1125:1125) (1125:1125:1125))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_68_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_70_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_71_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_72_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0_input_73_1)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1295.28:1295.28:1295.28) (1295.28:1295.28:1295.28))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1219.85:1219.85:1219.85) (1219.85:1219.85:1219.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1219.85:1219.85:1219.85) (1219.85:1219.85:1219.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1273.34:1273.34:1273.34) (1273.34:1273.34:1273.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1233.12:1233.12:1233.12) (1233.12:1233.12:1233.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1167.67:1167.67:1167.67) (1167.67:1167.67:1167.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1212.79:1212.79:1212.79) (1212.79:1212.79:1212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1177.7:1177.7:1177.7) (1177.7:1177.7:1177.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1167.67:1167.67:1167.67) (1167.67:1167.67:1167.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1212.79:1212.79:1212.79) (1212.79:1212.79:1212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1212.79:1212.79:1212.79) (1212.79:1212.79:1212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_A_LUT1_O\.f_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1273.34:1273.34:1273.34) (1273.34:1273.34:1273.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.UART0_SOUT_o_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1212.79:1212.79:1212.79) (1212.79:1212.79:1212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1091.4:1091.4:1091.4) (1091.4:1091.4:1091.4))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.UART0_SIN_i_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.57:1239.57:1239.57) (1239.57:1239.57:1239.57))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O\.f_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1273.34:1273.34:1273.34) (1273.34:1273.34:1273.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1167.67:1167.67:1167.67) (1167.67:1167.67:1167.67))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1239.34:1239.34:1239.34) (1239.34:1239.34:1239.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1233.12:1233.12:1233.12) (1233.12:1233.12:1233.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1219.85:1219.85:1219.85) (1219.85:1219.85:1219.85))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1233.12:1233.12:1233.12) (1233.12:1233.12:1233.12))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1177.7:1177.7:1177.7) (1177.7:1177.7:1177.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.gnd_o_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_BIDIR_CELL_\$iopadmap\$top\.gnd_o_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1186.38:1186.38:1186.38) (1186.38:1186.38:1186.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1166.75:1166.75:1166.75) (1166.75:1166.75:1166.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1289.99:1289.99:1289.99) (1289.99:1289.99:1289.99))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_LUT1_O\.f_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1308.22:1308.22:1308.22) (1308.22:1308.22:1308.22))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1177.7:1177.7:1177.7) (1177.7:1177.7:1177.7))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT1_O\.f_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1319.71:1319.71:1319.71) (1319.71:1319.71:1319.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_nxt_LUT1_O\.f_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1273.34:1273.34:1273.34) (1273.34:1273.34:1273.34))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_D_LUT1_O\.f_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1319.71:1319.71:1319.71) (1319.71:1319.71:1319.71))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1076.31:1076.31:1076.31) (1076.31:1076.31:1076.31))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (0.001:0.001:0.001) (0.001:0.001:0.001))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1134.36:1134.36:1134.36) (1134.36:1134.36:1134.36))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1212.79:1212.79:1212.79) (1212.79:1212.79:1212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1212.79:1212.79:1212.79) (1212.79:1212.79:1212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I3_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I3_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I3_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1186.38:1186.38:1186.38) (1186.38:1186.38:1186.38))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1212.79:1212.79:1212.79) (1212.79:1212.79:1212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1212.79:1212.79:1212.79) (1212.79:1212.79:1212.79))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1207.75:1207.75:1207.75) (1207.75:1207.75:1207.75))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1214.68:1214.68:1214.68) (1214.68:1214.68:1214.68))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_input_7_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_0_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_3_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_6_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_9_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag_input_10_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WB_RST_LUT2_I0\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_6_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_6_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_6_I1_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_5\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_5\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_6\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_6\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_6\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_2_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O_I2_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_CYC_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_CYC_LUT2_I1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_CYC_LUT2_I1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1209.74:1209.74:1209.74) (1209.74:1209.74:1209.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1175.04:1175.04:1175.04) (1175.04:1175.04:1175.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.74:1185.74:1185.74) (1185.74:1185.74:1185.74))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT2_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1168.92:1168.92:1168.92) (1168.92:1168.92:1168.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1180.92:1180.92:1180.92) (1180.92:1180.92:1180.92))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT3_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1103.3:1103.3:1103.3) (1103.3:1103.3:1103.3))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1148.04:1148.04:1148.04) (1148.04:1148.04:1148.04))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O\.t_frag_input_5_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1179.94:1179.94:1179.94) (1179.94:1179.94:1179.94))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1120.66:1120.66:1120.66) (1120.66:1120.66:1120.66))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_2_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1132.14:1132.14:1132.14) (1132.14:1132.14:1132.14))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag_input_4_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1185.05:1185.05:1185.05) (1185.05:1185.05:1185.05))
            )
        )
    )

    (CELL
        (CELLTYPE "fpga_interconnect")
        (INSTANCE routing_segment_GND_\$false_output_0_0_to_T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag_input_1_0)
        (DELAY
            (ABSOLUTE
                (IOPATH datain dataout (1165.76:1165.76:1165.76) (1165.76:1165.76:1165.76))
            )
        )
    )

    (CELL
        (CELLTYPE "RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR")
        (INSTANCE RAM_CE0_FE1_D1_PR0_WSA0_WSB0_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.FIFO_INST\.RAM_0)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge CLK1) Almost_Empty (3696.07:3696.07:3696.07) (3696.07:3696.07:3696.07))
                (IOPATH (posedge CLK2) Almost_Full (3975.76:3975.76:3975.76) (3975.76:3975.76:3975.76))
                (IOPATH (posedge CLK1) POP_FLAG_b0 (5063.02:5063.02:5063.02) (5063.02:5063.02:5063.02))
                (IOPATH (posedge CLK1) POP_FLAG_b1 (4791.75:4791.75:4791.75) (4791.75:4791.75:4791.75))
                (IOPATH (posedge CLK1) POP_FLAG_b2 (4577.41:4577.41:4577.41) (4577.41:4577.41:4577.41))
                (IOPATH (posedge CLK1) POP_FLAG_b3 (4412.83:4412.83:4412.83) (4412.83:4412.83:4412.83))
                (IOPATH (posedge CLK2) PUSH_FLAG_b0 (5242.97:5242.97:5242.97) (5242.97:5242.97:5242.97))
                (IOPATH (posedge CLK2) PUSH_FLAG_b1 (4911.07:4911.07:4911.07) (4911.07:4911.07:4911.07))
                (IOPATH (posedge CLK2) PUSH_FLAG_b2 (4752.95:4752.95:4752.95) (4752.95:4752.95:4752.95))
                (IOPATH (posedge CLK2) PUSH_FLAG_b3 (4358.46:4358.46:4358.46) (4358.46:4358.46:4358.46))
                (IOPATH (posedge CLK1) RD_b0 (5295.54:5295.54:5295.54) (5295.54:5295.54:5295.54))
                (IOPATH (posedge CLK1) RD_b1 (5373.73:5373.73:5373.73) (5373.73:5373.73:5373.73))
                (IOPATH (posedge CLK1) RD_b10 (5076.91:5076.91:5076.91) (5076.91:5076.91:5076.91))
                (IOPATH (posedge CLK1) RD_b11 (5239.29:5239.29:5239.29) (5239.29:5239.29:5239.29))
                (IOPATH (posedge CLK1) RD_b12 (5166.63:5166.63:5166.63) (5166.63:5166.63:5166.63))
                (IOPATH (posedge CLK1) RD_b13 (4865.86:4865.86:4865.86) (4865.86:4865.86:4865.86))
                (IOPATH (posedge CLK1) RD_b14 (4737.18:4737.18:4737.18) (4737.18:4737.18:4737.18))
                (IOPATH (posedge CLK1) RD_b15 (4746.06:4746.06:4746.06) (4746.06:4746.06:4746.06))
                (IOPATH (posedge CLK1) RD_b16 (4924.5:4924.5:4924.5) (4924.5:4924.5:4924.5))
                (IOPATH (posedge CLK1) RD_b17 (4918.65:4918.65:4918.65) (4918.65:4918.65:4918.65))
                (IOPATH (posedge CLK1) RD_b2 (5964.65:5964.65:5964.65) (5964.65:5964.65:5964.65))
                (IOPATH (posedge CLK1) RD_b3 (5804.54:5804.54:5804.54) (5804.54:5804.54:5804.54))
                (IOPATH (posedge CLK1) RD_b4 (5230.75:5230.75:5230.75) (5230.75:5230.75:5230.75))
                (IOPATH (posedge CLK1) RD_b5 (5322.66:5322.66:5322.66) (5322.66:5322.66:5322.66))
                (IOPATH (posedge CLK1) RD_b6 (5085.07:5085.07:5085.07) (5085.07:5085.07:5085.07))
                (IOPATH (posedge CLK1) RD_b7 (4992.69:4992.69:4992.69) (4992.69:4992.69:4992.69))
                (IOPATH (posedge CLK1) RD_b8 (5054.06:5054.06:5054.06) (5054.06:5054.06:5054.06))
                (IOPATH (posedge CLK1) RD_b9 (4706.35:4706.35:4706.35) (4706.35:4706.35:4706.35))
            )
        )
        (TIMINGCHECK
            (SETUP P1 (posedge  CLK1) (4199.01:4199.01:4199.01))
            (SETUP P2 (posedge  CLK2) (3521.91:3521.91:3521.91))
            (SETUP WD_b0 (posedge  CLK2) (-22.332:-22.332:-22.332))
            (SETUP WD_b1 (posedge  CLK2) (-46.364:-46.364:-46.364))
            (SETUP WD_b10 (posedge  CLK2) (418.351:418.351:418.351))
            (SETUP WD_b11 (posedge  CLK2) (371.106:371.106:371.106))
            (SETUP WD_b12 (posedge  CLK2) (480.649:480.649:480.649))
            (SETUP WD_b13 (posedge  CLK2) (318.449:318.449:318.449))
            (SETUP WD_b14 (posedge  CLK2) (437.777:437.777:437.777))
            (SETUP WD_b15 (posedge  CLK2) (284.845:284.845:284.845))
            (SETUP WD_b16 (posedge  CLK2) (311.248:311.248:311.248))
            (SETUP WD_b17 (posedge  CLK2) (342.244:342.244:342.244))
            (SETUP WD_b2 (posedge  CLK2) (-62.424:-62.424:-62.424))
            (SETUP WD_b3 (posedge  CLK2) (-27.198:-27.198:-27.198))
            (SETUP WD_b4 (posedge  CLK2) (14.917:14.917:14.917))
            (SETUP WD_b5 (posedge  CLK2) (-106.146:-106.146:-106.146))
            (SETUP WD_b6 (posedge  CLK2) (-41.678:-41.678:-41.678))
            (SETUP WD_b7 (posedge  CLK2) (19.614:19.614:19.614))
            (SETUP WD_b8 (posedge  CLK2) (-20.769:-20.769:-20.769))
            (SETUP WD_b9 (posedge  CLK2) (543.542:543.542:543.542))
            (HOLD P1 (posedge CLK1) (-489.998:-489.998:-489.998))
            (HOLD P2 (posedge CLK2) (-333.086:-333.086:-333.086))
            (HOLD WD_b0 (posedge CLK2) (419.692:419.692:419.692))
            (HOLD WD_b1 (posedge CLK2) (446.256:446.256:446.256))
            (HOLD WD_b10 (posedge CLK2) (-14.178:-14.178:-14.178))
            (HOLD WD_b11 (posedge CLK2) (32.533:32.533:32.533))
            (HOLD WD_b12 (posedge CLK2) (-77.379:-77.379:-77.379))
            (HOLD WD_b13 (posedge CLK2) (86.83:86.83:86.83))
            (HOLD WD_b14 (posedge CLK2) (-34.798:-34.798:-34.798))
            (HOLD WD_b15 (posedge CLK2) (120.989:120.989:120.989))
            (HOLD WD_b16 (posedge CLK2) (93.894:93.894:93.894))
            (HOLD WD_b17 (posedge CLK2) (62.607:62.607:62.607))
            (HOLD WD_b2 (posedge CLK2) (458.868:458.868:458.868))
            (HOLD WD_b3 (posedge CLK2) (423.94:423.94:423.94))
            (HOLD WD_b4 (posedge CLK2) (382.063:382.063:382.063))
            (HOLD WD_b5 (posedge CLK2) (503.132:503.132:503.132))
            (HOLD WD_b6 (posedge CLK2) (438.815:438.815:438.815))
            (HOLD WD_b7 (posedge CLK2) (376.542:376.542:376.542))
            (HOLD WD_b8 (posedge CLK2) (416.14:416.14:416.14))
            (HOLD WD_b9 (posedge CLK2) (-140.329:-140.329:-140.329))
        )
    )
    (CELL
        (CELLTYPE "RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR")
        (INSTANCE RAM_CE0_FE1_D1_PR0_WSA1_WSB1_VPR_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.FIFO_INST\.RAM_0)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge CLK1) Almost_Empty (3622.51:3622.51:3622.51) (3622.51:3622.51:3622.51))
                (IOPATH (posedge CLK2) Almost_Full (3675.02:3675.02:3675.02) (3675.02:3675.02:3675.02))
                (IOPATH (posedge CLK1) POP_FLAG_b0 (6810.87:6810.87:6810.87) (6810.87:6810.87:6810.87))
                (IOPATH (posedge CLK1) POP_FLAG_b1 (5585.22:5585.22:5585.22) (5585.22:5585.22:5585.22))
                (IOPATH (posedge CLK1) POP_FLAG_b2 (5599.72:5599.72:5599.72) (5599.72:5599.72:5599.72))
                (IOPATH (posedge CLK1) POP_FLAG_b3 (5468.11:5468.11:5468.11) (5468.11:5468.11:5468.11))
                (IOPATH (posedge CLK2) PUSH_FLAG_b0 (4704.14:4704.14:4704.14) (4704.14:4704.14:4704.14))
                (IOPATH (posedge CLK2) PUSH_FLAG_b1 (4642.25:4642.25:4642.25) (4642.25:4642.25:4642.25))
                (IOPATH (posedge CLK2) PUSH_FLAG_b2 (4343.86:4343.86:4343.86) (4343.86:4343.86:4343.86))
                (IOPATH (posedge CLK2) PUSH_FLAG_b3 (4186.82:4186.82:4186.82) (4186.82:4186.82:4186.82))
                (IOPATH (posedge CLK1) RD_b0 (5012.46:5012.46:5012.46) (5012.46:5012.46:5012.46))
                (IOPATH (posedge CLK1) RD_b1 (4937.41:4937.41:4937.41) (4937.41:4937.41:4937.41))
                (IOPATH (posedge CLK1) RD_b10 (4003.67:4003.67:4003.67) (4003.67:4003.67:4003.67))
                (IOPATH (posedge CLK1) RD_b11 (4213.4:4213.4:4213.4) (4213.4:4213.4:4213.4))
                (IOPATH (posedge CLK1) RD_b12 (4066.48:4066.48:4066.48) (4066.48:4066.48:4066.48))
                (IOPATH (posedge CLK1) RD_b13 (4385.72:4385.72:4385.72) (4385.72:4385.72:4385.72))
                (IOPATH (posedge CLK1) RD_b14 (4020.02:4020.02:4020.02) (4020.02:4020.02:4020.02))
                (IOPATH (posedge CLK1) RD_b15 (4311.1:4311.1:4311.1) (4311.1:4311.1:4311.1))
                (IOPATH (posedge CLK1) RD_b16 (3920.32:3920.32:3920.32) (3920.32:3920.32:3920.32))
                (IOPATH (posedge CLK1) RD_b17 (4165.17:4165.17:4165.17) (4165.17:4165.17:4165.17))
                (IOPATH (posedge CLK1) RD_b2 (4975.22:4975.22:4975.22) (4975.22:4975.22:4975.22))
                (IOPATH (posedge CLK1) RD_b3 (5069.89:5069.89:5069.89) (5069.89:5069.89:5069.89))
                (IOPATH (posedge CLK1) RD_b4 (5206.01:5206.01:5206.01) (5206.01:5206.01:5206.01))
                (IOPATH (posedge CLK1) RD_b5 (5025.16:5025.16:5025.16) (5025.16:5025.16:5025.16))
                (IOPATH (posedge CLK1) RD_b6 (4899.31:4899.31:4899.31) (4899.31:4899.31:4899.31))
                (IOPATH (posedge CLK1) RD_b7 (4833.75:4833.75:4833.75) (4833.75:4833.75:4833.75))
                (IOPATH (posedge CLK1) RD_b8 (5574.38:5574.38:5574.38) (5574.38:5574.38:5574.38))
                (IOPATH (posedge CLK1) RD_b9 (4243.79:4243.79:4243.79) (4243.79:4243.79:4243.79))
            )
        )
        (TIMINGCHECK
            (SETUP P1 (posedge  CLK1) (4382.68:4382.68:4382.68))
            (SETUP P2 (posedge  CLK2) (3885.3:3885.3:3885.3))
            (SETUP WD_b0 (posedge  CLK2) (227.311:227.311:227.311))
            (SETUP WD_b1 (posedge  CLK2) (719.742:719.742:719.742))
            (SETUP WD_b10 (posedge  CLK2) (895.36:895.36:895.36))
            (SETUP WD_b11 (posedge  CLK2) (893.843:893.843:893.843))
            (SETUP WD_b12 (posedge  CLK2) (675.422:675.422:675.422))
            (SETUP WD_b13 (posedge  CLK2) (870.863:870.863:870.863))
            (SETUP WD_b14 (posedge  CLK2) (795.727:795.727:795.727))
            (SETUP WD_b15 (posedge  CLK2) (831.01:831.01:831.01))
            (SETUP WD_b16 (posedge  CLK2) (814.266:814.266:814.266))
            (SETUP WD_b17 (posedge  CLK2) (1058.39:1058.39:1058.39))
            (SETUP WD_b2 (posedge  CLK2) (437.115:437.115:437.115))
            (SETUP WD_b3 (posedge  CLK2) (636.866:636.866:636.866))
            (SETUP WD_b4 (posedge  CLK2) (492.095:492.095:492.095))
            (SETUP WD_b5 (posedge  CLK2) (337.984:337.984:337.984))
            (SETUP WD_b6 (posedge  CLK2) (506.835:506.835:506.835))
            (SETUP WD_b7 (posedge  CLK2) (610.274:610.274:610.274))
            (SETUP WD_b8 (posedge  CLK2) (547.329:547.329:547.329))
            (SETUP WD_b9 (posedge  CLK2) (1055.77:1055.77:1055.77))
            (HOLD P1 (posedge CLK1) (-861.641:-861.641:-861.641))
            (HOLD P2 (posedge CLK2) (-862.961:-862.961:-862.961))
            (HOLD WD_b0 (posedge CLK2) (177.459:177.459:177.459))
            (HOLD WD_b1 (posedge CLK2) (-315.589:-315.589:-315.589))
            (HOLD WD_b10 (posedge CLK2) (-472.865:-472.865:-472.865))
            (HOLD WD_b11 (posedge CLK2) (-471.966:-471.966:-471.966))
            (HOLD WD_b12 (posedge CLK2) (-253.156:-253.156:-253.156))
            (HOLD WD_b13 (posedge CLK2) (-449.401:-449.401:-449.401))
            (HOLD WD_b14 (posedge CLK2) (-371.941:-371.941:-371.941))
            (HOLD WD_b15 (posedge CLK2) (-407.421:-407.421:-407.421))
            (HOLD WD_b16 (posedge CLK2) (-391.806:-391.806:-391.806))
            (HOLD WD_b17 (posedge CLK2) (-637.004:-637.004:-637.004))
            (HOLD WD_b2 (posedge CLK2) (-32.544:-32.544:-32.544))
            (HOLD WD_b3 (posedge CLK2) (-233.23:-233.23:-233.23))
            (HOLD WD_b4 (posedge CLK2) (-88.103:-88.103:-88.103))
            (HOLD WD_b5 (posedge CLK2) (64.824:64.824:64.824))
            (HOLD WD_b6 (posedge CLK2) (-102.787:-102.787:-102.787))
            (HOLD WD_b7 (posedge CLK2) (-205.356:-205.356:-205.356))
            (HOLD WD_b8 (posedge CLK2) (-141.646:-141.646:-141.646))
            (HOLD WD_b9 (posedge CLK2) (-631.848:-631.848:-631.848))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1_O_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Error_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_SIN_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_UART0_SOUT_o_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_1ff_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_4_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_8)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "F_FRAG")
        (INSTANCE F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_S0_LUT1_O\.f_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH F1 FZ (523.45:523.45:523.45))
                (IOPATH F2 FZ (523.45:523.45:523.45))
                (IOPATH FS FZ (611.8:611.8:611.8))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Framing_Error_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_State_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_2_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_5_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_8)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_nxt_mux4x0_Q_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_D_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_7_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_9)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_FIFO_Push_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_10)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_Empty_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_o_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_dffc_Q_9)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_3_I2_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q_D_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Data_Avail_Intr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Line_Status_Intr_Mask_nxt_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Rx_Line_Status_Intr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.IER_Enable_Tx_Holding_Reg_Empty_Intr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Break_Control_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Divisor_Latch_Access_Bit_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Enable_Parity_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Even_Parity_Select_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Number_of_Stop_Bits_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Sticky_Parity_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_Word_Length_Select_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_dffc_Q_8)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_O_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLM_Divisor_MSB_Reg_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1_O_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Tx_fifo\.Async_Flush_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.u_Rx_fifo\.Async_Flush_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.SCR_Scratch_Reg_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Interrupt_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "F_FRAG")
        (INSTANCE F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_A_LUT1_O\.f_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH F1 FZ (523.45:523.45:523.45))
                (IOPATH F2 FZ (523.45:523.45:523.45))
                (IOPATH FS FZ (611.8:611.8:611.8))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_11)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_8)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_10_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_12)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q_D_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "BIDIR_CELL")
        (INSTANCE BIDIR_CELL_\$iopadmap\$top\.UART0_SOUT_o)
        (DELAY
            (ABSOLUTE
                (IOPATH O_DAT O_PAD_\$out (9809:9809:9809))
                (IOPATH O_EN O_PAD_\$out (11321:11321:11321))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Holding_Reg_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_FIFO_Rst_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.DLL_Divisor_LSB_Reg_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_64_Byte_FIFO_Enable_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_6_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Enable_FIFO_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_S1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Rx_Trigger_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_UART0_SOUT_o_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.MCR_Loop_Back_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_ld_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_prop_dly_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_13)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_14)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_8_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_dffc_Q_8)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_A_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_13\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_dffc_Q_15)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_8\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_dffc_Q_9)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT2_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_State_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Holding_Reg_Empty_nxt_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_load_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_FIFO_Pop_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Ready_Mask_nxt_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_o_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.WBs_ACK_i_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_Registers\.WBs_ACK_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "BIDIR_CELL")
        (INSTANCE BIDIR_CELL_\$iopadmap\$top\.UART0_SIN_i)
        (DELAY
            (ABSOLUTE
                (IOPATH I_EN I_DAT (100:100:100))
                (IOPATH I_PAD_\$inp I_DAT (10958:10958:10958))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_2_I1_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "F_FRAG")
        (INSTANCE F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O\.f_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH F1 FZ (523.45:523.45:523.45))
                (IOPATH F2 FZ (523.45:523.45:523.45))
                (IOPATH FS FZ (611.8:611.8:611.8))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Pending_o_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_B_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Rx_Line_Status_Load_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I3_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_5_I1_LUT3_O_I2_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_7_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_i_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Tx_Storage_Empty_1ff_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_8_I1_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "BIDIR_CELL")
        (INSTANCE BIDIR_CELL_\$iopadmap\$top\.gnd_o)
        (DELAY
            (ABSOLUTE
                (IOPATH O_DAT O_PAD_\$out (9809:9809:9809))
                (IOPATH O_EN O_PAD_\$out (11321:11321:11321))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_D_LUT4_O_I0_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Overrun_Error_o_nxt_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_TimeOut_Clr_o_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_Data_LUT3_O_1_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_3)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_4)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_5)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_C_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_7)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_2_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "F_FRAG")
        (INSTANCE F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_LUT1_O\.f_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH F1 FZ (523.45:523.45:523.45))
                (IOPATH F2 FZ (523.45:523.45:523.45))
                (IOPATH FS FZ (611.8:611.8:611.8))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_dffc_Q_6)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_A_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_4_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q_1)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_1_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_3_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_I2_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT4_I2\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "F_FRAG")
        (INSTANCE F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT1_O\.f_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH F1 FZ (523.45:523.45:523.45))
                (IOPATH F2 FZ (523.45:523.45:523.45))
                (IOPATH FS FZ (611.8:611.8:611.8))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_2ff_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_6_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.SIN_i_3ff_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_I1_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_7\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_DAT_o_dffc_Q_1_D_LUT3_O_I1_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "F_FRAG")
        (INSTANCE F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_nxt_LUT1_O\.f_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH F1 FZ (523.45:523.45:523.45))
                (IOPATH F2 FZ (523.45:523.45:523.45))
                (IOPATH FS FZ (611.8:611.8:611.8))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_dffp_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Parity_Odd_mux4x0_Q_B_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "F_FRAG")
        (INSTANCE F_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_D_LUT1_O\.f_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH F1 FZ (523.45:523.45:523.45))
                (IOPATH F2 FZ (523.45:523.45:523.45))
                (IOPATH FS FZ (611.8:611.8:611.8))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Dat_nxt_LUT2_O_5_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Push_i_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_A_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_8_I1_LUT2_O_I1_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_4_I0_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Line_Status_Load_dffc_Q)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O_I2_LUT2_O_I1_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "Q_FRAG")
        (INSTANCE Q_FRAG_u_AL4S3B_FPGA_IP\.u_AL4S3B_FPGA_QL_Reserved\.Default_Cntr_dffp_Q_2)
        (DELAY
            (ABSOLUTE
                (IOPATH (posedge QCK) QZ (1701.45:1701.45:1701.45) (1701.45:1701.45:1701.45))
            )
        )
        (TIMINGCHECK
            (SETUP QD (posedge  QCK) (-105.45:-105.45:-105.45))
            (SETUP QEN (posedge  QCK) (590.9:590.9:590.9))
            (SETUP QRT (posedge  QCK) (100:100:100))
            (SETUP QST (posedge  QCK) (100:100:100))
            (HOLD QD (posedge QCK) (570.95:570.95:570.95))
            (HOLD QEN (posedge QCK) (-394.25:-394.25:-394.25))
            (HOLD QRT (posedge QCK) (100:100:100))
            (HOLD QST (posedge QCK) (100:100:100))
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_1_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_ld_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I1_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT4_O_1_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_LUT4_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I1_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_1_I0_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_6_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I2_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I2_LUT2_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT3_O_I0_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_3_I0_LUT3_O_I2_mux4x0_Q_S0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Break_Detect_N_nxt_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_ld_nxt_mux4x0_Q_D_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I2_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Parity_LUT3_I1_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_2_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I2_LUT3_O_I1_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_I2_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.INTR_o_nxt_LUT1_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_2_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_nxt_LUT3_O_1_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_3_I1_LUT3_O_I2_mux4x0_Q_C_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_C_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I2_mux4x0_Q_D_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_1_I1_LUT3_O_I2_mux4x0_Q_B_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_sel_dffc_Q_D_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT2_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_6_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_2_I1_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_2_I2_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_I3_LUT2_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_I1_LUT3_O_I1_LUT4_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT4_O_1_I3_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Stop_nxt_LUT2_O_I1_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_FIFO_Pop_o_nxt_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Shift_Reg_ld_nxt_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_tc_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_ld_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_9_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_7_I2_LUT2_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_3_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_7_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_2_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Framing_Error_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_I0_LUT3_O_I1_LUT2_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_5_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Full_o_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Level_o_nxt_LUT3_O_1_I2_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I1_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Empty_int_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_State_nxt_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Shift_Reg_nxt_LUT3_O_9_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT2_O_1_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Overrun_Error_nxt_LUT3_O_I2_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Parity_Error_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_F_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LSR_Rx_Break_Interrupt_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Tx_FIFO_Level_o_nxt_LUT3_O_4_I2_LUT3_O_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_5_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_6_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Rx_FIFOs\.Rx_FIFO_Empty_o_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Xfr_Length_cntr_tc_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_I1_I2_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_ld_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_cntr_nxt_LUT3_O_4_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Bit_Time_cntr_nxt_LUT3_O_1_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_RBR_Rd_Dcd_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_WBs_RD_DAT_LUT3_O_I1_LUT4_O\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "C_FRAG")
        (INSTANCE C_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0_O_LUT4_I3\.c_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH BA1 CZ (1549.45:1549.45:1549.45))
                (IOPATH BA2 CZ (1605.5:1605.5:1605.5))
                (IOPATH BAB CZ (1305.3:1305.3:1305.3))
                (IOPATH BB1 CZ (1580.8:1580.8:1580.8))
                (IOPATH BB2 CZ (1552.3:1552.3:1552.3))
                (IOPATH BSL CZ (1462.05:1462.05:1462.05))
                (IOPATH TA1 CZ (1721.4:1721.4:1721.4))
                (IOPATH TA2 CZ (1705.25:1705.25:1705.25))
                (IOPATH TAB CZ (1437.35:1437.35:1437.35))
                (IOPATH TB1 CZ (1688.15:1688.15:1688.15))
                (IOPATH TB2 CZ (1691:1691:1691))
                (IOPATH TBS CZ (995.6:995.6:995.6))
                (IOPATH TSL CZ (1593.15:1593.15:1593.15))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Data_Avail_Intr_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Timeout_Intr_State_nxt_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.FCR_Tx_FIFO_Rst_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_F_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_Bit_Time_cntr_tc_nxt_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Rx_Logic\.Rx_State_nxt_mux4x0_Q_S1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_11_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Tx_Logic\.Tx_Baud_16x_cntr_nxt_LUT3_O_12_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Rx_Overrun_Error_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_F_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WB_RST_LUT2_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_RD_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_6\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_3_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_6_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_6\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_I1_I2_LUT2_O_I0_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_7_I1_LUT2_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_8_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_8\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT2_O_8_I1_LUT3_O_I0_LUT2_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_8_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_5\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_2_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_8\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_3\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_3_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_4_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_6_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_7\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_7_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_8_I1_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_WBs_RD_DAT_LUT3_O_I2_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_CYC_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_1_F_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_F_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_2_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT3_I0\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_3_F_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_F_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_4_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_5_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_6_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_7_F_LUT3_O_I2_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.WBs_DAT_o_UART0_mux8x0_Q_B_LUT2_O_I1_LUT3_O_I1_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Interrupt_Control\.Interrupt_Identification_o_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.Tx_Clock_Divisor_Load_o_nxt_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_4\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.LCR_DLAB_Adr1_Sel_LUT2_O_2\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.WBs_ACK_o_nxt_LUT3_I2_I1_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_O\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1533.3:1533.3:1533.3))
                (IOPATH XA2 XZ (1519.05:1519.05:1519.05))
                (IOPATH XAB XZ (1251.15:1251.15:1251.15))
                (IOPATH XB1 XZ (1501:1501:1501))
                (IOPATH XB2 XZ (1504.8:1504.8:1504.8))
                (IOPATH XSL XZ (1406:1406:1406))
            )
        )
    )
    (CELL
        (CELLTYPE "T_FRAG")
        (INSTANCE T_FRAG_u_AL4S3B_FPGA_IP\.u_UART_16550_0\.u_UART_16550_Registers\.UART_16550_IIR_Rd_Dcd_LUT3_O_I0_LUT3_O_I0_LUT2_I1\.t_frag)
        (DELAY
            (ABSOLUTE
                (IOPATH TBS XZ (995.6:995.6:995.6))
                (IOPATH XA1 XZ (1549.45:1549.45:1549.45))
                (IOPATH XA2 XZ (1605.5:1605.5:1605.5))
                (IOPATH XAB XZ (1305.3:1305.3:1305.3))
                (IOPATH XB1 XZ (1580.8:1580.8:1580.8))
                (IOPATH XB2 XZ (1552.3:1552.3:1552.3))
                (IOPATH XSL XZ (1462.05:1462.05:1462.05))
            )
        )
    )
    (CELL
        (CELLTYPE "GMUX_IC")
        (INSTANCE GMUX_IC_u_gclkbuff_clock)
        (DELAY
            (ABSOLUTE
                (IOPATH IS0 IZ (100:100:100))
            )
        )
    )
    (CELL
        (CELLTYPE "GMUX_IC")
        (INSTANCE GMUX_IC_u_gclkbuff_reset)
        (DELAY
            (ABSOLUTE
                (IOPATH IS0 IZ (100:100:100))
            )
        )
    )
)
