--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx25t,fgg484,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock USER_CLOCK
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
W_DUTY_SEL<1> |    0.559(R)|      FAST  |    2.590(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_DUTY_SEL<2> |    0.394(R)|      FAST  |    3.276(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_DUTY_SEL<3> |    0.469(R)|      FAST  |    3.023(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<1>|    0.487(R)|      FAST  |    3.204(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<2>|    0.414(R)|      FAST  |    3.536(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<3>|    0.320(R)|      FAST  |    3.970(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<4>|   -0.207(R)|      FAST  |    3.865(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock W_FREQ_SEL<0>
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
W_DUTY_SEL<1> |    0.254(R)|      FAST  |    1.741(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_DUTY_SEL<2> |    0.091(R)|      SLOW  |    2.427(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_DUTY_SEL<3> |    0.164(R)|      FAST  |    2.174(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<1>|    0.182(R)|      FAST  |    2.355(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<2>|    0.109(R)|      FAST  |    2.687(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<3>|    0.015(R)|      FAST  |    3.121(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<4>|   -0.512(R)|      FAST  |    3.016(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock W_FREQ_SEL<1>
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
W_DUTY_SEL<1> |   -0.120(R)|      FAST  |    2.135(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_DUTY_SEL<2> |   -0.285(R)|      FAST  |    2.821(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_DUTY_SEL<3> |   -0.210(R)|      FAST  |    2.568(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<1>|   -0.192(R)|      FAST  |    2.749(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<2>|   -0.265(R)|      FAST  |    3.081(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<3>|   -0.359(R)|      FAST  |    3.515(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<4>|   -0.886(R)|      FAST  |    3.410(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock W_FREQ_SEL<2>
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
W_DUTY_SEL<1> |    0.209(R)|      FAST  |    1.803(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_DUTY_SEL<2> |    0.044(R)|      FAST  |    2.489(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_DUTY_SEL<3> |    0.119(R)|      FAST  |    2.236(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<1>|    0.137(R)|      FAST  |    2.417(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<2>|    0.064(R)|      FAST  |    2.749(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<3>|   -0.030(R)|      FAST  |    3.183(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
W_PHASE_SEL<4>|   -0.557(R)|      FAST  |    3.078(R)|      SLOW  |W_SELECTED_FREQ   |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock W_FREQ_SEL<1> to Pad
------------+-----------------+------------+-----------------+------------+-------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                   | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)  | Phase  |
------------+-----------------+------------+-----------------+------------+-------------------+--------+
MBI_CLKL_MOD|         8.432(R)|      SLOW  |         5.038(R)|      FAST  |W_CLKL_MOD         |   0.000|
            |         8.689(R)|      SLOW  |         5.158(R)|      FAST  |W_CLKL_MOD_INV_13_o|   0.000|
MBI_CLKN_MOD|         8.136(R)|      SLOW  |         4.863(R)|      FAST  |W_CLKN_MOD         |   0.000|
            |         8.097(R)|      SLOW  |         4.811(R)|      FAST  |W_CLKN_MOD_INV_12_o|   0.000|
MBI_CLK_MOD |         8.629(R)|      SLOW  |         5.189(R)|      FAST  |W_CLK_MOD          |   0.000|
            |         8.401(R)|      SLOW  |         4.977(R)|      FAST  |W_CLK_MOD_INV_11_o |   0.000|
------------+-----------------+------------+-----------------+------------+-------------------+--------+

Clock to Setup on destination clock USER_CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLOCK     |    3.082|         |         |         |
W_FREQ_SEL<0>  |    3.082|         |         |         |
W_FREQ_SEL<1>  |    3.082|         |         |         |
W_FREQ_SEL<2>  |    3.082|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_FREQ_SEL<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLOCK     |    3.082|         |         |         |
W_FREQ_SEL<0>  |    3.082|         |         |         |
W_FREQ_SEL<1>  |    3.082|         |         |         |
W_FREQ_SEL<2>  |    3.082|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_FREQ_SEL<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLOCK     |    3.082|         |         |         |
W_FREQ_SEL<0>  |    3.082|         |         |         |
W_FREQ_SEL<1>  |    3.082|         |         |         |
W_FREQ_SEL<2>  |    3.082|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock W_FREQ_SEL<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLOCK     |    3.082|         |         |         |
W_FREQ_SEL<0>  |    3.082|         |         |         |
W_FREQ_SEL<1>  |    3.082|         |         |         |
W_FREQ_SEL<2>  |    3.082|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jun 05 11:46:28 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 237 MB



