
// Library name: lab9
// Cell name: testbench_1_4
// View name: schematic
I1 (0 net8 OUT VDD) inverter width=4*8*lambda length=2*lambda
I0 (0 IN net8 VDD) inverter width=8*lambda length=2*lambda
V0 (IN 0) vsource type=pulse val0=0 val1=1.2 period=1n delay=50p rise=50p \
        fall=50p width=300p
V2 (VDD 0) vsource dc=1.2 type=dc
