$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module $rootio $end
 $upscope $end
 $scope module fsm_testbench $end
  $var wire 1 & clk $end
  $var wire 1 ' rst_n $end
  $var wire 1 ( start $end
  $var wire 1 ) rw $end
  $var wire 1 # busy $end
  $var wire 1 $ done $end
  $scope module DUT $end
   $var wire 1 & clk $end
   $var wire 1 ' rst_n $end
   $var wire 1 ( start $end
   $var wire 1 ) rw $end
   $var wire 1 # busy $end
   $var wire 1 $ done $end
   $var wire 2 % current_state [1:0] $end
   $var wire 2 * next_state [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
b00 %
0&
0'
0(
0)
b00 *
#5
1&
#10
0&
1'
#15
1&
#20
0&
1(
b01 *
#25
1#
b01 %
1&
b11 *
#30
0&
0(
#35
1$
b11 %
1&
b00 *
#40
0&
#45
0#
0$
b00 %
1&
#50
0&
#55
1&
#60
0&
1(
1)
b10 *
#65
1#
b10 %
1&
b11 *
#70
0&
0(
#75
1$
b11 %
1&
b00 *
#80
0&
#85
0#
0$
b00 %
1&
#90
0&
#95
1&
#100
0&
0)
#105
1&
#110
0&
#115
1&
#120
0&
1(
1)
b10 *
#125
1#
b10 %
1&
b11 *
#130
0#
b00 %
0&
0'
b10 *
#135
1&
#140
0&
1'
0(
b00 *
#145
1&
#150
0&
#155
1&
#160
0&
#165
1&
#170
0&
