
smart_device.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000024c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013200  08000250  08000250  00001250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001d950  08013450  08013450  00014450  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08030da0  08030da0  000321d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08030da0  08030da0  00031da0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08030da8  08030da8  000321d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08030da8  08030da8  00031da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08030dac  08030dac  00031dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08030db0  00032000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000165d4  200001d8  08030f88  000321d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200167ac  08030f88  000327ac  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  000321d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002fc13  00000000  00000000  0003220e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d0c  00000000  00000000  00061e21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dc0  00000000  00000000  00066b30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001606  00000000  00000000  000688f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005fe6  00000000  00000000  00069ef6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025b8c  00000000  00000000  0006fedc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00157561  00000000  00000000  00095a68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000bc  00000000  00000000  001ecfc9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009214  00000000  00000000  001ed088  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  001f629c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00004115  00000000  00000000  001f62f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000001b0  00000000  00000000  001fa40a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	200001d8 	.word	0x200001d8
 800026c:	00000000 	.word	0x00000000
 8000270:	08013438 	.word	0x08013438

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	200001dc 	.word	0x200001dc
 800028c:	08013438 	.word	0x08013438

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b9b0 	b.w	8000f40 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000bfc:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8000bfe:	4688      	mov	r8, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	468e      	mov	lr, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d95f      	bls.n	8000cce <__udivmoddi4+0xd6>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 fe06 	lsl.w	lr, r1, r6
 8000c1c:	40b7      	lsls	r7, r6
 8000c1e:	40b4      	lsls	r4, r6
 8000c20:	fa20 f303 	lsr.w	r3, r0, r3
 8000c24:	ea43 0e0e 	orr.w	lr, r3, lr
 8000c28:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	0c23      	lsrs	r3, r4, #16
 8000c32:	fbbe f1f8 	udiv	r1, lr, r8
 8000c36:	fb08 ee11 	mls	lr, r8, r1, lr
 8000c3a:	fb01 f20c 	mul.w	r2, r1, ip
 8000c3e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d907      	bls.n	8000c56 <__udivmoddi4+0x5e>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c4c:	d202      	bcs.n	8000c54 <__udivmoddi4+0x5c>
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	f200 8154 	bhi.w	8000efc <__udivmoddi4+0x304>
 8000c54:	4601      	mov	r1, r0
 8000c56:	1a9b      	subs	r3, r3, r2
 8000c58:	b2a2      	uxth	r2, r4
 8000c5a:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c5e:	fb08 3310 	mls	r3, r8, r0, r3
 8000c62:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c66:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000c6a:	4594      	cmp	ip, r2
 8000c6c:	d90b      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c6e:	18ba      	adds	r2, r7, r2
 8000c70:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c74:	bf2c      	ite	cs
 8000c76:	2401      	movcs	r4, #1
 8000c78:	2400      	movcc	r4, #0
 8000c7a:	4594      	cmp	ip, r2
 8000c7c:	d902      	bls.n	8000c84 <__udivmoddi4+0x8c>
 8000c7e:	2c00      	cmp	r4, #0
 8000c80:	f000 813f 	beq.w	8000f02 <__udivmoddi4+0x30a>
 8000c84:	4618      	mov	r0, r3
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba2 020c 	sub.w	r2, r2, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f2      	lsrs	r2, r6
 8000c94:	2300      	movs	r3, #0
 8000c96:	e9c5 2300 	strd	r2, r3, [r5]
 8000c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d14e      	bne.n	8000d54 <__udivmoddi4+0x15c>
 8000cb6:	4543      	cmp	r3, r8
 8000cb8:	f0c0 8112 	bcc.w	8000ee0 <__udivmoddi4+0x2e8>
 8000cbc:	4282      	cmp	r2, r0
 8000cbe:	f240 810f 	bls.w	8000ee0 <__udivmoddi4+0x2e8>
 8000cc2:	4608      	mov	r0, r1
 8000cc4:	2d00      	cmp	r5, #0
 8000cc6:	d0e8      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cc8:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ccc:	e7e5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	2a00      	cmp	r2, #0
 8000cd0:	f000 80ac 	beq.w	8000e2c <__udivmoddi4+0x234>
 8000cd4:	fab2 f682 	clz	r6, r2
 8000cd8:	2e00      	cmp	r6, #0
 8000cda:	f040 80bb 	bne.w	8000e54 <__udivmoddi4+0x25c>
 8000cde:	1a8b      	subs	r3, r1, r2
 8000ce0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000ce4:	b2bc      	uxth	r4, r7
 8000ce6:	2101      	movs	r1, #1
 8000ce8:	0c02      	lsrs	r2, r0, #16
 8000cea:	b280      	uxth	r0, r0
 8000cec:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cf0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 8000cf8:	fb04 f20c 	mul.w	r2, r4, ip
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d90e      	bls.n	8000d1e <__udivmoddi4+0x126>
 8000d00:	18fb      	adds	r3, r7, r3
 8000d02:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d06:	bf2c      	ite	cs
 8000d08:	f04f 0901 	movcs.w	r9, #1
 8000d0c:	f04f 0900 	movcc.w	r9, #0
 8000d10:	429a      	cmp	r2, r3
 8000d12:	d903      	bls.n	8000d1c <__udivmoddi4+0x124>
 8000d14:	f1b9 0f00 	cmp.w	r9, #0
 8000d18:	f000 80ec 	beq.w	8000ef4 <__udivmoddi4+0x2fc>
 8000d1c:	46c4      	mov	ip, r8
 8000d1e:	1a9b      	subs	r3, r3, r2
 8000d20:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d24:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d28:	fb04 f408 	mul.w	r4, r4, r8
 8000d2c:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000d30:	4294      	cmp	r4, r2
 8000d32:	d90b      	bls.n	8000d4c <__udivmoddi4+0x154>
 8000d34:	18ba      	adds	r2, r7, r2
 8000d36:	f108 33ff 	add.w	r3, r8, #4294967295
 8000d3a:	bf2c      	ite	cs
 8000d3c:	2001      	movcs	r0, #1
 8000d3e:	2000      	movcc	r0, #0
 8000d40:	4294      	cmp	r4, r2
 8000d42:	d902      	bls.n	8000d4a <__udivmoddi4+0x152>
 8000d44:	2800      	cmp	r0, #0
 8000d46:	f000 80d1 	beq.w	8000eec <__udivmoddi4+0x2f4>
 8000d4a:	4698      	mov	r8, r3
 8000d4c:	1b12      	subs	r2, r2, r4
 8000d4e:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000d52:	e79d      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d54:	f1c1 0620 	rsb	r6, r1, #32
 8000d58:	408b      	lsls	r3, r1
 8000d5a:	fa08 f401 	lsl.w	r4, r8, r1
 8000d5e:	fa00 f901 	lsl.w	r9, r0, r1
 8000d62:	fa22 f706 	lsr.w	r7, r2, r6
 8000d66:	fa28 f806 	lsr.w	r8, r8, r6
 8000d6a:	408a      	lsls	r2, r1
 8000d6c:	431f      	orrs	r7, r3
 8000d6e:	fa20 f306 	lsr.w	r3, r0, r6
 8000d72:	0c38      	lsrs	r0, r7, #16
 8000d74:	4323      	orrs	r3, r4
 8000d76:	fa1f fc87 	uxth.w	ip, r7
 8000d7a:	0c1c      	lsrs	r4, r3, #16
 8000d7c:	fbb8 fef0 	udiv	lr, r8, r0
 8000d80:	fb00 881e 	mls	r8, r0, lr, r8
 8000d84:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000d88:	fb0e f80c 	mul.w	r8, lr, ip
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	d90e      	bls.n	8000dae <__udivmoddi4+0x1b6>
 8000d90:	193c      	adds	r4, r7, r4
 8000d92:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d96:	bf2c      	ite	cs
 8000d98:	f04f 0b01 	movcs.w	fp, #1
 8000d9c:	f04f 0b00 	movcc.w	fp, #0
 8000da0:	45a0      	cmp	r8, r4
 8000da2:	d903      	bls.n	8000dac <__udivmoddi4+0x1b4>
 8000da4:	f1bb 0f00 	cmp.w	fp, #0
 8000da8:	f000 80b8 	beq.w	8000f1c <__udivmoddi4+0x324>
 8000dac:	46d6      	mov	lr, sl
 8000dae:	eba4 0408 	sub.w	r4, r4, r8
 8000db2:	fa1f f883 	uxth.w	r8, r3
 8000db6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dba:	fb00 4413 	mls	r4, r0, r3, r4
 8000dbe:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc2:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000dc6:	45a4      	cmp	ip, r4
 8000dc8:	d90e      	bls.n	8000de8 <__udivmoddi4+0x1f0>
 8000dca:	193c      	adds	r4, r7, r4
 8000dcc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dd0:	bf2c      	ite	cs
 8000dd2:	f04f 0801 	movcs.w	r8, #1
 8000dd6:	f04f 0800 	movcc.w	r8, #0
 8000dda:	45a4      	cmp	ip, r4
 8000ddc:	d903      	bls.n	8000de6 <__udivmoddi4+0x1ee>
 8000dde:	f1b8 0f00 	cmp.w	r8, #0
 8000de2:	f000 809f 	beq.w	8000f24 <__udivmoddi4+0x32c>
 8000de6:	4603      	mov	r3, r0
 8000de8:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dec:	eba4 040c 	sub.w	r4, r4, ip
 8000df0:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df4:	4564      	cmp	r4, ip
 8000df6:	4673      	mov	r3, lr
 8000df8:	46e0      	mov	r8, ip
 8000dfa:	d302      	bcc.n	8000e02 <__udivmoddi4+0x20a>
 8000dfc:	d107      	bne.n	8000e0e <__udivmoddi4+0x216>
 8000dfe:	45f1      	cmp	r9, lr
 8000e00:	d205      	bcs.n	8000e0e <__udivmoddi4+0x216>
 8000e02:	ebbe 0302 	subs.w	r3, lr, r2
 8000e06:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e0a:	3801      	subs	r0, #1
 8000e0c:	46e0      	mov	r8, ip
 8000e0e:	b15d      	cbz	r5, 8000e28 <__udivmoddi4+0x230>
 8000e10:	ebb9 0203 	subs.w	r2, r9, r3
 8000e14:	eb64 0408 	sbc.w	r4, r4, r8
 8000e18:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1c:	fa22 f301 	lsr.w	r3, r2, r1
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	431e      	orrs	r6, r3
 8000e24:	e9c5 6400 	strd	r6, r4, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	e736      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000e2c:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e30:	0c01      	lsrs	r1, r0, #16
 8000e32:	4614      	mov	r4, r2
 8000e34:	b280      	uxth	r0, r0
 8000e36:	4696      	mov	lr, r2
 8000e38:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e3c:	2620      	movs	r6, #32
 8000e3e:	4690      	mov	r8, r2
 8000e40:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000e44:	4610      	mov	r0, r2
 8000e46:	fbb1 f1f2 	udiv	r1, r1, r2
 8000e4a:	eba3 0308 	sub.w	r3, r3, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e74b      	b.n	8000cec <__udivmoddi4+0xf4>
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	f1c6 0320 	rsb	r3, r6, #32
 8000e5a:	fa01 f206 	lsl.w	r2, r1, r6
 8000e5e:	fa21 f803 	lsr.w	r8, r1, r3
 8000e62:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e66:	fa20 f303 	lsr.w	r3, r0, r3
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	40b0      	lsls	r0, r6
 8000e6e:	4313      	orrs	r3, r2
 8000e70:	0c02      	lsrs	r2, r0, #16
 8000e72:	0c19      	lsrs	r1, r3, #16
 8000e74:	b280      	uxth	r0, r0
 8000e76:	fbb8 f9fe 	udiv	r9, r8, lr
 8000e7a:	fb0e 8819 	mls	r8, lr, r9, r8
 8000e7e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000e82:	fb09 f804 	mul.w	r8, r9, r4
 8000e86:	4588      	cmp	r8, r1
 8000e88:	d951      	bls.n	8000f2e <__udivmoddi4+0x336>
 8000e8a:	1879      	adds	r1, r7, r1
 8000e8c:	f109 3cff 	add.w	ip, r9, #4294967295
 8000e90:	bf2c      	ite	cs
 8000e92:	f04f 0a01 	movcs.w	sl, #1
 8000e96:	f04f 0a00 	movcc.w	sl, #0
 8000e9a:	4588      	cmp	r8, r1
 8000e9c:	d902      	bls.n	8000ea4 <__udivmoddi4+0x2ac>
 8000e9e:	f1ba 0f00 	cmp.w	sl, #0
 8000ea2:	d031      	beq.n	8000f08 <__udivmoddi4+0x310>
 8000ea4:	eba1 0108 	sub.w	r1, r1, r8
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eb4:	b29b      	uxth	r3, r3
 8000eb6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000eba:	4543      	cmp	r3, r8
 8000ebc:	d235      	bcs.n	8000f2a <__udivmoddi4+0x332>
 8000ebe:	18fb      	adds	r3, r7, r3
 8000ec0:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ec4:	bf2c      	ite	cs
 8000ec6:	f04f 0a01 	movcs.w	sl, #1
 8000eca:	f04f 0a00 	movcc.w	sl, #0
 8000ece:	4543      	cmp	r3, r8
 8000ed0:	d2bb      	bcs.n	8000e4a <__udivmoddi4+0x252>
 8000ed2:	f1ba 0f00 	cmp.w	sl, #0
 8000ed6:	d1b8      	bne.n	8000e4a <__udivmoddi4+0x252>
 8000ed8:	f1a9 0102 	sub.w	r1, r9, #2
 8000edc:	443b      	add	r3, r7
 8000ede:	e7b4      	b.n	8000e4a <__udivmoddi4+0x252>
 8000ee0:	1a84      	subs	r4, r0, r2
 8000ee2:	eb68 0203 	sbc.w	r2, r8, r3
 8000ee6:	2001      	movs	r0, #1
 8000ee8:	4696      	mov	lr, r2
 8000eea:	e6eb      	b.n	8000cc4 <__udivmoddi4+0xcc>
 8000eec:	443a      	add	r2, r7
 8000eee:	f1a8 0802 	sub.w	r8, r8, #2
 8000ef2:	e72b      	b.n	8000d4c <__udivmoddi4+0x154>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e710      	b.n	8000d1e <__udivmoddi4+0x126>
 8000efc:	3902      	subs	r1, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	e6a9      	b.n	8000c56 <__udivmoddi4+0x5e>
 8000f02:	443a      	add	r2, r7
 8000f04:	3802      	subs	r0, #2
 8000f06:	e6be      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000f08:	eba7 0808 	sub.w	r8, r7, r8
 8000f0c:	f1a9 0c02 	sub.w	ip, r9, #2
 8000f10:	4441      	add	r1, r8
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	e7c9      	b.n	8000eb0 <__udivmoddi4+0x2b8>
 8000f1c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f20:	443c      	add	r4, r7
 8000f22:	e744      	b.n	8000dae <__udivmoddi4+0x1b6>
 8000f24:	3b02      	subs	r3, #2
 8000f26:	443c      	add	r4, r7
 8000f28:	e75e      	b.n	8000de8 <__udivmoddi4+0x1f0>
 8000f2a:	4649      	mov	r1, r9
 8000f2c:	e78d      	b.n	8000e4a <__udivmoddi4+0x252>
 8000f2e:	eba1 0108 	sub.w	r1, r1, r8
 8000f32:	46cc      	mov	ip, r9
 8000f34:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f38:	fb09 f804 	mul.w	r8, r9, r4
 8000f3c:	e7b8      	b.n	8000eb0 <__udivmoddi4+0x2b8>
 8000f3e:	bf00      	nop

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <port_io_write>:

  return (status == HAL_OK);
}

__STATIC_INLINE bool port_io_write(uint8_t *buff, int count)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;

  status = HAL_UART_Transmit(&UartHandle, buff, count, HAL_MAX_DELAY);
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	b29a      	uxth	r2, r3
 8000f52:	f04f 33ff 	mov.w	r3, #4294967295
 8000f56:	6879      	ldr	r1, [r7, #4]
 8000f58:	4807      	ldr	r0, [pc, #28]	@ (8000f78 <port_io_write+0x34>)
 8000f5a:	f00c f9bb 	bl	800d2d4 <HAL_UART_Transmit>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	73fb      	strb	r3, [r7, #15]

  return (status == HAL_OK);
 8000f62:	7bfb      	ldrb	r3, [r7, #15]
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	bf0c      	ite	eq
 8000f68:	2301      	moveq	r3, #1
 8000f6a:	2300      	movne	r3, #0
 8000f6c:	b2db      	uxtb	r3, r3
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3710      	adds	r7, #16
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	200002d8 	.word	0x200002d8

08000f7c <_write>:
#if defined(_IS_GCC_COMPILER) && _IS_GCC_COMPILER

int _write(int fd, const void *buff, int count);

int _write(int fd, const void *buff, int count)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b086      	sub	sp, #24
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	607a      	str	r2, [r7, #4]
  bool status = true;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	75fb      	strb	r3, [r7, #23]

  if ((count < 0) && (fd != STDOUT_FILENO) && (fd != STDERR_FILENO)) {
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	da0d      	bge.n	8000fae <_write+0x32>
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d00a      	beq.n	8000fae <_write+0x32>
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	2b02      	cmp	r3, #2
 8000f9c:	d007      	beq.n	8000fae <_write+0x32>
    errno = EBADF;
 8000f9e:	f010 fb33 	bl	8011608 <__errno>
 8000fa2:	4603      	mov	r3, r0
 8000fa4:	2209      	movs	r2, #9
 8000fa6:	601a      	str	r2, [r3, #0]
    return -1;
 8000fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8000fac:	e00f      	b.n	8000fce <_write+0x52>
  }

#if defined(HAS_DEDICATED_PRINT_PORT) && HAS_DEDICATED_PRINT_PORT == 1
  status = port_io_dedicated_write((uint8_t *)buff, count);
#else /* HAS_DEDICATED_PRINT_PORT */
  if (_ioWriteAllowed)
 8000fae:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd8 <_write+0x5c>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d005      	beq.n	8000fc2 <_write+0x46>
      }
    }
    status = count;
  }
#endif /* SWO_OUTPUT */
  status = port_io_write((uint8_t *)buff, count);
 8000fb6:	6879      	ldr	r1, [r7, #4]
 8000fb8:	68b8      	ldr	r0, [r7, #8]
 8000fba:	f7ff ffc3 	bl	8000f44 <port_io_write>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	75fb      	strb	r3, [r7, #23]
#endif /* !HAS_DEDICATED_PRINT_PORT */

  return (status ? count : 0);
 8000fc2:	7dfb      	ldrb	r3, [r7, #23]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <_write+0x50>
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	e000      	b.n	8000fce <_write+0x52>
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3718      	adds	r7, #24
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000000 	.word	0x20000000

08000fdc <now_us>:

#include "main.h"

typedef struct { uint16_t volt_raw; uint16_t curr_raw; uint32_t t_us; } VIRead;

static inline uint32_t now_us(void) {
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
    extern TIM_HandleTypeDef htim2;
    return __HAL_TIM_GET_COUNTER(&htim2);
 8000fe0:	4b03      	ldr	r3, [pc, #12]	@ (8000ff0 <now_us+0x14>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8000fe6:	4618      	mov	r0, r3
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr
 8000ff0:	2000028c 	.word	0x2000028c

08000ff4 <AD_DC_Injected_Once>:
#include "adc_user.h"

extern ADC_HandleTypeDef hadc1;

HAL_StatusTypeDef AD_DC_Injected_Once(VIRead* out)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
    out->t_us = now_us();
 8000ffc:	f7ff ffee 	bl	8000fdc <now_us>
 8001000:	4602      	mov	r2, r0
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	605a      	str	r2, [r3, #4]
    HAL_StatusTypeDef st = HAL_ADCEx_InjectedStart(&hadc1);
 8001006:	481c      	ldr	r0, [pc, #112]	@ (8001078 <AD_DC_Injected_Once+0x84>)
 8001008:	f003 fe6e 	bl	8004ce8 <HAL_ADCEx_InjectedStart>
 800100c:	4603      	mov	r3, r0
 800100e:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8001010:	7bfb      	ldrb	r3, [r7, #15]
 8001012:	2b00      	cmp	r3, #0
 8001014:	d001      	beq.n	800101a <AD_DC_Injected_Once+0x26>
 8001016:	7bfb      	ldrb	r3, [r7, #15]
 8001018:	e02a      	b.n	8001070 <AD_DC_Injected_Once+0x7c>

    st = HAL_ADCEx_InjectedPollForConversion(&hadc1, 20);
 800101a:	2114      	movs	r1, #20
 800101c:	4816      	ldr	r0, [pc, #88]	@ (8001078 <AD_DC_Injected_Once+0x84>)
 800101e:	f003 ff55 	bl	8004ecc <HAL_ADCEx_InjectedPollForConversion>
 8001022:	4603      	mov	r3, r0
 8001024:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 8001026:	7bfb      	ldrb	r3, [r7, #15]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d001      	beq.n	8001030 <AD_DC_Injected_Once+0x3c>
 800102c:	7bfb      	ldrb	r3, [r7, #15]
 800102e:	e01f      	b.n	8001070 <AD_DC_Injected_Once+0x7c>
    out->volt_raw = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_1);
 8001030:	2109      	movs	r1, #9
 8001032:	4811      	ldr	r0, [pc, #68]	@ (8001078 <AD_DC_Injected_Once+0x84>)
 8001034:	f004 f80e 	bl	8005054 <HAL_ADCEx_InjectedGetValue>
 8001038:	4603      	mov	r3, r0
 800103a:	b29a      	uxth	r2, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	801a      	strh	r2, [r3, #0]

    st = HAL_ADCEx_InjectedPollForConversion(&hadc1, 20);
 8001040:	2114      	movs	r1, #20
 8001042:	480d      	ldr	r0, [pc, #52]	@ (8001078 <AD_DC_Injected_Once+0x84>)
 8001044:	f003 ff42 	bl	8004ecc <HAL_ADCEx_InjectedPollForConversion>
 8001048:	4603      	mov	r3, r0
 800104a:	73fb      	strb	r3, [r7, #15]
    if (st != HAL_OK) return st;
 800104c:	7bfb      	ldrb	r3, [r7, #15]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d001      	beq.n	8001056 <AD_DC_Injected_Once+0x62>
 8001052:	7bfb      	ldrb	r3, [r7, #15]
 8001054:	e00c      	b.n	8001070 <AD_DC_Injected_Once+0x7c>
    out->curr_raw = HAL_ADCEx_InjectedGetValue(&hadc1, ADC_INJECTED_RANK_2);
 8001056:	f240 110f 	movw	r1, #271	@ 0x10f
 800105a:	4807      	ldr	r0, [pc, #28]	@ (8001078 <AD_DC_Injected_Once+0x84>)
 800105c:	f003 fffa 	bl	8005054 <HAL_ADCEx_InjectedGetValue>
 8001060:	4603      	mov	r3, r0
 8001062:	b29a      	uxth	r2, r3
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	805a      	strh	r2, [r3, #2]

    HAL_ADCEx_InjectedStop(&hadc1);
 8001068:	4803      	ldr	r0, [pc, #12]	@ (8001078 <AD_DC_Injected_Once+0x84>)
 800106a:	f003 feed 	bl	8004e48 <HAL_ADCEx_InjectedStop>
    return HAL_OK;
 800106e:	2300      	movs	r3, #0
}
 8001070:	4618      	mov	r0, r3
 8001072:	3710      	adds	r7, #16
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	200001f4 	.word	0x200001f4

0800107c <processFFT>:
 * @param input     (FFT_SIZE )
 * @param output FFT   (FFT_SIZE )
 */


void processFFT(float32_t *input, float32_t *output, float32_t *magnitude) {
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	60f8      	str	r0, [r7, #12]
 8001084:	60b9      	str	r1, [r7, #8]
 8001086:	607a      	str	r2, [r7, #4]
    arm_rfft_fast_f32(&fftInstance, input, output, 0);
 8001088:	2300      	movs	r3, #0
 800108a:	68ba      	ldr	r2, [r7, #8]
 800108c:	68f9      	ldr	r1, [r7, #12]
 800108e:	4806      	ldr	r0, [pc, #24]	@ (80010a8 <processFFT+0x2c>)
 8001090:	f00e fa7c 	bl	800f58c <arm_rfft_fast_f32>
    arm_cmplx_mag_f32(output, magnitude, FFT_SIZE / 2);
 8001094:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001098:	6879      	ldr	r1, [r7, #4]
 800109a:	68b8      	ldr	r0, [r7, #8]
 800109c:	f00e fe5c 	bl	800fd58 <arm_cmplx_mag_f32>

}
 80010a0:	bf00      	nop
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	20004494 	.word	0x20004494

080010ac <PA12_toggle_soft>:

static inline float vsense_to_current(float v_sense, float offset_v) {
    // v_sense = offset_v + I * R_SHUNT * I_AMP_GAIN
    return (v_sense - offset_v) / (R_SHUNT * I_AMP_GAIN);
}
static inline void PA12_toggle_soft(void){
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
    pa12_state ^= 1;
 80010b0:	4b0a      	ldr	r3, [pc, #40]	@ (80010dc <PA12_toggle_soft+0x30>)
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	f083 0301 	eor.w	r3, r3, #1
 80010b8:	b2da      	uxtb	r2, r3
 80010ba:	4b08      	ldr	r3, [pc, #32]	@ (80010dc <PA12_toggle_soft+0x30>)
 80010bc:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12,
 80010be:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <PA12_toggle_soft+0x30>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	bf14      	ite	ne
 80010c6:	2301      	movne	r3, #1
 80010c8:	2300      	moveq	r3, #0
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	461a      	mov	r2, r3
 80010ce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010d2:	4803      	ldr	r0, [pc, #12]	@ (80010e0 <PA12_toggle_soft+0x34>)
 80010d4:	f005 f8e4 	bl	80062a0 <HAL_GPIO_WritePin>
        pa12_state ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	200044b6 	.word	0x200044b6
 80010e0:	42020000 	.word	0x42020000

080010e4 <HAL_UART_RxCpltCallback>:
    log_msg[pos] = '\0';

    HAL_UART_Transmit(&huart6, (uint8_t*)log_msg, pos, HAL_MAX_DELAY);
}*/

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART6)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a82      	ldr	r2, [pc, #520]	@ (80012fc <HAL_UART_RxCpltCallback+0x218>)
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d172      	bne.n	80011dc <HAL_UART_RxCpltCallback+0xf8>
	    {
	        if (pc_rx_index < RX_BUFFER_SIZE - 1)
 80010f6:	4b82      	ldr	r3, [pc, #520]	@ (8001300 <HAL_UART_RxCpltCallback+0x21c>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	2b62      	cmp	r3, #98	@ 0x62
 80010fc:	d860      	bhi.n	80011c0 <HAL_UART_RxCpltCallback+0xdc>
	        {
	            pc_rx_buffer[pc_rx_index++] = rxByte;
 80010fe:	4b80      	ldr	r3, [pc, #512]	@ (8001300 <HAL_UART_RxCpltCallback+0x21c>)
 8001100:	781b      	ldrb	r3, [r3, #0]
 8001102:	1c5a      	adds	r2, r3, #1
 8001104:	b2d1      	uxtb	r1, r2
 8001106:	4a7e      	ldr	r2, [pc, #504]	@ (8001300 <HAL_UART_RxCpltCallback+0x21c>)
 8001108:	7011      	strb	r1, [r2, #0]
 800110a:	461a      	mov	r2, r3
 800110c:	4b7d      	ldr	r3, [pc, #500]	@ (8001304 <HAL_UART_RxCpltCallback+0x220>)
 800110e:	7819      	ldrb	r1, [r3, #0]
 8001110:	4b7d      	ldr	r3, [pc, #500]	@ (8001308 <HAL_UART_RxCpltCallback+0x224>)
 8001112:	5499      	strb	r1, [r3, r2]

	            // \n  
	            if (rxByte == '\n')
 8001114:	4b7b      	ldr	r3, [pc, #492]	@ (8001304 <HAL_UART_RxCpltCallback+0x220>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	2b0a      	cmp	r3, #10
 800111a:	d159      	bne.n	80011d0 <HAL_UART_RxCpltCallback+0xec>
	            {
	                // \r\n 
	                if (pc_rx_index >= 2 && pc_rx_buffer[pc_rx_index - 2] == '\r') {
 800111c:	4b78      	ldr	r3, [pc, #480]	@ (8001300 <HAL_UART_RxCpltCallback+0x21c>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	2b01      	cmp	r3, #1
 8001122:	d90d      	bls.n	8001140 <HAL_UART_RxCpltCallback+0x5c>
 8001124:	4b76      	ldr	r3, [pc, #472]	@ (8001300 <HAL_UART_RxCpltCallback+0x21c>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	3b02      	subs	r3, #2
 800112a:	4a77      	ldr	r2, [pc, #476]	@ (8001308 <HAL_UART_RxCpltCallback+0x224>)
 800112c:	5cd3      	ldrb	r3, [r2, r3]
 800112e:	2b0d      	cmp	r3, #13
 8001130:	d106      	bne.n	8001140 <HAL_UART_RxCpltCallback+0x5c>
	                    pc_rx_index -= 2;
 8001132:	4b73      	ldr	r3, [pc, #460]	@ (8001300 <HAL_UART_RxCpltCallback+0x21c>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	3b02      	subs	r3, #2
 8001138:	b2da      	uxtb	r2, r3
 800113a:	4b71      	ldr	r3, [pc, #452]	@ (8001300 <HAL_UART_RxCpltCallback+0x21c>)
 800113c:	701a      	strb	r2, [r3, #0]
 800113e:	e005      	b.n	800114c <HAL_UART_RxCpltCallback+0x68>
	                } else {
	                    pc_rx_index -= 1;
 8001140:	4b6f      	ldr	r3, [pc, #444]	@ (8001300 <HAL_UART_RxCpltCallback+0x21c>)
 8001142:	781b      	ldrb	r3, [r3, #0]
 8001144:	3b01      	subs	r3, #1
 8001146:	b2da      	uxtb	r2, r3
 8001148:	4b6d      	ldr	r3, [pc, #436]	@ (8001300 <HAL_UART_RxCpltCallback+0x21c>)
 800114a:	701a      	strb	r2, [r3, #0]
	                }
	                pc_rx_buffer[pc_rx_index] = '\0';  //  
 800114c:	4b6c      	ldr	r3, [pc, #432]	@ (8001300 <HAL_UART_RxCpltCallback+0x21c>)
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	461a      	mov	r2, r3
 8001152:	4b6d      	ldr	r3, [pc, #436]	@ (8001308 <HAL_UART_RxCpltCallback+0x224>)
 8001154:	2100      	movs	r1, #0
 8001156:	5499      	strb	r1, [r3, r2]

	                // UART1  (\r\n )
	                HAL_UART_Transmit(&huart1, (uint8_t *)pc_rx_buffer, pc_rx_index, HAL_MAX_DELAY);
 8001158:	4b69      	ldr	r3, [pc, #420]	@ (8001300 <HAL_UART_RxCpltCallback+0x21c>)
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	461a      	mov	r2, r3
 800115e:	f04f 33ff 	mov.w	r3, #4294967295
 8001162:	4969      	ldr	r1, [pc, #420]	@ (8001308 <HAL_UART_RxCpltCallback+0x224>)
 8001164:	4869      	ldr	r0, [pc, #420]	@ (800130c <HAL_UART_RxCpltCallback+0x228>)
 8001166:	f00c f8b5 	bl	800d2d4 <HAL_UART_Transmit>
	                uint8_t crlf[] = "\r\n";
 800116a:	4a69      	ldr	r2, [pc, #420]	@ (8001310 <HAL_UART_RxCpltCallback+0x22c>)
 800116c:	f107 030c 	add.w	r3, r7, #12
 8001170:	6812      	ldr	r2, [r2, #0]
 8001172:	4611      	mov	r1, r2
 8001174:	8019      	strh	r1, [r3, #0]
 8001176:	3302      	adds	r3, #2
 8001178:	0c12      	lsrs	r2, r2, #16
 800117a:	701a      	strb	r2, [r3, #0]
	                HAL_UART_Transmit(&huart1, crlf, 2, HAL_MAX_DELAY);
 800117c:	f107 010c 	add.w	r1, r7, #12
 8001180:	f04f 33ff 	mov.w	r3, #4294967295
 8001184:	2202      	movs	r2, #2
 8001186:	4861      	ldr	r0, [pc, #388]	@ (800130c <HAL_UART_RxCpltCallback+0x228>)
 8001188:	f00c f8a4 	bl	800d2d4 <HAL_UART_Transmit>

	                // PC  echo 
	                HAL_UART_Transmit(&huart6, (uint8_t *)pc_rx_buffer, pc_rx_index, HAL_MAX_DELAY);
 800118c:	4b5c      	ldr	r3, [pc, #368]	@ (8001300 <HAL_UART_RxCpltCallback+0x21c>)
 800118e:	781b      	ldrb	r3, [r3, #0]
 8001190:	461a      	mov	r2, r3
 8001192:	f04f 33ff 	mov.w	r3, #4294967295
 8001196:	495c      	ldr	r1, [pc, #368]	@ (8001308 <HAL_UART_RxCpltCallback+0x224>)
 8001198:	485e      	ldr	r0, [pc, #376]	@ (8001314 <HAL_UART_RxCpltCallback+0x230>)
 800119a:	f00c f89b 	bl	800d2d4 <HAL_UART_Transmit>
	                HAL_UART_Transmit(&huart6, crlf, 2, HAL_MAX_DELAY);
 800119e:	f107 010c 	add.w	r1, r7, #12
 80011a2:	f04f 33ff 	mov.w	r3, #4294967295
 80011a6:	2202      	movs	r2, #2
 80011a8:	485a      	ldr	r0, [pc, #360]	@ (8001314 <HAL_UART_RxCpltCallback+0x230>)
 80011aa:	f00c f893 	bl	800d2d4 <HAL_UART_Transmit>

	                //  
	                memset(pc_rx_buffer, 0, RX_BUFFER_SIZE);
 80011ae:	2264      	movs	r2, #100	@ 0x64
 80011b0:	2100      	movs	r1, #0
 80011b2:	4855      	ldr	r0, [pc, #340]	@ (8001308 <HAL_UART_RxCpltCallback+0x224>)
 80011b4:	f010 f9af 	bl	8011516 <memset>
	                pc_rx_index = 0;
 80011b8:	4b51      	ldr	r3, [pc, #324]	@ (8001300 <HAL_UART_RxCpltCallback+0x21c>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	701a      	strb	r2, [r3, #0]
 80011be:	e007      	b.n	80011d0 <HAL_UART_RxCpltCallback+0xec>
	            }
	        }
	        else
	        {
	            //   
	            pc_rx_index = 0;
 80011c0:	4b4f      	ldr	r3, [pc, #316]	@ (8001300 <HAL_UART_RxCpltCallback+0x21c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	701a      	strb	r2, [r3, #0]
	            memset(pc_rx_buffer, 0, RX_BUFFER_SIZE);
 80011c6:	2264      	movs	r2, #100	@ 0x64
 80011c8:	2100      	movs	r1, #0
 80011ca:	484f      	ldr	r0, [pc, #316]	@ (8001308 <HAL_UART_RxCpltCallback+0x224>)
 80011cc:	f010 f9a3 	bl	8011516 <memset>
	        }

	        //    
	        HAL_UART_Receive_IT(&huart6, &rxByte, 1);
 80011d0:	2201      	movs	r2, #1
 80011d2:	494c      	ldr	r1, [pc, #304]	@ (8001304 <HAL_UART_RxCpltCallback+0x220>)
 80011d4:	484f      	ldr	r0, [pc, #316]	@ (8001314 <HAL_UART_RxCpltCallback+0x230>)
 80011d6:	f00c f91b 	bl	800d410 <HAL_UART_Receive_IT>
		            memset(wisun_rx_buffer, 0, sizeof(wisun_rx_buffer));
		        }
		    }
		    HAL_UART_Receive_IT(&huart1, &rxByte1, 1);
	}
}
 80011da:	e10d      	b.n	80013f8 <HAL_UART_RxCpltCallback+0x314>
	else if (huart->Instance == USART1) {
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a4d      	ldr	r2, [pc, #308]	@ (8001318 <HAL_UART_RxCpltCallback+0x234>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	f040 8108 	bne.w	80013f8 <HAL_UART_RxCpltCallback+0x314>
		    if (packet_state == WAITING_FOR_STX) {
 80011e8:	4b4c      	ldr	r3, [pc, #304]	@ (800131c <HAL_UART_RxCpltCallback+0x238>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	f040 80a3 	bne.w	8001338 <HAL_UART_RxCpltCallback+0x254>
		        if (rxByte1 == PACKET_STX) {
 80011f2:	4b4b      	ldr	r3, [pc, #300]	@ (8001320 <HAL_UART_RxCpltCallback+0x23c>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b02      	cmp	r3, #2
 80011f8:	d111      	bne.n	800121e <HAL_UART_RxCpltCallback+0x13a>
		            wisun_rx_index = 0;
 80011fa:	4b4a      	ldr	r3, [pc, #296]	@ (8001324 <HAL_UART_RxCpltCallback+0x240>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	701a      	strb	r2, [r3, #0]
		            wisun_rx_buffer[wisun_rx_index++] = rxByte1;
 8001200:	4b48      	ldr	r3, [pc, #288]	@ (8001324 <HAL_UART_RxCpltCallback+0x240>)
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	1c5a      	adds	r2, r3, #1
 8001206:	b2d1      	uxtb	r1, r2
 8001208:	4a46      	ldr	r2, [pc, #280]	@ (8001324 <HAL_UART_RxCpltCallback+0x240>)
 800120a:	7011      	strb	r1, [r2, #0]
 800120c:	461a      	mov	r2, r3
 800120e:	4b44      	ldr	r3, [pc, #272]	@ (8001320 <HAL_UART_RxCpltCallback+0x23c>)
 8001210:	7819      	ldrb	r1, [r3, #0]
 8001212:	4b45      	ldr	r3, [pc, #276]	@ (8001328 <HAL_UART_RxCpltCallback+0x244>)
 8001214:	5499      	strb	r1, [r3, r2]
		            packet_state = RECEIVING_PACKET;
 8001216:	4b41      	ldr	r3, [pc, #260]	@ (800131c <HAL_UART_RxCpltCallback+0x238>)
 8001218:	2201      	movs	r2, #1
 800121a:	701a      	strb	r2, [r3, #0]
 800121c:	e0e7      	b.n	80013ee <HAL_UART_RxCpltCallback+0x30a>
		            if (ascii_index < RX_BUFFER_SIZE - 1) {
 800121e:	4b43      	ldr	r3, [pc, #268]	@ (800132c <HAL_UART_RxCpltCallback+0x248>)
 8001220:	881b      	ldrh	r3, [r3, #0]
 8001222:	2b62      	cmp	r3, #98	@ 0x62
 8001224:	d861      	bhi.n	80012ea <HAL_UART_RxCpltCallback+0x206>
		                ascii_buffer[ascii_index++] = rxByte1;
 8001226:	4b41      	ldr	r3, [pc, #260]	@ (800132c <HAL_UART_RxCpltCallback+0x248>)
 8001228:	881b      	ldrh	r3, [r3, #0]
 800122a:	1c5a      	adds	r2, r3, #1
 800122c:	b291      	uxth	r1, r2
 800122e:	4a3f      	ldr	r2, [pc, #252]	@ (800132c <HAL_UART_RxCpltCallback+0x248>)
 8001230:	8011      	strh	r1, [r2, #0]
 8001232:	461a      	mov	r2, r3
 8001234:	4b3a      	ldr	r3, [pc, #232]	@ (8001320 <HAL_UART_RxCpltCallback+0x23c>)
 8001236:	7819      	ldrb	r1, [r3, #0]
 8001238:	4b3d      	ldr	r3, [pc, #244]	@ (8001330 <HAL_UART_RxCpltCallback+0x24c>)
 800123a:	5499      	strb	r1, [r3, r2]
		                if (rxByte1 == '\r' || rxByte1 == '\n') {
 800123c:	4b38      	ldr	r3, [pc, #224]	@ (8001320 <HAL_UART_RxCpltCallback+0x23c>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	2b0d      	cmp	r3, #13
 8001242:	d00b      	beq.n	800125c <HAL_UART_RxCpltCallback+0x178>
 8001244:	4b36      	ldr	r3, [pc, #216]	@ (8001320 <HAL_UART_RxCpltCallback+0x23c>)
 8001246:	781b      	ldrb	r3, [r3, #0]
 8001248:	2b0a      	cmp	r3, #10
 800124a:	f040 80d0 	bne.w	80013ee <HAL_UART_RxCpltCallback+0x30a>
		                    while (ascii_index >= 1 &&
 800124e:	e005      	b.n	800125c <HAL_UART_RxCpltCallback+0x178>
		                        ascii_index--;
 8001250:	4b36      	ldr	r3, [pc, #216]	@ (800132c <HAL_UART_RxCpltCallback+0x248>)
 8001252:	881b      	ldrh	r3, [r3, #0]
 8001254:	3b01      	subs	r3, #1
 8001256:	b29a      	uxth	r2, r3
 8001258:	4b34      	ldr	r3, [pc, #208]	@ (800132c <HAL_UART_RxCpltCallback+0x248>)
 800125a:	801a      	strh	r2, [r3, #0]
		                    while (ascii_index >= 1 &&
 800125c:	4b33      	ldr	r3, [pc, #204]	@ (800132c <HAL_UART_RxCpltCallback+0x248>)
 800125e:	881b      	ldrh	r3, [r3, #0]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d00d      	beq.n	8001280 <HAL_UART_RxCpltCallback+0x19c>
		                          (ascii_buffer[ascii_index - 1] == '\r' || ascii_buffer[ascii_index - 1] == '\n')) {
 8001264:	4b31      	ldr	r3, [pc, #196]	@ (800132c <HAL_UART_RxCpltCallback+0x248>)
 8001266:	881b      	ldrh	r3, [r3, #0]
 8001268:	3b01      	subs	r3, #1
 800126a:	4a31      	ldr	r2, [pc, #196]	@ (8001330 <HAL_UART_RxCpltCallback+0x24c>)
 800126c:	5cd3      	ldrb	r3, [r2, r3]
		                    while (ascii_index >= 1 &&
 800126e:	2b0d      	cmp	r3, #13
 8001270:	d0ee      	beq.n	8001250 <HAL_UART_RxCpltCallback+0x16c>
		                          (ascii_buffer[ascii_index - 1] == '\r' || ascii_buffer[ascii_index - 1] == '\n')) {
 8001272:	4b2e      	ldr	r3, [pc, #184]	@ (800132c <HAL_UART_RxCpltCallback+0x248>)
 8001274:	881b      	ldrh	r3, [r3, #0]
 8001276:	3b01      	subs	r3, #1
 8001278:	4a2d      	ldr	r2, [pc, #180]	@ (8001330 <HAL_UART_RxCpltCallback+0x24c>)
 800127a:	5cd3      	ldrb	r3, [r2, r3]
 800127c:	2b0a      	cmp	r3, #10
 800127e:	d0e7      	beq.n	8001250 <HAL_UART_RxCpltCallback+0x16c>
		                    ascii_buffer[ascii_index] = '\0';  //  
 8001280:	4b2a      	ldr	r3, [pc, #168]	@ (800132c <HAL_UART_RxCpltCallback+0x248>)
 8001282:	881b      	ldrh	r3, [r3, #0]
 8001284:	461a      	mov	r2, r3
 8001286:	4b2a      	ldr	r3, [pc, #168]	@ (8001330 <HAL_UART_RxCpltCallback+0x24c>)
 8001288:	2100      	movs	r1, #0
 800128a:	5499      	strb	r1, [r3, r2]
		                    Parse_AT_Response(ascii_buffer);
 800128c:	4828      	ldr	r0, [pc, #160]	@ (8001330 <HAL_UART_RxCpltCallback+0x24c>)
 800128e:	f000 ff5d 	bl	800214c <Parse_AT_Response>
		                    char* at_ptr = strstr(ascii_buffer, "AT");
 8001292:	4928      	ldr	r1, [pc, #160]	@ (8001334 <HAL_UART_RxCpltCallback+0x250>)
 8001294:	4826      	ldr	r0, [pc, #152]	@ (8001330 <HAL_UART_RxCpltCallback+0x24c>)
 8001296:	f010 f946 	bl	8011526 <strstr>
 800129a:	6138      	str	r0, [r7, #16]
		                    if (at_ptr != NULL) {
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d00b      	beq.n	80012ba <HAL_UART_RxCpltCallback+0x1d6>
		                        HAL_UART_Transmit(&huart6, (uint8_t*)at_ptr, strlen(at_ptr), HAL_MAX_DELAY);
 80012a2:	6938      	ldr	r0, [r7, #16]
 80012a4:	f7fe fff4 	bl	8000290 <strlen>
 80012a8:	4603      	mov	r3, r0
 80012aa:	b29a      	uxth	r2, r3
 80012ac:	f04f 33ff 	mov.w	r3, #4294967295
 80012b0:	6939      	ldr	r1, [r7, #16]
 80012b2:	4818      	ldr	r0, [pc, #96]	@ (8001314 <HAL_UART_RxCpltCallback+0x230>)
 80012b4:	f00c f80e 	bl	800d2d4 <HAL_UART_Transmit>
 80012b8:	e00e      	b.n	80012d8 <HAL_UART_RxCpltCallback+0x1f4>
		                        HAL_UART_Transmit(&huart6, (uint8_t*)ascii_buffer, ascii_index, HAL_MAX_DELAY);
 80012ba:	4b1c      	ldr	r3, [pc, #112]	@ (800132c <HAL_UART_RxCpltCallback+0x248>)
 80012bc:	881a      	ldrh	r2, [r3, #0]
 80012be:	f04f 33ff 	mov.w	r3, #4294967295
 80012c2:	491b      	ldr	r1, [pc, #108]	@ (8001330 <HAL_UART_RxCpltCallback+0x24c>)
 80012c4:	4813      	ldr	r0, [pc, #76]	@ (8001314 <HAL_UART_RxCpltCallback+0x230>)
 80012c6:	f00c f805 	bl	800d2d4 <HAL_UART_Transmit>
		                        HAL_UART_Transmit(&huart6, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 80012ca:	f04f 33ff 	mov.w	r3, #4294967295
 80012ce:	2202      	movs	r2, #2
 80012d0:	490f      	ldr	r1, [pc, #60]	@ (8001310 <HAL_UART_RxCpltCallback+0x22c>)
 80012d2:	4810      	ldr	r0, [pc, #64]	@ (8001314 <HAL_UART_RxCpltCallback+0x230>)
 80012d4:	f00b fffe 	bl	800d2d4 <HAL_UART_Transmit>
		                    ascii_index = 0;
 80012d8:	4b14      	ldr	r3, [pc, #80]	@ (800132c <HAL_UART_RxCpltCallback+0x248>)
 80012da:	2200      	movs	r2, #0
 80012dc:	801a      	strh	r2, [r3, #0]
		                    memset(ascii_buffer, 0, sizeof(ascii_buffer));
 80012de:	2264      	movs	r2, #100	@ 0x64
 80012e0:	2100      	movs	r1, #0
 80012e2:	4813      	ldr	r0, [pc, #76]	@ (8001330 <HAL_UART_RxCpltCallback+0x24c>)
 80012e4:	f010 f917 	bl	8011516 <memset>
 80012e8:	e081      	b.n	80013ee <HAL_UART_RxCpltCallback+0x30a>
		                ascii_index = 0;
 80012ea:	4b10      	ldr	r3, [pc, #64]	@ (800132c <HAL_UART_RxCpltCallback+0x248>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	801a      	strh	r2, [r3, #0]
		                memset(ascii_buffer, 0, sizeof(ascii_buffer));
 80012f0:	2264      	movs	r2, #100	@ 0x64
 80012f2:	2100      	movs	r1, #0
 80012f4:	480e      	ldr	r0, [pc, #56]	@ (8001330 <HAL_UART_RxCpltCallback+0x24c>)
 80012f6:	f010 f90e 	bl	8011516 <memset>
 80012fa:	e078      	b.n	80013ee <HAL_UART_RxCpltCallback+0x30a>
 80012fc:	40006400 	.word	0x40006400
 8001300:	200045e8 	.word	0x200045e8
 8001304:	200044b7 	.word	0x200044b7
 8001308:	200044bc 	.word	0x200044bc
 800130c:	200002d8 	.word	0x200002d8
 8001310:	08013454 	.word	0x08013454
 8001314:	20000400 	.word	0x20000400
 8001318:	40013800 	.word	0x40013800
 800131c:	200044ac 	.word	0x200044ac
 8001320:	200044b8 	.word	0x200044b8
 8001324:	200045e9 	.word	0x200045e9
 8001328:	20004520 	.word	0x20004520
 800132c:	200105f0 	.word	0x200105f0
 8001330:	200105f4 	.word	0x200105f4
 8001334:	08013450 	.word	0x08013450
		    else if (packet_state == RECEIVING_PACKET) {
 8001338:	4b31      	ldr	r3, [pc, #196]	@ (8001400 <HAL_UART_RxCpltCallback+0x31c>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	2b01      	cmp	r3, #1
 800133e:	d156      	bne.n	80013ee <HAL_UART_RxCpltCallback+0x30a>
		        if (wisun_rx_index < RX_BUFFER_SIZE - 1) {
 8001340:	4b30      	ldr	r3, [pc, #192]	@ (8001404 <HAL_UART_RxCpltCallback+0x320>)
 8001342:	781b      	ldrb	r3, [r3, #0]
 8001344:	2b62      	cmp	r3, #98	@ 0x62
 8001346:	d847      	bhi.n	80013d8 <HAL_UART_RxCpltCallback+0x2f4>
		            wisun_rx_buffer[wisun_rx_index++] = rxByte1;
 8001348:	4b2e      	ldr	r3, [pc, #184]	@ (8001404 <HAL_UART_RxCpltCallback+0x320>)
 800134a:	781b      	ldrb	r3, [r3, #0]
 800134c:	1c5a      	adds	r2, r3, #1
 800134e:	b2d1      	uxtb	r1, r2
 8001350:	4a2c      	ldr	r2, [pc, #176]	@ (8001404 <HAL_UART_RxCpltCallback+0x320>)
 8001352:	7011      	strb	r1, [r2, #0]
 8001354:	461a      	mov	r2, r3
 8001356:	4b2c      	ldr	r3, [pc, #176]	@ (8001408 <HAL_UART_RxCpltCallback+0x324>)
 8001358:	7819      	ldrb	r1, [r3, #0]
 800135a:	4b2c      	ldr	r3, [pc, #176]	@ (800140c <HAL_UART_RxCpltCallback+0x328>)
 800135c:	5499      	strb	r1, [r3, r2]
		            if (rxByte1 == PACKET_ETX && wisun_rx_index >= 7) {
 800135e:	4b2a      	ldr	r3, [pc, #168]	@ (8001408 <HAL_UART_RxCpltCallback+0x324>)
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	2b03      	cmp	r3, #3
 8001364:	d143      	bne.n	80013ee <HAL_UART_RxCpltCallback+0x30a>
 8001366:	4b27      	ldr	r3, [pc, #156]	@ (8001404 <HAL_UART_RxCpltCallback+0x320>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	2b06      	cmp	r3, #6
 800136c:	d93f      	bls.n	80013ee <HAL_UART_RxCpltCallback+0x30a>
		                uint16_t packet_len = wisun_rx_index;
 800136e:	4b25      	ldr	r3, [pc, #148]	@ (8001404 <HAL_UART_RxCpltCallback+0x320>)
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	82fb      	strh	r3, [r7, #22]
		                memcpy(tx_forward_buffer, wisun_rx_buffer, packet_len);
 8001374:	8afb      	ldrh	r3, [r7, #22]
 8001376:	461a      	mov	r2, r3
 8001378:	4924      	ldr	r1, [pc, #144]	@ (800140c <HAL_UART_RxCpltCallback+0x328>)
 800137a:	4825      	ldr	r0, [pc, #148]	@ (8001410 <HAL_UART_RxCpltCallback+0x32c>)
 800137c:	f010 f97f 	bl	801167e <memcpy>
		                PrintReceivedPacket("Receive Packet : ", tx_forward_buffer, packet_len);
 8001380:	8afb      	ldrh	r3, [r7, #22]
 8001382:	461a      	mov	r2, r3
 8001384:	4922      	ldr	r1, [pc, #136]	@ (8001410 <HAL_UART_RxCpltCallback+0x32c>)
 8001386:	4823      	ldr	r0, [pc, #140]	@ (8001414 <HAL_UART_RxCpltCallback+0x330>)
 8001388:	f000 f9ae 	bl	80016e8 <PrintReceivedPacket>
		                uint16_t target_mid = tx_forward_buffer[4] | (tx_forward_buffer[5] << 8);
 800138c:	4b20      	ldr	r3, [pc, #128]	@ (8001410 <HAL_UART_RxCpltCallback+0x32c>)
 800138e:	791b      	ldrb	r3, [r3, #4]
 8001390:	b21a      	sxth	r2, r3
 8001392:	4b1f      	ldr	r3, [pc, #124]	@ (8001410 <HAL_UART_RxCpltCallback+0x32c>)
 8001394:	795b      	ldrb	r3, [r3, #5]
 8001396:	b21b      	sxth	r3, r3
 8001398:	021b      	lsls	r3, r3, #8
 800139a:	b21b      	sxth	r3, r3
 800139c:	4313      	orrs	r3, r2
 800139e:	b21b      	sxth	r3, r3
 80013a0:	82bb      	strh	r3, [r7, #20]
		                if (target_mid != my_mid && target_mid != 0x0000) {
 80013a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001418 <HAL_UART_RxCpltCallback+0x334>)
 80013a4:	881b      	ldrh	r3, [r3, #0]
 80013a6:	8aba      	ldrh	r2, [r7, #20]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d009      	beq.n	80013c0 <HAL_UART_RxCpltCallback+0x2dc>
 80013ac:	8abb      	ldrh	r3, [r7, #20]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d006      	beq.n	80013c0 <HAL_UART_RxCpltCallback+0x2dc>
		                    HAL_UART_Transmit(&huart1, tx_forward_buffer, packet_len, HAL_MAX_DELAY);
 80013b2:	8afa      	ldrh	r2, [r7, #22]
 80013b4:	f04f 33ff 	mov.w	r3, #4294967295
 80013b8:	4915      	ldr	r1, [pc, #84]	@ (8001410 <HAL_UART_RxCpltCallback+0x32c>)
 80013ba:	4818      	ldr	r0, [pc, #96]	@ (800141c <HAL_UART_RxCpltCallback+0x338>)
 80013bc:	f00b ff8a 	bl	800d2d4 <HAL_UART_Transmit>
		                memset(wisun_rx_buffer, 0, sizeof(wisun_rx_buffer));
 80013c0:	2264      	movs	r2, #100	@ 0x64
 80013c2:	2100      	movs	r1, #0
 80013c4:	4811      	ldr	r0, [pc, #68]	@ (800140c <HAL_UART_RxCpltCallback+0x328>)
 80013c6:	f010 f8a6 	bl	8011516 <memset>
		                wisun_rx_index = 0;
 80013ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001404 <HAL_UART_RxCpltCallback+0x320>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	701a      	strb	r2, [r3, #0]
		                packet_state = WAITING_FOR_STX;
 80013d0:	4b0b      	ldr	r3, [pc, #44]	@ (8001400 <HAL_UART_RxCpltCallback+0x31c>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	701a      	strb	r2, [r3, #0]
 80013d6:	e00a      	b.n	80013ee <HAL_UART_RxCpltCallback+0x30a>
		            wisun_rx_index = 0;
 80013d8:	4b0a      	ldr	r3, [pc, #40]	@ (8001404 <HAL_UART_RxCpltCallback+0x320>)
 80013da:	2200      	movs	r2, #0
 80013dc:	701a      	strb	r2, [r3, #0]
		            packet_state = WAITING_FOR_STX;
 80013de:	4b08      	ldr	r3, [pc, #32]	@ (8001400 <HAL_UART_RxCpltCallback+0x31c>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	701a      	strb	r2, [r3, #0]
		            memset(wisun_rx_buffer, 0, sizeof(wisun_rx_buffer));
 80013e4:	2264      	movs	r2, #100	@ 0x64
 80013e6:	2100      	movs	r1, #0
 80013e8:	4808      	ldr	r0, [pc, #32]	@ (800140c <HAL_UART_RxCpltCallback+0x328>)
 80013ea:	f010 f894 	bl	8011516 <memset>
		    HAL_UART_Receive_IT(&huart1, &rxByte1, 1);
 80013ee:	2201      	movs	r2, #1
 80013f0:	4905      	ldr	r1, [pc, #20]	@ (8001408 <HAL_UART_RxCpltCallback+0x324>)
 80013f2:	480a      	ldr	r0, [pc, #40]	@ (800141c <HAL_UART_RxCpltCallback+0x338>)
 80013f4:	f00c f80c 	bl	800d410 <HAL_UART_Receive_IT>
}
 80013f8:	bf00      	nop
 80013fa:	3718      	adds	r7, #24
 80013fc:	46bd      	mov	sp, r7
 80013fe:	bd80      	pop	{r7, pc}
 8001400:	200044ac 	.word	0x200044ac
 8001404:	200045e9 	.word	0x200045e9
 8001408:	200044b8 	.word	0x200044b8
 800140c:	20004520 	.word	0x20004520
 8001410:	20004584 	.word	0x20004584
 8001414:	08013458 	.word	0x08013458
 8001418:	200045ea 	.word	0x200045ea
 800141c:	200002d8 	.word	0x200002d8

08001420 <HAL_ADC_ConvCpltCallback>:
    HAL_ADC_Start_IT(&hadc1);   //   
}


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b084      	sub	sp, #16
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
    if (hadc->Instance != ADC1) return;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4a20      	ldr	r2, [pc, #128]	@ (80014b0 <HAL_ADC_ConvCpltCallback+0x90>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d139      	bne.n	80014a6 <HAL_ADC_ConvCpltCallback+0x86>

    //  1 
    uint16_t raw = HAL_ADC_GetValue(hadc);
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f002 fa09 	bl	800384a <HAL_ADC_GetValue>
 8001438:	4603      	mov	r3, r0
 800143a:	81fb      	strh	r3, [r7, #14]
    raw_buffer[wr_idx]  = raw;
 800143c:	4b1d      	ldr	r3, [pc, #116]	@ (80014b4 <HAL_ADC_ConvCpltCallback+0x94>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	491d      	ldr	r1, [pc, #116]	@ (80014b8 <HAL_ADC_ConvCpltCallback+0x98>)
 8001442:	89fa      	ldrh	r2, [r7, #14]
 8001444:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    inputSignal[wr_idx] = ((float)raw * 3.3f / 4095.0f) - 1.65f;
 8001448:	89fb      	ldrh	r3, [r7, #14]
 800144a:	ee07 3a90 	vmov	s15, r3
 800144e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001452:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80014bc <HAL_ADC_ConvCpltCallback+0x9c>
 8001456:	ee27 7a87 	vmul.f32	s14, s15, s14
 800145a:	eddf 6a19 	vldr	s13, [pc, #100]	@ 80014c0 <HAL_ADC_ConvCpltCallback+0xa0>
 800145e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001462:	4b14      	ldr	r3, [pc, #80]	@ (80014b4 <HAL_ADC_ConvCpltCallback+0x94>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80014c4 <HAL_ADC_ConvCpltCallback+0xa4>
 800146a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800146e:	4a16      	ldr	r2, [pc, #88]	@ (80014c8 <HAL_ADC_ConvCpltCallback+0xa8>)
 8001470:	009b      	lsls	r3, r3, #2
 8001472:	4413      	add	r3, r2
 8001474:	edc3 7a00 	vstr	s15, [r3]

    // /  
    wr_idx++;
 8001478:	4b0e      	ldr	r3, [pc, #56]	@ (80014b4 <HAL_ADC_ConvCpltCallback+0x94>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	3301      	adds	r3, #1
 800147e:	4a0d      	ldr	r2, [pc, #52]	@ (80014b4 <HAL_ADC_ConvCpltCallback+0x94>)
 8001480:	6013      	str	r3, [r2, #0]
    if (wr_idx >= FFT_SIZE) {
 8001482:	4b0c      	ldr	r3, [pc, #48]	@ (80014b4 <HAL_ADC_ConvCpltCallback+0x94>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800148a:	db0d      	blt.n	80014a8 <HAL_ADC_ConvCpltCallback+0x88>
        wr_idx = 0;
 800148c:	4b09      	ldr	r3, [pc, #36]	@ (80014b4 <HAL_ADC_ConvCpltCallback+0x94>)
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]
        ultra_frame_ready = true;
 8001492:	4b0e      	ldr	r3, [pc, #56]	@ (80014cc <HAL_ADC_ConvCpltCallback+0xac>)
 8001494:	2201      	movs	r2, #1
 8001496:	701a      	strb	r2, [r3, #0]

        //      
        ultra_sampling_paused = true;
 8001498:	4b0d      	ldr	r3, [pc, #52]	@ (80014d0 <HAL_ADC_ConvCpltCallback+0xb0>)
 800149a:	2201      	movs	r2, #1
 800149c:	701a      	strb	r2, [r3, #0]
        HAL_ADC_Stop_IT(&hadc1);   //   /VI    
 800149e:	480d      	ldr	r0, [pc, #52]	@ (80014d4 <HAL_ADC_ConvCpltCallback+0xb4>)
 80014a0:	f002 f998 	bl	80037d4 <HAL_ADC_Stop_IT>
 80014a4:	e000      	b.n	80014a8 <HAL_ADC_ConvCpltCallback+0x88>
    if (hadc->Instance != ADC1) return;
 80014a6:	bf00      	nop
    }
}
 80014a8:	3710      	adds	r7, #16
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	42028000 	.word	0x42028000
 80014b4:	200044b0 	.word	0x200044b0
 80014b8:	200045ec 	.word	0x200045ec
 80014bc:	40533333 	.word	0x40533333
 80014c0:	457ff000 	.word	0x457ff000
 80014c4:	3fd33333 	.word	0x3fd33333
 80014c8:	200065ec 	.word	0x200065ec
 80014cc:	200044b4 	.word	0x200044b4
 80014d0:	200044b5 	.word	0x200044b5
 80014d4:	200001f4 	.word	0x200001f4

080014d8 <Print_FFT_Summary>:
    }
}
*/

void Print_FFT_Summary(uint16_t *raw_buf)
{
 80014d8:	b5b0      	push	{r4, r5, r7, lr}
 80014da:	b0a4      	sub	sp, #144	@ 0x90
 80014dc:	af06      	add	r7, sp, #24
 80014de:	6078      	str	r0, [r7, #4]
    char msg[96];
    const int step = 16; //     (  )
 80014e0:	2310      	movs	r3, #16
 80014e2:	673b      	str	r3, [r7, #112]	@ 0x70

    for (int i = 1; i < FFT_SIZE/2; i += step) {
 80014e4:	2301      	movs	r3, #1
 80014e6:	677b      	str	r3, [r7, #116]	@ 0x74
 80014e8:	e031      	b.n	800154e <Print_FFT_Summary+0x76>
    	int len = snprintf(msg, sizeof(msg),
    	                           "%.1f, %.5f, %.u\r\n",
    	                           fft_packet[i].freq,
 80014ea:	4a1d      	ldr	r2, [pc, #116]	@ (8001560 <Print_FFT_Summary+0x88>)
 80014ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80014ee:	00db      	lsls	r3, r3, #3
 80014f0:	4413      	add	r3, r2
 80014f2:	681b      	ldr	r3, [r3, #0]
    	int len = snprintf(msg, sizeof(msg),
 80014f4:	4618      	mov	r0, r3
 80014f6:	f7ff f837 	bl	8000568 <__aeabi_f2d>
 80014fa:	4604      	mov	r4, r0
 80014fc:	460d      	mov	r5, r1
    	                           fft_packet[i].amplitude,
 80014fe:	4a18      	ldr	r2, [pc, #96]	@ (8001560 <Print_FFT_Summary+0x88>)
 8001500:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001502:	00db      	lsls	r3, r3, #3
 8001504:	4413      	add	r3, r2
 8001506:	3304      	adds	r3, #4
 8001508:	681b      	ldr	r3, [r3, #0]
    	int len = snprintf(msg, sizeof(msg),
 800150a:	4618      	mov	r0, r3
 800150c:	f7ff f82c 	bl	8000568 <__aeabi_f2d>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
    	                           raw_buf[i]);
 8001514:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8001516:	0049      	lsls	r1, r1, #1
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	4401      	add	r1, r0
 800151c:	8809      	ldrh	r1, [r1, #0]
    	int len = snprintf(msg, sizeof(msg),
 800151e:	f107 000c 	add.w	r0, r7, #12
 8001522:	9104      	str	r1, [sp, #16]
 8001524:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001528:	e9cd 4500 	strd	r4, r5, [sp]
 800152c:	4a0d      	ldr	r2, [pc, #52]	@ (8001564 <Print_FFT_Summary+0x8c>)
 800152e:	2160      	movs	r1, #96	@ 0x60
 8001530:	f00f ff78 	bl	8011424 <sniprintf>
 8001534:	66f8      	str	r0, [r7, #108]	@ 0x6c
		HAL_UART_Transmit(&huart6, (uint8_t*)msg, len, 10);
 8001536:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001538:	b29a      	uxth	r2, r3
 800153a:	f107 010c 	add.w	r1, r7, #12
 800153e:	230a      	movs	r3, #10
 8001540:	4809      	ldr	r0, [pc, #36]	@ (8001568 <Print_FFT_Summary+0x90>)
 8001542:	f00b fec7 	bl	800d2d4 <HAL_UART_Transmit>
    for (int i = 1; i < FFT_SIZE/2; i += step) {
 8001546:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001548:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800154a:	4413      	add	r3, r2
 800154c:	677b      	str	r3, [r7, #116]	@ 0x74
 800154e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001550:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001554:	dbc9      	blt.n	80014ea <Print_FFT_Summary+0x12>
    }
}
 8001556:	bf00      	nop
 8001558:	bf00      	nop
 800155a:	3778      	adds	r7, #120	@ 0x78
 800155c:	46bd      	mov	sp, r7
 800155e:	bdb0      	pop	{r4, r5, r7, pc}
 8001560:	20000494 	.word	0x20000494
 8001564:	0801346c 	.word	0x0801346c
 8001568:	20000400 	.word	0x20000400

0800156c <Process_Ultra_Frame_Then_VI>:


void Process_Ultra_Frame_Then_VI(void)
{
 800156c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001570:	b0ac      	sub	sp, #176	@ 0xb0
 8001572:	af08      	add	r7, sp, #32
    if (!ultra_frame_ready || !ultra_sampling_paused) return;
 8001574:	4b51      	ldr	r3, [pc, #324]	@ (80016bc <Process_Ultra_Frame_Then_VI+0x150>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	b2db      	uxtb	r3, r3
 800157a:	f083 0301 	eor.w	r3, r3, #1
 800157e:	b2db      	uxtb	r3, r3
 8001580:	2b00      	cmp	r3, #0
 8001582:	f040 8096 	bne.w	80016b2 <Process_Ultra_Frame_Then_VI+0x146>
 8001586:	4b4e      	ldr	r3, [pc, #312]	@ (80016c0 <Process_Ultra_Frame_Then_VI+0x154>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	b2db      	uxtb	r3, r3
 800158c:	f083 0301 	eor.w	r3, r3, #1
 8001590:	b2db      	uxtb	r3, r3
 8001592:	2b00      	cmp	r3, #0
 8001594:	f040 808d 	bne.w	80016b2 <Process_Ultra_Frame_Then_VI+0x146>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001598:	b672      	cpsid	i
}
 800159a:	bf00      	nop
    static uint16_t local_raw[FFT_SIZE];
    static float    local_in [FFT_SIZE];
    __disable_irq();
    ultra_frame_ready = false;
 800159c:	4b47      	ldr	r3, [pc, #284]	@ (80016bc <Process_Ultra_Frame_Then_VI+0x150>)
 800159e:	2200      	movs	r2, #0
 80015a0:	701a      	strb	r2, [r3, #0]
    for (int i=0; i<FFT_SIZE; ++i) { local_raw[i] = raw_buffer[i]; local_in[i] = inputSignal[i]; }
 80015a2:	2300      	movs	r3, #0
 80015a4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80015a8:	e01a      	b.n	80015e0 <Process_Ultra_Frame_Then_VI+0x74>
 80015aa:	4a46      	ldr	r2, [pc, #280]	@ (80016c4 <Process_Ultra_Frame_Then_VI+0x158>)
 80015ac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80015b0:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80015b4:	4a44      	ldr	r2, [pc, #272]	@ (80016c8 <Process_Ultra_Frame_Then_VI+0x15c>)
 80015b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80015ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80015be:	4a43      	ldr	r2, [pc, #268]	@ (80016cc <Process_Ultra_Frame_Then_VI+0x160>)
 80015c0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80015c4:	009b      	lsls	r3, r3, #2
 80015c6:	4413      	add	r3, r2
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	4941      	ldr	r1, [pc, #260]	@ (80016d0 <Process_Ultra_Frame_Then_VI+0x164>)
 80015cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	440b      	add	r3, r1
 80015d4:	601a      	str	r2, [r3, #0]
 80015d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80015da:	3301      	adds	r3, #1
 80015dc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80015e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80015e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80015e8:	dbdf      	blt.n	80015aa <Process_Ultra_Frame_Then_VI+0x3e>
  __ASM volatile ("cpsie i" : : : "memory");
 80015ea:	b662      	cpsie	i
}
 80015ec:	bf00      	nop
    __enable_irq();

    VIRead vi;
    if (AD_DC_Injected_Once(&vi) == HAL_OK) {
 80015ee:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 80015f2:	4618      	mov	r0, r3
 80015f4:	f7ff fcfe 	bl	8000ff4 <AD_DC_Injected_Once>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d141      	bne.n	8001682 <Process_Ultra_Frame_Then_VI+0x116>
        // --- :    ---
        float vin_v     = (float)vi.volt_raw * (3.3f / 4095.0f);
 80015fe:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8001602:	ee07 3a90 	vmov	s15, r3
 8001606:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800160a:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80016d4 <Process_Ultra_Frame_Then_VI+0x168>
 800160e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001612:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
        float i_adc = (float)vi.curr_raw * K_ADC2V;
 8001616:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 800161a:	ee07 3a90 	vmov	s15, r3
 800161e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001622:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80016d4 <Process_Ultra_Frame_Then_VI+0x168>
 8001626:	ee67 7a87 	vmul.f32	s15, s15, s14
 800162a:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84

        //   ( )
        char m[96];
        int n = snprintf(m, sizeof(m),
                         "VI: %u,%u => %.3f V, %.3f A @ %luus\r\n",
                         vi.volt_raw, vi.curr_raw, vin_v, i_adc, vi.t_us);
 800162e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
        int n = snprintf(m, sizeof(m),
 8001632:	4698      	mov	r8, r3
                         vi.volt_raw, vi.curr_raw, vin_v, i_adc, vi.t_us);
 8001634:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
        int n = snprintf(m, sizeof(m),
 8001638:	461e      	mov	r6, r3
 800163a:	f8d7 0088 	ldr.w	r0, [r7, #136]	@ 0x88
 800163e:	f7fe ff93 	bl	8000568 <__aeabi_f2d>
 8001642:	4604      	mov	r4, r0
 8001644:	460d      	mov	r5, r1
 8001646:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 800164a:	f7fe ff8d 	bl	8000568 <__aeabi_f2d>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001654:	1d38      	adds	r0, r7, #4
 8001656:	9106      	str	r1, [sp, #24]
 8001658:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800165c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8001660:	9600      	str	r6, [sp, #0]
 8001662:	4643      	mov	r3, r8
 8001664:	4a1c      	ldr	r2, [pc, #112]	@ (80016d8 <Process_Ultra_Frame_Then_VI+0x16c>)
 8001666:	2160      	movs	r1, #96	@ 0x60
 8001668:	f00f fedc 	bl	8011424 <sniprintf>
 800166c:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
        HAL_UART_Transmit(&huart6, (uint8_t*)m, n, 20);
 8001670:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001674:	b29a      	uxth	r2, r3
 8001676:	1d39      	adds	r1, r7, #4
 8001678:	2314      	movs	r3, #20
 800167a:	4818      	ldr	r0, [pc, #96]	@ (80016dc <Process_Ultra_Frame_Then_VI+0x170>)
 800167c:	f00b fe2a 	bl	800d2d4 <HAL_UART_Transmit>
 8001680:	e00e      	b.n	80016a0 <Process_Ultra_Frame_Then_VI+0x134>
    } else {
        char m[] = "VI read failed\r\n";
 8001682:	4b17      	ldr	r3, [pc, #92]	@ (80016e0 <Process_Ultra_Frame_Then_VI+0x174>)
 8001684:	f107 0464 	add.w	r4, r7, #100	@ 0x64
 8001688:	461d      	mov	r5, r3
 800168a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800168c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800168e:	682b      	ldr	r3, [r5, #0]
 8001690:	7023      	strb	r3, [r4, #0]
        HAL_UART_Transmit(&huart6, (uint8_t*)m, sizeof(m)-1, 10);
 8001692:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 8001696:	230a      	movs	r3, #10
 8001698:	2210      	movs	r2, #16
 800169a:	4810      	ldr	r0, [pc, #64]	@ (80016dc <Process_Ultra_Frame_Then_VI+0x170>)
 800169c:	f00b fe1a 	bl	800d2d4 <HAL_UART_Transmit>
    }

    ExtractFullFFT(fft_packet);
 80016a0:	4810      	ldr	r0, [pc, #64]	@ (80016e4 <Process_Ultra_Frame_Then_VI+0x178>)
 80016a2:	f000 fcc7 	bl	8002034 <ExtractFullFFT>
    Print_FFT_Summary(local_raw);
 80016a6:	4808      	ldr	r0, [pc, #32]	@ (80016c8 <Process_Ultra_Frame_Then_VI+0x15c>)
 80016a8:	f7ff ff16 	bl	80014d8 <Print_FFT_Summary>
    Ultra_ResumeNextFrame();
 80016ac:	f000 fd8e 	bl	80021cc <Ultra_ResumeNextFrame>
 80016b0:	e000      	b.n	80016b4 <Process_Ultra_Frame_Then_VI+0x148>
    if (!ultra_frame_ready || !ultra_sampling_paused) return;
 80016b2:	bf00      	nop
}
 80016b4:	3790      	adds	r7, #144	@ 0x90
 80016b6:	46bd      	mov	sp, r7
 80016b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80016bc:	200044b4 	.word	0x200044b4
 80016c0:	200044b5 	.word	0x200044b5
 80016c4:	200045ec 	.word	0x200045ec
 80016c8:	20010658 	.word	0x20010658
 80016cc:	200065ec 	.word	0x200065ec
 80016d0:	20012658 	.word	0x20012658
 80016d4:	3a534067 	.word	0x3a534067
 80016d8:	08013480 	.word	0x08013480
 80016dc:	20000400 	.word	0x20000400
 80016e0:	080134a8 	.word	0x080134a8
 80016e4:	20000494 	.word	0x20000494

080016e8 <PrintReceivedPacket>:
    (void)wisun_send_frame(&cfg, cbor, n,
                           /*tx*/ (wisun_tx_fn)wisun_transport_send_blocking,
                           /*user*/ NULL);
}

void PrintReceivedPacket(const char* prefix, const uint8_t* data, uint16_t length) {
 80016e8:	b590      	push	{r4, r7, lr}
 80016ea:	b0d3      	sub	sp, #332	@ 0x14c
 80016ec:	af04      	add	r7, sp, #16
 80016ee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80016f2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80016f6:	6018      	str	r0, [r3, #0]
 80016f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80016fc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8001700:	6019      	str	r1, [r3, #0]
 8001702:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001706:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800170a:	801a      	strh	r2, [r3, #0]
    char msg[256];
    uint32_t timestamp = HAL_GetTick();
 800170c:	f001 fafc 	bl	8002d08 <HAL_GetTick>
 8001710:	f8c7 012c 	str.w	r0, [r7, #300]	@ 0x12c
    RTC_TimeTypeDef sTime;
    RTC_DateTypeDef sDate;

    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8001714:	f107 0318 	add.w	r3, r7, #24
 8001718:	2200      	movs	r2, #0
 800171a:	4619      	mov	r1, r3
 800171c:	4849      	ldr	r0, [pc, #292]	@ (8001844 <PrintReceivedPacket+0x15c>)
 800171e:	f00a fe55 	bl	800c3cc <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8001722:	f107 0314 	add.w	r3, r7, #20
 8001726:	2200      	movs	r2, #0
 8001728:	4619      	mov	r1, r3
 800172a:	4846      	ldr	r0, [pc, #280]	@ (8001844 <PrintReceivedPacket+0x15c>)
 800172c:	f00a ff36 	bl	800c59c <HAL_RTC_GetDate>

    int pos = 0;
 8001730:	2300      	movs	r3, #0
 8001732:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    pos += snprintf(msg, sizeof(msg), "[%02d:%02d:%02d] %s",
                        sTime.Hours, sTime.Minutes, sTime.Seconds, prefix);
 8001736:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800173a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800173e:	781b      	ldrb	r3, [r3, #0]
    pos += snprintf(msg, sizeof(msg), "[%02d:%02d:%02d] %s",
 8001740:	461c      	mov	r4, r3
                        sTime.Hours, sTime.Minutes, sTime.Seconds, prefix);
 8001742:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001746:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800174a:	785b      	ldrb	r3, [r3, #1]
    pos += snprintf(msg, sizeof(msg), "[%02d:%02d:%02d] %s",
 800174c:	461a      	mov	r2, r3
                        sTime.Hours, sTime.Minutes, sTime.Seconds, prefix);
 800174e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001752:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001756:	789b      	ldrb	r3, [r3, #2]
    pos += snprintf(msg, sizeof(msg), "[%02d:%02d:%02d] %s",
 8001758:	4619      	mov	r1, r3
 800175a:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 800175e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001762:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	9302      	str	r3, [sp, #8]
 800176a:	9101      	str	r1, [sp, #4]
 800176c:	9200      	str	r2, [sp, #0]
 800176e:	4623      	mov	r3, r4
 8001770:	4a35      	ldr	r2, [pc, #212]	@ (8001848 <PrintReceivedPacket+0x160>)
 8001772:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001776:	f00f fe55 	bl	8011424 <sniprintf>
 800177a:	4602      	mov	r2, r0
 800177c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001780:	4413      	add	r3, r2
 8001782:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (int i = 0; i < length && pos < sizeof(msg) - 3; i++) {
 8001786:	2300      	movs	r3, #0
 8001788:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800178c:	e01f      	b.n	80017ce <PrintReceivedPacket+0xe6>
        pos += snprintf(&msg[pos], sizeof(msg) - pos, "%02X ", data[i]);
 800178e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8001792:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001796:	18d0      	adds	r0, r2, r3
 8001798:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800179c:	f5c3 7180 	rsb	r1, r3, #256	@ 0x100
 80017a0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80017a4:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80017a8:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 80017ac:	6812      	ldr	r2, [r2, #0]
 80017ae:	4413      	add	r3, r2
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	4a26      	ldr	r2, [pc, #152]	@ (800184c <PrintReceivedPacket+0x164>)
 80017b4:	f00f fe36 	bl	8011424 <sniprintf>
 80017b8:	4602      	mov	r2, r0
 80017ba:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80017be:	4413      	add	r3, r2
 80017c0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    for (int i = 0; i < length && pos < sizeof(msg) - 3; i++) {
 80017c4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80017c8:	3301      	adds	r3, #1
 80017ca:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80017ce:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80017d2:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80017d6:	881b      	ldrh	r3, [r3, #0]
 80017d8:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 80017dc:	429a      	cmp	r2, r3
 80017de:	da03      	bge.n	80017e8 <PrintReceivedPacket+0x100>
 80017e0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80017e4:	2bfc      	cmp	r3, #252	@ 0xfc
 80017e6:	d9d2      	bls.n	800178e <PrintReceivedPacket+0xa6>
    }

    msg[pos++] = '\r';
 80017e8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80017ec:	1c5a      	adds	r2, r3, #1
 80017ee:	f8c7 2134 	str.w	r2, [r7, #308]	@ 0x134
 80017f2:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80017f6:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 80017fa:	210d      	movs	r1, #13
 80017fc:	54d1      	strb	r1, [r2, r3]
    msg[pos++] = '\n';
 80017fe:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001802:	1c5a      	adds	r2, r3, #1
 8001804:	f8c7 2134 	str.w	r2, [r7, #308]	@ 0x134
 8001808:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800180c:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001810:	210a      	movs	r1, #10
 8001812:	54d1      	strb	r1, [r2, r3]
    msg[pos] = '\0';
 8001814:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8001818:	f5a3 7286 	sub.w	r2, r3, #268	@ 0x10c
 800181c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001820:	4413      	add	r3, r2
 8001822:	2200      	movs	r2, #0
 8001824:	701a      	strb	r2, [r3, #0]

    HAL_UART_Transmit(&huart6, (uint8_t*)msg, pos, HAL_MAX_DELAY);
 8001826:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800182a:	b29a      	uxth	r2, r3
 800182c:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8001830:	f04f 33ff 	mov.w	r3, #4294967295
 8001834:	4806      	ldr	r0, [pc, #24]	@ (8001850 <PrintReceivedPacket+0x168>)
 8001836:	f00b fd4d 	bl	800d2d4 <HAL_UART_Transmit>
}
 800183a:	bf00      	nop
 800183c:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 8001840:	46bd      	mov	sp, r7
 8001842:	bd90      	pop	{r4, r7, pc}
 8001844:	2000025c 	.word	0x2000025c
 8001848:	080134c0 	.word	0x080134c0
 800184c:	080134d4 	.word	0x080134d4
 8001850:	20000400 	.word	0x20000400

08001854 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001854:	b5b0      	push	{r4, r5, r7, lr}
 8001856:	b088      	sub	sp, #32
 8001858:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800185a:	f001 f9a3 	bl	8002ba4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800185e:	f000 f87b 	bl	8001958 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001862:	f000 fb5d 	bl	8001f20 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001866:	f000 fa77 	bl	8001d58 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800186a:	f000 fac1 	bl	8001df0 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800186e:	f000 f8eb 	bl	8001a48 <MX_ADC1_Init>
  MX_USART6_UART_Init();
 8001872:	f000 fb09 	bl	8001e88 <MX_USART6_UART_Init>
  MX_TIM2_Init();
 8001876:	f000 fa21 	bl	8001cbc <MX_TIM2_Init>
  MX_RTC_Init();
 800187a:	f000 f993 	bl	8001ba4 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, &rxByte1, 1);
 800187e:	2201      	movs	r2, #1
 8001880:	492a      	ldr	r1, [pc, #168]	@ (800192c <main+0xd8>)
 8001882:	482b      	ldr	r0, [pc, #172]	@ (8001930 <main+0xdc>)
 8001884:	f00b fdc4 	bl	800d410 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &rxByte, 1);
 8001888:	2201      	movs	r2, #1
 800188a:	492a      	ldr	r1, [pc, #168]	@ (8001934 <main+0xe0>)
 800188c:	482a      	ldr	r0, [pc, #168]	@ (8001938 <main+0xe4>)
 800188e:	f00b fdbf 	bl	800d410 <HAL_UART_Receive_IT>

  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK)
 8001892:	217f      	movs	r1, #127	@ 0x7f
 8001894:	4829      	ldr	r0, [pc, #164]	@ (800193c <main+0xe8>)
 8001896:	f003 f9c5 	bl	8004c24 <HAL_ADCEx_Calibration_Start>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <main+0x50>
  {
    Error_Handler();
 80018a0:	f000 fcac 	bl	80021fc <Error_Handler>
  }
  HAL_ADC_Start_IT(&hadc1);
 80018a4:	4825      	ldr	r0, [pc, #148]	@ (800193c <main+0xe8>)
 80018a6:	f001 fe67 	bl	8003578 <HAL_ADC_Start_IT>
  /*if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_dma_buffer, FFT_SIZE) != HAL_OK)
    {
        Error_Handler();
    }*/
  SCB->SHCSR &= ~(SCB_SHCSR_MEMFAULTENA_Msk);
 80018aa:	4b25      	ldr	r3, [pc, #148]	@ (8001940 <main+0xec>)
 80018ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ae:	4a24      	ldr	r2, [pc, #144]	@ (8001940 <main+0xec>)
 80018b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80018b4:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80018b6:	f3bf 8f4f 	dsb	sy
}
 80018ba:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80018bc:	f3bf 8f6f 	isb	sy
}
 80018c0:	bf00      	nop

        //Send_UID_UART2();
        //Request_And_Store_MID();
//        HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);

    if (arm_rfft_fast_init_f32(&fftInstance, FFT_SIZE) != ARM_MATH_SUCCESS) {
 80018c2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018c6:	481f      	ldr	r0, [pc, #124]	@ (8001944 <main+0xf0>)
 80018c8:	f00d fd72 	bl	800f3b0 <arm_rfft_fast_init_f32>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d012      	beq.n	80018f8 <main+0xa4>
        char msg[] = " FFT  \r\n";
 80018d2:	4b1d      	ldr	r3, [pc, #116]	@ (8001948 <main+0xf4>)
 80018d4:	1d3c      	adds	r4, r7, #4
 80018d6:	461d      	mov	r5, r3
 80018d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80018e0:	c403      	stmia	r4!, {r0, r1}
 80018e2:	8022      	strh	r2, [r4, #0]
 80018e4:	3402      	adds	r4, #2
 80018e6:	0c13      	lsrs	r3, r2, #16
 80018e8:	7023      	strb	r3, [r4, #0]
        HAL_UART_Transmit(&huart6, (uint8_t*)msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 80018ea:	1d39      	adds	r1, r7, #4
 80018ec:	f04f 33ff 	mov.w	r3, #4294967295
 80018f0:	221a      	movs	r2, #26
 80018f2:	4811      	ldr	r0, [pc, #68]	@ (8001938 <main+0xe4>)
 80018f4:	f00b fcee 	bl	800d2d4 <HAL_UART_Transmit>
    }
    HAL_TIM_Base_Start(&htim2);   // now_us()  
 80018f8:	4814      	ldr	r0, [pc, #80]	@ (800194c <main+0xf8>)
 80018fa:	f00b f841 	bl	800c980 <HAL_TIM_Base_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (HAL_GetTick() - last_tick >= 1800000UL) {  // 30
 80018fe:	f001 fa03 	bl	8002d08 <HAL_GetTick>
 8001902:	4602      	mov	r2, r0
 8001904:	4b12      	ldr	r3, [pc, #72]	@ (8001950 <main+0xfc>)
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	4a12      	ldr	r2, [pc, #72]	@ (8001954 <main+0x100>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d309      	bcc.n	8001924 <main+0xd0>
	      PA12_toggle_soft();
 8001910:	f7ff fbcc 	bl	80010ac <PA12_toggle_soft>
	      last_tick += 1800000UL; //  
 8001914:	4b0e      	ldr	r3, [pc, #56]	@ (8001950 <main+0xfc>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f503 13db 	add.w	r3, r3, #1794048	@ 0x1b6000
 800191c:	f503 53ba 	add.w	r3, r3, #5952	@ 0x1740
 8001920:	4a0b      	ldr	r2, [pc, #44]	@ (8001950 <main+0xfc>)
 8001922:	6013      	str	r3, [r2, #0]
	  }
	  Process_Ultra_Frame_Then_VI();
 8001924:	f7ff fe22 	bl	800156c <Process_Ultra_Frame_Then_VI>
	  if (HAL_GetTick() - last_tick >= 1800000UL) {  // 30
 8001928:	e7e9      	b.n	80018fe <main+0xaa>
 800192a:	bf00      	nop
 800192c:	200044b8 	.word	0x200044b8
 8001930:	200002d8 	.word	0x200002d8
 8001934:	200044b7 	.word	0x200044b7
 8001938:	20000400 	.word	0x20000400
 800193c:	200001f4 	.word	0x200001f4
 8001940:	e000ed00 	.word	0xe000ed00
 8001944:	20004494 	.word	0x20004494
 8001948:	080134dc 	.word	0x080134dc
 800194c:	2000028c 	.word	0x2000028c
 8001950:	200105ec 	.word	0x200105ec
 8001954:	001b7740 	.word	0x001b7740

08001958 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b09c      	sub	sp, #112	@ 0x70
 800195c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800195e:	f107 0320 	add.w	r3, r7, #32
 8001962:	2250      	movs	r2, #80	@ 0x50
 8001964:	2100      	movs	r1, #0
 8001966:	4618      	mov	r0, r3
 8001968:	f00f fdd5 	bl	8011516 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800196c:	f107 0308 	add.w	r3, r7, #8
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	605a      	str	r2, [r3, #4]
 8001976:	609a      	str	r2, [r3, #8]
 8001978:	60da      	str	r2, [r3, #12]
 800197a:	611a      	str	r2, [r3, #16]
 800197c:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800197e:	4b30      	ldr	r3, [pc, #192]	@ (8001a40 <SystemClock_Config+0xe8>)
 8001980:	691b      	ldr	r3, [r3, #16]
 8001982:	4a2f      	ldr	r2, [pc, #188]	@ (8001a40 <SystemClock_Config+0xe8>)
 8001984:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8001988:	6113      	str	r3, [r2, #16]
 800198a:	4b2d      	ldr	r3, [pc, #180]	@ (8001a40 <SystemClock_Config+0xe8>)
 800198c:	691b      	ldr	r3, [r3, #16]
 800198e:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8001992:	607b      	str	r3, [r7, #4]
 8001994:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001996:	bf00      	nop
 8001998:	4b29      	ldr	r3, [pc, #164]	@ (8001a40 <SystemClock_Config+0xe8>)
 800199a:	695b      	ldr	r3, [r3, #20]
 800199c:	f003 0308 	and.w	r3, r3, #8
 80019a0:	2b08      	cmp	r3, #8
 80019a2:	d1f9      	bne.n	8001998 <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE
 80019a4:	2319      	movs	r3, #25
 80019a6:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_CSI;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019a8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019ac:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80019ae:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80019b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 80019b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80019b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 80019ba:	2320      	movs	r3, #32
 80019bc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019be:	2302      	movs	r3, #2
 80019c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_CSI;
 80019c2:	2302      	movs	r3, #2
 80019c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80019c6:	2301      	movs	r3, #1
 80019c8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 125;
 80019ca:	237d      	movs	r3, #125	@ 0x7d
 80019cc:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80019ce:	2302      	movs	r3, #2
 80019d0:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80019d2:	2302      	movs	r3, #2
 80019d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80019d6:	2302      	movs	r3, #2
 80019d8:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_2;
 80019da:	2308      	movs	r3, #8
 80019dc:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80019de:	2300      	movs	r3, #0
 80019e0:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019e6:	f107 0320 	add.w	r3, r7, #32
 80019ea:	4618      	mov	r0, r3
 80019ec:	f004 fc80 	bl	80062f0 <HAL_RCC_OscConfig>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80019f6:	f000 fc01 	bl	80021fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019fa:	231f      	movs	r3, #31
 80019fc:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019fe:	2303      	movs	r3, #3
 8001a00:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a02:	2300      	movs	r3, #0
 8001a04:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a06:	2300      	movs	r3, #0
 8001a08:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a12:	f107 0308 	add.w	r3, r7, #8
 8001a16:	2105      	movs	r1, #5
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f005 f8a1 	bl	8006b60 <HAL_RCC_ClockConfig>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d001      	beq.n	8001a28 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001a24:	f000 fbea 	bl	80021fc <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8001a28:	4b06      	ldr	r3, [pc, #24]	@ (8001a44 <SystemClock_Config+0xec>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001a30:	4a04      	ldr	r2, [pc, #16]	@ (8001a44 <SystemClock_Config+0xec>)
 8001a32:	f043 0320 	orr.w	r3, r3, #32
 8001a36:	6013      	str	r3, [r2, #0]
}
 8001a38:	bf00      	nop
 8001a3a:	3770      	adds	r7, #112	@ 0x70
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	44020800 	.word	0x44020800
 8001a44:	40022000 	.word	0x40022000

08001a48 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b098      	sub	sp, #96	@ 0x60
 8001a4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a4e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a52:	2220      	movs	r2, #32
 8001a54:	2100      	movs	r1, #0
 8001a56:	4618      	mov	r0, r3
 8001a58:	f00f fd5d 	bl	8011516 <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001a5c:	1d3b      	adds	r3, r7, #4
 8001a5e:	223c      	movs	r2, #60	@ 0x3c
 8001a60:	2100      	movs	r1, #0
 8001a62:	4618      	mov	r0, r3
 8001a64:	f00f fd57 	bl	8011516 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001a68:	4b49      	ldr	r3, [pc, #292]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001a6a:	4a4a      	ldr	r2, [pc, #296]	@ (8001b94 <MX_ADC1_Init+0x14c>)
 8001a6c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001a6e:	4b48      	ldr	r3, [pc, #288]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a74:	4b46      	ldr	r3, [pc, #280]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a7a:	4b45      	ldr	r3, [pc, #276]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001a80:	4b43      	ldr	r3, [pc, #268]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001a82:	2201      	movs	r2, #1
 8001a84:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a86:	4b42      	ldr	r3, [pc, #264]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001a88:	2204      	movs	r2, #4
 8001a8a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001a8c:	4b40      	ldr	r3, [pc, #256]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001a92:	4b3f      	ldr	r3, [pc, #252]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001a94:	2201      	movs	r2, #1
 8001a96:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001a98:	4b3d      	ldr	r3, [pc, #244]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001a9a:	2201      	movs	r2, #1
 8001a9c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a9e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001aa6:	4b3a      	ldr	r3, [pc, #232]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001aac:	4b38      	ldr	r3, [pc, #224]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001ab2:	4b37      	ldr	r3, [pc, #220]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8001aba:	4b35      	ldr	r3, [pc, #212]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001ac0:	4b33      	ldr	r3, [pc, #204]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8001ac6:	4b32      	ldr	r3, [pc, #200]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001ace:	4830      	ldr	r0, [pc, #192]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001ad0:	f001 fbfe 	bl	80032d0 <HAL_ADC_Init>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8001ada:	f000 fb8f 	bl	80021fc <Error_Handler>
  }

  /** Disable Injected Queue
  */
  HAL_ADCEx_DisableInjectedQueue(&hadc1);
 8001ade:	482c      	ldr	r0, [pc, #176]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001ae0:	f004 f822 	bl	8005b28 <HAL_ADCEx_DisableInjectedQueue>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_18;
 8001ae4:	4b2c      	ldr	r3, [pc, #176]	@ (8001b98 <MX_ADC1_Init+0x150>)
 8001ae6:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ae8:	2306      	movs	r3, #6
 8001aea:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfig.SamplingTime = ADC_SAMPLETIME_6CYCLES_5;
 8001aec:	2301      	movs	r3, #1
 8001aee:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001af0:	237f      	movs	r3, #127	@ 0x7f
 8001af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001af4:	2304      	movs	r3, #4
 8001af6:	653b      	str	r3, [r7, #80]	@ 0x50
  sConfig.Offset = 0;
 8001af8:	2300      	movs	r3, #0
 8001afa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001afc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001b00:	4619      	mov	r1, r3
 8001b02:	4823      	ldr	r0, [pc, #140]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001b04:	f002 f8dc 	bl	8003cc0 <HAL_ADC_ConfigChannel>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <MX_ADC1_Init+0xca>
  {
    Error_Handler();
 8001b0e:	f000 fb75 	bl	80021fc <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_3;
 8001b12:	4b22      	ldr	r3, [pc, #136]	@ (8001b9c <MX_ADC1_Init+0x154>)
 8001b14:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001b16:	2309      	movs	r3, #9
 8001b18:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001b1e:	237f      	movs	r3, #127	@ 0x7f
 8001b20:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001b22:	2304      	movs	r3, #4
 8001b24:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedOffset = 0;
 8001b26:	2300      	movs	r3, #0
 8001b28:	61bb      	str	r3, [r7, #24]
  sConfigInjected.InjectedNbrOfConversion = 2;
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sConfigInjected.AutoInjectedConv = DISABLE;
 8001b34:	2300      	movs	r3, #0
 8001b36:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sConfigInjected.QueueInjectedContext = DISABLE;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sConfigInjected.ExternalTrigInjecConv = ADC_INJECTED_SOFTWARE_START;
 8001b40:	2300      	movs	r3, #0
 8001b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_NONE;
 8001b44:	2300      	movs	r3, #0
 8001b46:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigInjected.InjecOversamplingMode = ENABLE;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  sConfigInjected.InjecOversampling.Ratio = ADC_OVERSAMPLING_RATIO_2;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigInjected.InjecOversampling.RightBitShift = ADC_RIGHTBITSHIFT_1;
 8001b52:	2320      	movs	r3, #32
 8001b54:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001b56:	1d3b      	adds	r3, r7, #4
 8001b58:	4619      	mov	r1, r3
 8001b5a:	480d      	ldr	r0, [pc, #52]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001b5c:	f003 fae4 	bl	8005128 <HAL_ADCEx_InjectedConfigChannel>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <MX_ADC1_Init+0x122>
  {
    Error_Handler();
 8001b66:	f000 fb49 	bl	80021fc <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_5;
 8001b6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ba0 <MX_ADC1_Init+0x158>)
 8001b6c:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 8001b6e:	f240 130f 	movw	r3, #271	@ 0x10f
 8001b72:	60bb      	str	r3, [r7, #8]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 8001b74:	1d3b      	adds	r3, r7, #4
 8001b76:	4619      	mov	r1, r3
 8001b78:	4805      	ldr	r0, [pc, #20]	@ (8001b90 <MX_ADC1_Init+0x148>)
 8001b7a:	f003 fad5 	bl	8005128 <HAL_ADCEx_InjectedConfigChannel>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_ADC1_Init+0x140>
  {
    Error_Handler();
 8001b84:	f000 fb3a 	bl	80021fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b88:	bf00      	nop
 8001b8a:	3760      	adds	r7, #96	@ 0x60
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	200001f4 	.word	0x200001f4
 8001b94:	42028000 	.word	0x42028000
 8001b98:	4b840000 	.word	0x4b840000
 8001b9c:	0c900008 	.word	0x0c900008
 8001ba0:	14f00020 	.word	0x14f00020

08001ba4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b08e      	sub	sp, #56	@ 0x38
 8001ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
 8001baa:	f107 031c 	add.w	r3, r7, #28
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	605a      	str	r2, [r3, #4]
 8001bb4:	609a      	str	r2, [r3, #8]
 8001bb6:	60da      	str	r2, [r3, #12]
 8001bb8:	611a      	str	r2, [r3, #16]
 8001bba:	615a      	str	r2, [r3, #20]
 8001bbc:	619a      	str	r2, [r3, #24]
  RTC_TimeTypeDef sTime = {0};
 8001bbe:	f107 0308 	add.w	r3, r7, #8
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	601a      	str	r2, [r3, #0]
 8001bc6:	605a      	str	r2, [r3, #4]
 8001bc8:	609a      	str	r2, [r3, #8]
 8001bca:	60da      	str	r2, [r3, #12]
 8001bcc:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001bce:	2300      	movs	r3, #0
 8001bd0:	607b      	str	r3, [r7, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001bd2:	4b38      	ldr	r3, [pc, #224]	@ (8001cb4 <MX_RTC_Init+0x110>)
 8001bd4:	4a38      	ldr	r2, [pc, #224]	@ (8001cb8 <MX_RTC_Init+0x114>)
 8001bd6:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001bd8:	4b36      	ldr	r3, [pc, #216]	@ (8001cb4 <MX_RTC_Init+0x110>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001bde:	4b35      	ldr	r3, [pc, #212]	@ (8001cb4 <MX_RTC_Init+0x110>)
 8001be0:	227f      	movs	r2, #127	@ 0x7f
 8001be2:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001be4:	4b33      	ldr	r3, [pc, #204]	@ (8001cb4 <MX_RTC_Init+0x110>)
 8001be6:	22ff      	movs	r2, #255	@ 0xff
 8001be8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001bea:	4b32      	ldr	r3, [pc, #200]	@ (8001cb4 <MX_RTC_Init+0x110>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001bf0:	4b30      	ldr	r3, [pc, #192]	@ (8001cb4 <MX_RTC_Init+0x110>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001bf6:	4b2f      	ldr	r3, [pc, #188]	@ (8001cb4 <MX_RTC_Init+0x110>)
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001bfc:	4b2d      	ldr	r3, [pc, #180]	@ (8001cb4 <MX_RTC_Init+0x110>)
 8001bfe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c02:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001c04:	4b2b      	ldr	r3, [pc, #172]	@ (8001cb4 <MX_RTC_Init+0x110>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 8001c0a:	4b2a      	ldr	r3, [pc, #168]	@ (8001cb4 <MX_RTC_Init+0x110>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001c10:	4828      	ldr	r0, [pc, #160]	@ (8001cb4 <MX_RTC_Init+0x110>)
 8001c12:	f00a fac7 	bl	800c1a4 <HAL_RTC_Init>
 8001c16:	4603      	mov	r3, r0
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d001      	beq.n	8001c20 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001c1c:	f000 faee 	bl	80021fc <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 8001c20:	2300      	movs	r3, #0
 8001c22:	61fb      	str	r3, [r7, #28]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 8001c24:	2300      	movs	r3, #0
 8001c26:	62bb      	str	r3, [r7, #40]	@ 0x28
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 8001c30:	f107 031c 	add.w	r3, r7, #28
 8001c34:	4619      	mov	r1, r3
 8001c36:	481f      	ldr	r0, [pc, #124]	@ (8001cb4 <MX_RTC_Init+0x110>)
 8001c38:	f00a fe1c 	bl	800c874 <HAL_RTCEx_PrivilegeModeSet>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001c42:	f000 fadb 	bl	80021fc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001c46:	2300      	movs	r3, #0
 8001c48:	723b      	strb	r3, [r7, #8]
  sTime.Minutes = 0x0;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	727b      	strb	r3, [r7, #9]
  sTime.Seconds = 0x0;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	72bb      	strb	r3, [r7, #10]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001c52:	2300      	movs	r3, #0
 8001c54:	617b      	str	r3, [r7, #20]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001c56:	2300      	movs	r3, #0
 8001c58:	61bb      	str	r3, [r7, #24]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001c5a:	f107 0308 	add.w	r3, r7, #8
 8001c5e:	2201      	movs	r2, #1
 8001c60:	4619      	mov	r1, r3
 8001c62:	4814      	ldr	r0, [pc, #80]	@ (8001cb4 <MX_RTC_Init+0x110>)
 8001c64:	f00a fb20 	bl	800c2a8 <HAL_RTC_SetTime>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <MX_RTC_Init+0xce>
  {
    Error_Handler();
 8001c6e:	f000 fac5 	bl	80021fc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001c72:	2301      	movs	r3, #1
 8001c74:	713b      	strb	r3, [r7, #4]
  sDate.Month = RTC_MONTH_JANUARY;
 8001c76:	2301      	movs	r3, #1
 8001c78:	717b      	strb	r3, [r7, #5]
  sDate.Date = 0x1;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	71bb      	strb	r3, [r7, #6]
  sDate.Year = 0x0;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	71fb      	strb	r3, [r7, #7]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001c82:	1d3b      	adds	r3, r7, #4
 8001c84:	2201      	movs	r2, #1
 8001c86:	4619      	mov	r1, r3
 8001c88:	480a      	ldr	r0, [pc, #40]	@ (8001cb4 <MX_RTC_Init+0x110>)
 8001c8a:	f00a fc01 	bl	800c490 <HAL_RTC_SetDate>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d001      	beq.n	8001c98 <MX_RTC_Init+0xf4>
  {
    Error_Handler();
 8001c94:	f000 fab2 	bl	80021fc <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_DEFAULT) != HAL_OK)
 8001c98:	2200      	movs	r2, #0
 8001c9a:	2100      	movs	r1, #0
 8001c9c:	4805      	ldr	r0, [pc, #20]	@ (8001cb4 <MX_RTC_Init+0x110>)
 8001c9e:	f00a fdb3 	bl	800c808 <HAL_RTCEx_SetTimeStamp>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d001      	beq.n	8001cac <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001ca8:	f000 faa8 	bl	80021fc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001cac:	bf00      	nop
 8001cae:	3738      	adds	r7, #56	@ 0x38
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	2000025c 	.word	0x2000025c
 8001cb8:	44007800 	.word	0x44007800

08001cbc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b088      	sub	sp, #32
 8001cc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cc2:	f107 0310 	add.w	r3, r7, #16
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	605a      	str	r2, [r3, #4]
 8001ccc:	609a      	str	r2, [r3, #8]
 8001cce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cd0:	1d3b      	adds	r3, r7, #4
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	605a      	str	r2, [r3, #4]
 8001cd8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cda:	4b1e      	ldr	r3, [pc, #120]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001cdc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ce0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ce8:	4b1a      	ldr	r3, [pc, #104]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 276;
 8001cee:	4b19      	ldr	r3, [pc, #100]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001cf0:	f44f 728a 	mov.w	r2, #276	@ 0x114
 8001cf4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cf6:	4b17      	ldr	r3, [pc, #92]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cfc:	4b15      	ldr	r3, [pc, #84]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d02:	4814      	ldr	r0, [pc, #80]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001d04:	f00a fde4 	bl	800c8d0 <HAL_TIM_Base_Init>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001d0e:	f000 fa75 	bl	80021fc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d16:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d18:	f107 0310 	add.w	r3, r7, #16
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	480d      	ldr	r0, [pc, #52]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001d20:	f00a fed4 	bl	800cacc <HAL_TIM_ConfigClockSource>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d001      	beq.n	8001d2e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001d2a:	f000 fa67 	bl	80021fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001d2e:	2320      	movs	r3, #32
 8001d30:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d32:	2300      	movs	r3, #0
 8001d34:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d36:	1d3b      	adds	r3, r7, #4
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4806      	ldr	r0, [pc, #24]	@ (8001d54 <MX_TIM2_Init+0x98>)
 8001d3c:	f00b f9aa 	bl	800d094 <HAL_TIMEx_MasterConfigSynchronization>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001d46:	f000 fa59 	bl	80021fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d4a:	bf00      	nop
 8001d4c:	3720      	adds	r7, #32
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	2000028c 	.word	0x2000028c

08001d58 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d5c:	4b22      	ldr	r3, [pc, #136]	@ (8001de8 <MX_USART1_UART_Init+0x90>)
 8001d5e:	4a23      	ldr	r2, [pc, #140]	@ (8001dec <MX_USART1_UART_Init+0x94>)
 8001d60:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001d62:	4b21      	ldr	r3, [pc, #132]	@ (8001de8 <MX_USART1_UART_Init+0x90>)
 8001d64:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001d68:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d6a:	4b1f      	ldr	r3, [pc, #124]	@ (8001de8 <MX_USART1_UART_Init+0x90>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d70:	4b1d      	ldr	r3, [pc, #116]	@ (8001de8 <MX_USART1_UART_Init+0x90>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d76:	4b1c      	ldr	r3, [pc, #112]	@ (8001de8 <MX_USART1_UART_Init+0x90>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001de8 <MX_USART1_UART_Init+0x90>)
 8001d7e:	220c      	movs	r2, #12
 8001d80:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d82:	4b19      	ldr	r3, [pc, #100]	@ (8001de8 <MX_USART1_UART_Init+0x90>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d88:	4b17      	ldr	r3, [pc, #92]	@ (8001de8 <MX_USART1_UART_Init+0x90>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001d8e:	4b16      	ldr	r3, [pc, #88]	@ (8001de8 <MX_USART1_UART_Init+0x90>)
 8001d90:	2200      	movs	r2, #0
 8001d92:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001d94:	4b14      	ldr	r3, [pc, #80]	@ (8001de8 <MX_USART1_UART_Init+0x90>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d9a:	4b13      	ldr	r3, [pc, #76]	@ (8001de8 <MX_USART1_UART_Init+0x90>)
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001da0:	4811      	ldr	r0, [pc, #68]	@ (8001de8 <MX_USART1_UART_Init+0x90>)
 8001da2:	f00b fa47 	bl	800d234 <HAL_UART_Init>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001dac:	f000 fa26 	bl	80021fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001db0:	2100      	movs	r1, #0
 8001db2:	480d      	ldr	r0, [pc, #52]	@ (8001de8 <MX_USART1_UART_Init+0x90>)
 8001db4:	f00d f999 	bl	800f0ea <HAL_UARTEx_SetTxFifoThreshold>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d001      	beq.n	8001dc2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001dbe:	f000 fa1d 	bl	80021fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001dc2:	2100      	movs	r1, #0
 8001dc4:	4808      	ldr	r0, [pc, #32]	@ (8001de8 <MX_USART1_UART_Init+0x90>)
 8001dc6:	f00d f9ce 	bl	800f166 <HAL_UARTEx_SetRxFifoThreshold>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d001      	beq.n	8001dd4 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001dd0:	f000 fa14 	bl	80021fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001dd4:	4804      	ldr	r0, [pc, #16]	@ (8001de8 <MX_USART1_UART_Init+0x90>)
 8001dd6:	f00d f94f 	bl	800f078 <HAL_UARTEx_DisableFifoMode>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001de0:	f000 fa0c 	bl	80021fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001de4:	bf00      	nop
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	200002d8 	.word	0x200002d8
 8001dec:	40013800 	.word	0x40013800

08001df0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001df4:	4b22      	ldr	r3, [pc, #136]	@ (8001e80 <MX_USART2_UART_Init+0x90>)
 8001df6:	4a23      	ldr	r2, [pc, #140]	@ (8001e84 <MX_USART2_UART_Init+0x94>)
 8001df8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001dfa:	4b21      	ldr	r3, [pc, #132]	@ (8001e80 <MX_USART2_UART_Init+0x90>)
 8001dfc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001e00:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001e02:	4b1f      	ldr	r3, [pc, #124]	@ (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001e08:	4b1d      	ldr	r3, [pc, #116]	@ (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001e0e:	4b1c      	ldr	r3, [pc, #112]	@ (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001e14:	4b1a      	ldr	r3, [pc, #104]	@ (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e16:	220c      	movs	r2, #12
 8001e18:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e1a:	4b19      	ldr	r3, [pc, #100]	@ (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e20:	4b17      	ldr	r3, [pc, #92]	@ (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e26:	4b16      	ldr	r3, [pc, #88]	@ (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001e2c:	4b14      	ldr	r3, [pc, #80]	@ (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e32:	4b13      	ldr	r3, [pc, #76]	@ (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001e38:	4811      	ldr	r0, [pc, #68]	@ (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e3a:	f00b f9fb 	bl	800d234 <HAL_UART_Init>
 8001e3e:	4603      	mov	r3, r0
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d001      	beq.n	8001e48 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001e44:	f000 f9da 	bl	80021fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e48:	2100      	movs	r1, #0
 8001e4a:	480d      	ldr	r0, [pc, #52]	@ (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e4c:	f00d f94d 	bl	800f0ea <HAL_UARTEx_SetTxFifoThreshold>
 8001e50:	4603      	mov	r3, r0
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d001      	beq.n	8001e5a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001e56:	f000 f9d1 	bl	80021fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	4808      	ldr	r0, [pc, #32]	@ (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e5e:	f00d f982 	bl	800f166 <HAL_UARTEx_SetRxFifoThreshold>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d001      	beq.n	8001e6c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001e68:	f000 f9c8 	bl	80021fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001e6c:	4804      	ldr	r0, [pc, #16]	@ (8001e80 <MX_USART2_UART_Init+0x90>)
 8001e6e:	f00d f903 	bl	800f078 <HAL_UARTEx_DisableFifoMode>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001e78:	f000 f9c0 	bl	80021fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001e7c:	bf00      	nop
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	2000036c 	.word	0x2000036c
 8001e84:	40004400 	.word	0x40004400

08001e88 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001e8c:	4b22      	ldr	r3, [pc, #136]	@ (8001f18 <MX_USART6_UART_Init+0x90>)
 8001e8e:	4a23      	ldr	r2, [pc, #140]	@ (8001f1c <MX_USART6_UART_Init+0x94>)
 8001e90:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001e92:	4b21      	ldr	r3, [pc, #132]	@ (8001f18 <MX_USART6_UART_Init+0x90>)
 8001e94:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e98:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001e9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001f18 <MX_USART6_UART_Init+0x90>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8001f18 <MX_USART6_UART_Init+0x90>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001ea6:	4b1c      	ldr	r3, [pc, #112]	@ (8001f18 <MX_USART6_UART_Init+0x90>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001eac:	4b1a      	ldr	r3, [pc, #104]	@ (8001f18 <MX_USART6_UART_Init+0x90>)
 8001eae:	220c      	movs	r2, #12
 8001eb0:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eb2:	4b19      	ldr	r3, [pc, #100]	@ (8001f18 <MX_USART6_UART_Init+0x90>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001eb8:	4b17      	ldr	r3, [pc, #92]	@ (8001f18 <MX_USART6_UART_Init+0x90>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ebe:	4b16      	ldr	r3, [pc, #88]	@ (8001f18 <MX_USART6_UART_Init+0x90>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ec4:	4b14      	ldr	r3, [pc, #80]	@ (8001f18 <MX_USART6_UART_Init+0x90>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001eca:	4b13      	ldr	r3, [pc, #76]	@ (8001f18 <MX_USART6_UART_Init+0x90>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001ed0:	4811      	ldr	r0, [pc, #68]	@ (8001f18 <MX_USART6_UART_Init+0x90>)
 8001ed2:	f00b f9af 	bl	800d234 <HAL_UART_Init>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 8001edc:	f000 f98e 	bl	80021fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	480d      	ldr	r0, [pc, #52]	@ (8001f18 <MX_USART6_UART_Init+0x90>)
 8001ee4:	f00d f901 	bl	800f0ea <HAL_UARTEx_SetTxFifoThreshold>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 8001eee:	f000 f985 	bl	80021fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	4808      	ldr	r0, [pc, #32]	@ (8001f18 <MX_USART6_UART_Init+0x90>)
 8001ef6:	f00d f936 	bl	800f166 <HAL_UARTEx_SetRxFifoThreshold>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 8001f00:	f000 f97c 	bl	80021fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 8001f04:	4804      	ldr	r0, [pc, #16]	@ (8001f18 <MX_USART6_UART_Init+0x90>)
 8001f06:	f00d f8b7 	bl	800f078 <HAL_UARTEx_DisableFifoMode>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 8001f10:	f000 f974 	bl	80021fc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001f14:	bf00      	nop
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	20000400 	.word	0x20000400
 8001f1c:	40006400 	.word	0x40006400

08001f20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b08a      	sub	sp, #40	@ 0x28
 8001f24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f26:	f107 0314 	add.w	r3, r7, #20
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	601a      	str	r2, [r3, #0]
 8001f2e:	605a      	str	r2, [r3, #4]
 8001f30:	609a      	str	r2, [r3, #8]
 8001f32:	60da      	str	r2, [r3, #12]
 8001f34:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f36:	4b3c      	ldr	r3, [pc, #240]	@ (8002028 <MX_GPIO_Init+0x108>)
 8001f38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f3c:	4a3a      	ldr	r2, [pc, #232]	@ (8002028 <MX_GPIO_Init+0x108>)
 8001f3e:	f043 0304 	orr.w	r3, r3, #4
 8001f42:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f46:	4b38      	ldr	r3, [pc, #224]	@ (8002028 <MX_GPIO_Init+0x108>)
 8001f48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f4c:	f003 0304 	and.w	r3, r3, #4
 8001f50:	613b      	str	r3, [r7, #16]
 8001f52:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f54:	4b34      	ldr	r3, [pc, #208]	@ (8002028 <MX_GPIO_Init+0x108>)
 8001f56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f5a:	4a33      	ldr	r2, [pc, #204]	@ (8002028 <MX_GPIO_Init+0x108>)
 8001f5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f60:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f64:	4b30      	ldr	r3, [pc, #192]	@ (8002028 <MX_GPIO_Init+0x108>)
 8001f66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f6e:	60fb      	str	r3, [r7, #12]
 8001f70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f72:	4b2d      	ldr	r3, [pc, #180]	@ (8002028 <MX_GPIO_Init+0x108>)
 8001f74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f78:	4a2b      	ldr	r2, [pc, #172]	@ (8002028 <MX_GPIO_Init+0x108>)
 8001f7a:	f043 0301 	orr.w	r3, r3, #1
 8001f7e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001f82:	4b29      	ldr	r3, [pc, #164]	@ (8002028 <MX_GPIO_Init+0x108>)
 8001f84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f88:	f003 0301 	and.w	r3, r3, #1
 8001f8c:	60bb      	str	r3, [r7, #8]
 8001f8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f90:	4b25      	ldr	r3, [pc, #148]	@ (8002028 <MX_GPIO_Init+0x108>)
 8001f92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001f96:	4a24      	ldr	r2, [pc, #144]	@ (8002028 <MX_GPIO_Init+0x108>)
 8001f98:	f043 0302 	orr.w	r3, r3, #2
 8001f9c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001fa0:	4b21      	ldr	r3, [pc, #132]	@ (8002028 <MX_GPIO_Init+0x108>)
 8001fa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	607b      	str	r3, [r7, #4]
 8001fac:	687b      	ldr	r3, [r7, #4]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001fae:	2200      	movs	r2, #0
 8001fb0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001fb4:	481d      	ldr	r0, [pc, #116]	@ (800202c <MX_GPIO_Init+0x10c>)
 8001fb6:	f004 f973 	bl	80062a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001fba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fcc:	f107 0314 	add.w	r3, r7, #20
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	4816      	ldr	r0, [pc, #88]	@ (800202c <MX_GPIO_Init+0x10c>)
 8001fd4:	f004 f806 	bl	8005fe4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001fd8:	2310      	movs	r3, #16
 8001fda:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe4:	f107 0314 	add.w	r3, r7, #20
 8001fe8:	4619      	mov	r1, r3
 8001fea:	4810      	ldr	r0, [pc, #64]	@ (800202c <MX_GPIO_Init+0x10c>)
 8001fec:	f003 fffa 	bl	8005fe4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001ff0:	2340      	movs	r3, #64	@ 0x40
 8001ff2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ffc:	f107 0314 	add.w	r3, r7, #20
 8002000:	4619      	mov	r1, r3
 8002002:	480a      	ldr	r0, [pc, #40]	@ (800202c <MX_GPIO_Init+0x10c>)
 8002004:	f003 ffee 	bl	8005fe4 <HAL_GPIO_Init>

	GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002008:	2302      	movs	r3, #2
 800200a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800200c:	2303      	movs	r3, #3
 800200e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002010:	2300      	movs	r3, #0
 8002012:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002014:	f107 0314 	add.w	r3, r7, #20
 8002018:	4619      	mov	r1, r3
 800201a:	4805      	ldr	r0, [pc, #20]	@ (8002030 <MX_GPIO_Init+0x110>)
 800201c:	f003 ffe2 	bl	8005fe4 <HAL_GPIO_Init>


  /* USER CODE END MX_GPIO_Init_2 */
}
 8002020:	bf00      	nop
 8002022:	3728      	adds	r7, #40	@ 0x28
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	44020c00 	.word	0x44020c00
 800202c:	42020000 	.word	0x42020000
 8002030:	42020400 	.word	0x42020400

08002034 <ExtractFullFFT>:
    adc_index = 0;
    adc_done = 0;
    HAL_ADC_Start_IT(&hadc1);
}

void ExtractFullFFT(FftData_t *dest) {
 8002034:	b580      	push	{r7, lr}
 8002036:	b088      	sub	sp, #32
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
    // DC Offset 
    float32_t mean = 0.0f;
 800203c:	f04f 0300 	mov.w	r3, #0
 8002040:	61fb      	str	r3, [r7, #28]
    int max_bin = FFT_SIZE / 2;
 8002042:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002046:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < FFT_SIZE; i++) mean += inputSignal[i];
 8002048:	2300      	movs	r3, #0
 800204a:	61bb      	str	r3, [r7, #24]
 800204c:	e00e      	b.n	800206c <ExtractFullFFT+0x38>
 800204e:	4a39      	ldr	r2, [pc, #228]	@ (8002134 <ExtractFullFFT+0x100>)
 8002050:	69bb      	ldr	r3, [r7, #24]
 8002052:	009b      	lsls	r3, r3, #2
 8002054:	4413      	add	r3, r2
 8002056:	edd3 7a00 	vldr	s15, [r3]
 800205a:	ed97 7a07 	vldr	s14, [r7, #28]
 800205e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002062:	edc7 7a07 	vstr	s15, [r7, #28]
 8002066:	69bb      	ldr	r3, [r7, #24]
 8002068:	3301      	adds	r3, #1
 800206a:	61bb      	str	r3, [r7, #24]
 800206c:	69bb      	ldr	r3, [r7, #24]
 800206e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002072:	dbec      	blt.n	800204e <ExtractFullFFT+0x1a>
    mean /= FFT_SIZE;
 8002074:	ed97 7a07 	vldr	s14, [r7, #28]
 8002078:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8002138 <ExtractFullFFT+0x104>
 800207c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002080:	edc7 7a07 	vstr	s15, [r7, #28]
    for (int i = 0; i < FFT_SIZE; i++) inputSignal[i] -= mean;
 8002084:	2300      	movs	r3, #0
 8002086:	617b      	str	r3, [r7, #20]
 8002088:	e012      	b.n	80020b0 <ExtractFullFFT+0x7c>
 800208a:	4a2a      	ldr	r2, [pc, #168]	@ (8002134 <ExtractFullFFT+0x100>)
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	4413      	add	r3, r2
 8002092:	ed93 7a00 	vldr	s14, [r3]
 8002096:	edd7 7a07 	vldr	s15, [r7, #28]
 800209a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800209e:	4a25      	ldr	r2, [pc, #148]	@ (8002134 <ExtractFullFFT+0x100>)
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	4413      	add	r3, r2
 80020a6:	edc3 7a00 	vstr	s15, [r3]
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	3301      	adds	r3, #1
 80020ae:	617b      	str	r3, [r7, #20]
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020b6:	dbe8      	blt.n	800208a <ExtractFullFFT+0x56>

    // FFT 
    processFFT(inputSignal, outputSignal, magnitude);
 80020b8:	4a20      	ldr	r2, [pc, #128]	@ (800213c <ExtractFullFFT+0x108>)
 80020ba:	4921      	ldr	r1, [pc, #132]	@ (8002140 <ExtractFullFFT+0x10c>)
 80020bc:	481d      	ldr	r0, [pc, #116]	@ (8002134 <ExtractFullFFT+0x100>)
 80020be:	f7fe ffdd 	bl	800107c <processFFT>
    //  
    /*for (int i = 0; i < FFT_SIZE / 2; i++) {  //  : FFT_SIZE / 2   
        dest[i].freq = (uint16_t)((i * SAMPLING_RATE) / FFT_SIZE);
        dest[i].amplitude = magnitude[i];
    }*/
    for (int i = 0; i < FFT_SIZE / 2; i++) {
 80020c2:	2300      	movs	r3, #0
 80020c4:	613b      	str	r3, [r7, #16]
 80020c6:	e02a      	b.n	800211e <ExtractFullFFT+0xea>
            float freq = (float)(i * SAMPLING_RATE) / FFT_SIZE;
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	ee07 3a90 	vmov	s15, r3
 80020ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020d2:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8002144 <ExtractFullFFT+0x110>
 80020d6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80020da:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8002138 <ExtractFullFFT+0x104>
 80020de:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020e2:	edc7 7a02 	vstr	s15, [r7, #8]
            if (freq > SAMPLING_RATE / 2.0f) break;
 80020e6:	edd7 7a02 	vldr	s15, [r7, #8]
 80020ea:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002148 <ExtractFullFFT+0x114>
 80020ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f6:	dc17      	bgt.n	8002128 <ExtractFullFFT+0xf4>

            dest[i].freq = freq;
 80020f8:	693b      	ldr	r3, [r7, #16]
 80020fa:	00db      	lsls	r3, r3, #3
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	4413      	add	r3, r2
 8002100:	68ba      	ldr	r2, [r7, #8]
 8002102:	601a      	str	r2, [r3, #0]
            dest[i].amplitude = magnitude[i]; /*/ (FFT_SIZE / 2);*/  //    
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	00db      	lsls	r3, r3, #3
 8002108:	687a      	ldr	r2, [r7, #4]
 800210a:	4413      	add	r3, r2
 800210c:	490b      	ldr	r1, [pc, #44]	@ (800213c <ExtractFullFFT+0x108>)
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	0092      	lsls	r2, r2, #2
 8002112:	440a      	add	r2, r1
 8002114:	6812      	ldr	r2, [r2, #0]
 8002116:	605a      	str	r2, [r3, #4]
    for (int i = 0; i < FFT_SIZE / 2; i++) {
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	3301      	adds	r3, #1
 800211c:	613b      	str	r3, [r7, #16]
 800211e:	693b      	ldr	r3, [r7, #16]
 8002120:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002124:	dbd0      	blt.n	80020c8 <ExtractFullFFT+0x94>
        }
}
 8002126:	e000      	b.n	800212a <ExtractFullFFT+0xf6>
            if (freq > SAMPLING_RATE / 2.0f) break;
 8002128:	bf00      	nop
}
 800212a:	bf00      	nop
 800212c:	3720      	adds	r7, #32
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	200065ec 	.word	0x200065ec
 8002138:	45800000 	.word	0x45800000
 800213c:	2000e5ec 	.word	0x2000e5ec
 8002140:	2000a5ec 	.word	0x2000a5ec
 8002144:	4967ef00 	.word	0x4967ef00
 8002148:	48e7ef00 	.word	0x48e7ef00

0800214c <Parse_AT_Response>:
    const char *cmd = "AT+MID?\r\n";
    HAL_UART_Transmit(&huart1, (uint8_t*)cmd, strlen(cmd), HAL_MAX_DELAY);

}

void Parse_AT_Response(const char* buffer) {
 800214c:	b580      	push	{r7, lr}
 800214e:	b092      	sub	sp, #72	@ 0x48
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
    // "AT+MID="    
    const char* mid_ptr = strstr(buffer, "AT+MID=");
 8002154:	4919      	ldr	r1, [pc, #100]	@ (80021bc <Parse_AT_Response+0x70>)
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f00f f9e5 	bl	8011526 <strstr>
 800215c:	6478      	str	r0, [r7, #68]	@ 0x44
    if (mid_ptr) {
 800215e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002160:	2b00      	cmp	r3, #0
 8002162:	d026      	beq.n	80021b2 <Parse_AT_Response+0x66>
        int mid = atoi(mid_ptr + 7);  // "AT+MID="   
 8002164:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002166:	3307      	adds	r3, #7
 8002168:	4618      	mov	r0, r3
 800216a:	f00e fa29 	bl	80105c0 <atoi>
 800216e:	6438      	str	r0, [r7, #64]	@ 0x40
        if (mid >= 0 && mid <= 65535) {
 8002170:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002172:	2b00      	cmp	r3, #0
 8002174:	db1d      	blt.n	80021b2 <Parse_AT_Response+0x66>
 8002176:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002178:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800217c:	da19      	bge.n	80021b2 <Parse_AT_Response+0x66>
            my_mid = (uint16_t)mid;
 800217e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002180:	b29a      	uxth	r2, r3
 8002182:	4b0f      	ldr	r3, [pc, #60]	@ (80021c0 <Parse_AT_Response+0x74>)
 8002184:	801a      	strh	r2, [r3, #0]
            //  
            char msg[50];
            snprintf(msg, sizeof(msg), "Parsed MID: %d\r\n", my_mid);
 8002186:	4b0e      	ldr	r3, [pc, #56]	@ (80021c0 <Parse_AT_Response+0x74>)
 8002188:	881b      	ldrh	r3, [r3, #0]
 800218a:	f107 000c 	add.w	r0, r7, #12
 800218e:	4a0d      	ldr	r2, [pc, #52]	@ (80021c4 <Parse_AT_Response+0x78>)
 8002190:	2132      	movs	r1, #50	@ 0x32
 8002192:	f00f f947 	bl	8011424 <sniprintf>
            HAL_UART_Transmit(&huart6, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002196:	f107 030c 	add.w	r3, r7, #12
 800219a:	4618      	mov	r0, r3
 800219c:	f7fe f878 	bl	8000290 <strlen>
 80021a0:	4603      	mov	r3, r0
 80021a2:	b29a      	uxth	r2, r3
 80021a4:	f107 010c 	add.w	r1, r7, #12
 80021a8:	f04f 33ff 	mov.w	r3, #4294967295
 80021ac:	4806      	ldr	r0, [pc, #24]	@ (80021c8 <Parse_AT_Response+0x7c>)
 80021ae:	f00b f891 	bl	800d2d4 <HAL_UART_Transmit>
        }
    }
}
 80021b2:	bf00      	nop
 80021b4:	3748      	adds	r7, #72	@ 0x48
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	08013550 	.word	0x08013550
 80021c0:	200045ea 	.word	0x200045ea
 80021c4:	08013558 	.word	0x08013558
 80021c8:	20000400 	.word	0x20000400

080021cc <Ultra_ResumeNextFrame>:
    ultra_frame_ready = false;
    ultra_sampling_paused = false;
    HAL_ADC_Start_IT(&hadc1);   // IN18  (Continuous=Enable )
}

void Ultra_ResumeNextFrame(void) {
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
    wr_idx = 0;
 80021d0:	4b06      	ldr	r3, [pc, #24]	@ (80021ec <Ultra_ResumeNextFrame+0x20>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	601a      	str	r2, [r3, #0]
    ultra_frame_ready = false;
 80021d6:	4b06      	ldr	r3, [pc, #24]	@ (80021f0 <Ultra_ResumeNextFrame+0x24>)
 80021d8:	2200      	movs	r2, #0
 80021da:	701a      	strb	r2, [r3, #0]
    ultra_sampling_paused = false;
 80021dc:	4b05      	ldr	r3, [pc, #20]	@ (80021f4 <Ultra_ResumeNextFrame+0x28>)
 80021de:	2200      	movs	r2, #0
 80021e0:	701a      	strb	r2, [r3, #0]
    HAL_ADC_Start_IT(&hadc1);
 80021e2:	4805      	ldr	r0, [pc, #20]	@ (80021f8 <Ultra_ResumeNextFrame+0x2c>)
 80021e4:	f001 f9c8 	bl	8003578 <HAL_ADC_Start_IT>
}
 80021e8:	bf00      	nop
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	200044b0 	.word	0x200044b0
 80021f0:	200044b4 	.word	0x200044b4
 80021f4:	200044b5 	.word	0x200044b5
 80021f8:	200001f4 	.word	0x200001f4

080021fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002200:	b672      	cpsid	i
}
 8002202:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_UART_Transmit(&huart6, (uint8_t *)"Error_Handler called\r\n", 23, HAL_MAX_DELAY);
 8002204:	f04f 33ff 	mov.w	r3, #4294967295
 8002208:	2217      	movs	r2, #23
 800220a:	4905      	ldr	r1, [pc, #20]	@ (8002220 <Error_Handler+0x24>)
 800220c:	4805      	ldr	r0, [pc, #20]	@ (8002224 <Error_Handler+0x28>)
 800220e:	f00b f861 	bl	800d2d4 <HAL_UART_Transmit>
	  HAL_Delay(500);
 8002212:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002216:	f000 fd83 	bl	8002d20 <HAL_Delay>
	  HAL_UART_Transmit(&huart6, (uint8_t *)"Error_Handler called\r\n", 23, HAL_MAX_DELAY);
 800221a:	bf00      	nop
 800221c:	e7f2      	b.n	8002204 <Error_Handler+0x8>
 800221e:	bf00      	nop
 8002220:	0801356c 	.word	0x0801356c
 8002224:	20000400 	.word	0x20000400

08002228 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE END MspInit 0 */

  /* System interrupt init*/

  /* Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral */
  HAL_PWREx_DisableUCPDDeadBattery();
 800222c:	f004 f850 	bl	80062d0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002230:	bf00      	nop
 8002232:	bd80      	pop	{r7, pc}

08002234 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b0ce      	sub	sp, #312	@ 0x138
 8002238:	af00      	add	r7, sp, #0
 800223a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800223e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002242:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002244:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 8002248:	2200      	movs	r2, #0
 800224a:	601a      	str	r2, [r3, #0]
 800224c:	605a      	str	r2, [r3, #4]
 800224e:	609a      	str	r2, [r3, #8]
 8002250:	60da      	str	r2, [r3, #12]
 8002252:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002254:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002258:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800225c:	4618      	mov	r0, r3
 800225e:	f44f 7384 	mov.w	r3, #264	@ 0x108
 8002262:	461a      	mov	r2, r3
 8002264:	2100      	movs	r1, #0
 8002266:	f00f f956 	bl	8011516 <memset>
  if(hadc->Instance==ADC1)
 800226a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800226e:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a75      	ldr	r2, [pc, #468]	@ (800244c <HAL_ADC_MspInit+0x218>)
 8002278:	4293      	cmp	r3, r2
 800227a:	f040 80e2 	bne.w	8002442 <HAL_ADC_MspInit+0x20e>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */
	  __HAL_RCC_GPDMA1_CLK_ENABLE();
 800227e:	4b74      	ldr	r3, [pc, #464]	@ (8002450 <HAL_ADC_MspInit+0x21c>)
 8002280:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002284:	4a72      	ldr	r2, [pc, #456]	@ (8002450 <HAL_ADC_MspInit+0x21c>)
 8002286:	f043 0301 	orr.w	r3, r3, #1
 800228a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800228e:	4b70      	ldr	r3, [pc, #448]	@ (8002450 <HAL_ADC_MspInit+0x21c>)
 8002290:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002294:	f003 0201 	and.w	r2, r3, #1
 8002298:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800229c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80022a0:	601a      	str	r2, [r3, #0]
 80022a2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80022a6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80022aa:	681b      	ldr	r3, [r3, #0]

	  // ADC DMA 
	  __HAL_LINKDMA(hadc, DMA_Handle, hdma_adc1);*/

	  // DMA IRQ  (,  )
	  HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 80022ac:	2200      	movs	r2, #0
 80022ae:	2100      	movs	r1, #0
 80022b0:	201b      	movs	r0, #27
 80022b2:	f003 fd19 	bl	8005ce8 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 80022b6:	201b      	movs	r0, #27
 80022b8:	f003 fd30 	bl	8005d1c <HAL_NVIC_EnableIRQ>
    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADCDAC;
 80022bc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80022c0:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80022c4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80022c8:	f04f 0300 	mov.w	r3, #0
 80022cc:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_HSE;
 80022d0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80022d4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80022d8:	2203      	movs	r2, #3
 80022da:	609a      	str	r2, [r3, #8]
    PeriphClkInitStruct.PLL2.PLL2M = 5;
 80022dc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80022e0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80022e4:	2205      	movs	r2, #5
 80022e6:	60da      	str	r2, [r3, #12]
    PeriphClkInitStruct.PLL2.PLL2N = 100;
 80022e8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80022ec:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80022f0:	2264      	movs	r2, #100	@ 0x64
 80022f2:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 80022f4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80022f8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80022fc:	2202      	movs	r2, #2
 80022fe:	615a      	str	r2, [r3, #20]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8002300:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002304:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002308:	2202      	movs	r2, #2
 800230a:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLL2.PLL2R = 23;
 800230c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002310:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002314:	2217      	movs	r2, #23
 8002316:	61da      	str	r2, [r3, #28]
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 8002318:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800231c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002320:	2208      	movs	r2, #8
 8002322:	621a      	str	r2, [r3, #32]
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
 8002324:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002328:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800232c:	2200      	movs	r2, #0
 800232e:	625a      	str	r2, [r3, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8002330:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002334:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002338:	2200      	movs	r2, #0
 800233a:	629a      	str	r2, [r3, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVR;
 800233c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002340:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002344:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8002348:	62da      	str	r2, [r3, #44]	@ 0x2c
    PeriphClkInitStruct.AdcDacClockSelection = RCC_ADCDACCLKSOURCE_PLL2R;
 800234a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800234e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002352:	2202      	movs	r2, #2
 8002354:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002358:	f107 0318 	add.w	r3, r7, #24
 800235c:	4618      	mov	r0, r3
 800235e:	f004 ff41 	bl	80071e4 <HAL_RCCEx_PeriphCLKConfig>
 8002362:	4603      	mov	r3, r0
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <HAL_ADC_MspInit+0x138>
    {
      Error_Handler();
 8002368:	f7ff ff48 	bl	80021fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800236c:	4b38      	ldr	r3, [pc, #224]	@ (8002450 <HAL_ADC_MspInit+0x21c>)
 800236e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002372:	4a37      	ldr	r2, [pc, #220]	@ (8002450 <HAL_ADC_MspInit+0x21c>)
 8002374:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002378:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800237c:	4b34      	ldr	r3, [pc, #208]	@ (8002450 <HAL_ADC_MspInit+0x21c>)
 800237e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002382:	f403 6280 	and.w	r2, r3, #1024	@ 0x400
 8002386:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800238a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800238e:	601a      	str	r2, [r3, #0]
 8002390:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8002394:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002398:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800239a:	4b2d      	ldr	r3, [pc, #180]	@ (8002450 <HAL_ADC_MspInit+0x21c>)
 800239c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023a0:	4a2b      	ldr	r2, [pc, #172]	@ (8002450 <HAL_ADC_MspInit+0x21c>)
 80023a2:	f043 0301 	orr.w	r3, r3, #1
 80023a6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80023aa:	4b29      	ldr	r3, [pc, #164]	@ (8002450 <HAL_ADC_MspInit+0x21c>)
 80023ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023b0:	f003 0201 	and.w	r2, r3, #1
 80023b4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80023b8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80023bc:	601a      	str	r2, [r3, #0]
 80023be:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80023c2:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80023c6:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023c8:	4b21      	ldr	r3, [pc, #132]	@ (8002450 <HAL_ADC_MspInit+0x21c>)
 80023ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023ce:	4a20      	ldr	r2, [pc, #128]	@ (8002450 <HAL_ADC_MspInit+0x21c>)
 80023d0:	f043 0302 	orr.w	r3, r3, #2
 80023d4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80023d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002450 <HAL_ADC_MspInit+0x21c>)
 80023da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023de:	f003 0202 	and.w	r2, r3, #2
 80023e2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80023e6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80023f0:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80023f4:	681b      	ldr	r3, [r3, #0]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_INP18
    PA6     ------> ADC1_INP3
    PB1     ------> ADC1_INP5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 80023f6:	2350      	movs	r3, #80	@ 0x50
 80023f8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023fc:	2303      	movs	r3, #3
 80023fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002402:	2300      	movs	r3, #0
 8002404:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002408:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800240c:	4619      	mov	r1, r3
 800240e:	4811      	ldr	r0, [pc, #68]	@ (8002454 <HAL_ADC_MspInit+0x220>)
 8002410:	f003 fde8 	bl	8005fe4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002414:	2302      	movs	r3, #2
 8002416:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800241a:	2303      	movs	r3, #3
 800241c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002420:	2300      	movs	r3, #0
 8002422:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002426:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800242a:	4619      	mov	r1, r3
 800242c:	480a      	ldr	r0, [pc, #40]	@ (8002458 <HAL_ADC_MspInit+0x224>)
 800242e:	f003 fdd9 	bl	8005fe4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8002432:	2200      	movs	r2, #0
 8002434:	2100      	movs	r1, #0
 8002436:	2025      	movs	r0, #37	@ 0x25
 8002438:	f003 fc56 	bl	8005ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 800243c:	2025      	movs	r0, #37	@ 0x25
 800243e:	f003 fc6d 	bl	8005d1c <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002442:	bf00      	nop
 8002444:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}
 800244c:	42028000 	.word	0x42028000
 8002450:	44020c00 	.word	0x44020c00
 8002454:	42020000 	.word	0x42020000
 8002458:	42020400 	.word	0x42020400

0800245c <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b0c6      	sub	sp, #280	@ 0x118
 8002460:	af00      	add	r7, sp, #0
 8002462:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002466:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800246a:	6018      	str	r0, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800246c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002470:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002474:	4618      	mov	r0, r3
 8002476:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800247a:	461a      	mov	r2, r3
 800247c:	2100      	movs	r1, #0
 800247e:	f00f f84a 	bl	8011516 <memset>
  if(hrtc->Instance==RTC)
 8002482:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002486:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a21      	ldr	r2, [pc, #132]	@ (8002514 <HAL_RTC_MspInit+0xb8>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d13a      	bne.n	800250a <HAL_RTC_MspInit+0xae>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002494:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002498:	f5a3 7184 	sub.w	r1, r3, #264	@ 0x108
 800249c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80024a0:	f04f 0300 	mov.w	r3, #0
 80024a4:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80024a8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80024ac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80024b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80024b4:	f8c3 20f4 	str.w	r2, [r3, #244]	@ 0xf4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80024b8:	f107 0310 	add.w	r3, r7, #16
 80024bc:	4618      	mov	r0, r3
 80024be:	f004 fe91 	bl	80071e4 <HAL_RCCEx_PeriphCLKConfig>
 80024c2:	4603      	mov	r3, r0
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d001      	beq.n	80024cc <HAL_RTC_MspInit+0x70>
    {
      Error_Handler();
 80024c8:	f7ff fe98 	bl	80021fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80024cc:	4b12      	ldr	r3, [pc, #72]	@ (8002518 <HAL_RTC_MspInit+0xbc>)
 80024ce:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80024d2:	4a11      	ldr	r2, [pc, #68]	@ (8002518 <HAL_RTC_MspInit+0xbc>)
 80024d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024d8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80024dc:	4b0e      	ldr	r3, [pc, #56]	@ (8002518 <HAL_RTC_MspInit+0xbc>)
 80024de:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80024e2:	4a0d      	ldr	r2, [pc, #52]	@ (8002518 <HAL_RTC_MspInit+0xbc>)
 80024e4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80024e8:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8
 80024ec:	4b0a      	ldr	r3, [pc, #40]	@ (8002518 <HAL_RTC_MspInit+0xbc>)
 80024ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80024f2:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80024f6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80024fa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80024fe:	601a      	str	r2, [r3, #0]
 8002500:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002504:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002508:	681b      	ldr	r3, [r3, #0]

    /* USER CODE END RTC_MspInit 1 */

  }

}
 800250a:	bf00      	nop
 800250c:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	44007800 	.word	0x44007800
 8002518:	44020c00 	.word	0x44020c00

0800251c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800252c:	d10e      	bne.n	800254c <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800252e:	4b0a      	ldr	r3, [pc, #40]	@ (8002558 <HAL_TIM_Base_MspInit+0x3c>)
 8002530:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002534:	4a08      	ldr	r2, [pc, #32]	@ (8002558 <HAL_TIM_Base_MspInit+0x3c>)
 8002536:	f043 0301 	orr.w	r3, r3, #1
 800253a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800253e:	4b06      	ldr	r3, [pc, #24]	@ (8002558 <HAL_TIM_Base_MspInit+0x3c>)
 8002540:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	60fb      	str	r3, [r7, #12]
 800254a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800254c:	bf00      	nop
 800254e:	3714      	adds	r7, #20
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr
 8002558:	44020c00 	.word	0x44020c00

0800255c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b0d0      	sub	sp, #320	@ 0x140
 8002560:	af00      	add	r7, sp, #0
 8002562:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002566:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800256a:	6018      	str	r0, [r3, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800256c:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8002570:	2200      	movs	r2, #0
 8002572:	601a      	str	r2, [r3, #0]
 8002574:	605a      	str	r2, [r3, #4]
 8002576:	609a      	str	r2, [r3, #8]
 8002578:	60da      	str	r2, [r3, #12]
 800257a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800257c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002580:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002584:	4618      	mov	r0, r3
 8002586:	f44f 7384 	mov.w	r3, #264	@ 0x108
 800258a:	461a      	mov	r2, r3
 800258c:	2100      	movs	r1, #0
 800258e:	f00e ffc2 	bl	8011516 <memset>
  if(huart->Instance==USART1)
 8002592:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002596:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	4aa6      	ldr	r2, [pc, #664]	@ (8002838 <HAL_UART_MspInit+0x2dc>)
 80025a0:	4293      	cmp	r3, r2
 80025a2:	d166      	bne.n	8002672 <HAL_UART_MspInit+0x116>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80025a4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80025a8:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 80025ac:	f04f 0201 	mov.w	r2, #1
 80025b0:	f04f 0300 	mov.w	r3, #0
 80025b4:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80025b8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80025bc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80025c0:	2200      	movs	r2, #0
 80025c2:	65da      	str	r2, [r3, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025c4:	f107 0320 	add.w	r3, r7, #32
 80025c8:	4618      	mov	r0, r3
 80025ca:	f004 fe0b 	bl	80071e4 <HAL_RCCEx_PeriphCLKConfig>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <HAL_UART_MspInit+0x7c>
    {
      Error_Handler();
 80025d4:	f7ff fe12 	bl	80021fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025d8:	4b98      	ldr	r3, [pc, #608]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 80025da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80025de:	4a97      	ldr	r2, [pc, #604]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 80025e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025e4:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80025e8:	4b94      	ldr	r3, [pc, #592]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 80025ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80025ee:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 80025f2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80025f6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002600:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002604:	681b      	ldr	r3, [r3, #0]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002606:	4b8d      	ldr	r3, [pc, #564]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 8002608:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800260c:	4a8b      	ldr	r2, [pc, #556]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 800260e:	f043 0302 	orr.w	r3, r3, #2
 8002612:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002616:	4b89      	ldr	r3, [pc, #548]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 8002618:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800261c:	f003 0202 	and.w	r2, r3, #2
 8002620:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002624:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002628:	601a      	str	r2, [r3, #0]
 800262a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800262e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002632:	681b      	ldr	r3, [r3, #0]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002634:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002638:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800263c:	2302      	movs	r3, #2
 800263e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002642:	2300      	movs	r3, #0
 8002644:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002648:	2300      	movs	r3, #0
 800264a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800264e:	2304      	movs	r3, #4
 8002650:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002654:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8002658:	4619      	mov	r1, r3
 800265a:	4879      	ldr	r0, [pc, #484]	@ (8002840 <HAL_UART_MspInit+0x2e4>)
 800265c:	f003 fcc2 	bl	8005fe4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002660:	2200      	movs	r2, #0
 8002662:	2100      	movs	r1, #0
 8002664:	203a      	movs	r0, #58	@ 0x3a
 8002666:	f003 fb3f 	bl	8005ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800266a:	203a      	movs	r0, #58	@ 0x3a
 800266c:	f003 fb56 	bl	8005d1c <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002670:	e0dc      	b.n	800282c <HAL_UART_MspInit+0x2d0>
  else if(huart->Instance==USART2)
 8002672:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002676:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	4a71      	ldr	r2, [pc, #452]	@ (8002844 <HAL_UART_MspInit+0x2e8>)
 8002680:	4293      	cmp	r3, r2
 8002682:	d165      	bne.n	8002750 <HAL_UART_MspInit+0x1f4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002684:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002688:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 800268c:	f04f 0202 	mov.w	r2, #2
 8002690:	f04f 0300 	mov.w	r3, #0
 8002694:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002698:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800269c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80026a0:	2200      	movs	r2, #0
 80026a2:	661a      	str	r2, [r3, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026a4:	f107 0320 	add.w	r3, r7, #32
 80026a8:	4618      	mov	r0, r3
 80026aa:	f004 fd9b 	bl	80071e4 <HAL_RCCEx_PeriphCLKConfig>
 80026ae:	4603      	mov	r3, r0
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d001      	beq.n	80026b8 <HAL_UART_MspInit+0x15c>
      Error_Handler();
 80026b4:	f7ff fda2 	bl	80021fc <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 80026b8:	4b60      	ldr	r3, [pc, #384]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 80026ba:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80026be:	4a5f      	ldr	r2, [pc, #380]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 80026c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026c4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80026c8:	4b5c      	ldr	r3, [pc, #368]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 80026ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80026ce:	f403 3200 	and.w	r2, r3, #131072	@ 0x20000
 80026d2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026d6:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80026e0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80026e4:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026e6:	4b55      	ldr	r3, [pc, #340]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 80026e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026ec:	4a53      	ldr	r2, [pc, #332]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 80026ee:	f043 0301 	orr.w	r3, r3, #1
 80026f2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80026f6:	4b51      	ldr	r3, [pc, #324]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 80026f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80026fc:	f003 0201 	and.w	r2, r3, #1
 8002700:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002704:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800270e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002712:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002714:	230c      	movs	r3, #12
 8002716:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800271a:	2302      	movs	r3, #2
 800271c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002720:	2300      	movs	r3, #0
 8002722:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002726:	2300      	movs	r3, #0
 8002728:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800272c:	2307      	movs	r3, #7
 800272e:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002732:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8002736:	4619      	mov	r1, r3
 8002738:	4843      	ldr	r0, [pc, #268]	@ (8002848 <HAL_UART_MspInit+0x2ec>)
 800273a:	f003 fc53 	bl	8005fe4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800273e:	2200      	movs	r2, #0
 8002740:	2100      	movs	r1, #0
 8002742:	203b      	movs	r0, #59	@ 0x3b
 8002744:	f003 fad0 	bl	8005ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002748:	203b      	movs	r0, #59	@ 0x3b
 800274a:	f003 fae7 	bl	8005d1c <HAL_NVIC_EnableIRQ>
}
 800274e:	e06d      	b.n	800282c <HAL_UART_MspInit+0x2d0>
  else if(huart->Instance==USART6)
 8002750:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002754:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a3b      	ldr	r2, [pc, #236]	@ (800284c <HAL_UART_MspInit+0x2f0>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d164      	bne.n	800282c <HAL_UART_MspInit+0x2d0>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002762:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8002766:	f5a3 7190 	sub.w	r1, r3, #288	@ 0x120
 800276a:	f04f 0220 	mov.w	r2, #32
 800276e:	f04f 0300 	mov.w	r3, #0
 8002772:	e9c1 2300 	strd	r2, r3, [r1]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK1;
 8002776:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800277a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800277e:	2200      	movs	r2, #0
 8002780:	671a      	str	r2, [r3, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002782:	f107 0320 	add.w	r3, r7, #32
 8002786:	4618      	mov	r0, r3
 8002788:	f004 fd2c 	bl	80071e4 <HAL_RCCEx_PeriphCLKConfig>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <HAL_UART_MspInit+0x23a>
      Error_Handler();
 8002792:	f7ff fd33 	bl	80021fc <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002796:	4b29      	ldr	r3, [pc, #164]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 8002798:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800279c:	4a27      	ldr	r2, [pc, #156]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 800279e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80027a2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80027a6:	4b25      	ldr	r3, [pc, #148]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 80027a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80027ac:	f003 7200 	and.w	r2, r3, #33554432	@ 0x2000000
 80027b0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80027b4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80027b8:	601a      	str	r2, [r3, #0]
 80027ba:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80027be:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80027c2:	681b      	ldr	r3, [r3, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80027c4:	4b1d      	ldr	r3, [pc, #116]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 80027c6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027ca:	4a1c      	ldr	r2, [pc, #112]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 80027cc:	f043 0304 	orr.w	r3, r3, #4
 80027d0:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80027d4:	4b19      	ldr	r3, [pc, #100]	@ (800283c <HAL_UART_MspInit+0x2e0>)
 80027d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80027da:	f003 0204 	and.w	r2, r3, #4
 80027de:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80027e2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80027ec:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80027f0:	681b      	ldr	r3, [r3, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80027f2:	23c0      	movs	r3, #192	@ 0xc0
 80027f4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f8:	2302      	movs	r3, #2
 80027fa:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027fe:	2300      	movs	r3, #0
 8002800:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002804:	2300      	movs	r3, #0
 8002806:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 800280a:	2307      	movs	r3, #7
 800280c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002810:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 8002814:	4619      	mov	r1, r3
 8002816:	480e      	ldr	r0, [pc, #56]	@ (8002850 <HAL_UART_MspInit+0x2f4>)
 8002818:	f003 fbe4 	bl	8005fe4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 800281c:	2200      	movs	r2, #0
 800281e:	2100      	movs	r1, #0
 8002820:	2055      	movs	r0, #85	@ 0x55
 8002822:	f003 fa61 	bl	8005ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002826:	2055      	movs	r0, #85	@ 0x55
 8002828:	f003 fa78 	bl	8005d1c <HAL_NVIC_EnableIRQ>
}
 800282c:	bf00      	nop
 800282e:	f507 77a0 	add.w	r7, r7, #320	@ 0x140
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40013800 	.word	0x40013800
 800283c:	44020c00 	.word	0x44020c00
 8002840:	42020400 	.word	0x42020400
 8002844:	40004400 	.word	0x40004400
 8002848:	42020000 	.word	0x42020000
 800284c:	40006400 	.word	0x40006400
 8002850:	42020800 	.word	0x42020800

08002854 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002854:	b480      	push	{r7}
 8002856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002858:	bf00      	nop
 800285a:	e7fd      	b.n	8002858 <NMI_Handler+0x4>

0800285c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800285c:	b480      	push	{r7}
 800285e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002860:	bf00      	nop
 8002862:	e7fd      	b.n	8002860 <HardFault_Handler+0x4>

08002864 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002864:	b480      	push	{r7}
 8002866:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002868:	bf00      	nop
 800286a:	e7fd      	b.n	8002868 <MemManage_Handler+0x4>

0800286c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002870:	bf00      	nop
 8002872:	e7fd      	b.n	8002870 <BusFault_Handler+0x4>

08002874 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002878:	bf00      	nop
 800287a:	e7fd      	b.n	8002878 <UsageFault_Handler+0x4>

0800287c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002880:	bf00      	nop
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800288a:	b480      	push	{r7}
 800288c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800288e:	bf00      	nop
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800289c:	bf00      	nop
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr

080028a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028a6:	b580      	push	{r7, lr}
 80028a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028aa:	f000 fa19 	bl	8002ce0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028ae:	bf00      	nop
 80028b0:	bd80      	pop	{r7, pc}
	...

080028b4 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80028b8:	4802      	ldr	r0, [pc, #8]	@ (80028c4 <ADC1_IRQHandler+0x10>)
 80028ba:	f000 ffd3 	bl	8003864 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80028be:	bf00      	nop
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	200001f4 	.word	0x200001f4

080028c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80028cc:	4802      	ldr	r0, [pc, #8]	@ (80028d8 <USART1_IRQHandler+0x10>)
 80028ce:	f00a fe01 	bl	800d4d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80028d2:	bf00      	nop
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	200002d8 	.word	0x200002d8

080028dc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80028dc:	b580      	push	{r7, lr}
 80028de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80028e0:	4802      	ldr	r0, [pc, #8]	@ (80028ec <USART2_IRQHandler+0x10>)
 80028e2:	f00a fdf7 	bl	800d4d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80028e6:	bf00      	nop
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	2000036c 	.word	0x2000036c

080028f0 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80028f4:	4802      	ldr	r0, [pc, #8]	@ (8002900 <USART6_IRQHandler+0x10>)
 80028f6:	f00a fded 	bl	800d4d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80028fa:	bf00      	nop
 80028fc:	bd80      	pop	{r7, pc}
 80028fe:	bf00      	nop
 8002900:	20000400 	.word	0x20000400

08002904 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0
  return 1;
 8002908:	2301      	movs	r3, #1
}
 800290a:	4618      	mov	r0, r3
 800290c:	46bd      	mov	sp, r7
 800290e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002912:	4770      	bx	lr

08002914 <_kill>:

int _kill(int pid, int sig)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800291e:	f00e fe73 	bl	8011608 <__errno>
 8002922:	4603      	mov	r3, r0
 8002924:	2216      	movs	r2, #22
 8002926:	601a      	str	r2, [r3, #0]
  return -1;
 8002928:	f04f 33ff 	mov.w	r3, #4294967295
}
 800292c:	4618      	mov	r0, r3
 800292e:	3708      	adds	r7, #8
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <_exit>:

void _exit (int status)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800293c:	f04f 31ff 	mov.w	r1, #4294967295
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	f7ff ffe7 	bl	8002914 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002946:	bf00      	nop
 8002948:	e7fd      	b.n	8002946 <_exit+0x12>

0800294a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800294a:	b580      	push	{r7, lr}
 800294c:	b086      	sub	sp, #24
 800294e:	af00      	add	r7, sp, #0
 8002950:	60f8      	str	r0, [r7, #12]
 8002952:	60b9      	str	r1, [r7, #8]
 8002954:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002956:	2300      	movs	r3, #0
 8002958:	617b      	str	r3, [r7, #20]
 800295a:	e00a      	b.n	8002972 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800295c:	f3af 8000 	nop.w
 8002960:	4601      	mov	r1, r0
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	1c5a      	adds	r2, r3, #1
 8002966:	60ba      	str	r2, [r7, #8]
 8002968:	b2ca      	uxtb	r2, r1
 800296a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	3301      	adds	r3, #1
 8002970:	617b      	str	r3, [r7, #20]
 8002972:	697a      	ldr	r2, [r7, #20]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	429a      	cmp	r2, r3
 8002978:	dbf0      	blt.n	800295c <_read+0x12>
  }

  return len;
 800297a:	687b      	ldr	r3, [r7, #4]
}
 800297c:	4618      	mov	r0, r3
 800297e:	3718      	adds	r7, #24
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}

08002984 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800298c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002990:	4618      	mov	r0, r3
 8002992:	370c      	adds	r7, #12
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr

0800299c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029ac:	605a      	str	r2, [r3, #4]
  return 0;
 80029ae:	2300      	movs	r3, #0
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ba:	4770      	bx	lr

080029bc <_isatty>:

int _isatty(int file)
{
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029c4:	2301      	movs	r3, #1
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr

080029d2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029d2:	b480      	push	{r7}
 80029d4:	b085      	sub	sp, #20
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	60f8      	str	r0, [r7, #12]
 80029da:	60b9      	str	r1, [r7, #8]
 80029dc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029de:	2300      	movs	r3, #0
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	3714      	adds	r7, #20
 80029e4:	46bd      	mov	sp, r7
 80029e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ea:	4770      	bx	lr

080029ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b086      	sub	sp, #24
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029f4:	4a14      	ldr	r2, [pc, #80]	@ (8002a48 <_sbrk+0x5c>)
 80029f6:	4b15      	ldr	r3, [pc, #84]	@ (8002a4c <_sbrk+0x60>)
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a00:	4b13      	ldr	r3, [pc, #76]	@ (8002a50 <_sbrk+0x64>)
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d102      	bne.n	8002a0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a08:	4b11      	ldr	r3, [pc, #68]	@ (8002a50 <_sbrk+0x64>)
 8002a0a:	4a12      	ldr	r2, [pc, #72]	@ (8002a54 <_sbrk+0x68>)
 8002a0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a0e:	4b10      	ldr	r3, [pc, #64]	@ (8002a50 <_sbrk+0x64>)
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	4413      	add	r3, r2
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d207      	bcs.n	8002a2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a1c:	f00e fdf4 	bl	8011608 <__errno>
 8002a20:	4603      	mov	r3, r0
 8002a22:	220c      	movs	r2, #12
 8002a24:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a26:	f04f 33ff 	mov.w	r3, #4294967295
 8002a2a:	e009      	b.n	8002a40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a2c:	4b08      	ldr	r3, [pc, #32]	@ (8002a50 <_sbrk+0x64>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a32:	4b07      	ldr	r3, [pc, #28]	@ (8002a50 <_sbrk+0x64>)
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	4413      	add	r3, r2
 8002a3a:	4a05      	ldr	r2, [pc, #20]	@ (8002a50 <_sbrk+0x64>)
 8002a3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a3e:	68fb      	ldr	r3, [r7, #12]
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3718      	adds	r7, #24
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	200a0000 	.word	0x200a0000
 8002a4c:	00000400 	.word	0x00000400
 8002a50:	20016658 	.word	0x20016658
 8002a54:	200167b0 	.word	0x200167b0

08002a58 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002a5e:	4b35      	ldr	r3, [pc, #212]	@ (8002b34 <SystemInit+0xdc>)
 8002a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a64:	4a33      	ldr	r2, [pc, #204]	@ (8002b34 <SystemInit+0xdc>)
 8002a66:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a6a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 8002a6e:	4b32      	ldr	r3, [pc, #200]	@ (8002b38 <SystemInit+0xe0>)
 8002a70:	2201      	movs	r2, #1
 8002a72:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 8002a74:	4b30      	ldr	r3, [pc, #192]	@ (8002b38 <SystemInit+0xe0>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8002a7a:	4b2f      	ldr	r3, [pc, #188]	@ (8002b38 <SystemInit+0xe0>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	621a      	str	r2, [r3, #32]

  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 8002a80:	4b2d      	ldr	r3, [pc, #180]	@ (8002b38 <SystemInit+0xe0>)
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	492c      	ldr	r1, [pc, #176]	@ (8002b38 <SystemInit+0xe0>)
 8002a86:	4b2d      	ldr	r3, [pc, #180]	@ (8002b3c <SystemInit+0xe4>)
 8002a88:	4013      	ands	r3, r2
 8002a8a:	600b      	str	r3, [r1, #0]
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 8002a8c:	4b2a      	ldr	r3, [pc, #168]	@ (8002b38 <SystemInit+0xe0>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 8002a92:	4b29      	ldr	r3, [pc, #164]	@ (8002b38 <SystemInit+0xe0>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
 8002a98:	4b27      	ldr	r3, [pc, #156]	@ (8002b38 <SystemInit+0xe0>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 8002a9e:	4b26      	ldr	r3, [pc, #152]	@ (8002b38 <SystemInit+0xe0>)
 8002aa0:	4a27      	ldr	r2, [pc, #156]	@ (8002b40 <SystemInit+0xe8>)
 8002aa2:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 8002aa4:	4b24      	ldr	r3, [pc, #144]	@ (8002b38 <SystemInit+0xe0>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8002aaa:	4b23      	ldr	r3, [pc, #140]	@ (8002b38 <SystemInit+0xe0>)
 8002aac:	4a24      	ldr	r2, [pc, #144]	@ (8002b40 <SystemInit+0xe8>)
 8002aae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8002ab0:	4b21      	ldr	r3, [pc, #132]	@ (8002b38 <SystemInit+0xe0>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	641a      	str	r2, [r3, #64]	@ 0x40
#if defined(RCC_CR_PLL3ON)
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280U;
 8002ab6:	4b20      	ldr	r3, [pc, #128]	@ (8002b38 <SystemInit+0xe0>)
 8002ab8:	4a21      	ldr	r2, [pc, #132]	@ (8002b40 <SystemInit+0xe8>)
 8002aba:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
 8002abc:	4b1e      	ldr	r3, [pc, #120]	@ (8002b38 <SystemInit+0xe0>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	649a      	str	r2, [r3, #72]	@ 0x48
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8002ac2:	4b1d      	ldr	r3, [pc, #116]	@ (8002b38 <SystemInit+0xe0>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	4a1c      	ldr	r2, [pc, #112]	@ (8002b38 <SystemInit+0xe0>)
 8002ac8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002acc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8002ace:	4b1a      	ldr	r3, [pc, #104]	@ (8002b38 <SystemInit+0xe0>)
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002ad4:	4b17      	ldr	r3, [pc, #92]	@ (8002b34 <SystemInit+0xdc>)
 8002ad6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002ada:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8002adc:	4b19      	ldr	r3, [pc, #100]	@ (8002b44 <SystemInit+0xec>)
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 8002ae4:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8002aec:	d003      	beq.n	8002af6 <SystemInit+0x9e>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002af4:	d117      	bne.n	8002b26 <SystemInit+0xce>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8002af6:	4b13      	ldr	r3, [pc, #76]	@ (8002b44 <SystemInit+0xec>)
 8002af8:	69db      	ldr	r3, [r3, #28]
 8002afa:	f003 0301 	and.w	r3, r3, #1
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d005      	beq.n	8002b0e <SystemInit+0xb6>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 8002b02:	4b10      	ldr	r3, [pc, #64]	@ (8002b44 <SystemInit+0xec>)
 8002b04:	4a10      	ldr	r2, [pc, #64]	@ (8002b48 <SystemInit+0xf0>)
 8002b06:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8002b08:	4b0e      	ldr	r3, [pc, #56]	@ (8002b44 <SystemInit+0xec>)
 8002b0a:	4a10      	ldr	r2, [pc, #64]	@ (8002b4c <SystemInit+0xf4>)
 8002b0c:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8002b0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002b44 <SystemInit+0xec>)
 8002b10:	69db      	ldr	r3, [r3, #28]
 8002b12:	4a0c      	ldr	r2, [pc, #48]	@ (8002b44 <SystemInit+0xec>)
 8002b14:	f043 0302 	orr.w	r3, r3, #2
 8002b18:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8002b1a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b44 <SystemInit+0xec>)
 8002b1c:	69db      	ldr	r3, [r3, #28]
 8002b1e:	4a09      	ldr	r2, [pc, #36]	@ (8002b44 <SystemInit+0xec>)
 8002b20:	f043 0301 	orr.w	r3, r3, #1
 8002b24:	61d3      	str	r3, [r2, #28]
  }
}
 8002b26:	bf00      	nop
 8002b28:	370c      	adds	r7, #12
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	e000ed00 	.word	0xe000ed00
 8002b38:	44020c00 	.word	0x44020c00
 8002b3c:	eae2eae3 	.word	0xeae2eae3
 8002b40:	01010280 	.word	0x01010280
 8002b44:	40022000 	.word	0x40022000
 8002b48:	08192a3b 	.word	0x08192a3b
 8002b4c:	4c5d6e7f 	.word	0x4c5d6e7f

08002b50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8002b50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002b88 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002b54:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002b56:	e003      	b.n	8002b60 <LoopCopyDataInit>

08002b58 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002b58:	4b0c      	ldr	r3, [pc, #48]	@ (8002b8c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002b5a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002b5c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002b5e:	3104      	adds	r1, #4

08002b60 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002b60:	480b      	ldr	r0, [pc, #44]	@ (8002b90 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002b62:	4b0c      	ldr	r3, [pc, #48]	@ (8002b94 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002b64:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002b66:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002b68:	d3f6      	bcc.n	8002b58 <CopyDataInit>
	ldr	r2, =_sbss
 8002b6a:	4a0b      	ldr	r2, [pc, #44]	@ (8002b98 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002b6c:	e002      	b.n	8002b74 <LoopFillZerobss>

08002b6e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002b6e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002b70:	f842 3b04 	str.w	r3, [r2], #4

08002b74 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002b74:	4b09      	ldr	r3, [pc, #36]	@ (8002b9c <LoopForever+0x16>)
	cmp	r2, r3
 8002b76:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002b78:	d3f9      	bcc.n	8002b6e <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002b7a:	f7ff ff6d 	bl	8002a58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b7e:	f00e fd49 	bl	8011614 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002b82:	f7fe fe67 	bl	8001854 <main>

08002b86 <LoopForever>:

LoopForever:
    b LoopForever
 8002b86:	e7fe      	b.n	8002b86 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8002b88:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8002b8c:	08030db0 	.word	0x08030db0
	ldr	r0, =_sdata
 8002b90:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002b94:	200001d8 	.word	0x200001d8
	ldr	r2, =_sbss
 8002b98:	200001d8 	.word	0x200001d8
	ldr	r3, = _ebss
 8002b9c:	200167ac 	.word	0x200167ac

08002ba0 <ADC2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002ba0:	e7fe      	b.n	8002ba0 <ADC2_IRQHandler>
	...

08002ba4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ba8:	2003      	movs	r0, #3
 8002baa:	f003 f892 	bl	8005cd2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002bae:	f004 f98f 	bl	8006ed0 <HAL_RCC_GetSysClockFreq>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8002be8 <HAL_Init+0x44>)
 8002bb6:	6a1b      	ldr	r3, [r3, #32]
 8002bb8:	f003 030f 	and.w	r3, r3, #15
 8002bbc:	490b      	ldr	r1, [pc, #44]	@ (8002bec <HAL_Init+0x48>)
 8002bbe:	5ccb      	ldrb	r3, [r1, r3]
 8002bc0:	fa22 f303 	lsr.w	r3, r2, r3
 8002bc4:	4a0a      	ldr	r2, [pc, #40]	@ (8002bf0 <HAL_Init+0x4c>)
 8002bc6:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002bc8:	2004      	movs	r0, #4
 8002bca:	f003 f8d7 	bl	8005d7c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002bce:	200f      	movs	r0, #15
 8002bd0:	f000 f810 	bl	8002bf4 <HAL_InitTick>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d001      	beq.n	8002bde <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8002bda:	2301      	movs	r3, #1
 8002bdc:	e002      	b.n	8002be4 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8002bde:	f7ff fb23 	bl	8002228 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002be2:	2300      	movs	r3, #0
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	bd80      	pop	{r7, pc}
 8002be8:	44020c00 	.word	0x44020c00
 8002bec:	08013584 	.word	0x08013584
 8002bf0:	20000004 	.word	0x20000004

08002bf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8002c00:	4b33      	ldr	r3, [pc, #204]	@ (8002cd0 <HAL_InitTick+0xdc>)
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d101      	bne.n	8002c0c <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	e05c      	b.n	8002cc6 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8002c0c:	4b31      	ldr	r3, [pc, #196]	@ (8002cd4 <HAL_InitTick+0xe0>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0304 	and.w	r3, r3, #4
 8002c14:	2b04      	cmp	r3, #4
 8002c16:	d10c      	bne.n	8002c32 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8002c18:	4b2f      	ldr	r3, [pc, #188]	@ (8002cd8 <HAL_InitTick+0xe4>)
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	4b2c      	ldr	r3, [pc, #176]	@ (8002cd0 <HAL_InitTick+0xdc>)
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	4619      	mov	r1, r3
 8002c22:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c26:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c2e:	60fb      	str	r3, [r7, #12]
 8002c30:	e037      	b.n	8002ca2 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8002c32:	f003 f8fb 	bl	8005e2c <HAL_SYSTICK_GetCLKSourceConfig>
 8002c36:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d023      	beq.n	8002c86 <HAL_InitTick+0x92>
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d82d      	bhi.n	8002ca0 <HAL_InitTick+0xac>
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d003      	beq.n	8002c52 <HAL_InitTick+0x5e>
 8002c4a:	68bb      	ldr	r3, [r7, #8]
 8002c4c:	2b01      	cmp	r3, #1
 8002c4e:	d00d      	beq.n	8002c6c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8002c50:	e026      	b.n	8002ca0 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8002c52:	4b21      	ldr	r3, [pc, #132]	@ (8002cd8 <HAL_InitTick+0xe4>)
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	4b1e      	ldr	r3, [pc, #120]	@ (8002cd0 <HAL_InitTick+0xdc>)
 8002c58:	781b      	ldrb	r3, [r3, #0]
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002c60:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c68:	60fb      	str	r3, [r7, #12]
        break;
 8002c6a:	e01a      	b.n	8002ca2 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002c6c:	4b18      	ldr	r3, [pc, #96]	@ (8002cd0 <HAL_InitTick+0xdc>)
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	461a      	mov	r2, r3
 8002c72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c76:	fbb3 f3f2 	udiv	r3, r3, r2
 8002c7a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8002c7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c82:	60fb      	str	r3, [r7, #12]
        break;
 8002c84:	e00d      	b.n	8002ca2 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002c86:	4b12      	ldr	r3, [pc, #72]	@ (8002cd0 <HAL_InitTick+0xdc>)
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	461a      	mov	r2, r3
 8002c8c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c90:	fbb3 f3f2 	udiv	r3, r3, r2
 8002c94:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c9c:	60fb      	str	r3, [r7, #12]
        break;
 8002c9e:	e000      	b.n	8002ca2 <HAL_InitTick+0xae>
        break;
 8002ca0:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8002ca2:	68f8      	ldr	r0, [r7, #12]
 8002ca4:	f003 f848 	bl	8005d38 <HAL_SYSTICK_Config>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d001      	beq.n	8002cb2 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e009      	b.n	8002cc6 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	6879      	ldr	r1, [r7, #4]
 8002cb6:	f04f 30ff 	mov.w	r0, #4294967295
 8002cba:	f003 f815 	bl	8005ce8 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8002cbe:	4a07      	ldr	r2, [pc, #28]	@ (8002cdc <HAL_InitTick+0xe8>)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002cc4:	2300      	movs	r3, #0
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3710      	adds	r7, #16
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	2000000c 	.word	0x2000000c
 8002cd4:	e000e010 	.word	0xe000e010
 8002cd8:	20000004 	.word	0x20000004
 8002cdc:	20000008 	.word	0x20000008

08002ce0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ce4:	4b06      	ldr	r3, [pc, #24]	@ (8002d00 <HAL_IncTick+0x20>)
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	4b06      	ldr	r3, [pc, #24]	@ (8002d04 <HAL_IncTick+0x24>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4413      	add	r3, r2
 8002cf0:	4a04      	ldr	r2, [pc, #16]	@ (8002d04 <HAL_IncTick+0x24>)
 8002cf2:	6013      	str	r3, [r2, #0]
}
 8002cf4:	bf00      	nop
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	2000000c 	.word	0x2000000c
 8002d04:	2001665c 	.word	0x2001665c

08002d08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d0c:	4b03      	ldr	r3, [pc, #12]	@ (8002d1c <HAL_GetTick+0x14>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	2001665c 	.word	0x2001665c

08002d20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d28:	f7ff ffee 	bl	8002d08 <HAL_GetTick>
 8002d2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d38:	d005      	beq.n	8002d46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8002d64 <HAL_Delay+0x44>)
 8002d3c:	781b      	ldrb	r3, [r3, #0]
 8002d3e:	461a      	mov	r2, r3
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	4413      	add	r3, r2
 8002d44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d46:	bf00      	nop
 8002d48:	f7ff ffde 	bl	8002d08 <HAL_GetTick>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	1ad3      	subs	r3, r2, r3
 8002d52:	68fa      	ldr	r2, [r7, #12]
 8002d54:	429a      	cmp	r2, r3
 8002d56:	d8f7      	bhi.n	8002d48 <HAL_Delay+0x28>
  {
  }
}
 8002d58:	bf00      	nop
 8002d5a:	bf00      	nop
 8002d5c:	3710      	adds	r7, #16
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	2000000c 	.word	0x2000000c

08002d68 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
 8002d70:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	431a      	orrs	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	609a      	str	r2, [r3, #8]
}
 8002d82:	bf00      	nop
 8002d84:	370c      	adds	r7, #12
 8002d86:	46bd      	mov	sp, r7
 8002d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8c:	4770      	bx	lr

08002d8e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002d8e:	b480      	push	{r7}
 8002d90:	b083      	sub	sp, #12
 8002d92:	af00      	add	r7, sp, #0
 8002d94:	6078      	str	r0, [r7, #4]
 8002d96:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	431a      	orrs	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	609a      	str	r2, [r3, #8]
}
 8002da8:	bf00      	nop
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	370c      	adds	r7, #12
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr

08002dd0 <LL_ADC_EnableChannelVDDcore>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannelVDDcore
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannelVDDcore(ADC_TypeDef *ADCx)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	b083      	sub	sp, #12
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002dde:	f043 0201 	orr.w	r2, r3, #1
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <LL_ADC_EnableChannel0_GPIO>:
  * @rmtoll OR       OP0       LL_ADC_EnableChannel0_GPIO
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableChannel0_GPIO(const ADC_TypeDef *ADCx)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  (void)(ADCx);
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8002dfc:	4b06      	ldr	r3, [pc, #24]	@ (8002e18 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8002dfe:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8002e02:	4a05      	ldr	r2, [pc, #20]	@ (8002e18 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8002e04:	f043 0301 	orr.w	r3, r3, #1
 8002e08:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8002e0c:	bf00      	nop
 8002e0e:	370c      	adds	r7, #12
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr
 8002e18:	42028000 	.word	0x42028000

08002e1c <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b087      	sub	sp, #28
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	60f8      	str	r0, [r7, #12]
 8002e24:	60b9      	str	r1, [r7, #8]
 8002e26:	607a      	str	r2, [r7, #4]
 8002e28:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	3360      	adds	r3, #96	@ 0x60
 8002e2e:	461a      	mov	r2, r3
 8002e30:	68bb      	ldr	r3, [r7, #8]
 8002e32:	009b      	lsls	r3, r3, #2
 8002e34:	4413      	add	r3, r2
 8002e36:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	4b08      	ldr	r3, [pc, #32]	@ (8002e60 <LL_ADC_SetOffset+0x44>)
 8002e3e:	4013      	ands	r3, r2
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002e46:	683a      	ldr	r2, [r7, #0]
 8002e48:	430a      	orrs	r2, r1
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002e54:	bf00      	nop
 8002e56:	371c      	adds	r7, #28
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr
 8002e60:	03fff000 	.word	0x03fff000

08002e64 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	3360      	adds	r3, #96	@ 0x60
 8002e72:	461a      	mov	r2, r3
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	4413      	add	r3, r2
 8002e7a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b087      	sub	sp, #28
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	60f8      	str	r0, [r7, #12]
 8002e98:	60b9      	str	r1, [r7, #8]
 8002e9a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	3360      	adds	r3, #96	@ 0x60
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	009b      	lsls	r3, r3, #2
 8002ea6:	4413      	add	r3, r2
 8002ea8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002eaa:	697b      	ldr	r3, [r7, #20]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	431a      	orrs	r2, r3
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002eba:	bf00      	nop
 8002ebc:	371c      	adds	r7, #28
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr

08002ec6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	b087      	sub	sp, #28
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	60f8      	str	r0, [r7, #12]
 8002ece:	60b9      	str	r1, [r7, #8]
 8002ed0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	3360      	adds	r3, #96	@ 0x60
 8002ed6:	461a      	mov	r2, r3
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	4413      	add	r3, r2
 8002ede:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	431a      	orrs	r2, r3
 8002eec:	697b      	ldr	r3, [r7, #20]
 8002eee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002ef0:	bf00      	nop
 8002ef2:	371c      	adds	r7, #28
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002efc:	b480      	push	{r7}
 8002efe:	b087      	sub	sp, #28
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	3360      	adds	r3, #96	@ 0x60
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	4413      	add	r3, r2
 8002f14:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002f16:	697b      	ldr	r3, [r7, #20]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	431a      	orrs	r2, r3
 8002f22:	697b      	ldr	r3, [r7, #20]
 8002f24:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002f26:	bf00      	nop
 8002f28:	371c      	adds	r7, #28
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr

08002f32 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002f32:	b480      	push	{r7}
 8002f34:	b083      	sub	sp, #12
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
 8002f3a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	695b      	ldr	r3, [r3, #20]
 8002f40:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	431a      	orrs	r2, r3
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	615a      	str	r2, [r3, #20]
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr

08002f58 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d101      	bne.n	8002f70 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e000      	b.n	8002f72 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002f70:	2300      	movs	r3, #0
}
 8002f72:	4618      	mov	r0, r3
 8002f74:	370c      	adds	r7, #12
 8002f76:	46bd      	mov	sp, r7
 8002f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7c:	4770      	bx	lr

08002f7e <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H5, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002f7e:	b480      	push	{r7}
 8002f80:	b087      	sub	sp, #28
 8002f82:	af00      	add	r7, sp, #0
 8002f84:	60f8      	str	r0, [r7, #12]
 8002f86:	60b9      	str	r1, [r7, #8]
 8002f88:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	3330      	adds	r3, #48	@ 0x30
 8002f8e:	461a      	mov	r2, r3
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	0a1b      	lsrs	r3, r3, #8
 8002f94:	009b      	lsls	r3, r3, #2
 8002f96:	f003 030c 	and.w	r3, r3, #12
 8002f9a:	4413      	add	r3, r2
 8002f9c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	f003 031f 	and.w	r3, r3, #31
 8002fa8:	211f      	movs	r1, #31
 8002faa:	fa01 f303 	lsl.w	r3, r1, r3
 8002fae:	43db      	mvns	r3, r3
 8002fb0:	401a      	ands	r2, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	0e9b      	lsrs	r3, r3, #26
 8002fb6:	f003 011f 	and.w	r1, r3, #31
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	f003 031f 	and.w	r3, r3, #31
 8002fc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002fc4:	431a      	orrs	r2, r3
 8002fc6:	697b      	ldr	r3, [r7, #20]
 8002fc8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002fca:	bf00      	nop
 8002fcc:	371c      	adds	r7, #28
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr

08002fd6 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002fd6:	b480      	push	{r7}
 8002fd8:	b083      	sub	sp, #12
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fe2:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002fea:	2301      	movs	r3, #1
 8002fec:	e000      	b.n	8002ff0 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002fee:	2300      	movs	r3, #0
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	370c      	adds	r7, #12
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffa:	4770      	bx	lr

08002ffc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b087      	sub	sp, #28
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	3314      	adds	r3, #20
 800300c:	461a      	mov	r2, r3
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	0e5b      	lsrs	r3, r3, #25
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	f003 0304 	and.w	r3, r3, #4
 8003018:	4413      	add	r3, r2
 800301a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	0d1b      	lsrs	r3, r3, #20
 8003024:	f003 031f 	and.w	r3, r3, #31
 8003028:	2107      	movs	r1, #7
 800302a:	fa01 f303 	lsl.w	r3, r1, r3
 800302e:	43db      	mvns	r3, r3
 8003030:	401a      	ands	r2, r3
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	0d1b      	lsrs	r3, r3, #20
 8003036:	f003 031f 	and.w	r3, r3, #31
 800303a:	6879      	ldr	r1, [r7, #4]
 800303c:	fa01 f303 	lsl.w	r3, r1, r3
 8003040:	431a      	orrs	r2, r3
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003046:	bf00      	nop
 8003048:	371c      	adds	r7, #28
 800304a:	46bd      	mov	sp, r7
 800304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003050:	4770      	bx	lr
	...

08003054 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003054:	b480      	push	{r7}
 8003056:	b085      	sub	sp, #20
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800306c:	43db      	mvns	r3, r3
 800306e:	401a      	ands	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f003 0318 	and.w	r3, r3, #24
 8003076:	4908      	ldr	r1, [pc, #32]	@ (8003098 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003078:	40d9      	lsrs	r1, r3
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	400b      	ands	r3, r1
 800307e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003082:	431a      	orrs	r2, r3
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800308a:	bf00      	nop
 800308c:	3714      	adds	r7, #20
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
 8003096:	bf00      	nop
 8003098:	000fffff 	.word	0x000fffff

0800309c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800309c:	b480      	push	{r7}
 800309e:	b083      	sub	sp, #12
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	f003 031f 	and.w	r3, r3, #31
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b6:	4770      	bx	lr

080030b8 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b083      	sub	sp, #12
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	370c      	adds	r7, #12
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr

080030d4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	689b      	ldr	r3, [r3, #8]
 80030e0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80030e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	6093      	str	r3, [r2, #8]
}
 80030ec:	bf00      	nop
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr

080030f8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003108:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800310c:	d101      	bne.n	8003112 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800310e:	2301      	movs	r3, #1
 8003110:	e000      	b.n	8003114 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003112:	2300      	movs	r3, #0
}
 8003114:	4618      	mov	r0, r3
 8003116:	370c      	adds	r7, #12
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr

08003120 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003120:	b480      	push	{r7}
 8003122:	b083      	sub	sp, #12
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003130:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003134:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800313c:	bf00      	nop
 800313e:	370c      	adds	r7, #12
 8003140:	46bd      	mov	sp, r7
 8003142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003146:	4770      	bx	lr

08003148 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003158:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800315c:	d101      	bne.n	8003162 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800315e:	2301      	movs	r3, #1
 8003160:	e000      	b.n	8003164 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003162:	2300      	movs	r3, #0
}
 8003164:	4618      	mov	r0, r3
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003180:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003184:	f043 0201 	orr.w	r2, r3, #1
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003198:	b480      	push	{r7}
 800319a:	b083      	sub	sp, #12
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80031a8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80031ac:	f043 0202 	orr.w	r2, r3, #2
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80031b4:	bf00      	nop
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr

080031c0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80031c0:	b480      	push	{r7}
 80031c2:	b083      	sub	sp, #12
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	689b      	ldr	r3, [r3, #8]
 80031cc:	f003 0301 	and.w	r3, r3, #1
 80031d0:	2b01      	cmp	r3, #1
 80031d2:	d101      	bne.n	80031d8 <LL_ADC_IsEnabled+0x18>
 80031d4:	2301      	movs	r3, #1
 80031d6:	e000      	b.n	80031da <LL_ADC_IsEnabled+0x1a>
 80031d8:	2300      	movs	r3, #0
}
 80031da:	4618      	mov	r0, r3
 80031dc:	370c      	adds	r7, #12
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr

080031e6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80031e6:	b480      	push	{r7}
 80031e8:	b083      	sub	sp, #12
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b02      	cmp	r3, #2
 80031f8:	d101      	bne.n	80031fe <LL_ADC_IsDisableOngoing+0x18>
 80031fa:	2301      	movs	r3, #1
 80031fc:	e000      	b.n	8003200 <LL_ADC_IsDisableOngoing+0x1a>
 80031fe:	2300      	movs	r3, #0
}
 8003200:	4618      	mov	r0, r3
 8003202:	370c      	adds	r7, #12
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr

0800320c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800321c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003220:	f043 0204 	orr.w	r2, r3, #4
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003228:	bf00      	nop
 800322a:	370c      	adds	r7, #12
 800322c:	46bd      	mov	sp, r7
 800322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003232:	4770      	bx	lr

08003234 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003244:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003248:	f043 0210 	orr.w	r2, r3, #16
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	689b      	ldr	r3, [r3, #8]
 8003268:	f003 0304 	and.w	r3, r3, #4
 800326c:	2b04      	cmp	r3, #4
 800326e:	d101      	bne.n	8003274 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003270:	2301      	movs	r3, #1
 8003272:	e000      	b.n	8003276 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003274:	2300      	movs	r3, #0
}
 8003276:	4618      	mov	r0, r3
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003280:	4770      	bx	lr

08003282 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003282:	b480      	push	{r7}
 8003284:	b083      	sub	sp, #12
 8003286:	af00      	add	r7, sp, #0
 8003288:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003292:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003296:	f043 0220 	orr.w	r2, r3, #32
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800329e:	bf00      	nop
 80032a0:	370c      	adds	r7, #12
 80032a2:	46bd      	mov	sp, r7
 80032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a8:	4770      	bx	lr

080032aa <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80032aa:	b480      	push	{r7}
 80032ac:	b083      	sub	sp, #12
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	f003 0308 	and.w	r3, r3, #8
 80032ba:	2b08      	cmp	r3, #8
 80032bc:	d101      	bne.n	80032c2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80032be:	2301      	movs	r3, #1
 80032c0:	e000      	b.n	80032c4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80032c2:	2300      	movs	r3, #0
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	370c      	adds	r7, #12
 80032c8:	46bd      	mov	sp, r7
 80032ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ce:	4770      	bx	lr

080032d0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80032d0:	b590      	push	{r4, r7, lr}
 80032d2:	b089      	sub	sp, #36	@ 0x24
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032d8:	2300      	movs	r3, #0
 80032da:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80032dc:	2300      	movs	r3, #0
 80032de:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d101      	bne.n	80032ea <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e136      	b.n	8003558 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d109      	bne.n	800330c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80032f8:	6878      	ldr	r0, [r7, #4]
 80032fa:	f7fe ff9b 	bl	8002234 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2200      	movs	r2, #0
 8003302:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2200      	movs	r2, #0
 8003308:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4618      	mov	r0, r3
 8003312:	f7ff fef1 	bl	80030f8 <LL_ADC_IsDeepPowerDownEnabled>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d004      	beq.n	8003326 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4618      	mov	r0, r3
 8003322:	f7ff fed7 	bl	80030d4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	4618      	mov	r0, r3
 800332c:	f7ff ff0c 	bl	8003148 <LL_ADC_IsInternalRegulatorEnabled>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d115      	bne.n	8003362 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4618      	mov	r0, r3
 800333c:	f7ff fef0 	bl	8003120 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003340:	4b87      	ldr	r3, [pc, #540]	@ (8003560 <HAL_ADC_Init+0x290>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	099b      	lsrs	r3, r3, #6
 8003346:	4a87      	ldr	r2, [pc, #540]	@ (8003564 <HAL_ADC_Init+0x294>)
 8003348:	fba2 2303 	umull	r2, r3, r2, r3
 800334c:	099b      	lsrs	r3, r3, #6
 800334e:	3301      	adds	r3, #1
 8003350:	005b      	lsls	r3, r3, #1
 8003352:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003354:	e002      	b.n	800335c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	3b01      	subs	r3, #1
 800335a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d1f9      	bne.n	8003356 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4618      	mov	r0, r3
 8003368:	f7ff feee 	bl	8003148 <LL_ADC_IsInternalRegulatorEnabled>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d10d      	bne.n	800338e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003376:	f043 0210 	orr.w	r2, r3, #16
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003382:	f043 0201 	orr.w	r2, r3, #1
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4618      	mov	r0, r3
 8003394:	f7ff ff62 	bl	800325c <LL_ADC_REG_IsConversionOngoing>
 8003398:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800339e:	f003 0310 	and.w	r3, r3, #16
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	f040 80cf 	bne.w	8003546 <HAL_ADC_Init+0x276>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	f040 80cb 	bne.w	8003546 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033b4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80033b8:	f043 0202 	orr.w	r2, r3, #2
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4618      	mov	r0, r3
 80033c6:	f7ff fefb 	bl	80031c0 <LL_ADC_IsEnabled>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d110      	bne.n	80033f2 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80033d0:	4865      	ldr	r0, [pc, #404]	@ (8003568 <HAL_ADC_Init+0x298>)
 80033d2:	f7ff fef5 	bl	80031c0 <LL_ADC_IsEnabled>
 80033d6:	4604      	mov	r4, r0
 80033d8:	4864      	ldr	r0, [pc, #400]	@ (800356c <HAL_ADC_Init+0x29c>)
 80033da:	f7ff fef1 	bl	80031c0 <LL_ADC_IsEnabled>
 80033de:	4603      	mov	r3, r0
 80033e0:	4323      	orrs	r3, r4
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d105      	bne.n	80033f2 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	4619      	mov	r1, r3
 80033ec:	4860      	ldr	r0, [pc, #384]	@ (8003570 <HAL_ADC_Init+0x2a0>)
 80033ee:	f7ff fcbb 	bl	8002d68 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	7e5b      	ldrb	r3, [r3, #25]
 80033f6:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80033fc:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003402:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003408:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003410:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003412:	4313      	orrs	r3, r2
 8003414:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f893 3020 	ldrb.w	r3, [r3, #32]
 800341c:	2b01      	cmp	r3, #1
 800341e:	d106      	bne.n	800342e <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003424:	3b01      	subs	r3, #1
 8003426:	045b      	lsls	r3, r3, #17
 8003428:	69ba      	ldr	r2, [r7, #24]
 800342a:	4313      	orrs	r3, r2
 800342c:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003432:	2b00      	cmp	r3, #0
 8003434:	d009      	beq.n	800344a <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800343a:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003442:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003444:	69ba      	ldr	r2, [r7, #24]
 8003446:	4313      	orrs	r3, r2
 8003448:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	68da      	ldr	r2, [r3, #12]
 8003450:	4b48      	ldr	r3, [pc, #288]	@ (8003574 <HAL_ADC_Init+0x2a4>)
 8003452:	4013      	ands	r3, r2
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	6812      	ldr	r2, [r2, #0]
 8003458:	69b9      	ldr	r1, [r7, #24]
 800345a:	430b      	orrs	r3, r1
 800345c:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	691b      	ldr	r3, [r3, #16]
 8003464:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	430a      	orrs	r2, r1
 8003472:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4618      	mov	r0, r3
 800347a:	f7ff ff16 	bl	80032aa <LL_ADC_INJ_IsConversionOngoing>
 800347e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d13d      	bne.n	8003502 <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003486:	693b      	ldr	r3, [r7, #16]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d13a      	bne.n	8003502 <HAL_ADC_Init+0x232>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	7e1b      	ldrb	r3, [r3, #24]
 8003490:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003498:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (
 800349a:	4313      	orrs	r3, r2
 800349c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80034a8:	f023 0302 	bic.w	r3, r3, #2
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	6812      	ldr	r2, [r2, #0]
 80034b0:	69b9      	ldr	r1, [r7, #24]
 80034b2:	430b      	orrs	r3, r1
 80034b4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d118      	bne.n	80034f2 <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	691b      	ldr	r3, [r3, #16]
 80034c6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80034ca:	f023 0304 	bic.w	r3, r3, #4
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 80034d2:	687a      	ldr	r2, [r7, #4]
 80034d4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80034d6:	4311      	orrs	r1, r2
 80034d8:	687a      	ldr	r2, [r7, #4]
 80034da:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80034dc:	4311      	orrs	r1, r2
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80034e2:	430a      	orrs	r2, r1
 80034e4:	431a      	orrs	r2, r3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f042 0201 	orr.w	r2, r2, #1
 80034ee:	611a      	str	r2, [r3, #16]
 80034f0:	e007      	b.n	8003502 <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	691a      	ldr	r2, [r3, #16]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 0201 	bic.w	r2, r2, #1
 8003500:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	2b01      	cmp	r3, #1
 8003508:	d10c      	bne.n	8003524 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003510:	f023 010f 	bic.w	r1, r3, #15
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	69db      	ldr	r3, [r3, #28]
 8003518:	1e5a      	subs	r2, r3, #1
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	430a      	orrs	r2, r1
 8003520:	631a      	str	r2, [r3, #48]	@ 0x30
 8003522:	e007      	b.n	8003534 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f022 020f 	bic.w	r2, r2, #15
 8003532:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003538:	f023 0303 	bic.w	r3, r3, #3
 800353c:	f043 0201 	orr.w	r2, r3, #1
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	659a      	str	r2, [r3, #88]	@ 0x58
 8003544:	e007      	b.n	8003556 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800354a:	f043 0210 	orr.w	r2, r3, #16
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003556:	7ffb      	ldrb	r3, [r7, #31]
}
 8003558:	4618      	mov	r0, r3
 800355a:	3724      	adds	r7, #36	@ 0x24
 800355c:	46bd      	mov	sp, r7
 800355e:	bd90      	pop	{r4, r7, pc}
 8003560:	20000004 	.word	0x20000004
 8003564:	053e2d63 	.word	0x053e2d63
 8003568:	42028000 	.word	0x42028000
 800356c:	42028100 	.word	0x42028100
 8003570:	42028300 	.word	0x42028300
 8003574:	fff04007 	.word	0xfff04007

08003578 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b086      	sub	sp, #24
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003580:	4891      	ldr	r0, [pc, #580]	@ (80037c8 <HAL_ADC_Start_IT+0x250>)
 8003582:	f7ff fd8b 	bl	800309c <LL_ADC_GetMultimode>
 8003586:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4618      	mov	r0, r3
 800358e:	f7ff fe65 	bl	800325c <LL_ADC_REG_IsConversionOngoing>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	f040 8110 	bne.w	80037ba <HAL_ADC_Start_IT+0x242>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d101      	bne.n	80035a8 <HAL_ADC_Start_IT+0x30>
 80035a4:	2302      	movs	r3, #2
 80035a6:	e10b      	b.n	80037c0 <HAL_ADC_Start_IT+0x248>
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2201      	movs	r2, #1
 80035ac:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80035b0:	6878      	ldr	r0, [r7, #4]
 80035b2:	f001 f851 	bl	8004658 <ADC_Enable>
 80035b6:	4603      	mov	r3, r0
 80035b8:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80035ba:	7dfb      	ldrb	r3, [r7, #23]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f040 80f7 	bne.w	80037b0 <HAL_ADC_Start_IT+0x238>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035c6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80035ca:	f023 0301 	bic.w	r3, r3, #1
 80035ce:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4a7c      	ldr	r2, [pc, #496]	@ (80037cc <HAL_ADC_Start_IT+0x254>)
 80035dc:	4293      	cmp	r3, r2
 80035de:	d002      	beq.n	80035e6 <HAL_ADC_Start_IT+0x6e>
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	e000      	b.n	80035e8 <HAL_ADC_Start_IT+0x70>
 80035e6:	4b7a      	ldr	r3, [pc, #488]	@ (80037d0 <HAL_ADC_Start_IT+0x258>)
 80035e8:	687a      	ldr	r2, [r7, #4]
 80035ea:	6812      	ldr	r2, [r2, #0]
 80035ec:	4293      	cmp	r3, r2
 80035ee:	d002      	beq.n	80035f6 <HAL_ADC_Start_IT+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d105      	bne.n	8003602 <HAL_ADC_Start_IT+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80035fa:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003606:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d006      	beq.n	800361c <HAL_ADC_Start_IT+0xa4>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003612:	f023 0206 	bic.w	r2, r3, #6
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	65da      	str	r2, [r3, #92]	@ 0x5c
 800361a:	e002      	b.n	8003622 <HAL_ADC_Start_IT+0xaa>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2200      	movs	r2, #0
 8003620:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	221c      	movs	r2, #28
 8003628:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	2200      	movs	r2, #0
 800362e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f022 021c 	bic.w	r2, r2, #28
 8003640:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	2b08      	cmp	r3, #8
 8003648:	d108      	bne.n	800365c <HAL_ADC_Start_IT+0xe4>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	685a      	ldr	r2, [r3, #4]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f042 0208 	orr.w	r2, r2, #8
 8003658:	605a      	str	r2, [r3, #4]
          break;
 800365a:	e008      	b.n	800366e <HAL_ADC_Start_IT+0xf6>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	685a      	ldr	r2, [r3, #4]
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f042 0204 	orr.w	r2, r2, #4
 800366a:	605a      	str	r2, [r3, #4]
          break;
 800366c:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003672:	2b00      	cmp	r3, #0
 8003674:	d107      	bne.n	8003686 <HAL_ADC_Start_IT+0x10e>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	685a      	ldr	r2, [r3, #4]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f042 0210 	orr.w	r2, r2, #16
 8003684:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a50      	ldr	r2, [pc, #320]	@ (80037cc <HAL_ADC_Start_IT+0x254>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d002      	beq.n	8003696 <HAL_ADC_Start_IT+0x11e>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	e000      	b.n	8003698 <HAL_ADC_Start_IT+0x120>
 8003696:	4b4e      	ldr	r3, [pc, #312]	@ (80037d0 <HAL_ADC_Start_IT+0x258>)
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6812      	ldr	r2, [r2, #0]
 800369c:	4293      	cmp	r3, r2
 800369e:	d008      	beq.n	80036b2 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d005      	beq.n	80036b2 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	2b05      	cmp	r3, #5
 80036aa:	d002      	beq.n	80036b2 <HAL_ADC_Start_IT+0x13a>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	2b09      	cmp	r3, #9
 80036b0:	d13a      	bne.n	8003728 <HAL_ADC_Start_IT+0x1b0>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d02d      	beq.n	800371c <HAL_ADC_Start_IT+0x1a4>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036c4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80036c8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	2b08      	cmp	r3, #8
 80036d6:	d110      	bne.n	80036fa <HAL_ADC_Start_IT+0x182>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	685a      	ldr	r2, [r3, #4]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f022 0220 	bic.w	r2, r2, #32
 80036e6:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	685a      	ldr	r2, [r3, #4]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80036f6:	605a      	str	r2, [r3, #4]
              break;
 80036f8:	e010      	b.n	800371c <HAL_ADC_Start_IT+0x1a4>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	685a      	ldr	r2, [r3, #4]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003708:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	685a      	ldr	r2, [r3, #4]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f042 0220 	orr.w	r2, r2, #32
 8003718:	605a      	str	r2, [r3, #4]
              break;
 800371a:	bf00      	nop
          }
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4618      	mov	r0, r3
 8003722:	f7ff fd73 	bl	800320c <LL_ADC_REG_StartConversion>
 8003726:	e04a      	b.n	80037be <HAL_ADC_Start_IT+0x246>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800372c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a24      	ldr	r2, [pc, #144]	@ (80037cc <HAL_ADC_Start_IT+0x254>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d002      	beq.n	8003744 <HAL_ADC_Start_IT+0x1cc>
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	e000      	b.n	8003746 <HAL_ADC_Start_IT+0x1ce>
 8003744:	4b22      	ldr	r3, [pc, #136]	@ (80037d0 <HAL_ADC_Start_IT+0x258>)
 8003746:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d034      	beq.n	80037be <HAL_ADC_Start_IT+0x246>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003758:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800375c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	659a      	str	r2, [r3, #88]	@ 0x58
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	695b      	ldr	r3, [r3, #20]
 8003768:	2b08      	cmp	r3, #8
 800376a:	d110      	bne.n	800378e <HAL_ADC_Start_IT+0x216>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	685a      	ldr	r2, [r3, #4]
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	f022 0220 	bic.w	r2, r2, #32
 800377a:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	685a      	ldr	r2, [r3, #4]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800378a:	605a      	str	r2, [r3, #4]
              break;
 800378c:	e017      	b.n	80037be <HAL_ADC_Start_IT+0x246>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	685a      	ldr	r2, [r3, #4]
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800379c:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	685a      	ldr	r2, [r3, #4]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f042 0220 	orr.w	r2, r2, #32
 80037ac:	605a      	str	r2, [r3, #4]
              break;
 80037ae:	e006      	b.n	80037be <HAL_ADC_Start_IT+0x246>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	2200      	movs	r2, #0
 80037b4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80037b8:	e001      	b.n	80037be <HAL_ADC_Start_IT+0x246>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80037ba:	2302      	movs	r3, #2
 80037bc:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80037be:	7dfb      	ldrb	r3, [r7, #23]
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3718      	adds	r7, #24
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}
 80037c8:	42028300 	.word	0x42028300
 80037cc:	42028100 	.word	0x42028100
 80037d0:	42028000 	.word	0x42028000

080037d4 <HAL_ADC_Stop_IT>:
  *         end-of-conversion, disable ADC peripheral.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b084      	sub	sp, #16
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d101      	bne.n	80037ea <HAL_ADC_Stop_IT+0x16>
 80037e6:	2302      	movs	r3, #2
 80037e8:	e02b      	b.n	8003842 <HAL_ADC_Stop_IT+0x6e>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2201      	movs	r2, #1
 80037ee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80037f2:	2103      	movs	r1, #3
 80037f4:	6878      	ldr	r0, [r7, #4]
 80037f6:	f000 fe73 	bl	80044e0 <ADC_ConversionStop>
 80037fa:	4603      	mov	r3, r0
 80037fc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80037fe:	7bfb      	ldrb	r3, [r7, #15]
 8003800:	2b00      	cmp	r3, #0
 8003802:	d119      	bne.n	8003838 <HAL_ADC_Stop_IT+0x64>
  {
    /* Disable ADC end of conversion interrupt for regular group */
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	685a      	ldr	r2, [r3, #4]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f022 021c 	bic.w	r2, r2, #28
 8003812:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f000 ffa1 	bl	800475c <ADC_Disable>
 800381a:	4603      	mov	r3, r0
 800381c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800381e:	7bfb      	ldrb	r3, [r7, #15]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d109      	bne.n	8003838 <HAL_ADC_Stop_IT+0x64>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003828:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800382c:	f023 0301 	bic.w	r3, r3, #1
 8003830:	f043 0201 	orr.w	r2, r3, #1
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8003840:	7bfb      	ldrb	r3, [r7, #15]
}
 8003842:	4618      	mov	r0, r3
 8003844:	3710      	adds	r7, #16
 8003846:	46bd      	mov	sp, r7
 8003848:	bd80      	pop	{r7, pc}

0800384a <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800384a:	b480      	push	{r7}
 800384c:	b083      	sub	sp, #12
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003858:	4618      	mov	r0, r3
 800385a:	370c      	adds	r7, #12
 800385c:	46bd      	mov	sp, r7
 800385e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003862:	4770      	bx	lr

08003864 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	b08a      	sub	sp, #40	@ 0x28
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800386c:	2300      	movs	r3, #0
 800386e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003880:	4882      	ldr	r0, [pc, #520]	@ (8003a8c <HAL_ADC_IRQHandler+0x228>)
 8003882:	f7ff fc0b 	bl	800309c <LL_ADC_GetMultimode>
 8003886:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d017      	beq.n	80038c2 <HAL_ADC_IRQHandler+0x5e>
 8003892:	69bb      	ldr	r3, [r7, #24]
 8003894:	f003 0302 	and.w	r3, r3, #2
 8003898:	2b00      	cmp	r3, #0
 800389a:	d012      	beq.n	80038c2 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a0:	f003 0310 	and.w	r3, r3, #16
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d105      	bne.n	80038b4 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ac:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80038b4:	6878      	ldr	r0, [r7, #4]
 80038b6:	f001 fc2d 	bl	8005114 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2202      	movs	r2, #2
 80038c0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	f003 0304 	and.w	r3, r3, #4
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d004      	beq.n	80038d6 <HAL_ADC_IRQHandler+0x72>
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	f003 0304 	and.w	r3, r3, #4
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d10a      	bne.n	80038ec <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80038dc:	2b00      	cmp	r3, #0
 80038de:	f000 8083 	beq.w	80039e8 <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80038e2:	69bb      	ldr	r3, [r7, #24]
 80038e4:	f003 0308 	and.w	r3, r3, #8
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d07d      	beq.n	80039e8 <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038f0:	f003 0310 	and.w	r3, r3, #16
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d105      	bne.n	8003904 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038fc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4618      	mov	r0, r3
 800390a:	f7ff fb25 	bl	8002f58 <LL_ADC_REG_IsTriggerSourceSWStart>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d062      	beq.n	80039da <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a5d      	ldr	r2, [pc, #372]	@ (8003a90 <HAL_ADC_IRQHandler+0x22c>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d002      	beq.n	8003924 <HAL_ADC_IRQHandler+0xc0>
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	e000      	b.n	8003926 <HAL_ADC_IRQHandler+0xc2>
 8003924:	4b5b      	ldr	r3, [pc, #364]	@ (8003a94 <HAL_ADC_IRQHandler+0x230>)
 8003926:	687a      	ldr	r2, [r7, #4]
 8003928:	6812      	ldr	r2, [r2, #0]
 800392a:	4293      	cmp	r3, r2
 800392c:	d008      	beq.n	8003940 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d005      	beq.n	8003940 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003934:	697b      	ldr	r3, [r7, #20]
 8003936:	2b05      	cmp	r3, #5
 8003938:	d002      	beq.n	8003940 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800393a:	697b      	ldr	r3, [r7, #20]
 800393c:	2b09      	cmp	r3, #9
 800393e:	d104      	bne.n	800394a <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	623b      	str	r3, [r7, #32]
 8003948:	e00c      	b.n	8003964 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	4a50      	ldr	r2, [pc, #320]	@ (8003a90 <HAL_ADC_IRQHandler+0x22c>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d002      	beq.n	800395a <HAL_ADC_IRQHandler+0xf6>
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	e000      	b.n	800395c <HAL_ADC_IRQHandler+0xf8>
 800395a:	4b4e      	ldr	r3, [pc, #312]	@ (8003a94 <HAL_ADC_IRQHandler+0x230>)
 800395c:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	68db      	ldr	r3, [r3, #12]
 8003962:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003964:	6a3b      	ldr	r3, [r7, #32]
 8003966:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d135      	bne.n	80039da <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f003 0308 	and.w	r3, r3, #8
 8003978:	2b08      	cmp	r3, #8
 800397a:	d12e      	bne.n	80039da <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff fc6b 	bl	800325c <LL_ADC_REG_IsConversionOngoing>
 8003986:	4603      	mov	r3, r0
 8003988:	2b00      	cmp	r3, #0
 800398a:	d11a      	bne.n	80039c2 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	685a      	ldr	r2, [r3, #4]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f022 020c 	bic.w	r2, r2, #12
 800399a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039a0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d112      	bne.n	80039da <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b8:	f043 0201 	orr.w	r2, r3, #1
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	659a      	str	r2, [r3, #88]	@ 0x58
 80039c0:	e00b      	b.n	80039da <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c6:	f043 0210 	orr.w	r2, r3, #16
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d2:	f043 0201 	orr.w	r2, r3, #1
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	f7fd fd20 	bl	8001420 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	220c      	movs	r2, #12
 80039e6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	f003 0320 	and.w	r3, r3, #32
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d004      	beq.n	80039fc <HAL_ADC_IRQHandler+0x198>
 80039f2:	69bb      	ldr	r3, [r7, #24]
 80039f4:	f003 0320 	and.w	r3, r3, #32
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d10b      	bne.n	8003a14 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80039fc:	69fb      	ldr	r3, [r7, #28]
 80039fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	f000 809f 	beq.w	8003b46 <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003a08:	69bb      	ldr	r3, [r7, #24]
 8003a0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	f000 8099 	beq.w	8003b46 <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a18:	f003 0310 	and.w	r3, r3, #16
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d105      	bne.n	8003a2c <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a24:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7ff fad0 	bl	8002fd6 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003a36:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7ff fa8b 	bl	8002f58 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003a42:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a11      	ldr	r2, [pc, #68]	@ (8003a90 <HAL_ADC_IRQHandler+0x22c>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d002      	beq.n	8003a54 <HAL_ADC_IRQHandler+0x1f0>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	e000      	b.n	8003a56 <HAL_ADC_IRQHandler+0x1f2>
 8003a54:	4b0f      	ldr	r3, [pc, #60]	@ (8003a94 <HAL_ADC_IRQHandler+0x230>)
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	6812      	ldr	r2, [r2, #0]
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d008      	beq.n	8003a70 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d005      	beq.n	8003a70 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	2b06      	cmp	r3, #6
 8003a68:	d002      	beq.n	8003a70 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	2b07      	cmp	r3, #7
 8003a6e:	d104      	bne.n	8003a7a <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	623b      	str	r3, [r7, #32]
 8003a78:	e013      	b.n	8003aa2 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a04      	ldr	r2, [pc, #16]	@ (8003a90 <HAL_ADC_IRQHandler+0x22c>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d009      	beq.n	8003a98 <HAL_ADC_IRQHandler+0x234>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	e007      	b.n	8003a9a <HAL_ADC_IRQHandler+0x236>
 8003a8a:	bf00      	nop
 8003a8c:	42028300 	.word	0x42028300
 8003a90:	42028100 	.word	0x42028100
 8003a94:	42028000 	.word	0x42028000
 8003a98:	4b7d      	ldr	r3, [pc, #500]	@ (8003c90 <HAL_ADC_IRQHandler+0x42c>)
 8003a9a:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d047      	beq.n	8003b38 <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003aa8:	6a3b      	ldr	r3, [r7, #32]
 8003aaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d007      	beq.n	8003ac2 <HAL_ADC_IRQHandler+0x25e>
 8003ab2:	68bb      	ldr	r3, [r7, #8]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d03f      	beq.n	8003b38 <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003ab8:	6a3b      	ldr	r3, [r7, #32]
 8003aba:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d13a      	bne.n	8003b38 <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003acc:	2b40      	cmp	r3, #64	@ 0x40
 8003ace:	d133      	bne.n	8003b38 <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003ad0:	6a3b      	ldr	r3, [r7, #32]
 8003ad2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d12e      	bne.n	8003b38 <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4618      	mov	r0, r3
 8003ae0:	f7ff fbe3 	bl	80032aa <LL_ADC_INJ_IsConversionOngoing>
 8003ae4:	4603      	mov	r3, r0
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d11a      	bne.n	8003b20 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	685a      	ldr	r2, [r3, #4]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003af8:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003afe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b0a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d112      	bne.n	8003b38 <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b16:	f043 0201 	orr.w	r2, r3, #1
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b1e:	e00b      	b.n	8003b38 <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b24:	f043 0210 	orr.w	r2, r3, #16
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b30:	f043 0201 	orr.w	r2, r3, #1
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003b38:	6878      	ldr	r0, [r7, #4]
 8003b3a:	f001 fac3 	bl	80050c4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2260      	movs	r2, #96	@ 0x60
 8003b44:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d011      	beq.n	8003b74 <HAL_ADC_IRQHandler+0x310>
 8003b50:	69bb      	ldr	r3, [r7, #24]
 8003b52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d00c      	beq.n	8003b74 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b5e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	f000 f896 	bl	8003c98 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	2280      	movs	r2, #128	@ 0x80
 8003b72:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003b74:	69fb      	ldr	r3, [r7, #28]
 8003b76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d012      	beq.n	8003ba4 <HAL_ADC_IRQHandler+0x340>
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00d      	beq.n	8003ba4 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b8c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f001 faa9 	bl	80050ec <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ba2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d012      	beq.n	8003bd4 <HAL_ADC_IRQHandler+0x370>
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d00d      	beq.n	8003bd4 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bbc:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f001 fa9b 	bl	8005100 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003bd2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	f003 0310 	and.w	r3, r3, #16
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d036      	beq.n	8003c4c <HAL_ADC_IRQHandler+0x3e8>
 8003bde:	69bb      	ldr	r3, [r7, #24]
 8003be0:	f003 0310 	and.w	r3, r3, #16
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d031      	beq.n	8003c4c <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d102      	bne.n	8003bf6 <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bf4:	e014      	b.n	8003c20 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d008      	beq.n	8003c0e <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003bfc:	4825      	ldr	r0, [pc, #148]	@ (8003c94 <HAL_ADC_IRQHandler+0x430>)
 8003bfe:	f7ff fa5b 	bl	80030b8 <LL_ADC_GetMultiDMATransfer>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00b      	beq.n	8003c20 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c0c:	e008      	b.n	8003c20 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	f003 0301 	and.w	r3, r3, #1
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d001      	beq.n	8003c20 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8003c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d10e      	bne.n	8003c44 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c2a:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c36:	f043 0202 	orr.w	r2, r3, #2
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8003c3e:	6878      	ldr	r0, [r7, #4]
 8003c40:	f000 f834 	bl	8003cac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	2210      	movs	r2, #16
 8003c4a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d018      	beq.n	8003c88 <HAL_ADC_IRQHandler+0x424>
 8003c56:	69bb      	ldr	r3, [r7, #24]
 8003c58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d013      	beq.n	8003c88 <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c64:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c70:	f043 0208 	orr.w	r2, r3, #8
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c80:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f001 fa28 	bl	80050d8 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003c88:	bf00      	nop
 8003c8a:	3728      	adds	r7, #40	@ 0x28
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	42028000 	.word	0x42028000
 8003c94:	42028300 	.word	0x42028300

08003c98 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b0b6      	sub	sp, #216	@ 0xd8
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
 8003cc8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003cda:	2b01      	cmp	r3, #1
 8003cdc:	d101      	bne.n	8003ce2 <HAL_ADC_ConfigChannel+0x22>
 8003cde:	2302      	movs	r3, #2
 8003ce0:	e3e6      	b.n	80044b0 <HAL_ADC_ConfigChannel+0x7f0>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7ff fab4 	bl	800325c <LL_ADC_REG_IsConversionOngoing>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	f040 83cb 	bne.w	8004492 <HAL_ADC_ConfigChannel+0x7d2>
  {
    if ((pConfig->Channel == ADC_CHANNEL_0)
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d009      	beq.n	8003d18 <HAL_ADC_ConfigChannel+0x58>
        || ((pConfig->Channel == ADC_CHANNEL_1) && (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)))
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4ab0      	ldr	r2, [pc, #704]	@ (8003fcc <HAL_ADC_ConfigChannel+0x30c>)
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d109      	bne.n	8003d22 <HAL_ADC_ConfigChannel+0x62>
 8003d0e:	683b      	ldr	r3, [r7, #0]
 8003d10:	68db      	ldr	r3, [r3, #12]
 8003d12:	4aaf      	ldr	r2, [pc, #700]	@ (8003fd0 <HAL_ADC_ConfigChannel+0x310>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d104      	bne.n	8003d22 <HAL_ADC_ConfigChannel+0x62>
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f7ff f869 	bl	8002df4 <LL_ADC_EnableChannel0_GPIO>
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6818      	ldr	r0, [r3, #0]
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	6859      	ldr	r1, [r3, #4]
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	461a      	mov	r2, r3
 8003d30:	f7ff f925 	bl	8002f7e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4618      	mov	r0, r3
 8003d3a:	f7ff fa8f 	bl	800325c <LL_ADC_REG_IsConversionOngoing>
 8003d3e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7ff faaf 	bl	80032aa <LL_ADC_INJ_IsConversionOngoing>
 8003d4c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003d50:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	f040 81dd 	bne.w	8004114 <HAL_ADC_ConfigChannel+0x454>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003d5a:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	f040 81d8 	bne.w	8004114 <HAL_ADC_ConfigChannel+0x454>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003d6c:	d10f      	bne.n	8003d8e <HAL_ADC_ConfigChannel+0xce>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6818      	ldr	r0, [r3, #0]
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	2200      	movs	r2, #0
 8003d78:	4619      	mov	r1, r3
 8003d7a:	f7ff f93f 	bl	8002ffc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8003d86:	4618      	mov	r0, r3
 8003d88:	f7ff f8d3 	bl	8002f32 <LL_ADC_SetSamplingTimeCommonConfig>
 8003d8c:	e00e      	b.n	8003dac <HAL_ADC_ConfigChannel+0xec>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6818      	ldr	r0, [r3, #0]
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	6819      	ldr	r1, [r3, #0]
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	689b      	ldr	r3, [r3, #8]
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	f7ff f92e 	bl	8002ffc <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2100      	movs	r1, #0
 8003da6:	4618      	mov	r0, r3
 8003da8:	f7ff f8c3 	bl	8002f32 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	695a      	ldr	r2, [r3, #20]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68db      	ldr	r3, [r3, #12]
 8003db6:	08db      	lsrs	r3, r3, #3
 8003db8:	f003 0303 	and.w	r3, r3, #3
 8003dbc:	005b      	lsls	r3, r3, #1
 8003dbe:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	691b      	ldr	r3, [r3, #16]
 8003dca:	2b04      	cmp	r3, #4
 8003dcc:	d022      	beq.n	8003e14 <HAL_ADC_ConfigChannel+0x154>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6818      	ldr	r0, [r3, #0]
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	6919      	ldr	r1, [r3, #16]
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8003dde:	f7ff f81d 	bl	8002e1c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6818      	ldr	r0, [r3, #0]
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	6919      	ldr	r1, [r3, #16]
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	699b      	ldr	r3, [r3, #24]
 8003dee:	461a      	mov	r2, r3
 8003df0:	f7ff f869 	bl	8002ec6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6818      	ldr	r0, [r3, #0]
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8003e00:	2b01      	cmp	r3, #1
 8003e02:	d102      	bne.n	8003e0a <HAL_ADC_ConfigChannel+0x14a>
 8003e04:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e08:	e000      	b.n	8003e0c <HAL_ADC_ConfigChannel+0x14c>
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	f7ff f875 	bl	8002efc <LL_ADC_SetOffsetSaturation>
 8003e12:	e17f      	b.n	8004114 <HAL_ADC_ConfigChannel+0x454>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2100      	movs	r1, #0
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	f7ff f822 	bl	8002e64 <LL_ADC_GetOffsetChannel>
 8003e20:	4603      	mov	r3, r0
 8003e22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d10a      	bne.n	8003e40 <HAL_ADC_ConfigChannel+0x180>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	2100      	movs	r1, #0
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7ff f817 	bl	8002e64 <LL_ADC_GetOffsetChannel>
 8003e36:	4603      	mov	r3, r0
 8003e38:	0e9b      	lsrs	r3, r3, #26
 8003e3a:	f003 021f 	and.w	r2, r3, #31
 8003e3e:	e01e      	b.n	8003e7e <HAL_ADC_ConfigChannel+0x1be>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	2100      	movs	r1, #0
 8003e46:	4618      	mov	r0, r3
 8003e48:	f7ff f80c 	bl	8002e64 <LL_ADC_GetOffsetChannel>
 8003e4c:	4603      	mov	r3, r0
 8003e4e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e52:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8003e56:	fa93 f3a3 	rbit	r3, r3
 8003e5a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8003e5e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003e62:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8003e66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d101      	bne.n	8003e72 <HAL_ADC_ConfigChannel+0x1b2>
    return 32U;
 8003e6e:	2320      	movs	r3, #32
 8003e70:	e004      	b.n	8003e7c <HAL_ADC_ConfigChannel+0x1bc>
  return __builtin_clz(value);
 8003e72:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8003e76:	fab3 f383 	clz	r3, r3
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d105      	bne.n	8003e96 <HAL_ADC_ConfigChannel+0x1d6>
 8003e8a:	683b      	ldr	r3, [r7, #0]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	0e9b      	lsrs	r3, r3, #26
 8003e90:	f003 031f 	and.w	r3, r3, #31
 8003e94:	e018      	b.n	8003ec8 <HAL_ADC_ConfigChannel+0x208>
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003ea2:	fa93 f3a3 	rbit	r3, r3
 8003ea6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8003eaa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003eae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8003eb2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d101      	bne.n	8003ebe <HAL_ADC_ConfigChannel+0x1fe>
    return 32U;
 8003eba:	2320      	movs	r3, #32
 8003ebc:	e004      	b.n	8003ec8 <HAL_ADC_ConfigChannel+0x208>
  return __builtin_clz(value);
 8003ebe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003ec2:	fab3 f383 	clz	r3, r3
 8003ec6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d106      	bne.n	8003eda <HAL_ADC_ConfigChannel+0x21a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	2100      	movs	r1, #0
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f7fe ffdb 	bl	8002e90 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2101      	movs	r1, #1
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f7fe ffbf 	bl	8002e64 <LL_ADC_GetOffsetChannel>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d10a      	bne.n	8003f06 <HAL_ADC_ConfigChannel+0x246>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2101      	movs	r1, #1
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f7fe ffb4 	bl	8002e64 <LL_ADC_GetOffsetChannel>
 8003efc:	4603      	mov	r3, r0
 8003efe:	0e9b      	lsrs	r3, r3, #26
 8003f00:	f003 021f 	and.w	r2, r3, #31
 8003f04:	e01e      	b.n	8003f44 <HAL_ADC_ConfigChannel+0x284>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	2101      	movs	r1, #1
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	f7fe ffa9 	bl	8002e64 <LL_ADC_GetOffsetChannel>
 8003f12:	4603      	mov	r3, r0
 8003f14:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f18:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003f1c:	fa93 f3a3 	rbit	r3, r3
 8003f20:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8003f24:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003f28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8003f2c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d101      	bne.n	8003f38 <HAL_ADC_ConfigChannel+0x278>
    return 32U;
 8003f34:	2320      	movs	r3, #32
 8003f36:	e004      	b.n	8003f42 <HAL_ADC_ConfigChannel+0x282>
  return __builtin_clz(value);
 8003f38:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003f3c:	fab3 f383 	clz	r3, r3
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d105      	bne.n	8003f5c <HAL_ADC_ConfigChannel+0x29c>
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	0e9b      	lsrs	r3, r3, #26
 8003f56:	f003 031f 	and.w	r3, r3, #31
 8003f5a:	e018      	b.n	8003f8e <HAL_ADC_ConfigChannel+0x2ce>
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f64:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003f68:	fa93 f3a3 	rbit	r3, r3
 8003f6c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003f70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003f74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8003f78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d101      	bne.n	8003f84 <HAL_ADC_ConfigChannel+0x2c4>
    return 32U;
 8003f80:	2320      	movs	r3, #32
 8003f82:	e004      	b.n	8003f8e <HAL_ADC_ConfigChannel+0x2ce>
  return __builtin_clz(value);
 8003f84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003f88:	fab3 f383 	clz	r3, r3
 8003f8c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d106      	bne.n	8003fa0 <HAL_ADC_ConfigChannel+0x2e0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2200      	movs	r2, #0
 8003f98:	2101      	movs	r1, #1
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f7fe ff78 	bl	8002e90 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	2102      	movs	r1, #2
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7fe ff5c 	bl	8002e64 <LL_ADC_GetOffsetChannel>
 8003fac:	4603      	mov	r3, r0
 8003fae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d10e      	bne.n	8003fd4 <HAL_ADC_ConfigChannel+0x314>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	2102      	movs	r1, #2
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7fe ff51 	bl	8002e64 <LL_ADC_GetOffsetChannel>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	0e9b      	lsrs	r3, r3, #26
 8003fc6:	f003 021f 	and.w	r2, r3, #31
 8003fca:	e022      	b.n	8004012 <HAL_ADC_ConfigChannel+0x352>
 8003fcc:	04300002 	.word	0x04300002
 8003fd0:	407f0000 	.word	0x407f0000
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	2102      	movs	r1, #2
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f7fe ff42 	bl	8002e64 <LL_ADC_GetOffsetChannel>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fea:	fa93 f3a3 	rbit	r3, r3
 8003fee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8003ff2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003ff6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003ffa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d101      	bne.n	8004006 <HAL_ADC_ConfigChannel+0x346>
    return 32U;
 8004002:	2320      	movs	r3, #32
 8004004:	e004      	b.n	8004010 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8004006:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800400a:	fab3 f383 	clz	r3, r3
 800400e:	b2db      	uxtb	r3, r3
 8004010:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800401a:	2b00      	cmp	r3, #0
 800401c:	d105      	bne.n	800402a <HAL_ADC_ConfigChannel+0x36a>
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	0e9b      	lsrs	r3, r3, #26
 8004024:	f003 031f 	and.w	r3, r3, #31
 8004028:	e016      	b.n	8004058 <HAL_ADC_ConfigChannel+0x398>
 800402a:	683b      	ldr	r3, [r7, #0]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004032:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004036:	fa93 f3a3 	rbit	r3, r3
 800403a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800403c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800403e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004042:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004046:	2b00      	cmp	r3, #0
 8004048:	d101      	bne.n	800404e <HAL_ADC_ConfigChannel+0x38e>
    return 32U;
 800404a:	2320      	movs	r3, #32
 800404c:	e004      	b.n	8004058 <HAL_ADC_ConfigChannel+0x398>
  return __builtin_clz(value);
 800404e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004052:	fab3 f383 	clz	r3, r3
 8004056:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004058:	429a      	cmp	r2, r3
 800405a:	d106      	bne.n	800406a <HAL_ADC_ConfigChannel+0x3aa>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2200      	movs	r2, #0
 8004062:	2102      	movs	r1, #2
 8004064:	4618      	mov	r0, r3
 8004066:	f7fe ff13 	bl	8002e90 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2103      	movs	r1, #3
 8004070:	4618      	mov	r0, r3
 8004072:	f7fe fef7 	bl	8002e64 <LL_ADC_GetOffsetChannel>
 8004076:	4603      	mov	r3, r0
 8004078:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800407c:	2b00      	cmp	r3, #0
 800407e:	d10a      	bne.n	8004096 <HAL_ADC_ConfigChannel+0x3d6>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2103      	movs	r1, #3
 8004086:	4618      	mov	r0, r3
 8004088:	f7fe feec 	bl	8002e64 <LL_ADC_GetOffsetChannel>
 800408c:	4603      	mov	r3, r0
 800408e:	0e9b      	lsrs	r3, r3, #26
 8004090:	f003 021f 	and.w	r2, r3, #31
 8004094:	e017      	b.n	80040c6 <HAL_ADC_ConfigChannel+0x406>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2103      	movs	r1, #3
 800409c:	4618      	mov	r0, r3
 800409e:	f7fe fee1 	bl	8002e64 <LL_ADC_GetOffsetChannel>
 80040a2:	4603      	mov	r3, r0
 80040a4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040a8:	fa93 f3a3 	rbit	r3, r3
 80040ac:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80040ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80040b0:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80040b2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d101      	bne.n	80040bc <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80040b8:	2320      	movs	r3, #32
 80040ba:	e003      	b.n	80040c4 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80040bc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80040be:	fab3 f383 	clz	r3, r3
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d105      	bne.n	80040de <HAL_ADC_ConfigChannel+0x41e>
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	0e9b      	lsrs	r3, r3, #26
 80040d8:	f003 031f 	and.w	r3, r3, #31
 80040dc:	e011      	b.n	8004102 <HAL_ADC_ConfigChannel+0x442>
 80040de:	683b      	ldr	r3, [r7, #0]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80040e6:	fa93 f3a3 	rbit	r3, r3
 80040ea:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 80040ec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040ee:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 80040f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d101      	bne.n	80040fa <HAL_ADC_ConfigChannel+0x43a>
    return 32U;
 80040f6:	2320      	movs	r3, #32
 80040f8:	e003      	b.n	8004102 <HAL_ADC_ConfigChannel+0x442>
  return __builtin_clz(value);
 80040fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040fc:	fab3 f383 	clz	r3, r3
 8004100:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004102:	429a      	cmp	r2, r3
 8004104:	d106      	bne.n	8004114 <HAL_ADC_ConfigChannel+0x454>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2200      	movs	r2, #0
 800410c:	2103      	movs	r1, #3
 800410e:	4618      	mov	r0, r3
 8004110:	f7fe febe 	bl	8002e90 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4618      	mov	r0, r3
 800411a:	f7ff f851 	bl	80031c0 <LL_ADC_IsEnabled>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	f040 813f 	bne.w	80043a4 <HAL_ADC_ConfigChannel+0x6e4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	6818      	ldr	r0, [r3, #0]
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	6819      	ldr	r1, [r3, #0]
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	68db      	ldr	r3, [r3, #12]
 8004132:	461a      	mov	r2, r3
 8004134:	f7fe ff8e 	bl	8003054 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	68db      	ldr	r3, [r3, #12]
 800413c:	4a8e      	ldr	r2, [pc, #568]	@ (8004378 <HAL_ADC_ConfigChannel+0x6b8>)
 800413e:	4293      	cmp	r3, r2
 8004140:	f040 8130 	bne.w	80043a4 <HAL_ADC_ConfigChannel+0x6e4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004150:	2b00      	cmp	r3, #0
 8004152:	d10b      	bne.n	800416c <HAL_ADC_ConfigChannel+0x4ac>
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	0e9b      	lsrs	r3, r3, #26
 800415a:	3301      	adds	r3, #1
 800415c:	f003 031f 	and.w	r3, r3, #31
 8004160:	2b09      	cmp	r3, #9
 8004162:	bf94      	ite	ls
 8004164:	2301      	movls	r3, #1
 8004166:	2300      	movhi	r3, #0
 8004168:	b2db      	uxtb	r3, r3
 800416a:	e019      	b.n	80041a0 <HAL_ADC_ConfigChannel+0x4e0>
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004172:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004174:	fa93 f3a3 	rbit	r3, r3
 8004178:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800417a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800417c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800417e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004180:	2b00      	cmp	r3, #0
 8004182:	d101      	bne.n	8004188 <HAL_ADC_ConfigChannel+0x4c8>
    return 32U;
 8004184:	2320      	movs	r3, #32
 8004186:	e003      	b.n	8004190 <HAL_ADC_ConfigChannel+0x4d0>
  return __builtin_clz(value);
 8004188:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800418a:	fab3 f383 	clz	r3, r3
 800418e:	b2db      	uxtb	r3, r3
 8004190:	3301      	adds	r3, #1
 8004192:	f003 031f 	and.w	r3, r3, #31
 8004196:	2b09      	cmp	r3, #9
 8004198:	bf94      	ite	ls
 800419a:	2301      	movls	r3, #1
 800419c:	2300      	movhi	r3, #0
 800419e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d079      	beq.n	8004298 <HAL_ADC_ConfigChannel+0x5d8>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d107      	bne.n	80041c0 <HAL_ADC_ConfigChannel+0x500>
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	0e9b      	lsrs	r3, r3, #26
 80041b6:	3301      	adds	r3, #1
 80041b8:	069b      	lsls	r3, r3, #26
 80041ba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041be:	e015      	b.n	80041ec <HAL_ADC_ConfigChannel+0x52c>
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80041c8:	fa93 f3a3 	rbit	r3, r3
 80041cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80041ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041d0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80041d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <HAL_ADC_ConfigChannel+0x51c>
    return 32U;
 80041d8:	2320      	movs	r3, #32
 80041da:	e003      	b.n	80041e4 <HAL_ADC_ConfigChannel+0x524>
  return __builtin_clz(value);
 80041dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041de:	fab3 f383 	clz	r3, r3
 80041e2:	b2db      	uxtb	r3, r3
 80041e4:	3301      	adds	r3, #1
 80041e6:	069b      	lsls	r3, r3, #26
 80041e8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d109      	bne.n	800420c <HAL_ADC_ConfigChannel+0x54c>
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	0e9b      	lsrs	r3, r3, #26
 80041fe:	3301      	adds	r3, #1
 8004200:	f003 031f 	and.w	r3, r3, #31
 8004204:	2101      	movs	r1, #1
 8004206:	fa01 f303 	lsl.w	r3, r1, r3
 800420a:	e017      	b.n	800423c <HAL_ADC_ConfigChannel+0x57c>
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004212:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004214:	fa93 f3a3 	rbit	r3, r3
 8004218:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800421a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800421c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800421e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004220:	2b00      	cmp	r3, #0
 8004222:	d101      	bne.n	8004228 <HAL_ADC_ConfigChannel+0x568>
    return 32U;
 8004224:	2320      	movs	r3, #32
 8004226:	e003      	b.n	8004230 <HAL_ADC_ConfigChannel+0x570>
  return __builtin_clz(value);
 8004228:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800422a:	fab3 f383 	clz	r3, r3
 800422e:	b2db      	uxtb	r3, r3
 8004230:	3301      	adds	r3, #1
 8004232:	f003 031f 	and.w	r3, r3, #31
 8004236:	2101      	movs	r1, #1
 8004238:	fa01 f303 	lsl.w	r3, r1, r3
 800423c:	ea42 0103 	orr.w	r1, r2, r3
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004248:	2b00      	cmp	r3, #0
 800424a:	d10a      	bne.n	8004262 <HAL_ADC_ConfigChannel+0x5a2>
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	0e9b      	lsrs	r3, r3, #26
 8004252:	3301      	adds	r3, #1
 8004254:	f003 021f 	and.w	r2, r3, #31
 8004258:	4613      	mov	r3, r2
 800425a:	005b      	lsls	r3, r3, #1
 800425c:	4413      	add	r3, r2
 800425e:	051b      	lsls	r3, r3, #20
 8004260:	e018      	b.n	8004294 <HAL_ADC_ConfigChannel+0x5d4>
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800426a:	fa93 f3a3 	rbit	r3, r3
 800426e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004270:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004272:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004274:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004276:	2b00      	cmp	r3, #0
 8004278:	d101      	bne.n	800427e <HAL_ADC_ConfigChannel+0x5be>
    return 32U;
 800427a:	2320      	movs	r3, #32
 800427c:	e003      	b.n	8004286 <HAL_ADC_ConfigChannel+0x5c6>
  return __builtin_clz(value);
 800427e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004280:	fab3 f383 	clz	r3, r3
 8004284:	b2db      	uxtb	r3, r3
 8004286:	3301      	adds	r3, #1
 8004288:	f003 021f 	and.w	r2, r3, #31
 800428c:	4613      	mov	r3, r2
 800428e:	005b      	lsls	r3, r3, #1
 8004290:	4413      	add	r3, r2
 8004292:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004294:	430b      	orrs	r3, r1
 8004296:	e080      	b.n	800439a <HAL_ADC_ConfigChannel+0x6da>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d107      	bne.n	80042b4 <HAL_ADC_ConfigChannel+0x5f4>
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	0e9b      	lsrs	r3, r3, #26
 80042aa:	3301      	adds	r3, #1
 80042ac:	069b      	lsls	r3, r3, #26
 80042ae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80042b2:	e015      	b.n	80042e0 <HAL_ADC_ConfigChannel+0x620>
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042bc:	fa93 f3a3 	rbit	r3, r3
 80042c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80042c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042c4:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80042c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d101      	bne.n	80042d0 <HAL_ADC_ConfigChannel+0x610>
    return 32U;
 80042cc:	2320      	movs	r3, #32
 80042ce:	e003      	b.n	80042d8 <HAL_ADC_ConfigChannel+0x618>
  return __builtin_clz(value);
 80042d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042d2:	fab3 f383 	clz	r3, r3
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	3301      	adds	r3, #1
 80042da:	069b      	lsls	r3, r3, #26
 80042dc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d109      	bne.n	8004300 <HAL_ADC_ConfigChannel+0x640>
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	0e9b      	lsrs	r3, r3, #26
 80042f2:	3301      	adds	r3, #1
 80042f4:	f003 031f 	and.w	r3, r3, #31
 80042f8:	2101      	movs	r1, #1
 80042fa:	fa01 f303 	lsl.w	r3, r1, r3
 80042fe:	e017      	b.n	8004330 <HAL_ADC_ConfigChannel+0x670>
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004306:	6a3b      	ldr	r3, [r7, #32]
 8004308:	fa93 f3a3 	rbit	r3, r3
 800430c:	61fb      	str	r3, [r7, #28]
  return result;
 800430e:	69fb      	ldr	r3, [r7, #28]
 8004310:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004314:	2b00      	cmp	r3, #0
 8004316:	d101      	bne.n	800431c <HAL_ADC_ConfigChannel+0x65c>
    return 32U;
 8004318:	2320      	movs	r3, #32
 800431a:	e003      	b.n	8004324 <HAL_ADC_ConfigChannel+0x664>
  return __builtin_clz(value);
 800431c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800431e:	fab3 f383 	clz	r3, r3
 8004322:	b2db      	uxtb	r3, r3
 8004324:	3301      	adds	r3, #1
 8004326:	f003 031f 	and.w	r3, r3, #31
 800432a:	2101      	movs	r1, #1
 800432c:	fa01 f303 	lsl.w	r3, r1, r3
 8004330:	ea42 0103 	orr.w	r1, r2, r3
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800433c:	2b00      	cmp	r3, #0
 800433e:	d10d      	bne.n	800435c <HAL_ADC_ConfigChannel+0x69c>
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	0e9b      	lsrs	r3, r3, #26
 8004346:	3301      	adds	r3, #1
 8004348:	f003 021f 	and.w	r2, r3, #31
 800434c:	4613      	mov	r3, r2
 800434e:	005b      	lsls	r3, r3, #1
 8004350:	4413      	add	r3, r2
 8004352:	3b1e      	subs	r3, #30
 8004354:	051b      	lsls	r3, r3, #20
 8004356:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800435a:	e01d      	b.n	8004398 <HAL_ADC_ConfigChannel+0x6d8>
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	fa93 f3a3 	rbit	r3, r3
 8004368:	613b      	str	r3, [r7, #16]
  return result;
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800436e:	69bb      	ldr	r3, [r7, #24]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d103      	bne.n	800437c <HAL_ADC_ConfigChannel+0x6bc>
    return 32U;
 8004374:	2320      	movs	r3, #32
 8004376:	e005      	b.n	8004384 <HAL_ADC_ConfigChannel+0x6c4>
 8004378:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800437c:	69bb      	ldr	r3, [r7, #24]
 800437e:	fab3 f383 	clz	r3, r3
 8004382:	b2db      	uxtb	r3, r3
 8004384:	3301      	adds	r3, #1
 8004386:	f003 021f 	and.w	r2, r3, #31
 800438a:	4613      	mov	r3, r2
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	4413      	add	r3, r2
 8004390:	3b1e      	subs	r3, #30
 8004392:	051b      	lsls	r3, r3, #20
 8004394:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004398:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800439a:	683a      	ldr	r2, [r7, #0]
 800439c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800439e:	4619      	mov	r1, r3
 80043a0:	f7fe fe2c 	bl	8002ffc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	4b43      	ldr	r3, [pc, #268]	@ (80044b8 <HAL_ADC_ConfigChannel+0x7f8>)
 80043aa:	4013      	ands	r3, r2
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d079      	beq.n	80044a4 <HAL_ADC_ConfigChannel+0x7e4>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80043b0:	4842      	ldr	r0, [pc, #264]	@ (80044bc <HAL_ADC_ConfigChannel+0x7fc>)
 80043b2:	f7fe fcff 	bl	8002db4 <LL_ADC_GetCommonPathInternalCh>
 80043b6:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a40      	ldr	r2, [pc, #256]	@ (80044c0 <HAL_ADC_ConfigChannel+0x800>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d124      	bne.n	800440e <HAL_ADC_ConfigChannel+0x74e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80043c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80043c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d11e      	bne.n	800440e <HAL_ADC_ConfigChannel+0x74e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a3b      	ldr	r2, [pc, #236]	@ (80044c4 <HAL_ADC_ConfigChannel+0x804>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d164      	bne.n	80044a4 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80043da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80043de:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80043e2:	4619      	mov	r1, r3
 80043e4:	4835      	ldr	r0, [pc, #212]	@ (80044bc <HAL_ADC_ConfigChannel+0x7fc>)
 80043e6:	f7fe fcd2 	bl	8002d8e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80043ea:	4b37      	ldr	r3, [pc, #220]	@ (80044c8 <HAL_ADC_ConfigChannel+0x808>)
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	099b      	lsrs	r3, r3, #6
 80043f0:	4a36      	ldr	r2, [pc, #216]	@ (80044cc <HAL_ADC_ConfigChannel+0x80c>)
 80043f2:	fba2 2303 	umull	r2, r3, r2, r3
 80043f6:	099b      	lsrs	r3, r3, #6
 80043f8:	3301      	adds	r3, #1
 80043fa:	005b      	lsls	r3, r3, #1
 80043fc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80043fe:	e002      	b.n	8004406 <HAL_ADC_ConfigChannel+0x746>
          {
            wait_loop_index--;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	3b01      	subs	r3, #1
 8004404:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d1f9      	bne.n	8004400 <HAL_ADC_ConfigChannel+0x740>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800440c:	e04a      	b.n	80044a4 <HAL_ADC_ConfigChannel+0x7e4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a2f      	ldr	r2, [pc, #188]	@ (80044d0 <HAL_ADC_ConfigChannel+0x810>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d113      	bne.n	8004440 <HAL_ADC_ConfigChannel+0x780>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004418:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800441c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d10d      	bne.n	8004440 <HAL_ADC_ConfigChannel+0x780>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a2a      	ldr	r2, [pc, #168]	@ (80044d4 <HAL_ADC_ConfigChannel+0x814>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d13a      	bne.n	80044a4 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800442e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004432:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004436:	4619      	mov	r1, r3
 8004438:	4820      	ldr	r0, [pc, #128]	@ (80044bc <HAL_ADC_ConfigChannel+0x7fc>)
 800443a:	f7fe fca8 	bl	8002d8e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800443e:	e031      	b.n	80044a4 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a24      	ldr	r2, [pc, #144]	@ (80044d8 <HAL_ADC_ConfigChannel+0x818>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d113      	bne.n	8004472 <HAL_ADC_ConfigChannel+0x7b2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800444a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800444e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004452:	2b00      	cmp	r3, #0
 8004454:	d10d      	bne.n	8004472 <HAL_ADC_ConfigChannel+0x7b2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	4a1a      	ldr	r2, [pc, #104]	@ (80044c4 <HAL_ADC_ConfigChannel+0x804>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d121      	bne.n	80044a4 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004460:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004464:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004468:	4619      	mov	r1, r3
 800446a:	4814      	ldr	r0, [pc, #80]	@ (80044bc <HAL_ADC_ConfigChannel+0x7fc>)
 800446c:	f7fe fc8f 	bl	8002d8e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 8004470:	e018      	b.n	80044a4 <HAL_ADC_ConfigChannel+0x7e4>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a19      	ldr	r2, [pc, #100]	@ (80044dc <HAL_ADC_ConfigChannel+0x81c>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d113      	bne.n	80044a4 <HAL_ADC_ConfigChannel+0x7e4>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a10      	ldr	r2, [pc, #64]	@ (80044c4 <HAL_ADC_ConfigChannel+0x804>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d00e      	beq.n	80044a4 <HAL_ADC_ConfigChannel+0x7e4>
        {
          LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4618      	mov	r0, r3
 800448c:	f7fe fca0 	bl	8002dd0 <LL_ADC_EnableChannelVDDcore>
 8004490:	e008      	b.n	80044a4 <HAL_ADC_ConfigChannel+0x7e4>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004496:	f043 0220 	orr.w	r2, r3, #32
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800449e:	2301      	movs	r3, #1
 80044a0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80044ac:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	37d8      	adds	r7, #216	@ 0xd8
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	80080000 	.word	0x80080000
 80044bc:	42028300 	.word	0x42028300
 80044c0:	c3210000 	.word	0xc3210000
 80044c4:	42028000 	.word	0x42028000
 80044c8:	20000004 	.word	0x20000004
 80044cc:	053e2d63 	.word	0x053e2d63
 80044d0:	43290000 	.word	0x43290000
 80044d4:	42028100 	.word	0x42028100
 80044d8:	c7520000 	.word	0xc7520000
 80044dc:	475a0000 	.word	0x475a0000

080044e0 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b088      	sub	sp, #32
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80044ea:	2300      	movs	r3, #0
 80044ec:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	4618      	mov	r0, r3
 80044f8:	f7fe feb0 	bl	800325c <LL_ADC_REG_IsConversionOngoing>
 80044fc:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	4618      	mov	r0, r3
 8004504:	f7fe fed1 	bl	80032aa <LL_ADC_INJ_IsConversionOngoing>
 8004508:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d103      	bne.n	8004518 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2b00      	cmp	r3, #0
 8004514:	f000 8098 	beq.w	8004648 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68db      	ldr	r3, [r3, #12]
 800451e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d02a      	beq.n	800457c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	7e5b      	ldrb	r3, [r3, #25]
 800452a:	2b01      	cmp	r3, #1
 800452c:	d126      	bne.n	800457c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	7e1b      	ldrb	r3, [r3, #24]
 8004532:	2b01      	cmp	r3, #1
 8004534:	d122      	bne.n	800457c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8004536:	2301      	movs	r3, #1
 8004538:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800453a:	e014      	b.n	8004566 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	4a45      	ldr	r2, [pc, #276]	@ (8004654 <ADC_ConversionStop+0x174>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d90d      	bls.n	8004560 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004548:	f043 0210 	orr.w	r2, r3, #16
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004554:	f043 0201 	orr.w	r2, r3, #1
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e074      	b.n	800464a <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004560:	69fb      	ldr	r3, [r7, #28]
 8004562:	3301      	adds	r3, #1
 8004564:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004570:	2b40      	cmp	r3, #64	@ 0x40
 8004572:	d1e3      	bne.n	800453c <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	2240      	movs	r2, #64	@ 0x40
 800457a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800457c:	69bb      	ldr	r3, [r7, #24]
 800457e:	2b02      	cmp	r3, #2
 8004580:	d014      	beq.n	80045ac <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4618      	mov	r0, r3
 8004588:	f7fe fe68 	bl	800325c <LL_ADC_REG_IsConversionOngoing>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d00c      	beq.n	80045ac <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4618      	mov	r0, r3
 8004598:	f7fe fe25 	bl	80031e6 <LL_ADC_IsDisableOngoing>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d104      	bne.n	80045ac <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4618      	mov	r0, r3
 80045a8:	f7fe fe44 	bl	8003234 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80045ac:	69bb      	ldr	r3, [r7, #24]
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d014      	beq.n	80045dc <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	4618      	mov	r0, r3
 80045b8:	f7fe fe77 	bl	80032aa <LL_ADC_INJ_IsConversionOngoing>
 80045bc:	4603      	mov	r3, r0
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d00c      	beq.n	80045dc <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	4618      	mov	r0, r3
 80045c8:	f7fe fe0d 	bl	80031e6 <LL_ADC_IsDisableOngoing>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d104      	bne.n	80045dc <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	4618      	mov	r0, r3
 80045d8:	f7fe fe53 	bl	8003282 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80045dc:	69bb      	ldr	r3, [r7, #24]
 80045de:	2b02      	cmp	r3, #2
 80045e0:	d005      	beq.n	80045ee <ADC_ConversionStop+0x10e>
 80045e2:	69bb      	ldr	r3, [r7, #24]
 80045e4:	2b03      	cmp	r3, #3
 80045e6:	d105      	bne.n	80045f4 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80045e8:	230c      	movs	r3, #12
 80045ea:	617b      	str	r3, [r7, #20]
        break;
 80045ec:	e005      	b.n	80045fa <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80045ee:	2308      	movs	r3, #8
 80045f0:	617b      	str	r3, [r7, #20]
        break;
 80045f2:	e002      	b.n	80045fa <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80045f4:	2304      	movs	r3, #4
 80045f6:	617b      	str	r3, [r7, #20]
        break;
 80045f8:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80045fa:	f7fe fb85 	bl	8002d08 <HAL_GetTick>
 80045fe:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004600:	e01b      	b.n	800463a <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004602:	f7fe fb81 	bl	8002d08 <HAL_GetTick>
 8004606:	4602      	mov	r2, r0
 8004608:	68bb      	ldr	r3, [r7, #8]
 800460a:	1ad3      	subs	r3, r2, r3
 800460c:	2b05      	cmp	r3, #5
 800460e:	d914      	bls.n	800463a <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	689a      	ldr	r2, [r3, #8]
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	4013      	ands	r3, r2
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00d      	beq.n	800463a <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004622:	f043 0210 	orr.w	r2, r3, #16
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800462e:	f043 0201 	orr.w	r2, r3, #1
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e007      	b.n	800464a <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	689a      	ldr	r2, [r3, #8]
 8004640:	697b      	ldr	r3, [r7, #20]
 8004642:	4013      	ands	r3, r2
 8004644:	2b00      	cmp	r3, #0
 8004646:	d1dc      	bne.n	8004602 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004648:	2300      	movs	r3, #0
}
 800464a:	4618      	mov	r0, r3
 800464c:	3720      	adds	r7, #32
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	a33fffff 	.word	0xa33fffff

08004658 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004660:	2300      	movs	r3, #0
 8004662:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4618      	mov	r0, r3
 800466a:	f7fe fda9 	bl	80031c0 <LL_ADC_IsEnabled>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d166      	bne.n	8004742 <ADC_Enable+0xea>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	689a      	ldr	r2, [r3, #8]
 800467a:	4b34      	ldr	r3, [pc, #208]	@ (800474c <ADC_Enable+0xf4>)
 800467c:	4013      	ands	r3, r2
 800467e:	2b00      	cmp	r3, #0
 8004680:	d00d      	beq.n	800469e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004686:	f043 0210 	orr.w	r2, r3, #16
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004692:	f043 0201 	orr.w	r2, r3, #1
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800469a:	2301      	movs	r3, #1
 800469c:	e052      	b.n	8004744 <ADC_Enable+0xec>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	4618      	mov	r0, r3
 80046a4:	f7fe fd64 	bl	8003170 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80046a8:	4829      	ldr	r0, [pc, #164]	@ (8004750 <ADC_Enable+0xf8>)
 80046aa:	f7fe fb83 	bl	8002db4 <LL_ADC_GetCommonPathInternalCh>
 80046ae:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80046b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d010      	beq.n	80046da <ADC_Enable+0x82>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80046b8:	4b26      	ldr	r3, [pc, #152]	@ (8004754 <ADC_Enable+0xfc>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	099b      	lsrs	r3, r3, #6
 80046be:	4a26      	ldr	r2, [pc, #152]	@ (8004758 <ADC_Enable+0x100>)
 80046c0:	fba2 2303 	umull	r2, r3, r2, r3
 80046c4:	099b      	lsrs	r3, r3, #6
 80046c6:	3301      	adds	r3, #1
 80046c8:	005b      	lsls	r3, r3, #1
 80046ca:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80046cc:	e002      	b.n	80046d4 <ADC_Enable+0x7c>
      {
        wait_loop_index--;
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	3b01      	subs	r3, #1
 80046d2:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d1f9      	bne.n	80046ce <ADC_Enable+0x76>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80046da:	f7fe fb15 	bl	8002d08 <HAL_GetTick>
 80046de:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80046e0:	e028      	b.n	8004734 <ADC_Enable+0xdc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4618      	mov	r0, r3
 80046e8:	f7fe fd6a 	bl	80031c0 <LL_ADC_IsEnabled>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d104      	bne.n	80046fc <ADC_Enable+0xa4>
      {
        LL_ADC_Enable(hadc->Instance);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4618      	mov	r0, r3
 80046f8:	f7fe fd3a 	bl	8003170 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80046fc:	f7fe fb04 	bl	8002d08 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b02      	cmp	r3, #2
 8004708:	d914      	bls.n	8004734 <ADC_Enable+0xdc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0301 	and.w	r3, r3, #1
 8004714:	2b01      	cmp	r3, #1
 8004716:	d00d      	beq.n	8004734 <ADC_Enable+0xdc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800471c:	f043 0210 	orr.w	r2, r3, #16
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004728:	f043 0201 	orr.w	r2, r3, #1
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004730:	2301      	movs	r3, #1
 8004732:	e007      	b.n	8004744 <ADC_Enable+0xec>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0301 	and.w	r3, r3, #1
 800473e:	2b01      	cmp	r3, #1
 8004740:	d1cf      	bne.n	80046e2 <ADC_Enable+0x8a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004742:	2300      	movs	r3, #0
}
 8004744:	4618      	mov	r0, r3
 8004746:	3710      	adds	r7, #16
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	8000003f 	.word	0x8000003f
 8004750:	42028300 	.word	0x42028300
 8004754:	20000004 	.word	0x20000004
 8004758:	053e2d63 	.word	0x053e2d63

0800475c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	4618      	mov	r0, r3
 800476a:	f7fe fd3c 	bl	80031e6 <LL_ADC_IsDisableOngoing>
 800476e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4618      	mov	r0, r3
 8004776:	f7fe fd23 	bl	80031c0 <LL_ADC_IsEnabled>
 800477a:	4603      	mov	r3, r0
 800477c:	2b00      	cmp	r3, #0
 800477e:	d047      	beq.n	8004810 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d144      	bne.n	8004810 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	689b      	ldr	r3, [r3, #8]
 800478c:	f003 030d 	and.w	r3, r3, #13
 8004790:	2b01      	cmp	r3, #1
 8004792:	d10c      	bne.n	80047ae <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	4618      	mov	r0, r3
 800479a:	f7fe fcfd 	bl	8003198 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	2203      	movs	r2, #3
 80047a4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80047a6:	f7fe faaf 	bl	8002d08 <HAL_GetTick>
 80047aa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80047ac:	e029      	b.n	8004802 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047b2:	f043 0210 	orr.w	r2, r3, #16
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047be:	f043 0201 	orr.w	r2, r3, #1
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80047c6:	2301      	movs	r3, #1
 80047c8:	e023      	b.n	8004812 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80047ca:	f7fe fa9d 	bl	8002d08 <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	68bb      	ldr	r3, [r7, #8]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d914      	bls.n	8004802 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	f003 0301 	and.w	r3, r3, #1
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d00d      	beq.n	8004802 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ea:	f043 0210 	orr.w	r2, r3, #16
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047f6:	f043 0201 	orr.w	r2, r3, #1
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e007      	b.n	8004812 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f003 0301 	and.w	r3, r3, #1
 800480c:	2b00      	cmp	r3, #0
 800480e:	d1dc      	bne.n	80047ca <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004810:	2300      	movs	r3, #0
}
 8004812:	4618      	mov	r0, r3
 8004814:	3710      	adds	r7, #16
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}

0800481a <LL_ADC_SetCommonPathInternalCh>:
{
 800481a:	b480      	push	{r7}
 800481c:	b083      	sub	sp, #12
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
 8004822:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	431a      	orrs	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	609a      	str	r2, [r3, #8]
}
 8004834:	bf00      	nop
 8004836:	370c      	adds	r7, #12
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <LL_ADC_GetCommonPathInternalCh>:
{
 8004840:	b480      	push	{r7}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	689b      	ldr	r3, [r3, #8]
 800484c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8004850:	4618      	mov	r0, r3
 8004852:	370c      	adds	r7, #12
 8004854:	46bd      	mov	sp, r7
 8004856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485a:	4770      	bx	lr

0800485c <LL_ADC_EnableChannelVDDcore>:
{
 800485c:	b480      	push	{r7}
 800485e:	b083      	sub	sp, #12
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->OR, ADC_OR_OP0);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800486a:	f043 0201 	orr.w	r2, r3, #1
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8004874:	bf00      	nop
 8004876:	370c      	adds	r7, #12
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <LL_ADC_EnableChannel0_GPIO>:
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  SET_BIT(ADC1->OR, ADC_OR_OP0);
 8004888:	4b06      	ldr	r3, [pc, #24]	@ (80048a4 <LL_ADC_EnableChannel0_GPIO+0x24>)
 800488a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800488e:	4a05      	ldr	r2, [pc, #20]	@ (80048a4 <LL_ADC_EnableChannel0_GPIO+0x24>)
 8004890:	f043 0301 	orr.w	r3, r3, #1
 8004894:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8
}
 8004898:	bf00      	nop
 800489a:	370c      	adds	r7, #12
 800489c:	46bd      	mov	sp, r7
 800489e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a2:	4770      	bx	lr
 80048a4:	42028000 	.word	0x42028000

080048a8 <LL_ADC_SetOffset>:
{
 80048a8:	b480      	push	{r7}
 80048aa:	b087      	sub	sp, #28
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	60f8      	str	r0, [r7, #12]
 80048b0:	60b9      	str	r1, [r7, #8]
 80048b2:	607a      	str	r2, [r7, #4]
 80048b4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	3360      	adds	r3, #96	@ 0x60
 80048ba:	461a      	mov	r2, r3
 80048bc:	68bb      	ldr	r3, [r7, #8]
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	4413      	add	r3, r2
 80048c2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	4b08      	ldr	r3, [pc, #32]	@ (80048ec <LL_ADC_SetOffset+0x44>)
 80048ca:	4013      	ands	r3, r2
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80048d2:	683a      	ldr	r2, [r7, #0]
 80048d4:	430a      	orrs	r2, r1
 80048d6:	4313      	orrs	r3, r2
 80048d8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	601a      	str	r2, [r3, #0]
}
 80048e0:	bf00      	nop
 80048e2:	371c      	adds	r7, #28
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr
 80048ec:	03fff000 	.word	0x03fff000

080048f0 <LL_ADC_GetOffsetChannel>:
{
 80048f0:	b480      	push	{r7}
 80048f2:	b085      	sub	sp, #20
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	3360      	adds	r3, #96	@ 0x60
 80048fe:	461a      	mov	r2, r3
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	4413      	add	r3, r2
 8004906:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004910:	4618      	mov	r0, r3
 8004912:	3714      	adds	r7, #20
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr

0800491c <LL_ADC_SetOffsetState>:
{
 800491c:	b480      	push	{r7}
 800491e:	b087      	sub	sp, #28
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	3360      	adds	r3, #96	@ 0x60
 800492c:	461a      	mov	r2, r3
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	4413      	add	r3, r2
 8004934:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	431a      	orrs	r2, r3
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	601a      	str	r2, [r3, #0]
}
 8004946:	bf00      	nop
 8004948:	371c      	adds	r7, #28
 800494a:	46bd      	mov	sp, r7
 800494c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004950:	4770      	bx	lr

08004952 <LL_ADC_SetOffsetSign>:
{
 8004952:	b480      	push	{r7}
 8004954:	b087      	sub	sp, #28
 8004956:	af00      	add	r7, sp, #0
 8004958:	60f8      	str	r0, [r7, #12]
 800495a:	60b9      	str	r1, [r7, #8]
 800495c:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	3360      	adds	r3, #96	@ 0x60
 8004962:	461a      	mov	r2, r3
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	4413      	add	r3, r2
 800496a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	431a      	orrs	r2, r3
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	601a      	str	r2, [r3, #0]
}
 800497c:	bf00      	nop
 800497e:	371c      	adds	r7, #28
 8004980:	46bd      	mov	sp, r7
 8004982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004986:	4770      	bx	lr

08004988 <LL_ADC_SetOffsetSaturation>:
{
 8004988:	b480      	push	{r7}
 800498a:	b087      	sub	sp, #28
 800498c:	af00      	add	r7, sp, #0
 800498e:	60f8      	str	r0, [r7, #12]
 8004990:	60b9      	str	r1, [r7, #8]
 8004992:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	3360      	adds	r3, #96	@ 0x60
 8004998:	461a      	mov	r2, r3
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	4413      	add	r3, r2
 80049a0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	431a      	orrs	r2, r3
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	601a      	str	r2, [r3, #0]
}
 80049b2:	bf00      	nop
 80049b4:	371c      	adds	r7, #28
 80049b6:	46bd      	mov	sp, r7
 80049b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049bc:	4770      	bx	lr

080049be <LL_ADC_SetSamplingTimeCommonConfig>:
{
 80049be:	b480      	push	{r7}
 80049c0:	b083      	sub	sp, #12
 80049c2:	af00      	add	r7, sp, #0
 80049c4:	6078      	str	r0, [r7, #4]
 80049c6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	695b      	ldr	r3, [r3, #20]
 80049cc:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	431a      	orrs	r2, r3
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	615a      	str	r2, [r3, #20]
}
 80049d8:	bf00      	nop
 80049da:	370c      	adds	r7, #12
 80049dc:	46bd      	mov	sp, r7
 80049de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e2:	4770      	bx	lr

080049e4 <LL_ADC_REG_IsTriggerSourceSWStart>:
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d101      	bne.n	80049fc <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80049f8:	2301      	movs	r3, #1
 80049fa:	e000      	b.n	80049fe <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80049fc:	2300      	movs	r3, #0
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	370c      	adds	r7, #12
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr

08004a0a <LL_ADC_INJ_IsTriggerSourceSWStart>:
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	b083      	sub	sp, #12
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a16:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d101      	bne.n	8004a22 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8004a1e:	2301      	movs	r3, #1
 8004a20:	e000      	b.n	8004a24 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8004a22:	2300      	movs	r3, #0
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	370c      	adds	r7, #12
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2e:	4770      	bx	lr

08004a30 <LL_ADC_INJ_GetTrigAuto>:
{
 8004a30:	b480      	push	{r7}
 8004a32:	b083      	sub	sp, #12
 8004a34:	af00      	add	r7, sp, #0
 8004a36:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr

08004a4c <LL_ADC_INJ_SetQueueMode>:
{
 8004a4c:	b480      	push	{r7}
 8004a4e:	b083      	sub	sp, #12
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_JQM | ADC_CFGR_JQDIS, QueueMode);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	68db      	ldr	r3, [r3, #12]
 8004a5a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004a5e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004a62:	683a      	ldr	r2, [r7, #0]
 8004a64:	431a      	orrs	r2, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	60da      	str	r2, [r3, #12]
}
 8004a6a:	bf00      	nop
 8004a6c:	370c      	adds	r7, #12
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr

08004a76 <LL_ADC_SetChannelSamplingTime>:
{
 8004a76:	b480      	push	{r7}
 8004a78:	b087      	sub	sp, #28
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	60f8      	str	r0, [r7, #12]
 8004a7e:	60b9      	str	r1, [r7, #8]
 8004a80:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	3314      	adds	r3, #20
 8004a86:	461a      	mov	r2, r3
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	0e5b      	lsrs	r3, r3, #25
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	f003 0304 	and.w	r3, r3, #4
 8004a92:	4413      	add	r3, r2
 8004a94:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	681a      	ldr	r2, [r3, #0]
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	0d1b      	lsrs	r3, r3, #20
 8004a9e:	f003 031f 	and.w	r3, r3, #31
 8004aa2:	2107      	movs	r1, #7
 8004aa4:	fa01 f303 	lsl.w	r3, r1, r3
 8004aa8:	43db      	mvns	r3, r3
 8004aaa:	401a      	ands	r2, r3
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	0d1b      	lsrs	r3, r3, #20
 8004ab0:	f003 031f 	and.w	r3, r3, #31
 8004ab4:	6879      	ldr	r1, [r7, #4]
 8004ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8004aba:	431a      	orrs	r2, r3
 8004abc:	697b      	ldr	r3, [r7, #20]
 8004abe:	601a      	str	r2, [r3, #0]
}
 8004ac0:	bf00      	nop
 8004ac2:	371c      	adds	r7, #28
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <LL_ADC_SetChannelSingleDiff>:
{
 8004acc:	b480      	push	{r7}
 8004ace:	b085      	sub	sp, #20
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->DIFSEL,
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004ade:	68bb      	ldr	r3, [r7, #8]
 8004ae0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ae4:	43db      	mvns	r3, r3
 8004ae6:	401a      	ands	r2, r3
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	f003 0318 	and.w	r3, r3, #24
 8004aee:	4908      	ldr	r1, [pc, #32]	@ (8004b10 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004af0:	40d9      	lsrs	r1, r3
 8004af2:	68bb      	ldr	r3, [r7, #8]
 8004af4:	400b      	ands	r3, r1
 8004af6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004afa:	431a      	orrs	r2, r3
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
}
 8004b02:	bf00      	nop
 8004b04:	3714      	adds	r7, #20
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr
 8004b0e:	bf00      	nop
 8004b10:	000fffff 	.word	0x000fffff

08004b14 <LL_ADC_GetMultimode>:
{
 8004b14:	b480      	push	{r7}
 8004b16:	b083      	sub	sp, #12
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	f003 031f 	and.w	r3, r3, #31
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <LL_ADC_IsEnabled>:
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	f003 0301 	and.w	r3, r3, #1
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d101      	bne.n	8004b48 <LL_ADC_IsEnabled+0x18>
 8004b44:	2301      	movs	r3, #1
 8004b46:	e000      	b.n	8004b4a <LL_ADC_IsEnabled+0x1a>
 8004b48:	2300      	movs	r3, #0
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	370c      	adds	r7, #12
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b54:	4770      	bx	lr

08004b56 <LL_ADC_StartCalibration>:
{
 8004b56:	b480      	push	{r7}
 8004b58:	b083      	sub	sp, #12
 8004b5a:	af00      	add	r7, sp, #0
 8004b5c:	6078      	str	r0, [r7, #4]
 8004b5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004b68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004b6c:	683a      	ldr	r2, [r7, #0]
 8004b6e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004b72:	4313      	orrs	r3, r2
 8004b74:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	609a      	str	r2, [r3, #8]
}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr

08004b88 <LL_ADC_IsCalibrationOnGoing>:
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b083      	sub	sp, #12
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004b98:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b9c:	d101      	bne.n	8004ba2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	e000      	b.n	8004ba4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr

08004bb0 <LL_ADC_REG_IsConversionOngoing>:
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	689b      	ldr	r3, [r3, #8]
 8004bbc:	f003 0304 	and.w	r3, r3, #4
 8004bc0:	2b04      	cmp	r3, #4
 8004bc2:	d101      	bne.n	8004bc8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	e000      	b.n	8004bca <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004bc8:	2300      	movs	r3, #0
}
 8004bca:	4618      	mov	r0, r3
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr

08004bd6 <LL_ADC_INJ_StartConversion>:
{
 8004bd6:	b480      	push	{r7}
 8004bd8:	b083      	sub	sp, #12
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004be6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004bea:	f043 0208 	orr.w	r2, r3, #8
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	609a      	str	r2, [r3, #8]
}
 8004bf2:	bf00      	nop
 8004bf4:	370c      	adds	r7, #12
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr

08004bfe <LL_ADC_INJ_IsConversionOngoing>:
{
 8004bfe:	b480      	push	{r7}
 8004c00:	b083      	sub	sp, #12
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	689b      	ldr	r3, [r3, #8]
 8004c0a:	f003 0308 	and.w	r3, r3, #8
 8004c0e:	2b08      	cmp	r3, #8
 8004c10:	d101      	bne.n	8004c16 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004c12:	2301      	movs	r3, #1
 8004c14:	e000      	b.n	8004c18 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004c16:	2300      	movs	r3, #0
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	370c      	adds	r7, #12
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c22:	4770      	bx	lr

08004c24 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d101      	bne.n	8004c40 <HAL_ADCEx_Calibration_Start+0x1c>
 8004c3c:	2302      	movs	r3, #2
 8004c3e:	e04d      	b.n	8004cdc <HAL_ADCEx_Calibration_Start+0xb8>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2201      	movs	r2, #1
 8004c44:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004c48:	6878      	ldr	r0, [r7, #4]
 8004c4a:	f7ff fd87 	bl	800475c <ADC_Disable>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004c52:	7bfb      	ldrb	r3, [r7, #15]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d136      	bne.n	8004cc6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c5c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004c60:	f023 0302 	bic.w	r3, r3, #2
 8004c64:	f043 0202 	orr.w	r2, r3, #2
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	6839      	ldr	r1, [r7, #0]
 8004c72:	4618      	mov	r0, r3
 8004c74:	f7ff ff6f 	bl	8004b56 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004c78:	e014      	b.n	8004ca4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	4a18      	ldr	r2, [pc, #96]	@ (8004ce4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d30d      	bcc.n	8004ca4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c8c:	f023 0312 	bic.w	r3, r3, #18
 8004c90:	f043 0210 	orr.w	r2, r3, #16
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e01b      	b.n	8004cdc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7ff ff6d 	bl	8004b88 <LL_ADC_IsCalibrationOnGoing>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d1e2      	bne.n	8004c7a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cb8:	f023 0303 	bic.w	r3, r3, #3
 8004cbc:	f043 0201 	orr.w	r2, r3, #1
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	659a      	str	r2, [r3, #88]	@ 0x58
 8004cc4:	e005      	b.n	8004cd2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cca:	f043 0210 	orr.w	r2, r3, #16
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8004cda:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3710      	adds	r7, #16
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	25c3f800 	.word	0x25c3f800

08004ce8 <HAL_ADCEx_InjectedStart>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b086      	sub	sp, #24
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004cf0:	4852      	ldr	r0, [pc, #328]	@ (8004e3c <HAL_ADCEx_InjectedStart+0x154>)
 8004cf2:	f7ff ff0f 	bl	8004b14 <LL_ADC_GetMultimode>
 8004cf6:	6178      	str	r0, [r7, #20]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f7ff ff7e 	bl	8004bfe <LL_ADC_INJ_IsConversionOngoing>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d001      	beq.n	8004d0c <HAL_ADCEx_InjectedStart+0x24>
  {
    return HAL_BUSY;
 8004d08:	2302      	movs	r3, #2
 8004d0a:	e092      	b.n	8004e32 <HAL_ADCEx_InjectedStart+0x14a>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004d16:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d1e:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d10a      	bne.n	8004d3c <HAL_ADCEx_InjectedStart+0x54>
        && (tmp_config_injected_queue == 0UL)
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d107      	bne.n	8004d3c <HAL_ADCEx_InjectedStart+0x54>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d30:	f043 0220 	orr.w	r2, r3, #32
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	e07a      	b.n	8004e32 <HAL_ADCEx_InjectedStart+0x14a>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d101      	bne.n	8004d4a <HAL_ADCEx_InjectedStart+0x62>
 8004d46:	2302      	movs	r3, #2
 8004d48:	e073      	b.n	8004e32 <HAL_ADCEx_InjectedStart+0x14a>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f7ff fc80 	bl	8004658 <ADC_Enable>
 8004d58:	4603      	mov	r3, r0
 8004d5a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004d5c:	7bfb      	ldrb	r3, [r7, #15]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d162      	bne.n	8004e28 <HAL_ADCEx_InjectedStart+0x140>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d006      	beq.n	8004d7c <HAL_ADCEx_InjectedStart+0x94>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d72:	f023 0208 	bic.w	r2, r3, #8
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004d7a:	e002      	b.n	8004d82 <HAL_ADCEx_InjectedStart+0x9a>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2200      	movs	r2, #0
 8004d80:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d86:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004d8a:	f023 0301 	bic.w	r3, r3, #1
 8004d8e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a29      	ldr	r2, [pc, #164]	@ (8004e40 <HAL_ADCEx_InjectedStart+0x158>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d002      	beq.n	8004da6 <HAL_ADCEx_InjectedStart+0xbe>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	e000      	b.n	8004da8 <HAL_ADCEx_InjectedStart+0xc0>
 8004da6:	4b27      	ldr	r3, [pc, #156]	@ (8004e44 <HAL_ADCEx_InjectedStart+0x15c>)
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	6812      	ldr	r2, [r2, #0]
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d002      	beq.n	8004db6 <HAL_ADCEx_InjectedStart+0xce>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004db0:	697b      	ldr	r3, [r7, #20]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d105      	bne.n	8004dc2 <HAL_ADCEx_InjectedStart+0xda>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004dba:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2260      	movs	r2, #96	@ 0x60
 8004dc8:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	4a1a      	ldr	r2, [pc, #104]	@ (8004e40 <HAL_ADCEx_InjectedStart+0x158>)
 8004dd8:	4293      	cmp	r3, r2
 8004dda:	d002      	beq.n	8004de2 <HAL_ADCEx_InjectedStart+0xfa>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	e000      	b.n	8004de4 <HAL_ADCEx_InjectedStart+0xfc>
 8004de2:	4b18      	ldr	r3, [pc, #96]	@ (8004e44 <HAL_ADCEx_InjectedStart+0x15c>)
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	6812      	ldr	r2, [r2, #0]
 8004de8:	4293      	cmp	r3, r2
 8004dea:	d008      	beq.n	8004dfe <HAL_ADCEx_InjectedStart+0x116>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d005      	beq.n	8004dfe <HAL_ADCEx_InjectedStart+0x116>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	2b06      	cmp	r3, #6
 8004df6:	d002      	beq.n	8004dfe <HAL_ADCEx_InjectedStart+0x116>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	2b07      	cmp	r3, #7
 8004dfc:	d10d      	bne.n	8004e1a <HAL_ADCEx_InjectedStart+0x132>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4618      	mov	r0, r3
 8004e04:	f7ff fe14 	bl	8004a30 <LL_ADC_INJ_GetTrigAuto>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d110      	bne.n	8004e30 <HAL_ADCEx_InjectedStart+0x148>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	4618      	mov	r0, r3
 8004e14:	f7ff fedf 	bl	8004bd6 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 8004e18:	e00a      	b.n	8004e30 <HAL_ADCEx_InjectedStart+0x148>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e1e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	659a      	str	r2, [r3, #88]	@ 0x58
 8004e26:	e003      	b.n	8004e30 <HAL_ADCEx_InjectedStart+0x148>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
    }

    /* Return function status */
    return tmp_hal_status;
 8004e30:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3718      	adds	r7, #24
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	42028300 	.word	0x42028300
 8004e40:	42028100 	.word	0x42028100
 8004e44:	42028000 	.word	0x42028000

08004e48 <HAL_ADCEx_InjectedStop>:
  *         has already stopped conversion of ADC slave).
  * @param hadc ADC handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStop(ADC_HandleTypeDef *hadc)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d101      	bne.n	8004e5e <HAL_ADCEx_InjectedStop+0x16>
 8004e5a:	2302      	movs	r3, #2
 8004e5c:	e032      	b.n	8004ec4 <HAL_ADCEx_InjectedStop+0x7c>
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2201      	movs	r2, #1
 8004e62:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going on injected group only. */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_INJECTED_GROUP);
 8004e66:	2102      	movs	r1, #2
 8004e68:	6878      	ldr	r0, [r7, #4]
 8004e6a:	f7ff fb39 	bl	80044e0 <ADC_ConversionStop>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if injected conversions are effectively stopped   */
  /* and if no conversion on regular group is on-going                       */
  if (tmp_hal_status == HAL_OK)
 8004e72:	7bfb      	ldrb	r3, [r7, #15]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d120      	bne.n	8004eba <HAL_ADCEx_InjectedStop+0x72>
  {
    if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	f7ff fe97 	bl	8004bb0 <LL_ADC_REG_IsConversionOngoing>
 8004e82:	4603      	mov	r3, r0
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d112      	bne.n	8004eae <HAL_ADCEx_InjectedStop+0x66>
    {
      /* 2. Disable the ADC peripheral */
      tmp_hal_status = ADC_Disable(hadc);
 8004e88:	6878      	ldr	r0, [r7, #4]
 8004e8a:	f7ff fc67 	bl	800475c <ADC_Disable>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	73fb      	strb	r3, [r7, #15]

      /* Check if ADC is effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8004e92:	7bfb      	ldrb	r3, [r7, #15]
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d110      	bne.n	8004eba <HAL_ADCEx_InjectedStop+0x72>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e9c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004ea0:	f023 0301 	bic.w	r3, r3, #1
 8004ea4:	f043 0201 	orr.w	r2, r3, #1
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	659a      	str	r2, [r3, #88]	@ 0x58
 8004eac:	e005      	b.n	8004eba <HAL_ADCEx_InjectedStop+0x72>
    /* Conversion on injected group is stopped, but ADC not disabled since    */
    /* conversion on regular group is still running.                          */
    else
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004eb2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8004ec2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	3710      	adds	r7, #16
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	bd80      	pop	{r7, pc}

08004ecc <HAL_ADCEx_InjectedPollForConversion>:
  * @note   Depending on hadc->Init.EOCSelection, JEOS or JEOC is
  *         checked and cleared depending on AUTDLY bit status.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b08a      	sub	sp, #40	@ 0x28
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	6039      	str	r1, [r7, #0]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004ed6:	485c      	ldr	r0, [pc, #368]	@ (8005048 <HAL_ADCEx_InjectedPollForConversion+0x17c>)
 8004ed8:	f7ff fe1c 	bl	8004b14 <LL_ADC_GetMultimode>
 8004edc:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of sequence selected */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	695b      	ldr	r3, [r3, #20]
 8004ee2:	2b08      	cmp	r3, #8
 8004ee4:	d102      	bne.n	8004eec <HAL_ADCEx_InjectedPollForConversion+0x20>
  {
    tmp_flag_end = ADC_FLAG_JEOS;
 8004ee6:	2340      	movs	r3, #64	@ 0x40
 8004ee8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004eea:	e001      	b.n	8004ef0 <HAL_ADCEx_InjectedPollForConversion+0x24>
  }
  else /* end of conversion selected */
  {
    tmp_flag_end = ADC_FLAG_JEOC;
 8004eec:	2320      	movs	r3, #32
 8004eee:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8004ef0:	f7fd ff0a 	bl	8002d08 <HAL_GetTick>
 8004ef4:	61b8      	str	r0, [r7, #24]

  /* Wait until End of Conversion or Sequence flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004ef6:	e021      	b.n	8004f3c <HAL_ADCEx_InjectedPollForConversion+0x70>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004efe:	d01d      	beq.n	8004f3c <HAL_ADCEx_InjectedPollForConversion+0x70>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004f00:	f7fd ff02 	bl	8002d08 <HAL_GetTick>
 8004f04:	4602      	mov	r2, r0
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	683a      	ldr	r2, [r7, #0]
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d302      	bcc.n	8004f16 <HAL_ADCEx_InjectedPollForConversion+0x4a>
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d112      	bne.n	8004f3c <HAL_ADCEx_InjectedPollForConversion+0x70>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f1e:	4013      	ands	r3, r2
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d10b      	bne.n	8004f3c <HAL_ADCEx_InjectedPollForConversion+0x70>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004f28:	f043 0204 	orr.w	r2, r3, #4
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2200      	movs	r2, #0
 8004f34:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8004f38:	2303      	movs	r3, #3
 8004f3a:	e080      	b.n	800503e <HAL_ADCEx_InjectedPollForConversion+0x172>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f44:	4013      	ands	r3, r2
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d0d6      	beq.n	8004ef8 <HAL_ADCEx_InjectedPollForConversion+0x2c>
      }
    }
  }

  /* Retrieve ADC configuration */
  tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f7ff fd5b 	bl	8004a0a <LL_ADC_INJ_IsTriggerSourceSWStart>
 8004f54:	6178      	str	r0, [r7, #20]
  tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f7ff fd42 	bl	80049e4 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004f60:	6138      	str	r0, [r7, #16]
  /* Get relevant register CFGR in ADC instance of ADC master or slave  */
  /* in function of multimode state (for devices with multimode         */
  /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a39      	ldr	r2, [pc, #228]	@ (800504c <HAL_ADCEx_InjectedPollForConversion+0x180>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d002      	beq.n	8004f72 <HAL_ADCEx_InjectedPollForConversion+0xa6>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	e000      	b.n	8004f74 <HAL_ADCEx_InjectedPollForConversion+0xa8>
 8004f72:	4b37      	ldr	r3, [pc, #220]	@ (8005050 <HAL_ADCEx_InjectedPollForConversion+0x184>)
 8004f74:	687a      	ldr	r2, [r7, #4]
 8004f76:	6812      	ldr	r2, [r2, #0]
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	d008      	beq.n	8004f8e <HAL_ADCEx_InjectedPollForConversion+0xc2>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004f7c:	69fb      	ldr	r3, [r7, #28]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d005      	beq.n	8004f8e <HAL_ADCEx_InjectedPollForConversion+0xc2>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	2b06      	cmp	r3, #6
 8004f86:	d002      	beq.n	8004f8e <HAL_ADCEx_InjectedPollForConversion+0xc2>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	2b07      	cmp	r3, #7
 8004f8c:	d104      	bne.n	8004f98 <HAL_ADCEx_InjectedPollForConversion+0xcc>
     )
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	68db      	ldr	r3, [r3, #12]
 8004f94:	623b      	str	r3, [r7, #32]
 8004f96:	e00c      	b.n	8004fb2 <HAL_ADCEx_InjectedPollForConversion+0xe6>
  }
  else
  {
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a2b      	ldr	r2, [pc, #172]	@ (800504c <HAL_ADCEx_InjectedPollForConversion+0x180>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d002      	beq.n	8004fa8 <HAL_ADCEx_InjectedPollForConversion+0xdc>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	e000      	b.n	8004faa <HAL_ADCEx_InjectedPollForConversion+0xde>
 8004fa8:	4b29      	ldr	r3, [pc, #164]	@ (8005050 <HAL_ADCEx_InjectedPollForConversion+0x184>)
 8004faa:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	623b      	str	r3, [r7, #32]
#else
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fb6:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group injected      */
  /* by external trigger or by automatic injected conversion                  */
  /* from group regular.                                                      */
  if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d10c      	bne.n	8004fde <HAL_ADCEx_InjectedPollForConversion+0x112>
      ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8004fc4:	6a3b      	ldr	r3, [r7, #32]
 8004fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
  if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d125      	bne.n	800501a <HAL_ADCEx_InjectedPollForConversion+0x14e>
      ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d022      	beq.n	800501a <HAL_ADCEx_InjectedPollForConversion+0x14e>
       ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
        (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8004fd4:	6a3b      	ldr	r3, [r7, #32]
 8004fd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
       ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d11d      	bne.n	800501a <HAL_ADCEx_InjectedPollForConversion+0x14e>
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fe8:	2b40      	cmp	r3, #64	@ 0x40
 8004fea:	d116      	bne.n	800501a <HAL_ADCEx_InjectedPollForConversion+0x14e>
      /* when the last context has been fully processed, JSQR is reset      */
      /* by the hardware. Even if no injected conversion is planned to come */
      /* (queue empty, triggers are ignored), it can start again            */
      /* immediately after setting a new context (JADSTART is still set).   */
      /* Therefore, state of HAL ADC injected group is kept to busy.        */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004fec:	6a3b      	ldr	r3, [r7, #32]
 8004fee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d111      	bne.n	800501a <HAL_ADCEx_InjectedPollForConversion+0x14e>
      {
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ffa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	659a      	str	r2, [r3, #88]	@ 0x58

        if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005006:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800500a:	2b00      	cmp	r3, #0
 800500c:	d105      	bne.n	800501a <HAL_ADCEx_InjectedPollForConversion+0x14e>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005012:	f043 0201 	orr.w	r2, r3, #1
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }
  }

  /* Clear polled flag */
  if (tmp_flag_end == ADC_FLAG_JEOS)
 800501a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800501c:	2b40      	cmp	r3, #64	@ 0x40
 800501e:	d109      	bne.n	8005034 <HAL_ADCEx_InjectedPollForConversion+0x168>
  {
    /* Clear end of sequence JEOS flag of injected group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature.   */
    /* For injected groups, no new conversion will start before JEOS is       */
    /* cleared.                                                               */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8005020:	6a3b      	ldr	r3, [r7, #32]
 8005022:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005026:	2b00      	cmp	r3, #0
 8005028:	d108      	bne.n	800503c <HAL_ADCEx_InjectedPollForConversion+0x170>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2260      	movs	r2, #96	@ 0x60
 8005030:	601a      	str	r2, [r3, #0]
 8005032:	e003      	b.n	800503c <HAL_ADCEx_InjectedPollForConversion+0x170>
    }
  }
  else
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	2220      	movs	r2, #32
 800503a:	601a      	str	r2, [r3, #0]
  }

  /* Return API HAL status */
  return HAL_OK;
 800503c:	2300      	movs	r3, #0
}
 800503e:	4618      	mov	r0, r3
 8005040:	3728      	adds	r7, #40	@ 0x28
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}
 8005046:	bf00      	nop
 8005048:	42028300 	.word	0x42028300
 800504c:	42028100 	.word	0x42028100
 8005050:	42028000 	.word	0x42028000

08005054 <HAL_ADCEx_InjectedGetValue>:
  *            @arg @ref ADC_INJECTED_RANK_3 ADC group injected rank 3
  *            @arg @ref ADC_INJECTED_RANK_4 ADC group injected rank 4
  * @retval ADC group injected conversion data
  */
uint32_t HAL_ADCEx_InjectedGetValue(const ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
{
 8005054:	b480      	push	{r7}
 8005056:	b085      	sub	sp, #20
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
 800505c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));

  /* Get ADC converted value */
  switch (InjectedRank)
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	f240 321b 	movw	r2, #795	@ 0x31b
 8005064:	4293      	cmp	r3, r2
 8005066:	d00e      	beq.n	8005086 <HAL_ADCEx_InjectedGetValue+0x32>
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	f5b3 7f47 	cmp.w	r3, #796	@ 0x31c
 800506e:	d21c      	bcs.n	80050aa <HAL_ADCEx_InjectedGetValue+0x56>
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	f240 120f 	movw	r2, #271	@ 0x10f
 8005076:	4293      	cmp	r3, r2
 8005078:	d011      	beq.n	800509e <HAL_ADCEx_InjectedGetValue+0x4a>
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	f240 2215 	movw	r2, #533	@ 0x215
 8005080:	4293      	cmp	r3, r2
 8005082:	d006      	beq.n	8005092 <HAL_ADCEx_InjectedGetValue+0x3e>
 8005084:	e011      	b.n	80050aa <HAL_ADCEx_InjectedGetValue+0x56>
  {
    case ADC_INJECTED_RANK_4:
      tmp_jdr = hadc->Instance->JDR4;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800508e:	60fb      	str	r3, [r7, #12]
      break;
 8005090:	e011      	b.n	80050b6 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_3:
      tmp_jdr = hadc->Instance->JDR3;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800509a:	60fb      	str	r3, [r7, #12]
      break;
 800509c:	e00b      	b.n	80050b6 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_2:
      tmp_jdr = hadc->Instance->JDR2;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80050a6:	60fb      	str	r3, [r7, #12]
      break;
 80050a8:	e005      	b.n	80050b6 <HAL_ADCEx_InjectedGetValue+0x62>
    case ADC_INJECTED_RANK_1:
    default:
      tmp_jdr = hadc->Instance->JDR1;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050b2:	60fb      	str	r3, [r7, #12]
      break;
 80050b4:	bf00      	nop
  }

  /* Return ADC converted value */
  return tmp_jdr;
 80050b6:	68fb      	ldr	r3, [r7, #12]
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3714      	adds	r7, #20
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr

080050c4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80050c4:	b480      	push	{r7}
 80050c6:	b083      	sub	sp, #12
 80050c8:	af00      	add	r7, sp, #0
 80050ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80050cc:	bf00      	nop
 80050ce:	370c      	adds	r7, #12
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80050e0:	bf00      	nop
 80050e2:	370c      	adds	r7, #12
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b083      	sub	sp, #12
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80050f4:	bf00      	nop
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8005108:	bf00      	nop
 800510a:	370c      	adds	r7, #12
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr

08005114 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 800511c:	bf00      	nop
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <HAL_ADCEx_InjectedConfigChannel>:
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc,
                                                  const ADC_InjectionConfTypeDef *pConfigInjected)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b0b6      	sub	sp, #216	@ 0xd8
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005132:	2300      	movs	r3, #0
 8005134:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmp_offset_shifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8005138:	2300      	movs	r3, #0
 800513a:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_jsqr_context_queue_being_built = 0U;
 800513c:	2300      	movs	r3, #0
 800513e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005148:	2b01      	cmp	r3, #1
 800514a:	d102      	bne.n	8005152 <HAL_ADCEx_InjectedConfigChannel+0x2a>
 800514c:	2302      	movs	r3, #2
 800514e:	f000 bcd3 	b.w	8005af8 <HAL_ADCEx_InjectedConfigChannel+0x9d0>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2201      	movs	r2, #1
 8005156:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d003      	beq.n	800516a <HAL_ADCEx_InjectedConfigChannel+0x42>
      (pConfigInjected->InjectedNbrOfConversion == 1U))
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 8005166:	2b01      	cmp	r3, #1
 8005168:	d130      	bne.n	80051cc <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	2b09      	cmp	r3, #9
 8005170:	d179      	bne.n	8005266 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005176:	2b00      	cmp	r3, #0
 8005178:	d010      	beq.n	800519c <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	0e9b      	lsrs	r3, r3, #26
 8005180:	025b      	lsls	r3, r3, #9
 8005182:	f403 5278 	and.w	r2, r3, #15872	@ 0x3e00
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800518a:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 800518e:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 8005190:	683b      	ldr	r3, [r7, #0]
 8005192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 8005194:	4313      	orrs	r3, r2
 8005196:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800519a:	e007      	b.n	80051ac <HAL_ADCEx_InjectedConfigChannel+0x84>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = (ADC_JSQR_RK(pConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	0e9b      	lsrs	r3, r3, #26
 80051a2:	025b      	lsls	r3, r3, #9
 80051a4:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80051a8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_jsqr_context_queue_being_built);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80051b2:	4b8d      	ldr	r3, [pc, #564]	@ (80053e8 <HAL_ADCEx_InjectedConfigChannel+0x2c0>)
 80051b4:	4013      	ands	r3, r2
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	6812      	ldr	r2, [r2, #0]
 80051ba:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80051be:	430b      	orrs	r3, r1
 80051c0:	64d3      	str	r3, [r2, #76]	@ 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_jsqr_context_queue_being_built;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80051c8:	661a      	str	r2, [r3, #96]	@ 0x60
    if (pConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80051ca:	e04c      	b.n	8005266 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d11d      	bne.n	8005210 <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = pConfigInjected->InjectedNbrOfConversion;
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	6a1a      	ldr	r2, [r3, #32]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2200      	movs	r2, #0
 80051e0:	661a      	str	r2, [r3, #96]	@ 0x60
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (pConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00d      	beq.n	8005206 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	1e5a      	subs	r2, r3, #1
                                              | (pConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051f4:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 80051f8:	431a      	orrs	r2, r3
                                              | pConfigInjected->ExternalTrigInjecConvEdge
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U)
 80051fe:	4313      	orrs	r3, r2
 8005200:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005204:	e004      	b.n	8005210 <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                             );
      }
      else
      {
        tmp_jsqr_context_queue_being_built = ((pConfigInjected->InjectedNbrOfConversion - 1U));
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	3b01      	subs	r3, #1
 800520c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, pConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_jsqr_context_queue_being_built |= ADC_JSQR_RK(pConfigInjected->InjectedChannel, pConfigInjected->InjectedRank);
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	0e9b      	lsrs	r3, r3, #26
 8005216:	f003 021f 	and.w	r2, r3, #31
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	f003 031f 	and.w	r3, r3, #31
 8005222:	fa02 f303 	lsl.w	r3, r2, r3
 8005226:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800522a:	4313      	orrs	r3, r2
 800522c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005234:	1e5a      	subs	r2, r3, #1
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	665a      	str	r2, [r3, #100]	@ 0x64

    /* 3. tmp_jsqr_context_queue_being_built is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_jsqr_context_queue_being_built;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800523e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005242:	431a      	orrs	r2, r3
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	661a      	str	r2, [r3, #96]	@ 0x60

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800524c:	2b00      	cmp	r3, #0
 800524e:	d10a      	bne.n	8005266 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005256:	4b64      	ldr	r3, [pc, #400]	@ (80053e8 <HAL_ADCEx_InjectedConfigChannel+0x2c0>)
 8005258:	4013      	ands	r3, r2
 800525a:	687a      	ldr	r2, [r7, #4]
 800525c:	6e11      	ldr	r1, [r2, #96]	@ 0x60
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	6812      	ldr	r2, [r2, #0]
 8005262:	430b      	orrs	r3, r1
 8005264:	64d3      	str	r3, [r2, #76]	@ 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4618      	mov	r0, r3
 800526c:	f7ff fcc7 	bl	8004bfe <LL_ADC_INJ_IsConversionOngoing>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d137      	bne.n	80052e6 <HAL_ADCEx_InjectedConfigChannel+0x1be>
  {
    if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_0)
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2b01      	cmp	r3, #1
 800527c:	d009      	beq.n	8005292 <HAL_ADCEx_InjectedConfigChannel+0x16a>
        || ((pConfigInjected->InjectedChannel == ADC_CHANNEL_1)
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4a5a      	ldr	r2, [pc, #360]	@ (80053ec <HAL_ADCEx_InjectedConfigChannel+0x2c4>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d109      	bne.n	800529c <HAL_ADCEx_InjectedConfigChannel+0x174>
            && (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED))
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	4a58      	ldr	r2, [pc, #352]	@ (80053f0 <HAL_ADCEx_InjectedConfigChannel+0x2c8>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d104      	bne.n	800529c <HAL_ADCEx_InjectedConfigChannel+0x174>
       )
    {
      LL_ADC_EnableChannel0_GPIO(hadc->Instance);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4618      	mov	r0, r3
 8005298:	f7ff faf2 	bl	8004880 <LL_ADC_EnableChannel0_GPIO>
    }
    /* If auto-injected mode is disabled: no constraint                       */
    if (pConfigInjected->AutoInjectedConv == DISABLE)
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d112      	bne.n	80052cc <HAL_ADCEx_InjectedConfigChannel+0x1a4>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80052b6:	055a      	lsls	r2, r3, #21
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80052be:	051b      	lsls	r3, r3, #20
 80052c0:	431a      	orrs	r2, r3
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	430a      	orrs	r2, r1
 80052c8:	60da      	str	r2, [r3, #12]
 80052ca:	e00c      	b.n	80052e6 <HAL_ADCEx_InjectedConfigChannel+0x1be>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80052dc:	055a      	lsls	r2, r3, #21
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	430a      	orrs	r2, r1
 80052e4:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	4618      	mov	r0, r3
 80052ec:	f7ff fc60 	bl	8004bb0 <LL_ADC_REG_IsConversionOngoing>
 80052f0:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4618      	mov	r0, r3
 80052fa:	f7ff fc80 	bl	8004bfe <LL_ADC_INJ_IsConversionOngoing>
 80052fe:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005302:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005306:	2b00      	cmp	r3, #0
 8005308:	f040 8231 	bne.w	800576e <HAL_ADCEx_InjectedConfigChannel+0x646>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800530c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005310:	2b00      	cmp	r3, #0
 8005312:	f040 822c 	bne.w	800576e <HAL_ADCEx_InjectedConfigChannel+0x646>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((pConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 8005316:	683b      	ldr	r3, [r7, #0]
 8005318:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800531a:	2b00      	cmp	r3, #0
 800531c:	d003      	beq.n	8005326 <HAL_ADCEx_InjectedConfigChannel+0x1fe>
        || (pConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005322:	2b00      	cmp	r3, #0
 8005324:	d116      	bne.n	8005354 <HAL_ADCEx_InjectedConfigChannel+0x22c>
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800532c:	2b01      	cmp	r3, #1
 800532e:	d108      	bne.n	8005342 <HAL_ADCEx_InjectedConfigChannel+0x21a>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68da      	ldr	r2, [r3, #12]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 800533e:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8005340:	e01f      	b.n	8005382 <HAL_ADCEx_InjectedConfigChannel+0x25a>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	68da      	ldr	r2, [r3, #12]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8005350:	60da      	str	r2, [r3, #12]
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8005352:	e016      	b.n	8005382 <HAL_ADCEx_InjectedConfigChannel+0x25a>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (pConfigInjected->AutoInjectedConv == ENABLE)
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800535a:	2b01      	cmp	r3, #1
 800535c:	d109      	bne.n	8005372 <HAL_ADCEx_InjectedConfigChannel+0x24a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005362:	f043 0220 	orr.w	r2, r3, #32
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	659a      	str	r2, [r3, #88]	@ 0x58

        tmp_hal_status = HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8005370:	e007      	b.n	8005382 <HAL_ADCEx_InjectedConfigChannel+0x25a>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	68da      	ldr	r2, [r3, #12]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 8005380:	60da      	str	r2, [r3, #12]
      }
    }

    if (pConfigInjected->InjecOversamplingMode == ENABLE)
 8005382:	683b      	ldr	r3, [r7, #0]
 8005384:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005388:	2b01      	cmp	r3, #1
 800538a:	d110      	bne.n	80053ae <HAL_ADCEx_InjectedConfigChannel+0x286>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	691b      	ldr	r3, [r3, #16]
 8005392:	f423 72ff 	bic.w	r2, r3, #510	@ 0x1fe
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800539a:	683b      	ldr	r3, [r7, #0]
 800539c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800539e:	430b      	orrs	r3, r1
 80053a0:	431a      	orrs	r2, r3
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f042 0202 	orr.w	r2, r2, #2
 80053aa:	611a      	str	r2, [r3, #16]
 80053ac:	e007      	b.n	80053be <HAL_ADCEx_InjectedConfigChannel+0x296>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	691a      	ldr	r2, [r3, #16]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f022 0202 	bic.w	r2, r2, #2
 80053bc:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (pConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80053c6:	d115      	bne.n	80053f4 <HAL_ADCEx_InjectedConfigChannel+0x2cc>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6818      	ldr	r0, [r3, #0]
 80053cc:	683b      	ldr	r3, [r7, #0]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	2200      	movs	r2, #0
 80053d2:	4619      	mov	r1, r3
 80053d4:	f7ff fb4f 	bl	8004a76 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80053e0:	4618      	mov	r0, r3
 80053e2:	f7ff faec 	bl	80049be <LL_ADC_SetSamplingTimeCommonConfig>
 80053e6:	e014      	b.n	8005412 <HAL_ADCEx_InjectedConfigChannel+0x2ea>
 80053e8:	04104000 	.word	0x04104000
 80053ec:	04300002 	.word	0x04300002
 80053f0:	407f0000 	.word	0x407f0000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6818      	ldr	r0, [r3, #0]
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	6819      	ldr	r1, [r3, #0]
                                    pConfigInjected->InjectedSamplingTime);
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	689b      	ldr	r3, [r3, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfigInjected->InjectedChannel,
 8005400:	461a      	mov	r2, r3
 8005402:	f7ff fb38 	bl	8004a76 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	2100      	movs	r1, #0
 800540c:	4618      	mov	r0, r3
 800540e:	f7ff fad6 	bl	80049be <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmp_offset_shifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, pConfigInjected->InjectedOffset);
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	695a      	ldr	r2, [r3, #20]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	08db      	lsrs	r3, r3, #3
 800541e:	f003 0303 	and.w	r3, r3, #3
 8005422:	005b      	lsls	r3, r3, #1
 8005424:	fa02 f303 	lsl.w	r3, r2, r3
 8005428:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

    if (pConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	691b      	ldr	r3, [r3, #16]
 8005430:	2b04      	cmp	r3, #4
 8005432:	d022      	beq.n	800547a <HAL_ADCEx_InjectedConfigChannel+0x352>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedChannel,
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6818      	ldr	r0, [r3, #0]
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	6919      	ldr	r1, [r3, #16]
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	681a      	ldr	r2, [r3, #0]
 8005440:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005444:	f7ff fa30 	bl	80048a8 <LL_ADC_SetOffset>
                       tmp_offset_shifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, pConfigInjected->InjectedOffsetNumber, pConfigInjected->InjectedOffsetSign);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	6818      	ldr	r0, [r3, #0]
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	6919      	ldr	r1, [r3, #16]
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	699b      	ldr	r3, [r3, #24]
 8005454:	461a      	mov	r2, r3
 8005456:	f7ff fa7c 	bl	8004952 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6818      	ldr	r0, [r3, #0]
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	6919      	ldr	r1, [r3, #16]
                                 (pConfigInjected->InjectedOffsetSaturation == ENABLE) ?
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, pConfigInjected->InjectedOffsetNumber,
 8005466:	2b01      	cmp	r3, #1
 8005468:	d102      	bne.n	8005470 <HAL_ADCEx_InjectedConfigChannel+0x348>
 800546a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800546e:	e000      	b.n	8005472 <HAL_ADCEx_InjectedConfigChannel+0x34a>
 8005470:	2300      	movs	r3, #0
 8005472:	461a      	mov	r2, r3
 8005474:	f7ff fa88 	bl	8004988 <LL_ADC_SetOffsetSaturation>
 8005478:	e179      	b.n	800576e <HAL_ADCEx_InjectedConfigChannel+0x646>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	2100      	movs	r1, #0
 8005480:	4618      	mov	r0, r3
 8005482:	f7ff fa35 	bl	80048f0 <LL_ADC_GetOffsetChannel>
 8005486:	4603      	mov	r3, r0
 8005488:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800548c:	2b00      	cmp	r3, #0
 800548e:	d10a      	bne.n	80054a6 <HAL_ADCEx_InjectedConfigChannel+0x37e>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2100      	movs	r1, #0
 8005496:	4618      	mov	r0, r3
 8005498:	f7ff fa2a 	bl	80048f0 <LL_ADC_GetOffsetChannel>
 800549c:	4603      	mov	r3, r0
 800549e:	0e9b      	lsrs	r3, r3, #26
 80054a0:	f003 021f 	and.w	r2, r3, #31
 80054a4:	e01e      	b.n	80054e4 <HAL_ADCEx_InjectedConfigChannel+0x3bc>
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2100      	movs	r1, #0
 80054ac:	4618      	mov	r0, r3
 80054ae:	f7ff fa1f 	bl	80048f0 <LL_ADC_GetOffsetChannel>
 80054b2:	4603      	mov	r3, r0
 80054b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80054bc:	fa93 f3a3 	rbit	r3, r3
 80054c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  return result;
 80054c4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80054c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80054cc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d101      	bne.n	80054d8 <HAL_ADCEx_InjectedConfigChannel+0x3b0>
    return 32U;
 80054d4:	2320      	movs	r3, #32
 80054d6:	e004      	b.n	80054e2 <HAL_ADCEx_InjectedConfigChannel+0x3ba>
  return __builtin_clz(value);
 80054d8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80054dc:	fab3 f383 	clz	r3, r3
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80054e4:	683b      	ldr	r3, [r7, #0]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d105      	bne.n	80054fc <HAL_ADCEx_InjectedConfigChannel+0x3d4>
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	0e9b      	lsrs	r3, r3, #26
 80054f6:	f003 031f 	and.w	r3, r3, #31
 80054fa:	e018      	b.n	800552e <HAL_ADCEx_InjectedConfigChannel+0x406>
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005504:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005508:	fa93 f3a3 	rbit	r3, r3
 800550c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8005510:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005514:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  if (value == 0U)
 8005518:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800551c:	2b00      	cmp	r3, #0
 800551e:	d101      	bne.n	8005524 <HAL_ADCEx_InjectedConfigChannel+0x3fc>
    return 32U;
 8005520:	2320      	movs	r3, #32
 8005522:	e004      	b.n	800552e <HAL_ADCEx_InjectedConfigChannel+0x406>
  return __builtin_clz(value);
 8005524:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005528:	fab3 f383 	clz	r3, r3
 800552c:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800552e:	429a      	cmp	r2, r3
 8005530:	d106      	bne.n	8005540 <HAL_ADCEx_InjectedConfigChannel+0x418>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2200      	movs	r2, #0
 8005538:	2100      	movs	r1, #0
 800553a:	4618      	mov	r0, r3
 800553c:	f7ff f9ee 	bl	800491c <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2101      	movs	r1, #1
 8005546:	4618      	mov	r0, r3
 8005548:	f7ff f9d2 	bl	80048f0 <LL_ADC_GetOffsetChannel>
 800554c:	4603      	mov	r3, r0
 800554e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005552:	2b00      	cmp	r3, #0
 8005554:	d10a      	bne.n	800556c <HAL_ADCEx_InjectedConfigChannel+0x444>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	2101      	movs	r1, #1
 800555c:	4618      	mov	r0, r3
 800555e:	f7ff f9c7 	bl	80048f0 <LL_ADC_GetOffsetChannel>
 8005562:	4603      	mov	r3, r0
 8005564:	0e9b      	lsrs	r3, r3, #26
 8005566:	f003 021f 	and.w	r2, r3, #31
 800556a:	e01e      	b.n	80055aa <HAL_ADCEx_InjectedConfigChannel+0x482>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	2101      	movs	r1, #1
 8005572:	4618      	mov	r0, r3
 8005574:	f7ff f9bc 	bl	80048f0 <LL_ADC_GetOffsetChannel>
 8005578:	4603      	mov	r3, r0
 800557a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800557e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005582:	fa93 f3a3 	rbit	r3, r3
 8005586:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800558a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800558e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8005592:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005596:	2b00      	cmp	r3, #0
 8005598:	d101      	bne.n	800559e <HAL_ADCEx_InjectedConfigChannel+0x476>
    return 32U;
 800559a:	2320      	movs	r3, #32
 800559c:	e004      	b.n	80055a8 <HAL_ADCEx_InjectedConfigChannel+0x480>
  return __builtin_clz(value);
 800559e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80055a2:	fab3 f383 	clz	r3, r3
 80055a6:	b2db      	uxtb	r3, r3
 80055a8:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d105      	bne.n	80055c2 <HAL_ADCEx_InjectedConfigChannel+0x49a>
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	0e9b      	lsrs	r3, r3, #26
 80055bc:	f003 031f 	and.w	r3, r3, #31
 80055c0:	e018      	b.n	80055f4 <HAL_ADCEx_InjectedConfigChannel+0x4cc>
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80055ce:	fa93 f3a3 	rbit	r3, r3
 80055d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80055d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80055da:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80055de:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d101      	bne.n	80055ea <HAL_ADCEx_InjectedConfigChannel+0x4c2>
    return 32U;
 80055e6:	2320      	movs	r3, #32
 80055e8:	e004      	b.n	80055f4 <HAL_ADCEx_InjectedConfigChannel+0x4cc>
  return __builtin_clz(value);
 80055ea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055ee:	fab3 f383 	clz	r3, r3
 80055f2:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80055f4:	429a      	cmp	r2, r3
 80055f6:	d106      	bne.n	8005606 <HAL_ADCEx_InjectedConfigChannel+0x4de>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	2200      	movs	r2, #0
 80055fe:	2101      	movs	r1, #1
 8005600:	4618      	mov	r0, r3
 8005602:	f7ff f98b 	bl	800491c <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2102      	movs	r1, #2
 800560c:	4618      	mov	r0, r3
 800560e:	f7ff f96f 	bl	80048f0 <LL_ADC_GetOffsetChannel>
 8005612:	4603      	mov	r3, r0
 8005614:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005618:	2b00      	cmp	r3, #0
 800561a:	d10a      	bne.n	8005632 <HAL_ADCEx_InjectedConfigChannel+0x50a>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	2102      	movs	r1, #2
 8005622:	4618      	mov	r0, r3
 8005624:	f7ff f964 	bl	80048f0 <LL_ADC_GetOffsetChannel>
 8005628:	4603      	mov	r3, r0
 800562a:	0e9b      	lsrs	r3, r3, #26
 800562c:	f003 021f 	and.w	r2, r3, #31
 8005630:	e01e      	b.n	8005670 <HAL_ADCEx_InjectedConfigChannel+0x548>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	2102      	movs	r1, #2
 8005638:	4618      	mov	r0, r3
 800563a:	f7ff f959 	bl	80048f0 <LL_ADC_GetOffsetChannel>
 800563e:	4603      	mov	r3, r0
 8005640:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005644:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005648:	fa93 f3a3 	rbit	r3, r3
 800564c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8005650:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005654:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8005658:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800565c:	2b00      	cmp	r3, #0
 800565e:	d101      	bne.n	8005664 <HAL_ADCEx_InjectedConfigChannel+0x53c>
    return 32U;
 8005660:	2320      	movs	r3, #32
 8005662:	e004      	b.n	800566e <HAL_ADCEx_InjectedConfigChannel+0x546>
  return __builtin_clz(value);
 8005664:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005668:	fab3 f383 	clz	r3, r3
 800566c:	b2db      	uxtb	r3, r3
 800566e:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005678:	2b00      	cmp	r3, #0
 800567a:	d105      	bne.n	8005688 <HAL_ADCEx_InjectedConfigChannel+0x560>
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	0e9b      	lsrs	r3, r3, #26
 8005682:	f003 031f 	and.w	r3, r3, #31
 8005686:	e014      	b.n	80056b2 <HAL_ADCEx_InjectedConfigChannel+0x58a>
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800568e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005690:	fa93 f3a3 	rbit	r3, r3
 8005694:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8005696:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005698:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800569c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d101      	bne.n	80056a8 <HAL_ADCEx_InjectedConfigChannel+0x580>
    return 32U;
 80056a4:	2320      	movs	r3, #32
 80056a6:	e004      	b.n	80056b2 <HAL_ADCEx_InjectedConfigChannel+0x58a>
  return __builtin_clz(value);
 80056a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80056ac:	fab3 f383 	clz	r3, r3
 80056b0:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80056b2:	429a      	cmp	r2, r3
 80056b4:	d106      	bne.n	80056c4 <HAL_ADCEx_InjectedConfigChannel+0x59c>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	2200      	movs	r2, #0
 80056bc:	2102      	movs	r1, #2
 80056be:	4618      	mov	r0, r3
 80056c0:	f7ff f92c 	bl	800491c <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	2103      	movs	r1, #3
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7ff f910 	bl	80048f0 <LL_ADC_GetOffsetChannel>
 80056d0:	4603      	mov	r3, r0
 80056d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d10a      	bne.n	80056f0 <HAL_ADCEx_InjectedConfigChannel+0x5c8>
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	2103      	movs	r1, #3
 80056e0:	4618      	mov	r0, r3
 80056e2:	f7ff f905 	bl	80048f0 <LL_ADC_GetOffsetChannel>
 80056e6:	4603      	mov	r3, r0
 80056e8:	0e9b      	lsrs	r3, r3, #26
 80056ea:	f003 021f 	and.w	r2, r3, #31
 80056ee:	e017      	b.n	8005720 <HAL_ADCEx_InjectedConfigChannel+0x5f8>
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2103      	movs	r1, #3
 80056f6:	4618      	mov	r0, r3
 80056f8:	f7ff f8fa 	bl	80048f0 <LL_ADC_GetOffsetChannel>
 80056fc:	4603      	mov	r3, r0
 80056fe:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005700:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005702:	fa93 f3a3 	rbit	r3, r3
 8005706:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8005708:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800570a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800570c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800570e:	2b00      	cmp	r3, #0
 8005710:	d101      	bne.n	8005716 <HAL_ADCEx_InjectedConfigChannel+0x5ee>
    return 32U;
 8005712:	2320      	movs	r3, #32
 8005714:	e003      	b.n	800571e <HAL_ADCEx_InjectedConfigChannel+0x5f6>
  return __builtin_clz(value);
 8005716:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005718:	fab3 f383 	clz	r3, r3
 800571c:	b2db      	uxtb	r3, r3
 800571e:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfigInjected->InjectedChannel))
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005728:	2b00      	cmp	r3, #0
 800572a:	d105      	bne.n	8005738 <HAL_ADCEx_InjectedConfigChannel+0x610>
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	0e9b      	lsrs	r3, r3, #26
 8005732:	f003 031f 	and.w	r3, r3, #31
 8005736:	e011      	b.n	800575c <HAL_ADCEx_InjectedConfigChannel+0x634>
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800573e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005740:	fa93 f3a3 	rbit	r3, r3
 8005744:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8005746:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005748:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800574a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800574c:	2b00      	cmp	r3, #0
 800574e:	d101      	bne.n	8005754 <HAL_ADCEx_InjectedConfigChannel+0x62c>
    return 32U;
 8005750:	2320      	movs	r3, #32
 8005752:	e003      	b.n	800575c <HAL_ADCEx_InjectedConfigChannel+0x634>
  return __builtin_clz(value);
 8005754:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005756:	fab3 f383 	clz	r3, r3
 800575a:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800575c:	429a      	cmp	r2, r3
 800575e:	d106      	bne.n	800576e <HAL_ADCEx_InjectedConfigChannel+0x646>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	2200      	movs	r2, #0
 8005766:	2103      	movs	r1, #3
 8005768:	4618      	mov	r0, r3
 800576a:	f7ff f8d7 	bl	800491c <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4618      	mov	r0, r3
 8005774:	f7ff f9dc 	bl	8004b30 <LL_ADC_IsEnabled>
 8005778:	4603      	mov	r3, r0
 800577a:	2b00      	cmp	r3, #0
 800577c:	f040 8140 	bne.w	8005a00 <HAL_ADCEx_InjectedConfigChannel+0x8d8>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfigInjected->InjectedChannel, pConfigInjected->InjectedSingleDiff);
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	6818      	ldr	r0, [r3, #0]
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	6819      	ldr	r1, [r3, #0]
 8005788:	683b      	ldr	r3, [r7, #0]
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	461a      	mov	r2, r3
 800578e:	f7ff f99d 	bl	8004acc <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (pConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	4a8f      	ldr	r2, [pc, #572]	@ (80059d4 <HAL_ADCEx_InjectedConfigChannel+0x8ac>)
 8005798:	4293      	cmp	r3, r2
 800579a:	f040 8131 	bne.w	8005a00 <HAL_ADCEx_InjectedConfigChannel+0x8d8>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d10b      	bne.n	80057c6 <HAL_ADCEx_InjectedConfigChannel+0x69e>
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	0e9b      	lsrs	r3, r3, #26
 80057b4:	3301      	adds	r3, #1
 80057b6:	f003 031f 	and.w	r3, r3, #31
 80057ba:	2b09      	cmp	r3, #9
 80057bc:	bf94      	ite	ls
 80057be:	2301      	movls	r3, #1
 80057c0:	2300      	movhi	r3, #0
 80057c2:	b2db      	uxtb	r3, r3
 80057c4:	e019      	b.n	80057fa <HAL_ADCEx_InjectedConfigChannel+0x6d2>
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80057ce:	fa93 f3a3 	rbit	r3, r3
 80057d2:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80057d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80057d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d101      	bne.n	80057e2 <HAL_ADCEx_InjectedConfigChannel+0x6ba>
    return 32U;
 80057de:	2320      	movs	r3, #32
 80057e0:	e003      	b.n	80057ea <HAL_ADCEx_InjectedConfigChannel+0x6c2>
  return __builtin_clz(value);
 80057e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80057e4:	fab3 f383 	clz	r3, r3
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	3301      	adds	r3, #1
 80057ec:	f003 031f 	and.w	r3, r3, #31
 80057f0:	2b09      	cmp	r3, #9
 80057f2:	bf94      	ite	ls
 80057f4:	2301      	movls	r3, #1
 80057f6:	2300      	movhi	r3, #0
 80057f8:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d079      	beq.n	80058f2 <HAL_ADCEx_InjectedConfigChannel+0x7ca>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80057fe:	683b      	ldr	r3, [r7, #0]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005806:	2b00      	cmp	r3, #0
 8005808:	d107      	bne.n	800581a <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	0e9b      	lsrs	r3, r3, #26
 8005810:	3301      	adds	r3, #1
 8005812:	069b      	lsls	r3, r3, #26
 8005814:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005818:	e015      	b.n	8005846 <HAL_ADCEx_InjectedConfigChannel+0x71e>
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005820:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005822:	fa93 f3a3 	rbit	r3, r3
 8005826:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8005828:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800582a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800582c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800582e:	2b00      	cmp	r3, #0
 8005830:	d101      	bne.n	8005836 <HAL_ADCEx_InjectedConfigChannel+0x70e>
    return 32U;
 8005832:	2320      	movs	r3, #32
 8005834:	e003      	b.n	800583e <HAL_ADCEx_InjectedConfigChannel+0x716>
  return __builtin_clz(value);
 8005836:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005838:	fab3 f383 	clz	r3, r3
 800583c:	b2db      	uxtb	r3, r3
 800583e:	3301      	adds	r3, #1
 8005840:	069b      	lsls	r3, r3, #26
 8005842:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005846:	683b      	ldr	r3, [r7, #0]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800584e:	2b00      	cmp	r3, #0
 8005850:	d109      	bne.n	8005866 <HAL_ADCEx_InjectedConfigChannel+0x73e>
 8005852:	683b      	ldr	r3, [r7, #0]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	0e9b      	lsrs	r3, r3, #26
 8005858:	3301      	adds	r3, #1
 800585a:	f003 031f 	and.w	r3, r3, #31
 800585e:	2101      	movs	r1, #1
 8005860:	fa01 f303 	lsl.w	r3, r1, r3
 8005864:	e017      	b.n	8005896 <HAL_ADCEx_InjectedConfigChannel+0x76e>
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800586c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800586e:	fa93 f3a3 	rbit	r3, r3
 8005872:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8005874:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005876:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8005878:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800587a:	2b00      	cmp	r3, #0
 800587c:	d101      	bne.n	8005882 <HAL_ADCEx_InjectedConfigChannel+0x75a>
    return 32U;
 800587e:	2320      	movs	r3, #32
 8005880:	e003      	b.n	800588a <HAL_ADCEx_InjectedConfigChannel+0x762>
  return __builtin_clz(value);
 8005882:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005884:	fab3 f383 	clz	r3, r3
 8005888:	b2db      	uxtb	r3, r3
 800588a:	3301      	adds	r3, #1
 800588c:	f003 031f 	and.w	r3, r3, #31
 8005890:	2101      	movs	r1, #1
 8005892:	fa01 f303 	lsl.w	r3, r1, r3
 8005896:	ea42 0103 	orr.w	r1, r2, r3
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d10a      	bne.n	80058bc <HAL_ADCEx_InjectedConfigChannel+0x794>
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	0e9b      	lsrs	r3, r3, #26
 80058ac:	3301      	adds	r3, #1
 80058ae:	f003 021f 	and.w	r2, r3, #31
 80058b2:	4613      	mov	r3, r2
 80058b4:	005b      	lsls	r3, r3, #1
 80058b6:	4413      	add	r3, r2
 80058b8:	051b      	lsls	r3, r3, #20
 80058ba:	e018      	b.n	80058ee <HAL_ADCEx_InjectedConfigChannel+0x7c6>
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80058c4:	fa93 f3a3 	rbit	r3, r3
 80058c8:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80058ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80058ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d101      	bne.n	80058d8 <HAL_ADCEx_InjectedConfigChannel+0x7b0>
    return 32U;
 80058d4:	2320      	movs	r3, #32
 80058d6:	e003      	b.n	80058e0 <HAL_ADCEx_InjectedConfigChannel+0x7b8>
  return __builtin_clz(value);
 80058d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80058da:	fab3 f383 	clz	r3, r3
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	3301      	adds	r3, #1
 80058e2:	f003 021f 	and.w	r2, r3, #31
 80058e6:	4613      	mov	r3, r2
 80058e8:	005b      	lsls	r3, r3, #1
 80058ea:	4413      	add	r3, r2
 80058ec:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058ee:	430b      	orrs	r3, r1
 80058f0:	e081      	b.n	80059f6 <HAL_ADCEx_InjectedConfigChannel+0x8ce>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d107      	bne.n	800590e <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	0e9b      	lsrs	r3, r3, #26
 8005904:	3301      	adds	r3, #1
 8005906:	069b      	lsls	r3, r3, #26
 8005908:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800590c:	e015      	b.n	800593a <HAL_ADCEx_InjectedConfigChannel+0x812>
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005916:	fa93 f3a3 	rbit	r3, r3
 800591a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800591c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800591e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8005920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005922:	2b00      	cmp	r3, #0
 8005924:	d101      	bne.n	800592a <HAL_ADCEx_InjectedConfigChannel+0x802>
    return 32U;
 8005926:	2320      	movs	r3, #32
 8005928:	e003      	b.n	8005932 <HAL_ADCEx_InjectedConfigChannel+0x80a>
  return __builtin_clz(value);
 800592a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800592c:	fab3 f383 	clz	r3, r3
 8005930:	b2db      	uxtb	r3, r3
 8005932:	3301      	adds	r3, #1
 8005934:	069b      	lsls	r3, r3, #26
 8005936:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800593a:	683b      	ldr	r3, [r7, #0]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005942:	2b00      	cmp	r3, #0
 8005944:	d109      	bne.n	800595a <HAL_ADCEx_InjectedConfigChannel+0x832>
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	0e9b      	lsrs	r3, r3, #26
 800594c:	3301      	adds	r3, #1
 800594e:	f003 031f 	and.w	r3, r3, #31
 8005952:	2101      	movs	r1, #1
 8005954:	fa01 f303 	lsl.w	r3, r1, r3
 8005958:	e017      	b.n	800598a <HAL_ADCEx_InjectedConfigChannel+0x862>
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	61fb      	str	r3, [r7, #28]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	fa93 f3a3 	rbit	r3, r3
 8005966:	61bb      	str	r3, [r7, #24]
  return result;
 8005968:	69bb      	ldr	r3, [r7, #24]
 800596a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800596c:	6a3b      	ldr	r3, [r7, #32]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d101      	bne.n	8005976 <HAL_ADCEx_InjectedConfigChannel+0x84e>
    return 32U;
 8005972:	2320      	movs	r3, #32
 8005974:	e003      	b.n	800597e <HAL_ADCEx_InjectedConfigChannel+0x856>
  return __builtin_clz(value);
 8005976:	6a3b      	ldr	r3, [r7, #32]
 8005978:	fab3 f383 	clz	r3, r3
 800597c:	b2db      	uxtb	r3, r3
 800597e:	3301      	adds	r3, #1
 8005980:	f003 031f 	and.w	r3, r3, #31
 8005984:	2101      	movs	r1, #1
 8005986:	fa01 f303 	lsl.w	r3, r1, r3
 800598a:	ea42 0103 	orr.w	r1, r2, r3
 800598e:	683b      	ldr	r3, [r7, #0]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005996:	2b00      	cmp	r3, #0
 8005998:	d10d      	bne.n	80059b6 <HAL_ADCEx_InjectedConfigChannel+0x88e>
 800599a:	683b      	ldr	r3, [r7, #0]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	0e9b      	lsrs	r3, r3, #26
 80059a0:	3301      	adds	r3, #1
 80059a2:	f003 021f 	and.w	r2, r3, #31
 80059a6:	4613      	mov	r3, r2
 80059a8:	005b      	lsls	r3, r3, #1
 80059aa:	4413      	add	r3, r2
 80059ac:	3b1e      	subs	r3, #30
 80059ae:	051b      	lsls	r3, r3, #20
 80059b0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80059b4:	e01e      	b.n	80059f4 <HAL_ADCEx_InjectedConfigChannel+0x8cc>
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	613b      	str	r3, [r7, #16]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80059bc:	693b      	ldr	r3, [r7, #16]
 80059be:	fa93 f3a3 	rbit	r3, r3
 80059c2:	60fb      	str	r3, [r7, #12]
  return result;
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80059c8:	697b      	ldr	r3, [r7, #20]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d104      	bne.n	80059d8 <HAL_ADCEx_InjectedConfigChannel+0x8b0>
    return 32U;
 80059ce:	2320      	movs	r3, #32
 80059d0:	e006      	b.n	80059e0 <HAL_ADCEx_InjectedConfigChannel+0x8b8>
 80059d2:	bf00      	nop
 80059d4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80059d8:	697b      	ldr	r3, [r7, #20]
 80059da:	fab3 f383 	clz	r3, r3
 80059de:	b2db      	uxtb	r3, r3
 80059e0:	3301      	adds	r3, #1
 80059e2:	f003 021f 	and.w	r2, r3, #31
 80059e6:	4613      	mov	r3, r2
 80059e8:	005b      	lsls	r3, r3, #1
 80059ea:	4413      	add	r3, r2
 80059ec:	3b1e      	subs	r3, #30
 80059ee:	051b      	lsls	r3, r3, #20
 80059f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80059f4:	430b      	orrs	r3, r1
                                                 (__LL_ADC_CHANNEL_TO_DECIMAL_NB(
                                                    (uint32_t)pConfigInjected->InjectedChannel)
                                                  + 1UL) & 0x1FUL)),
                                    pConfigInjected->InjectedSamplingTime);
 80059f6:	683a      	ldr	r2, [r7, #0]
 80059f8:	6892      	ldr	r2, [r2, #8]
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80059fa:	4619      	mov	r1, r3
 80059fc:	f7ff f83b 	bl	8004a76 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfigInjected->InjectedChannel))
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	4b3e      	ldr	r3, [pc, #248]	@ (8005b00 <HAL_ADCEx_InjectedConfigChannel+0x9d8>)
 8005a06:	4013      	ands	r3, r2
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d06f      	beq.n	8005aec <HAL_ADCEx_InjectedConfigChannel+0x9c4>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005a0c:	483d      	ldr	r0, [pc, #244]	@ (8005b04 <HAL_ADCEx_InjectedConfigChannel+0x9dc>)
 8005a0e:	f7fe ff17 	bl	8004840 <LL_ADC_GetCommonPathInternalCh>
 8005a12:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR)
 8005a16:	683b      	ldr	r3, [r7, #0]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a3b      	ldr	r2, [pc, #236]	@ (8005b08 <HAL_ADCEx_InjectedConfigChannel+0x9e0>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d124      	bne.n	8005a6a <HAL_ADCEx_InjectedConfigChannel+0x942>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005a20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005a24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d11e      	bne.n	8005a6a <HAL_ADCEx_InjectedConfigChannel+0x942>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a36      	ldr	r2, [pc, #216]	@ (8005b0c <HAL_ADCEx_InjectedConfigChannel+0x9e4>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d15a      	bne.n	8005aec <HAL_ADCEx_InjectedConfigChannel+0x9c4>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005a36:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005a3a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005a3e:	4619      	mov	r1, r3
 8005a40:	4830      	ldr	r0, [pc, #192]	@ (8005b04 <HAL_ADCEx_InjectedConfigChannel+0x9dc>)
 8005a42:	f7fe feea 	bl	800481a <LL_ADC_SetCommonPathInternalCh>
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
                           * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 8005a46:	4b32      	ldr	r3, [pc, #200]	@ (8005b10 <HAL_ADCEx_InjectedConfigChannel+0x9e8>)
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	099b      	lsrs	r3, r3, #6
 8005a4c:	4a31      	ldr	r2, [pc, #196]	@ (8005b14 <HAL_ADCEx_InjectedConfigChannel+0x9ec>)
 8005a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a52:	099b      	lsrs	r3, r3, #6
 8005a54:	3302      	adds	r3, #2
 8005a56:	005b      	lsls	r3, r3, #1
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL)
 8005a58:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8005a5a:	e002      	b.n	8005a62 <HAL_ADCEx_InjectedConfigChannel+0x93a>
        {
          wait_loop_index--;
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 8005a62:	68bb      	ldr	r3, [r7, #8]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d1f9      	bne.n	8005a5c <HAL_ADCEx_InjectedConfigChannel+0x934>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005a68:	e040      	b.n	8005aec <HAL_ADCEx_InjectedConfigChannel+0x9c4>
        }
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 8005a6a:	683b      	ldr	r3, [r7, #0]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a2a      	ldr	r2, [pc, #168]	@ (8005b18 <HAL_ADCEx_InjectedConfigChannel+0x9f0>)
 8005a70:	4293      	cmp	r3, r2
 8005a72:	d113      	bne.n	8005a9c <HAL_ADCEx_InjectedConfigChannel+0x974>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005a74:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005a78:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d10d      	bne.n	8005a9c <HAL_ADCEx_InjectedConfigChannel+0x974>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a25      	ldr	r2, [pc, #148]	@ (8005b1c <HAL_ADCEx_InjectedConfigChannel+0x9f4>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d130      	bne.n	8005aec <HAL_ADCEx_InjectedConfigChannel+0x9c4>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005a8a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005a8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a92:	4619      	mov	r1, r3
 8005a94:	481b      	ldr	r0, [pc, #108]	@ (8005b04 <HAL_ADCEx_InjectedConfigChannel+0x9dc>)
 8005a96:	f7fe fec0 	bl	800481a <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005a9a:	e027      	b.n	8005aec <HAL_ADCEx_InjectedConfigChannel+0x9c4>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((pConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a1f      	ldr	r2, [pc, #124]	@ (8005b20 <HAL_ADCEx_InjectedConfigChannel+0x9f8>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d113      	bne.n	8005ace <HAL_ADCEx_InjectedConfigChannel+0x9a6>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005aa6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005aaa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d10d      	bne.n	8005ace <HAL_ADCEx_InjectedConfigChannel+0x9a6>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a15      	ldr	r2, [pc, #84]	@ (8005b0c <HAL_ADCEx_InjectedConfigChannel+0x9e4>)
 8005ab8:	4293      	cmp	r3, r2
 8005aba:	d117      	bne.n	8005aec <HAL_ADCEx_InjectedConfigChannel+0x9c4>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005abc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005ac0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005ac4:	4619      	mov	r1, r3
 8005ac6:	480f      	ldr	r0, [pc, #60]	@ (8005b04 <HAL_ADCEx_InjectedConfigChannel+0x9dc>)
 8005ac8:	f7fe fea7 	bl	800481a <LL_ADC_SetCommonPathInternalCh>
      if (ADC_VREFINT_INSTANCE(hadc))
 8005acc:	e00e      	b.n	8005aec <HAL_ADCEx_InjectedConfigChannel+0x9c4>
                                       LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
      }
    }
    else if (pConfigInjected->InjectedChannel == ADC_CHANNEL_VDDCORE)
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a14      	ldr	r2, [pc, #80]	@ (8005b24 <HAL_ADCEx_InjectedConfigChannel+0x9fc>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d109      	bne.n	8005aec <HAL_ADCEx_InjectedConfigChannel+0x9c4>
    {
      if (ADC_VDDCORE_INSTANCE(hadc))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a0b      	ldr	r2, [pc, #44]	@ (8005b0c <HAL_ADCEx_InjectedConfigChannel+0x9e4>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d004      	beq.n	8005aec <HAL_ADCEx_InjectedConfigChannel+0x9c4>
      {
        LL_ADC_EnableChannelVDDcore(hadc->Instance);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f7fe feb8 	bl	800485c <LL_ADC_EnableChannelVDDcore>
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8005af4:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	37d8      	adds	r7, #216	@ 0xd8
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}
 8005b00:	80080000 	.word	0x80080000
 8005b04:	42028300 	.word	0x42028300
 8005b08:	c3210000 	.word	0xc3210000
 8005b0c:	42028000 	.word	0x42028000
 8005b10:	20000004 	.word	0x20000004
 8005b14:	053e2d63 	.word	0x053e2d63
 8005b18:	43290000 	.word	0x43290000
 8005b1c:	42028100 	.word	0x42028100
 8005b20:	c7520000 	.word	0xc7520000
 8005b24:	475a0000 	.word	0x475a0000

08005b28 <HAL_ADCEx_DisableInjectedQueue>:
  *         conversion is ongoing.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_DisableInjectedQueue(ADC_HandleTypeDef *hadc)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b086      	sub	sp, #24
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4618      	mov	r0, r3
 8005b36:	f7ff f83b 	bl	8004bb0 <LL_ADC_REG_IsConversionOngoing>
 8005b3a:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4618      	mov	r0, r3
 8005b42:	f7ff f85c 	bl	8004bfe <LL_ADC_INJ_IsConversionOngoing>
 8005b46:	60f8      	str	r0, [r7, #12]

  /* Parameter can be set only if no conversion is on-going */
  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d10c      	bne.n	8005b68 <HAL_ADCEx_DisableInjectedQueue+0x40>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d109      	bne.n	8005b68 <HAL_ADCEx_DisableInjectedQueue+0x40>
     )
  {
    LL_ADC_INJ_SetQueueMode(hadc->Instance, LL_ADC_INJ_QUEUE_DISABLE);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	f7fe ff75 	bl	8004a4c <LL_ADC_INJ_SetQueueMode>
    tmp_hal_status = HAL_OK;
 8005b62:	2300      	movs	r3, #0
 8005b64:	75fb      	strb	r3, [r7, #23]
 8005b66:	e001      	b.n	8005b6c <HAL_ADCEx_DisableInjectedQueue+0x44>
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	75fb      	strb	r3, [r7, #23]
  }

  return tmp_hal_status;
 8005b6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3718      	adds	r7, #24
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
	...

08005b78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f003 0307 	and.w	r3, r3, #7
 8005b86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005b88:	4b0c      	ldr	r3, [pc, #48]	@ (8005bbc <__NVIC_SetPriorityGrouping+0x44>)
 8005b8a:	68db      	ldr	r3, [r3, #12]
 8005b8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005b8e:	68ba      	ldr	r2, [r7, #8]
 8005b90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005b94:	4013      	ands	r3, r2
 8005b96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005ba0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005ba4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005ba8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005baa:	4a04      	ldr	r2, [pc, #16]	@ (8005bbc <__NVIC_SetPriorityGrouping+0x44>)
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	60d3      	str	r3, [r2, #12]
}
 8005bb0:	bf00      	nop
 8005bb2:	3714      	adds	r7, #20
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr
 8005bbc:	e000ed00 	.word	0xe000ed00

08005bc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005bc4:	4b04      	ldr	r3, [pc, #16]	@ (8005bd8 <__NVIC_GetPriorityGrouping+0x18>)
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	0a1b      	lsrs	r3, r3, #8
 8005bca:	f003 0307 	and.w	r3, r3, #7
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr
 8005bd8:	e000ed00 	.word	0xe000ed00

08005bdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b083      	sub	sp, #12
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	4603      	mov	r3, r0
 8005be4:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005be6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	db0b      	blt.n	8005c06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005bee:	88fb      	ldrh	r3, [r7, #6]
 8005bf0:	f003 021f 	and.w	r2, r3, #31
 8005bf4:	4907      	ldr	r1, [pc, #28]	@ (8005c14 <__NVIC_EnableIRQ+0x38>)
 8005bf6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005bfa:	095b      	lsrs	r3, r3, #5
 8005bfc:	2001      	movs	r0, #1
 8005bfe:	fa00 f202 	lsl.w	r2, r0, r2
 8005c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005c06:	bf00      	nop
 8005c08:	370c      	adds	r7, #12
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop
 8005c14:	e000e100 	.word	0xe000e100

08005c18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	4603      	mov	r3, r0
 8005c20:	6039      	str	r1, [r7, #0]
 8005c22:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005c24:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	db0a      	blt.n	8005c42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	b2da      	uxtb	r2, r3
 8005c30:	490c      	ldr	r1, [pc, #48]	@ (8005c64 <__NVIC_SetPriority+0x4c>)
 8005c32:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005c36:	0112      	lsls	r2, r2, #4
 8005c38:	b2d2      	uxtb	r2, r2
 8005c3a:	440b      	add	r3, r1
 8005c3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005c40:	e00a      	b.n	8005c58 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	b2da      	uxtb	r2, r3
 8005c46:	4908      	ldr	r1, [pc, #32]	@ (8005c68 <__NVIC_SetPriority+0x50>)
 8005c48:	88fb      	ldrh	r3, [r7, #6]
 8005c4a:	f003 030f 	and.w	r3, r3, #15
 8005c4e:	3b04      	subs	r3, #4
 8005c50:	0112      	lsls	r2, r2, #4
 8005c52:	b2d2      	uxtb	r2, r2
 8005c54:	440b      	add	r3, r1
 8005c56:	761a      	strb	r2, [r3, #24]
}
 8005c58:	bf00      	nop
 8005c5a:	370c      	adds	r7, #12
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr
 8005c64:	e000e100 	.word	0xe000e100
 8005c68:	e000ed00 	.word	0xe000ed00

08005c6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b089      	sub	sp, #36	@ 0x24
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f003 0307 	and.w	r3, r3, #7
 8005c7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	f1c3 0307 	rsb	r3, r3, #7
 8005c86:	2b04      	cmp	r3, #4
 8005c88:	bf28      	it	cs
 8005c8a:	2304      	movcs	r3, #4
 8005c8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	3304      	adds	r3, #4
 8005c92:	2b06      	cmp	r3, #6
 8005c94:	d902      	bls.n	8005c9c <NVIC_EncodePriority+0x30>
 8005c96:	69fb      	ldr	r3, [r7, #28]
 8005c98:	3b03      	subs	r3, #3
 8005c9a:	e000      	b.n	8005c9e <NVIC_EncodePriority+0x32>
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8005caa:	43da      	mvns	r2, r3
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	401a      	ands	r2, r3
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005cb4:	f04f 31ff 	mov.w	r1, #4294967295
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	fa01 f303 	lsl.w	r3, r1, r3
 8005cbe:	43d9      	mvns	r1, r3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cc4:	4313      	orrs	r3, r2
         );
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3724      	adds	r7, #36	@ 0x24
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr

08005cd2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005cd2:	b580      	push	{r7, lr}
 8005cd4:	b082      	sub	sp, #8
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005cda:	6878      	ldr	r0, [r7, #4]
 8005cdc:	f7ff ff4c 	bl	8005b78 <__NVIC_SetPriorityGrouping>
}
 8005ce0:	bf00      	nop
 8005ce2:	3708      	adds	r7, #8
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b086      	sub	sp, #24
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	4603      	mov	r3, r0
 8005cf0:	60b9      	str	r1, [r7, #8]
 8005cf2:	607a      	str	r2, [r7, #4]
 8005cf4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005cf6:	f7ff ff63 	bl	8005bc0 <__NVIC_GetPriorityGrouping>
 8005cfa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005cfc:	687a      	ldr	r2, [r7, #4]
 8005cfe:	68b9      	ldr	r1, [r7, #8]
 8005d00:	6978      	ldr	r0, [r7, #20]
 8005d02:	f7ff ffb3 	bl	8005c6c <NVIC_EncodePriority>
 8005d06:	4602      	mov	r2, r0
 8005d08:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005d0c:	4611      	mov	r1, r2
 8005d0e:	4618      	mov	r0, r3
 8005d10:	f7ff ff82 	bl	8005c18 <__NVIC_SetPriority>
}
 8005d14:	bf00      	nop
 8005d16:	3718      	adds	r7, #24
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b082      	sub	sp, #8
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	4603      	mov	r3, r0
 8005d24:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005d26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7ff ff56 	bl	8005bdc <__NVIC_EnableIRQ>
}
 8005d30:	bf00      	nop
 8005d32:	3708      	adds	r7, #8
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}

08005d38 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b083      	sub	sp, #12
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	3b01      	subs	r3, #1
 8005d44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005d48:	d301      	bcc.n	8005d4e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	e00d      	b.n	8005d6a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8005d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8005d78 <HAL_SYSTICK_Config+0x40>)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	3b01      	subs	r3, #1
 8005d54:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8005d56:	4b08      	ldr	r3, [pc, #32]	@ (8005d78 <HAL_SYSTICK_Config+0x40>)
 8005d58:	2200      	movs	r2, #0
 8005d5a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8005d5c:	4b06      	ldr	r3, [pc, #24]	@ (8005d78 <HAL_SYSTICK_Config+0x40>)
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a05      	ldr	r2, [pc, #20]	@ (8005d78 <HAL_SYSTICK_Config+0x40>)
 8005d62:	f043 0303 	orr.w	r3, r3, #3
 8005d66:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	370c      	adds	r7, #12
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr
 8005d76:	bf00      	nop
 8005d78:	e000e010 	.word	0xe000e010

08005d7c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8005d7c:	b480      	push	{r7}
 8005d7e:	b083      	sub	sp, #12
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2b04      	cmp	r3, #4
 8005d88:	d844      	bhi.n	8005e14 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8005d8a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d90 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8005d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d90:	08005db3 	.word	0x08005db3
 8005d94:	08005dd1 	.word	0x08005dd1
 8005d98:	08005df3 	.word	0x08005df3
 8005d9c:	08005e15 	.word	0x08005e15
 8005da0:	08005da5 	.word	0x08005da5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005da4:	4b1f      	ldr	r3, [pc, #124]	@ (8005e24 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	4a1e      	ldr	r2, [pc, #120]	@ (8005e24 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005daa:	f043 0304 	orr.w	r3, r3, #4
 8005dae:	6013      	str	r3, [r2, #0]
      break;
 8005db0:	e031      	b.n	8005e16 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005db2:	4b1c      	ldr	r3, [pc, #112]	@ (8005e24 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	4a1b      	ldr	r2, [pc, #108]	@ (8005e24 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005db8:	f023 0304 	bic.w	r3, r3, #4
 8005dbc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 8005dbe:	4b1a      	ldr	r3, [pc, #104]	@ (8005e28 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005dc0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005dc4:	4a18      	ldr	r2, [pc, #96]	@ (8005e28 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005dc6:	f023 030c 	bic.w	r3, r3, #12
 8005dca:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8005dce:	e022      	b.n	8005e16 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005dd0:	4b14      	ldr	r3, [pc, #80]	@ (8005e24 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	4a13      	ldr	r2, [pc, #76]	@ (8005e24 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005dd6:	f023 0304 	bic.w	r3, r3, #4
 8005dda:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8005ddc:	4b12      	ldr	r3, [pc, #72]	@ (8005e28 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005dde:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005de2:	f023 030c 	bic.w	r3, r3, #12
 8005de6:	4a10      	ldr	r2, [pc, #64]	@ (8005e28 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005de8:	f043 0304 	orr.w	r3, r3, #4
 8005dec:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8005df0:	e011      	b.n	8005e16 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8005df2:	4b0c      	ldr	r3, [pc, #48]	@ (8005e24 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a0b      	ldr	r2, [pc, #44]	@ (8005e24 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8005df8:	f023 0304 	bic.w	r3, r3, #4
 8005dfc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 8005dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8005e28 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005e00:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005e04:	f023 030c 	bic.w	r3, r3, #12
 8005e08:	4a07      	ldr	r2, [pc, #28]	@ (8005e28 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8005e0a:	f043 0308 	orr.w	r3, r3, #8
 8005e0e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 8005e12:	e000      	b.n	8005e16 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8005e14:	bf00      	nop
  }
}
 8005e16:	bf00      	nop
 8005e18:	370c      	adds	r7, #12
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e20:	4770      	bx	lr
 8005e22:	bf00      	nop
 8005e24:	e000e010 	.word	0xe000e010
 8005e28:	44020c00 	.word	0x44020c00

08005e2c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8005e32:	4b17      	ldr	r3, [pc, #92]	@ (8005e90 <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0304 	and.w	r3, r3, #4
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d002      	beq.n	8005e44 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8005e3e:	2304      	movs	r3, #4
 8005e40:	607b      	str	r3, [r7, #4]
 8005e42:	e01e      	b.n	8005e82 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 8005e44:	4b13      	ldr	r3, [pc, #76]	@ (8005e94 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 8005e46:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005e4a:	f003 030c 	and.w	r3, r3, #12
 8005e4e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	2b08      	cmp	r3, #8
 8005e54:	d00f      	beq.n	8005e76 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	2b08      	cmp	r3, #8
 8005e5a:	d80f      	bhi.n	8005e7c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8005e5c:	683b      	ldr	r3, [r7, #0]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d003      	beq.n	8005e6a <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	2b04      	cmp	r3, #4
 8005e66:	d003      	beq.n	8005e70 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8005e68:	e008      	b.n	8005e7c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	607b      	str	r3, [r7, #4]
        break;
 8005e6e:	e008      	b.n	8005e82 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8005e70:	2301      	movs	r3, #1
 8005e72:	607b      	str	r3, [r7, #4]
        break;
 8005e74:	e005      	b.n	8005e82 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8005e76:	2302      	movs	r3, #2
 8005e78:	607b      	str	r3, [r7, #4]
        break;
 8005e7a:	e002      	b.n	8005e82 <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	607b      	str	r3, [r7, #4]
        break;
 8005e80:	bf00      	nop
    }
  }
  return systick_source;
 8005e82:	687b      	ldr	r3, [r7, #4]
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr
 8005e90:	e000e010 	.word	0xe000e010
 8005e94:	44020c00 	.word	0x44020c00

08005e98 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b084      	sub	sp, #16
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 8005ea0:	f7fc ff32 	bl	8002d08 <HAL_GetTick>
 8005ea4:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d101      	bne.n	8005eb0 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005eac:	2301      	movs	r3, #1
 8005eae:	e06b      	b.n	8005f88 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d008      	beq.n	8005ece <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2220      	movs	r2, #32
 8005ec0:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2200      	movs	r2, #0
 8005ec6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e05c      	b.n	8005f88 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	695a      	ldr	r2, [r3, #20]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f042 0204 	orr.w	r2, r2, #4
 8005edc:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2205      	movs	r2, #5
 8005ee2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8005ee6:	e020      	b.n	8005f2a <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8005ee8:	f7fc ff0e 	bl	8002d08 <HAL_GetTick>
 8005eec:	4602      	mov	r2, r0
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	2b05      	cmp	r3, #5
 8005ef4:	d919      	bls.n	8005f2a <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005efa:	f043 0210 	orr.w	r2, r3, #16
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	2203      	movs	r2, #3
 8005f06:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d003      	beq.n	8005f1e <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e02e      	b.n	8005f88 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	691b      	ldr	r3, [r3, #16]
 8005f30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d0d7      	beq.n	8005ee8 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	695a      	ldr	r2, [r3, #20]
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f042 0202 	orr.w	r2, r2, #2
 8005f46:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	2204      	movs	r2, #4
 8005f4c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8005f58:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d007      	beq.n	8005f7e <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f72:	2201      	movs	r2, #1
 8005f74:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8005f86:	2300      	movs	r3, #0
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3710      	adds	r7, #16
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d101      	bne.n	8005fa2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e019      	b.n	8005fd6 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	2b02      	cmp	r3, #2
 8005fac:	d004      	beq.n	8005fb8 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	2220      	movs	r2, #32
 8005fb2:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005fb4:	2301      	movs	r3, #1
 8005fb6:	e00e      	b.n	8005fd6 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2204      	movs	r2, #4
 8005fbc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	6812      	ldr	r2, [r2, #0]
 8005fca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005fce:	f043 0304 	orr.w	r3, r3, #4
 8005fd2:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8005fd4:	2300      	movs	r3, #0
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	370c      	adds	r7, #12
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe0:	4770      	bx	lr
	...

08005fe4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8005fe4:	b480      	push	{r7}
 8005fe6:	b087      	sub	sp, #28
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
 8005fec:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8005ff2:	e142      	b.n	800627a <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	681a      	ldr	r2, [r3, #0]
 8005ff8:	2101      	movs	r1, #1
 8005ffa:	693b      	ldr	r3, [r7, #16]
 8005ffc:	fa01 f303 	lsl.w	r3, r1, r3
 8006000:	4013      	ands	r3, r2
 8006002:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2b00      	cmp	r3, #0
 8006008:	f000 8134 	beq.w	8006274 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	2b02      	cmp	r3, #2
 8006012:	d003      	beq.n	800601c <HAL_GPIO_Init+0x38>
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	2b12      	cmp	r3, #18
 800601a:	d125      	bne.n	8006068 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 800601c:	693b      	ldr	r3, [r7, #16]
 800601e:	08da      	lsrs	r2, r3, #3
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	3208      	adds	r2, #8
 8006024:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006028:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	f003 0307 	and.w	r3, r3, #7
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	220f      	movs	r2, #15
 8006034:	fa02 f303 	lsl.w	r3, r2, r3
 8006038:	43db      	mvns	r3, r3
 800603a:	697a      	ldr	r2, [r7, #20]
 800603c:	4013      	ands	r3, r2
 800603e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	691b      	ldr	r3, [r3, #16]
 8006044:	f003 020f 	and.w	r2, r3, #15
 8006048:	693b      	ldr	r3, [r7, #16]
 800604a:	f003 0307 	and.w	r3, r3, #7
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	fa02 f303 	lsl.w	r3, r2, r3
 8006054:	697a      	ldr	r2, [r7, #20]
 8006056:	4313      	orrs	r3, r2
 8006058:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 800605a:	693b      	ldr	r3, [r7, #16]
 800605c:	08da      	lsrs	r2, r3, #3
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	3208      	adds	r2, #8
 8006062:	6979      	ldr	r1, [r7, #20]
 8006064:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	005b      	lsls	r3, r3, #1
 8006072:	2203      	movs	r2, #3
 8006074:	fa02 f303 	lsl.w	r3, r2, r3
 8006078:	43db      	mvns	r3, r3
 800607a:	697a      	ldr	r2, [r7, #20]
 800607c:	4013      	ands	r3, r2
 800607e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	f003 0203 	and.w	r2, r3, #3
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	005b      	lsls	r3, r3, #1
 800608c:	fa02 f303 	lsl.w	r3, r2, r3
 8006090:	697a      	ldr	r2, [r7, #20]
 8006092:	4313      	orrs	r3, r2
 8006094:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	697a      	ldr	r2, [r7, #20]
 800609a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	d00b      	beq.n	80060bc <HAL_GPIO_Init+0xd8>
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	2b02      	cmp	r3, #2
 80060aa:	d007      	beq.n	80060bc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80060b0:	2b11      	cmp	r3, #17
 80060b2:	d003      	beq.n	80060bc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	685b      	ldr	r3, [r3, #4]
 80060b8:	2b12      	cmp	r3, #18
 80060ba:	d130      	bne.n	800611e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	689b      	ldr	r3, [r3, #8]
 80060c0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	005b      	lsls	r3, r3, #1
 80060c6:	2203      	movs	r2, #3
 80060c8:	fa02 f303 	lsl.w	r3, r2, r3
 80060cc:	43db      	mvns	r3, r3
 80060ce:	697a      	ldr	r2, [r7, #20]
 80060d0:	4013      	ands	r3, r2
 80060d2:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	68da      	ldr	r2, [r3, #12]
 80060d8:	693b      	ldr	r3, [r7, #16]
 80060da:	005b      	lsls	r3, r3, #1
 80060dc:	fa02 f303 	lsl.w	r3, r2, r3
 80060e0:	697a      	ldr	r2, [r7, #20]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80060f2:	2201      	movs	r2, #1
 80060f4:	693b      	ldr	r3, [r7, #16]
 80060f6:	fa02 f303 	lsl.w	r3, r2, r3
 80060fa:	43db      	mvns	r3, r3
 80060fc:	697a      	ldr	r2, [r7, #20]
 80060fe:	4013      	ands	r3, r2
 8006100:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006102:	683b      	ldr	r3, [r7, #0]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	091b      	lsrs	r3, r3, #4
 8006108:	f003 0201 	and.w	r2, r3, #1
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	fa02 f303 	lsl.w	r3, r2, r3
 8006112:	697a      	ldr	r2, [r7, #20]
 8006114:	4313      	orrs	r3, r2
 8006116:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	697a      	ldr	r2, [r7, #20]
 800611c:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 800611e:	683b      	ldr	r3, [r7, #0]
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	f003 0303 	and.w	r3, r3, #3
 8006126:	2b03      	cmp	r3, #3
 8006128:	d109      	bne.n	800613e <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8006132:	2b03      	cmp	r3, #3
 8006134:	d11b      	bne.n	800616e <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	2b01      	cmp	r3, #1
 800613c:	d017      	beq.n	800616e <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	005b      	lsls	r3, r3, #1
 8006148:	2203      	movs	r2, #3
 800614a:	fa02 f303 	lsl.w	r3, r2, r3
 800614e:	43db      	mvns	r3, r3
 8006150:	697a      	ldr	r2, [r7, #20]
 8006152:	4013      	ands	r3, r2
 8006154:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	689a      	ldr	r2, [r3, #8]
 800615a:	693b      	ldr	r3, [r7, #16]
 800615c:	005b      	lsls	r3, r3, #1
 800615e:	fa02 f303 	lsl.w	r3, r2, r3
 8006162:	697a      	ldr	r2, [r7, #20]
 8006164:	4313      	orrs	r3, r2
 8006166:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	697a      	ldr	r2, [r7, #20]
 800616c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006176:	2b00      	cmp	r3, #0
 8006178:	d07c      	beq.n	8006274 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800617a:	4a47      	ldr	r2, [pc, #284]	@ (8006298 <HAL_GPIO_Init+0x2b4>)
 800617c:	693b      	ldr	r3, [r7, #16]
 800617e:	089b      	lsrs	r3, r3, #2
 8006180:	3318      	adds	r3, #24
 8006182:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006186:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	f003 0303 	and.w	r3, r3, #3
 800618e:	00db      	lsls	r3, r3, #3
 8006190:	220f      	movs	r2, #15
 8006192:	fa02 f303 	lsl.w	r3, r2, r3
 8006196:	43db      	mvns	r3, r3
 8006198:	697a      	ldr	r2, [r7, #20]
 800619a:	4013      	ands	r3, r2
 800619c:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	0a9a      	lsrs	r2, r3, #10
 80061a2:	4b3e      	ldr	r3, [pc, #248]	@ (800629c <HAL_GPIO_Init+0x2b8>)
 80061a4:	4013      	ands	r3, r2
 80061a6:	693a      	ldr	r2, [r7, #16]
 80061a8:	f002 0203 	and.w	r2, r2, #3
 80061ac:	00d2      	lsls	r2, r2, #3
 80061ae:	4093      	lsls	r3, r2
 80061b0:	697a      	ldr	r2, [r7, #20]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 80061b6:	4938      	ldr	r1, [pc, #224]	@ (8006298 <HAL_GPIO_Init+0x2b4>)
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	089b      	lsrs	r3, r3, #2
 80061bc:	3318      	adds	r3, #24
 80061be:	697a      	ldr	r2, [r7, #20]
 80061c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80061c4:	4b34      	ldr	r3, [pc, #208]	@ (8006298 <HAL_GPIO_Init+0x2b4>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	43db      	mvns	r3, r3
 80061ce:	697a      	ldr	r2, [r7, #20]
 80061d0:	4013      	ands	r3, r2
 80061d2:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d003      	beq.n	80061e8 <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 80061e0:	697a      	ldr	r2, [r7, #20]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	4313      	orrs	r3, r2
 80061e6:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 80061e8:	4a2b      	ldr	r2, [pc, #172]	@ (8006298 <HAL_GPIO_Init+0x2b4>)
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80061ee:	4b2a      	ldr	r3, [pc, #168]	@ (8006298 <HAL_GPIO_Init+0x2b4>)
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	43db      	mvns	r3, r3
 80061f8:	697a      	ldr	r2, [r7, #20]
 80061fa:	4013      	ands	r3, r2
 80061fc:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006206:	2b00      	cmp	r3, #0
 8006208:	d003      	beq.n	8006212 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 800620a:	697a      	ldr	r2, [r7, #20]
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	4313      	orrs	r3, r2
 8006210:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8006212:	4a21      	ldr	r2, [pc, #132]	@ (8006298 <HAL_GPIO_Init+0x2b4>)
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8006218:	4b1f      	ldr	r3, [pc, #124]	@ (8006298 <HAL_GPIO_Init+0x2b4>)
 800621a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800621e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	43db      	mvns	r3, r3
 8006224:	697a      	ldr	r2, [r7, #20]
 8006226:	4013      	ands	r3, r2
 8006228:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006232:	2b00      	cmp	r3, #0
 8006234:	d003      	beq.n	800623e <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 8006236:	697a      	ldr	r2, [r7, #20]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	4313      	orrs	r3, r2
 800623c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 800623e:	4a16      	ldr	r2, [pc, #88]	@ (8006298 <HAL_GPIO_Init+0x2b4>)
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8006246:	4b14      	ldr	r3, [pc, #80]	@ (8006298 <HAL_GPIO_Init+0x2b4>)
 8006248:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800624c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	43db      	mvns	r3, r3
 8006252:	697a      	ldr	r2, [r7, #20]
 8006254:	4013      	ands	r3, r2
 8006256:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006260:	2b00      	cmp	r3, #0
 8006262:	d003      	beq.n	800626c <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 8006264:	697a      	ldr	r2, [r7, #20]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	4313      	orrs	r3, r2
 800626a:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 800626c:	4a0a      	ldr	r2, [pc, #40]	@ (8006298 <HAL_GPIO_Init+0x2b4>)
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	3301      	adds	r3, #1
 8006278:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	681a      	ldr	r2, [r3, #0]
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	fa22 f303 	lsr.w	r3, r2, r3
 8006284:	2b00      	cmp	r3, #0
 8006286:	f47f aeb5 	bne.w	8005ff4 <HAL_GPIO_Init+0x10>
  }
}
 800628a:	bf00      	nop
 800628c:	bf00      	nop
 800628e:	371c      	adds	r7, #28
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr
 8006298:	44022000 	.word	0x44022000
 800629c:	002f7f7f 	.word	0x002f7f7f

080062a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80062a0:	b480      	push	{r7}
 80062a2:	b083      	sub	sp, #12
 80062a4:	af00      	add	r7, sp, #0
 80062a6:	6078      	str	r0, [r7, #4]
 80062a8:	460b      	mov	r3, r1
 80062aa:	807b      	strh	r3, [r7, #2]
 80062ac:	4613      	mov	r3, r2
 80062ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80062b0:	787b      	ldrb	r3, [r7, #1]
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d003      	beq.n	80062be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80062b6:	887a      	ldrh	r2, [r7, #2]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80062bc:	e002      	b.n	80062c4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80062be:	887a      	ldrh	r2, [r7, #2]
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80062c4:	bf00      	nop
 80062c6:	370c      	adds	r7, #12
 80062c8:	46bd      	mov	sp, r7
 80062ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ce:	4770      	bx	lr

080062d0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *         pull-down or to handover control to the UCPD (the UCPD must be
  *         initialized before doing the disable).
  * @retval None.
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80062d0:	b480      	push	{r7}
 80062d2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->UCPDR, PWR_UCPDR_UCPD_DBDIS);
 80062d4:	4b05      	ldr	r3, [pc, #20]	@ (80062ec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80062d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062d8:	4a04      	ldr	r2, [pc, #16]	@ (80062ec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80062da:	f043 0301 	orr.w	r3, r3, #1
 80062de:	62d3      	str	r3, [r2, #44]	@ 0x2c
}
 80062e0:	bf00      	nop
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	44020800 	.word	0x44020800

080062f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b088      	sub	sp, #32
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d102      	bne.n	8006304 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	f000 bc28 	b.w	8006b54 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006304:	4b94      	ldr	r3, [pc, #592]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006306:	69db      	ldr	r3, [r3, #28]
 8006308:	f003 0318 	and.w	r3, r3, #24
 800630c:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 800630e:	4b92      	ldr	r3, [pc, #584]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006310:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006312:	f003 0303 	and.w	r3, r3, #3
 8006316:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	f003 0310 	and.w	r3, r3, #16
 8006320:	2b00      	cmp	r3, #0
 8006322:	d05b      	beq.n	80063dc <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8006324:	69fb      	ldr	r3, [r7, #28]
 8006326:	2b08      	cmp	r3, #8
 8006328:	d005      	beq.n	8006336 <HAL_RCC_OscConfig+0x46>
 800632a:	69fb      	ldr	r3, [r7, #28]
 800632c:	2b18      	cmp	r3, #24
 800632e:	d114      	bne.n	800635a <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8006330:	69bb      	ldr	r3, [r7, #24]
 8006332:	2b02      	cmp	r3, #2
 8006334:	d111      	bne.n	800635a <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	69db      	ldr	r3, [r3, #28]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d102      	bne.n	8006344 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800633e:	2301      	movs	r3, #1
 8006340:	f000 bc08 	b.w	8006b54 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8006344:	4b84      	ldr	r3, [pc, #528]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006346:	699b      	ldr	r3, [r3, #24]
 8006348:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6a1b      	ldr	r3, [r3, #32]
 8006350:	041b      	lsls	r3, r3, #16
 8006352:	4981      	ldr	r1, [pc, #516]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006354:	4313      	orrs	r3, r2
 8006356:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8006358:	e040      	b.n	80063dc <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	69db      	ldr	r3, [r3, #28]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d023      	beq.n	80063aa <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006362:	4b7d      	ldr	r3, [pc, #500]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	4a7c      	ldr	r2, [pc, #496]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006368:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800636c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800636e:	f7fc fccb 	bl	8002d08 <HAL_GetTick>
 8006372:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8006374:	e008      	b.n	8006388 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8006376:	f7fc fcc7 	bl	8002d08 <HAL_GetTick>
 800637a:	4602      	mov	r2, r0
 800637c:	697b      	ldr	r3, [r7, #20]
 800637e:	1ad3      	subs	r3, r2, r3
 8006380:	2b02      	cmp	r3, #2
 8006382:	d901      	bls.n	8006388 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8006384:	2303      	movs	r3, #3
 8006386:	e3e5      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8006388:	4b73      	ldr	r3, [pc, #460]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006390:	2b00      	cmp	r3, #0
 8006392:	d0f0      	beq.n	8006376 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8006394:	4b70      	ldr	r3, [pc, #448]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006396:	699b      	ldr	r3, [r3, #24]
 8006398:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6a1b      	ldr	r3, [r3, #32]
 80063a0:	041b      	lsls	r3, r3, #16
 80063a2:	496d      	ldr	r1, [pc, #436]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 80063a4:	4313      	orrs	r3, r2
 80063a6:	618b      	str	r3, [r1, #24]
 80063a8:	e018      	b.n	80063dc <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80063aa:	4b6b      	ldr	r3, [pc, #428]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a6a      	ldr	r2, [pc, #424]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 80063b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063b6:	f7fc fca7 	bl	8002d08 <HAL_GetTick>
 80063ba:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80063bc:	e008      	b.n	80063d0 <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80063be:	f7fc fca3 	bl	8002d08 <HAL_GetTick>
 80063c2:	4602      	mov	r2, r0
 80063c4:	697b      	ldr	r3, [r7, #20]
 80063c6:	1ad3      	subs	r3, r2, r3
 80063c8:	2b02      	cmp	r3, #2
 80063ca:	d901      	bls.n	80063d0 <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 80063cc:	2303      	movs	r3, #3
 80063ce:	e3c1      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80063d0:	4b61      	ldr	r3, [pc, #388]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d1f0      	bne.n	80063be <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f003 0301 	and.w	r3, r3, #1
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f000 80a0 	beq.w	800652a <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80063ea:	69fb      	ldr	r3, [r7, #28]
 80063ec:	2b10      	cmp	r3, #16
 80063ee:	d005      	beq.n	80063fc <HAL_RCC_OscConfig+0x10c>
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	2b18      	cmp	r3, #24
 80063f4:	d109      	bne.n	800640a <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 80063f6:	69bb      	ldr	r3, [r7, #24]
 80063f8:	2b03      	cmp	r3, #3
 80063fa:	d106      	bne.n	800640a <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	685b      	ldr	r3, [r3, #4]
 8006400:	2b00      	cmp	r3, #0
 8006402:	f040 8092 	bne.w	800652a <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e3a4      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006412:	d106      	bne.n	8006422 <HAL_RCC_OscConfig+0x132>
 8006414:	4b50      	ldr	r3, [pc, #320]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a4f      	ldr	r2, [pc, #316]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 800641a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800641e:	6013      	str	r3, [r2, #0]
 8006420:	e058      	b.n	80064d4 <HAL_RCC_OscConfig+0x1e4>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	2b00      	cmp	r3, #0
 8006428:	d112      	bne.n	8006450 <HAL_RCC_OscConfig+0x160>
 800642a:	4b4b      	ldr	r3, [pc, #300]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4a4a      	ldr	r2, [pc, #296]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006430:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006434:	6013      	str	r3, [r2, #0]
 8006436:	4b48      	ldr	r3, [pc, #288]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a47      	ldr	r2, [pc, #284]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 800643c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006440:	6013      	str	r3, [r2, #0]
 8006442:	4b45      	ldr	r3, [pc, #276]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a44      	ldr	r2, [pc, #272]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006448:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800644c:	6013      	str	r3, [r2, #0]
 800644e:	e041      	b.n	80064d4 <HAL_RCC_OscConfig+0x1e4>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006458:	d112      	bne.n	8006480 <HAL_RCC_OscConfig+0x190>
 800645a:	4b3f      	ldr	r3, [pc, #252]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a3e      	ldr	r2, [pc, #248]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006460:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006464:	6013      	str	r3, [r2, #0]
 8006466:	4b3c      	ldr	r3, [pc, #240]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a3b      	ldr	r2, [pc, #236]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 800646c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8006470:	6013      	str	r3, [r2, #0]
 8006472:	4b39      	ldr	r3, [pc, #228]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a38      	ldr	r2, [pc, #224]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006478:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800647c:	6013      	str	r3, [r2, #0]
 800647e:	e029      	b.n	80064d4 <HAL_RCC_OscConfig+0x1e4>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8006488:	d112      	bne.n	80064b0 <HAL_RCC_OscConfig+0x1c0>
 800648a:	4b33      	ldr	r3, [pc, #204]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a32      	ldr	r2, [pc, #200]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006490:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006494:	6013      	str	r3, [r2, #0]
 8006496:	4b30      	ldr	r3, [pc, #192]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a2f      	ldr	r2, [pc, #188]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 800649c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80064a0:	6013      	str	r3, [r2, #0]
 80064a2:	4b2d      	ldr	r3, [pc, #180]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a2c      	ldr	r2, [pc, #176]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 80064a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064ac:	6013      	str	r3, [r2, #0]
 80064ae:	e011      	b.n	80064d4 <HAL_RCC_OscConfig+0x1e4>
 80064b0:	4b29      	ldr	r3, [pc, #164]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	4a28      	ldr	r2, [pc, #160]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 80064b6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064ba:	6013      	str	r3, [r2, #0]
 80064bc:	4b26      	ldr	r3, [pc, #152]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a25      	ldr	r2, [pc, #148]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 80064c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80064c6:	6013      	str	r3, [r2, #0]
 80064c8:	4b23      	ldr	r3, [pc, #140]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a22      	ldr	r2, [pc, #136]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 80064ce:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80064d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d013      	beq.n	8006504 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064dc:	f7fc fc14 	bl	8002d08 <HAL_GetTick>
 80064e0:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80064e2:	e008      	b.n	80064f6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80064e4:	f7fc fc10 	bl	8002d08 <HAL_GetTick>
 80064e8:	4602      	mov	r2, r0
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	1ad3      	subs	r3, r2, r3
 80064ee:	2b64      	cmp	r3, #100	@ 0x64
 80064f0:	d901      	bls.n	80064f6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80064f2:	2303      	movs	r3, #3
 80064f4:	e32e      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80064f6:	4b18      	ldr	r3, [pc, #96]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d0f0      	beq.n	80064e4 <HAL_RCC_OscConfig+0x1f4>
 8006502:	e012      	b.n	800652a <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006504:	f7fc fc00 	bl	8002d08 <HAL_GetTick>
 8006508:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800650a:	e008      	b.n	800651e <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800650c:	f7fc fbfc 	bl	8002d08 <HAL_GetTick>
 8006510:	4602      	mov	r2, r0
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	2b64      	cmp	r3, #100	@ 0x64
 8006518:	d901      	bls.n	800651e <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 800651a:	2303      	movs	r3, #3
 800651c:	e31a      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800651e:	4b0e      	ldr	r3, [pc, #56]	@ (8006558 <HAL_RCC_OscConfig+0x268>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006526:	2b00      	cmp	r3, #0
 8006528:	d1f0      	bne.n	800650c <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f003 0302 	and.w	r3, r3, #2
 8006532:	2b00      	cmp	r3, #0
 8006534:	f000 809a 	beq.w	800666c <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8006538:	69fb      	ldr	r3, [r7, #28]
 800653a:	2b00      	cmp	r3, #0
 800653c:	d005      	beq.n	800654a <HAL_RCC_OscConfig+0x25a>
 800653e:	69fb      	ldr	r3, [r7, #28]
 8006540:	2b18      	cmp	r3, #24
 8006542:	d149      	bne.n	80065d8 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8006544:	69bb      	ldr	r3, [r7, #24]
 8006546:	2b01      	cmp	r3, #1
 8006548:	d146      	bne.n	80065d8 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	68db      	ldr	r3, [r3, #12]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d104      	bne.n	800655c <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e2fe      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
 8006556:	bf00      	nop
 8006558:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800655c:	69fb      	ldr	r3, [r7, #28]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d11c      	bne.n	800659c <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8006562:	4b9a      	ldr	r3, [pc, #616]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	f003 0218 	and.w	r2, r3, #24
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	429a      	cmp	r2, r3
 8006570:	d014      	beq.n	800659c <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8006572:	4b96      	ldr	r3, [pc, #600]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	f023 0218 	bic.w	r2, r3, #24
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	691b      	ldr	r3, [r3, #16]
 800657e:	4993      	ldr	r1, [pc, #588]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006580:	4313      	orrs	r3, r2
 8006582:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8006584:	f000 fdd0 	bl	8007128 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006588:	4b91      	ldr	r3, [pc, #580]	@ (80067d0 <HAL_RCC_OscConfig+0x4e0>)
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	4618      	mov	r0, r3
 800658e:	f7fc fb31 	bl	8002bf4 <HAL_InitTick>
 8006592:	4603      	mov	r3, r0
 8006594:	2b00      	cmp	r3, #0
 8006596:	d001      	beq.n	800659c <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8006598:	2301      	movs	r3, #1
 800659a:	e2db      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800659c:	f7fc fbb4 	bl	8002d08 <HAL_GetTick>
 80065a0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065a2:	e008      	b.n	80065b6 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80065a4:	f7fc fbb0 	bl	8002d08 <HAL_GetTick>
 80065a8:	4602      	mov	r2, r0
 80065aa:	697b      	ldr	r3, [r7, #20]
 80065ac:	1ad3      	subs	r3, r2, r3
 80065ae:	2b02      	cmp	r3, #2
 80065b0:	d901      	bls.n	80065b6 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
 80065b4:	e2ce      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065b6:	4b85      	ldr	r3, [pc, #532]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f003 0302 	and.w	r3, r3, #2
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d0f0      	beq.n	80065a4 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 80065c2:	4b82      	ldr	r3, [pc, #520]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80065c4:	691b      	ldr	r3, [r3, #16]
 80065c6:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	695b      	ldr	r3, [r3, #20]
 80065ce:	041b      	lsls	r3, r3, #16
 80065d0:	497e      	ldr	r1, [pc, #504]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80065d2:	4313      	orrs	r3, r2
 80065d4:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 80065d6:	e049      	b.n	800666c <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	68db      	ldr	r3, [r3, #12]
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d02c      	beq.n	800663a <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 80065e0:	4b7a      	ldr	r3, [pc, #488]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f023 0218 	bic.w	r2, r3, #24
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	691b      	ldr	r3, [r3, #16]
 80065ec:	4977      	ldr	r1, [pc, #476]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80065ee:	4313      	orrs	r3, r2
 80065f0:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 80065f2:	4b76      	ldr	r3, [pc, #472]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a75      	ldr	r2, [pc, #468]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80065f8:	f043 0301 	orr.w	r3, r3, #1
 80065fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065fe:	f7fc fb83 	bl	8002d08 <HAL_GetTick>
 8006602:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006604:	e008      	b.n	8006618 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8006606:	f7fc fb7f 	bl	8002d08 <HAL_GetTick>
 800660a:	4602      	mov	r2, r0
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	1ad3      	subs	r3, r2, r3
 8006610:	2b02      	cmp	r3, #2
 8006612:	d901      	bls.n	8006618 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8006614:	2303      	movs	r3, #3
 8006616:	e29d      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006618:	4b6c      	ldr	r3, [pc, #432]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	f003 0302 	and.w	r3, r3, #2
 8006620:	2b00      	cmp	r3, #0
 8006622:	d0f0      	beq.n	8006606 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8006624:	4b69      	ldr	r3, [pc, #420]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006626:	691b      	ldr	r3, [r3, #16]
 8006628:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	695b      	ldr	r3, [r3, #20]
 8006630:	041b      	lsls	r3, r3, #16
 8006632:	4966      	ldr	r1, [pc, #408]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006634:	4313      	orrs	r3, r2
 8006636:	610b      	str	r3, [r1, #16]
 8006638:	e018      	b.n	800666c <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800663a:	4b64      	ldr	r3, [pc, #400]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a63      	ldr	r2, [pc, #396]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006640:	f023 0301 	bic.w	r3, r3, #1
 8006644:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006646:	f7fc fb5f 	bl	8002d08 <HAL_GetTick>
 800664a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800664c:	e008      	b.n	8006660 <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800664e:	f7fc fb5b 	bl	8002d08 <HAL_GetTick>
 8006652:	4602      	mov	r2, r0
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	1ad3      	subs	r3, r2, r3
 8006658:	2b02      	cmp	r3, #2
 800665a:	d901      	bls.n	8006660 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 800665c:	2303      	movs	r3, #3
 800665e:	e279      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006660:	4b5a      	ldr	r3, [pc, #360]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 0302 	and.w	r3, r3, #2
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1f0      	bne.n	800664e <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f003 0308 	and.w	r3, r3, #8
 8006674:	2b00      	cmp	r3, #0
 8006676:	d03c      	beq.n	80066f2 <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	699b      	ldr	r3, [r3, #24]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d01c      	beq.n	80066ba <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006680:	4b52      	ldr	r3, [pc, #328]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006682:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006686:	4a51      	ldr	r2, [pc, #324]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006688:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800668c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006690:	f7fc fb3a 	bl	8002d08 <HAL_GetTick>
 8006694:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8006696:	e008      	b.n	80066aa <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8006698:	f7fc fb36 	bl	8002d08 <HAL_GetTick>
 800669c:	4602      	mov	r2, r0
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	1ad3      	subs	r3, r2, r3
 80066a2:	2b02      	cmp	r3, #2
 80066a4:	d901      	bls.n	80066aa <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e254      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80066aa:	4b48      	ldr	r3, [pc, #288]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80066ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80066b0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d0ef      	beq.n	8006698 <HAL_RCC_OscConfig+0x3a8>
 80066b8:	e01b      	b.n	80066f2 <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066ba:	4b44      	ldr	r3, [pc, #272]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80066bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80066c0:	4a42      	ldr	r2, [pc, #264]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80066c2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80066c6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066ca:	f7fc fb1d 	bl	8002d08 <HAL_GetTick>
 80066ce:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80066d0:	e008      	b.n	80066e4 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80066d2:	f7fc fb19 	bl	8002d08 <HAL_GetTick>
 80066d6:	4602      	mov	r2, r0
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	1ad3      	subs	r3, r2, r3
 80066dc:	2b02      	cmp	r3, #2
 80066de:	d901      	bls.n	80066e4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80066e0:	2303      	movs	r3, #3
 80066e2:	e237      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80066e4:	4b39      	ldr	r3, [pc, #228]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80066e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80066ea:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d1ef      	bne.n	80066d2 <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f003 0304 	and.w	r3, r3, #4
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	f000 80d2 	beq.w	80068a4 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8006700:	4b34      	ldr	r3, [pc, #208]	@ (80067d4 <HAL_RCC_OscConfig+0x4e4>)
 8006702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006704:	f003 0301 	and.w	r3, r3, #1
 8006708:	2b00      	cmp	r3, #0
 800670a:	d118      	bne.n	800673e <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 800670c:	4b31      	ldr	r3, [pc, #196]	@ (80067d4 <HAL_RCC_OscConfig+0x4e4>)
 800670e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006710:	4a30      	ldr	r2, [pc, #192]	@ (80067d4 <HAL_RCC_OscConfig+0x4e4>)
 8006712:	f043 0301 	orr.w	r3, r3, #1
 8006716:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006718:	f7fc faf6 	bl	8002d08 <HAL_GetTick>
 800671c:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 800671e:	e008      	b.n	8006732 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006720:	f7fc faf2 	bl	8002d08 <HAL_GetTick>
 8006724:	4602      	mov	r2, r0
 8006726:	697b      	ldr	r3, [r7, #20]
 8006728:	1ad3      	subs	r3, r2, r3
 800672a:	2b02      	cmp	r3, #2
 800672c:	d901      	bls.n	8006732 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 800672e:	2303      	movs	r3, #3
 8006730:	e210      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8006732:	4b28      	ldr	r3, [pc, #160]	@ (80067d4 <HAL_RCC_OscConfig+0x4e4>)
 8006734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006736:	f003 0301 	and.w	r3, r3, #1
 800673a:	2b00      	cmp	r3, #0
 800673c:	d0f0      	beq.n	8006720 <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	689b      	ldr	r3, [r3, #8]
 8006742:	2b01      	cmp	r3, #1
 8006744:	d108      	bne.n	8006758 <HAL_RCC_OscConfig+0x468>
 8006746:	4b21      	ldr	r3, [pc, #132]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006748:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800674c:	4a1f      	ldr	r2, [pc, #124]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 800674e:	f043 0301 	orr.w	r3, r3, #1
 8006752:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006756:	e074      	b.n	8006842 <HAL_RCC_OscConfig+0x552>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	2b00      	cmp	r3, #0
 800675e:	d118      	bne.n	8006792 <HAL_RCC_OscConfig+0x4a2>
 8006760:	4b1a      	ldr	r3, [pc, #104]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006762:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006766:	4a19      	ldr	r2, [pc, #100]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006768:	f023 0301 	bic.w	r3, r3, #1
 800676c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006770:	4b16      	ldr	r3, [pc, #88]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006772:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006776:	4a15      	ldr	r2, [pc, #84]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006778:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800677c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006780:	4b12      	ldr	r3, [pc, #72]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006782:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006786:	4a11      	ldr	r2, [pc, #68]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 8006788:	f023 0304 	bic.w	r3, r3, #4
 800678c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006790:	e057      	b.n	8006842 <HAL_RCC_OscConfig+0x552>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	2b05      	cmp	r3, #5
 8006798:	d11e      	bne.n	80067d8 <HAL_RCC_OscConfig+0x4e8>
 800679a:	4b0c      	ldr	r3, [pc, #48]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 800679c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067a0:	4a0a      	ldr	r2, [pc, #40]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80067a2:	f043 0304 	orr.w	r3, r3, #4
 80067a6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80067aa:	4b08      	ldr	r3, [pc, #32]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80067ac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067b0:	4a06      	ldr	r2, [pc, #24]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80067b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067b6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80067ba:	4b04      	ldr	r3, [pc, #16]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80067bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067c0:	4a02      	ldr	r2, [pc, #8]	@ (80067cc <HAL_RCC_OscConfig+0x4dc>)
 80067c2:	f043 0301 	orr.w	r3, r3, #1
 80067c6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80067ca:	e03a      	b.n	8006842 <HAL_RCC_OscConfig+0x552>
 80067cc:	44020c00 	.word	0x44020c00
 80067d0:	20000008 	.word	0x20000008
 80067d4:	44020800 	.word	0x44020800
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	2b85      	cmp	r3, #133	@ 0x85
 80067de:	d118      	bne.n	8006812 <HAL_RCC_OscConfig+0x522>
 80067e0:	4ba2      	ldr	r3, [pc, #648]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80067e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067e6:	4aa1      	ldr	r2, [pc, #644]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80067e8:	f043 0304 	orr.w	r3, r3, #4
 80067ec:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80067f0:	4b9e      	ldr	r3, [pc, #632]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80067f2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80067f6:	4a9d      	ldr	r2, [pc, #628]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80067f8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067fc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006800:	4b9a      	ldr	r3, [pc, #616]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006802:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006806:	4a99      	ldr	r2, [pc, #612]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006808:	f043 0301 	orr.w	r3, r3, #1
 800680c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006810:	e017      	b.n	8006842 <HAL_RCC_OscConfig+0x552>
 8006812:	4b96      	ldr	r3, [pc, #600]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006814:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006818:	4a94      	ldr	r2, [pc, #592]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 800681a:	f023 0301 	bic.w	r3, r3, #1
 800681e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006822:	4b92      	ldr	r3, [pc, #584]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006824:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006828:	4a90      	ldr	r2, [pc, #576]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 800682a:	f023 0304 	bic.w	r3, r3, #4
 800682e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006832:	4b8e      	ldr	r3, [pc, #568]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006834:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006838:	4a8c      	ldr	r2, [pc, #560]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 800683a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800683e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d016      	beq.n	8006878 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800684a:	f7fc fa5d 	bl	8002d08 <HAL_GetTick>
 800684e:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006850:	e00a      	b.n	8006868 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006852:	f7fc fa59 	bl	8002d08 <HAL_GetTick>
 8006856:	4602      	mov	r2, r0
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	1ad3      	subs	r3, r2, r3
 800685c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006860:	4293      	cmp	r3, r2
 8006862:	d901      	bls.n	8006868 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8006864:	2303      	movs	r3, #3
 8006866:	e175      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006868:	4b80      	ldr	r3, [pc, #512]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 800686a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800686e:	f003 0302 	and.w	r3, r3, #2
 8006872:	2b00      	cmp	r3, #0
 8006874:	d0ed      	beq.n	8006852 <HAL_RCC_OscConfig+0x562>
 8006876:	e015      	b.n	80068a4 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006878:	f7fc fa46 	bl	8002d08 <HAL_GetTick>
 800687c:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800687e:	e00a      	b.n	8006896 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006880:	f7fc fa42 	bl	8002d08 <HAL_GetTick>
 8006884:	4602      	mov	r2, r0
 8006886:	697b      	ldr	r3, [r7, #20]
 8006888:	1ad3      	subs	r3, r2, r3
 800688a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800688e:	4293      	cmp	r3, r2
 8006890:	d901      	bls.n	8006896 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 8006892:	2303      	movs	r3, #3
 8006894:	e15e      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006896:	4b75      	ldr	r3, [pc, #468]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006898:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800689c:	f003 0302 	and.w	r3, r3, #2
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d1ed      	bne.n	8006880 <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 0320 	and.w	r3, r3, #32
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d036      	beq.n	800691e <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d019      	beq.n	80068ec <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80068b8:	4b6c      	ldr	r3, [pc, #432]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a6b      	ldr	r2, [pc, #428]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80068be:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80068c2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068c4:	f7fc fa20 	bl	8002d08 <HAL_GetTick>
 80068c8:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80068ca:	e008      	b.n	80068de <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80068cc:	f7fc fa1c 	bl	8002d08 <HAL_GetTick>
 80068d0:	4602      	mov	r2, r0
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	1ad3      	subs	r3, r2, r3
 80068d6:	2b02      	cmp	r3, #2
 80068d8:	d901      	bls.n	80068de <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 80068da:	2303      	movs	r3, #3
 80068dc:	e13a      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80068de:	4b63      	ldr	r3, [pc, #396]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d0f0      	beq.n	80068cc <HAL_RCC_OscConfig+0x5dc>
 80068ea:	e018      	b.n	800691e <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80068ec:	4b5f      	ldr	r3, [pc, #380]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	4a5e      	ldr	r2, [pc, #376]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80068f2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80068f6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068f8:	f7fc fa06 	bl	8002d08 <HAL_GetTick>
 80068fc:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80068fe:	e008      	b.n	8006912 <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8006900:	f7fc fa02 	bl	8002d08 <HAL_GetTick>
 8006904:	4602      	mov	r2, r0
 8006906:	697b      	ldr	r3, [r7, #20]
 8006908:	1ad3      	subs	r3, r2, r3
 800690a:	2b02      	cmp	r3, #2
 800690c:	d901      	bls.n	8006912 <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 800690e:	2303      	movs	r3, #3
 8006910:	e120      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006912:	4b56      	ldr	r3, [pc, #344]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800691a:	2b00      	cmp	r3, #0
 800691c:	d1f0      	bne.n	8006900 <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006922:	2b00      	cmp	r3, #0
 8006924:	f000 8115 	beq.w	8006b52 <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006928:	69fb      	ldr	r3, [r7, #28]
 800692a:	2b18      	cmp	r3, #24
 800692c:	f000 80af 	beq.w	8006a8e <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006934:	2b02      	cmp	r3, #2
 8006936:	f040 8086 	bne.w	8006a46 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 800693a:	4b4c      	ldr	r3, [pc, #304]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a4b      	ldr	r2, [pc, #300]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006940:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006944:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006946:	f7fc f9df 	bl	8002d08 <HAL_GetTick>
 800694a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800694c:	e008      	b.n	8006960 <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800694e:	f7fc f9db 	bl	8002d08 <HAL_GetTick>
 8006952:	4602      	mov	r2, r0
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	1ad3      	subs	r3, r2, r3
 8006958:	2b02      	cmp	r3, #2
 800695a:	d901      	bls.n	8006960 <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 800695c:	2303      	movs	r3, #3
 800695e:	e0f9      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006960:	4b42      	ldr	r3, [pc, #264]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006968:	2b00      	cmp	r3, #0
 800696a:	d1f0      	bne.n	800694e <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 800696c:	4b3f      	ldr	r3, [pc, #252]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 800696e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006970:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006974:	f023 0303 	bic.w	r3, r3, #3
 8006978:	687a      	ldr	r2, [r7, #4]
 800697a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006980:	0212      	lsls	r2, r2, #8
 8006982:	430a      	orrs	r2, r1
 8006984:	4939      	ldr	r1, [pc, #228]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006986:	4313      	orrs	r3, r2
 8006988:	628b      	str	r3, [r1, #40]	@ 0x28
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800698e:	3b01      	subs	r3, #1
 8006990:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006998:	3b01      	subs	r3, #1
 800699a:	025b      	lsls	r3, r3, #9
 800699c:	b29b      	uxth	r3, r3
 800699e:	431a      	orrs	r2, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069a4:	3b01      	subs	r3, #1
 80069a6:	041b      	lsls	r3, r3, #16
 80069a8:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80069ac:	431a      	orrs	r2, r3
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069b2:	3b01      	subs	r3, #1
 80069b4:	061b      	lsls	r3, r3, #24
 80069b6:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80069ba:	492c      	ldr	r1, [pc, #176]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80069bc:	4313      	orrs	r3, r2
 80069be:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80069c0:	4b2a      	ldr	r3, [pc, #168]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80069c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069c4:	4a29      	ldr	r2, [pc, #164]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80069c6:	f023 0310 	bic.w	r3, r3, #16
 80069ca:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069d0:	4a26      	ldr	r2, [pc, #152]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80069d2:	00db      	lsls	r3, r3, #3
 80069d4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80069d6:	4b25      	ldr	r3, [pc, #148]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80069d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069da:	4a24      	ldr	r2, [pc, #144]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80069dc:	f043 0310 	orr.w	r3, r3, #16
 80069e0:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 80069e2:	4b22      	ldr	r3, [pc, #136]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80069e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069e6:	f023 020c 	bic.w	r2, r3, #12
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069ee:	491f      	ldr	r1, [pc, #124]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80069f0:	4313      	orrs	r3, r2
 80069f2:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 80069f4:	4b1d      	ldr	r3, [pc, #116]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 80069f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069f8:	f023 0220 	bic.w	r2, r3, #32
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006a00:	491a      	ldr	r1, [pc, #104]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006a02:	4313      	orrs	r3, r2
 8006a04:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006a06:	4b19      	ldr	r3, [pc, #100]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006a08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a0a:	4a18      	ldr	r2, [pc, #96]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006a0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a10:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 8006a12:	4b16      	ldr	r3, [pc, #88]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	4a15      	ldr	r2, [pc, #84]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006a18:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006a1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a1e:	f7fc f973 	bl	8002d08 <HAL_GetTick>
 8006a22:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006a24:	e008      	b.n	8006a38 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8006a26:	f7fc f96f 	bl	8002d08 <HAL_GetTick>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	1ad3      	subs	r3, r2, r3
 8006a30:	2b02      	cmp	r3, #2
 8006a32:	d901      	bls.n	8006a38 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 8006a34:	2303      	movs	r3, #3
 8006a36:	e08d      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006a38:	4b0c      	ldr	r3, [pc, #48]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d0f0      	beq.n	8006a26 <HAL_RCC_OscConfig+0x736>
 8006a44:	e085      	b.n	8006b52 <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 8006a46:	4b09      	ldr	r3, [pc, #36]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a08      	ldr	r2, [pc, #32]	@ (8006a6c <HAL_RCC_OscConfig+0x77c>)
 8006a4c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006a50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a52:	f7fc f959 	bl	8002d08 <HAL_GetTick>
 8006a56:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006a58:	e00a      	b.n	8006a70 <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8006a5a:	f7fc f955 	bl	8002d08 <HAL_GetTick>
 8006a5e:	4602      	mov	r2, r0
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	1ad3      	subs	r3, r2, r3
 8006a64:	2b02      	cmp	r3, #2
 8006a66:	d903      	bls.n	8006a70 <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 8006a68:	2303      	movs	r3, #3
 8006a6a:	e073      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
 8006a6c:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8006a70:	4b3a      	ldr	r3, [pc, #232]	@ (8006b5c <HAL_RCC_OscConfig+0x86c>)
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d1ee      	bne.n	8006a5a <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8006a7c:	4b37      	ldr	r3, [pc, #220]	@ (8006b5c <HAL_RCC_OscConfig+0x86c>)
 8006a7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a80:	4a36      	ldr	r2, [pc, #216]	@ (8006b5c <HAL_RCC_OscConfig+0x86c>)
 8006a82:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8006a86:	f023 0303 	bic.w	r3, r3, #3
 8006a8a:	6293      	str	r3, [r2, #40]	@ 0x28
 8006a8c:	e061      	b.n	8006b52 <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8006a8e:	4b33      	ldr	r3, [pc, #204]	@ (8006b5c <HAL_RCC_OscConfig+0x86c>)
 8006a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a92:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8006a94:	4b31      	ldr	r3, [pc, #196]	@ (8006b5c <HAL_RCC_OscConfig+0x86c>)
 8006a96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006a98:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a9e:	2b01      	cmp	r3, #1
 8006aa0:	d031      	beq.n	8006b06 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	f003 0203 	and.w	r2, r3, #3
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006aac:	429a      	cmp	r2, r3
 8006aae:	d12a      	bne.n	8006b06 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8006ab0:	693b      	ldr	r3, [r7, #16]
 8006ab2:	0a1b      	lsrs	r3, r3, #8
 8006ab4:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d122      	bne.n	8006b06 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006aca:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8006acc:	429a      	cmp	r2, r3
 8006ace:	d11a      	bne.n	8006b06 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	0a5b      	lsrs	r3, r3, #9
 8006ad4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006adc:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d111      	bne.n	8006b06 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	0c1b      	lsrs	r3, r3, #16
 8006ae6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006aee:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8006af0:	429a      	cmp	r2, r3
 8006af2:	d108      	bne.n	8006b06 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	0e1b      	lsrs	r3, r3, #24
 8006af8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b00:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d001      	beq.n	8006b0a <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	e024      	b.n	8006b54 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006b0a:	4b14      	ldr	r3, [pc, #80]	@ (8006b5c <HAL_RCC_OscConfig+0x86c>)
 8006b0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b0e:	08db      	lsrs	r3, r3, #3
 8006b10:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8006b18:	429a      	cmp	r2, r3
 8006b1a:	d01a      	beq.n	8006b52 <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 8006b1c:	4b0f      	ldr	r3, [pc, #60]	@ (8006b5c <HAL_RCC_OscConfig+0x86c>)
 8006b1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b20:	4a0e      	ldr	r2, [pc, #56]	@ (8006b5c <HAL_RCC_OscConfig+0x86c>)
 8006b22:	f023 0310 	bic.w	r3, r3, #16
 8006b26:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b28:	f7fc f8ee 	bl	8002d08 <HAL_GetTick>
 8006b2c:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8006b2e:	bf00      	nop
 8006b30:	f7fc f8ea 	bl	8002d08 <HAL_GetTick>
 8006b34:	4602      	mov	r2, r0
 8006b36:	697b      	ldr	r3, [r7, #20]
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d0f9      	beq.n	8006b30 <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006b40:	4a06      	ldr	r2, [pc, #24]	@ (8006b5c <HAL_RCC_OscConfig+0x86c>)
 8006b42:	00db      	lsls	r3, r3, #3
 8006b44:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8006b46:	4b05      	ldr	r3, [pc, #20]	@ (8006b5c <HAL_RCC_OscConfig+0x86c>)
 8006b48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b4a:	4a04      	ldr	r2, [pc, #16]	@ (8006b5c <HAL_RCC_OscConfig+0x86c>)
 8006b4c:	f043 0310 	orr.w	r3, r3, #16
 8006b50:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 8006b52:	2300      	movs	r3, #0
}
 8006b54:	4618      	mov	r0, r3
 8006b56:	3720      	adds	r7, #32
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bd80      	pop	{r7, pc}
 8006b5c:	44020c00 	.word	0x44020c00

08006b60 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 8006b60:	b580      	push	{r7, lr}
 8006b62:	b084      	sub	sp, #16
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	6078      	str	r0, [r7, #4]
 8006b68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d101      	bne.n	8006b74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006b70:	2301      	movs	r3, #1
 8006b72:	e19e      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006b74:	4b83      	ldr	r3, [pc, #524]	@ (8006d84 <HAL_RCC_ClockConfig+0x224>)
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f003 030f 	and.w	r3, r3, #15
 8006b7c:	683a      	ldr	r2, [r7, #0]
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d910      	bls.n	8006ba4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b82:	4b80      	ldr	r3, [pc, #512]	@ (8006d84 <HAL_RCC_ClockConfig+0x224>)
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f023 020f 	bic.w	r2, r3, #15
 8006b8a:	497e      	ldr	r1, [pc, #504]	@ (8006d84 <HAL_RCC_ClockConfig+0x224>)
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b92:	4b7c      	ldr	r3, [pc, #496]	@ (8006d84 <HAL_RCC_ClockConfig+0x224>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f003 030f 	and.w	r3, r3, #15
 8006b9a:	683a      	ldr	r2, [r7, #0]
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d001      	beq.n	8006ba4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	e186      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f003 0310 	and.w	r3, r3, #16
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d012      	beq.n	8006bd6 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	695a      	ldr	r2, [r3, #20]
 8006bb4:	4b74      	ldr	r3, [pc, #464]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006bb6:	6a1b      	ldr	r3, [r3, #32]
 8006bb8:	0a1b      	lsrs	r3, r3, #8
 8006bba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d909      	bls.n	8006bd6 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8006bc2:	4b71      	ldr	r3, [pc, #452]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006bc4:	6a1b      	ldr	r3, [r3, #32]
 8006bc6:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	695b      	ldr	r3, [r3, #20]
 8006bce:	021b      	lsls	r3, r3, #8
 8006bd0:	496d      	ldr	r1, [pc, #436]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 0308 	and.w	r3, r3, #8
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d012      	beq.n	8006c08 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	691a      	ldr	r2, [r3, #16]
 8006be6:	4b68      	ldr	r3, [pc, #416]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006be8:	6a1b      	ldr	r3, [r3, #32]
 8006bea:	091b      	lsrs	r3, r3, #4
 8006bec:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006bf0:	429a      	cmp	r2, r3
 8006bf2:	d909      	bls.n	8006c08 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8006bf4:	4b64      	ldr	r3, [pc, #400]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006bf6:	6a1b      	ldr	r3, [r3, #32]
 8006bf8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	691b      	ldr	r3, [r3, #16]
 8006c00:	011b      	lsls	r3, r3, #4
 8006c02:	4961      	ldr	r1, [pc, #388]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006c04:	4313      	orrs	r3, r2
 8006c06:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0304 	and.w	r3, r3, #4
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d010      	beq.n	8006c36 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	68da      	ldr	r2, [r3, #12]
 8006c18:	4b5b      	ldr	r3, [pc, #364]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006c1a:	6a1b      	ldr	r3, [r3, #32]
 8006c1c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006c20:	429a      	cmp	r2, r3
 8006c22:	d908      	bls.n	8006c36 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8006c24:	4b58      	ldr	r3, [pc, #352]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006c26:	6a1b      	ldr	r3, [r3, #32]
 8006c28:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	68db      	ldr	r3, [r3, #12]
 8006c30:	4955      	ldr	r1, [pc, #340]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006c32:	4313      	orrs	r3, r2
 8006c34:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 0302 	and.w	r3, r3, #2
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d010      	beq.n	8006c64 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	689a      	ldr	r2, [r3, #8]
 8006c46:	4b50      	ldr	r3, [pc, #320]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006c48:	6a1b      	ldr	r3, [r3, #32]
 8006c4a:	f003 030f 	and.w	r3, r3, #15
 8006c4e:	429a      	cmp	r2, r3
 8006c50:	d908      	bls.n	8006c64 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8006c52:	4b4d      	ldr	r3, [pc, #308]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006c54:	6a1b      	ldr	r3, [r3, #32]
 8006c56:	f023 020f 	bic.w	r2, r3, #15
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	494a      	ldr	r1, [pc, #296]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006c60:	4313      	orrs	r3, r2
 8006c62:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f003 0301 	and.w	r3, r3, #1
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	f000 8093 	beq.w	8006d98 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	685b      	ldr	r3, [r3, #4]
 8006c76:	2b03      	cmp	r3, #3
 8006c78:	d107      	bne.n	8006c8a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8006c7a:	4b43      	ldr	r3, [pc, #268]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d121      	bne.n	8006cca <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	e113      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	685b      	ldr	r3, [r3, #4]
 8006c8e:	2b02      	cmp	r3, #2
 8006c90:	d107      	bne.n	8006ca2 <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006c92:	4b3d      	ldr	r3, [pc, #244]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d115      	bne.n	8006cca <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8006c9e:	2301      	movs	r3, #1
 8006ca0:	e107      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	2b01      	cmp	r3, #1
 8006ca8:	d107      	bne.n	8006cba <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8006caa:	4b37      	ldr	r3, [pc, #220]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d109      	bne.n	8006cca <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e0fb      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006cba:	4b33      	ldr	r3, [pc, #204]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f003 0302 	and.w	r3, r3, #2
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d101      	bne.n	8006cca <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	e0f3      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8006cca:	4b2f      	ldr	r3, [pc, #188]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006ccc:	69db      	ldr	r3, [r3, #28]
 8006cce:	f023 0203 	bic.w	r2, r3, #3
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	492c      	ldr	r1, [pc, #176]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006cdc:	f7fc f814 	bl	8002d08 <HAL_GetTick>
 8006ce0:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	2b03      	cmp	r3, #3
 8006ce8:	d112      	bne.n	8006d10 <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006cea:	e00a      	b.n	8006d02 <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006cec:	f7fc f80c 	bl	8002d08 <HAL_GetTick>
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	1ad3      	subs	r3, r2, r3
 8006cf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d901      	bls.n	8006d02 <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 8006cfe:	2303      	movs	r3, #3
 8006d00:	e0d7      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006d02:	4b21      	ldr	r3, [pc, #132]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006d04:	69db      	ldr	r3, [r3, #28]
 8006d06:	f003 0318 	and.w	r3, r3, #24
 8006d0a:	2b18      	cmp	r3, #24
 8006d0c:	d1ee      	bne.n	8006cec <HAL_RCC_ClockConfig+0x18c>
 8006d0e:	e043      	b.n	8006d98 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	2b02      	cmp	r3, #2
 8006d16:	d112      	bne.n	8006d3e <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006d18:	e00a      	b.n	8006d30 <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006d1a:	f7fb fff5 	bl	8002d08 <HAL_GetTick>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	1ad3      	subs	r3, r2, r3
 8006d24:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d901      	bls.n	8006d30 <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8006d2c:	2303      	movs	r3, #3
 8006d2e:	e0c0      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8006d30:	4b15      	ldr	r3, [pc, #84]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006d32:	69db      	ldr	r3, [r3, #28]
 8006d34:	f003 0318 	and.w	r3, r3, #24
 8006d38:	2b10      	cmp	r3, #16
 8006d3a:	d1ee      	bne.n	8006d1a <HAL_RCC_ClockConfig+0x1ba>
 8006d3c:	e02c      	b.n	8006d98 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	685b      	ldr	r3, [r3, #4]
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d122      	bne.n	8006d8c <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8006d46:	e00a      	b.n	8006d5e <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006d48:	f7fb ffde 	bl	8002d08 <HAL_GetTick>
 8006d4c:	4602      	mov	r2, r0
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	1ad3      	subs	r3, r2, r3
 8006d52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d901      	bls.n	8006d5e <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 8006d5a:	2303      	movs	r3, #3
 8006d5c:	e0a9      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 8006d5e:	4b0a      	ldr	r3, [pc, #40]	@ (8006d88 <HAL_RCC_ClockConfig+0x228>)
 8006d60:	69db      	ldr	r3, [r3, #28]
 8006d62:	f003 0318 	and.w	r3, r3, #24
 8006d66:	2b08      	cmp	r3, #8
 8006d68:	d1ee      	bne.n	8006d48 <HAL_RCC_ClockConfig+0x1e8>
 8006d6a:	e015      	b.n	8006d98 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8006d6c:	f7fb ffcc 	bl	8002d08 <HAL_GetTick>
 8006d70:	4602      	mov	r2, r0
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	1ad3      	subs	r3, r2, r3
 8006d76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006d7a:	4293      	cmp	r3, r2
 8006d7c:	d906      	bls.n	8006d8c <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 8006d7e:	2303      	movs	r3, #3
 8006d80:	e097      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x352>
 8006d82:	bf00      	nop
 8006d84:	40022000 	.word	0x40022000
 8006d88:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8006d8c:	4b4b      	ldr	r3, [pc, #300]	@ (8006ebc <HAL_RCC_ClockConfig+0x35c>)
 8006d8e:	69db      	ldr	r3, [r3, #28]
 8006d90:	f003 0318 	and.w	r3, r3, #24
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d1e9      	bne.n	8006d6c <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f003 0302 	and.w	r3, r3, #2
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d010      	beq.n	8006dc6 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	689a      	ldr	r2, [r3, #8]
 8006da8:	4b44      	ldr	r3, [pc, #272]	@ (8006ebc <HAL_RCC_ClockConfig+0x35c>)
 8006daa:	6a1b      	ldr	r3, [r3, #32]
 8006dac:	f003 030f 	and.w	r3, r3, #15
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d208      	bcs.n	8006dc6 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8006db4:	4b41      	ldr	r3, [pc, #260]	@ (8006ebc <HAL_RCC_ClockConfig+0x35c>)
 8006db6:	6a1b      	ldr	r3, [r3, #32]
 8006db8:	f023 020f 	bic.w	r2, r3, #15
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	689b      	ldr	r3, [r3, #8]
 8006dc0:	493e      	ldr	r1, [pc, #248]	@ (8006ebc <HAL_RCC_ClockConfig+0x35c>)
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006dc6:	4b3e      	ldr	r3, [pc, #248]	@ (8006ec0 <HAL_RCC_ClockConfig+0x360>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f003 030f 	and.w	r3, r3, #15
 8006dce:	683a      	ldr	r2, [r7, #0]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	d210      	bcs.n	8006df6 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006dd4:	4b3a      	ldr	r3, [pc, #232]	@ (8006ec0 <HAL_RCC_ClockConfig+0x360>)
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f023 020f 	bic.w	r2, r3, #15
 8006ddc:	4938      	ldr	r1, [pc, #224]	@ (8006ec0 <HAL_RCC_ClockConfig+0x360>)
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	4313      	orrs	r3, r2
 8006de2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006de4:	4b36      	ldr	r3, [pc, #216]	@ (8006ec0 <HAL_RCC_ClockConfig+0x360>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f003 030f 	and.w	r3, r3, #15
 8006dec:	683a      	ldr	r2, [r7, #0]
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d001      	beq.n	8006df6 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 8006df2:	2301      	movs	r3, #1
 8006df4:	e05d      	b.n	8006eb2 <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f003 0304 	and.w	r3, r3, #4
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d010      	beq.n	8006e24 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	68da      	ldr	r2, [r3, #12]
 8006e06:	4b2d      	ldr	r3, [pc, #180]	@ (8006ebc <HAL_RCC_ClockConfig+0x35c>)
 8006e08:	6a1b      	ldr	r3, [r3, #32]
 8006e0a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006e0e:	429a      	cmp	r2, r3
 8006e10:	d208      	bcs.n	8006e24 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 8006e12:	4b2a      	ldr	r3, [pc, #168]	@ (8006ebc <HAL_RCC_ClockConfig+0x35c>)
 8006e14:	6a1b      	ldr	r3, [r3, #32]
 8006e16:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	68db      	ldr	r3, [r3, #12]
 8006e1e:	4927      	ldr	r1, [pc, #156]	@ (8006ebc <HAL_RCC_ClockConfig+0x35c>)
 8006e20:	4313      	orrs	r3, r2
 8006e22:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f003 0308 	and.w	r3, r3, #8
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d012      	beq.n	8006e56 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	691a      	ldr	r2, [r3, #16]
 8006e34:	4b21      	ldr	r3, [pc, #132]	@ (8006ebc <HAL_RCC_ClockConfig+0x35c>)
 8006e36:	6a1b      	ldr	r3, [r3, #32]
 8006e38:	091b      	lsrs	r3, r3, #4
 8006e3a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006e3e:	429a      	cmp	r2, r3
 8006e40:	d209      	bcs.n	8006e56 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8006e42:	4b1e      	ldr	r3, [pc, #120]	@ (8006ebc <HAL_RCC_ClockConfig+0x35c>)
 8006e44:	6a1b      	ldr	r3, [r3, #32]
 8006e46:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	691b      	ldr	r3, [r3, #16]
 8006e4e:	011b      	lsls	r3, r3, #4
 8006e50:	491a      	ldr	r1, [pc, #104]	@ (8006ebc <HAL_RCC_ClockConfig+0x35c>)
 8006e52:	4313      	orrs	r3, r2
 8006e54:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f003 0310 	and.w	r3, r3, #16
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d012      	beq.n	8006e88 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	695a      	ldr	r2, [r3, #20]
 8006e66:	4b15      	ldr	r3, [pc, #84]	@ (8006ebc <HAL_RCC_ClockConfig+0x35c>)
 8006e68:	6a1b      	ldr	r3, [r3, #32]
 8006e6a:	0a1b      	lsrs	r3, r3, #8
 8006e6c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006e70:	429a      	cmp	r2, r3
 8006e72:	d209      	bcs.n	8006e88 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8006e74:	4b11      	ldr	r3, [pc, #68]	@ (8006ebc <HAL_RCC_ClockConfig+0x35c>)
 8006e76:	6a1b      	ldr	r3, [r3, #32]
 8006e78:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	695b      	ldr	r3, [r3, #20]
 8006e80:	021b      	lsls	r3, r3, #8
 8006e82:	490e      	ldr	r1, [pc, #56]	@ (8006ebc <HAL_RCC_ClockConfig+0x35c>)
 8006e84:	4313      	orrs	r3, r2
 8006e86:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8006e88:	f000 f822 	bl	8006ed0 <HAL_RCC_GetSysClockFreq>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	4b0b      	ldr	r3, [pc, #44]	@ (8006ebc <HAL_RCC_ClockConfig+0x35c>)
 8006e90:	6a1b      	ldr	r3, [r3, #32]
 8006e92:	f003 030f 	and.w	r3, r3, #15
 8006e96:	490b      	ldr	r1, [pc, #44]	@ (8006ec4 <HAL_RCC_ClockConfig+0x364>)
 8006e98:	5ccb      	ldrb	r3, [r1, r3]
 8006e9a:	fa22 f303 	lsr.w	r3, r2, r3
 8006e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8006ec8 <HAL_RCC_ClockConfig+0x368>)
 8006ea0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8006ea2:	4b0a      	ldr	r3, [pc, #40]	@ (8006ecc <HAL_RCC_ClockConfig+0x36c>)
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4618      	mov	r0, r3
 8006ea8:	f7fb fea4 	bl	8002bf4 <HAL_InitTick>
 8006eac:	4603      	mov	r3, r0
 8006eae:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8006eb0:	7afb      	ldrb	r3, [r7, #11]
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3710      	adds	r7, #16
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	44020c00 	.word	0x44020c00
 8006ec0:	40022000 	.word	0x40022000
 8006ec4:	08013584 	.word	0x08013584
 8006ec8:	20000004 	.word	0x20000004
 8006ecc:	20000008 	.word	0x20000008

08006ed0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	b089      	sub	sp, #36	@ 0x24
 8006ed4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8006ed6:	4b8c      	ldr	r3, [pc, #560]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 8006ed8:	69db      	ldr	r3, [r3, #28]
 8006eda:	f003 0318 	and.w	r3, r3, #24
 8006ede:	2b08      	cmp	r3, #8
 8006ee0:	d102      	bne.n	8006ee8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8006ee2:	4b8a      	ldr	r3, [pc, #552]	@ (800710c <HAL_RCC_GetSysClockFreq+0x23c>)
 8006ee4:	61fb      	str	r3, [r7, #28]
 8006ee6:	e107      	b.n	80070f8 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006ee8:	4b87      	ldr	r3, [pc, #540]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 8006eea:	69db      	ldr	r3, [r3, #28]
 8006eec:	f003 0318 	and.w	r3, r3, #24
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d112      	bne.n	8006f1a <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8006ef4:	4b84      	ldr	r3, [pc, #528]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f003 0320 	and.w	r3, r3, #32
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d009      	beq.n	8006f14 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006f00:	4b81      	ldr	r3, [pc, #516]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	08db      	lsrs	r3, r3, #3
 8006f06:	f003 0303 	and.w	r3, r3, #3
 8006f0a:	4a81      	ldr	r2, [pc, #516]	@ (8007110 <HAL_RCC_GetSysClockFreq+0x240>)
 8006f0c:	fa22 f303 	lsr.w	r3, r2, r3
 8006f10:	61fb      	str	r3, [r7, #28]
 8006f12:	e0f1      	b.n	80070f8 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 8006f14:	4b7e      	ldr	r3, [pc, #504]	@ (8007110 <HAL_RCC_GetSysClockFreq+0x240>)
 8006f16:	61fb      	str	r3, [r7, #28]
 8006f18:	e0ee      	b.n	80070f8 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006f1a:	4b7b      	ldr	r3, [pc, #492]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 8006f1c:	69db      	ldr	r3, [r3, #28]
 8006f1e:	f003 0318 	and.w	r3, r3, #24
 8006f22:	2b10      	cmp	r3, #16
 8006f24:	d102      	bne.n	8006f2c <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006f26:	4b7b      	ldr	r3, [pc, #492]	@ (8007114 <HAL_RCC_GetSysClockFreq+0x244>)
 8006f28:	61fb      	str	r3, [r7, #28]
 8006f2a:	e0e5      	b.n	80070f8 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006f2c:	4b76      	ldr	r3, [pc, #472]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 8006f2e:	69db      	ldr	r3, [r3, #28]
 8006f30:	f003 0318 	and.w	r3, r3, #24
 8006f34:	2b18      	cmp	r3, #24
 8006f36:	f040 80dd 	bne.w	80070f4 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8006f3a:	4b73      	ldr	r3, [pc, #460]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 8006f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f3e:	f003 0303 	and.w	r3, r3, #3
 8006f42:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 8006f44:	4b70      	ldr	r3, [pc, #448]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 8006f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f48:	0a1b      	lsrs	r3, r3, #8
 8006f4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006f4e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8006f50:	4b6d      	ldr	r3, [pc, #436]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 8006f52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f54:	091b      	lsrs	r3, r3, #4
 8006f56:	f003 0301 	and.w	r3, r3, #1
 8006f5a:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8006f5c:	4b6a      	ldr	r3, [pc, #424]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 8006f5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 8006f60:	08db      	lsrs	r3, r3, #3
 8006f62:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 8006f66:	68fa      	ldr	r2, [r7, #12]
 8006f68:	fb02 f303 	mul.w	r3, r2, r3
 8006f6c:	ee07 3a90 	vmov	s15, r3
 8006f70:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006f74:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	f000 80b7 	beq.w	80070ee <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	2b01      	cmp	r3, #1
 8006f84:	d003      	beq.n	8006f8e <HAL_RCC_GetSysClockFreq+0xbe>
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	2b03      	cmp	r3, #3
 8006f8a:	d056      	beq.n	800703a <HAL_RCC_GetSysClockFreq+0x16a>
 8006f8c:	e077      	b.n	800707e <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8006f8e:	4b5e      	ldr	r3, [pc, #376]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	f003 0320 	and.w	r3, r3, #32
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d02d      	beq.n	8006ff6 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006f9a:	4b5b      	ldr	r3, [pc, #364]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	08db      	lsrs	r3, r3, #3
 8006fa0:	f003 0303 	and.w	r3, r3, #3
 8006fa4:	4a5a      	ldr	r2, [pc, #360]	@ (8007110 <HAL_RCC_GetSysClockFreq+0x240>)
 8006fa6:	fa22 f303 	lsr.w	r3, r2, r3
 8006faa:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	ee07 3a90 	vmov	s15, r3
 8006fb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	ee07 3a90 	vmov	s15, r3
 8006fbc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006fc0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006fc4:	4b50      	ldr	r3, [pc, #320]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 8006fc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006fcc:	ee07 3a90 	vmov	s15, r3
 8006fd0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fd4:	ed97 6a02 	vldr	s12, [r7, #8]
 8006fd8:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 8007118 <HAL_RCC_GetSysClockFreq+0x248>
 8006fdc:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006fe0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8006fe4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006fe8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006fec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006ff0:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8006ff4:	e065      	b.n	80070c2 <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	ee07 3a90 	vmov	s15, r3
 8006ffc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007000:	eddf 6a46 	vldr	s13, [pc, #280]	@ 800711c <HAL_RCC_GetSysClockFreq+0x24c>
 8007004:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007008:	4b3f      	ldr	r3, [pc, #252]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 800700a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800700c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007010:	ee07 3a90 	vmov	s15, r3
 8007014:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8007018:	ed97 6a02 	vldr	s12, [r7, #8]
 800701c:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8007118 <HAL_RCC_GetSysClockFreq+0x248>
 8007020:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007024:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 8007028:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800702c:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007030:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007034:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 8007038:	e043      	b.n	80070c2 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800703a:	693b      	ldr	r3, [r7, #16]
 800703c:	ee07 3a90 	vmov	s15, r3
 8007040:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007044:	eddf 6a36 	vldr	s13, [pc, #216]	@ 8007120 <HAL_RCC_GetSysClockFreq+0x250>
 8007048:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800704c:	4b2e      	ldr	r3, [pc, #184]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 800704e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007050:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007054:	ee07 3a90 	vmov	s15, r3
 8007058:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800705c:	ed97 6a02 	vldr	s12, [r7, #8]
 8007060:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 8007118 <HAL_RCC_GetSysClockFreq+0x248>
 8007064:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007068:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800706c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007070:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8007074:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007078:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 800707c:	e021      	b.n	80070c2 <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	ee07 3a90 	vmov	s15, r3
 8007084:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007088:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007124 <HAL_RCC_GetSysClockFreq+0x254>
 800708c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007090:	4b1d      	ldr	r3, [pc, #116]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 8007092:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007094:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007098:	ee07 3a90 	vmov	s15, r3
 800709c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80070a0:	ed97 6a02 	vldr	s12, [r7, #8]
 80070a4:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 8007118 <HAL_RCC_GetSysClockFreq+0x248>
 80070a8:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80070ac:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80070b0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80070b4:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80070b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80070bc:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80070c0:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 80070c2:	4b11      	ldr	r3, [pc, #68]	@ (8007108 <HAL_RCC_GetSysClockFreq+0x238>)
 80070c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070c6:	0a5b      	lsrs	r3, r3, #9
 80070c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80070cc:	3301      	adds	r3, #1
 80070ce:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	ee07 3a90 	vmov	s15, r3
 80070d6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80070da:	edd7 6a06 	vldr	s13, [r7, #24]
 80070de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80070e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80070e6:	ee17 3a90 	vmov	r3, s15
 80070ea:	61fb      	str	r3, [r7, #28]
 80070ec:	e004      	b.n	80070f8 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 80070ee:	2300      	movs	r3, #0
 80070f0:	61fb      	str	r3, [r7, #28]
 80070f2:	e001      	b.n	80070f8 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 80070f4:	4b06      	ldr	r3, [pc, #24]	@ (8007110 <HAL_RCC_GetSysClockFreq+0x240>)
 80070f6:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 80070f8:	69fb      	ldr	r3, [r7, #28]
}
 80070fa:	4618      	mov	r0, r3
 80070fc:	3724      	adds	r7, #36	@ 0x24
 80070fe:	46bd      	mov	sp, r7
 8007100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007104:	4770      	bx	lr
 8007106:	bf00      	nop
 8007108:	44020c00 	.word	0x44020c00
 800710c:	003d0900 	.word	0x003d0900
 8007110:	03d09000 	.word	0x03d09000
 8007114:	017d7840 	.word	0x017d7840
 8007118:	46000000 	.word	0x46000000
 800711c:	4c742400 	.word	0x4c742400
 8007120:	4bbebc20 	.word	0x4bbebc20
 8007124:	4a742400 	.word	0x4a742400

08007128 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800712c:	f7ff fed0 	bl	8006ed0 <HAL_RCC_GetSysClockFreq>
 8007130:	4602      	mov	r2, r0
 8007132:	4b08      	ldr	r3, [pc, #32]	@ (8007154 <HAL_RCC_GetHCLKFreq+0x2c>)
 8007134:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 8007136:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 800713a:	4907      	ldr	r1, [pc, #28]	@ (8007158 <HAL_RCC_GetHCLKFreq+0x30>)
 800713c:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 800713e:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 8007142:	fa22 f303 	lsr.w	r3, r2, r3
 8007146:	4a05      	ldr	r2, [pc, #20]	@ (800715c <HAL_RCC_GetHCLKFreq+0x34>)
 8007148:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 800714a:	4b04      	ldr	r3, [pc, #16]	@ (800715c <HAL_RCC_GetHCLKFreq+0x34>)
 800714c:	681b      	ldr	r3, [r3, #0]
}
 800714e:	4618      	mov	r0, r3
 8007150:	bd80      	pop	{r7, pc}
 8007152:	bf00      	nop
 8007154:	44020c00 	.word	0x44020c00
 8007158:	08013584 	.word	0x08013584
 800715c:	20000004 	.word	0x20000004

08007160 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 8007164:	f7ff ffe0 	bl	8007128 <HAL_RCC_GetHCLKFreq>
 8007168:	4602      	mov	r2, r0
 800716a:	4b06      	ldr	r3, [pc, #24]	@ (8007184 <HAL_RCC_GetPCLK1Freq+0x24>)
 800716c:	6a1b      	ldr	r3, [r3, #32]
 800716e:	091b      	lsrs	r3, r3, #4
 8007170:	f003 0307 	and.w	r3, r3, #7
 8007174:	4904      	ldr	r1, [pc, #16]	@ (8007188 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007176:	5ccb      	ldrb	r3, [r1, r3]
 8007178:	f003 031f 	and.w	r3, r3, #31
 800717c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007180:	4618      	mov	r0, r3
 8007182:	bd80      	pop	{r7, pc}
 8007184:	44020c00 	.word	0x44020c00
 8007188:	08013594 	.word	0x08013594

0800718c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8007190:	f7ff ffca 	bl	8007128 <HAL_RCC_GetHCLKFreq>
 8007194:	4602      	mov	r2, r0
 8007196:	4b06      	ldr	r3, [pc, #24]	@ (80071b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007198:	6a1b      	ldr	r3, [r3, #32]
 800719a:	0a1b      	lsrs	r3, r3, #8
 800719c:	f003 0307 	and.w	r3, r3, #7
 80071a0:	4904      	ldr	r1, [pc, #16]	@ (80071b4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80071a2:	5ccb      	ldrb	r3, [r1, r3]
 80071a4:	f003 031f 	and.w	r3, r3, #31
 80071a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	bd80      	pop	{r7, pc}
 80071b0:	44020c00 	.word	0x44020c00
 80071b4:	08013594 	.word	0x08013594

080071b8 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80071b8:	b580      	push	{r7, lr}
 80071ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 80071bc:	f7ff ffb4 	bl	8007128 <HAL_RCC_GetHCLKFreq>
 80071c0:	4602      	mov	r2, r0
 80071c2:	4b06      	ldr	r3, [pc, #24]	@ (80071dc <HAL_RCC_GetPCLK3Freq+0x24>)
 80071c4:	6a1b      	ldr	r3, [r3, #32]
 80071c6:	0b1b      	lsrs	r3, r3, #12
 80071c8:	f003 0307 	and.w	r3, r3, #7
 80071cc:	4904      	ldr	r1, [pc, #16]	@ (80071e0 <HAL_RCC_GetPCLK3Freq+0x28>)
 80071ce:	5ccb      	ldrb	r3, [r1, r3]
 80071d0:	f003 031f 	and.w	r3, r3, #31
 80071d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071d8:	4618      	mov	r0, r3
 80071da:	bd80      	pop	{r7, pc}
 80071dc:	44020c00 	.word	0x44020c00
 80071e0:	08013594 	.word	0x08013594

080071e4 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 80071e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80071e8:	b0d6      	sub	sp, #344	@ 0x158
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80071f0:	2300      	movs	r3, #0
 80071f2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80071f6:	2300      	movs	r3, #0
 80071f8:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80071fc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007204:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8007208:	2500      	movs	r5, #0
 800720a:	ea54 0305 	orrs.w	r3, r4, r5
 800720e:	d00b      	beq.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8007210:	4bcd      	ldr	r3, [pc, #820]	@ (8007548 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007212:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8007216:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 800721a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800721e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007220:	4ac9      	ldr	r2, [pc, #804]	@ (8007548 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8007222:	430b      	orrs	r3, r1
 8007224:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007228:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800722c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007230:	f002 0801 	and.w	r8, r2, #1
 8007234:	f04f 0900 	mov.w	r9, #0
 8007238:	ea58 0309 	orrs.w	r3, r8, r9
 800723c:	d042      	beq.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 800723e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007244:	2b05      	cmp	r3, #5
 8007246:	d823      	bhi.n	8007290 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8007248:	a201      	add	r2, pc, #4	@ (adr r2, 8007250 <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 800724a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800724e:	bf00      	nop
 8007250:	08007299 	.word	0x08007299
 8007254:	08007269 	.word	0x08007269
 8007258:	0800727d 	.word	0x0800727d
 800725c:	08007299 	.word	0x08007299
 8007260:	08007299 	.word	0x08007299
 8007264:	08007299 	.word	0x08007299
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007268:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800726c:	3308      	adds	r3, #8
 800726e:	4618      	mov	r0, r3
 8007270:	f004 fe68 	bl	800bf44 <RCCEx_PLL2_Config>
 8007274:	4603      	mov	r3, r0
 8007276:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART1 clock source config set later after clock selection check */
        break;
 800727a:	e00e      	b.n	800729a <HAL_RCCEx_PeriphCLKConfig+0xb6>
#if defined(RCC_USART1CLKSOURCE_PLL3Q)
      case RCC_USART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800727c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007280:	3330      	adds	r3, #48	@ 0x30
 8007282:	4618      	mov	r0, r3
 8007284:	f004 fef6 	bl	800c074 <RCCEx_PLL3_Config>
 8007288:	4603      	mov	r3, r0
 800728a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART1 clock source config set later after clock selection check */
        break;
 800728e:	e004      	b.n	800729a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007290:	2301      	movs	r3, #1
 8007292:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007296:	e000      	b.n	800729a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        break;
 8007298:	bf00      	nop
    }

    if (ret == HAL_OK)
 800729a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800729e:	2b00      	cmp	r3, #0
 80072a0:	d10c      	bne.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0xd8>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 80072a2:	4ba9      	ldr	r3, [pc, #676]	@ (8007548 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80072a4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80072a8:	f023 0107 	bic.w	r1, r3, #7
 80072ac:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80072b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072b2:	4aa5      	ldr	r2, [pc, #660]	@ (8007548 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80072b4:	430b      	orrs	r3, r1
 80072b6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80072ba:	e003      	b.n	80072c4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80072bc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80072c0:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80072c4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80072c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072cc:	f002 0a02 	and.w	sl, r2, #2
 80072d0:	f04f 0b00 	mov.w	fp, #0
 80072d4:	ea5a 030b 	orrs.w	r3, sl, fp
 80072d8:	f000 8088 	beq.w	80073ec <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 80072dc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80072e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072e2:	2b28      	cmp	r3, #40	@ 0x28
 80072e4:	d868      	bhi.n	80073b8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80072e6:	a201      	add	r2, pc, #4	@ (adr r2, 80072ec <HAL_RCCEx_PeriphCLKConfig+0x108>)
 80072e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072ec:	080073c1 	.word	0x080073c1
 80072f0:	080073b9 	.word	0x080073b9
 80072f4:	080073b9 	.word	0x080073b9
 80072f8:	080073b9 	.word	0x080073b9
 80072fc:	080073b9 	.word	0x080073b9
 8007300:	080073b9 	.word	0x080073b9
 8007304:	080073b9 	.word	0x080073b9
 8007308:	080073b9 	.word	0x080073b9
 800730c:	08007391 	.word	0x08007391
 8007310:	080073b9 	.word	0x080073b9
 8007314:	080073b9 	.word	0x080073b9
 8007318:	080073b9 	.word	0x080073b9
 800731c:	080073b9 	.word	0x080073b9
 8007320:	080073b9 	.word	0x080073b9
 8007324:	080073b9 	.word	0x080073b9
 8007328:	080073b9 	.word	0x080073b9
 800732c:	080073a5 	.word	0x080073a5
 8007330:	080073b9 	.word	0x080073b9
 8007334:	080073b9 	.word	0x080073b9
 8007338:	080073b9 	.word	0x080073b9
 800733c:	080073b9 	.word	0x080073b9
 8007340:	080073b9 	.word	0x080073b9
 8007344:	080073b9 	.word	0x080073b9
 8007348:	080073b9 	.word	0x080073b9
 800734c:	080073c1 	.word	0x080073c1
 8007350:	080073b9 	.word	0x080073b9
 8007354:	080073b9 	.word	0x080073b9
 8007358:	080073b9 	.word	0x080073b9
 800735c:	080073b9 	.word	0x080073b9
 8007360:	080073b9 	.word	0x080073b9
 8007364:	080073b9 	.word	0x080073b9
 8007368:	080073b9 	.word	0x080073b9
 800736c:	080073c1 	.word	0x080073c1
 8007370:	080073b9 	.word	0x080073b9
 8007374:	080073b9 	.word	0x080073b9
 8007378:	080073b9 	.word	0x080073b9
 800737c:	080073b9 	.word	0x080073b9
 8007380:	080073b9 	.word	0x080073b9
 8007384:	080073b9 	.word	0x080073b9
 8007388:	080073b9 	.word	0x080073b9
 800738c:	080073c1 	.word	0x080073c1
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007390:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007394:	3308      	adds	r3, #8
 8007396:	4618      	mov	r0, r3
 8007398:	f004 fdd4 	bl	800bf44 <RCCEx_PLL2_Config>
 800739c:	4603      	mov	r3, r0
 800739e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART2 clock source config set later after clock selection check */
        break;
 80073a2:	e00e      	b.n	80073c2 <HAL_RCCEx_PeriphCLKConfig+0x1de>

#if defined(RCC_USART2CLKSOURCE_PLL3Q)
      case RCC_USART2CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART2*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80073a4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80073a8:	3330      	adds	r3, #48	@ 0x30
 80073aa:	4618      	mov	r0, r3
 80073ac:	f004 fe62 	bl	800c074 <RCCEx_PLL3_Config>
 80073b0:	4603      	mov	r3, r0
 80073b2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART2 clock source config set later after clock selection check */
        break;
 80073b6:	e004      	b.n	80073c2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80073b8:	2301      	movs	r3, #1
 80073ba:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80073be:	e000      	b.n	80073c2 <HAL_RCCEx_PeriphCLKConfig+0x1de>
        break;
 80073c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80073c2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d10c      	bne.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80073ca:	4b5f      	ldr	r3, [pc, #380]	@ (8007548 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80073cc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80073d0:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80073d4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80073d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073da:	4a5b      	ldr	r2, [pc, #364]	@ (8007548 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80073dc:	430b      	orrs	r3, r1
 80073de:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80073e2:	e003      	b.n	80073ec <HAL_RCCEx_PeriphCLKConfig+0x208>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073e4:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80073e8:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80073ec:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80073f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f4:	f002 0304 	and.w	r3, r2, #4
 80073f8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 80073fc:	2300      	movs	r3, #0
 80073fe:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8007402:	e9d7 124e 	ldrd	r1, r2, [r7, #312]	@ 0x138
 8007406:	460b      	mov	r3, r1
 8007408:	4313      	orrs	r3, r2
 800740a:	d04e      	beq.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0x2c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 800740c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007410:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007412:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8007416:	d02c      	beq.n	8007472 <HAL_RCCEx_PeriphCLKConfig+0x28e>
 8007418:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800741c:	d825      	bhi.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800741e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007422:	d028      	beq.n	8007476 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8007424:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007428:	d81f      	bhi.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800742a:	2bc0      	cmp	r3, #192	@ 0xc0
 800742c:	d025      	beq.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x296>
 800742e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007430:	d81b      	bhi.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x286>
 8007432:	2b80      	cmp	r3, #128	@ 0x80
 8007434:	d00f      	beq.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8007436:	2b80      	cmp	r3, #128	@ 0x80
 8007438:	d817      	bhi.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x286>
 800743a:	2b00      	cmp	r3, #0
 800743c:	d01f      	beq.n	800747e <HAL_RCCEx_PeriphCLKConfig+0x29a>
 800743e:	2b40      	cmp	r3, #64	@ 0x40
 8007440:	d113      	bne.n	800746a <HAL_RCCEx_PeriphCLKConfig+0x286>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007442:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007446:	3308      	adds	r3, #8
 8007448:	4618      	mov	r0, r3
 800744a:	f004 fd7b 	bl	800bf44 <RCCEx_PLL2_Config>
 800744e:	4603      	mov	r3, r0
 8007450:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART3 clock source config set later after clock selection check */
        break;
 8007454:	e014      	b.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x29c>

#if defined(RCC_USART3CLKSOURCE_PLL3Q)
      case RCC_USART3CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART3*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007456:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800745a:	3330      	adds	r3, #48	@ 0x30
 800745c:	4618      	mov	r0, r3
 800745e:	f004 fe09 	bl	800c074 <RCCEx_PLL3_Config>
 8007462:	4603      	mov	r3, r0
 8007464:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART3 clock source config set later after clock selection check */
        break;
 8007468:	e00a      	b.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x29c>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800746a:	2301      	movs	r3, #1
 800746c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007470:	e006      	b.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8007472:	bf00      	nop
 8007474:	e004      	b.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 8007476:	bf00      	nop
 8007478:	e002      	b.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800747a:	bf00      	nop
 800747c:	e000      	b.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        break;
 800747e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007480:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007484:	2b00      	cmp	r3, #0
 8007486:	d10c      	bne.n	80074a2 <HAL_RCCEx_PeriphCLKConfig+0x2be>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8007488:	4b2f      	ldr	r3, [pc, #188]	@ (8007548 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800748a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800748e:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8007492:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007496:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007498:	4a2b      	ldr	r2, [pc, #172]	@ (8007548 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800749a:	430b      	orrs	r3, r1
 800749c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80074a0:	e003      	b.n	80074aa <HAL_RCCEx_PeriphCLKConfig+0x2c6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80074a2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80074a6:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80074aa:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80074ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074b2:	f002 0308 	and.w	r3, r2, #8
 80074b6:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 80074ba:	2300      	movs	r3, #0
 80074bc:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 80074c0:	e9d7 124c 	ldrd	r1, r2, [r7, #304]	@ 0x130
 80074c4:	460b      	mov	r3, r1
 80074c6:	4313      	orrs	r3, r2
 80074c8:	d056      	beq.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    switch (pPeriphClkInit->Uart4ClockSelection)
 80074ca:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80074ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80074d0:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80074d4:	d031      	beq.n	800753a <HAL_RCCEx_PeriphCLKConfig+0x356>
 80074d6:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 80074da:	d82a      	bhi.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80074dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074e0:	d02d      	beq.n	800753e <HAL_RCCEx_PeriphCLKConfig+0x35a>
 80074e2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80074e6:	d824      	bhi.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80074e8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80074ec:	d029      	beq.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x35e>
 80074ee:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80074f2:	d81e      	bhi.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80074f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074f8:	d011      	beq.n	800751e <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80074fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80074fe:	d818      	bhi.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 8007500:	2b00      	cmp	r3, #0
 8007502:	d023      	beq.n	800754c <HAL_RCCEx_PeriphCLKConfig+0x368>
 8007504:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007508:	d113      	bne.n	8007532 <HAL_RCCEx_PeriphCLKConfig+0x34e>
        /* UART4 clock source config set later after clock selection check */
        break;

      case RCC_UART4CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART4*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800750a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800750e:	3308      	adds	r3, #8
 8007510:	4618      	mov	r0, r3
 8007512:	f004 fd17 	bl	800bf44 <RCCEx_PLL2_Config>
 8007516:	4603      	mov	r3, r0
 8007518:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART4 clock source config set later after clock selection check */
        break;
 800751c:	e017      	b.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x36a>

      case RCC_UART4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART4*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800751e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007522:	3330      	adds	r3, #48	@ 0x30
 8007524:	4618      	mov	r0, r3
 8007526:	f004 fda5 	bl	800c074 <RCCEx_PLL3_Config>
 800752a:	4603      	mov	r3, r0
 800752c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART4 clock source config set later after clock selection check */
        break;
 8007530:	e00d      	b.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x36a>
      case RCC_UART4CLKSOURCE_LSE:      /* LSE clock is used as source of UART4 clock*/
        /* UART4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007538:	e009      	b.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800753a:	bf00      	nop
 800753c:	e007      	b.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 800753e:	bf00      	nop
 8007540:	e005      	b.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x36a>
        break;
 8007542:	bf00      	nop
 8007544:	e003      	b.n	800754e <HAL_RCCEx_PeriphCLKConfig+0x36a>
 8007546:	bf00      	nop
 8007548:	44020c00 	.word	0x44020c00
        break;
 800754c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800754e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007552:	2b00      	cmp	r3, #0
 8007554:	d10c      	bne.n	8007570 <HAL_RCCEx_PeriphCLKConfig+0x38c>
    {
      /* Set the source of UART4 clock*/
      __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8007556:	4bbb      	ldr	r3, [pc, #748]	@ (8007844 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8007558:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800755c:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8007560:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007564:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007566:	4ab7      	ldr	r2, [pc, #732]	@ (8007844 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8007568:	430b      	orrs	r3, r1
 800756a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800756e:	e003      	b.n	8007578 <HAL_RCCEx_PeriphCLKConfig+0x394>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007570:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007574:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART4 */

#if defined(UART5)
  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007578:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800757c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007580:	f002 0310 	and.w	r3, r2, #16
 8007584:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8007588:	2300      	movs	r3, #0
 800758a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 800758e:	e9d7 124a 	ldrd	r1, r2, [r7, #296]	@ 0x128
 8007592:	460b      	mov	r3, r1
 8007594:	4313      	orrs	r3, r2
 8007596:	d053      	beq.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x45c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    switch (pPeriphClkInit->Uart5ClockSelection)
 8007598:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800759c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800759e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80075a2:	d031      	beq.n	8007608 <HAL_RCCEx_PeriphCLKConfig+0x424>
 80075a4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80075a8:	d82a      	bhi.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80075aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80075ae:	d02d      	beq.n	800760c <HAL_RCCEx_PeriphCLKConfig+0x428>
 80075b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80075b4:	d824      	bhi.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80075b6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80075ba:	d029      	beq.n	8007610 <HAL_RCCEx_PeriphCLKConfig+0x42c>
 80075bc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80075c0:	d81e      	bhi.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80075c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075c6:	d011      	beq.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x408>
 80075c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80075cc:	d818      	bhi.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0x41c>
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d020      	beq.n	8007614 <HAL_RCCEx_PeriphCLKConfig+0x430>
 80075d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80075d6:	d113      	bne.n	8007600 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        /* UART5 clock source config set later after clock selection check */
        break;

      case RCC_UART5CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART5*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80075d8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80075dc:	3308      	adds	r3, #8
 80075de:	4618      	mov	r0, r3
 80075e0:	f004 fcb0 	bl	800bf44 <RCCEx_PLL2_Config>
 80075e4:	4603      	mov	r3, r0
 80075e6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART5 clock source config set later after clock selection check */
        break;
 80075ea:	e014      	b.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0x432>

      case RCC_UART5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART5*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80075ec:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80075f0:	3330      	adds	r3, #48	@ 0x30
 80075f2:	4618      	mov	r0, r3
 80075f4:	f004 fd3e 	bl	800c074 <RCCEx_PLL3_Config>
 80075f8:	4603      	mov	r3, r0
 80075fa:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART5 clock source config set later after clock selection check */
        break;
 80075fe:	e00a      	b.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_UART5CLKSOURCE_LSE:      /* LSE clock is used as source of UART5 clock*/
        /* UART5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007600:	2301      	movs	r3, #1
 8007602:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007606:	e006      	b.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8007608:	bf00      	nop
 800760a:	e004      	b.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 800760c:	bf00      	nop
 800760e:	e002      	b.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8007610:	bf00      	nop
 8007612:	e000      	b.n	8007616 <HAL_RCCEx_PeriphCLKConfig+0x432>
        break;
 8007614:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007616:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800761a:	2b00      	cmp	r3, #0
 800761c:	d10c      	bne.n	8007638 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of UART5 clock*/
      __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 800761e:	4b89      	ldr	r3, [pc, #548]	@ (8007844 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8007620:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007624:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007628:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800762c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800762e:	4a85      	ldr	r2, [pc, #532]	@ (8007844 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 8007630:	430b      	orrs	r3, r1
 8007632:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007636:	e003      	b.n	8007640 <HAL_RCCEx_PeriphCLKConfig+0x45c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007638:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800763c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART5 */

#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007640:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007648:	f002 0320 	and.w	r3, r2, #32
 800764c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8007650:	2300      	movs	r3, #0
 8007652:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8007656:	e9d7 1248 	ldrd	r1, r2, [r7, #288]	@ 0x120
 800765a:	460b      	mov	r3, r1
 800765c:	4313      	orrs	r3, r2
 800765e:	d053      	beq.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    switch (pPeriphClkInit->Usart6ClockSelection)
 8007660:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007664:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007666:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800766a:	d031      	beq.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>
 800766c:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8007670:	d82a      	bhi.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8007672:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007676:	d02d      	beq.n	80076d4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8007678:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800767c:	d824      	bhi.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800767e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007682:	d029      	beq.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x4f4>
 8007684:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8007688:	d81e      	bhi.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 800768a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800768e:	d011      	beq.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 8007690:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007694:	d818      	bhi.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
 8007696:	2b00      	cmp	r3, #0
 8007698:	d020      	beq.n	80076dc <HAL_RCCEx_PeriphCLKConfig+0x4f8>
 800769a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800769e:	d113      	bne.n	80076c8 <HAL_RCCEx_PeriphCLKConfig+0x4e4>
        /* USART6 clock source config set later after clock selection check */
        break;

      case RCC_USART6CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART6*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80076a0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80076a4:	3308      	adds	r3, #8
 80076a6:	4618      	mov	r0, r3
 80076a8:	f004 fc4c 	bl	800bf44 <RCCEx_PLL2_Config>
 80076ac:	4603      	mov	r3, r0
 80076ae:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART6 clock source config set later after clock selection check */
        break;
 80076b2:	e014      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x4fa>

      case RCC_USART6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART6*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80076b4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80076b8:	3330      	adds	r3, #48	@ 0x30
 80076ba:	4618      	mov	r0, r3
 80076bc:	f004 fcda 	bl	800c074 <RCCEx_PLL3_Config>
 80076c0:	4603      	mov	r3, r0
 80076c2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART6 clock source config set later after clock selection check */
        break;
 80076c6:	e00a      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x4fa>
      case RCC_USART6CLKSOURCE_LSE:      /* LSE clock is used as source of USART6 clock*/
        /* USART6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80076c8:	2301      	movs	r3, #1
 80076ca:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80076ce:	e006      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80076d0:	bf00      	nop
 80076d2:	e004      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80076d4:	bf00      	nop
 80076d6:	e002      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80076d8:	bf00      	nop
 80076da:	e000      	b.n	80076de <HAL_RCCEx_PeriphCLKConfig+0x4fa>
        break;
 80076dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80076de:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d10c      	bne.n	8007700 <HAL_RCCEx_PeriphCLKConfig+0x51c>
    {
      /* Set the source of USART6 clock*/
      __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 80076e6:	4b57      	ldr	r3, [pc, #348]	@ (8007844 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80076e8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80076ec:	f423 3160 	bic.w	r1, r3, #229376	@ 0x38000
 80076f0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80076f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80076f6:	4a53      	ldr	r2, [pc, #332]	@ (8007844 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80076f8:	430b      	orrs	r3, r1
 80076fa:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80076fe:	e003      	b.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007700:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007704:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* USART6 */

#if defined(UART7)
  /*-------------------------- UART7 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007708:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800770c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007710:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8007714:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8007718:	2300      	movs	r3, #0
 800771a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800771e:	e9d7 1246 	ldrd	r1, r2, [r7, #280]	@ 0x118
 8007722:	460b      	mov	r3, r1
 8007724:	4313      	orrs	r3, r2
 8007726:	d053      	beq.n	80077d0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(pPeriphClkInit->Uart7ClockSelection));

    switch (pPeriphClkInit->Uart7ClockSelection)
 8007728:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800772c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800772e:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007732:	d031      	beq.n	8007798 <HAL_RCCEx_PeriphCLKConfig+0x5b4>
 8007734:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8007738:	d82a      	bhi.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800773a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800773e:	d02d      	beq.n	800779c <HAL_RCCEx_PeriphCLKConfig+0x5b8>
 8007740:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007744:	d824      	bhi.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8007746:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800774a:	d029      	beq.n	80077a0 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800774c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007750:	d81e      	bhi.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 8007752:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007756:	d011      	beq.n	800777c <HAL_RCCEx_PeriphCLKConfig+0x598>
 8007758:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800775c:	d818      	bhi.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
 800775e:	2b00      	cmp	r3, #0
 8007760:	d020      	beq.n	80077a4 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8007762:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007766:	d113      	bne.n	8007790 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
        /* UART7 clock source config set later after clock selection check */
        break;

      case RCC_UART7CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART7*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007768:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800776c:	3308      	adds	r3, #8
 800776e:	4618      	mov	r0, r3
 8007770:	f004 fbe8 	bl	800bf44 <RCCEx_PLL2_Config>
 8007774:	4603      	mov	r3, r0
 8007776:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART7 clock source config set later after clock selection check */
        break;
 800777a:	e014      	b.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>

      case RCC_UART7CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART7*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800777c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007780:	3330      	adds	r3, #48	@ 0x30
 8007782:	4618      	mov	r0, r3
 8007784:	f004 fc76 	bl	800c074 <RCCEx_PLL3_Config>
 8007788:	4603      	mov	r3, r0
 800778a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART7 clock source config set later after clock selection check */
        break;
 800778e:	e00a      	b.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
      case RCC_UART7CLKSOURCE_LSE:      /* LSE clock is used as source of UART7 clock*/
        /* UART7 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007790:	2301      	movs	r3, #1
 8007792:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007796:	e006      	b.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 8007798:	bf00      	nop
 800779a:	e004      	b.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 800779c:	bf00      	nop
 800779e:	e002      	b.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80077a0:	bf00      	nop
 80077a2:	e000      	b.n	80077a6 <HAL_RCCEx_PeriphCLKConfig+0x5c2>
        break;
 80077a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80077a6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d10c      	bne.n	80077c8 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
    {
      /* Set the source of UART7 clock*/
      __HAL_RCC_UART7_CONFIG(pPeriphClkInit->Uart7ClockSelection);
 80077ae:	4b25      	ldr	r3, [pc, #148]	@ (8007844 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80077b0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80077b4:	f423 11e0 	bic.w	r1, r3, #1835008	@ 0x1c0000
 80077b8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80077bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80077be:	4a21      	ldr	r2, [pc, #132]	@ (8007844 <HAL_RCCEx_PeriphCLKConfig+0x660>)
 80077c0:	430b      	orrs	r3, r1
 80077c2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 80077c6:	e003      	b.n	80077d0 <HAL_RCCEx_PeriphCLKConfig+0x5ec>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80077c8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80077cc:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART7 */

#if defined(UART8)
  /*-------------------------- UART8 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80077d0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80077d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077d8:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80077dc:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 80077e0:	2300      	movs	r3, #0
 80077e2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 80077e6:	e9d7 1244 	ldrd	r1, r2, [r7, #272]	@ 0x110
 80077ea:	460b      	mov	r3, r1
 80077ec:	4313      	orrs	r3, r2
 80077ee:	d055      	beq.n	800789c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(pPeriphClkInit->Uart8ClockSelection));

    switch (pPeriphClkInit->Uart8ClockSelection)
 80077f0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80077f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80077f6:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 80077fa:	d033      	beq.n	8007864 <HAL_RCCEx_PeriphCLKConfig+0x680>
 80077fc:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007800:	d82c      	bhi.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8007802:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007806:	d02f      	beq.n	8007868 <HAL_RCCEx_PeriphCLKConfig+0x684>
 8007808:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800780c:	d826      	bhi.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x678>
 800780e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007812:	d02b      	beq.n	800786c <HAL_RCCEx_PeriphCLKConfig+0x688>
 8007814:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007818:	d820      	bhi.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x678>
 800781a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800781e:	d013      	beq.n	8007848 <HAL_RCCEx_PeriphCLKConfig+0x664>
 8007820:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007824:	d81a      	bhi.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x678>
 8007826:	2b00      	cmp	r3, #0
 8007828:	d022      	beq.n	8007870 <HAL_RCCEx_PeriphCLKConfig+0x68c>
 800782a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800782e:	d115      	bne.n	800785c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* UART8 clock source config set later after clock selection check */
        break;

      case RCC_UART8CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART8*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007830:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007834:	3308      	adds	r3, #8
 8007836:	4618      	mov	r0, r3
 8007838:	f004 fb84 	bl	800bf44 <RCCEx_PLL2_Config>
 800783c:	4603      	mov	r3, r0
 800783e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART8 clock source config set later after clock selection check */
        break;
 8007842:	e016      	b.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8007844:	44020c00 	.word	0x44020c00

      case RCC_UART8CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART8*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007848:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800784c:	3330      	adds	r3, #48	@ 0x30
 800784e:	4618      	mov	r0, r3
 8007850:	f004 fc10 	bl	800c074 <RCCEx_PLL3_Config>
 8007854:	4603      	mov	r3, r0
 8007856:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART8 clock source config set later after clock selection check */
        break;
 800785a:	e00a      	b.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_UART8CLKSOURCE_LSE:      /* LSE clock is used as source of UART8 clock*/
        /* UART8 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800785c:	2301      	movs	r3, #1
 800785e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007862:	e006      	b.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8007864:	bf00      	nop
 8007866:	e004      	b.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8007868:	bf00      	nop
 800786a:	e002      	b.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 800786c:	bf00      	nop
 800786e:	e000      	b.n	8007872 <HAL_RCCEx_PeriphCLKConfig+0x68e>
        break;
 8007870:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007872:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007876:	2b00      	cmp	r3, #0
 8007878:	d10c      	bne.n	8007894 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
    {
      /* Set the source of UART8 clock*/
      __HAL_RCC_UART8_CONFIG(pPeriphClkInit->Uart8ClockSelection);
 800787a:	4bbb      	ldr	r3, [pc, #748]	@ (8007b68 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800787c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007880:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007884:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007888:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800788a:	4ab7      	ldr	r2, [pc, #732]	@ (8007b68 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 800788c:	430b      	orrs	r3, r1
 800788e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007892:	e003      	b.n	800789c <HAL_RCCEx_PeriphCLKConfig+0x6b8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007894:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007898:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART9 */

#if defined(UART9)
  /*-------------------------- UART9 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART9) == RCC_PERIPHCLK_UART9)
 800789c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80078a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078a4:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 80078a8:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80078ac:	2300      	movs	r3, #0
 80078ae:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80078b2:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80078b6:	460b      	mov	r3, r1
 80078b8:	4313      	orrs	r3, r2
 80078ba:	d053      	beq.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x780>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART9CLKSOURCE(pPeriphClkInit->Uart9ClockSelection));

    switch (pPeriphClkInit->Uart9ClockSelection)
 80078bc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80078c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80078c2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80078c6:	d031      	beq.n	800792c <HAL_RCCEx_PeriphCLKConfig+0x748>
 80078c8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80078cc:	d82a      	bhi.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x740>
 80078ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80078d2:	d02d      	beq.n	8007930 <HAL_RCCEx_PeriphCLKConfig+0x74c>
 80078d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80078d8:	d824      	bhi.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x740>
 80078da:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80078de:	d029      	beq.n	8007934 <HAL_RCCEx_PeriphCLKConfig+0x750>
 80078e0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80078e4:	d81e      	bhi.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x740>
 80078e6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80078ea:	d011      	beq.n	8007910 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 80078ec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80078f0:	d818      	bhi.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x740>
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d020      	beq.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x754>
 80078f6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80078fa:	d113      	bne.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x740>
        /* UART9 clock source config set later after clock selection check */
        break;

      case RCC_UART9CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART9*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80078fc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007900:	3308      	adds	r3, #8
 8007902:	4618      	mov	r0, r3
 8007904:	f004 fb1e 	bl	800bf44 <RCCEx_PLL2_Config>
 8007908:	4603      	mov	r3, r0
 800790a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART9 clock source config set later after clock selection check */
        break;
 800790e:	e014      	b.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x756>

      case RCC_UART9CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART9*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007910:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007914:	3330      	adds	r3, #48	@ 0x30
 8007916:	4618      	mov	r0, r3
 8007918:	f004 fbac 	bl	800c074 <RCCEx_PLL3_Config>
 800791c:	4603      	mov	r3, r0
 800791e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART9 clock source config set later after clock selection check */
        break;
 8007922:	e00a      	b.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x756>
      case RCC_UART9CLKSOURCE_LSE:      /* LSE clock is used as source of UART9 clock*/
        /* UART9 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007924:	2301      	movs	r3, #1
 8007926:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800792a:	e006      	b.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 800792c:	bf00      	nop
 800792e:	e004      	b.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8007930:	bf00      	nop
 8007932:	e002      	b.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8007934:	bf00      	nop
 8007936:	e000      	b.n	800793a <HAL_RCCEx_PeriphCLKConfig+0x756>
        break;
 8007938:	bf00      	nop
    }

    if (ret == HAL_OK)
 800793a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800793e:	2b00      	cmp	r3, #0
 8007940:	d10c      	bne.n	800795c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      /* Set the source of UART9 clock*/
      __HAL_RCC_UART9_CONFIG(pPeriphClkInit->Uart9ClockSelection);
 8007942:	4b89      	ldr	r3, [pc, #548]	@ (8007b68 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007944:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007948:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800794c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007950:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007952:	4a85      	ldr	r2, [pc, #532]	@ (8007b68 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007954:	430b      	orrs	r3, r1
 8007956:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800795a:	e003      	b.n	8007964 <HAL_RCCEx_PeriphCLKConfig+0x780>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800795c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007960:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* UART9 */

#if defined(USART10)
  /*-------------------------- USART10 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART10) == RCC_PERIPHCLK_USART10)
 8007964:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796c:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8007970:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007974:	2300      	movs	r3, #0
 8007976:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800797a:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800797e:	460b      	mov	r3, r1
 8007980:	4313      	orrs	r3, r2
 8007982:	d055      	beq.n	8007a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART10CLKSOURCE(pPeriphClkInit->Usart10ClockSelection));

    switch (pPeriphClkInit->Usart10ClockSelection)
 8007984:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007988:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800798c:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8007990:	d031      	beq.n	80079f6 <HAL_RCCEx_PeriphCLKConfig+0x812>
 8007992:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 8007996:	d82a      	bhi.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8007998:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800799c:	d02d      	beq.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x816>
 800799e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80079a2:	d824      	bhi.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0x80a>
 80079a4:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80079a8:	d029      	beq.n	80079fe <HAL_RCCEx_PeriphCLKConfig+0x81a>
 80079aa:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 80079ae:	d81e      	bhi.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0x80a>
 80079b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079b4:	d011      	beq.n	80079da <HAL_RCCEx_PeriphCLKConfig+0x7f6>
 80079b6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80079ba:	d818      	bhi.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0x80a>
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d020      	beq.n	8007a02 <HAL_RCCEx_PeriphCLKConfig+0x81e>
 80079c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80079c4:	d113      	bne.n	80079ee <HAL_RCCEx_PeriphCLKConfig+0x80a>
        /* USART10 clock source config set later after clock selection check */
        break;

      case RCC_USART10CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART10*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80079c6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80079ca:	3308      	adds	r3, #8
 80079cc:	4618      	mov	r0, r3
 80079ce:	f004 fab9 	bl	800bf44 <RCCEx_PLL2_Config>
 80079d2:	4603      	mov	r3, r0
 80079d4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART10 clock source config set later after clock selection check */
        break;
 80079d8:	e014      	b.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x820>

      case RCC_USART10CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART10*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80079da:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80079de:	3330      	adds	r3, #48	@ 0x30
 80079e0:	4618      	mov	r0, r3
 80079e2:	f004 fb47 	bl	800c074 <RCCEx_PLL3_Config>
 80079e6:	4603      	mov	r3, r0
 80079e8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART10 clock source config set later after clock selection check */
        break;
 80079ec:	e00a      	b.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x820>
      case RCC_USART10CLKSOURCE_LSE:      /* LSE clock is used as source of USART10 clock*/
        /* USART10 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80079ee:	2301      	movs	r3, #1
 80079f0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80079f4:	e006      	b.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80079f6:	bf00      	nop
 80079f8:	e004      	b.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80079fa:	bf00      	nop
 80079fc:	e002      	b.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 80079fe:	bf00      	nop
 8007a00:	e000      	b.n	8007a04 <HAL_RCCEx_PeriphCLKConfig+0x820>
        break;
 8007a02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007a04:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d10d      	bne.n	8007a28 <HAL_RCCEx_PeriphCLKConfig+0x844>
    {
      /* Set the source of USART10 clock*/
      __HAL_RCC_USART10_CONFIG(pPeriphClkInit->Usart10ClockSelection);
 8007a0c:	4b56      	ldr	r3, [pc, #344]	@ (8007b68 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007a0e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8007a12:	f023 5160 	bic.w	r1, r3, #939524096	@ 0x38000000
 8007a16:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007a1a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007a1e:	4a52      	ldr	r2, [pc, #328]	@ (8007b68 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007a20:	430b      	orrs	r3, r1
 8007a22:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8007a26:	e003      	b.n	8007a30 <HAL_RCCEx_PeriphCLKConfig+0x84c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007a28:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007a2c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* USART10 */

#if defined(USART11)
  /*-------------------------- USART11 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART11) == RCC_PERIPHCLK_USART11)
 8007a30:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a38:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8007a3c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007a40:	2300      	movs	r3, #0
 8007a42:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007a46:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007a4a:	460b      	mov	r3, r1
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	d044      	beq.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0x8f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART11CLKSOURCE(pPeriphClkInit->Usart11ClockSelection));

    switch (pPeriphClkInit->Usart11ClockSelection)
 8007a50:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007a54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007a58:	2b05      	cmp	r3, #5
 8007a5a:	d823      	bhi.n	8007aa4 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8007a5c:	a201      	add	r2, pc, #4	@ (adr r2, 8007a64 <HAL_RCCEx_PeriphCLKConfig+0x880>)
 8007a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a62:	bf00      	nop
 8007a64:	08007aad 	.word	0x08007aad
 8007a68:	08007a7d 	.word	0x08007a7d
 8007a6c:	08007a91 	.word	0x08007a91
 8007a70:	08007aad 	.word	0x08007aad
 8007a74:	08007aad 	.word	0x08007aad
 8007a78:	08007aad 	.word	0x08007aad
        /* USART11 clock source config set later after clock selection check */
        break;

      case RCC_USART11CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART11*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007a7c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007a80:	3308      	adds	r3, #8
 8007a82:	4618      	mov	r0, r3
 8007a84:	f004 fa5e 	bl	800bf44 <RCCEx_PLL2_Config>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART11 clock source config set later after clock selection check */
        break;
 8007a8e:	e00e      	b.n	8007aae <HAL_RCCEx_PeriphCLKConfig+0x8ca>

      case RCC_USART11CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for USART11*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007a90:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007a94:	3330      	adds	r3, #48	@ 0x30
 8007a96:	4618      	mov	r0, r3
 8007a98:	f004 faec 	bl	800c074 <RCCEx_PLL3_Config>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* USART11 clock source config set later after clock selection check */
        break;
 8007aa2:	e004      	b.n	8007aae <HAL_RCCEx_PeriphCLKConfig+0x8ca>
      case RCC_USART11CLKSOURCE_LSE:      /* LSE clock is used as source of USART11 clock*/
        /* USART11 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007aa4:	2301      	movs	r3, #1
 8007aa6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007aaa:	e000      	b.n	8007aae <HAL_RCCEx_PeriphCLKConfig+0x8ca>
        break;
 8007aac:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007aae:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d10d      	bne.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
    {
      /* Set the source of USART11 clock*/
      __HAL_RCC_USART11_CONFIG(pPeriphClkInit->Usart11ClockSelection);
 8007ab6:	4b2c      	ldr	r3, [pc, #176]	@ (8007b68 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007ab8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007abc:	f023 0107 	bic.w	r1, r3, #7
 8007ac0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007ac4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007ac8:	4a27      	ldr	r2, [pc, #156]	@ (8007b68 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 8007aca:	430b      	orrs	r3, r1
 8007acc:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007ad0:	e003      	b.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ad2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007ad6:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /*USART11*/

#if defined(UART12)
  /*-------------------------- UART12 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART12) == RCC_PERIPHCLK_UART12)
 8007ada:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007ae6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007aea:	2300      	movs	r3, #0
 8007aec:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007af0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007af4:	460b      	mov	r3, r1
 8007af6:	4313      	orrs	r3, r2
 8007af8:	d04f      	beq.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART12CLKSOURCE(pPeriphClkInit->Uart12ClockSelection));

    switch (pPeriphClkInit->Uart12ClockSelection)
 8007afa:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007afe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b02:	2b50      	cmp	r3, #80	@ 0x50
 8007b04:	d029      	beq.n	8007b5a <HAL_RCCEx_PeriphCLKConfig+0x976>
 8007b06:	2b50      	cmp	r3, #80	@ 0x50
 8007b08:	d823      	bhi.n	8007b52 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007b0a:	2b40      	cmp	r3, #64	@ 0x40
 8007b0c:	d027      	beq.n	8007b5e <HAL_RCCEx_PeriphCLKConfig+0x97a>
 8007b0e:	2b40      	cmp	r3, #64	@ 0x40
 8007b10:	d81f      	bhi.n	8007b52 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007b12:	2b30      	cmp	r3, #48	@ 0x30
 8007b14:	d025      	beq.n	8007b62 <HAL_RCCEx_PeriphCLKConfig+0x97e>
 8007b16:	2b30      	cmp	r3, #48	@ 0x30
 8007b18:	d81b      	bhi.n	8007b52 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007b1a:	2b20      	cmp	r3, #32
 8007b1c:	d00f      	beq.n	8007b3e <HAL_RCCEx_PeriphCLKConfig+0x95a>
 8007b1e:	2b20      	cmp	r3, #32
 8007b20:	d817      	bhi.n	8007b52 <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d022      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x988>
 8007b26:	2b10      	cmp	r3, #16
 8007b28:	d113      	bne.n	8007b52 <HAL_RCCEx_PeriphCLKConfig+0x96e>
        /* UART12 clock source config set later after clock selection check */
        break;

      case RCC_UART12CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for UART12*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007b2a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007b2e:	3308      	adds	r3, #8
 8007b30:	4618      	mov	r0, r3
 8007b32:	f004 fa07 	bl	800bf44 <RCCEx_PLL2_Config>
 8007b36:	4603      	mov	r3, r0
 8007b38:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART12 clock source config set later after clock selection check */
        break;
 8007b3c:	e017      	b.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x98a>

      case RCC_UART12CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for UART12*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007b3e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007b42:	3330      	adds	r3, #48	@ 0x30
 8007b44:	4618      	mov	r0, r3
 8007b46:	f004 fa95 	bl	800c074 <RCCEx_PLL3_Config>
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* UART12 clock source config set later after clock selection check */
        break;
 8007b50:	e00d      	b.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x98a>
      case RCC_UART12CLKSOURCE_LSE:      /* LSE clock is used as source of UART12 clock*/
        /* UART12 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007b52:	2301      	movs	r3, #1
 8007b54:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007b58:	e009      	b.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8007b5a:	bf00      	nop
 8007b5c:	e007      	b.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8007b5e:	bf00      	nop
 8007b60:	e005      	b.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x98a>
        break;
 8007b62:	bf00      	nop
 8007b64:	e003      	b.n	8007b6e <HAL_RCCEx_PeriphCLKConfig+0x98a>
 8007b66:	bf00      	nop
 8007b68:	44020c00 	.word	0x44020c00
        break;
 8007b6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007b6e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d10d      	bne.n	8007b92 <HAL_RCCEx_PeriphCLKConfig+0x9ae>
    {
      /* Set the source of UART12 clock*/
      __HAL_RCC_UART12_CONFIG(pPeriphClkInit->Uart12ClockSelection);
 8007b76:	4baf      	ldr	r3, [pc, #700]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007b78:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8007b7c:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 8007b80:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b88:	4aaa      	ldr	r2, [pc, #680]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007b8a:	430b      	orrs	r3, r1
 8007b8c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8007b90:	e003      	b.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b92:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007b96:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007b9a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007ba6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007baa:	2300      	movs	r3, #0
 8007bac:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007bb0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	4313      	orrs	r3, r2
 8007bb8:	d055      	beq.n	8007c66 <HAL_RCCEx_PeriphCLKConfig+0xa82>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8007bba:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007bbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007bc2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007bc6:	d031      	beq.n	8007c2c <HAL_RCCEx_PeriphCLKConfig+0xa48>
 8007bc8:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007bcc:	d82a      	bhi.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8007bce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007bd2:	d02d      	beq.n	8007c30 <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 8007bd4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007bd8:	d824      	bhi.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8007bda:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007bde:	d029      	beq.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8007be0:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007be4:	d81e      	bhi.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8007be6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007bea:	d011      	beq.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0xa2c>
 8007bec:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007bf0:	d818      	bhi.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0xa40>
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d020      	beq.n	8007c38 <HAL_RCCEx_PeriphCLKConfig+0xa54>
 8007bf6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007bfa:	d113      	bne.n	8007c24 <HAL_RCCEx_PeriphCLKConfig+0xa40>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8007bfc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007c00:	3308      	adds	r3, #8
 8007c02:	4618      	mov	r0, r3
 8007c04:	f004 f99e 	bl	800bf44 <RCCEx_PLL2_Config>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8007c0e:	e014      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0xa56>

#if defined(RCC_LPUART1CLKSOURCE_PLL3Q)
      case RCC_LPUART1CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for LPUART1*/
        /* PLL3  input clock, parameters M, N & Q configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007c10:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007c14:	3330      	adds	r3, #48	@ 0x30
 8007c16:	4618      	mov	r0, r3
 8007c18:	f004 fa2c 	bl	800c074 <RCCEx_PLL3_Config>
 8007c1c:	4603      	mov	r3, r0
 8007c1e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8007c22:	e00a      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0xa56>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c24:	2301      	movs	r3, #1
 8007c26:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007c2a:	e006      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8007c2c:	bf00      	nop
 8007c2e:	e004      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8007c30:	bf00      	nop
 8007c32:	e002      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8007c34:	bf00      	nop
 8007c36:	e000      	b.n	8007c3a <HAL_RCCEx_PeriphCLKConfig+0xa56>
        break;
 8007c38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c3a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d10d      	bne.n	8007c5e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8007c42:	4b7c      	ldr	r3, [pc, #496]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007c44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8007c48:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007c4c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007c50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007c54:	4a77      	ldr	r2, [pc, #476]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007c56:	430b      	orrs	r3, r1
 8007c58:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8007c5c:	e003      	b.n	8007c66 <HAL_RCCEx_PeriphCLKConfig+0xa82>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c5e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007c62:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007c66:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c6e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007c72:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007c76:	2300      	movs	r3, #0
 8007c78:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007c7c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007c80:	460b      	mov	r3, r1
 8007c82:	4313      	orrs	r3, r2
 8007c84:	d03d      	beq.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8007c86:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007c8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007c8e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007c92:	d01b      	beq.n	8007ccc <HAL_RCCEx_PeriphCLKConfig+0xae8>
 8007c94:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8007c98:	d814      	bhi.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8007c9a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007c9e:	d017      	beq.n	8007cd0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8007ca0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8007ca4:	d80e      	bhi.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0xae0>
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d014      	beq.n	8007cd4 <HAL_RCCEx_PeriphCLKConfig+0xaf0>
 8007caa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007cae:	d109      	bne.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0xae0>
        break;

#if defined(RCC_I2C1CLKSOURCE_PLL3R)
      case RCC_I2C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007cb0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007cb4:	3330      	adds	r3, #48	@ 0x30
 8007cb6:	4618      	mov	r0, r3
 8007cb8:	f004 f9dc 	bl	800c074 <RCCEx_PLL3_Config>
 8007cbc:	4603      	mov	r3, r0
 8007cbe:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8007cc2:	e008      	b.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007cc4:	2301      	movs	r3, #1
 8007cc6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007cca:	e004      	b.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8007ccc:	bf00      	nop
 8007cce:	e002      	b.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8007cd0:	bf00      	nop
 8007cd2:	e000      	b.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
        break;
 8007cd4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007cd6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d10d      	bne.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0xb16>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8007cde:	4b55      	ldr	r3, [pc, #340]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007ce0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007ce4:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8007ce8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007cec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007cf0:	4a50      	ldr	r2, [pc, #320]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007cf2:	430b      	orrs	r3, r1
 8007cf4:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007cf8:	e003      	b.n	8007d02 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cfa:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007cfe:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007d02:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d0a:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8007d0e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007d12:	2300      	movs	r3, #0
 8007d14:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8007d18:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007d1c:	460b      	mov	r3, r1
 8007d1e:	4313      	orrs	r3, r2
 8007d20:	d03d      	beq.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0xbba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8007d22:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007d26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d2a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007d2e:	d01b      	beq.n	8007d68 <HAL_RCCEx_PeriphCLKConfig+0xb84>
 8007d30:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8007d34:	d814      	bhi.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8007d36:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007d3a:	d017      	beq.n	8007d6c <HAL_RCCEx_PeriphCLKConfig+0xb88>
 8007d3c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8007d40:	d80e      	bhi.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d014      	beq.n	8007d70 <HAL_RCCEx_PeriphCLKConfig+0xb8c>
 8007d46:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007d4a:	d109      	bne.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
        break;

#if defined(RCC_I2C2CLKSOURCE_PLL3R)
      case RCC_I2C2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C2*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007d4c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007d50:	3330      	adds	r3, #48	@ 0x30
 8007d52:	4618      	mov	r0, r3
 8007d54:	f004 f98e 	bl	800c074 <RCCEx_PLL3_Config>
 8007d58:	4603      	mov	r3, r0
 8007d5a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8007d5e:	e008      	b.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007d60:	2301      	movs	r3, #1
 8007d62:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007d66:	e004      	b.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8007d68:	bf00      	nop
 8007d6a:	e002      	b.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8007d6c:	bf00      	nop
 8007d6e:	e000      	b.n	8007d72 <HAL_RCCEx_PeriphCLKConfig+0xb8e>
        break;
 8007d70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d72:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d10d      	bne.n	8007d96 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8007d7a:	4b2e      	ldr	r3, [pc, #184]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007d7c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007d80:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8007d84:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007d88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d8c:	4a29      	ldr	r2, [pc, #164]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007d8e:	430b      	orrs	r3, r1
 8007d90:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007d94:	e003      	b.n	8007d9e <HAL_RCCEx_PeriphCLKConfig+0xbba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d96:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007d9a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007d9e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007da6:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8007daa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007dae:	2300      	movs	r3, #0
 8007db0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8007db4:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8007db8:	460b      	mov	r3, r1
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	d040      	beq.n	8007e40 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    switch (pPeriphClkInit->I2c3ClockSelection)
 8007dbe:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007dc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007dc6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007dca:	d01b      	beq.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0xc20>
 8007dcc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007dd0:	d814      	bhi.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8007dd2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007dd6:	d017      	beq.n	8007e08 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 8007dd8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007ddc:	d80e      	bhi.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d014      	beq.n	8007e0c <HAL_RCCEx_PeriphCLKConfig+0xc28>
 8007de2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007de6:	d109      	bne.n	8007dfc <HAL_RCCEx_PeriphCLKConfig+0xc18>
        /* I2C3 clock source config set later after clock selection check */
        break;

      case RCC_I2C3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C3*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007de8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007dec:	3330      	adds	r3, #48	@ 0x30
 8007dee:	4618      	mov	r0, r3
 8007df0:	f004 f940 	bl	800c074 <RCCEx_PLL3_Config>
 8007df4:	4603      	mov	r3, r0
 8007df6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* I2C3 clock source config set later after clock selection check */
        break;
 8007dfa:	e008      	b.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
      case RCC_I2C3CLKSOURCE_CSI:      /* CSI clock is used as source of I2C3 clock*/
        /* I2C3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007e02:	e004      	b.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8007e04:	bf00      	nop
 8007e06:	e002      	b.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8007e08:	bf00      	nop
 8007e0a:	e000      	b.n	8007e0e <HAL_RCCEx_PeriphCLKConfig+0xc2a>
        break;
 8007e0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e0e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d110      	bne.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0xc54>
    {
      /* Set the source of I2C3 clock*/
      __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8007e16:	4b07      	ldr	r3, [pc, #28]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007e18:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007e1c:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007e20:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007e24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8007e28:	4a02      	ldr	r2, [pc, #8]	@ (8007e34 <HAL_RCCEx_PeriphCLKConfig+0xc50>)
 8007e2a:	430b      	orrs	r3, r1
 8007e2c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007e30:	e006      	b.n	8007e40 <HAL_RCCEx_PeriphCLKConfig+0xc5c>
 8007e32:	bf00      	nop
 8007e34:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e38:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007e3c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* I2C3 */

#if defined(I2C4)
  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007e40:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007e44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e48:	2100      	movs	r1, #0
 8007e4a:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 8007e4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e52:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007e56:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8007e5a:	460b      	mov	r3, r1
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	d03d      	beq.n	8007edc <HAL_RCCEx_PeriphCLKConfig+0xcf8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    switch (pPeriphClkInit->I2c4ClockSelection)
 8007e60:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007e64:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007e68:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007e6c:	d01b      	beq.n	8007ea6 <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8007e6e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8007e72:	d814      	bhi.n	8007e9e <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8007e74:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007e78:	d017      	beq.n	8007eaa <HAL_RCCEx_PeriphCLKConfig+0xcc6>
 8007e7a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007e7e:	d80e      	bhi.n	8007e9e <HAL_RCCEx_PeriphCLKConfig+0xcba>
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d014      	beq.n	8007eae <HAL_RCCEx_PeriphCLKConfig+0xcca>
 8007e84:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007e88:	d109      	bne.n	8007e9e <HAL_RCCEx_PeriphCLKConfig+0xcba>
        /* I2C4 clock source config set later after clock selection check */
        break;

      case RCC_I2C4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I2C4*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007e8a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007e8e:	3330      	adds	r3, #48	@ 0x30
 8007e90:	4618      	mov	r0, r3
 8007e92:	f004 f8ef 	bl	800c074 <RCCEx_PLL3_Config>
 8007e96:	4603      	mov	r3, r0
 8007e98:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* I2C4 clock source config set later after clock selection check */
        break;
 8007e9c:	e008      	b.n	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
      case RCC_I2C4CLKSOURCE_CSI:      /* CSI clock is used as source of I2C4 clock*/
        /* I2C4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007ea4:	e004      	b.n	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8007ea6:	bf00      	nop
 8007ea8:	e002      	b.n	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8007eaa:	bf00      	nop
 8007eac:	e000      	b.n	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0xccc>
        break;
 8007eae:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007eb0:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d10d      	bne.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0xcf0>
    {
      /* Set the source of I2C4 clock*/
      __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8007eb8:	4bbe      	ldr	r3, [pc, #760]	@ (80081b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007eba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007ebe:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8007ec2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007ec6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007eca:	4aba      	ldr	r2, [pc, #744]	@ (80081b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007ecc:	430b      	orrs	r3, r1
 8007ece:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007ed2:	e003      	b.n	8007edc <HAL_RCCEx_PeriphCLKConfig+0xcf8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ed4:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007ed8:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8007edc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ee4:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8007ee8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007eec:	2300      	movs	r3, #0
 8007eee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007ef2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007ef6:	460b      	mov	r3, r1
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	d035      	beq.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0xd84>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8007efc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007f00:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007f04:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f08:	d015      	beq.n	8007f36 <HAL_RCCEx_PeriphCLKConfig+0xd52>
 8007f0a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f0e:	d80e      	bhi.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d012      	beq.n	8007f3a <HAL_RCCEx_PeriphCLKConfig+0xd56>
 8007f14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f18:	d109      	bne.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
        break;

#if defined(RCC_I3C1CLKSOURCE_PLL3R)
      case RCC_I3C1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for I3C1*/
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8007f1a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007f1e:	3330      	adds	r3, #48	@ 0x30
 8007f20:	4618      	mov	r0, r3
 8007f22:	f004 f8a7 	bl	800c074 <RCCEx_PLL3_Config>
 8007f26:	4603      	mov	r3, r0
 8007f28:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8007f2c:	e006      	b.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0xd58>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f2e:	2301      	movs	r3, #1
 8007f30:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8007f34:	e002      	b.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8007f36:	bf00      	nop
 8007f38:	e000      	b.n	8007f3c <HAL_RCCEx_PeriphCLKConfig+0xd58>
        break;
 8007f3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f3c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d10d      	bne.n	8007f60 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8007f44:	4b9b      	ldr	r3, [pc, #620]	@ (80081b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007f46:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8007f4a:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8007f4e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007f52:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007f56:	4a97      	ldr	r2, [pc, #604]	@ (80081b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007f58:	430b      	orrs	r3, r1
 8007f5a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8007f5e:	e003      	b.n	8007f68 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f60:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8007f64:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8007f68:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007f6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f70:	2100      	movs	r1, #0
 8007f72:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 8007f76:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007f7a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8007f7e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8007f82:	460b      	mov	r3, r1
 8007f84:	4313      	orrs	r3, r2
 8007f86:	d00e      	beq.n	8007fa6 <HAL_RCCEx_PeriphCLKConfig+0xdc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8007f88:	4b8a      	ldr	r3, [pc, #552]	@ (80081b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007f8a:	69db      	ldr	r3, [r3, #28]
 8007f8c:	4a89      	ldr	r2, [pc, #548]	@ (80081b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007f8e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007f92:	61d3      	str	r3, [r2, #28]
 8007f94:	4b87      	ldr	r3, [pc, #540]	@ (80081b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007f96:	69d9      	ldr	r1, [r3, #28]
 8007f98:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007f9c:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8007fa0:	4a84      	ldr	r2, [pc, #528]	@ (80081b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8007fa2:	430b      	orrs	r3, r1
 8007fa4:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007fa6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fae:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8007fb2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007fbc:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8007fc0:	460b      	mov	r3, r1
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	d055      	beq.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8007fc6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8007fca:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007fce:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007fd2:	d031      	beq.n	8008038 <HAL_RCCEx_PeriphCLKConfig+0xe54>
 8007fd4:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8007fd8:	d82a      	bhi.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8007fda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fde:	d02d      	beq.n	800803c <HAL_RCCEx_PeriphCLKConfig+0xe58>
 8007fe0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fe4:	d824      	bhi.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8007fe6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007fea:	d029      	beq.n	8008040 <HAL_RCCEx_PeriphCLKConfig+0xe5c>
 8007fec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ff0:	d81e      	bhi.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8007ff2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ff6:	d011      	beq.n	800801c <HAL_RCCEx_PeriphCLKConfig+0xe38>
 8007ff8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007ffc:	d818      	bhi.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d020      	beq.n	8008044 <HAL_RCCEx_PeriphCLKConfig+0xe60>
 8008002:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008006:	d113      	bne.n	8008030 <HAL_RCCEx_PeriphCLKConfig+0xe4c>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008008:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800800c:	3308      	adds	r3, #8
 800800e:	4618      	mov	r0, r3
 8008010:	f003 ff98 	bl	800bf44 <RCCEx_PLL2_Config>
 8008014:	4603      	mov	r3, r0
 8008016:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800801a:	e014      	b.n	8008046 <HAL_RCCEx_PeriphCLKConfig+0xe62>

#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM1*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800801c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008020:	3330      	adds	r3, #48	@ 0x30
 8008022:	4618      	mov	r0, r3
 8008024:	f004 f826 	bl	800c074 <RCCEx_PLL3_Config>
 8008028:	4603      	mov	r3, r0
 800802a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 800802e:	e00a      	b.n	8008046 <HAL_RCCEx_PeriphCLKConfig+0xe62>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008030:	2301      	movs	r3, #1
 8008032:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008036:	e006      	b.n	8008046 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8008038:	bf00      	nop
 800803a:	e004      	b.n	8008046 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 800803c:	bf00      	nop
 800803e:	e002      	b.n	8008046 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8008040:	bf00      	nop
 8008042:	e000      	b.n	8008046 <HAL_RCCEx_PeriphCLKConfig+0xe62>
        break;
 8008044:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008046:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800804a:	2b00      	cmp	r3, #0
 800804c:	d10d      	bne.n	800806a <HAL_RCCEx_PeriphCLKConfig+0xe86>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800804e:	4b59      	ldr	r3, [pc, #356]	@ (80081b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8008050:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008054:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8008058:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800805c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8008060:	4a54      	ldr	r2, [pc, #336]	@ (80081b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 8008062:	430b      	orrs	r3, r1
 8008064:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8008068:	e003      	b.n	8008072 <HAL_RCCEx_PeriphCLKConfig+0xe8e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800806a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800806e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8008072:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008076:	e9d3 2300 	ldrd	r2, r3, [r3]
 800807a:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800807e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008082:	2300      	movs	r3, #0
 8008084:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008088:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800808c:	460b      	mov	r3, r1
 800808e:	4313      	orrs	r3, r2
 8008090:	d055      	beq.n	800813e <HAL_RCCEx_PeriphCLKConfig+0xf5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 8008092:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008096:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800809a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800809e:	d031      	beq.n	8008104 <HAL_RCCEx_PeriphCLKConfig+0xf20>
 80080a0:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80080a4:	d82a      	bhi.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80080a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80080aa:	d02d      	beq.n	8008108 <HAL_RCCEx_PeriphCLKConfig+0xf24>
 80080ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80080b0:	d824      	bhi.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80080b2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80080b6:	d029      	beq.n	800810c <HAL_RCCEx_PeriphCLKConfig+0xf28>
 80080b8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80080bc:	d81e      	bhi.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80080be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080c2:	d011      	beq.n	80080e8 <HAL_RCCEx_PeriphCLKConfig+0xf04>
 80080c4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80080c8:	d818      	bhi.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0xf18>
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d020      	beq.n	8008110 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 80080ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080d2:	d113      	bne.n	80080fc <HAL_RCCEx_PeriphCLKConfig+0xf18>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80080d4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80080d8:	3308      	adds	r3, #8
 80080da:	4618      	mov	r0, r3
 80080dc:	f003 ff32 	bl	800bf44 <RCCEx_PLL2_Config>
 80080e0:	4603      	mov	r3, r0
 80080e2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80080e6:	e014      	b.n	8008112 <HAL_RCCEx_PeriphCLKConfig+0xf2e>

#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
      case RCC_LPTIM2CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM2*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80080e8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80080ec:	3330      	adds	r3, #48	@ 0x30
 80080ee:	4618      	mov	r0, r3
 80080f0:	f003 ffc0 	bl	800c074 <RCCEx_PLL3_Config>
 80080f4:	4603      	mov	r3, r0
 80080f6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 80080fa:	e00a      	b.n	8008112 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80080fc:	2301      	movs	r3, #1
 80080fe:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008102:	e006      	b.n	8008112 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8008104:	bf00      	nop
 8008106:	e004      	b.n	8008112 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8008108:	bf00      	nop
 800810a:	e002      	b.n	8008112 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 800810c:	bf00      	nop
 800810e:	e000      	b.n	8008112 <HAL_RCCEx_PeriphCLKConfig+0xf2e>
        break;
 8008110:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008112:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008116:	2b00      	cmp	r3, #0
 8008118:	d10d      	bne.n	8008136 <HAL_RCCEx_PeriphCLKConfig+0xf52>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 800811a:	4b26      	ldr	r3, [pc, #152]	@ (80081b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800811c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008120:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8008124:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008128:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800812c:	4a21      	ldr	r2, [pc, #132]	@ (80081b4 <HAL_RCCEx_PeriphCLKConfig+0xfd0>)
 800812e:	430b      	orrs	r3, r1
 8008130:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8008134:	e003      	b.n	800813e <HAL_RCCEx_PeriphCLKConfig+0xf5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008136:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800813a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(LPTIM3)
  /*-------------------------- LPTIM3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == RCC_PERIPHCLK_LPTIM3)
 800813e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008142:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008146:	2100      	movs	r1, #0
 8008148:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 800814c:	f003 0320 	and.w	r3, r3, #32
 8008150:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008154:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008158:	460b      	mov	r3, r1
 800815a:	4313      	orrs	r3, r2
 800815c:	d057      	beq.n	800820e <HAL_RCCEx_PeriphCLKConfig+0x102a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLK(pPeriphClkInit->Lptim3ClockSelection));

    switch (pPeriphClkInit->Lptim3ClockSelection)
 800815e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008162:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008166:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800816a:	d033      	beq.n	80081d4 <HAL_RCCEx_PeriphCLKConfig+0xff0>
 800816c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008170:	d82c      	bhi.n	80081cc <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8008172:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8008176:	d02f      	beq.n	80081d8 <HAL_RCCEx_PeriphCLKConfig+0xff4>
 8008178:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800817c:	d826      	bhi.n	80081cc <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800817e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008182:	d02b      	beq.n	80081dc <HAL_RCCEx_PeriphCLKConfig+0xff8>
 8008184:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008188:	d820      	bhi.n	80081cc <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 800818a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800818e:	d013      	beq.n	80081b8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8008190:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008194:	d81a      	bhi.n	80081cc <HAL_RCCEx_PeriphCLKConfig+0xfe8>
 8008196:	2b00      	cmp	r3, #0
 8008198:	d022      	beq.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0xffc>
 800819a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800819e:	d115      	bne.n	80081cc <HAL_RCCEx_PeriphCLKConfig+0xfe8>
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM3CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80081a0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80081a4:	3308      	adds	r3, #8
 80081a6:	4618      	mov	r0, r3
 80081a8:	f003 fecc 	bl	800bf44 <RCCEx_PLL2_Config>
 80081ac:	4603      	mov	r3, r0
 80081ae:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80081b2:	e016      	b.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
 80081b4:	44020c00 	.word	0x44020c00

      case RCC_LPTIM3CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM3*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80081b8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80081bc:	3330      	adds	r3, #48	@ 0x30
 80081be:	4618      	mov	r0, r3
 80081c0:	f003 ff58 	bl	800c074 <RCCEx_PLL3_Config>
 80081c4:	4603      	mov	r3, r0
 80081c6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM3 clock source config set later after clock selection check */
        break;
 80081ca:	e00a      	b.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
      case RCC_LPTIM3CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM3 clock*/
        /* LPTIM3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081cc:	2301      	movs	r3, #1
 80081ce:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80081d2:	e006      	b.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80081d4:	bf00      	nop
 80081d6:	e004      	b.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80081d8:	bf00      	nop
 80081da:	e002      	b.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80081dc:	bf00      	nop
 80081de:	e000      	b.n	80081e2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
        break;
 80081e0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80081e2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d10d      	bne.n	8008206 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      /* Set the source of LPTIM3 clock*/
      __HAL_RCC_LPTIM3_CONFIG(pPeriphClkInit->Lptim3ClockSelection);
 80081ea:	4bbb      	ldr	r3, [pc, #748]	@ (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80081ec:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80081f0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80081f4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80081f8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80081fc:	4ab6      	ldr	r2, [pc, #728]	@ (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80081fe:	430b      	orrs	r3, r1
 8008200:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8008204:	e003      	b.n	800820e <HAL_RCCEx_PeriphCLKConfig+0x102a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008206:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800820a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM3 */

#if defined(LPTIM4)
  /*-------------------------- LPTIM4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM4) == RCC_PERIPHCLK_LPTIM4)
 800820e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008216:	2100      	movs	r1, #0
 8008218:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 800821c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008220:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008224:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008228:	460b      	mov	r3, r1
 800822a:	4313      	orrs	r3, r2
 800822c:	d055      	beq.n	80082da <HAL_RCCEx_PeriphCLKConfig+0x10f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM4CLK(pPeriphClkInit->Lptim4ClockSelection));

    switch (pPeriphClkInit->Lptim4ClockSelection)
 800822e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008232:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008236:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800823a:	d031      	beq.n	80082a0 <HAL_RCCEx_PeriphCLKConfig+0x10bc>
 800823c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8008240:	d82a      	bhi.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8008242:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008246:	d02d      	beq.n	80082a4 <HAL_RCCEx_PeriphCLKConfig+0x10c0>
 8008248:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800824c:	d824      	bhi.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800824e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008252:	d029      	beq.n	80082a8 <HAL_RCCEx_PeriphCLKConfig+0x10c4>
 8008254:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008258:	d81e      	bhi.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 800825a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800825e:	d011      	beq.n	8008284 <HAL_RCCEx_PeriphCLKConfig+0x10a0>
 8008260:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008264:	d818      	bhi.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
 8008266:	2b00      	cmp	r3, #0
 8008268:	d020      	beq.n	80082ac <HAL_RCCEx_PeriphCLKConfig+0x10c8>
 800826a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800826e:	d113      	bne.n	8008298 <HAL_RCCEx_PeriphCLKConfig+0x10b4>
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM4CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM4*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008270:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008274:	3308      	adds	r3, #8
 8008276:	4618      	mov	r0, r3
 8008278:	f003 fe64 	bl	800bf44 <RCCEx_PLL2_Config>
 800827c:	4603      	mov	r3, r0
 800827e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8008282:	e014      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x10ca>

      case RCC_LPTIM4CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008284:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008288:	3330      	adds	r3, #48	@ 0x30
 800828a:	4618      	mov	r0, r3
 800828c:	f003 fef2 	bl	800c074 <RCCEx_PLL3_Config>
 8008290:	4603      	mov	r3, r0
 8008292:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM4 clock source config set later after clock selection check */
        break;
 8008296:	e00a      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x10ca>
      case RCC_LPTIM4CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM4 clock*/
        /* LPTIM4 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008298:	2301      	movs	r3, #1
 800829a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800829e:	e006      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80082a0:	bf00      	nop
 80082a2:	e004      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80082a4:	bf00      	nop
 80082a6:	e002      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80082a8:	bf00      	nop
 80082aa:	e000      	b.n	80082ae <HAL_RCCEx_PeriphCLKConfig+0x10ca>
        break;
 80082ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80082ae:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d10d      	bne.n	80082d2 <HAL_RCCEx_PeriphCLKConfig+0x10ee>
    {
      /* Set the source of LPTIM4 clock*/
      __HAL_RCC_LPTIM4_CONFIG(pPeriphClkInit->Lptim4ClockSelection);
 80082b6:	4b88      	ldr	r3, [pc, #544]	@ (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80082b8:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80082bc:	f423 01e0 	bic.w	r1, r3, #7340032	@ 0x700000
 80082c0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80082c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80082c8:	4a83      	ldr	r2, [pc, #524]	@ (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80082ca:	430b      	orrs	r3, r1
 80082cc:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80082d0:	e003      	b.n	80082da <HAL_RCCEx_PeriphCLKConfig+0x10f6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80082d2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80082d6:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM4 */

#if defined(LPTIM5)
  /*-------------------------- LPTIM5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM5) == RCC_PERIPHCLK_LPTIM5)
 80082da:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80082de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e2:	2100      	movs	r1, #0
 80082e4:	f8c7 1090 	str.w	r1, [r7, #144]	@ 0x90
 80082e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082ec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80082f0:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80082f4:	460b      	mov	r3, r1
 80082f6:	4313      	orrs	r3, r2
 80082f8:	d055      	beq.n	80083a6 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM5CLK(pPeriphClkInit->Lptim5ClockSelection));

    switch (pPeriphClkInit->Lptim5ClockSelection)
 80082fa:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80082fe:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008302:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8008306:	d031      	beq.n	800836c <HAL_RCCEx_PeriphCLKConfig+0x1188>
 8008308:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800830c:	d82a      	bhi.n	8008364 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800830e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008312:	d02d      	beq.n	8008370 <HAL_RCCEx_PeriphCLKConfig+0x118c>
 8008314:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8008318:	d824      	bhi.n	8008364 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 800831a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800831e:	d029      	beq.n	8008374 <HAL_RCCEx_PeriphCLKConfig+0x1190>
 8008320:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8008324:	d81e      	bhi.n	8008364 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8008326:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800832a:	d011      	beq.n	8008350 <HAL_RCCEx_PeriphCLKConfig+0x116c>
 800832c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008330:	d818      	bhi.n	8008364 <HAL_RCCEx_PeriphCLKConfig+0x1180>
 8008332:	2b00      	cmp	r3, #0
 8008334:	d020      	beq.n	8008378 <HAL_RCCEx_PeriphCLKConfig+0x1194>
 8008336:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800833a:	d113      	bne.n	8008364 <HAL_RCCEx_PeriphCLKConfig+0x1180>
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM5CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM5*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800833c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008340:	3308      	adds	r3, #8
 8008342:	4618      	mov	r0, r3
 8008344:	f003 fdfe 	bl	800bf44 <RCCEx_PLL2_Config>
 8008348:	4603      	mov	r3, r0
 800834a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 800834e:	e014      	b.n	800837a <HAL_RCCEx_PeriphCLKConfig+0x1196>

      case RCC_LPTIM5CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM5*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008350:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008354:	3330      	adds	r3, #48	@ 0x30
 8008356:	4618      	mov	r0, r3
 8008358:	f003 fe8c 	bl	800c074 <RCCEx_PLL3_Config>
 800835c:	4603      	mov	r3, r0
 800835e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM5 clock source config set later after clock selection check */
        break;
 8008362:	e00a      	b.n	800837a <HAL_RCCEx_PeriphCLKConfig+0x1196>
      case RCC_LPTIM5CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM5 clock*/
        /* LPTIM5 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008364:	2301      	movs	r3, #1
 8008366:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800836a:	e006      	b.n	800837a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 800836c:	bf00      	nop
 800836e:	e004      	b.n	800837a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8008370:	bf00      	nop
 8008372:	e002      	b.n	800837a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8008374:	bf00      	nop
 8008376:	e000      	b.n	800837a <HAL_RCCEx_PeriphCLKConfig+0x1196>
        break;
 8008378:	bf00      	nop
    }

    if (ret == HAL_OK)
 800837a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800837e:	2b00      	cmp	r3, #0
 8008380:	d10d      	bne.n	800839e <HAL_RCCEx_PeriphCLKConfig+0x11ba>
    {
      /* Set the source of LPTIM5 clock*/
      __HAL_RCC_LPTIM5_CONFIG(pPeriphClkInit->Lptim5ClockSelection);
 8008382:	4b55      	ldr	r3, [pc, #340]	@ (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8008384:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008388:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800838c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008390:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008394:	4a50      	ldr	r2, [pc, #320]	@ (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8008396:	430b      	orrs	r3, r1
 8008398:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 800839c:	e003      	b.n	80083a6 <HAL_RCCEx_PeriphCLKConfig+0x11c2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800839e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80083a2:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM5 */

#if defined(LPTIM6)
  /*-------------------------- LPTIM6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM6) == RCC_PERIPHCLK_LPTIM6)
 80083a6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80083aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083ae:	2100      	movs	r1, #0
 80083b0:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 80083b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80083bc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80083c0:	460b      	mov	r3, r1
 80083c2:	4313      	orrs	r3, r2
 80083c4:	d055      	beq.n	8008472 <HAL_RCCEx_PeriphCLKConfig+0x128e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM6CLK(pPeriphClkInit->Lptim6ClockSelection));

    switch (pPeriphClkInit->Lptim6ClockSelection)
 80083c6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80083ca:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80083ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80083d2:	d031      	beq.n	8008438 <HAL_RCCEx_PeriphCLKConfig+0x1254>
 80083d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80083d8:	d82a      	bhi.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80083da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083de:	d02d      	beq.n	800843c <HAL_RCCEx_PeriphCLKConfig+0x1258>
 80083e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083e4:	d824      	bhi.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80083e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80083ea:	d029      	beq.n	8008440 <HAL_RCCEx_PeriphCLKConfig+0x125c>
 80083ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80083f0:	d81e      	bhi.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80083f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083f6:	d011      	beq.n	800841c <HAL_RCCEx_PeriphCLKConfig+0x1238>
 80083f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80083fc:	d818      	bhi.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x124c>
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d020      	beq.n	8008444 <HAL_RCCEx_PeriphCLKConfig+0x1260>
 8008402:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008406:	d113      	bne.n	8008430 <HAL_RCCEx_PeriphCLKConfig+0x124c>
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM6CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM6*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008408:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800840c:	3308      	adds	r3, #8
 800840e:	4618      	mov	r0, r3
 8008410:	f003 fd98 	bl	800bf44 <RCCEx_PLL2_Config>
 8008414:	4603      	mov	r3, r0
 8008416:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800841a:	e014      	b.n	8008446 <HAL_RCCEx_PeriphCLKConfig+0x1262>

      case RCC_LPTIM6CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM6*/
        /* PLL3 R input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800841c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008420:	3330      	adds	r3, #48	@ 0x30
 8008422:	4618      	mov	r0, r3
 8008424:	f003 fe26 	bl	800c074 <RCCEx_PLL3_Config>
 8008428:	4603      	mov	r3, r0
 800842a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* LPTIM6 clock source config set later after clock selection check */
        break;
 800842e:	e00a      	b.n	8008446 <HAL_RCCEx_PeriphCLKConfig+0x1262>
      case RCC_LPTIM6CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM6 clock*/
        /* LPTIM6 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008430:	2301      	movs	r3, #1
 8008432:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008436:	e006      	b.n	8008446 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8008438:	bf00      	nop
 800843a:	e004      	b.n	8008446 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 800843c:	bf00      	nop
 800843e:	e002      	b.n	8008446 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8008440:	bf00      	nop
 8008442:	e000      	b.n	8008446 <HAL_RCCEx_PeriphCLKConfig+0x1262>
        break;
 8008444:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008446:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800844a:	2b00      	cmp	r3, #0
 800844c:	d10d      	bne.n	800846a <HAL_RCCEx_PeriphCLKConfig+0x1286>
    {
      /* Set the source of LPTIM6 clock*/
      __HAL_RCC_LPTIM6_CONFIG(pPeriphClkInit->Lptim6ClockSelection);
 800844e:	4b22      	ldr	r3, [pc, #136]	@ (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8008450:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008454:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008458:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800845c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8008460:	4a1d      	ldr	r2, [pc, #116]	@ (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 8008462:	430b      	orrs	r3, r1
 8008464:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8008468:	e003      	b.n	8008472 <HAL_RCCEx_PeriphCLKConfig+0x128e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800846a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800846e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* LPTIM6 */

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008472:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800847a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800847e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008482:	2300      	movs	r3, #0
 8008484:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008488:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800848c:	460b      	mov	r3, r1
 800848e:	4313      	orrs	r3, r2
 8008490:	d055      	beq.n	800853e <HAL_RCCEx_PeriphCLKConfig+0x135a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8008492:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008496:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800849a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800849e:	d035      	beq.n	800850c <HAL_RCCEx_PeriphCLKConfig+0x1328>
 80084a0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80084a4:	d82e      	bhi.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80084a6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80084aa:	d031      	beq.n	8008510 <HAL_RCCEx_PeriphCLKConfig+0x132c>
 80084ac:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80084b0:	d828      	bhi.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80084b2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084b6:	d01b      	beq.n	80084f0 <HAL_RCCEx_PeriphCLKConfig+0x130c>
 80084b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80084bc:	d822      	bhi.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0x1320>
 80084be:	2b00      	cmp	r3, #0
 80084c0:	d003      	beq.n	80084ca <HAL_RCCEx_PeriphCLKConfig+0x12e6>
 80084c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80084c6:	d009      	beq.n	80084dc <HAL_RCCEx_PeriphCLKConfig+0x12f8>
 80084c8:	e01c      	b.n	8008504 <HAL_RCCEx_PeriphCLKConfig+0x1320>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80084ca:	4b03      	ldr	r3, [pc, #12]	@ (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80084cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084ce:	4a02      	ldr	r2, [pc, #8]	@ (80084d8 <HAL_RCCEx_PeriphCLKConfig+0x12f4>)
 80084d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80084d4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80084d6:	e01c      	b.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x132e>
 80084d8:	44020c00 	.word	0x44020c00

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80084dc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80084e0:	3308      	adds	r3, #8
 80084e2:	4618      	mov	r0, r3
 80084e4:	f003 fd2e 	bl	800bf44 <RCCEx_PLL2_Config>
 80084e8:	4603      	mov	r3, r0
 80084ea:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI1 clock source config set later after clock selection check */
        break;
 80084ee:	e010      	b.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x132e>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80084f0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80084f4:	3330      	adds	r3, #48	@ 0x30
 80084f6:	4618      	mov	r0, r3
 80084f8:	f003 fdbc 	bl	800c074 <RCCEx_PLL3_Config>
 80084fc:	4603      	mov	r3, r0
 80084fe:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI1 clock source config set later after clock selection check */
        break;
 8008502:	e006      	b.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x132e>
      case RCC_SAI1CLKSOURCE_CLKP:      /* CLKP is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008504:	2301      	movs	r3, #1
 8008506:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800850a:	e002      	b.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 800850c:	bf00      	nop
 800850e:	e000      	b.n	8008512 <HAL_RCCEx_PeriphCLKConfig+0x132e>
        break;
 8008510:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008512:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008516:	2b00      	cmp	r3, #0
 8008518:	d10d      	bne.n	8008536 <HAL_RCCEx_PeriphCLKConfig+0x1352>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 800851a:	4bc2      	ldr	r3, [pc, #776]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800851c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008520:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008524:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008528:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800852c:	4abd      	ldr	r2, [pc, #756]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800852e:	430b      	orrs	r3, r1
 8008530:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008534:	e003      	b.n	800853e <HAL_RCCEx_PeriphCLKConfig+0x135a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008536:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800853a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SAI1*/

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 800853e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008546:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800854a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800854c:	2300      	movs	r3, #0
 800854e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008550:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8008554:	460b      	mov	r3, r1
 8008556:	4313      	orrs	r3, r2
 8008558:	d051      	beq.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x141a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 800855a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800855e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8008562:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008566:	d033      	beq.n	80085d0 <HAL_RCCEx_PeriphCLKConfig+0x13ec>
 8008568:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800856c:	d82c      	bhi.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x13e4>
 800856e:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8008572:	d02d      	beq.n	80085d0 <HAL_RCCEx_PeriphCLKConfig+0x13ec>
 8008574:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8008578:	d826      	bhi.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x13e4>
 800857a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800857e:	d019      	beq.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0x13d0>
 8008580:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008584:	d820      	bhi.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x13e4>
 8008586:	2b00      	cmp	r3, #0
 8008588:	d003      	beq.n	8008592 <HAL_RCCEx_PeriphCLKConfig+0x13ae>
 800858a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800858e:	d007      	beq.n	80085a0 <HAL_RCCEx_PeriphCLKConfig+0x13bc>
 8008590:	e01a      	b.n	80085c8 <HAL_RCCEx_PeriphCLKConfig+0x13e4>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008592:	4ba4      	ldr	r3, [pc, #656]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008596:	4aa3      	ldr	r2, [pc, #652]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008598:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800859c:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 800859e:	e018      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x13ee>

      case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80085a0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80085a4:	3308      	adds	r3, #8
 80085a6:	4618      	mov	r0, r3
 80085a8:	f003 fccc 	bl	800bf44 <RCCEx_PLL2_Config>
 80085ac:	4603      	mov	r3, r0
 80085ae:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI2 clock source config set later after clock selection check */
        break;
 80085b2:	e00e      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x13ee>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80085b4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80085b8:	3330      	adds	r3, #48	@ 0x30
 80085ba:	4618      	mov	r0, r3
 80085bc:	f003 fd5a 	bl	800c074 <RCCEx_PLL3_Config>
 80085c0:	4603      	mov	r3, r0
 80085c2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SAI2 clock source config set later after clock selection check */
        break;
 80085c6:	e004      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x13ee>
      case RCC_SAI2CLKSOURCE_CLKP:      /* CLKP is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80085c8:	2301      	movs	r3, #1
 80085ca:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80085ce:	e000      	b.n	80085d2 <HAL_RCCEx_PeriphCLKConfig+0x13ee>
        break;
 80085d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80085d2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d10d      	bne.n	80085f6 <HAL_RCCEx_PeriphCLKConfig+0x1412>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80085da:	4b92      	ldr	r3, [pc, #584]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 80085dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80085e0:	f423 1160 	bic.w	r1, r3, #3670016	@ 0x380000
 80085e4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80085e8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80085ec:	4a8d      	ldr	r2, [pc, #564]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 80085ee:	430b      	orrs	r3, r1
 80085f0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80085f4:	e003      	b.n	80085fe <HAL_RCCEx_PeriphCLKConfig+0x141a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085f6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80085fa:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80085fe:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008606:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800860a:	673b      	str	r3, [r7, #112]	@ 0x70
 800860c:	2300      	movs	r3, #0
 800860e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008610:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008614:	460b      	mov	r3, r1
 8008616:	4313      	orrs	r3, r2
 8008618:	d032      	beq.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x149c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800861a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800861e:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8008622:	2b05      	cmp	r3, #5
 8008624:	d80f      	bhi.n	8008646 <HAL_RCCEx_PeriphCLKConfig+0x1462>
 8008626:	2b03      	cmp	r3, #3
 8008628:	d211      	bcs.n	800864e <HAL_RCCEx_PeriphCLKConfig+0x146a>
 800862a:	2b01      	cmp	r3, #1
 800862c:	d911      	bls.n	8008652 <HAL_RCCEx_PeriphCLKConfig+0x146e>
 800862e:	2b02      	cmp	r3, #2
 8008630:	d109      	bne.n	8008646 <HAL_RCCEx_PeriphCLKConfig+0x1462>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008632:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008636:	3308      	adds	r3, #8
 8008638:	4618      	mov	r0, r3
 800863a:	f003 fc83 	bl	800bf44 <RCCEx_PLL2_Config>
 800863e:	4603      	mov	r3, r0
 8008640:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008644:	e006      	b.n	8008654 <HAL_RCCEx_PeriphCLKConfig+0x1470>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 8008646:	2301      	movs	r3, #1
 8008648:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 800864c:	e002      	b.n	8008654 <HAL_RCCEx_PeriphCLKConfig+0x1470>
        break;
 800864e:	bf00      	nop
 8008650:	e000      	b.n	8008654 <HAL_RCCEx_PeriphCLKConfig+0x1470>
        break;
 8008652:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008654:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008658:	2b00      	cmp	r3, #0
 800865a:	d10d      	bne.n	8008678 <HAL_RCCEx_PeriphCLKConfig+0x1494>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 800865c:	4b71      	ldr	r3, [pc, #452]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800865e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008662:	f023 0107 	bic.w	r1, r3, #7
 8008666:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800866a:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 800866e:	4a6d      	ldr	r2, [pc, #436]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008670:	430b      	orrs	r3, r1
 8008672:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8008676:	e003      	b.n	8008680 <HAL_RCCEx_PeriphCLKConfig+0x149c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008678:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800867c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8008680:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008684:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008688:	2100      	movs	r1, #0
 800868a:	66b9      	str	r1, [r7, #104]	@ 0x68
 800868c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008690:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008692:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008696:	460b      	mov	r3, r1
 8008698:	4313      	orrs	r3, r2
 800869a:	d024      	beq.n	80086e6 <HAL_RCCEx_PeriphCLKConfig+0x1502>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 800869c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80086a0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80086a4:	2b00      	cmp	r3, #0
 80086a6:	d005      	beq.n	80086b4 <HAL_RCCEx_PeriphCLKConfig+0x14d0>
 80086a8:	2b08      	cmp	r3, #8
 80086aa:	d005      	beq.n	80086b8 <HAL_RCCEx_PeriphCLKConfig+0x14d4>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80086ac:	2301      	movs	r3, #1
 80086ae:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80086b2:	e002      	b.n	80086ba <HAL_RCCEx_PeriphCLKConfig+0x14d6>
        break;
 80086b4:	bf00      	nop
 80086b6:	e000      	b.n	80086ba <HAL_RCCEx_PeriphCLKConfig+0x14d6>
        break;
 80086b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80086ba:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d10d      	bne.n	80086de <HAL_RCCEx_PeriphCLKConfig+0x14fa>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 80086c2:	4b58      	ldr	r3, [pc, #352]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 80086c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80086c8:	f023 0108 	bic.w	r1, r3, #8
 80086cc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80086d0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80086d4:	4a53      	ldr	r2, [pc, #332]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 80086d6:	430b      	orrs	r3, r1
 80086d8:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80086dc:	e003      	b.n	80086e6 <HAL_RCCEx_PeriphCLKConfig+0x1502>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80086de:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80086e2:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80086e6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80086ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ee:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80086f2:	663b      	str	r3, [r7, #96]	@ 0x60
 80086f4:	2300      	movs	r3, #0
 80086f6:	667b      	str	r3, [r7, #100]	@ 0x64
 80086f8:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80086fc:	460b      	mov	r3, r1
 80086fe:	4313      	orrs	r3, r2
 8008700:	f000 80b9 	beq.w	8008876 <HAL_RCCEx_PeriphCLKConfig+0x1692>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8008704:	4b48      	ldr	r3, [pc, #288]	@ (8008828 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8008706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008708:	4a47      	ldr	r2, [pc, #284]	@ (8008828 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 800870a:	f043 0301 	orr.w	r3, r3, #1
 800870e:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008710:	f7fa fafa 	bl	8002d08 <HAL_GetTick>
 8008714:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8008718:	e00b      	b.n	8008732 <HAL_RCCEx_PeriphCLKConfig+0x154e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800871a:	f7fa faf5 	bl	8002d08 <HAL_GetTick>
 800871e:	4602      	mov	r2, r0
 8008720:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8008724:	1ad3      	subs	r3, r2, r3
 8008726:	2b02      	cmp	r3, #2
 8008728:	d903      	bls.n	8008732 <HAL_RCCEx_PeriphCLKConfig+0x154e>
      {
        ret = HAL_TIMEOUT;
 800872a:	2303      	movs	r3, #3
 800872c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008730:	e005      	b.n	800873e <HAL_RCCEx_PeriphCLKConfig+0x155a>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8008732:	4b3d      	ldr	r3, [pc, #244]	@ (8008828 <HAL_RCCEx_PeriphCLKConfig+0x1644>)
 8008734:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008736:	f003 0301 	and.w	r3, r3, #1
 800873a:	2b00      	cmp	r3, #0
 800873c:	d0ed      	beq.n	800871a <HAL_RCCEx_PeriphCLKConfig+0x1536>
      }
    }

    if (ret == HAL_OK)
 800873e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008742:	2b00      	cmp	r3, #0
 8008744:	f040 8093 	bne.w	800886e <HAL_RCCEx_PeriphCLKConfig+0x168a>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008748:	4b36      	ldr	r3, [pc, #216]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800874a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800874e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008752:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8008756:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800875a:	2b00      	cmp	r3, #0
 800875c:	d023      	beq.n	80087a6 <HAL_RCCEx_PeriphCLKConfig+0x15c2>
 800875e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008762:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8008766:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800876a:	4293      	cmp	r3, r2
 800876c:	d01b      	beq.n	80087a6 <HAL_RCCEx_PeriphCLKConfig+0x15c2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800876e:	4b2d      	ldr	r3, [pc, #180]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008770:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008774:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008778:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800877c:	4b29      	ldr	r3, [pc, #164]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800877e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008782:	4a28      	ldr	r2, [pc, #160]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008784:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008788:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 800878c:	4b25      	ldr	r3, [pc, #148]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800878e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008792:	4a24      	ldr	r2, [pc, #144]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008794:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008798:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800879c:	4a21      	ldr	r2, [pc, #132]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800879e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80087a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80087a6:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80087aa:	f003 0301 	and.w	r3, r3, #1
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d019      	beq.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x1602>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80087b2:	f7fa faa9 	bl	8002d08 <HAL_GetTick>
 80087b6:	f8c7 014c 	str.w	r0, [r7, #332]	@ 0x14c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80087ba:	e00d      	b.n	80087d8 <HAL_RCCEx_PeriphCLKConfig+0x15f4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80087bc:	f7fa faa4 	bl	8002d08 <HAL_GetTick>
 80087c0:	4602      	mov	r2, r0
 80087c2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80087c6:	1ad2      	subs	r2, r2, r3
 80087c8:	f241 3388 	movw	r3, #5000	@ 0x1388
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d903      	bls.n	80087d8 <HAL_RCCEx_PeriphCLKConfig+0x15f4>
          {
            ret = HAL_TIMEOUT;
 80087d0:	2303      	movs	r3, #3
 80087d2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
            break;
 80087d6:	e006      	b.n	80087e6 <HAL_RCCEx_PeriphCLKConfig+0x1602>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80087d8:	4b12      	ldr	r3, [pc, #72]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 80087da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80087de:	f003 0302 	and.w	r3, r3, #2
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d0ea      	beq.n	80087bc <HAL_RCCEx_PeriphCLKConfig+0x15d8>
          }
        }
      }

      if (ret == HAL_OK)
 80087e6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d13a      	bne.n	8008864 <HAL_RCCEx_PeriphCLKConfig+0x1680>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80087ee:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80087f2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80087f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80087fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80087fe:	d115      	bne.n	800882c <HAL_RCCEx_PeriphCLKConfig+0x1648>
 8008800:	4b08      	ldr	r3, [pc, #32]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 8008802:	69db      	ldr	r3, [r3, #28]
 8008804:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008808:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800880c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008810:	091b      	lsrs	r3, r3, #4
 8008812:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8008816:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800881a:	4a02      	ldr	r2, [pc, #8]	@ (8008824 <HAL_RCCEx_PeriphCLKConfig+0x1640>)
 800881c:	430b      	orrs	r3, r1
 800881e:	61d3      	str	r3, [r2, #28]
 8008820:	e00a      	b.n	8008838 <HAL_RCCEx_PeriphCLKConfig+0x1654>
 8008822:	bf00      	nop
 8008824:	44020c00 	.word	0x44020c00
 8008828:	44020800 	.word	0x44020800
 800882c:	4bc6      	ldr	r3, [pc, #792]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800882e:	69db      	ldr	r3, [r3, #28]
 8008830:	4ac5      	ldr	r2, [pc, #788]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008832:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008836:	61d3      	str	r3, [r2, #28]
 8008838:	4bc3      	ldr	r3, [pc, #780]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800883a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800883e:	4ac2      	ldr	r2, [pc, #776]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008840:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008844:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008848:	4bbf      	ldr	r3, [pc, #764]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800884a:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 800884e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008852:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8008856:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800885a:	4abb      	ldr	r2, [pc, #748]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800885c:	430b      	orrs	r3, r1
 800885e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8008862:	e008      	b.n	8008876 <HAL_RCCEx_PeriphCLKConfig+0x1692>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008864:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008868:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
 800886c:	e003      	b.n	8008876 <HAL_RCCEx_PeriphCLKConfig+0x1692>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800886e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008872:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008876:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800887a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800887e:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8008882:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008884:	2300      	movs	r3, #0
 8008886:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008888:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800888c:	460b      	mov	r3, r1
 800888e:	4313      	orrs	r3, r2
 8008890:	d035      	beq.n	80088fe <HAL_RCCEx_PeriphCLKConfig+0x171a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8008892:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008896:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800889a:	2b30      	cmp	r3, #48	@ 0x30
 800889c:	d014      	beq.n	80088c8 <HAL_RCCEx_PeriphCLKConfig+0x16e4>
 800889e:	2b30      	cmp	r3, #48	@ 0x30
 80088a0:	d80e      	bhi.n	80088c0 <HAL_RCCEx_PeriphCLKConfig+0x16dc>
 80088a2:	2b20      	cmp	r3, #32
 80088a4:	d012      	beq.n	80088cc <HAL_RCCEx_PeriphCLKConfig+0x16e8>
 80088a6:	2b20      	cmp	r3, #32
 80088a8:	d80a      	bhi.n	80088c0 <HAL_RCCEx_PeriphCLKConfig+0x16dc>
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d010      	beq.n	80088d0 <HAL_RCCEx_PeriphCLKConfig+0x16ec>
 80088ae:	2b10      	cmp	r3, #16
 80088b0:	d106      	bne.n	80088c0 <HAL_RCCEx_PeriphCLKConfig+0x16dc>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80088b2:	4ba5      	ldr	r3, [pc, #660]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 80088b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088b6:	4aa4      	ldr	r2, [pc, #656]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 80088b8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80088bc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 80088be:	e008      	b.n	80088d2 <HAL_RCCEx_PeriphCLKConfig+0x16ee>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80088c0:	2301      	movs	r3, #1
 80088c2:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 80088c6:	e004      	b.n	80088d2 <HAL_RCCEx_PeriphCLKConfig+0x16ee>
        break;
 80088c8:	bf00      	nop
 80088ca:	e002      	b.n	80088d2 <HAL_RCCEx_PeriphCLKConfig+0x16ee>
        break;
 80088cc:	bf00      	nop
 80088ce:	e000      	b.n	80088d2 <HAL_RCCEx_PeriphCLKConfig+0x16ee>
        break;
 80088d0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80088d2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d10d      	bne.n	80088f6 <HAL_RCCEx_PeriphCLKConfig+0x1712>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 80088da:	4b9b      	ldr	r3, [pc, #620]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 80088dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80088e0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80088e4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80088e8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80088ec:	4a96      	ldr	r2, [pc, #600]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 80088ee:	430b      	orrs	r3, r1
 80088f0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80088f4:	e003      	b.n	80088fe <HAL_RCCEx_PeriphCLKConfig+0x171a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088f6:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 80088fa:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  }

#if defined(SDMMC1)
  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80088fe:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008906:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800890a:	653b      	str	r3, [r7, #80]	@ 0x50
 800890c:	2300      	movs	r3, #0
 800890e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008910:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008914:	460b      	mov	r3, r1
 8008916:	4313      	orrs	r3, r2
 8008918:	d033      	beq.n	8008982 <HAL_RCCEx_PeriphCLKConfig+0x179e>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(pPeriphClkInit->Sdmmc1ClockSelection));

    switch (pPeriphClkInit->Sdmmc1ClockSelection)
 800891a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800891e:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8008922:	2b00      	cmp	r3, #0
 8008924:	d002      	beq.n	800892c <HAL_RCCEx_PeriphCLKConfig+0x1748>
 8008926:	2b40      	cmp	r3, #64	@ 0x40
 8008928:	d007      	beq.n	800893a <HAL_RCCEx_PeriphCLKConfig+0x1756>
 800892a:	e010      	b.n	800894e <HAL_RCCEx_PeriphCLKConfig+0x176a>
    {
      case RCC_SDMMC1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SDMMC1 kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800892c:	4b86      	ldr	r3, [pc, #536]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 800892e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008930:	4a85      	ldr	r2, [pc, #532]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008932:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008936:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 8008938:	e00d      	b.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x1772>

      case RCC_SDMMC1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for SDMMC1 kernel clock*/
        /* PLL2R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800893a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800893e:	3308      	adds	r3, #8
 8008940:	4618      	mov	r0, r3
 8008942:	f003 faff 	bl	800bf44 <RCCEx_PLL2_Config>
 8008946:	4603      	mov	r3, r0
 8008948:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* SDMMC1 kernel clock source config set later after clock selection check */
        break;
 800894c:	e003      	b.n	8008956 <HAL_RCCEx_PeriphCLKConfig+0x1772>

      default:
        ret = HAL_ERROR;
 800894e:	2301      	movs	r3, #1
 8008950:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008954:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008956:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800895a:	2b00      	cmp	r3, #0
 800895c:	d10d      	bne.n	800897a <HAL_RCCEx_PeriphCLKConfig+0x1796>
    {
      /* Configure the SDMMC1 clock source */
      __HAL_RCC_SDMMC1_CONFIG(pPeriphClkInit->Sdmmc1ClockSelection);
 800895e:	4b7a      	ldr	r3, [pc, #488]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008960:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008964:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8008968:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800896c:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8008970:	4a75      	ldr	r2, [pc, #468]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008972:	430b      	orrs	r3, r1
 8008974:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8008978:	e003      	b.n	8008982 <HAL_RCCEx_PeriphCLKConfig+0x179e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800897a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 800897e:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8008982:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800898a:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800898e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008990:	2300      	movs	r3, #0
 8008992:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008994:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008998:	460b      	mov	r3, r1
 800899a:	4313      	orrs	r3, r2
 800899c:	d048      	beq.n	8008a30 <HAL_RCCEx_PeriphCLKConfig+0x184c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 800899e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80089a2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80089a6:	2b04      	cmp	r3, #4
 80089a8:	d827      	bhi.n	80089fa <HAL_RCCEx_PeriphCLKConfig+0x1816>
 80089aa:	a201      	add	r2, pc, #4	@ (adr r2, 80089b0 <HAL_RCCEx_PeriphCLKConfig+0x17cc>)
 80089ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089b0:	080089c5 	.word	0x080089c5
 80089b4:	080089d3 	.word	0x080089d3
 80089b8:	080089e7 	.word	0x080089e7
 80089bc:	08008a03 	.word	0x08008a03
 80089c0:	08008a03 	.word	0x08008a03
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80089c4:	4b60      	ldr	r3, [pc, #384]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 80089c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089c8:	4a5f      	ldr	r2, [pc, #380]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 80089ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089ce:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80089d0:	e018      	b.n	8008a04 <HAL_RCCEx_PeriphCLKConfig+0x1820>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80089d2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80089d6:	3308      	adds	r3, #8
 80089d8:	4618      	mov	r0, r3
 80089da:	f003 fab3 	bl	800bf44 <RCCEx_PLL2_Config>
 80089de:	4603      	mov	r3, r0
 80089e0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80089e4:	e00e      	b.n	8008a04 <HAL_RCCEx_PeriphCLKConfig+0x1820>

#if defined(RCC_SPI1CLKSOURCE_PLL3P)
      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI1 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80089e6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80089ea:	3330      	adds	r3, #48	@ 0x30
 80089ec:	4618      	mov	r0, r3
 80089ee:	f003 fb41 	bl	800c074 <RCCEx_PLL3_Config>
 80089f2:	4603      	mov	r3, r0
 80089f4:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80089f8:	e004      	b.n	8008a04 <HAL_RCCEx_PeriphCLKConfig+0x1820>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80089fa:	2301      	movs	r3, #1
 80089fc:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008a00:	e000      	b.n	8008a04 <HAL_RCCEx_PeriphCLKConfig+0x1820>
        break;
 8008a02:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a04:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d10d      	bne.n	8008a28 <HAL_RCCEx_PeriphCLKConfig+0x1844>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8008a0c:	4b4e      	ldr	r3, [pc, #312]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008a0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008a12:	f023 0107 	bic.w	r1, r3, #7
 8008a16:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008a1a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8008a1e:	4a4a      	ldr	r2, [pc, #296]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008a20:	430b      	orrs	r3, r1
 8008a22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008a26:	e003      	b.n	8008a30 <HAL_RCCEx_PeriphCLKConfig+0x184c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a28:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008a2c:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8008a30:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008a34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a38:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8008a3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a3e:	2300      	movs	r3, #0
 8008a40:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a42:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008a46:	460b      	mov	r3, r1
 8008a48:	4313      	orrs	r3, r2
 8008a4a:	f000 8083 	beq.w	8008b54 <HAL_RCCEx_PeriphCLKConfig+0x1970>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8008a4e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008a52:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008a56:	2b20      	cmp	r3, #32
 8008a58:	d85f      	bhi.n	8008b1a <HAL_RCCEx_PeriphCLKConfig+0x1936>
 8008a5a:	a201      	add	r2, pc, #4	@ (adr r2, 8008a60 <HAL_RCCEx_PeriphCLKConfig+0x187c>)
 8008a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a60:	08008ae5 	.word	0x08008ae5
 8008a64:	08008b1b 	.word	0x08008b1b
 8008a68:	08008b1b 	.word	0x08008b1b
 8008a6c:	08008b1b 	.word	0x08008b1b
 8008a70:	08008b1b 	.word	0x08008b1b
 8008a74:	08008b1b 	.word	0x08008b1b
 8008a78:	08008b1b 	.word	0x08008b1b
 8008a7c:	08008b1b 	.word	0x08008b1b
 8008a80:	08008af3 	.word	0x08008af3
 8008a84:	08008b1b 	.word	0x08008b1b
 8008a88:	08008b1b 	.word	0x08008b1b
 8008a8c:	08008b1b 	.word	0x08008b1b
 8008a90:	08008b1b 	.word	0x08008b1b
 8008a94:	08008b1b 	.word	0x08008b1b
 8008a98:	08008b1b 	.word	0x08008b1b
 8008a9c:	08008b1b 	.word	0x08008b1b
 8008aa0:	08008b07 	.word	0x08008b07
 8008aa4:	08008b1b 	.word	0x08008b1b
 8008aa8:	08008b1b 	.word	0x08008b1b
 8008aac:	08008b1b 	.word	0x08008b1b
 8008ab0:	08008b1b 	.word	0x08008b1b
 8008ab4:	08008b1b 	.word	0x08008b1b
 8008ab8:	08008b1b 	.word	0x08008b1b
 8008abc:	08008b1b 	.word	0x08008b1b
 8008ac0:	08008b23 	.word	0x08008b23
 8008ac4:	08008b1b 	.word	0x08008b1b
 8008ac8:	08008b1b 	.word	0x08008b1b
 8008acc:	08008b1b 	.word	0x08008b1b
 8008ad0:	08008b1b 	.word	0x08008b1b
 8008ad4:	08008b1b 	.word	0x08008b1b
 8008ad8:	08008b1b 	.word	0x08008b1b
 8008adc:	08008b1b 	.word	0x08008b1b
 8008ae0:	08008b23 	.word	0x08008b23
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ae4:	4b18      	ldr	r3, [pc, #96]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ae8:	4a17      	ldr	r2, [pc, #92]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008aea:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008aee:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8008af0:	e018      	b.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0x1940>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008af2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008af6:	3308      	adds	r3, #8
 8008af8:	4618      	mov	r0, r3
 8008afa:	f003 fa23 	bl	800bf44 <RCCEx_PLL2_Config>
 8008afe:	4603      	mov	r3, r0
 8008b00:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8008b04:	e00e      	b.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0x1940>

#if defined(RCC_SPI2CLKSOURCE_PLL3P)
      case RCC_SPI2CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI2 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008b06:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008b0a:	3330      	adds	r3, #48	@ 0x30
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	f003 fab1 	bl	800c074 <RCCEx_PLL3_Config>
 8008b12:	4603      	mov	r3, r0
 8008b14:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 8008b18:	e004      	b.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0x1940>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008b1a:	2301      	movs	r3, #1
 8008b1c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008b20:	e000      	b.n	8008b24 <HAL_RCCEx_PeriphCLKConfig+0x1940>
        break;
 8008b22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b24:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d10f      	bne.n	8008b4c <HAL_RCCEx_PeriphCLKConfig+0x1968>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8008b2c:	4b06      	ldr	r3, [pc, #24]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008b2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b32:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8008b36:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008b3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008b3e:	4a02      	ldr	r2, [pc, #8]	@ (8008b48 <HAL_RCCEx_PeriphCLKConfig+0x1964>)
 8008b40:	430b      	orrs	r3, r1
 8008b42:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008b46:	e005      	b.n	8008b54 <HAL_RCCEx_PeriphCLKConfig+0x1970>
 8008b48:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b4c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008b50:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8008b54:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008b58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b5c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008b60:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008b62:	2300      	movs	r3, #0
 8008b64:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008b66:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008b6a:	460b      	mov	r3, r1
 8008b6c:	4313      	orrs	r3, r2
 8008b6e:	d04e      	beq.n	8008c0e <HAL_RCCEx_PeriphCLKConfig+0x1a2a>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8008b70:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008b74:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008b78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b7c:	d02e      	beq.n	8008bdc <HAL_RCCEx_PeriphCLKConfig+0x19f8>
 8008b7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008b82:	d827      	bhi.n	8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
 8008b84:	2bc0      	cmp	r3, #192	@ 0xc0
 8008b86:	d02b      	beq.n	8008be0 <HAL_RCCEx_PeriphCLKConfig+0x19fc>
 8008b88:	2bc0      	cmp	r3, #192	@ 0xc0
 8008b8a:	d823      	bhi.n	8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
 8008b8c:	2b80      	cmp	r3, #128	@ 0x80
 8008b8e:	d017      	beq.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x19dc>
 8008b90:	2b80      	cmp	r3, #128	@ 0x80
 8008b92:	d81f      	bhi.n	8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d002      	beq.n	8008b9e <HAL_RCCEx_PeriphCLKConfig+0x19ba>
 8008b98:	2b40      	cmp	r3, #64	@ 0x40
 8008b9a:	d007      	beq.n	8008bac <HAL_RCCEx_PeriphCLKConfig+0x19c8>
 8008b9c:	e01a      	b.n	8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x19f0>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008b9e:	4bb0      	ldr	r3, [pc, #704]	@ (8008e60 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8008ba0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ba2:	4aaf      	ldr	r2, [pc, #700]	@ (8008e60 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8008ba4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008ba8:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8008baa:	e01a      	b.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x19fe>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008bac:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008bb0:	3308      	adds	r3, #8
 8008bb2:	4618      	mov	r0, r3
 8008bb4:	f003 f9c6 	bl	800bf44 <RCCEx_PLL2_Config>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8008bbe:	e010      	b.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x19fe>

#if defined(RCC_SPI3CLKSOURCE_PLL3P)
      case RCC_SPI3CLKSOURCE_PLL3P:  /* PLL3 is used as clock source for SPI3 */
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008bc0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008bc4:	3330      	adds	r3, #48	@ 0x30
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	f003 fa54 	bl	800c074 <RCCEx_PLL3_Config>
 8008bcc:	4603      	mov	r3, r0
 8008bce:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8008bd2:	e006      	b.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x19fe>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008bd4:	2301      	movs	r3, #1
 8008bd6:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008bda:	e002      	b.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x19fe>
        break;
 8008bdc:	bf00      	nop
 8008bde:	e000      	b.n	8008be2 <HAL_RCCEx_PeriphCLKConfig+0x19fe>
        break;
 8008be0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008be2:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d10d      	bne.n	8008c06 <HAL_RCCEx_PeriphCLKConfig+0x1a22>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8008bea:	4b9d      	ldr	r3, [pc, #628]	@ (8008e60 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8008bec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008bf0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8008bf4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008bf8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008bfc:	4a98      	ldr	r2, [pc, #608]	@ (8008e60 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8008bfe:	430b      	orrs	r3, r1
 8008c00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008c04:	e003      	b.n	8008c0e <HAL_RCCEx_PeriphCLKConfig+0x1a2a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c06:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008c0a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

  }

#if defined(SPI4)
  /*-------------------------- SPI4 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI4) == RCC_PERIPHCLK_SPI4)
 8008c0e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c16:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008c1a:	633b      	str	r3, [r7, #48]	@ 0x30
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c20:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008c24:	460b      	mov	r3, r1
 8008c26:	4313      	orrs	r3, r2
 8008c28:	d055      	beq.n	8008cd6 <HAL_RCCEx_PeriphCLKConfig+0x1af2>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI4CLKSOURCE(pPeriphClkInit->Spi4ClockSelection));

    switch (pPeriphClkInit->Spi4ClockSelection)
 8008c2a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008c2e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008c32:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008c36:	d031      	beq.n	8008c9c <HAL_RCCEx_PeriphCLKConfig+0x1ab8>
 8008c38:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8008c3c:	d82a      	bhi.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 8008c3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008c42:	d02d      	beq.n	8008ca0 <HAL_RCCEx_PeriphCLKConfig+0x1abc>
 8008c44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008c48:	d824      	bhi.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 8008c4a:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008c4e:	d029      	beq.n	8008ca4 <HAL_RCCEx_PeriphCLKConfig+0x1ac0>
 8008c50:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008c54:	d81e      	bhi.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 8008c56:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c5a:	d011      	beq.n	8008c80 <HAL_RCCEx_PeriphCLKConfig+0x1a9c>
 8008c5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c60:	d818      	bhi.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d020      	beq.n	8008ca8 <HAL_RCCEx_PeriphCLKConfig+0x1ac4>
 8008c66:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008c6a:	d113      	bne.n	8008c94 <HAL_RCCEx_PeriphCLKConfig+0x1ab0>
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI4CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI4*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008c6c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008c70:	3308      	adds	r3, #8
 8008c72:	4618      	mov	r0, r3
 8008c74:	f003 f966 	bl	800bf44 <RCCEx_PLL2_Config>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8008c7e:	e014      	b.n	8008caa <HAL_RCCEx_PeriphCLKConfig+0x1ac6>

      case RCC_SPI4CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI4 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008c80:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008c84:	3330      	adds	r3, #48	@ 0x30
 8008c86:	4618      	mov	r0, r3
 8008c88:	f003 f9f4 	bl	800c074 <RCCEx_PLL3_Config>
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI4 clock source configuration done later after clock selection check */
        break;
 8008c92:	e00a      	b.n	8008caa <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        /*  HSE oscillator is used as source of SPI4 clock */
        /* SPI4 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008c94:	2301      	movs	r3, #1
 8008c96:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008c9a:	e006      	b.n	8008caa <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 8008c9c:	bf00      	nop
 8008c9e:	e004      	b.n	8008caa <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 8008ca0:	bf00      	nop
 8008ca2:	e002      	b.n	8008caa <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 8008ca4:	bf00      	nop
 8008ca6:	e000      	b.n	8008caa <HAL_RCCEx_PeriphCLKConfig+0x1ac6>
        break;
 8008ca8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008caa:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d10d      	bne.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0x1aea>
    {
      /* Configure the SPI4 clock source */
      __HAL_RCC_SPI4_CONFIG(pPeriphClkInit->Spi4ClockSelection);
 8008cb2:	4b6b      	ldr	r3, [pc, #428]	@ (8008e60 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8008cb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008cb8:	f423 6160 	bic.w	r1, r3, #3584	@ 0xe00
 8008cbc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008cc0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008cc4:	4a66      	ldr	r2, [pc, #408]	@ (8008e60 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8008cc6:	430b      	orrs	r3, r1
 8008cc8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8008ccc:	e003      	b.n	8008cd6 <HAL_RCCEx_PeriphCLKConfig+0x1af2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008cce:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008cd2:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SPI4 */

#if defined(SPI5)
  /*-------------------------- SPI5 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI5) == RCC_PERIPHCLK_SPI5)
 8008cd6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cde:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008ce2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008ce8:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008cec:	460b      	mov	r3, r1
 8008cee:	4313      	orrs	r3, r2
 8008cf0:	d055      	beq.n	8008d9e <HAL_RCCEx_PeriphCLKConfig+0x1bba>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI5CLKSOURCE(pPeriphClkInit->Spi5ClockSelection));

    switch (pPeriphClkInit->Spi5ClockSelection)
 8008cf2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008cf6:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8008cfa:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008cfe:	d031      	beq.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0x1b80>
 8008d00:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8008d04:	d82a      	bhi.n	8008d5c <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 8008d06:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008d0a:	d02d      	beq.n	8008d68 <HAL_RCCEx_PeriphCLKConfig+0x1b84>
 8008d0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008d10:	d824      	bhi.n	8008d5c <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 8008d12:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008d16:	d029      	beq.n	8008d6c <HAL_RCCEx_PeriphCLKConfig+0x1b88>
 8008d18:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8008d1c:	d81e      	bhi.n	8008d5c <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 8008d1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d22:	d011      	beq.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0x1b64>
 8008d24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d28:	d818      	bhi.n	8008d5c <HAL_RCCEx_PeriphCLKConfig+0x1b78>
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d020      	beq.n	8008d70 <HAL_RCCEx_PeriphCLKConfig+0x1b8c>
 8008d2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d32:	d113      	bne.n	8008d5c <HAL_RCCEx_PeriphCLKConfig+0x1b78>
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI5CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI5*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008d34:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008d38:	3308      	adds	r3, #8
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f003 f902 	bl	800bf44 <RCCEx_PLL2_Config>
 8008d40:	4603      	mov	r3, r0
 8008d42:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8008d46:	e014      	b.n	8008d72 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>

      case RCC_SPI5CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI5 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008d48:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008d4c:	3330      	adds	r3, #48	@ 0x30
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f003 f990 	bl	800c074 <RCCEx_PLL3_Config>
 8008d54:	4603      	mov	r3, r0
 8008d56:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI5 clock source configuration done later after clock selection check */
        break;
 8008d5a:	e00a      	b.n	8008d72 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        /*  HSE oscillator is used as source of SPI5 clock */
        /* SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008d62:	e006      	b.n	8008d72 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 8008d64:	bf00      	nop
 8008d66:	e004      	b.n	8008d72 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 8008d68:	bf00      	nop
 8008d6a:	e002      	b.n	8008d72 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 8008d6c:	bf00      	nop
 8008d6e:	e000      	b.n	8008d72 <HAL_RCCEx_PeriphCLKConfig+0x1b8e>
        break;
 8008d70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008d72:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d10d      	bne.n	8008d96 <HAL_RCCEx_PeriphCLKConfig+0x1bb2>
    {
      /* Configure the SPI5 clock source */
      __HAL_RCC_SPI5_CONFIG(pPeriphClkInit->Spi5ClockSelection);
 8008d7a:	4b39      	ldr	r3, [pc, #228]	@ (8008e60 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8008d7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008d80:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8008d84:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008d88:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8008d8c:	4934      	ldr	r1, [pc, #208]	@ (8008e60 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008d94:	e003      	b.n	8008d9e <HAL_RCCEx_PeriphCLKConfig+0x1bba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d96:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008d9a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SPI5 */

#if defined(SPI6)
  /*-------------------------- SPI6 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008d9e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008da6:	2100      	movs	r1, #0
 8008da8:	6239      	str	r1, [r7, #32]
 8008daa:	f003 0301 	and.w	r3, r3, #1
 8008dae:	627b      	str	r3, [r7, #36]	@ 0x24
 8008db0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008db4:	460b      	mov	r3, r1
 8008db6:	4313      	orrs	r3, r2
 8008db8:	d058      	beq.n	8008e6c <HAL_RCCEx_PeriphCLKConfig+0x1c88>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(pPeriphClkInit->Spi6ClockSelection));

    switch (pPeriphClkInit->Spi6ClockSelection)
 8008dba:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008dbe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008dc2:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008dc6:	d031      	beq.n	8008e2c <HAL_RCCEx_PeriphCLKConfig+0x1c48>
 8008dc8:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 8008dcc:	d82a      	bhi.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 8008dce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008dd2:	d02d      	beq.n	8008e30 <HAL_RCCEx_PeriphCLKConfig+0x1c4c>
 8008dd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008dd8:	d824      	bhi.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 8008dda:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008dde:	d029      	beq.n	8008e34 <HAL_RCCEx_PeriphCLKConfig+0x1c50>
 8008de0:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 8008de4:	d81e      	bhi.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 8008de6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008dea:	d011      	beq.n	8008e10 <HAL_RCCEx_PeriphCLKConfig+0x1c2c>
 8008dec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008df0:	d818      	bhi.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d020      	beq.n	8008e38 <HAL_RCCEx_PeriphCLKConfig+0x1c54>
 8008df6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008dfa:	d113      	bne.n	8008e24 <HAL_RCCEx_PeriphCLKConfig+0x1c40>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q: /* PLL2 is used as clock source for SPI6*/
        /* PLL2 Q input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008dfc:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008e00:	3308      	adds	r3, #8
 8008e02:	4618      	mov	r0, r3
 8008e04:	f003 f89e 	bl	800bf44 <RCCEx_PLL2_Config>
 8008e08:	4603      	mov	r3, r0
 8008e0a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008e0e:	e014      	b.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x1c56>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3 is used as clock source for SPI6 */
        /* PLL3 Q input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008e10:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008e14:	3330      	adds	r3, #48	@ 0x30
 8008e16:	4618      	mov	r0, r3
 8008e18:	f003 f92c 	bl	800c074 <RCCEx_PLL3_Config>
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008e22:	e00a      	b.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        /*  HSE oscillator is used as source of SPI6 clock */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008e24:	2301      	movs	r3, #1
 8008e26:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008e2a:	e006      	b.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 8008e2c:	bf00      	nop
 8008e2e:	e004      	b.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 8008e30:	bf00      	nop
 8008e32:	e002      	b.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 8008e34:	bf00      	nop
 8008e36:	e000      	b.n	8008e3a <HAL_RCCEx_PeriphCLKConfig+0x1c56>
        break;
 8008e38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008e3a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d110      	bne.n	8008e64 <HAL_RCCEx_PeriphCLKConfig+0x1c80>
    {
      /* Configure the SPI6 clock source */
      __HAL_RCC_SPI6_CONFIG(pPeriphClkInit->Spi6ClockSelection);
 8008e42:	4b07      	ldr	r3, [pc, #28]	@ (8008e60 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8008e44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8008e48:	f423 3260 	bic.w	r2, r3, #229376	@ 0x38000
 8008e4c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008e50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8008e54:	4902      	ldr	r1, [pc, #8]	@ (8008e60 <HAL_RCCEx_PeriphCLKConfig+0x1c7c>)
 8008e56:	4313      	orrs	r3, r2
 8008e58:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8008e5c:	e006      	b.n	8008e6c <HAL_RCCEx_PeriphCLKConfig+0x1c88>
 8008e5e:	bf00      	nop
 8008e60:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e64:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008e68:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* SPI6 */

#if defined(OCTOSPI1)
  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8008e6c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008e70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e74:	2100      	movs	r1, #0
 8008e76:	61b9      	str	r1, [r7, #24]
 8008e78:	f003 0302 	and.w	r3, r3, #2
 8008e7c:	61fb      	str	r3, [r7, #28]
 8008e7e:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008e82:	460b      	mov	r3, r1
 8008e84:	4313      	orrs	r3, r2
 8008e86:	d03d      	beq.n	8008f04 <HAL_RCCEx_PeriphCLKConfig+0x1d20>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    switch (pPeriphClkInit->OspiClockSelection)
 8008e88:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008e8c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008e90:	2b03      	cmp	r3, #3
 8008e92:	d81c      	bhi.n	8008ece <HAL_RCCEx_PeriphCLKConfig+0x1cea>
 8008e94:	a201      	add	r2, pc, #4	@ (adr r2, 8008e9c <HAL_RCCEx_PeriphCLKConfig+0x1cb8>)
 8008e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e9a:	bf00      	nop
 8008e9c:	08008ed7 	.word	0x08008ed7
 8008ea0:	08008ead 	.word	0x08008ead
 8008ea4:	08008ebb 	.word	0x08008ebb
 8008ea8:	08008ed7 	.word	0x08008ed7
        break;

      case RCC_OSPICLKSOURCE_PLL1Q:  /* PLL1 Q is used as clock source for OCTOSPI*/

        /* Enable PLL1 Q CLK output */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008eac:	4b6f      	ldr	r3, [pc, #444]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8008eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008eb0:	4a6e      	ldr	r2, [pc, #440]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8008eb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008eb6:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8008eb8:	e00e      	b.n	8008ed8 <HAL_RCCEx_PeriphCLKConfig+0x1cf4>

      case RCC_OSPICLKSOURCE_PLL2R:  /* PLL2 is used as clock source for OCTOSPI*/
        /* PLL2 R input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008eba:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008ebe:	3308      	adds	r3, #8
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	f003 f83f 	bl	800bf44 <RCCEx_PLL2_Config>
 8008ec6:	4603      	mov	r3, r0
 8008ec8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* OCTOSPI clock source config set later after clock selection check */
        break;
 8008ecc:	e004      	b.n	8008ed8 <HAL_RCCEx_PeriphCLKConfig+0x1cf4>
      case RCC_OSPICLKSOURCE_CLKP:  /* CLKP is used as source of OCTOSPI clock*/
        /* OCTOSPI clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008ece:	2301      	movs	r3, #1
 8008ed0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008ed4:	e000      	b.n	8008ed8 <HAL_RCCEx_PeriphCLKConfig+0x1cf4>
        break;
 8008ed6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ed8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d10d      	bne.n	8008efc <HAL_RCCEx_PeriphCLKConfig+0x1d18>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8008ee0:	4b62      	ldr	r3, [pc, #392]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8008ee2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8008ee6:	f023 0203 	bic.w	r2, r3, #3
 8008eea:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008eee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8008ef2:	495e      	ldr	r1, [pc, #376]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8008ef4:	4313      	orrs	r3, r2
 8008ef6:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8008efa:	e003      	b.n	8008f04 <HAL_RCCEx_PeriphCLKConfig+0x1d20>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008efc:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008f00:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008f04:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f0c:	2100      	movs	r1, #0
 8008f0e:	6139      	str	r1, [r7, #16]
 8008f10:	f003 0304 	and.w	r3, r3, #4
 8008f14:	617b      	str	r3, [r7, #20]
 8008f16:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008f1a:	460b      	mov	r3, r1
 8008f1c:	4313      	orrs	r3, r2
 8008f1e:	d03a      	beq.n	8008f96 <HAL_RCCEx_PeriphCLKConfig+0x1db2>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 8008f20:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008f24:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008f28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f2c:	d00e      	beq.n	8008f4c <HAL_RCCEx_PeriphCLKConfig+0x1d68>
 8008f2e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f32:	d815      	bhi.n	8008f60 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d017      	beq.n	8008f68 <HAL_RCCEx_PeriphCLKConfig+0x1d84>
 8008f38:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f3c:	d110      	bne.n	8008f60 <HAL_RCCEx_PeriphCLKConfig+0x1d7c>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f3e:	4b4b      	ldr	r3, [pc, #300]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8008f40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f42:	4a4a      	ldr	r2, [pc, #296]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8008f44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f48:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8008f4a:	e00e      	b.n	8008f6a <HAL_RCCEx_PeriphCLKConfig+0x1d86>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8008f4c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008f50:	3308      	adds	r3, #8
 8008f52:	4618      	mov	r0, r3
 8008f54:	f002 fff6 	bl	800bf44 <RCCEx_PLL2_Config>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 8008f5e:	e004      	b.n	8008f6a <HAL_RCCEx_PeriphCLKConfig+0x1d86>

      default:
        ret = HAL_ERROR;
 8008f60:	2301      	movs	r3, #1
 8008f62:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008f66:	e000      	b.n	8008f6a <HAL_RCCEx_PeriphCLKConfig+0x1d86>
        break;
 8008f68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f6a:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d10d      	bne.n	8008f8e <HAL_RCCEx_PeriphCLKConfig+0x1daa>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 8008f72:	4b3e      	ldr	r3, [pc, #248]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8008f74:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8008f78:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008f7c:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008f80:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8008f84:	4939      	ldr	r1, [pc, #228]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8008f86:	4313      	orrs	r3, r2
 8008f88:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 8008f8c:	e003      	b.n	8008f96 <HAL_RCCEx_PeriphCLKConfig+0x1db2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008f8e:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008f92:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008f96:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f9e:	2100      	movs	r1, #0
 8008fa0:	60b9      	str	r1, [r7, #8]
 8008fa2:	f003 0310 	and.w	r3, r3, #16
 8008fa6:	60fb      	str	r3, [r7, #12]
 8008fa8:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008fac:	460b      	mov	r3, r1
 8008fae:	4313      	orrs	r3, r2
 8008fb0:	d038      	beq.n	8009024 <HAL_RCCEx_PeriphCLKConfig+0x1e40>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8008fb2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008fb6:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8008fba:	2b30      	cmp	r3, #48	@ 0x30
 8008fbc:	d01b      	beq.n	8008ff6 <HAL_RCCEx_PeriphCLKConfig+0x1e12>
 8008fbe:	2b30      	cmp	r3, #48	@ 0x30
 8008fc0:	d815      	bhi.n	8008fee <HAL_RCCEx_PeriphCLKConfig+0x1e0a>
 8008fc2:	2b10      	cmp	r3, #16
 8008fc4:	d002      	beq.n	8008fcc <HAL_RCCEx_PeriphCLKConfig+0x1de8>
 8008fc6:	2b20      	cmp	r3, #32
 8008fc8:	d007      	beq.n	8008fda <HAL_RCCEx_PeriphCLKConfig+0x1df6>
 8008fca:	e010      	b.n	8008fee <HAL_RCCEx_PeriphCLKConfig+0x1e0a>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008fcc:	4b27      	ldr	r3, [pc, #156]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8008fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008fd0:	4a26      	ldr	r2, [pc, #152]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8008fd2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008fd6:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8008fd8:	e00e      	b.n	8008ff8 <HAL_RCCEx_PeriphCLKConfig+0x1e14>

#if defined(RCC_USBCLKSOURCE_PLL3Q)
      case RCC_USBCLKSOURCE_PLL3Q: /* PLL3 is used as clock source for USB*/
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8008fda:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8008fde:	3330      	adds	r3, #48	@ 0x30
 8008fe0:	4618      	mov	r0, r3
 8008fe2:	f003 f847 	bl	800c074 <RCCEx_PLL3_Config>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8008fec:	e004      	b.n	8008ff8 <HAL_RCCEx_PeriphCLKConfig+0x1e14>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008fee:	2301      	movs	r3, #1
 8008ff0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
        break;
 8008ff4:	e000      	b.n	8008ff8 <HAL_RCCEx_PeriphCLKConfig+0x1e14>
        break;
 8008ff6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008ff8:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d10d      	bne.n	800901c <HAL_RCCEx_PeriphCLKConfig+0x1e38>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8009000:	4b1a      	ldr	r3, [pc, #104]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8009002:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8009006:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800900a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800900e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	@ 0xfc
 8009012:	4916      	ldr	r1, [pc, #88]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8009014:	4313      	orrs	r3, r2
 8009016:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800901a:	e003      	b.n	8009024 <HAL_RCCEx_PeriphCLKConfig+0x1e40>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800901c:	f897 3153 	ldrb.w	r3, [r7, #339]	@ 0x153
 8009020:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
  }
#endif /* USB_DRD_FS */

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8009024:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8009028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800902c:	2100      	movs	r1, #0
 800902e:	6039      	str	r1, [r7, #0]
 8009030:	f003 0308 	and.w	r3, r3, #8
 8009034:	607b      	str	r3, [r7, #4]
 8009036:	e9d7 1200 	ldrd	r1, r2, [r7]
 800903a:	460b      	mov	r3, r1
 800903c:	4313      	orrs	r3, r2
 800903e:	d00c      	beq.n	800905a <HAL_RCCEx_PeriphCLKConfig+0x1e76>

    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(pPeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);
 8009040:	4b0a      	ldr	r3, [pc, #40]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8009042:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009046:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800904a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800904e:	f8d3 30f8 	ldr.w	r3, [r3, #248]	@ 0xf8
 8009052:	4906      	ldr	r1, [pc, #24]	@ (800906c <HAL_RCCEx_PeriphCLKConfig+0x1e88>)
 8009054:	4313      	orrs	r3, r2
 8009056:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8

  }
#endif /* CEC */

  return status;
 800905a:	f897 3152 	ldrb.w	r3, [r7, #338]	@ 0x152
}
 800905e:	4618      	mov	r0, r3
 8009060:	f507 77ac 	add.w	r7, r7, #344	@ 0x158
 8009064:	46bd      	mov	sp, r7
 8009066:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800906a:	bf00      	nop
 800906c:	44020c00 	.word	0x44020c00

08009070 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 8009070:	b480      	push	{r7}
 8009072:	b08b      	sub	sp, #44	@ 0x2c
 8009074:	af00      	add	r7, sp, #0
 8009076:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8009078:	4bae      	ldr	r3, [pc, #696]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800907a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800907c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009080:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8009082:	4bac      	ldr	r3, [pc, #688]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8009084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009086:	f003 0303 	and.w	r3, r3, #3
 800908a:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 800908c:	4ba9      	ldr	r3, [pc, #676]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800908e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009090:	0a1b      	lsrs	r3, r3, #8
 8009092:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009096:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8009098:	4ba6      	ldr	r3, [pc, #664]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800909a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800909c:	091b      	lsrs	r3, r3, #4
 800909e:	f003 0301 	and.w	r3, r3, #1
 80090a2:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80090a4:	4ba3      	ldr	r3, [pc, #652]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80090a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090a8:	08db      	lsrs	r3, r3, #3
 80090aa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80090ae:	697a      	ldr	r2, [r7, #20]
 80090b0:	fb02 f303 	mul.w	r3, r2, r3
 80090b4:	ee07 3a90 	vmov	s15, r3
 80090b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80090bc:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 80090c0:	69bb      	ldr	r3, [r7, #24]
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	f000 8126 	beq.w	8009314 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 80090c8:	69fb      	ldr	r3, [r7, #28]
 80090ca:	2b03      	cmp	r3, #3
 80090cc:	d053      	beq.n	8009176 <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 80090ce:	69fb      	ldr	r3, [r7, #28]
 80090d0:	2b03      	cmp	r3, #3
 80090d2:	d86f      	bhi.n	80091b4 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 80090d4:	69fb      	ldr	r3, [r7, #28]
 80090d6:	2b01      	cmp	r3, #1
 80090d8:	d003      	beq.n	80090e2 <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 80090da:	69fb      	ldr	r3, [r7, #28]
 80090dc:	2b02      	cmp	r3, #2
 80090de:	d02b      	beq.n	8009138 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80090e0:	e068      	b.n	80091b4 <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80090e2:	4b94      	ldr	r3, [pc, #592]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	08db      	lsrs	r3, r3, #3
 80090e8:	f003 0303 	and.w	r3, r3, #3
 80090ec:	4a92      	ldr	r2, [pc, #584]	@ (8009338 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80090ee:	fa22 f303 	lsr.w	r3, r2, r3
 80090f2:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	ee07 3a90 	vmov	s15, r3
 80090fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80090fe:	69bb      	ldr	r3, [r7, #24]
 8009100:	ee07 3a90 	vmov	s15, r3
 8009104:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009108:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800910c:	6a3b      	ldr	r3, [r7, #32]
 800910e:	ee07 3a90 	vmov	s15, r3
 8009112:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009116:	ed97 6a04 	vldr	s12, [r7, #16]
 800911a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 800933c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800911e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009122:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009126:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800912a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800912e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009132:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8009136:	e068      	b.n	800920a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8009138:	69bb      	ldr	r3, [r7, #24]
 800913a:	ee07 3a90 	vmov	s15, r3
 800913e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009142:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8009340 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 8009146:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800914a:	6a3b      	ldr	r3, [r7, #32]
 800914c:	ee07 3a90 	vmov	s15, r3
 8009150:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009154:	ed97 6a04 	vldr	s12, [r7, #16]
 8009158:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800933c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800915c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009160:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009164:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009168:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800916c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009170:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8009174:	e049      	b.n	800920a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8009176:	69bb      	ldr	r3, [r7, #24]
 8009178:	ee07 3a90 	vmov	s15, r3
 800917c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009180:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8009344 <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 8009184:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009188:	6a3b      	ldr	r3, [r7, #32]
 800918a:	ee07 3a90 	vmov	s15, r3
 800918e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009192:	ed97 6a04 	vldr	s12, [r7, #16]
 8009196:	eddf 5a69 	vldr	s11, [pc, #420]	@ 800933c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 800919a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800919e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80091aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80091ae:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80091b2:	e02a      	b.n	800920a <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80091b4:	4b5f      	ldr	r3, [pc, #380]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	08db      	lsrs	r3, r3, #3
 80091ba:	f003 0303 	and.w	r3, r3, #3
 80091be:	4a5e      	ldr	r2, [pc, #376]	@ (8009338 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 80091c0:	fa22 f303 	lsr.w	r3, r2, r3
 80091c4:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	ee07 3a90 	vmov	s15, r3
 80091cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091d0:	69bb      	ldr	r3, [r7, #24]
 80091d2:	ee07 3a90 	vmov	s15, r3
 80091d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80091da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80091de:	6a3b      	ldr	r3, [r7, #32]
 80091e0:	ee07 3a90 	vmov	s15, r3
 80091e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091e8:	ed97 6a04 	vldr	s12, [r7, #16]
 80091ec:	eddf 5a53 	vldr	s11, [pc, #332]	@ 800933c <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80091f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80091f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80091f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80091fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009200:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009204:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8009208:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800920a:	4b4a      	ldr	r3, [pc, #296]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009212:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009216:	d121      	bne.n	800925c <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8009218:	4b46      	ldr	r3, [pc, #280]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800921a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800921c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009220:	2b00      	cmp	r3, #0
 8009222:	d017      	beq.n	8009254 <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8009224:	4b43      	ldr	r3, [pc, #268]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8009226:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009228:	0a5b      	lsrs	r3, r3, #9
 800922a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800922e:	ee07 3a90 	vmov	s15, r3
 8009232:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 8009236:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800923a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 800923e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8009242:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009246:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800924a:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	601a      	str	r2, [r3, #0]
 8009252:	e006      	b.n	8009262 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	2200      	movs	r2, #0
 8009258:	601a      	str	r2, [r3, #0]
 800925a:	e002      	b.n	8009262 <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2200      	movs	r2, #0
 8009260:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009262:	4b34      	ldr	r3, [pc, #208]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800926a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800926e:	d121      	bne.n	80092b4 <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8009270:	4b30      	ldr	r3, [pc, #192]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8009272:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009274:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009278:	2b00      	cmp	r3, #0
 800927a:	d017      	beq.n	80092ac <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800927c:	4b2d      	ldr	r3, [pc, #180]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800927e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009280:	0c1b      	lsrs	r3, r3, #16
 8009282:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009286:	ee07 3a90 	vmov	s15, r3
 800928a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 800928e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009292:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8009296:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800929a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800929e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092a2:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	605a      	str	r2, [r3, #4]
 80092aa:	e006      	b.n	80092ba <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	2200      	movs	r2, #0
 80092b0:	605a      	str	r2, [r3, #4]
 80092b2:	e002      	b.n	80092ba <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2200      	movs	r2, #0
 80092b8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80092ba:	4b1e      	ldr	r3, [pc, #120]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80092c6:	d121      	bne.n	800930c <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 80092c8:	4b1a      	ldr	r3, [pc, #104]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80092ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092cc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d017      	beq.n	8009304 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80092d4:	4b17      	ldr	r3, [pc, #92]	@ (8009334 <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80092d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80092d8:	0e1b      	lsrs	r3, r3, #24
 80092da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092de:	ee07 3a90 	vmov	s15, r3
 80092e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 80092e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80092ea:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80092ee:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80092f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80092f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80092fa:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8009302:	e010      	b.n	8009326 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	2200      	movs	r2, #0
 8009308:	609a      	str	r2, [r3, #8]
}
 800930a:	e00c      	b.n	8009326 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	2200      	movs	r2, #0
 8009310:	609a      	str	r2, [r3, #8]
}
 8009312:	e008      	b.n	8009326 <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2200      	movs	r2, #0
 8009318:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2200      	movs	r2, #0
 800931e:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2200      	movs	r2, #0
 8009324:	609a      	str	r2, [r3, #8]
}
 8009326:	bf00      	nop
 8009328:	372c      	adds	r7, #44	@ 0x2c
 800932a:	46bd      	mov	sp, r7
 800932c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009330:	4770      	bx	lr
 8009332:	bf00      	nop
 8009334:	44020c00 	.word	0x44020c00
 8009338:	03d09000 	.word	0x03d09000
 800933c:	46000000 	.word	0x46000000
 8009340:	4a742400 	.word	0x4a742400
 8009344:	4bbebc20 	.word	0x4bbebc20

08009348 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8009348:	b480      	push	{r7}
 800934a:	b08b      	sub	sp, #44	@ 0x2c
 800934c:	af00      	add	r7, sp, #0
 800934e:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8009350:	4bae      	ldr	r3, [pc, #696]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009352:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009354:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009358:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 800935a:	4bac      	ldr	r3, [pc, #688]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800935c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800935e:	f003 0303 	and.w	r3, r3, #3
 8009362:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 8009364:	4ba9      	ldr	r3, [pc, #676]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009366:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009368:	0a1b      	lsrs	r3, r3, #8
 800936a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800936e:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8009370:	4ba6      	ldr	r3, [pc, #664]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009374:	091b      	lsrs	r3, r3, #4
 8009376:	f003 0301 	and.w	r3, r3, #1
 800937a:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 800937c:	4ba3      	ldr	r3, [pc, #652]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800937e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009380:	08db      	lsrs	r3, r3, #3
 8009382:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009386:	697a      	ldr	r2, [r7, #20]
 8009388:	fb02 f303 	mul.w	r3, r2, r3
 800938c:	ee07 3a90 	vmov	s15, r3
 8009390:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009394:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 8009398:	69bb      	ldr	r3, [r7, #24]
 800939a:	2b00      	cmp	r3, #0
 800939c:	f000 8126 	beq.w	80095ec <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80093a0:	69fb      	ldr	r3, [r7, #28]
 80093a2:	2b03      	cmp	r3, #3
 80093a4:	d053      	beq.n	800944e <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80093a6:	69fb      	ldr	r3, [r7, #28]
 80093a8:	2b03      	cmp	r3, #3
 80093aa:	d86f      	bhi.n	800948c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80093ac:	69fb      	ldr	r3, [r7, #28]
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	d003      	beq.n	80093ba <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 80093b2:	69fb      	ldr	r3, [r7, #28]
 80093b4:	2b02      	cmp	r3, #2
 80093b6:	d02b      	beq.n	8009410 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 80093b8:	e068      	b.n	800948c <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80093ba:	4b94      	ldr	r3, [pc, #592]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	08db      	lsrs	r3, r3, #3
 80093c0:	f003 0303 	and.w	r3, r3, #3
 80093c4:	4a92      	ldr	r2, [pc, #584]	@ (8009610 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 80093c6:	fa22 f303 	lsr.w	r3, r2, r3
 80093ca:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	ee07 3a90 	vmov	s15, r3
 80093d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093d6:	69bb      	ldr	r3, [r7, #24]
 80093d8:	ee07 3a90 	vmov	s15, r3
 80093dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093e0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80093e4:	6a3b      	ldr	r3, [r7, #32]
 80093e6:	ee07 3a90 	vmov	s15, r3
 80093ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80093ee:	ed97 6a04 	vldr	s12, [r7, #16]
 80093f2:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8009614 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80093f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80093fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80093fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009402:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009406:	ee67 7a27 	vmul.f32	s15, s14, s15
 800940a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800940e:	e068      	b.n	80094e2 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8009410:	69bb      	ldr	r3, [r7, #24]
 8009412:	ee07 3a90 	vmov	s15, r3
 8009416:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800941a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8009618 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 800941e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009422:	6a3b      	ldr	r3, [r7, #32]
 8009424:	ee07 3a90 	vmov	s15, r3
 8009428:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800942c:	ed97 6a04 	vldr	s12, [r7, #16]
 8009430:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009614 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8009434:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009438:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800943c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009440:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009444:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009448:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800944c:	e049      	b.n	80094e2 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800944e:	69bb      	ldr	r3, [r7, #24]
 8009450:	ee07 3a90 	vmov	s15, r3
 8009454:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009458:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800961c <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 800945c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009460:	6a3b      	ldr	r3, [r7, #32]
 8009462:	ee07 3a90 	vmov	s15, r3
 8009466:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800946a:	ed97 6a04 	vldr	s12, [r7, #16]
 800946e:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8009614 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8009472:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009476:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800947a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800947e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009482:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009486:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 800948a:	e02a      	b.n	80094e2 <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800948c:	4b5f      	ldr	r3, [pc, #380]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	08db      	lsrs	r3, r3, #3
 8009492:	f003 0303 	and.w	r3, r3, #3
 8009496:	4a5e      	ldr	r2, [pc, #376]	@ (8009610 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8009498:	fa22 f303 	lsr.w	r3, r2, r3
 800949c:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	ee07 3a90 	vmov	s15, r3
 80094a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094a8:	69bb      	ldr	r3, [r7, #24]
 80094aa:	ee07 3a90 	vmov	s15, r3
 80094ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80094b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80094b6:	6a3b      	ldr	r3, [r7, #32]
 80094b8:	ee07 3a90 	vmov	s15, r3
 80094bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094c0:	ed97 6a04 	vldr	s12, [r7, #16]
 80094c4:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8009614 <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 80094c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80094cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80094d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80094d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80094dc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80094e0:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80094e2:	4b4a      	ldr	r3, [pc, #296]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80094ea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80094ee:	d121      	bne.n	8009534 <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 80094f0:	4b46      	ldr	r3, [pc, #280]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80094f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d017      	beq.n	800952c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80094fc:	4b43      	ldr	r3, [pc, #268]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80094fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009500:	0a5b      	lsrs	r3, r3, #9
 8009502:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009506:	ee07 3a90 	vmov	s15, r3
 800950a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 800950e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009512:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8009516:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800951a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800951e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009522:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	601a      	str	r2, [r3, #0]
 800952a:	e006      	b.n	800953a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	2200      	movs	r2, #0
 8009530:	601a      	str	r2, [r3, #0]
 8009532:	e002      	b.n	800953a <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2200      	movs	r2, #0
 8009538:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800953a:	4b34      	ldr	r3, [pc, #208]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009542:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009546:	d121      	bne.n	800958c <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8009548:	4b30      	ldr	r3, [pc, #192]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800954a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800954c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009550:	2b00      	cmp	r3, #0
 8009552:	d017      	beq.n	8009584 <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8009554:	4b2d      	ldr	r3, [pc, #180]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009558:	0c1b      	lsrs	r3, r3, #16
 800955a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800955e:	ee07 3a90 	vmov	s15, r3
 8009562:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8009566:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800956a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 800956e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8009572:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009576:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800957a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	605a      	str	r2, [r3, #4]
 8009582:	e006      	b.n	8009592 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	2200      	movs	r2, #0
 8009588:	605a      	str	r2, [r3, #4]
 800958a:	e002      	b.n	8009592 <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2200      	movs	r2, #0
 8009590:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009592:	4b1e      	ldr	r3, [pc, #120]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800959a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800959e:	d121      	bne.n	80095e4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 80095a0:	4b1a      	ldr	r3, [pc, #104]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80095a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d017      	beq.n	80095dc <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 80095ac:	4b17      	ldr	r3, [pc, #92]	@ (800960c <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80095ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095b0:	0e1b      	lsrs	r3, r3, #24
 80095b2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80095b6:	ee07 3a90 	vmov	s15, r3
 80095ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 80095be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80095c2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 80095c6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80095ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80095ce:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80095d2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 80095da:	e010      	b.n	80095fe <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	2200      	movs	r2, #0
 80095e0:	609a      	str	r2, [r3, #8]
}
 80095e2:	e00c      	b.n	80095fe <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2200      	movs	r2, #0
 80095e8:	609a      	str	r2, [r3, #8]
}
 80095ea:	e008      	b.n	80095fe <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2200      	movs	r2, #0
 80095f0:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	2200      	movs	r2, #0
 80095f6:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2200      	movs	r2, #0
 80095fc:	609a      	str	r2, [r3, #8]
}
 80095fe:	bf00      	nop
 8009600:	372c      	adds	r7, #44	@ 0x2c
 8009602:	46bd      	mov	sp, r7
 8009604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009608:	4770      	bx	lr
 800960a:	bf00      	nop
 800960c:	44020c00 	.word	0x44020c00
 8009610:	03d09000 	.word	0x03d09000
 8009614:	46000000 	.word	0x46000000
 8009618:	4a742400 	.word	0x4a742400
 800961c:	4bbebc20 	.word	0x4bbebc20

08009620 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL3_Clocks pointer to PLL3_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *pPLL3_Clocks)
{
 8009620:	b480      	push	{r7}
 8009622:	b08b      	sub	sp, #44	@ 0x2c
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
  float_t pll3vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLL3x
  */
  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8009628:	4bae      	ldr	r3, [pc, #696]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800962a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800962c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009630:	623b      	str	r3, [r7, #32]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8009632:	4bac      	ldr	r3, [pc, #688]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009636:	f003 0303 	and.w	r3, r3, #3
 800963a:	61fb      	str	r3, [r7, #28]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos);
 800963c:	4ba9      	ldr	r3, [pc, #676]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800963e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009640:	0a1b      	lsrs	r3, r3, #8
 8009642:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009646:	61bb      	str	r3, [r7, #24]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8009648:	4ba6      	ldr	r3, [pc, #664]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800964a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800964c:	091b      	lsrs	r3, r3, #4
 800964e:	f003 0301 	and.w	r3, r3, #1
 8009652:	617b      	str	r3, [r7, #20]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8009654:	4ba3      	ldr	r3, [pc, #652]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009656:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009658:	08db      	lsrs	r3, r3, #3
 800965a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800965e:	697a      	ldr	r2, [r7, #20]
 8009660:	fb02 f303 	mul.w	r3, r2, r3
 8009664:	ee07 3a90 	vmov	s15, r3
 8009668:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800966c:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  if (pll3m != 0U)
 8009670:	69bb      	ldr	r3, [r7, #24]
 8009672:	2b00      	cmp	r3, #0
 8009674:	f000 8126 	beq.w	80098c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
  {
    switch (pll3source)
 8009678:	69fb      	ldr	r3, [r7, #28]
 800967a:	2b03      	cmp	r3, #3
 800967c:	d053      	beq.n	8009726 <HAL_RCCEx_GetPLL3ClockFreq+0x106>
 800967e:	69fb      	ldr	r3, [r7, #28]
 8009680:	2b03      	cmp	r3, #3
 8009682:	d86f      	bhi.n	8009764 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
 8009684:	69fb      	ldr	r3, [r7, #28]
 8009686:	2b01      	cmp	r3, #1
 8009688:	d003      	beq.n	8009692 <HAL_RCCEx_GetPLL3ClockFreq+0x72>
 800968a:	69fb      	ldr	r3, [r7, #28]
 800968c:	2b02      	cmp	r3, #2
 800968e:	d02b      	beq.n	80096e8 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8009690:	e068      	b.n	8009764 <HAL_RCCEx_GetPLL3ClockFreq+0x144>
    {
      case RCC_PLL3_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009692:	4b94      	ldr	r3, [pc, #592]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	08db      	lsrs	r3, r3, #3
 8009698:	f003 0303 	and.w	r3, r3, #3
 800969c:	4a92      	ldr	r2, [pc, #584]	@ (80098e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 800969e:	fa22 f303 	lsr.w	r3, r2, r3
 80096a2:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	ee07 3a90 	vmov	s15, r3
 80096aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80096ae:	69bb      	ldr	r3, [r7, #24]
 80096b0:	ee07 3a90 	vmov	s15, r3
 80096b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80096bc:	6a3b      	ldr	r3, [r7, #32]
 80096be:	ee07 3a90 	vmov	s15, r3
 80096c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80096c6:	ed97 6a04 	vldr	s12, [r7, #16]
 80096ca:	eddf 5a88 	vldr	s11, [pc, #544]	@ 80098ec <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80096ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80096d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80096d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80096da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80096de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80096e2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80096e6:	e068      	b.n	80097ba <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 80096e8:	69bb      	ldr	r3, [r7, #24]
 80096ea:	ee07 3a90 	vmov	s15, r3
 80096ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80096f2:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 80098f0 <HAL_RCCEx_GetPLL3ClockFreq+0x2d0>
 80096f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80096fa:	6a3b      	ldr	r3, [r7, #32]
 80096fc:	ee07 3a90 	vmov	s15, r3
 8009700:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009704:	ed97 6a04 	vldr	s12, [r7, #16]
 8009708:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80098ec <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800970c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009710:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009714:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009718:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800971c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009720:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8009724:	e049      	b.n	80097ba <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      case RCC_PLL3_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8009726:	69bb      	ldr	r3, [r7, #24]
 8009728:	ee07 3a90 	vmov	s15, r3
 800972c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009730:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80098f4 <HAL_RCCEx_GetPLL3ClockFreq+0x2d4>
 8009734:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009738:	6a3b      	ldr	r3, [r7, #32]
 800973a:	ee07 3a90 	vmov	s15, r3
 800973e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009742:	ed97 6a04 	vldr	s12, [r7, #16]
 8009746:	eddf 5a69 	vldr	s11, [pc, #420]	@ 80098ec <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 800974a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800974e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009752:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009756:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800975a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800975e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8009762:	e02a      	b.n	80097ba <HAL_RCCEx_GetPLL3ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009764:	4b5f      	ldr	r3, [pc, #380]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	08db      	lsrs	r3, r3, #3
 800976a:	f003 0303 	and.w	r3, r3, #3
 800976e:	4a5e      	ldr	r2, [pc, #376]	@ (80098e8 <HAL_RCCEx_GetPLL3ClockFreq+0x2c8>)
 8009770:	fa22 f303 	lsr.w	r3, r2, r3
 8009774:	60fb      	str	r3, [r7, #12]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)pll3n + (fracn3 / (float_t)0x2000) + \
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	ee07 3a90 	vmov	s15, r3
 800977c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009780:	69bb      	ldr	r3, [r7, #24]
 8009782:	ee07 3a90 	vmov	s15, r3
 8009786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800978a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800978e:	6a3b      	ldr	r3, [r7, #32]
 8009790:	ee07 3a90 	vmov	s15, r3
 8009794:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009798:	ed97 6a04 	vldr	s12, [r7, #16]
 800979c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 80098ec <HAL_RCCEx_GetPLL3ClockFreq+0x2cc>
 80097a0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80097a4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80097a8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80097ac:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80097b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097b4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 80097b8:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80097ba:	4b4a      	ldr	r3, [pc, #296]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80097c2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80097c6:	d121      	bne.n	800980c <HAL_RCCEx_GetPLL3ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 80097c8:	4b46      	ldr	r3, [pc, #280]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80097ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d017      	beq.n	8009804 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      {
        pPLL3_Clocks->PLL3_P_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80097d4:	4b43      	ldr	r3, [pc, #268]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 80097d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097d8:	0a5b      	lsrs	r3, r3, #9
 80097da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80097de:	ee07 3a90 	vmov	s15, r3
 80097e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3P) >> \
                                                                                  RCC_PLL3DIVR_PLL3P_Pos) + \
 80097e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80097ea:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 80097ee:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80097f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80097f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80097fa:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_P_Frequency = \
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	601a      	str	r2, [r3, #0]
 8009802:	e006      	b.n	8009812 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_P_Frequency = 0U;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2200      	movs	r2, #0
 8009808:	601a      	str	r2, [r3, #0]
 800980a:	e002      	b.n	8009812 <HAL_RCCEx_GetPLL3ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_P_Frequency = 0U;
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	2200      	movs	r2, #0
 8009810:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009812:	4b34      	ldr	r3, [pc, #208]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800981a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800981e:	d121      	bne.n	8009864 <HAL_RCCEx_GetPLL3ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 8009820:	4b30      	ldr	r3, [pc, #192]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009824:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009828:	2b00      	cmp	r3, #0
 800982a:	d017      	beq.n	800985c <HAL_RCCEx_GetPLL3ClockFreq+0x23c>
      {
        pPLL3_Clocks->PLL3_Q_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800982c:	4b2d      	ldr	r3, [pc, #180]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800982e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009830:	0c1b      	lsrs	r3, r3, #16
 8009832:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009836:	ee07 3a90 	vmov	s15, r3
 800983a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3Q) >> \
                                                                                  RCC_PLL3DIVR_PLL3Q_Pos) + \
 800983e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009842:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 8009846:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800984a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800984e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009852:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_Q_Frequency = \
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	605a      	str	r2, [r3, #4]
 800985a:	e006      	b.n	800986a <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	2200      	movs	r2, #0
 8009860:	605a      	str	r2, [r3, #4]
 8009862:	e002      	b.n	800986a <HAL_RCCEx_GetPLL3ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	2200      	movs	r2, #0
 8009868:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800986a:	4b1e      	ldr	r3, [pc, #120]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009872:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009876:	d121      	bne.n	80098bc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL3_CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 8009878:	4b1a      	ldr	r3, [pc, #104]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 800987a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800987c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009880:	2b00      	cmp	r3, #0
 8009882:	d017      	beq.n	80098b4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>
      {
        pPLL3_Clocks->PLL3_R_Frequency = \
                                         (uint32_t)(float_t)(pll3vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8009884:	4b17      	ldr	r3, [pc, #92]	@ (80098e4 <HAL_RCCEx_GetPLL3ClockFreq+0x2c4>)
 8009886:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009888:	0e1b      	lsrs	r3, r3, #24
 800988a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800988e:	ee07 3a90 	vmov	s15, r3
 8009892:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL3DIVR_PLL3R) >> \
                                                                                  RCC_PLL3DIVR_PLL3R_Pos) + \
 8009896:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800989a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll3vco / \
 800989e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80098a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80098a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80098aa:	ee17 2a90 	vmov	r2, s15
        pPLL3_Clocks->PLL3_R_Frequency = \
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	609a      	str	r2, [r3, #8]
  {
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
  }
}
 80098b2:	e010      	b.n	80098d6 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
        pPLL3_Clocks->PLL3_R_Frequency = 0U;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2200      	movs	r2, #0
 80098b8:	609a      	str	r2, [r3, #8]
}
 80098ba:	e00c      	b.n	80098d6 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
      pPLL3_Clocks->PLL3_R_Frequency = 0U;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2200      	movs	r2, #0
 80098c0:	609a      	str	r2, [r3, #8]
}
 80098c2:	e008      	b.n	80098d6 <HAL_RCCEx_GetPLL3ClockFreq+0x2b6>
    pPLL3_Clocks->PLL3_P_Frequency = 0U;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2200      	movs	r2, #0
 80098c8:	601a      	str	r2, [r3, #0]
    pPLL3_Clocks->PLL3_Q_Frequency = 0U;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	2200      	movs	r2, #0
 80098ce:	605a      	str	r2, [r3, #4]
    pPLL3_Clocks->PLL3_R_Frequency = 0U;
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	2200      	movs	r2, #0
 80098d4:	609a      	str	r2, [r3, #8]
}
 80098d6:	bf00      	nop
 80098d8:	372c      	adds	r7, #44	@ 0x2c
 80098da:	46bd      	mov	sp, r7
 80098dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e0:	4770      	bx	lr
 80098e2:	bf00      	nop
 80098e4:	44020c00 	.word	0x44020c00
 80098e8:	03d09000 	.word	0x03d09000
 80098ec:	46000000 	.word	0x46000000
 80098f0:	4a742400 	.word	0x4a742400
 80098f4:	4bbebc20 	.word	0x4bbebc20

080098f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 80098f8:	b590      	push	{r4, r7, lr}
 80098fa:	b08f      	sub	sp, #60	@ 0x3c
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8009902:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009906:	f100 447e 	add.w	r4, r0, #4261412864	@ 0xfe000000
 800990a:	4321      	orrs	r1, r4
 800990c:	d150      	bne.n	80099b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800990e:	4b26      	ldr	r3, [pc, #152]	@ (80099a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009910:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009914:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009918:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 800991a:	4b23      	ldr	r3, [pc, #140]	@ (80099a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800991c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009920:	f003 0302 	and.w	r3, r3, #2
 8009924:	2b02      	cmp	r3, #2
 8009926:	d108      	bne.n	800993a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8009928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800992a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800992e:	d104      	bne.n	800993a <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8009930:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009934:	637b      	str	r3, [r7, #52]	@ 0x34
 8009936:	f002 baf6 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 800993a:	4b1b      	ldr	r3, [pc, #108]	@ (80099a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800993c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8009940:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009944:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009948:	d108      	bne.n	800995c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 800994a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800994c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009950:	d104      	bne.n	800995c <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8009952:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8009956:	637b      	str	r3, [r7, #52]	@ 0x34
 8009958:	f002 bae5 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 800995c:	4b12      	ldr	r3, [pc, #72]	@ (80099a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009964:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009968:	d119      	bne.n	800999e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 800996a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800996c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009970:	d115      	bne.n	800999e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8009972:	4b0d      	ldr	r3, [pc, #52]	@ (80099a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009974:	69db      	ldr	r3, [r3, #28]
 8009976:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 800997a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800997e:	d30a      	bcc.n	8009996 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8009980:	4b09      	ldr	r3, [pc, #36]	@ (80099a8 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8009982:	69db      	ldr	r3, [r3, #28]
 8009984:	0a1b      	lsrs	r3, r3, #8
 8009986:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800998a:	4a08      	ldr	r2, [pc, #32]	@ (80099ac <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800998c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009990:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8009992:	f002 bac8 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
      }
      else
      {
        frequency = 0U;
 8009996:	2300      	movs	r3, #0
 8009998:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 800999a:	f002 bac4 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 800999e:	2300      	movs	r3, #0
 80099a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80099a2:	f002 bac0 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 80099a6:	bf00      	nop
 80099a8:	44020c00 	.word	0x44020c00
 80099ac:	017d7840 	.word	0x017d7840
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 80099b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80099b4:	f5a1 6480 	sub.w	r4, r1, #1024	@ 0x400
 80099b8:	ea50 0104 	orrs.w	r1, r0, r4
 80099bc:	f001 8242 	beq.w	800ae44 <HAL_RCCEx_GetPeriphCLKFreq+0x154c>
 80099c0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80099c4:	2801      	cmp	r0, #1
 80099c6:	f571 6180 	sbcs.w	r1, r1, #1024	@ 0x400
 80099ca:	f082 82a9 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80099ce:	e9d7 0100 	ldrd	r0, r1, [r7]
 80099d2:	f5a1 7400 	sub.w	r4, r1, #512	@ 0x200
 80099d6:	ea50 0104 	orrs.w	r1, r0, r4
 80099da:	f001 8139 	beq.w	800ac50 <HAL_RCCEx_GetPeriphCLKFreq+0x1358>
 80099de:	e9d7 0100 	ldrd	r0, r1, [r7]
 80099e2:	2801      	cmp	r0, #1
 80099e4:	f571 7100 	sbcs.w	r1, r1, #512	@ 0x200
 80099e8:	f082 829a 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 80099ec:	e9d7 0100 	ldrd	r0, r1, [r7]
 80099f0:	f5a1 7480 	sub.w	r4, r1, #256	@ 0x100
 80099f4:	ea50 0104 	orrs.w	r1, r0, r4
 80099f8:	f001 85ce 	beq.w	800b598 <HAL_RCCEx_GetPeriphCLKFreq+0x1ca0>
 80099fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009a00:	2801      	cmp	r0, #1
 8009a02:	f571 7180 	sbcs.w	r1, r1, #256	@ 0x100
 8009a06:	f082 828b 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009a0a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009a0e:	f1a1 0480 	sub.w	r4, r1, #128	@ 0x80
 8009a12:	ea50 0104 	orrs.w	r1, r0, r4
 8009a16:	f001 8518 	beq.w	800b44a <HAL_RCCEx_GetPeriphCLKFreq+0x1b52>
 8009a1a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009a1e:	2801      	cmp	r0, #1
 8009a20:	f171 0180 	sbcs.w	r1, r1, #128	@ 0x80
 8009a24:	f082 827c 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009a28:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009a2c:	f1a1 0440 	sub.w	r4, r1, #64	@ 0x40
 8009a30:	ea50 0104 	orrs.w	r1, r0, r4
 8009a34:	f001 846a 	beq.w	800b30c <HAL_RCCEx_GetPeriphCLKFreq+0x1a14>
 8009a38:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009a3c:	2801      	cmp	r0, #1
 8009a3e:	f171 0140 	sbcs.w	r1, r1, #64	@ 0x40
 8009a42:	f082 826d 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009a46:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009a4a:	f1a1 0420 	sub.w	r4, r1, #32
 8009a4e:	ea50 0104 	orrs.w	r1, r0, r4
 8009a52:	f001 83b4 	beq.w	800b1be <HAL_RCCEx_GetPeriphCLKFreq+0x18c6>
 8009a56:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009a5a:	2801      	cmp	r0, #1
 8009a5c:	f171 0120 	sbcs.w	r1, r1, #32
 8009a60:	f082 825e 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009a64:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009a68:	f1a1 0410 	sub.w	r4, r1, #16
 8009a6c:	ea50 0104 	orrs.w	r1, r0, r4
 8009a70:	f002 8222 	beq.w	800beb8 <HAL_RCCEx_GetPeriphCLKFreq+0x25c0>
 8009a74:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009a78:	2801      	cmp	r0, #1
 8009a7a:	f171 0110 	sbcs.w	r1, r1, #16
 8009a7e:	f082 824f 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009a82:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009a86:	f1a1 0408 	sub.w	r4, r1, #8
 8009a8a:	ea50 0104 	orrs.w	r1, r0, r4
 8009a8e:	f002 8198 	beq.w	800bdc2 <HAL_RCCEx_GetPeriphCLKFreq+0x24ca>
 8009a92:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009a96:	2801      	cmp	r0, #1
 8009a98:	f171 0108 	sbcs.w	r1, r1, #8
 8009a9c:	f082 8240 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009aa0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009aa4:	1f0c      	subs	r4, r1, #4
 8009aa6:	ea50 0104 	orrs.w	r1, r0, r4
 8009aaa:	f001 8614 	beq.w	800b6d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1dde>
 8009aae:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009ab2:	2801      	cmp	r0, #1
 8009ab4:	f171 0104 	sbcs.w	r1, r1, #4
 8009ab8:	f082 8232 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009abc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009ac0:	1e8c      	subs	r4, r1, #2
 8009ac2:	ea50 0104 	orrs.w	r1, r0, r4
 8009ac6:	f002 810f 	beq.w	800bce8 <HAL_RCCEx_GetPeriphCLKFreq+0x23f0>
 8009aca:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009ace:	2801      	cmp	r0, #1
 8009ad0:	f171 0102 	sbcs.w	r1, r1, #2
 8009ad4:	f082 8224 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009ad8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009adc:	1e4c      	subs	r4, r1, #1
 8009ade:	ea50 0104 	orrs.w	r1, r0, r4
 8009ae2:	f002 809a 	beq.w	800bc1a <HAL_RCCEx_GetPeriphCLKFreq+0x2322>
 8009ae6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009aea:	2801      	cmp	r0, #1
 8009aec:	f171 0101 	sbcs.w	r1, r1, #1
 8009af0:	f082 8216 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009af4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009af8:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8009afc:	4321      	orrs	r1, r4
 8009afe:	f002 8025 	beq.w	800bb4c <HAL_RCCEx_GetPeriphCLKFreq+0x2254>
 8009b02:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009b06:	4cd6      	ldr	r4, [pc, #856]	@ (8009e60 <HAL_RCCEx_GetPeriphCLKFreq+0x568>)
 8009b08:	42a0      	cmp	r0, r4
 8009b0a:	f171 0100 	sbcs.w	r1, r1, #0
 8009b0e:	f082 8207 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009b12:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009b16:	f100 4440 	add.w	r4, r0, #3221225472	@ 0xc0000000
 8009b1a:	4321      	orrs	r1, r4
 8009b1c:	f001 87a5 	beq.w	800ba6a <HAL_RCCEx_GetPeriphCLKFreq+0x2172>
 8009b20:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009b24:	4ccf      	ldr	r4, [pc, #828]	@ (8009e64 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>)
 8009b26:	42a0      	cmp	r0, r4
 8009b28:	f171 0100 	sbcs.w	r1, r1, #0
 8009b2c:	f082 81f8 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009b30:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009b34:	f100 4460 	add.w	r4, r0, #3758096384	@ 0xe0000000
 8009b38:	4321      	orrs	r1, r4
 8009b3a:	f001 871d 	beq.w	800b978 <HAL_RCCEx_GetPeriphCLKFreq+0x2080>
 8009b3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009b42:	4cc9      	ldr	r4, [pc, #804]	@ (8009e68 <HAL_RCCEx_GetPeriphCLKFreq+0x570>)
 8009b44:	42a0      	cmp	r0, r4
 8009b46:	f171 0100 	sbcs.w	r1, r1, #0
 8009b4a:	f082 81e9 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009b4e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009b52:	f100 4470 	add.w	r4, r0, #4026531840	@ 0xf0000000
 8009b56:	4321      	orrs	r1, r4
 8009b58:	f001 8666 	beq.w	800b828 <HAL_RCCEx_GetPeriphCLKFreq+0x1f30>
 8009b5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009b60:	4cc2      	ldr	r4, [pc, #776]	@ (8009e6c <HAL_RCCEx_GetPeriphCLKFreq+0x574>)
 8009b62:	42a0      	cmp	r0, r4
 8009b64:	f171 0100 	sbcs.w	r1, r1, #0
 8009b68:	f082 81da 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009b6c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009b70:	f100 4478 	add.w	r4, r0, #4160749568	@ 0xf8000000
 8009b74:	4321      	orrs	r1, r4
 8009b76:	f001 85de 	beq.w	800b736 <HAL_RCCEx_GetPeriphCLKFreq+0x1e3e>
 8009b7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009b7e:	4cbc      	ldr	r4, [pc, #752]	@ (8009e70 <HAL_RCCEx_GetPeriphCLKFreq+0x578>)
 8009b80:	42a0      	cmp	r0, r4
 8009b82:	f171 0100 	sbcs.w	r1, r1, #0
 8009b86:	f082 81cb 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009b8a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009b8e:	f100 447c 	add.w	r4, r0, #4227858432	@ 0xfc000000
 8009b92:	4321      	orrs	r1, r4
 8009b94:	f002 814a 	beq.w	800be2c <HAL_RCCEx_GetPeriphCLKFreq+0x2534>
 8009b98:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009b9c:	4cb5      	ldr	r4, [pc, #724]	@ (8009e74 <HAL_RCCEx_GetPeriphCLKFreq+0x57c>)
 8009b9e:	42a0      	cmp	r0, r4
 8009ba0:	f171 0100 	sbcs.w	r1, r1, #0
 8009ba4:	f082 81bc 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009ba8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009bac:	f5a0 0480 	sub.w	r4, r0, #4194304	@ 0x400000
 8009bb0:	4321      	orrs	r1, r4
 8009bb2:	f000 826b 	beq.w	800a08c <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8009bb6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009bba:	4caf      	ldr	r4, [pc, #700]	@ (8009e78 <HAL_RCCEx_GetPeriphCLKFreq+0x580>)
 8009bbc:	42a0      	cmp	r0, r4
 8009bbe:	f171 0100 	sbcs.w	r1, r1, #0
 8009bc2:	f082 81ad 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009bc6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009bca:	f5a0 1400 	sub.w	r4, r0, #2097152	@ 0x200000
 8009bce:	4321      	orrs	r1, r4
 8009bd0:	f000 87e9 	beq.w	800aba6 <HAL_RCCEx_GetPeriphCLKFreq+0x12ae>
 8009bd4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009bd8:	4ca8      	ldr	r4, [pc, #672]	@ (8009e7c <HAL_RCCEx_GetPeriphCLKFreq+0x584>)
 8009bda:	42a0      	cmp	r0, r4
 8009bdc:	f171 0100 	sbcs.w	r1, r1, #0
 8009be0:	f082 819e 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009be4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009be8:	f5a0 1480 	sub.w	r4, r0, #1048576	@ 0x100000
 8009bec:	4321      	orrs	r1, r4
 8009bee:	f000 81ce 	beq.w	8009f8e <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8009bf2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009bf6:	4ca2      	ldr	r4, [pc, #648]	@ (8009e80 <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8009bf8:	42a0      	cmp	r0, r4
 8009bfa:	f171 0100 	sbcs.w	r1, r1, #0
 8009bfe:	f082 818f 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009c02:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c06:	f5a0 2400 	sub.w	r4, r0, #524288	@ 0x80000
 8009c0a:	4321      	orrs	r1, r4
 8009c0c:	f000 8140 	beq.w	8009e90 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 8009c10:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c14:	4c9b      	ldr	r4, [pc, #620]	@ (8009e84 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8009c16:	42a0      	cmp	r0, r4
 8009c18:	f171 0100 	sbcs.w	r1, r1, #0
 8009c1c:	f082 8180 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009c20:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c24:	f5a0 2480 	sub.w	r4, r0, #262144	@ 0x40000
 8009c28:	4321      	orrs	r1, r4
 8009c2a:	f001 8229 	beq.w	800b080 <HAL_RCCEx_GetPeriphCLKFreq+0x1788>
 8009c2e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c32:	4c95      	ldr	r4, [pc, #596]	@ (8009e88 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8009c34:	42a0      	cmp	r0, r4
 8009c36:	f171 0100 	sbcs.w	r1, r1, #0
 8009c3a:	f082 8171 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009c3e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c42:	f5a0 3400 	sub.w	r4, r0, #131072	@ 0x20000
 8009c46:	4321      	orrs	r1, r4
 8009c48:	f001 8173 	beq.w	800af32 <HAL_RCCEx_GetPeriphCLKFreq+0x163a>
 8009c4c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c50:	4c8e      	ldr	r4, [pc, #568]	@ (8009e8c <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8009c52:	42a0      	cmp	r0, r4
 8009c54:	f171 0100 	sbcs.w	r1, r1, #0
 8009c58:	f082 8162 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009c5c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c60:	f5a0 3480 	sub.w	r4, r0, #65536	@ 0x10000
 8009c64:	4321      	orrs	r1, r4
 8009c66:	f001 8130 	beq.w	800aeca <HAL_RCCEx_GetPeriphCLKFreq+0x15d2>
 8009c6a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c6e:	f1b0 1f01 	cmp.w	r0, #65537	@ 0x10001
 8009c72:	f171 0100 	sbcs.w	r1, r1, #0
 8009c76:	f082 8153 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009c7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c7e:	f5a0 4400 	sub.w	r4, r0, #32768	@ 0x8000
 8009c82:	4321      	orrs	r1, r4
 8009c84:	f001 8093 	beq.w	800adae <HAL_RCCEx_GetPeriphCLKFreq+0x14b6>
 8009c88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c8c:	f248 0401 	movw	r4, #32769	@ 0x8001
 8009c90:	42a0      	cmp	r0, r4
 8009c92:	f171 0100 	sbcs.w	r1, r1, #0
 8009c96:	f082 8143 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009c9a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009c9e:	f5a0 4480 	sub.w	r4, r0, #16384	@ 0x4000
 8009ca2:	4321      	orrs	r1, r4
 8009ca4:	f001 8040 	beq.w	800ad28 <HAL_RCCEx_GetPeriphCLKFreq+0x1430>
 8009ca8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009cac:	f244 0401 	movw	r4, #16385	@ 0x4001
 8009cb0:	42a0      	cmp	r0, r4
 8009cb2:	f171 0100 	sbcs.w	r1, r1, #0
 8009cb6:	f082 8133 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009cba:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009cbe:	f5a0 5400 	sub.w	r4, r0, #8192	@ 0x2000
 8009cc2:	4321      	orrs	r1, r4
 8009cc4:	f000 87ed 	beq.w	800aca2 <HAL_RCCEx_GetPeriphCLKFreq+0x13aa>
 8009cc8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009ccc:	f242 0401 	movw	r4, #8193	@ 0x2001
 8009cd0:	42a0      	cmp	r0, r4
 8009cd2:	f171 0100 	sbcs.w	r1, r1, #0
 8009cd6:	f082 8123 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009cda:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009cde:	f5a0 5480 	sub.w	r4, r0, #4096	@ 0x1000
 8009ce2:	4321      	orrs	r1, r4
 8009ce4:	f000 86f9 	beq.w	800aada <HAL_RCCEx_GetPeriphCLKFreq+0x11e2>
 8009ce8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009cec:	f241 0401 	movw	r4, #4097	@ 0x1001
 8009cf0:	42a0      	cmp	r0, r4
 8009cf2:	f171 0100 	sbcs.w	r1, r1, #0
 8009cf6:	f082 8113 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009cfa:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009cfe:	f5a0 6400 	sub.w	r4, r0, #2048	@ 0x800
 8009d02:	4321      	orrs	r1, r4
 8009d04:	f000 8683 	beq.w	800aa0e <HAL_RCCEx_GetPeriphCLKFreq+0x1116>
 8009d08:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d0c:	f640 0401 	movw	r4, #2049	@ 0x801
 8009d10:	42a0      	cmp	r0, r4
 8009d12:	f171 0100 	sbcs.w	r1, r1, #0
 8009d16:	f082 8103 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009d1a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d1e:	f5a0 6480 	sub.w	r4, r0, #1024	@ 0x400
 8009d22:	4321      	orrs	r1, r4
 8009d24:	f000 860d 	beq.w	800a942 <HAL_RCCEx_GetPeriphCLKFreq+0x104a>
 8009d28:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d2c:	f240 4401 	movw	r4, #1025	@ 0x401
 8009d30:	42a0      	cmp	r0, r4
 8009d32:	f171 0100 	sbcs.w	r1, r1, #0
 8009d36:	f082 80f3 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009d3a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d3e:	f5a0 7400 	sub.w	r4, r0, #512	@ 0x200
 8009d42:	4321      	orrs	r1, r4
 8009d44:	f000 858b 	beq.w	800a85e <HAL_RCCEx_GetPeriphCLKFreq+0xf66>
 8009d48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d4c:	f240 2401 	movw	r4, #513	@ 0x201
 8009d50:	42a0      	cmp	r0, r4
 8009d52:	f171 0100 	sbcs.w	r1, r1, #0
 8009d56:	f082 80e3 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009d5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d5e:	f5a0 7480 	sub.w	r4, r0, #256	@ 0x100
 8009d62:	4321      	orrs	r1, r4
 8009d64:	f000 8510 	beq.w	800a788 <HAL_RCCEx_GetPeriphCLKFreq+0xe90>
 8009d68:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d6c:	f240 1401 	movw	r4, #257	@ 0x101
 8009d70:	42a0      	cmp	r0, r4
 8009d72:	f171 0100 	sbcs.w	r1, r1, #0
 8009d76:	f082 80d3 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009d7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d7e:	f1a0 0480 	sub.w	r4, r0, #128	@ 0x80
 8009d82:	4321      	orrs	r1, r4
 8009d84:	f000 8495 	beq.w	800a6b2 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8009d88:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d8c:	2881      	cmp	r0, #129	@ 0x81
 8009d8e:	f171 0100 	sbcs.w	r1, r1, #0
 8009d92:	f082 80c5 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009d96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009d9a:	2821      	cmp	r0, #33	@ 0x21
 8009d9c:	f171 0100 	sbcs.w	r1, r1, #0
 8009da0:	d254      	bcs.n	8009e4c <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8009da2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009da6:	4301      	orrs	r1, r0
 8009da8:	f002 80ba 	beq.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009dac:	e9d7 0100 	ldrd	r0, r1, [r7]
 8009db0:	1e42      	subs	r2, r0, #1
 8009db2:	f141 33ff 	adc.w	r3, r1, #4294967295
 8009db6:	2a20      	cmp	r2, #32
 8009db8:	f173 0100 	sbcs.w	r1, r3, #0
 8009dbc:	f082 80b0 	bcs.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009dc0:	2a1f      	cmp	r2, #31
 8009dc2:	f202 80ad 	bhi.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009dc6:	a101      	add	r1, pc, #4	@ (adr r1, 8009dcc <HAL_RCCEx_GetPeriphCLKFreq+0x4d4>)
 8009dc8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009dcc:	0800a0d1 	.word	0x0800a0d1
 8009dd0:	0800a1b1 	.word	0x0800a1b1
 8009dd4:	0800bf21 	.word	0x0800bf21
 8009dd8:	0800a271 	.word	0x0800a271
 8009ddc:	0800bf21 	.word	0x0800bf21
 8009de0:	0800bf21 	.word	0x0800bf21
 8009de4:	0800bf21 	.word	0x0800bf21
 8009de8:	0800a341 	.word	0x0800a341
 8009dec:	0800bf21 	.word	0x0800bf21
 8009df0:	0800bf21 	.word	0x0800bf21
 8009df4:	0800bf21 	.word	0x0800bf21
 8009df8:	0800bf21 	.word	0x0800bf21
 8009dfc:	0800bf21 	.word	0x0800bf21
 8009e00:	0800bf21 	.word	0x0800bf21
 8009e04:	0800bf21 	.word	0x0800bf21
 8009e08:	0800a423 	.word	0x0800a423
 8009e0c:	0800bf21 	.word	0x0800bf21
 8009e10:	0800bf21 	.word	0x0800bf21
 8009e14:	0800bf21 	.word	0x0800bf21
 8009e18:	0800bf21 	.word	0x0800bf21
 8009e1c:	0800bf21 	.word	0x0800bf21
 8009e20:	0800bf21 	.word	0x0800bf21
 8009e24:	0800bf21 	.word	0x0800bf21
 8009e28:	0800bf21 	.word	0x0800bf21
 8009e2c:	0800bf21 	.word	0x0800bf21
 8009e30:	0800bf21 	.word	0x0800bf21
 8009e34:	0800bf21 	.word	0x0800bf21
 8009e38:	0800bf21 	.word	0x0800bf21
 8009e3c:	0800bf21 	.word	0x0800bf21
 8009e40:	0800bf21 	.word	0x0800bf21
 8009e44:	0800bf21 	.word	0x0800bf21
 8009e48:	0800a4f9 	.word	0x0800a4f9
 8009e4c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009e50:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8009e54:	430b      	orrs	r3, r1
 8009e56:	f000 83ba 	beq.w	800a5ce <HAL_RCCEx_GetPeriphCLKFreq+0xcd6>
 8009e5a:	f002 b861 	b.w	800bf20 <HAL_RCCEx_GetPeriphCLKFreq+0x2628>
 8009e5e:	bf00      	nop
 8009e60:	80000001 	.word	0x80000001
 8009e64:	40000001 	.word	0x40000001
 8009e68:	20000001 	.word	0x20000001
 8009e6c:	10000001 	.word	0x10000001
 8009e70:	08000001 	.word	0x08000001
 8009e74:	04000001 	.word	0x04000001
 8009e78:	00400001 	.word	0x00400001
 8009e7c:	00200001 	.word	0x00200001
 8009e80:	00100001 	.word	0x00100001
 8009e84:	00080001 	.word	0x00080001
 8009e88:	00040001 	.word	0x00040001
 8009e8c:	00020001 	.word	0x00020001
    {
#if defined (SAI1)
      case RCC_PERIPHCLK_SAI1:

        srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8009e90:	4b9f      	ldr	r3, [pc, #636]	@ (800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8009e92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009e96:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8009e9a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8009e9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e9e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009ea2:	d036      	beq.n	8009f12 <HAL_RCCEx_GetPeriphCLKFreq+0x61a>
 8009ea4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ea6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009eaa:	d86b      	bhi.n	8009f84 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8009eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009eb2:	d02b      	beq.n	8009f0c <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8009eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009eb6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009eba:	d863      	bhi.n	8009f84 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8009ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ebe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009ec2:	d01b      	beq.n	8009efc <HAL_RCCEx_GetPeriphCLKFreq+0x604>
 8009ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ec6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009eca:	d85b      	bhi.n	8009f84 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8009ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d004      	beq.n	8009edc <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 8009ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ed4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ed8:	d008      	beq.n	8009eec <HAL_RCCEx_GetPeriphCLKFreq+0x5f4>
 8009eda:	e053      	b.n	8009f84 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
        {
          case RCC_SAI1CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009edc:	f107 0320 	add.w	r3, r7, #32
 8009ee0:	4618      	mov	r0, r3
 8009ee2:	f7ff f8c5 	bl	8009070 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ee8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009eea:	e04e      	b.n	8009f8a <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009eec:	f107 0314 	add.w	r3, r7, #20
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	f7ff fa29 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009efa:	e046      	b.n	8009f8a <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI1 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009efc:	f107 0308 	add.w	r3, r7, #8
 8009f00:	4618      	mov	r0, r3
 8009f02:	f7ff fb8d 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009f0a:	e03e      	b.n	8009f8a <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8009f0c:	4b81      	ldr	r3, [pc, #516]	@ (800a114 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8009f0e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009f10:	e03b      	b.n	8009f8a <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          case RCC_SAI1CLKSOURCE_CLKP: /* CLKP is the clock source for SAI1 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009f12:	4b7f      	ldr	r3, [pc, #508]	@ (800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8009f14:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009f18:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8009f1c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009f1e:	4b7c      	ldr	r3, [pc, #496]	@ (800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	f003 0302 	and.w	r3, r3, #2
 8009f26:	2b02      	cmp	r3, #2
 8009f28:	d10c      	bne.n	8009f44 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8009f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d109      	bne.n	8009f44 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8009f30:	4b77      	ldr	r3, [pc, #476]	@ (800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	08db      	lsrs	r3, r3, #3
 8009f36:	f003 0303 	and.w	r3, r3, #3
 8009f3a:	4a77      	ldr	r2, [pc, #476]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 8009f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8009f40:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f42:	e01e      	b.n	8009f82 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009f44:	4b72      	ldr	r3, [pc, #456]	@ (800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009f4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f50:	d106      	bne.n	8009f60 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8009f52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009f58:	d102      	bne.n	8009f60 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8009f5a:	4b70      	ldr	r3, [pc, #448]	@ (800a11c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 8009f5c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f5e:	e010      	b.n	8009f82 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009f60:	4b6b      	ldr	r3, [pc, #428]	@ (800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009f68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009f6c:	d106      	bne.n	8009f7c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8009f6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f70:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f74:	d102      	bne.n	8009f7c <HAL_RCCEx_GetPeriphCLKFreq+0x684>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8009f76:	4b6a      	ldr	r3, [pc, #424]	@ (800a120 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 8009f78:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f7a:	e002      	b.n	8009f82 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 8009f80:	e003      	b.n	8009f8a <HAL_RCCEx_GetPeriphCLKFreq+0x692>
 8009f82:	e002      	b.n	8009f8a <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          }
          default :
          {
            frequency = 0U;
 8009f84:	2300      	movs	r3, #0
 8009f86:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009f88:	bf00      	nop
          }
        }
        break;
 8009f8a:	f001 bfcc 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /*SAI1*/

#if defined(SAI2)
      case RCC_PERIPHCLK_SAI2:

        srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8009f8e:	4b60      	ldr	r3, [pc, #384]	@ (800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8009f90:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8009f94:	f403 1360 	and.w	r3, r3, #3670016	@ 0x380000
 8009f98:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 8009f9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f9c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009fa0:	d036      	beq.n	800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8009fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fa4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009fa8:	d86b      	bhi.n	800a082 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8009faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fac:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8009fb0:	d02b      	beq.n	800a00a <HAL_RCCEx_GetPeriphCLKFreq+0x712>
 8009fb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fb4:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8009fb8:	d863      	bhi.n	800a082 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8009fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fbc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009fc0:	d01b      	beq.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8009fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fc4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009fc8:	d85b      	bhi.n	800a082 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 8009fca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d004      	beq.n	8009fda <HAL_RCCEx_GetPeriphCLKFreq+0x6e2>
 8009fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fd2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8009fd6:	d008      	beq.n	8009fea <HAL_RCCEx_GetPeriphCLKFreq+0x6f2>
 8009fd8:	e053      	b.n	800a082 <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
        {
          case RCC_SAI2CLKSOURCE_PLL1Q: /* PLL1Q is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009fda:	f107 0320 	add.w	r3, r7, #32
 8009fde:	4618      	mov	r0, r3
 8009fe0:	f7ff f846 	bl	8009070 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8009fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fe6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009fe8:	e04e      	b.n	800a088 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_PLL2P: /* PLL2P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009fea:	f107 0314 	add.w	r3, r7, #20
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f7ff f9aa 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8009ff4:	697b      	ldr	r3, [r7, #20]
 8009ff6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 8009ff8:	e046      	b.n	800a088 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_PLL3P: /* PLLI3P is the clock source for SAI2 */
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009ffa:	f107 0308 	add.w	r3, r7, #8
 8009ffe:	4618      	mov	r0, r3
 800a000:	f7ff fb0e 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800a004:	68bb      	ldr	r3, [r7, #8]
 800a006:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a008:	e03e      	b.n	800a088 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800a00a:	4b42      	ldr	r3, [pc, #264]	@ (800a114 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 800a00c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a00e:	e03b      	b.n	800a088 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          case RCC_SAI2CLKSOURCE_CLKP: /* CLKP is the clock source for SAI2 */
          {

            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800a010:	4b3f      	ldr	r3, [pc, #252]	@ (800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a012:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800a016:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800a01a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800a01c:	4b3c      	ldr	r3, [pc, #240]	@ (800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	f003 0302 	and.w	r3, r3, #2
 800a024:	2b02      	cmp	r3, #2
 800a026:	d10c      	bne.n	800a042 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
 800a028:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d109      	bne.n	800a042 <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a02e:	4b38      	ldr	r3, [pc, #224]	@ (800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	08db      	lsrs	r3, r3, #3
 800a034:	f003 0303 	and.w	r3, r3, #3
 800a038:	4a37      	ldr	r2, [pc, #220]	@ (800a118 <HAL_RCCEx_GetPeriphCLKFreq+0x820>)
 800a03a:	fa22 f303 	lsr.w	r3, r2, r3
 800a03e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a040:	e01e      	b.n	800a080 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800a042:	4b33      	ldr	r3, [pc, #204]	@ (800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a04a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a04e:	d106      	bne.n	800a05e <HAL_RCCEx_GetPeriphCLKFreq+0x766>
 800a050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a052:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a056:	d102      	bne.n	800a05e <HAL_RCCEx_GetPeriphCLKFreq+0x766>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800a058:	4b30      	ldr	r3, [pc, #192]	@ (800a11c <HAL_RCCEx_GetPeriphCLKFreq+0x824>)
 800a05a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a05c:	e010      	b.n	800a080 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800a05e:	4b2c      	ldr	r3, [pc, #176]	@ (800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a066:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a06a:	d106      	bne.n	800a07a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
 800a06c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a06e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a072:	d102      	bne.n	800a07a <HAL_RCCEx_GetPeriphCLKFreq+0x782>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800a074:	4b2a      	ldr	r3, [pc, #168]	@ (800a120 <HAL_RCCEx_GetPeriphCLKFreq+0x828>)
 800a076:	637b      	str	r3, [r7, #52]	@ 0x34
 800a078:	e002      	b.n	800a080 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800a07a:	2300      	movs	r3, #0
 800a07c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800a07e:	e003      	b.n	800a088 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
 800a080:	e002      	b.n	800a088 <HAL_RCCEx_GetPeriphCLKFreq+0x790>
          }
          default :
          {
            frequency = 0U;
 800a082:	2300      	movs	r3, #0
 800a084:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800a086:	bf00      	nop
          }
        }
        break;
 800a088:	f001 bf4d 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SAI2 */

#if defined(SDMMC1)
      case RCC_PERIPHCLK_SDMMC1:
        srcclk = __HAL_RCC_GET_SDMMC1_SOURCE();
 800a08c:	4b20      	ldr	r3, [pc, #128]	@ (800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a08e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800a092:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a096:	633b      	str	r3, [r7, #48]	@ 0x30
        if (srcclk == RCC_SDMMC1CLKSOURCE_PLL1Q)
 800a098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d108      	bne.n	800a0b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800a09e:	f107 0320 	add.w	r3, r7, #32
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	f7fe ffe4 	bl	8009070 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800a0a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0aa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800a0ac:	f001 bf3b 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_SDMMC1CLKSOURCE_PLL2R)
 800a0b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0b2:	2b40      	cmp	r3, #64	@ 0x40
 800a0b4:	d108      	bne.n	800a0c8 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a0b6:	f107 0314 	add.w	r3, r7, #20
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f7ff f944 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800a0c0:	69fb      	ldr	r3, [r7, #28]
 800a0c2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a0c4:	f001 bf2f 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
          frequency = 0U;
 800a0c8:	2300      	movs	r3, #0
 800a0ca:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a0cc:	f001 bf2b 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 800a0d0:	4b0f      	ldr	r3, [pc, #60]	@ (800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a0d2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a0d6:	f003 0307 	and.w	r3, r3, #7
 800a0da:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 800a0dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d104      	bne.n	800a0ec <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800a0e2:	f7fd f853 	bl	800718c <HAL_RCC_GetPCLK2Freq>
 800a0e6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800a0e8:	f001 bf1d 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 800a0ec:	4b08      	ldr	r3, [pc, #32]	@ (800a110 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a0f4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a0f8:	d114      	bne.n	800a124 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
 800a0fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0fc:	2b01      	cmp	r3, #1
 800a0fe:	d111      	bne.n	800a124 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a100:	f107 0314 	add.w	r3, r7, #20
 800a104:	4618      	mov	r0, r3
 800a106:	f7ff f91f 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a10a:	69bb      	ldr	r3, [r7, #24]
 800a10c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a10e:	e04d      	b.n	800a1ac <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
 800a110:	44020c00 	.word	0x44020c00
 800a114:	00bb8000 	.word	0x00bb8000
 800a118:	03d09000 	.word	0x03d09000
 800a11c:	003d0900 	.word	0x003d0900
 800a120:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL3Q))
 800a124:	4ba0      	ldr	r3, [pc, #640]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a12c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a130:	d10a      	bne.n	800a148 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
 800a132:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a134:	2b02      	cmp	r3, #2
 800a136:	d107      	bne.n	800a148 <HAL_RCCEx_GetPeriphCLKFreq+0x850>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a138:	f107 0308 	add.w	r3, r7, #8
 800a13c:	4618      	mov	r0, r3
 800a13e:	f7ff fa6f 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a142:	68fb      	ldr	r3, [r7, #12]
 800a144:	637b      	str	r3, [r7, #52]	@ 0x34
 800a146:	e031      	b.n	800a1ac <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800a148:	4b97      	ldr	r3, [pc, #604]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	f003 0302 	and.w	r3, r3, #2
 800a150:	2b02      	cmp	r3, #2
 800a152:	d10c      	bne.n	800a16e <HAL_RCCEx_GetPeriphCLKFreq+0x876>
 800a154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a156:	2b03      	cmp	r3, #3
 800a158:	d109      	bne.n	800a16e <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a15a:	4b93      	ldr	r3, [pc, #588]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	08db      	lsrs	r3, r3, #3
 800a160:	f003 0303 	and.w	r3, r3, #3
 800a164:	4a91      	ldr	r2, [pc, #580]	@ (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800a166:	fa22 f303 	lsr.w	r3, r2, r3
 800a16a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a16c:	e01e      	b.n	800a1ac <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 800a16e:	4b8e      	ldr	r3, [pc, #568]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a176:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a17a:	d105      	bne.n	800a188 <HAL_RCCEx_GetPeriphCLKFreq+0x890>
 800a17c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a17e:	2b04      	cmp	r3, #4
 800a180:	d102      	bne.n	800a188 <HAL_RCCEx_GetPeriphCLKFreq+0x890>
          frequency = CSI_VALUE;
 800a182:	4b8b      	ldr	r3, [pc, #556]	@ (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800a184:	637b      	str	r3, [r7, #52]	@ 0x34
 800a186:	e011      	b.n	800a1ac <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800a188:	4b87      	ldr	r3, [pc, #540]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a18a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a18e:	f003 0302 	and.w	r3, r3, #2
 800a192:	2b02      	cmp	r3, #2
 800a194:	d106      	bne.n	800a1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 800a196:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a198:	2b05      	cmp	r3, #5
 800a19a:	d103      	bne.n	800a1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
          frequency = LSE_VALUE;
 800a19c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a1a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1a2:	e003      	b.n	800a1ac <HAL_RCCEx_GetPeriphCLKFreq+0x8b4>
          frequency = 0U;
 800a1a4:	2300      	movs	r3, #0
 800a1a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a1a8:	f001 bebd 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800a1ac:	f001 bebb 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 800a1b0:	4b7d      	ldr	r3, [pc, #500]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a1b2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a1b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a1ba:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 800a1bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d104      	bne.n	800a1cc <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a1c2:	f7fc ffcd 	bl	8007160 <HAL_RCC_GetPCLK1Freq>
 800a1c6:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 800a1c8:	f001 bead 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 800a1cc:	4b76      	ldr	r3, [pc, #472]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a1d4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a1d8:	d10a      	bne.n	800a1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
 800a1da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1dc:	2b08      	cmp	r3, #8
 800a1de:	d107      	bne.n	800a1f0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a1e0:	f107 0314 	add.w	r3, r7, #20
 800a1e4:	4618      	mov	r0, r3
 800a1e6:	f7ff f8af 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a1ea:	69bb      	ldr	r3, [r7, #24]
 800a1ec:	637b      	str	r3, [r7, #52]	@ 0x34
 800a1ee:	e03d      	b.n	800a26c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        else if ((srcclk == RCC_USART2CLKSOURCE_PLL3Q))
 800a1f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1f2:	2b10      	cmp	r3, #16
 800a1f4:	d108      	bne.n	800a208 <HAL_RCCEx_GetPeriphCLKFreq+0x910>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a1f6:	f107 0308 	add.w	r3, r7, #8
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	f7ff fa10 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a204:	f001 be8f 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 800a208:	4b67      	ldr	r3, [pc, #412]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f003 0302 	and.w	r3, r3, #2
 800a210:	2b02      	cmp	r3, #2
 800a212:	d10c      	bne.n	800a22e <HAL_RCCEx_GetPeriphCLKFreq+0x936>
 800a214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a216:	2b18      	cmp	r3, #24
 800a218:	d109      	bne.n	800a22e <HAL_RCCEx_GetPeriphCLKFreq+0x936>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a21a:	4b63      	ldr	r3, [pc, #396]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	08db      	lsrs	r3, r3, #3
 800a220:	f003 0303 	and.w	r3, r3, #3
 800a224:	4a61      	ldr	r2, [pc, #388]	@ (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800a226:	fa22 f303 	lsr.w	r3, r2, r3
 800a22a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a22c:	e01e      	b.n	800a26c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800a22e:	4b5e      	ldr	r3, [pc, #376]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a236:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a23a:	d105      	bne.n	800a248 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 800a23c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a23e:	2b20      	cmp	r3, #32
 800a240:	d102      	bne.n	800a248 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
          frequency = CSI_VALUE;
 800a242:	4b5b      	ldr	r3, [pc, #364]	@ (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800a244:	637b      	str	r3, [r7, #52]	@ 0x34
 800a246:	e011      	b.n	800a26c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800a248:	4b57      	ldr	r3, [pc, #348]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a24a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a24e:	f003 0302 	and.w	r3, r3, #2
 800a252:	2b02      	cmp	r3, #2
 800a254:	d106      	bne.n	800a264 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
 800a256:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a258:	2b28      	cmp	r3, #40	@ 0x28
 800a25a:	d103      	bne.n	800a264 <HAL_RCCEx_GetPeriphCLKFreq+0x96c>
          frequency = LSE_VALUE;
 800a25c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a260:	637b      	str	r3, [r7, #52]	@ 0x34
 800a262:	e003      	b.n	800a26c <HAL_RCCEx_GetPeriphCLKFreq+0x974>
          frequency = 0U;
 800a264:	2300      	movs	r3, #0
 800a266:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a268:	f001 be5d 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800a26c:	f001 be5b 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800a270:	4b4d      	ldr	r3, [pc, #308]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a272:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a276:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800a27a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 800a27c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d104      	bne.n	800a28c <HAL_RCCEx_GetPeriphCLKFreq+0x994>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a282:	f7fc ff6d 	bl	8007160 <HAL_RCC_GetPCLK1Freq>
 800a286:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 800a288:	f001 be4d 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 800a28c:	4b46      	ldr	r3, [pc, #280]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a294:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a298:	d10a      	bne.n	800a2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800a29a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a29c:	2b40      	cmp	r3, #64	@ 0x40
 800a29e:	d107      	bne.n	800a2b0 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a2a0:	f107 0314 	add.w	r3, r7, #20
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	f7ff f84f 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a2aa:	69bb      	ldr	r3, [r7, #24]
 800a2ac:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2ae:	e045      	b.n	800a33c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL3Q))
 800a2b0:	4b3d      	ldr	r3, [pc, #244]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a2b8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a2bc:	d10a      	bne.n	800a2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 800a2be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2c0:	2b80      	cmp	r3, #128	@ 0x80
 800a2c2:	d107      	bne.n	800a2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a2c4:	f107 0308 	add.w	r3, r7, #8
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	f7ff f9a9 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2d2:	e033      	b.n	800a33c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 800a2d4:	4b34      	ldr	r3, [pc, #208]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	f003 0302 	and.w	r3, r3, #2
 800a2dc:	2b02      	cmp	r3, #2
 800a2de:	d10c      	bne.n	800a2fa <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 800a2e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2e2:	2bc0      	cmp	r3, #192	@ 0xc0
 800a2e4:	d109      	bne.n	800a2fa <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a2e6:	4b30      	ldr	r3, [pc, #192]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	08db      	lsrs	r3, r3, #3
 800a2ec:	f003 0303 	and.w	r3, r3, #3
 800a2f0:	4a2e      	ldr	r2, [pc, #184]	@ (800a3ac <HAL_RCCEx_GetPeriphCLKFreq+0xab4>)
 800a2f2:	fa22 f303 	lsr.w	r3, r2, r3
 800a2f6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a2f8:	e020      	b.n	800a33c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 800a2fa:	4b2b      	ldr	r3, [pc, #172]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a302:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a306:	d106      	bne.n	800a316 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
 800a308:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a30a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a30e:	d102      	bne.n	800a316 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
          frequency = CSI_VALUE;
 800a310:	4b27      	ldr	r3, [pc, #156]	@ (800a3b0 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800a312:	637b      	str	r3, [r7, #52]	@ 0x34
 800a314:	e012      	b.n	800a33c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800a316:	4b24      	ldr	r3, [pc, #144]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a318:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a31c:	f003 0302 	and.w	r3, r3, #2
 800a320:	2b02      	cmp	r3, #2
 800a322:	d107      	bne.n	800a334 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
 800a324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a326:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800a32a:	d103      	bne.n	800a334 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
          frequency = LSE_VALUE;
 800a32c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a330:	637b      	str	r3, [r7, #52]	@ 0x34
 800a332:	e003      	b.n	800a33c <HAL_RCCEx_GetPeriphCLKFreq+0xa44>
          frequency = 0U;
 800a334:	2300      	movs	r3, #0
 800a336:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a338:	f001 bdf5 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800a33c:	f001 bdf3 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(UART4)
      case RCC_PERIPHCLK_UART4:
        /* Get the current UART4 source */
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800a340:	4b19      	ldr	r3, [pc, #100]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a342:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a346:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800a34a:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 800a34c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d104      	bne.n	800a35c <HAL_RCCEx_GetPeriphCLKFreq+0xa64>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a352:	f7fc ff05 	bl	8007160 <HAL_RCC_GetPCLK1Freq>
 800a356:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART4 */
        else
        {
          frequency = 0U;
        }
        break;
 800a358:	f001 bde5 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL2Q))
 800a35c:	4b12      	ldr	r3, [pc, #72]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a364:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a368:	d10b      	bne.n	800a382 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
 800a36a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a36c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a370:	d107      	bne.n	800a382 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a372:	f107 0314 	add.w	r3, r7, #20
 800a376:	4618      	mov	r0, r3
 800a378:	f7fe ffe6 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a37c:	69bb      	ldr	r3, [r7, #24]
 800a37e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a380:	e04d      	b.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART4CLKSOURCE_PLL3Q))
 800a382:	4b09      	ldr	r3, [pc, #36]	@ (800a3a8 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>)
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a38a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a38e:	d111      	bne.n	800a3b4 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 800a390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a392:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a396:	d10d      	bne.n	800a3b4 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a398:	f107 0308 	add.w	r3, r7, #8
 800a39c:	4618      	mov	r0, r3
 800a39e:	f7ff f93f 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3a6:	e03a      	b.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
 800a3a8:	44020c00 	.word	0x44020c00
 800a3ac:	03d09000 	.word	0x03d09000
 800a3b0:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 800a3b4:	4ba0      	ldr	r3, [pc, #640]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f003 0302 	and.w	r3, r3, #2
 800a3bc:	2b02      	cmp	r3, #2
 800a3be:	d10d      	bne.n	800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 800a3c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3c2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800a3c6:	d109      	bne.n	800a3dc <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a3c8:	4b9b      	ldr	r3, [pc, #620]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	08db      	lsrs	r3, r3, #3
 800a3ce:	f003 0303 	and.w	r3, r3, #3
 800a3d2:	4a9a      	ldr	r2, [pc, #616]	@ (800a63c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800a3d4:	fa22 f303 	lsr.w	r3, r2, r3
 800a3d8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3da:	e020      	b.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_CSI))
 800a3dc:	4b96      	ldr	r3, [pc, #600]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a3e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a3e8:	d106      	bne.n	800a3f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
 800a3ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a3f0:	d102      	bne.n	800a3f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>
          frequency = CSI_VALUE;
 800a3f2:	4b93      	ldr	r3, [pc, #588]	@ (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800a3f4:	637b      	str	r3, [r7, #52]	@ 0x34
 800a3f6:	e012      	b.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800a3f8:	4b8f      	ldr	r3, [pc, #572]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a3fa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a3fe:	f003 0302 	and.w	r3, r3, #2
 800a402:	2b02      	cmp	r3, #2
 800a404:	d107      	bne.n	800a416 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
 800a406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a408:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800a40c:	d103      	bne.n	800a416 <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
          frequency = LSE_VALUE;
 800a40e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a412:	637b      	str	r3, [r7, #52]	@ 0x34
 800a414:	e003      	b.n	800a41e <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
          frequency = 0U;
 800a416:	2300      	movs	r3, #0
 800a418:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a41a:	f001 bd84 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800a41e:	f001 bd82 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART4 */

#if defined(UART5)
      case RCC_PERIPHCLK_UART5:
        /* Get the current UART5 source */
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800a422:	4b85      	ldr	r3, [pc, #532]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a424:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a428:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800a42c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800a42e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a430:	2b00      	cmp	r3, #0
 800a432:	d104      	bne.n	800a43e <HAL_RCCEx_GetPeriphCLKFreq+0xb46>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a434:	f7fc fe94 	bl	8007160 <HAL_RCC_GetPCLK1Freq>
 800a438:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART5 */
        else
        {
          frequency = 0U;
        }
        break;
 800a43a:	f001 bd74 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL2Q))
 800a43e:	4b7e      	ldr	r3, [pc, #504]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a446:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a44a:	d10b      	bne.n	800a464 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 800a44c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a44e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a452:	d107      	bne.n	800a464 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a454:	f107 0314 	add.w	r3, r7, #20
 800a458:	4618      	mov	r0, r3
 800a45a:	f7fe ff75 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a45e:	69bb      	ldr	r3, [r7, #24]
 800a460:	637b      	str	r3, [r7, #52]	@ 0x34
 800a462:	e047      	b.n	800a4f4 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART5CLKSOURCE_PLL3Q))
 800a464:	4b74      	ldr	r3, [pc, #464]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a46c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a470:	d10b      	bne.n	800a48a <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
 800a472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a474:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a478:	d107      	bne.n	800a48a <HAL_RCCEx_GetPeriphCLKFreq+0xb92>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a47a:	f107 0308 	add.w	r3, r7, #8
 800a47e:	4618      	mov	r0, r3
 800a480:	f7ff f8ce 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	637b      	str	r3, [r7, #52]	@ 0x34
 800a488:	e034      	b.n	800a4f4 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800a48a:	4b6b      	ldr	r3, [pc, #428]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	f003 0302 	and.w	r3, r3, #2
 800a492:	2b02      	cmp	r3, #2
 800a494:	d10d      	bne.n	800a4b2 <HAL_RCCEx_GetPeriphCLKFreq+0xbba>
 800a496:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a498:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800a49c:	d109      	bne.n	800a4b2 <HAL_RCCEx_GetPeriphCLKFreq+0xbba>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a49e:	4b66      	ldr	r3, [pc, #408]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	08db      	lsrs	r3, r3, #3
 800a4a4:	f003 0303 	and.w	r3, r3, #3
 800a4a8:	4a64      	ldr	r2, [pc, #400]	@ (800a63c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800a4aa:	fa22 f303 	lsr.w	r3, r2, r3
 800a4ae:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4b0:	e020      	b.n	800a4f4 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_CSI))
 800a4b2:	4b61      	ldr	r3, [pc, #388]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a4ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4be:	d106      	bne.n	800a4ce <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 800a4c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a4c6:	d102      	bne.n	800a4ce <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
          frequency = CSI_VALUE;
 800a4c8:	4b5d      	ldr	r3, [pc, #372]	@ (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800a4ca:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4cc:	e012      	b.n	800a4f4 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 800a4ce:	4b5a      	ldr	r3, [pc, #360]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a4d0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a4d4:	f003 0302 	and.w	r3, r3, #2
 800a4d8:	2b02      	cmp	r3, #2
 800a4da:	d107      	bne.n	800a4ec <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
 800a4dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4de:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800a4e2:	d103      	bne.n	800a4ec <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
          frequency = LSE_VALUE;
 800a4e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a4e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a4ea:	e003      	b.n	800a4f4 <HAL_RCCEx_GetPeriphCLKFreq+0xbfc>
          frequency = 0U;
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a4f0:	f001 bd19 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800a4f4:	f001 bd17 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART5 */

#if defined(USART6)
      case RCC_PERIPHCLK_USART6:
        /* Get the current USART6 source */
        srcclk = __HAL_RCC_GET_USART6_SOURCE();
 800a4f8:	4b4f      	ldr	r3, [pc, #316]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a4fa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a4fe:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800a502:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART6CLKSOURCE_PCLK1)
 800a504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a506:	2b00      	cmp	r3, #0
 800a508:	d104      	bne.n	800a514 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a50a:	f7fc fe29 	bl	8007160 <HAL_RCC_GetPCLK1Freq>
 800a50e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART6 */
        else
        {
          frequency = 0U;
        }
        break;
 800a510:	f001 bd09 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL2Q))
 800a514:	4b48      	ldr	r3, [pc, #288]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a51c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a520:	d10b      	bne.n	800a53a <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 800a522:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a524:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a528:	d107      	bne.n	800a53a <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a52a:	f107 0314 	add.w	r3, r7, #20
 800a52e:	4618      	mov	r0, r3
 800a530:	f7fe ff0a 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a534:	69bb      	ldr	r3, [r7, #24]
 800a536:	637b      	str	r3, [r7, #52]	@ 0x34
 800a538:	e047      	b.n	800a5ca <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART6CLKSOURCE_PLL3Q))
 800a53a:	4b3f      	ldr	r3, [pc, #252]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a542:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a546:	d10b      	bne.n	800a560 <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
 800a548:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a54a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a54e:	d107      	bne.n	800a560 <HAL_RCCEx_GetPeriphCLKFreq+0xc68>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a550:	f107 0308 	add.w	r3, r7, #8
 800a554:	4618      	mov	r0, r3
 800a556:	f7ff f863 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a55e:	e034      	b.n	800a5ca <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_HSI))
 800a560:	4b35      	ldr	r3, [pc, #212]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	f003 0302 	and.w	r3, r3, #2
 800a568:	2b02      	cmp	r3, #2
 800a56a:	d10d      	bne.n	800a588 <HAL_RCCEx_GetPeriphCLKFreq+0xc90>
 800a56c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a56e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800a572:	d109      	bne.n	800a588 <HAL_RCCEx_GetPeriphCLKFreq+0xc90>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a574:	4b30      	ldr	r3, [pc, #192]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a576:	681b      	ldr	r3, [r3, #0]
 800a578:	08db      	lsrs	r3, r3, #3
 800a57a:	f003 0303 	and.w	r3, r3, #3
 800a57e:	4a2f      	ldr	r2, [pc, #188]	@ (800a63c <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 800a580:	fa22 f303 	lsr.w	r3, r2, r3
 800a584:	637b      	str	r3, [r7, #52]	@ 0x34
 800a586:	e020      	b.n	800a5ca <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART6CLKSOURCE_CSI))
 800a588:	4b2b      	ldr	r3, [pc, #172]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a590:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a594:	d106      	bne.n	800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 800a596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a598:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a59c:	d102      	bne.n	800a5a4 <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
          frequency = CSI_VALUE;
 800a59e:	4b28      	ldr	r3, [pc, #160]	@ (800a640 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 800a5a0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5a2:	e012      	b.n	800a5ca <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART6CLKSOURCE_LSE))
 800a5a4:	4b24      	ldr	r3, [pc, #144]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a5a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a5aa:	f003 0302 	and.w	r3, r3, #2
 800a5ae:	2b02      	cmp	r3, #2
 800a5b0:	d107      	bne.n	800a5c2 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
 800a5b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5b4:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800a5b8:	d103      	bne.n	800a5c2 <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
          frequency = LSE_VALUE;
 800a5ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a5be:	637b      	str	r3, [r7, #52]	@ 0x34
 800a5c0:	e003      	b.n	800a5ca <HAL_RCCEx_GetPeriphCLKFreq+0xcd2>
          frequency = 0U;
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a5c6:	f001 bcae 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800a5ca:	f001 bcac 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* USART6 */

#if defined(UART7)
      case RCC_PERIPHCLK_UART7:
        /* Get the current UART7 source */
        srcclk = __HAL_RCC_GET_UART7_SOURCE();
 800a5ce:	4b1a      	ldr	r3, [pc, #104]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a5d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a5d4:	f403 13e0 	and.w	r3, r3, #1835008	@ 0x1c0000
 800a5d8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART7CLKSOURCE_PCLK1)
 800a5da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d104      	bne.n	800a5ea <HAL_RCCEx_GetPeriphCLKFreq+0xcf2>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a5e0:	f7fc fdbe 	bl	8007160 <HAL_RCC_GetPCLK1Freq>
 800a5e4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART7 */
        else
        {
          frequency = 0U;
        }
        break;
 800a5e6:	f001 bc9e 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL2Q))
 800a5ea:	4b13      	ldr	r3, [pc, #76]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a5f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a5f6:	d10b      	bne.n	800a610 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>
 800a5f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a5fa:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a5fe:	d107      	bne.n	800a610 <HAL_RCCEx_GetPeriphCLKFreq+0xd18>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a600:	f107 0314 	add.w	r3, r7, #20
 800a604:	4618      	mov	r0, r3
 800a606:	f7fe fe9f 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a60a:	69bb      	ldr	r3, [r7, #24]
 800a60c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a60e:	e04e      	b.n	800a6ae <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART7CLKSOURCE_PLL3Q))
 800a610:	4b09      	ldr	r3, [pc, #36]	@ (800a638 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a618:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a61c:	d112      	bne.n	800a644 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 800a61e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a620:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800a624:	d10e      	bne.n	800a644 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a626:	f107 0308 	add.w	r3, r7, #8
 800a62a:	4618      	mov	r0, r3
 800a62c:	f7fe fff8 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	637b      	str	r3, [r7, #52]	@ 0x34
 800a634:	e03b      	b.n	800a6ae <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
 800a636:	bf00      	nop
 800a638:	44020c00 	.word	0x44020c00
 800a63c:	03d09000 	.word	0x03d09000
 800a640:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_HSI))
 800a644:	4ba0      	ldr	r3, [pc, #640]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	f003 0302 	and.w	r3, r3, #2
 800a64c:	2b02      	cmp	r3, #2
 800a64e:	d10d      	bne.n	800a66c <HAL_RCCEx_GetPeriphCLKFreq+0xd74>
 800a650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a652:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800a656:	d109      	bne.n	800a66c <HAL_RCCEx_GetPeriphCLKFreq+0xd74>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a658:	4b9b      	ldr	r3, [pc, #620]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	08db      	lsrs	r3, r3, #3
 800a65e:	f003 0303 	and.w	r3, r3, #3
 800a662:	4a9a      	ldr	r2, [pc, #616]	@ (800a8cc <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 800a664:	fa22 f303 	lsr.w	r3, r2, r3
 800a668:	637b      	str	r3, [r7, #52]	@ 0x34
 800a66a:	e020      	b.n	800a6ae <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART7CLKSOURCE_CSI))
 800a66c:	4b96      	ldr	r3, [pc, #600]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a674:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a678:	d106      	bne.n	800a688 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
 800a67a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a67c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a680:	d102      	bne.n	800a688 <HAL_RCCEx_GetPeriphCLKFreq+0xd90>
          frequency = CSI_VALUE;
 800a682:	4b93      	ldr	r3, [pc, #588]	@ (800a8d0 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>)
 800a684:	637b      	str	r3, [r7, #52]	@ 0x34
 800a686:	e012      	b.n	800a6ae <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART7CLKSOURCE_LSE))
 800a688:	4b8f      	ldr	r3, [pc, #572]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a68a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a68e:	f003 0302 	and.w	r3, r3, #2
 800a692:	2b02      	cmp	r3, #2
 800a694:	d107      	bne.n	800a6a6 <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
 800a696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a698:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 800a69c:	d103      	bne.n	800a6a6 <HAL_RCCEx_GetPeriphCLKFreq+0xdae>
          frequency = LSE_VALUE;
 800a69e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a6a2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6a4:	e003      	b.n	800a6ae <HAL_RCCEx_GetPeriphCLKFreq+0xdb6>
          frequency = 0U;
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a6aa:	f001 bc3c 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800a6ae:	f001 bc3a 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART7 */

#if defined(UART8)
      case RCC_PERIPHCLK_UART8:
        /* Get the current UART8 source */
        srcclk = __HAL_RCC_GET_UART8_SOURCE();
 800a6b2:	4b85      	ldr	r3, [pc, #532]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a6b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a6b8:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 800a6bc:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART8CLKSOURCE_PCLK1)
 800a6be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d104      	bne.n	800a6ce <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a6c4:	f7fc fd4c 	bl	8007160 <HAL_RCC_GetPCLK1Freq>
 800a6c8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART8 */
        else
        {
          frequency = 0U;
        }
        break;
 800a6ca:	f001 bc2c 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL2Q))
 800a6ce:	4b7e      	ldr	r3, [pc, #504]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a6d6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a6da:	d10b      	bne.n	800a6f4 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 800a6dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a6de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800a6e2:	d107      	bne.n	800a6f4 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a6e4:	f107 0314 	add.w	r3, r7, #20
 800a6e8:	4618      	mov	r0, r3
 800a6ea:	f7fe fe2d 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a6ee:	69bb      	ldr	r3, [r7, #24]
 800a6f0:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6f2:	e047      	b.n	800a784 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART8CLKSOURCE_PLL3Q))
 800a6f4:	4b74      	ldr	r3, [pc, #464]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a6fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a700:	d10b      	bne.n	800a71a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
 800a702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a704:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a708:	d107      	bne.n	800a71a <HAL_RCCEx_GetPeriphCLKFreq+0xe22>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a70a:	f107 0308 	add.w	r3, r7, #8
 800a70e:	4618      	mov	r0, r3
 800a710:	f7fe ff86 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	637b      	str	r3, [r7, #52]	@ 0x34
 800a718:	e034      	b.n	800a784 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_HSI))
 800a71a:	4b6b      	ldr	r3, [pc, #428]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	f003 0302 	and.w	r3, r3, #2
 800a722:	2b02      	cmp	r3, #2
 800a724:	d10d      	bne.n	800a742 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
 800a726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a728:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800a72c:	d109      	bne.n	800a742 <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a72e:	4b66      	ldr	r3, [pc, #408]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	08db      	lsrs	r3, r3, #3
 800a734:	f003 0303 	and.w	r3, r3, #3
 800a738:	4a64      	ldr	r2, [pc, #400]	@ (800a8cc <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 800a73a:	fa22 f303 	lsr.w	r3, r2, r3
 800a73e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a740:	e020      	b.n	800a784 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART8CLKSOURCE_CSI))
 800a742:	4b61      	ldr	r3, [pc, #388]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a74a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a74e:	d106      	bne.n	800a75e <HAL_RCCEx_GetPeriphCLKFreq+0xe66>
 800a750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a752:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800a756:	d102      	bne.n	800a75e <HAL_RCCEx_GetPeriphCLKFreq+0xe66>
          frequency = CSI_VALUE;
 800a758:	4b5d      	ldr	r3, [pc, #372]	@ (800a8d0 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>)
 800a75a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a75c:	e012      	b.n	800a784 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART8CLKSOURCE_LSE))
 800a75e:	4b5a      	ldr	r3, [pc, #360]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a760:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a764:	f003 0302 	and.w	r3, r3, #2
 800a768:	2b02      	cmp	r3, #2
 800a76a:	d107      	bne.n	800a77c <HAL_RCCEx_GetPeriphCLKFreq+0xe84>
 800a76c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a76e:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 800a772:	d103      	bne.n	800a77c <HAL_RCCEx_GetPeriphCLKFreq+0xe84>
          frequency = LSE_VALUE;
 800a774:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a778:	637b      	str	r3, [r7, #52]	@ 0x34
 800a77a:	e003      	b.n	800a784 <HAL_RCCEx_GetPeriphCLKFreq+0xe8c>
          frequency = 0U;
 800a77c:	2300      	movs	r3, #0
 800a77e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a780:	f001 bbd1 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800a784:	f001 bbcf 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART8 */

#if defined(UART9)
      case RCC_PERIPHCLK_UART9:
        /* Get the current UART9 source */
        srcclk = __HAL_RCC_GET_UART9_SOURCE();
 800a788:	4b4f      	ldr	r3, [pc, #316]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a78a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a78e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800a792:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART9CLKSOURCE_PCLK1)
 800a794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a796:	2b00      	cmp	r3, #0
 800a798:	d104      	bne.n	800a7a4 <HAL_RCCEx_GetPeriphCLKFreq+0xeac>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a79a:	f7fc fce1 	bl	8007160 <HAL_RCC_GetPCLK1Freq>
 800a79e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART9 */
        else
        {
          frequency = 0U;
        }
        break;
 800a7a0:	f001 bbc1 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL2Q))
 800a7a4:	4b48      	ldr	r3, [pc, #288]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a7ac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a7b0:	d10b      	bne.n	800a7ca <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
 800a7b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a7b8:	d107      	bne.n	800a7ca <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a7ba:	f107 0314 	add.w	r3, r7, #20
 800a7be:	4618      	mov	r0, r3
 800a7c0:	f7fe fdc2 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a7c4:	69bb      	ldr	r3, [r7, #24]
 800a7c6:	637b      	str	r3, [r7, #52]	@ 0x34
 800a7c8:	e047      	b.n	800a85a <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART9CLKSOURCE_PLL3Q))
 800a7ca:	4b3f      	ldr	r3, [pc, #252]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a7d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a7d6:	d10b      	bne.n	800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
 800a7d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a7de:	d107      	bne.n	800a7f0 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a7e0:	f107 0308 	add.w	r3, r7, #8
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	f7fe ff1b 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	637b      	str	r3, [r7, #52]	@ 0x34
 800a7ee:	e034      	b.n	800a85a <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_HSI))
 800a7f0:	4b35      	ldr	r3, [pc, #212]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	f003 0302 	and.w	r3, r3, #2
 800a7f8:	2b02      	cmp	r3, #2
 800a7fa:	d10d      	bne.n	800a818 <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
 800a7fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7fe:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800a802:	d109      	bne.n	800a818 <HAL_RCCEx_GetPeriphCLKFreq+0xf20>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a804:	4b30      	ldr	r3, [pc, #192]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	08db      	lsrs	r3, r3, #3
 800a80a:	f003 0303 	and.w	r3, r3, #3
 800a80e:	4a2f      	ldr	r2, [pc, #188]	@ (800a8cc <HAL_RCCEx_GetPeriphCLKFreq+0xfd4>)
 800a810:	fa22 f303 	lsr.w	r3, r2, r3
 800a814:	637b      	str	r3, [r7, #52]	@ 0x34
 800a816:	e020      	b.n	800a85a <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART9CLKSOURCE_CSI))
 800a818:	4b2b      	ldr	r3, [pc, #172]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a820:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a824:	d106      	bne.n	800a834 <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
 800a826:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a828:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a82c:	d102      	bne.n	800a834 <HAL_RCCEx_GetPeriphCLKFreq+0xf3c>
          frequency = CSI_VALUE;
 800a82e:	4b28      	ldr	r3, [pc, #160]	@ (800a8d0 <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>)
 800a830:	637b      	str	r3, [r7, #52]	@ 0x34
 800a832:	e012      	b.n	800a85a <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART9CLKSOURCE_LSE))
 800a834:	4b24      	ldr	r3, [pc, #144]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a836:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a83a:	f003 0302 	and.w	r3, r3, #2
 800a83e:	2b02      	cmp	r3, #2
 800a840:	d107      	bne.n	800a852 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 800a842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a844:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800a848:	d103      	bne.n	800a852 <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
          frequency = LSE_VALUE;
 800a84a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a84e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a850:	e003      	b.n	800a85a <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
          frequency = 0U;
 800a852:	2300      	movs	r3, #0
 800a854:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a856:	f001 bb66 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800a85a:	f001 bb64 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART9 */

#if defined(USART10)
      case RCC_PERIPHCLK_USART10:
        /* Get the current USART10 source */
        srcclk = __HAL_RCC_GET_USART10_SOURCE();
 800a85e:	4b1a      	ldr	r3, [pc, #104]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a860:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800a864:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 800a868:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART10CLKSOURCE_PCLK1)
 800a86a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d104      	bne.n	800a87a <HAL_RCCEx_GetPeriphCLKFreq+0xf82>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a870:	f7fc fc76 	bl	8007160 <HAL_RCC_GetPCLK1Freq>
 800a874:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART10 */
        else
        {
          frequency = 0U;
        }
        break;
 800a876:	f001 bb56 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL2Q))
 800a87a:	4b13      	ldr	r3, [pc, #76]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a882:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a886:	d10b      	bne.n	800a8a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfa8>
 800a888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a88a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a88e:	d107      	bne.n	800a8a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfa8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a890:	f107 0314 	add.w	r3, r7, #20
 800a894:	4618      	mov	r0, r3
 800a896:	f7fe fd57 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a89a:	69bb      	ldr	r3, [r7, #24]
 800a89c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a89e:	e04e      	b.n	800a93e <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART10CLKSOURCE_PLL3Q))
 800a8a0:	4b09      	ldr	r3, [pc, #36]	@ (800a8c8 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a8a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a8ac:	d112      	bne.n	800a8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
 800a8ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a8b4:	d10e      	bne.n	800a8d4 <HAL_RCCEx_GetPeriphCLKFreq+0xfdc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a8b6:	f107 0308 	add.w	r3, r7, #8
 800a8ba:	4618      	mov	r0, r3
 800a8bc:	f7fe feb0 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8c4:	e03b      	b.n	800a93e <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
 800a8c6:	bf00      	nop
 800a8c8:	44020c00 	.word	0x44020c00
 800a8cc:	03d09000 	.word	0x03d09000
 800a8d0:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_HSI))
 800a8d4:	4b9f      	ldr	r3, [pc, #636]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	f003 0302 	and.w	r3, r3, #2
 800a8dc:	2b02      	cmp	r3, #2
 800a8de:	d10d      	bne.n	800a8fc <HAL_RCCEx_GetPeriphCLKFreq+0x1004>
 800a8e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8e2:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800a8e6:	d109      	bne.n	800a8fc <HAL_RCCEx_GetPeriphCLKFreq+0x1004>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a8e8:	4b9a      	ldr	r3, [pc, #616]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	08db      	lsrs	r3, r3, #3
 800a8ee:	f003 0303 	and.w	r3, r3, #3
 800a8f2:	4a99      	ldr	r2, [pc, #612]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 800a8f4:	fa22 f303 	lsr.w	r3, r2, r3
 800a8f8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a8fa:	e020      	b.n	800a93e <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART10CLKSOURCE_CSI))
 800a8fc:	4b95      	ldr	r3, [pc, #596]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a904:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a908:	d106      	bne.n	800a918 <HAL_RCCEx_GetPeriphCLKFreq+0x1020>
 800a90a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a90c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a910:	d102      	bne.n	800a918 <HAL_RCCEx_GetPeriphCLKFreq+0x1020>
          frequency = CSI_VALUE;
 800a912:	4b92      	ldr	r3, [pc, #584]	@ (800ab5c <HAL_RCCEx_GetPeriphCLKFreq+0x1264>)
 800a914:	637b      	str	r3, [r7, #52]	@ 0x34
 800a916:	e012      	b.n	800a93e <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART10CLKSOURCE_LSE))
 800a918:	4b8e      	ldr	r3, [pc, #568]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800a91a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a91e:	f003 0302 	and.w	r3, r3, #2
 800a922:	2b02      	cmp	r3, #2
 800a924:	d107      	bne.n	800a936 <HAL_RCCEx_GetPeriphCLKFreq+0x103e>
 800a926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a928:	f1b3 5f20 	cmp.w	r3, #671088640	@ 0x28000000
 800a92c:	d103      	bne.n	800a936 <HAL_RCCEx_GetPeriphCLKFreq+0x103e>
          frequency = LSE_VALUE;
 800a92e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a932:	637b      	str	r3, [r7, #52]	@ 0x34
 800a934:	e003      	b.n	800a93e <HAL_RCCEx_GetPeriphCLKFreq+0x1046>
          frequency = 0U;
 800a936:	2300      	movs	r3, #0
 800a938:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800a93a:	f001 baf4 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800a93e:	f001 baf2 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* USART10 */

#if defined(USART11)
      case RCC_PERIPHCLK_USART11:
        /* Get the current USART11 source */
        srcclk = __HAL_RCC_GET_USART11_SOURCE();
 800a942:	4b84      	ldr	r3, [pc, #528]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800a944:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800a948:	f003 0307 	and.w	r3, r3, #7
 800a94c:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USART11CLKSOURCE_PCLK1)
 800a94e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a950:	2b00      	cmp	r3, #0
 800a952:	d104      	bne.n	800a95e <HAL_RCCEx_GetPeriphCLKFreq+0x1066>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800a954:	f7fc fc04 	bl	8007160 <HAL_RCC_GetPCLK1Freq>
 800a958:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for USART11 */
        else
        {
          frequency = 0U;
        }
        break;
 800a95a:	f001 bae4 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL2Q))
 800a95e:	4b7d      	ldr	r3, [pc, #500]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a966:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800a96a:	d10a      	bne.n	800a982 <HAL_RCCEx_GetPeriphCLKFreq+0x108a>
 800a96c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a96e:	2b01      	cmp	r3, #1
 800a970:	d107      	bne.n	800a982 <HAL_RCCEx_GetPeriphCLKFreq+0x108a>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800a972:	f107 0314 	add.w	r3, r7, #20
 800a976:	4618      	mov	r0, r3
 800a978:	f7fe fce6 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800a97c:	69bb      	ldr	r3, [r7, #24]
 800a97e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a980:	e043      	b.n	800aa0a <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USART11CLKSOURCE_PLL3Q))
 800a982:	4b74      	ldr	r3, [pc, #464]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a98a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800a98e:	d10a      	bne.n	800a9a6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
 800a990:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a992:	2b02      	cmp	r3, #2
 800a994:	d107      	bne.n	800a9a6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ae>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800a996:	f107 0308 	add.w	r3, r7, #8
 800a99a:	4618      	mov	r0, r3
 800a99c:	f7fe fe40 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9a4:	e031      	b.n	800aa0a <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_HSI))
 800a9a6:	4b6b      	ldr	r3, [pc, #428]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	f003 0302 	and.w	r3, r3, #2
 800a9ae:	2b02      	cmp	r3, #2
 800a9b0:	d10c      	bne.n	800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
 800a9b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9b4:	2b03      	cmp	r3, #3
 800a9b6:	d109      	bne.n	800a9cc <HAL_RCCEx_GetPeriphCLKFreq+0x10d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800a9b8:	4b66      	ldr	r3, [pc, #408]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	08db      	lsrs	r3, r3, #3
 800a9be:	f003 0303 	and.w	r3, r3, #3
 800a9c2:	4a65      	ldr	r2, [pc, #404]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 800a9c4:	fa22 f303 	lsr.w	r3, r2, r3
 800a9c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9ca:	e01e      	b.n	800aa0a <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART11CLKSOURCE_CSI))
 800a9cc:	4b61      	ldr	r3, [pc, #388]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a9d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a9d8:	d105      	bne.n	800a9e6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ee>
 800a9da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9dc:	2b04      	cmp	r3, #4
 800a9de:	d102      	bne.n	800a9e6 <HAL_RCCEx_GetPeriphCLKFreq+0x10ee>
          frequency = CSI_VALUE;
 800a9e0:	4b5e      	ldr	r3, [pc, #376]	@ (800ab5c <HAL_RCCEx_GetPeriphCLKFreq+0x1264>)
 800a9e2:	637b      	str	r3, [r7, #52]	@ 0x34
 800a9e4:	e011      	b.n	800aa0a <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART11CLKSOURCE_LSE))
 800a9e6:	4b5b      	ldr	r3, [pc, #364]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800a9e8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800a9ec:	f003 0302 	and.w	r3, r3, #2
 800a9f0:	2b02      	cmp	r3, #2
 800a9f2:	d106      	bne.n	800aa02 <HAL_RCCEx_GetPeriphCLKFreq+0x110a>
 800a9f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9f6:	2b05      	cmp	r3, #5
 800a9f8:	d103      	bne.n	800aa02 <HAL_RCCEx_GetPeriphCLKFreq+0x110a>
          frequency = LSE_VALUE;
 800a9fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a9fe:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa00:	e003      	b.n	800aa0a <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
          frequency = 0U;
 800aa02:	2300      	movs	r3, #0
 800aa04:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aa06:	f001 ba8e 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800aa0a:	f001 ba8c 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* USART11 */

#if defined(UART12)
      case RCC_PERIPHCLK_UART12:
        /* Get the current UART12 source */
        srcclk = __HAL_RCC_GET_UART12_SOURCE();
 800aa0e:	4b51      	ldr	r3, [pc, #324]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800aa10:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800aa14:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800aa18:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_UART12CLKSOURCE_PCLK1)
 800aa1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d104      	bne.n	800aa2a <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800aa20:	f7fc fb9e 	bl	8007160 <HAL_RCC_GetPCLK1Freq>
 800aa24:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for UART12 */
        else
        {
          frequency = 0U;
        }
        break;
 800aa26:	f001 ba7e 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL2Q))
 800aa2a:	4b4a      	ldr	r3, [pc, #296]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800aa32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800aa36:	d10a      	bne.n	800aa4e <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
 800aa38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa3a:	2b10      	cmp	r3, #16
 800aa3c:	d107      	bne.n	800aa4e <HAL_RCCEx_GetPeriphCLKFreq+0x1156>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aa3e:	f107 0314 	add.w	r3, r7, #20
 800aa42:	4618      	mov	r0, r3
 800aa44:	f7fe fc80 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800aa48:	69bb      	ldr	r3, [r7, #24]
 800aa4a:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa4c:	e043      	b.n	800aad6 <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_UART12CLKSOURCE_PLL3Q))
 800aa4e:	4b41      	ldr	r3, [pc, #260]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aa56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aa5a:	d10a      	bne.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
 800aa5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa5e:	2b20      	cmp	r3, #32
 800aa60:	d107      	bne.n	800aa72 <HAL_RCCEx_GetPeriphCLKFreq+0x117a>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aa62:	f107 0308 	add.w	r3, r7, #8
 800aa66:	4618      	mov	r0, r3
 800aa68:	f7fe fdda 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa70:	e031      	b.n	800aad6 <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_HSI))
 800aa72:	4b38      	ldr	r3, [pc, #224]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	f003 0302 	and.w	r3, r3, #2
 800aa7a:	2b02      	cmp	r3, #2
 800aa7c:	d10c      	bne.n	800aa98 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
 800aa7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa80:	2b30      	cmp	r3, #48	@ 0x30
 800aa82:	d109      	bne.n	800aa98 <HAL_RCCEx_GetPeriphCLKFreq+0x11a0>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800aa84:	4b33      	ldr	r3, [pc, #204]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	08db      	lsrs	r3, r3, #3
 800aa8a:	f003 0303 	and.w	r3, r3, #3
 800aa8e:	4a32      	ldr	r2, [pc, #200]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 800aa90:	fa22 f303 	lsr.w	r3, r2, r3
 800aa94:	637b      	str	r3, [r7, #52]	@ 0x34
 800aa96:	e01e      	b.n	800aad6 <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_UART12CLKSOURCE_CSI))
 800aa98:	4b2e      	ldr	r3, [pc, #184]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aaa0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aaa4:	d105      	bne.n	800aab2 <HAL_RCCEx_GetPeriphCLKFreq+0x11ba>
 800aaa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaa8:	2b40      	cmp	r3, #64	@ 0x40
 800aaaa:	d102      	bne.n	800aab2 <HAL_RCCEx_GetPeriphCLKFreq+0x11ba>
          frequency = CSI_VALUE;
 800aaac:	4b2b      	ldr	r3, [pc, #172]	@ (800ab5c <HAL_RCCEx_GetPeriphCLKFreq+0x1264>)
 800aaae:	637b      	str	r3, [r7, #52]	@ 0x34
 800aab0:	e011      	b.n	800aad6 <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART12CLKSOURCE_LSE))
 800aab2:	4b28      	ldr	r3, [pc, #160]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800aab4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800aab8:	f003 0302 	and.w	r3, r3, #2
 800aabc:	2b02      	cmp	r3, #2
 800aabe:	d106      	bne.n	800aace <HAL_RCCEx_GetPeriphCLKFreq+0x11d6>
 800aac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aac2:	2b50      	cmp	r3, #80	@ 0x50
 800aac4:	d103      	bne.n	800aace <HAL_RCCEx_GetPeriphCLKFreq+0x11d6>
          frequency = LSE_VALUE;
 800aac6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800aaca:	637b      	str	r3, [r7, #52]	@ 0x34
 800aacc:	e003      	b.n	800aad6 <HAL_RCCEx_GetPeriphCLKFreq+0x11de>
          frequency = 0U;
 800aace:	2300      	movs	r3, #0
 800aad0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aad2:	f001 ba28 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800aad6:	f001 ba26 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800aada:	4b1e      	ldr	r3, [pc, #120]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800aadc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800aae0:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800aae4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 800aae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d104      	bne.n	800aaf6 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800aaec:	f7fc fb64 	bl	80071b8 <HAL_RCC_GetPCLK3Freq>
 800aaf0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 800aaf2:	f001 ba18 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 800aaf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaf8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800aafc:	d108      	bne.n	800ab10 <HAL_RCCEx_GetPeriphCLKFreq+0x1218>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800aafe:	f107 0314 	add.w	r3, r7, #20
 800ab02:	4618      	mov	r0, r3
 800ab04:	f7fe fc20 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800ab08:	69bb      	ldr	r3, [r7, #24]
 800ab0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ab0c:	f001 ba0b 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL3Q)
 800ab10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab12:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800ab16:	d108      	bne.n	800ab2a <HAL_RCCEx_GetPeriphCLKFreq+0x1232>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ab18:	f107 0308 	add.w	r3, r7, #8
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	f7fe fd7f 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ab26:	f001 b9fe 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800ab2a:	4b0a      	ldr	r3, [pc, #40]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f003 0302 	and.w	r3, r3, #2
 800ab32:	2b02      	cmp	r3, #2
 800ab34:	d114      	bne.n	800ab60 <HAL_RCCEx_GetPeriphCLKFreq+0x1268>
 800ab36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab38:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800ab3c:	d110      	bne.n	800ab60 <HAL_RCCEx_GetPeriphCLKFreq+0x1268>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ab3e:	4b05      	ldr	r3, [pc, #20]	@ (800ab54 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>)
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	08db      	lsrs	r3, r3, #3
 800ab44:	f003 0303 	and.w	r3, r3, #3
 800ab48:	4a03      	ldr	r2, [pc, #12]	@ (800ab58 <HAL_RCCEx_GetPeriphCLKFreq+0x1260>)
 800ab4a:	fa22 f303 	lsr.w	r3, r2, r3
 800ab4e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab50:	e027      	b.n	800aba2 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
 800ab52:	bf00      	nop
 800ab54:	44020c00 	.word	0x44020c00
 800ab58:	03d09000 	.word	0x03d09000
 800ab5c:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 800ab60:	4ba0      	ldr	r3, [pc, #640]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ab68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab6c:	d106      	bne.n	800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>
 800ab6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab70:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800ab74:	d102      	bne.n	800ab7c <HAL_RCCEx_GetPeriphCLKFreq+0x1284>
          frequency = CSI_VALUE;
 800ab76:	4b9c      	ldr	r3, [pc, #624]	@ (800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 800ab78:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab7a:	e012      	b.n	800aba2 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800ab7c:	4b99      	ldr	r3, [pc, #612]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800ab7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ab82:	f003 0302 	and.w	r3, r3, #2
 800ab86:	2b02      	cmp	r3, #2
 800ab88:	d107      	bne.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0x12a2>
 800ab8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ab8c:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800ab90:	d103      	bne.n	800ab9a <HAL_RCCEx_GetPeriphCLKFreq+0x12a2>
          frequency = LSE_VALUE;
 800ab92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ab96:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab98:	e003      	b.n	800aba2 <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
          frequency = 0U;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ab9e:	f001 b9c2 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800aba2:	f001 b9c0 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 800aba6:	4b8f      	ldr	r3, [pc, #572]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800aba8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800abac:	f003 0307 	and.w	r3, r3, #7
 800abb0:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800abb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d104      	bne.n	800abc2 <HAL_RCCEx_GetPeriphCLKFreq+0x12ca>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 800abb8:	f7fc fab6 	bl	8007128 <HAL_RCC_GetHCLKFreq>
 800abbc:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 800abbe:	f001 b9b2 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 800abc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abc4:	2b01      	cmp	r3, #1
 800abc6:	d104      	bne.n	800abd2 <HAL_RCCEx_GetPeriphCLKFreq+0x12da>
          frequency = HAL_RCC_GetSysClockFreq();
 800abc8:	f7fc f982 	bl	8006ed0 <HAL_RCC_GetSysClockFreq>
 800abcc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800abce:	f001 b9aa 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 800abd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abd4:	2b02      	cmp	r3, #2
 800abd6:	d108      	bne.n	800abea <HAL_RCCEx_GetPeriphCLKFreq+0x12f2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800abd8:	f107 0314 	add.w	r3, r7, #20
 800abdc:	4618      	mov	r0, r3
 800abde:	f7fe fbb3 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800abe2:	69fb      	ldr	r3, [r7, #28]
 800abe4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800abe6:	f001 b99e 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 800abea:	4b7e      	ldr	r3, [pc, #504]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800abf2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800abf6:	d105      	bne.n	800ac04 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>
 800abf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abfa:	2b03      	cmp	r3, #3
 800abfc:	d102      	bne.n	800ac04 <HAL_RCCEx_GetPeriphCLKFreq+0x130c>
          frequency = HSE_VALUE;
 800abfe:	4b7b      	ldr	r3, [pc, #492]	@ (800adec <HAL_RCCEx_GetPeriphCLKFreq+0x14f4>)
 800ac00:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac02:	e023      	b.n	800ac4c <HAL_RCCEx_GetPeriphCLKFreq+0x1354>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800ac04:	4b77      	ldr	r3, [pc, #476]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	f003 0302 	and.w	r3, r3, #2
 800ac0c:	2b02      	cmp	r3, #2
 800ac0e:	d10c      	bne.n	800ac2a <HAL_RCCEx_GetPeriphCLKFreq+0x1332>
 800ac10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac12:	2b04      	cmp	r3, #4
 800ac14:	d109      	bne.n	800ac2a <HAL_RCCEx_GetPeriphCLKFreq+0x1332>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ac16:	4b73      	ldr	r3, [pc, #460]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	08db      	lsrs	r3, r3, #3
 800ac1c:	f003 0303 	and.w	r3, r3, #3
 800ac20:	4a73      	ldr	r2, [pc, #460]	@ (800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0x14f8>)
 800ac22:	fa22 f303 	lsr.w	r3, r2, r3
 800ac26:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac28:	e010      	b.n	800ac4c <HAL_RCCEx_GetPeriphCLKFreq+0x1354>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 800ac2a:	4b6e      	ldr	r3, [pc, #440]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ac32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac36:	d105      	bne.n	800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
 800ac38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac3a:	2b05      	cmp	r3, #5
 800ac3c:	d102      	bne.n	800ac44 <HAL_RCCEx_GetPeriphCLKFreq+0x134c>
          frequency = CSI_VALUE;
 800ac3e:	4b6a      	ldr	r3, [pc, #424]	@ (800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 800ac40:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac42:	e003      	b.n	800ac4c <HAL_RCCEx_GetPeriphCLKFreq+0x1354>
          frequency = 0U;
 800ac44:	2300      	movs	r3, #0
 800ac46:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ac48:	f001 b96d 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800ac4c:	f001 b96b 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 800ac50:	4b64      	ldr	r3, [pc, #400]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800ac52:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800ac56:	f003 0308 	and.w	r3, r3, #8
 800ac5a:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 800ac5c:	4b61      	ldr	r3, [pc, #388]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800ac5e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ac62:	f003 0302 	and.w	r3, r3, #2
 800ac66:	2b02      	cmp	r3, #2
 800ac68:	d106      	bne.n	800ac78 <HAL_RCCEx_GetPeriphCLKFreq+0x1380>
 800ac6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d103      	bne.n	800ac78 <HAL_RCCEx_GetPeriphCLKFreq+0x1380>
        {
          frequency = LSE_VALUE;
 800ac70:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ac74:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac76:	e012      	b.n	800ac9e <HAL_RCCEx_GetPeriphCLKFreq+0x13a6>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 800ac78:	4b5a      	ldr	r3, [pc, #360]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800ac7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800ac7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ac82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac86:	d106      	bne.n	800ac96 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 800ac88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac8a:	2b08      	cmp	r3, #8
 800ac8c:	d103      	bne.n	800ac96 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
        {
          frequency = LSI_VALUE;
 800ac8e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800ac92:	637b      	str	r3, [r7, #52]	@ 0x34
 800ac94:	e003      	b.n	800ac9e <HAL_RCCEx_GetPeriphCLKFreq+0x13a6>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 800ac96:	2300      	movs	r3, #0
 800ac98:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800ac9a:	f001 b944 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800ac9e:	f001 b942 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 800aca2:	4b50      	ldr	r3, [pc, #320]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800aca4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800aca8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800acac:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 800acae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d104      	bne.n	800acbe <HAL_RCCEx_GetPeriphCLKFreq+0x13c6>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800acb4:	f7fc fa54 	bl	8007160 <HAL_RCC_GetPCLK1Freq>
 800acb8:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800acba:	f001 b934 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL3R)
 800acbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800acc0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800acc4:	d108      	bne.n	800acd8 <HAL_RCCEx_GetPeriphCLKFreq+0x13e0>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800acc6:	f107 0308 	add.w	r3, r7, #8
 800acca:	4618      	mov	r0, r3
 800accc:	f7fe fca8 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800acd0:	693b      	ldr	r3, [r7, #16]
 800acd2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800acd4:	f001 b927 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 800acd8:	4b42      	ldr	r3, [pc, #264]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	f003 0302 	and.w	r3, r3, #2
 800ace0:	2b02      	cmp	r3, #2
 800ace2:	d10d      	bne.n	800ad00 <HAL_RCCEx_GetPeriphCLKFreq+0x1408>
 800ace4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ace6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800acea:	d109      	bne.n	800ad00 <HAL_RCCEx_GetPeriphCLKFreq+0x1408>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800acec:	4b3d      	ldr	r3, [pc, #244]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	08db      	lsrs	r3, r3, #3
 800acf2:	f003 0303 	and.w	r3, r3, #3
 800acf6:	4a3e      	ldr	r2, [pc, #248]	@ (800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0x14f8>)
 800acf8:	fa22 f303 	lsr.w	r3, r2, r3
 800acfc:	637b      	str	r3, [r7, #52]	@ 0x34
 800acfe:	e011      	b.n	800ad24 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 800ad00:	4b38      	ldr	r3, [pc, #224]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ad08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad0c:	d106      	bne.n	800ad1c <HAL_RCCEx_GetPeriphCLKFreq+0x1424>
 800ad0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad10:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800ad14:	d102      	bne.n	800ad1c <HAL_RCCEx_GetPeriphCLKFreq+0x1424>
          frequency = CSI_VALUE;
 800ad16:	4b34      	ldr	r3, [pc, #208]	@ (800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 800ad18:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad1a:	e003      	b.n	800ad24 <HAL_RCCEx_GetPeriphCLKFreq+0x142c>
          frequency = 0U;
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ad20:	f001 b901 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800ad24:	f001 b8ff 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 800ad28:	4b2e      	ldr	r3, [pc, #184]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800ad2a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ad2e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800ad32:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 800ad34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d104      	bne.n	800ad44 <HAL_RCCEx_GetPeriphCLKFreq+0x144c>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800ad3a:	f7fc fa11 	bl	8007160 <HAL_RCC_GetPCLK1Freq>
 800ad3e:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800ad40:	f001 b8f1 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL3R)
 800ad44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad46:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800ad4a:	d108      	bne.n	800ad5e <HAL_RCCEx_GetPeriphCLKFreq+0x1466>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ad4c:	f107 0308 	add.w	r3, r7, #8
 800ad50:	4618      	mov	r0, r3
 800ad52:	f7fe fc65 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ad56:	693b      	ldr	r3, [r7, #16]
 800ad58:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ad5a:	f001 b8e4 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 800ad5e:	4b21      	ldr	r3, [pc, #132]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	f003 0302 	and.w	r3, r3, #2
 800ad66:	2b02      	cmp	r3, #2
 800ad68:	d10d      	bne.n	800ad86 <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
 800ad6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad6c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800ad70:	d109      	bne.n	800ad86 <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ad72:	4b1c      	ldr	r3, [pc, #112]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	08db      	lsrs	r3, r3, #3
 800ad78:	f003 0303 	and.w	r3, r3, #3
 800ad7c:	4a1c      	ldr	r2, [pc, #112]	@ (800adf0 <HAL_RCCEx_GetPeriphCLKFreq+0x14f8>)
 800ad7e:	fa22 f303 	lsr.w	r3, r2, r3
 800ad82:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad84:	e011      	b.n	800adaa <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 800ad86:	4b17      	ldr	r3, [pc, #92]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ad8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad92:	d106      	bne.n	800ada2 <HAL_RCCEx_GetPeriphCLKFreq+0x14aa>
 800ad94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad96:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800ad9a:	d102      	bne.n	800ada2 <HAL_RCCEx_GetPeriphCLKFreq+0x14aa>
          frequency = CSI_VALUE;
 800ad9c:	4b12      	ldr	r3, [pc, #72]	@ (800ade8 <HAL_RCCEx_GetPeriphCLKFreq+0x14f0>)
 800ad9e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ada0:	e003      	b.n	800adaa <HAL_RCCEx_GetPeriphCLKFreq+0x14b2>
          frequency = 0U;
 800ada2:	2300      	movs	r3, #0
 800ada4:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ada6:	f001 b8be 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800adaa:	f001 b8bc 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(I2C3)
      case RCC_PERIPHCLK_I2C3:
        /* Get the current I2C3 source */
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800adae:	4b0d      	ldr	r3, [pc, #52]	@ (800ade4 <HAL_RCCEx_GetPeriphCLKFreq+0x14ec>)
 800adb0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800adb4:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800adb8:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C3CLKSOURCE_PCLK3)
 800adba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d104      	bne.n	800adca <HAL_RCCEx_GetPeriphCLKFreq+0x14d2>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800adc0:	f7fc f9fa 	bl	80071b8 <HAL_RCC_GetPCLK3Freq>
 800adc4:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C3 */
        else
        {
          frequency = 0U;
        }
        break;
 800adc6:	f001 b8ae 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C3CLKSOURCE_PLL3R)
 800adca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800adcc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800add0:	d110      	bne.n	800adf4 <HAL_RCCEx_GetPeriphCLKFreq+0x14fc>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800add2:	f107 0308 	add.w	r3, r7, #8
 800add6:	4618      	mov	r0, r3
 800add8:	f7fe fc22 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800addc:	693b      	ldr	r3, [r7, #16]
 800adde:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ade0:	f001 b8a1 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800ade4:	44020c00 	.word	0x44020c00
 800ade8:	003d0900 	.word	0x003d0900
 800adec:	017d7840 	.word	0x017d7840
 800adf0:	03d09000 	.word	0x03d09000
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C3CLKSOURCE_HSI))
 800adf4:	4b9e      	ldr	r3, [pc, #632]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	f003 0302 	and.w	r3, r3, #2
 800adfc:	2b02      	cmp	r3, #2
 800adfe:	d10d      	bne.n	800ae1c <HAL_RCCEx_GetPeriphCLKFreq+0x1524>
 800ae00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae02:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ae06:	d109      	bne.n	800ae1c <HAL_RCCEx_GetPeriphCLKFreq+0x1524>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ae08:	4b99      	ldr	r3, [pc, #612]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	08db      	lsrs	r3, r3, #3
 800ae0e:	f003 0303 	and.w	r3, r3, #3
 800ae12:	4a98      	ldr	r2, [pc, #608]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 800ae14:	fa22 f303 	lsr.w	r3, r2, r3
 800ae18:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae1a:	e011      	b.n	800ae40 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C3CLKSOURCE_CSI))
 800ae1c:	4b94      	ldr	r3, [pc, #592]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ae24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ae28:	d106      	bne.n	800ae38 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>
 800ae2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae2c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800ae30:	d102      	bne.n	800ae38 <HAL_RCCEx_GetPeriphCLKFreq+0x1540>
          frequency = CSI_VALUE;
 800ae32:	4b91      	ldr	r3, [pc, #580]	@ (800b078 <HAL_RCCEx_GetPeriphCLKFreq+0x1780>)
 800ae34:	637b      	str	r3, [r7, #52]	@ 0x34
 800ae36:	e003      	b.n	800ae40 <HAL_RCCEx_GetPeriphCLKFreq+0x1548>
          frequency = 0U;
 800ae38:	2300      	movs	r3, #0
 800ae3a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ae3c:	f001 b873 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800ae40:	f001 b871 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* I2C3 */

#if defined(I2C4)
      case RCC_PERIPHCLK_I2C4:
        /* Get the current I2C4 source */
        srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 800ae44:	4b8a      	ldr	r3, [pc, #552]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800ae46:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800ae4a:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800ae4e:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I2C4CLKSOURCE_PCLK3)
 800ae50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d104      	bne.n	800ae60 <HAL_RCCEx_GetPeriphCLKFreq+0x1568>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800ae56:	f7fc f9af 	bl	80071b8 <HAL_RCC_GetPCLK3Freq>
 800ae5a:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I2C4 */
        else
        {
          frequency = 0U;
        }
        break;
 800ae5c:	f001 b863 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I2C4CLKSOURCE_PLL3R)
 800ae60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ae66:	d108      	bne.n	800ae7a <HAL_RCCEx_GetPeriphCLKFreq+0x1582>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800ae68:	f107 0308 	add.w	r3, r7, #8
 800ae6c:	4618      	mov	r0, r3
 800ae6e:	f7fe fbd7 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800ae72:	693b      	ldr	r3, [r7, #16]
 800ae74:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800ae76:	f001 b856 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 800ae7a:	4b7d      	ldr	r3, [pc, #500]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	f003 0302 	and.w	r3, r3, #2
 800ae82:	2b02      	cmp	r3, #2
 800ae84:	d10d      	bne.n	800aea2 <HAL_RCCEx_GetPeriphCLKFreq+0x15aa>
 800ae86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ae88:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800ae8c:	d109      	bne.n	800aea2 <HAL_RCCEx_GetPeriphCLKFreq+0x15aa>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ae8e:	4b78      	ldr	r3, [pc, #480]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	08db      	lsrs	r3, r3, #3
 800ae94:	f003 0303 	and.w	r3, r3, #3
 800ae98:	4a76      	ldr	r2, [pc, #472]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 800ae9a:	fa22 f303 	lsr.w	r3, r2, r3
 800ae9e:	637b      	str	r3, [r7, #52]	@ 0x34
 800aea0:	e011      	b.n	800aec6 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C4CLKSOURCE_CSI))
 800aea2:	4b73      	ldr	r3, [pc, #460]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aeaa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800aeae:	d106      	bne.n	800aebe <HAL_RCCEx_GetPeriphCLKFreq+0x15c6>
 800aeb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aeb2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800aeb6:	d102      	bne.n	800aebe <HAL_RCCEx_GetPeriphCLKFreq+0x15c6>
          frequency = CSI_VALUE;
 800aeb8:	4b6f      	ldr	r3, [pc, #444]	@ (800b078 <HAL_RCCEx_GetPeriphCLKFreq+0x1780>)
 800aeba:	637b      	str	r3, [r7, #52]	@ 0x34
 800aebc:	e003      	b.n	800aec6 <HAL_RCCEx_GetPeriphCLKFreq+0x15ce>
          frequency = 0U;
 800aebe:	2300      	movs	r3, #0
 800aec0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aec2:	f001 b830 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800aec6:	f001 b82e 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 800aeca:	4b69      	ldr	r3, [pc, #420]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800aecc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800aed0:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800aed4:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 800aed6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aed8:	2b00      	cmp	r3, #0
 800aeda:	d104      	bne.n	800aee6 <HAL_RCCEx_GetPeriphCLKFreq+0x15ee>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800aedc:	f7fc f940 	bl	8007160 <HAL_RCC_GetPCLK1Freq>
 800aee0:	6378      	str	r0, [r7, #52]	@ 0x34
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 800aee2:	f001 b820 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL3R)
 800aee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aee8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800aeec:	d108      	bne.n	800af00 <HAL_RCCEx_GetPeriphCLKFreq+0x1608>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800aeee:	f107 0308 	add.w	r3, r7, #8
 800aef2:	4618      	mov	r0, r3
 800aef4:	f7fe fb94 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800aef8:	693b      	ldr	r3, [r7, #16]
 800aefa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800aefc:	f001 b813 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 800af00:	4b5b      	ldr	r3, [pc, #364]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	f003 0302 	and.w	r3, r3, #2
 800af08:	2b02      	cmp	r3, #2
 800af0a:	d10e      	bne.n	800af2a <HAL_RCCEx_GetPeriphCLKFreq+0x1632>
 800af0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af0e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800af12:	d10a      	bne.n	800af2a <HAL_RCCEx_GetPeriphCLKFreq+0x1632>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800af14:	4b56      	ldr	r3, [pc, #344]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	08db      	lsrs	r3, r3, #3
 800af1a:	f003 0303 	and.w	r3, r3, #3
 800af1e:	4a55      	ldr	r2, [pc, #340]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 800af20:	fa22 f303 	lsr.w	r3, r2, r3
 800af24:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800af26:	f000 bffe 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
          frequency = 0U;
 800af2a:	2300      	movs	r3, #0
 800af2c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800af2e:	f000 bffa 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        break;
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800af32:	4b4f      	ldr	r3, [pc, #316]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800af34:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800af38:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800af3c:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800af3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af40:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800af44:	d056      	beq.n	800aff4 <HAL_RCCEx_GetPeriphCLKFreq+0x16fc>
 800af46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af48:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800af4c:	f200 808b 	bhi.w	800b066 <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 800af50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af56:	d03e      	beq.n	800afd6 <HAL_RCCEx_GetPeriphCLKFreq+0x16de>
 800af58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800af5e:	f200 8082 	bhi.w	800b066 <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 800af62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af64:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800af68:	d027      	beq.n	800afba <HAL_RCCEx_GetPeriphCLKFreq+0x16c2>
 800af6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af6c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800af70:	d879      	bhi.n	800b066 <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 800af72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af74:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af78:	d017      	beq.n	800afaa <HAL_RCCEx_GetPeriphCLKFreq+0x16b2>
 800af7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800af80:	d871      	bhi.n	800b066 <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
 800af82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af84:	2b00      	cmp	r3, #0
 800af86:	d004      	beq.n	800af92 <HAL_RCCEx_GetPeriphCLKFreq+0x169a>
 800af88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800af8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800af8e:	d004      	beq.n	800af9a <HAL_RCCEx_GetPeriphCLKFreq+0x16a2>
 800af90:	e069      	b.n	800b066 <HAL_RCCEx_GetPeriphCLKFreq+0x176e>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800af92:	f7fc f911 	bl	80071b8 <HAL_RCC_GetPCLK3Freq>
 800af96:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800af98:	e068      	b.n	800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800af9a:	f107 0314 	add.w	r3, r7, #20
 800af9e:	4618      	mov	r0, r3
 800afa0:	f7fe f9d2 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800afa4:	697b      	ldr	r3, [r7, #20]
 800afa6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800afa8:	e060      	b.n	800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
#if defined(RCC_LPTIM1CLKSOURCE_PLL3R)
          case RCC_LPTIM1CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800afaa:	f107 0308 	add.w	r3, r7, #8
 800afae:	4618      	mov	r0, r3
 800afb0:	f7fe fb36 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800afb4:	693b      	ldr	r3, [r7, #16]
 800afb6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800afb8:	e058      	b.n	800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800afba:	4b2d      	ldr	r3, [pc, #180]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800afbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800afc0:	f003 0302 	and.w	r3, r3, #2
 800afc4:	2b02      	cmp	r3, #2
 800afc6:	d103      	bne.n	800afd0 <HAL_RCCEx_GetPeriphCLKFreq+0x16d8>
            {
              frequency = LSE_VALUE;
 800afc8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800afcc:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800afce:	e04d      	b.n	800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
              frequency = 0;
 800afd0:	2300      	movs	r3, #0
 800afd2:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800afd4:	e04a      	b.n	800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800afd6:	4b26      	ldr	r3, [pc, #152]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800afd8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800afdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800afe0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800afe4:	d103      	bne.n	800afee <HAL_RCCEx_GetPeriphCLKFreq+0x16f6>
            {
              frequency = LSI_VALUE;
 800afe6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800afea:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800afec:	e03e      	b.n	800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
              frequency = 0;
 800afee:	2300      	movs	r3, #0
 800aff0:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800aff2:	e03b      	b.n	800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800aff4:	4b1e      	ldr	r3, [pc, #120]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800aff6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800affa:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800affe:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b000:	4b1b      	ldr	r3, [pc, #108]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	f003 0302 	and.w	r3, r3, #2
 800b008:	2b02      	cmp	r3, #2
 800b00a:	d10c      	bne.n	800b026 <HAL_RCCEx_GetPeriphCLKFreq+0x172e>
 800b00c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d109      	bne.n	800b026 <HAL_RCCEx_GetPeriphCLKFreq+0x172e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b012:	4b17      	ldr	r3, [pc, #92]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	08db      	lsrs	r3, r3, #3
 800b018:	f003 0303 	and.w	r3, r3, #3
 800b01c:	4a15      	ldr	r2, [pc, #84]	@ (800b074 <HAL_RCCEx_GetPeriphCLKFreq+0x177c>)
 800b01e:	fa22 f303 	lsr.w	r3, r2, r3
 800b022:	637b      	str	r3, [r7, #52]	@ 0x34
 800b024:	e01e      	b.n	800b064 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b026:	4b12      	ldr	r3, [pc, #72]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b02e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b032:	d106      	bne.n	800b042 <HAL_RCCEx_GetPeriphCLKFreq+0x174a>
 800b034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b036:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b03a:	d102      	bne.n	800b042 <HAL_RCCEx_GetPeriphCLKFreq+0x174a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b03c:	4b0e      	ldr	r3, [pc, #56]	@ (800b078 <HAL_RCCEx_GetPeriphCLKFreq+0x1780>)
 800b03e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b040:	e010      	b.n	800b064 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b042:	4b0b      	ldr	r3, [pc, #44]	@ (800b070 <HAL_RCCEx_GetPeriphCLKFreq+0x1778>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b04a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b04e:	d106      	bne.n	800b05e <HAL_RCCEx_GetPeriphCLKFreq+0x1766>
 800b050:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b052:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b056:	d102      	bne.n	800b05e <HAL_RCCEx_GetPeriphCLKFreq+0x1766>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b058:	4b08      	ldr	r3, [pc, #32]	@ (800b07c <HAL_RCCEx_GetPeriphCLKFreq+0x1784>)
 800b05a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b05c:	e002      	b.n	800b064 <HAL_RCCEx_GetPeriphCLKFreq+0x176c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b05e:	2300      	movs	r3, #0
 800b060:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b062:	e003      	b.n	800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
 800b064:	e002      	b.n	800b06c <HAL_RCCEx_GetPeriphCLKFreq+0x1774>
          }
          default :
          {
            frequency = 0U;
 800b066:	2300      	movs	r3, #0
 800b068:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b06a:	bf00      	nop
          }
        }
        break;
 800b06c:	f000 bf5b 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800b070:	44020c00 	.word	0x44020c00
 800b074:	03d09000 	.word	0x03d09000
 800b078:	003d0900 	.word	0x003d0900
 800b07c:	017d7840 	.word	0x017d7840

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800b080:	4b9e      	ldr	r3, [pc, #632]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b082:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b086:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800b08a:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800b08c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b08e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800b092:	d056      	beq.n	800b142 <HAL_RCCEx_GetPeriphCLKFreq+0x184a>
 800b094:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b096:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800b09a:	f200 808b 	bhi.w	800b1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 800b09e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0a0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b0a4:	d03e      	beq.n	800b124 <HAL_RCCEx_GetPeriphCLKFreq+0x182c>
 800b0a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b0ac:	f200 8082 	bhi.w	800b1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 800b0b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0b2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b0b6:	d027      	beq.n	800b108 <HAL_RCCEx_GetPeriphCLKFreq+0x1810>
 800b0b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0ba:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800b0be:	d879      	bhi.n	800b1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 800b0c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0c6:	d017      	beq.n	800b0f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1800>
 800b0c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b0ce:	d871      	bhi.n	800b1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
 800b0d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d004      	beq.n	800b0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x17e8>
 800b0d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b0d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b0dc:	d004      	beq.n	800b0e8 <HAL_RCCEx_GetPeriphCLKFreq+0x17f0>
 800b0de:	e069      	b.n	800b1b4 <HAL_RCCEx_GetPeriphCLKFreq+0x18bc>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 800b0e0:	f7fc f83e 	bl	8007160 <HAL_RCC_GetPCLK1Freq>
 800b0e4:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800b0e6:	e068      	b.n	800b1ba <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b0e8:	f107 0314 	add.w	r3, r7, #20
 800b0ec:	4618      	mov	r0, r3
 800b0ee:	f7fe f92b 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b0f2:	697b      	ldr	r3, [r7, #20]
 800b0f4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b0f6:	e060      	b.n	800b1ba <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
#if defined(RCC_LPTIM2CLKSOURCE_PLL3R)
          case RCC_LPTIM2CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b0f8:	f107 0308 	add.w	r3, r7, #8
 800b0fc:	4618      	mov	r0, r3
 800b0fe:	f7fe fa8f 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800b102:	693b      	ldr	r3, [r7, #16]
 800b104:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b106:	e058      	b.n	800b1ba <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b108:	4b7c      	ldr	r3, [pc, #496]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b10a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b10e:	f003 0302 	and.w	r3, r3, #2
 800b112:	2b02      	cmp	r3, #2
 800b114:	d103      	bne.n	800b11e <HAL_RCCEx_GetPeriphCLKFreq+0x1826>
            {
              frequency = LSE_VALUE;
 800b116:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b11a:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b11c:	e04d      	b.n	800b1ba <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
              frequency = 0;
 800b11e:	2300      	movs	r3, #0
 800b120:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b122:	e04a      	b.n	800b1ba <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b124:	4b75      	ldr	r3, [pc, #468]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b126:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b12a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b12e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b132:	d103      	bne.n	800b13c <HAL_RCCEx_GetPeriphCLKFreq+0x1844>
            {
              frequency = LSI_VALUE;
 800b134:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b138:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b13a:	e03e      	b.n	800b1ba <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
              frequency = 0;
 800b13c:	2300      	movs	r3, #0
 800b13e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b140:	e03b      	b.n	800b1ba <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b142:	4b6e      	ldr	r3, [pc, #440]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b144:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b148:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b14c:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b14e:	4b6b      	ldr	r3, [pc, #428]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	f003 0302 	and.w	r3, r3, #2
 800b156:	2b02      	cmp	r3, #2
 800b158:	d10c      	bne.n	800b174 <HAL_RCCEx_GetPeriphCLKFreq+0x187c>
 800b15a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d109      	bne.n	800b174 <HAL_RCCEx_GetPeriphCLKFreq+0x187c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b160:	4b66      	ldr	r3, [pc, #408]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	08db      	lsrs	r3, r3, #3
 800b166:	f003 0303 	and.w	r3, r3, #3
 800b16a:	4a65      	ldr	r2, [pc, #404]	@ (800b300 <HAL_RCCEx_GetPeriphCLKFreq+0x1a08>)
 800b16c:	fa22 f303 	lsr.w	r3, r2, r3
 800b170:	637b      	str	r3, [r7, #52]	@ 0x34
 800b172:	e01e      	b.n	800b1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x18ba>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b174:	4b61      	ldr	r3, [pc, #388]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b17c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b180:	d106      	bne.n	800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x1898>
 800b182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b184:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b188:	d102      	bne.n	800b190 <HAL_RCCEx_GetPeriphCLKFreq+0x1898>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b18a:	4b5e      	ldr	r3, [pc, #376]	@ (800b304 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0c>)
 800b18c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b18e:	e010      	b.n	800b1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x18ba>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b190:	4b5a      	ldr	r3, [pc, #360]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b198:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b19c:	d106      	bne.n	800b1ac <HAL_RCCEx_GetPeriphCLKFreq+0x18b4>
 800b19e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b1a4:	d102      	bne.n	800b1ac <HAL_RCCEx_GetPeriphCLKFreq+0x18b4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b1a6:	4b58      	ldr	r3, [pc, #352]	@ (800b308 <HAL_RCCEx_GetPeriphCLKFreq+0x1a10>)
 800b1a8:	637b      	str	r3, [r7, #52]	@ 0x34
 800b1aa:	e002      	b.n	800b1b2 <HAL_RCCEx_GetPeriphCLKFreq+0x18ba>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b1b0:	e003      	b.n	800b1ba <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
 800b1b2:	e002      	b.n	800b1ba <HAL_RCCEx_GetPeriphCLKFreq+0x18c2>
          }
          default :
          {
            frequency = 0U;
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b1b8:	bf00      	nop
          }
        }
        break;
 800b1ba:	f000 beb4 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(LPTIM3)
      case RCC_PERIPHCLK_LPTIM3:
        /* Get the current LPTIM3 source */
        srcclk = __HAL_RCC_GET_LPTIM3_SOURCE();
 800b1be:	4b4f      	ldr	r3, [pc, #316]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b1c0:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b1c4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800b1c8:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800b1ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b1d0:	d056      	beq.n	800b280 <HAL_RCCEx_GetPeriphCLKFreq+0x1988>
 800b1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b1d8:	f200 808b 	bhi.w	800b2f2 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 800b1dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b1e2:	d03e      	beq.n	800b262 <HAL_RCCEx_GetPeriphCLKFreq+0x196a>
 800b1e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1e6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800b1ea:	f200 8082 	bhi.w	800b2f2 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 800b1ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1f0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b1f4:	d027      	beq.n	800b246 <HAL_RCCEx_GetPeriphCLKFreq+0x194e>
 800b1f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b1f8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800b1fc:	d879      	bhi.n	800b2f2 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 800b1fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b200:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b204:	d017      	beq.n	800b236 <HAL_RCCEx_GetPeriphCLKFreq+0x193e>
 800b206:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b208:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b20c:	d871      	bhi.n	800b2f2 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
 800b20e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b210:	2b00      	cmp	r3, #0
 800b212:	d004      	beq.n	800b21e <HAL_RCCEx_GetPeriphCLKFreq+0x1926>
 800b214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b216:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b21a:	d004      	beq.n	800b226 <HAL_RCCEx_GetPeriphCLKFreq+0x192e>
 800b21c:	e069      	b.n	800b2f2 <HAL_RCCEx_GetPeriphCLKFreq+0x19fa>
        {
          case RCC_LPTIM3CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800b21e:	f7fb ffcb 	bl	80071b8 <HAL_RCC_GetPCLK3Freq>
 800b222:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800b224:	e068      	b.n	800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b226:	f107 0314 	add.w	r3, r7, #20
 800b22a:	4618      	mov	r0, r3
 800b22c:	f7fe f88c 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b230:	697b      	ldr	r3, [r7, #20]
 800b232:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b234:	e060      	b.n	800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b236:	f107 0308 	add.w	r3, r7, #8
 800b23a:	4618      	mov	r0, r3
 800b23c:	f7fe f9f0 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800b240:	693b      	ldr	r3, [r7, #16]
 800b242:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b244:	e058      	b.n	800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b246:	4b2d      	ldr	r3, [pc, #180]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b248:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b24c:	f003 0302 	and.w	r3, r3, #2
 800b250:	2b02      	cmp	r3, #2
 800b252:	d103      	bne.n	800b25c <HAL_RCCEx_GetPeriphCLKFreq+0x1964>
            {
              frequency = LSE_VALUE;
 800b254:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b258:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b25a:	e04d      	b.n	800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
              frequency = 0;
 800b25c:	2300      	movs	r3, #0
 800b25e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b260:	e04a      	b.n	800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b262:	4b26      	ldr	r3, [pc, #152]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b264:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b268:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b26c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b270:	d103      	bne.n	800b27a <HAL_RCCEx_GetPeriphCLKFreq+0x1982>
            {
              frequency = LSI_VALUE;
 800b272:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b276:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b278:	e03e      	b.n	800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
              frequency = 0;
 800b27a:	2300      	movs	r3, #0
 800b27c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b27e:	e03b      	b.n	800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          case RCC_LPTIM3CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM3 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b280:	4b1e      	ldr	r3, [pc, #120]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b282:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b286:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b28a:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b28c:	4b1b      	ldr	r3, [pc, #108]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b28e:	681b      	ldr	r3, [r3, #0]
 800b290:	f003 0302 	and.w	r3, r3, #2
 800b294:	2b02      	cmp	r3, #2
 800b296:	d10c      	bne.n	800b2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x19ba>
 800b298:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d109      	bne.n	800b2b2 <HAL_RCCEx_GetPeriphCLKFreq+0x19ba>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b29e:	4b17      	ldr	r3, [pc, #92]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	08db      	lsrs	r3, r3, #3
 800b2a4:	f003 0303 	and.w	r3, r3, #3
 800b2a8:	4a15      	ldr	r2, [pc, #84]	@ (800b300 <HAL_RCCEx_GetPeriphCLKFreq+0x1a08>)
 800b2aa:	fa22 f303 	lsr.w	r3, r2, r3
 800b2ae:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2b0:	e01e      	b.n	800b2f0 <HAL_RCCEx_GetPeriphCLKFreq+0x19f8>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b2b2:	4b12      	ldr	r3, [pc, #72]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b2ba:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b2be:	d106      	bne.n	800b2ce <HAL_RCCEx_GetPeriphCLKFreq+0x19d6>
 800b2c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2c6:	d102      	bne.n	800b2ce <HAL_RCCEx_GetPeriphCLKFreq+0x19d6>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b2c8:	4b0e      	ldr	r3, [pc, #56]	@ (800b304 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0c>)
 800b2ca:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2cc:	e010      	b.n	800b2f0 <HAL_RCCEx_GetPeriphCLKFreq+0x19f8>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b2ce:	4b0b      	ldr	r3, [pc, #44]	@ (800b2fc <HAL_RCCEx_GetPeriphCLKFreq+0x1a04>)
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b2d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b2da:	d106      	bne.n	800b2ea <HAL_RCCEx_GetPeriphCLKFreq+0x19f2>
 800b2dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b2de:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b2e2:	d102      	bne.n	800b2ea <HAL_RCCEx_GetPeriphCLKFreq+0x19f2>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b2e4:	4b08      	ldr	r3, [pc, #32]	@ (800b308 <HAL_RCCEx_GetPeriphCLKFreq+0x1a10>)
 800b2e6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2e8:	e002      	b.n	800b2f0 <HAL_RCCEx_GetPeriphCLKFreq+0x19f8>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b2ee:	e003      	b.n	800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
 800b2f0:	e002      	b.n	800b2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a00>
          }
          default :
          {
            frequency = 0U;
 800b2f2:	2300      	movs	r3, #0
 800b2f4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b2f6:	bf00      	nop
          }
        }
        break;
 800b2f8:	f000 be15 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800b2fc:	44020c00 	.word	0x44020c00
 800b300:	03d09000 	.word	0x03d09000
 800b304:	003d0900 	.word	0x003d0900
 800b308:	017d7840 	.word	0x017d7840
#endif /* LPTIM3 */

#if defined(LPTIM4)
      case RCC_PERIPHCLK_LPTIM4:
        /* Get the current LPTIM4 source */
        srcclk = __HAL_RCC_GET_LPTIM4_SOURCE();
 800b30c:	4b9e      	ldr	r3, [pc, #632]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b30e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b312:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 800b316:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800b318:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b31a:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800b31e:	d056      	beq.n	800b3ce <HAL_RCCEx_GetPeriphCLKFreq+0x1ad6>
 800b320:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b322:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800b326:	f200 808b 	bhi.w	800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 800b32a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b32c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b330:	d03e      	beq.n	800b3b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1ab8>
 800b332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b334:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b338:	f200 8082 	bhi.w	800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 800b33c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b33e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b342:	d027      	beq.n	800b394 <HAL_RCCEx_GetPeriphCLKFreq+0x1a9c>
 800b344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b346:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800b34a:	d879      	bhi.n	800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 800b34c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b34e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b352:	d017      	beq.n	800b384 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8c>
 800b354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b356:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800b35a:	d871      	bhi.n	800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
 800b35c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b35e:	2b00      	cmp	r3, #0
 800b360:	d004      	beq.n	800b36c <HAL_RCCEx_GetPeriphCLKFreq+0x1a74>
 800b362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b364:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b368:	d004      	beq.n	800b374 <HAL_RCCEx_GetPeriphCLKFreq+0x1a7c>
 800b36a:	e069      	b.n	800b440 <HAL_RCCEx_GetPeriphCLKFreq+0x1b48>
        {
          case RCC_LPTIM4CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800b36c:	f7fb ff24 	bl	80071b8 <HAL_RCC_GetPCLK3Freq>
 800b370:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800b372:	e068      	b.n	800b446 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b374:	f107 0314 	add.w	r3, r7, #20
 800b378:	4618      	mov	r0, r3
 800b37a:	f7fd ffe5 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b37e:	697b      	ldr	r3, [r7, #20]
 800b380:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b382:	e060      	b.n	800b446 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b384:	f107 0308 	add.w	r3, r7, #8
 800b388:	4618      	mov	r0, r3
 800b38a:	f7fe f949 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800b38e:	693b      	ldr	r3, [r7, #16]
 800b390:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b392:	e058      	b.n	800b446 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b394:	4b7c      	ldr	r3, [pc, #496]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b396:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b39a:	f003 0302 	and.w	r3, r3, #2
 800b39e:	2b02      	cmp	r3, #2
 800b3a0:	d103      	bne.n	800b3aa <HAL_RCCEx_GetPeriphCLKFreq+0x1ab2>
            {
              frequency = LSE_VALUE;
 800b3a2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b3a6:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b3a8:	e04d      	b.n	800b446 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
              frequency = 0;
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b3ae:	e04a      	b.n	800b446 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b3b0:	4b75      	ldr	r3, [pc, #468]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b3b2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b3b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b3ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b3be:	d103      	bne.n	800b3c8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ad0>
            {
              frequency = LSI_VALUE;
 800b3c0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b3c4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b3c6:	e03e      	b.n	800b446 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
              frequency = 0;
 800b3c8:	2300      	movs	r3, #0
 800b3ca:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b3cc:	e03b      	b.n	800b446 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          case RCC_LPTIM4CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM4 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b3ce:	4b6e      	ldr	r3, [pc, #440]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b3d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b3d4:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b3d8:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b3da:	4b6b      	ldr	r3, [pc, #428]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b3dc:	681b      	ldr	r3, [r3, #0]
 800b3de:	f003 0302 	and.w	r3, r3, #2
 800b3e2:	2b02      	cmp	r3, #2
 800b3e4:	d10c      	bne.n	800b400 <HAL_RCCEx_GetPeriphCLKFreq+0x1b08>
 800b3e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d109      	bne.n	800b400 <HAL_RCCEx_GetPeriphCLKFreq+0x1b08>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b3ec:	4b66      	ldr	r3, [pc, #408]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b3ee:	681b      	ldr	r3, [r3, #0]
 800b3f0:	08db      	lsrs	r3, r3, #3
 800b3f2:	f003 0303 	and.w	r3, r3, #3
 800b3f6:	4a65      	ldr	r2, [pc, #404]	@ (800b58c <HAL_RCCEx_GetPeriphCLKFreq+0x1c94>)
 800b3f8:	fa22 f303 	lsr.w	r3, r2, r3
 800b3fc:	637b      	str	r3, [r7, #52]	@ 0x34
 800b3fe:	e01e      	b.n	800b43e <HAL_RCCEx_GetPeriphCLKFreq+0x1b46>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b400:	4b61      	ldr	r3, [pc, #388]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b408:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b40c:	d106      	bne.n	800b41c <HAL_RCCEx_GetPeriphCLKFreq+0x1b24>
 800b40e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b410:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b414:	d102      	bne.n	800b41c <HAL_RCCEx_GetPeriphCLKFreq+0x1b24>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b416:	4b5e      	ldr	r3, [pc, #376]	@ (800b590 <HAL_RCCEx_GetPeriphCLKFreq+0x1c98>)
 800b418:	637b      	str	r3, [r7, #52]	@ 0x34
 800b41a:	e010      	b.n	800b43e <HAL_RCCEx_GetPeriphCLKFreq+0x1b46>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b41c:	4b5a      	ldr	r3, [pc, #360]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b424:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b428:	d106      	bne.n	800b438 <HAL_RCCEx_GetPeriphCLKFreq+0x1b40>
 800b42a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b42c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b430:	d102      	bne.n	800b438 <HAL_RCCEx_GetPeriphCLKFreq+0x1b40>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b432:	4b58      	ldr	r3, [pc, #352]	@ (800b594 <HAL_RCCEx_GetPeriphCLKFreq+0x1c9c>)
 800b434:	637b      	str	r3, [r7, #52]	@ 0x34
 800b436:	e002      	b.n	800b43e <HAL_RCCEx_GetPeriphCLKFreq+0x1b46>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b438:	2300      	movs	r3, #0
 800b43a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b43c:	e003      	b.n	800b446 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
 800b43e:	e002      	b.n	800b446 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4e>
          }
          default :
          {
            frequency = 0U;
 800b440:	2300      	movs	r3, #0
 800b442:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b444:	bf00      	nop
          }
        }
        break;
 800b446:	f000 bd6e 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* LPTIM4 */

#if defined(LPTIM5)
      case RCC_PERIPHCLK_LPTIM5:
        /* Get the current LPTIM5 source */
        srcclk = __HAL_RCC_GET_LPTIM5_SOURCE();
 800b44a:	4b4f      	ldr	r3, [pc, #316]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b44c:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b450:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 800b454:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800b456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b458:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800b45c:	d056      	beq.n	800b50c <HAL_RCCEx_GetPeriphCLKFreq+0x1c14>
 800b45e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b460:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 800b464:	f200 808b 	bhi.w	800b57e <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 800b468:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b46a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b46e:	d03e      	beq.n	800b4ee <HAL_RCCEx_GetPeriphCLKFreq+0x1bf6>
 800b470:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b472:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b476:	f200 8082 	bhi.w	800b57e <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 800b47a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b47c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b480:	d027      	beq.n	800b4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bda>
 800b482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b484:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800b488:	d879      	bhi.n	800b57e <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 800b48a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b48c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b490:	d017      	beq.n	800b4c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bca>
 800b492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b494:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b498:	d871      	bhi.n	800b57e <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
 800b49a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	d004      	beq.n	800b4aa <HAL_RCCEx_GetPeriphCLKFreq+0x1bb2>
 800b4a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b4a6:	d004      	beq.n	800b4b2 <HAL_RCCEx_GetPeriphCLKFreq+0x1bba>
 800b4a8:	e069      	b.n	800b57e <HAL_RCCEx_GetPeriphCLKFreq+0x1c86>
        {
          case RCC_LPTIM5CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800b4aa:	f7fb fe85 	bl	80071b8 <HAL_RCC_GetPCLK3Freq>
 800b4ae:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800b4b0:	e068      	b.n	800b584 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b4b2:	f107 0314 	add.w	r3, r7, #20
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	f7fd ff46 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b4bc:	697b      	ldr	r3, [r7, #20]
 800b4be:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b4c0:	e060      	b.n	800b584 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b4c2:	f107 0308 	add.w	r3, r7, #8
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f7fe f8aa 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800b4cc:	693b      	ldr	r3, [r7, #16]
 800b4ce:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b4d0:	e058      	b.n	800b584 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b4d2:	4b2d      	ldr	r3, [pc, #180]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b4d4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b4d8:	f003 0302 	and.w	r3, r3, #2
 800b4dc:	2b02      	cmp	r3, #2
 800b4de:	d103      	bne.n	800b4e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1bf0>
            {
              frequency = LSE_VALUE;
 800b4e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b4e4:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b4e6:	e04d      	b.n	800b584 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
              frequency = 0;
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b4ec:	e04a      	b.n	800b584 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b4ee:	4b26      	ldr	r3, [pc, #152]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b4f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b4f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b4f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b4fc:	d103      	bne.n	800b506 <HAL_RCCEx_GetPeriphCLKFreq+0x1c0e>
            {
              frequency = LSI_VALUE;
 800b4fe:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b502:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b504:	e03e      	b.n	800b584 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
              frequency = 0;
 800b506:	2300      	movs	r3, #0
 800b508:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b50a:	e03b      	b.n	800b584 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          case RCC_LPTIM5CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM5 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b50c:	4b1e      	ldr	r3, [pc, #120]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b50e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b512:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b516:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b518:	4b1b      	ldr	r3, [pc, #108]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	f003 0302 	and.w	r3, r3, #2
 800b520:	2b02      	cmp	r3, #2
 800b522:	d10c      	bne.n	800b53e <HAL_RCCEx_GetPeriphCLKFreq+0x1c46>
 800b524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b526:	2b00      	cmp	r3, #0
 800b528:	d109      	bne.n	800b53e <HAL_RCCEx_GetPeriphCLKFreq+0x1c46>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b52a:	4b17      	ldr	r3, [pc, #92]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	08db      	lsrs	r3, r3, #3
 800b530:	f003 0303 	and.w	r3, r3, #3
 800b534:	4a15      	ldr	r2, [pc, #84]	@ (800b58c <HAL_RCCEx_GetPeriphCLKFreq+0x1c94>)
 800b536:	fa22 f303 	lsr.w	r3, r2, r3
 800b53a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b53c:	e01e      	b.n	800b57c <HAL_RCCEx_GetPeriphCLKFreq+0x1c84>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b53e:	4b12      	ldr	r3, [pc, #72]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b546:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b54a:	d106      	bne.n	800b55a <HAL_RCCEx_GetPeriphCLKFreq+0x1c62>
 800b54c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b54e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b552:	d102      	bne.n	800b55a <HAL_RCCEx_GetPeriphCLKFreq+0x1c62>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b554:	4b0e      	ldr	r3, [pc, #56]	@ (800b590 <HAL_RCCEx_GetPeriphCLKFreq+0x1c98>)
 800b556:	637b      	str	r3, [r7, #52]	@ 0x34
 800b558:	e010      	b.n	800b57c <HAL_RCCEx_GetPeriphCLKFreq+0x1c84>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b55a:	4b0b      	ldr	r3, [pc, #44]	@ (800b588 <HAL_RCCEx_GetPeriphCLKFreq+0x1c90>)
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b562:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b566:	d106      	bne.n	800b576 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7e>
 800b568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b56a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b56e:	d102      	bne.n	800b576 <HAL_RCCEx_GetPeriphCLKFreq+0x1c7e>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b570:	4b08      	ldr	r3, [pc, #32]	@ (800b594 <HAL_RCCEx_GetPeriphCLKFreq+0x1c9c>)
 800b572:	637b      	str	r3, [r7, #52]	@ 0x34
 800b574:	e002      	b.n	800b57c <HAL_RCCEx_GetPeriphCLKFreq+0x1c84>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b576:	2300      	movs	r3, #0
 800b578:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b57a:	e003      	b.n	800b584 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
 800b57c:	e002      	b.n	800b584 <HAL_RCCEx_GetPeriphCLKFreq+0x1c8c>
          }
          default :
          {
            frequency = 0U;
 800b57e:	2300      	movs	r3, #0
 800b580:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b582:	bf00      	nop
          }
        }
        break;
 800b584:	f000 bccf 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800b588:	44020c00 	.word	0x44020c00
 800b58c:	03d09000 	.word	0x03d09000
 800b590:	003d0900 	.word	0x003d0900
 800b594:	017d7840 	.word	0x017d7840
#endif /* LPTIM5 */

#if defined(LPTIM6)
      case RCC_PERIPHCLK_LPTIM6:
        /* Get the current LPTIM6 source */
        srcclk = __HAL_RCC_GET_LPTIM6_SOURCE();
 800b598:	4b9e      	ldr	r3, [pc, #632]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b59a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800b59e:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800b5a2:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800b5a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b5aa:	d056      	beq.n	800b65a <HAL_RCCEx_GetPeriphCLKFreq+0x1d62>
 800b5ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b5b2:	f200 808b 	bhi.w	800b6cc <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 800b5b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5bc:	d03e      	beq.n	800b63c <HAL_RCCEx_GetPeriphCLKFreq+0x1d44>
 800b5be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b5c4:	f200 8082 	bhi.w	800b6cc <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 800b5c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5ca:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b5ce:	d027      	beq.n	800b620 <HAL_RCCEx_GetPeriphCLKFreq+0x1d28>
 800b5d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5d2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800b5d6:	d879      	bhi.n	800b6cc <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 800b5d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b5de:	d017      	beq.n	800b610 <HAL_RCCEx_GetPeriphCLKFreq+0x1d18>
 800b5e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b5e6:	d871      	bhi.n	800b6cc <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
 800b5e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d004      	beq.n	800b5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d00>
 800b5ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b5f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b5f4:	d004      	beq.n	800b600 <HAL_RCCEx_GetPeriphCLKFreq+0x1d08>
 800b5f6:	e069      	b.n	800b6cc <HAL_RCCEx_GetPeriphCLKFreq+0x1dd4>
        {
          case RCC_LPTIM6CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 800b5f8:	f7fb fdde 	bl	80071b8 <HAL_RCC_GetPCLK3Freq>
 800b5fc:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800b5fe:	e068      	b.n	800b6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b600:	f107 0314 	add.w	r3, r7, #20
 800b604:	4618      	mov	r0, r3
 800b606:	f7fd fe9f 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b60a:	697b      	ldr	r3, [r7, #20]
 800b60c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b60e:	e060      	b.n	800b6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_PLL3R:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b610:	f107 0308 	add.w	r3, r7, #8
 800b614:	4618      	mov	r0, r3
 800b616:	f7fe f803 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_R_Frequency;
 800b61a:	693b      	ldr	r3, [r7, #16]
 800b61c:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b61e:	e058      	b.n	800b6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800b620:	4b7c      	ldr	r3, [pc, #496]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b622:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b626:	f003 0302 	and.w	r3, r3, #2
 800b62a:	2b02      	cmp	r3, #2
 800b62c:	d103      	bne.n	800b636 <HAL_RCCEx_GetPeriphCLKFreq+0x1d3e>
            {
              frequency = LSE_VALUE;
 800b62e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800b632:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b634:	e04d      	b.n	800b6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
              frequency = 0;
 800b636:	2300      	movs	r3, #0
 800b638:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b63a:	e04a      	b.n	800b6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 800b63c:	4b75      	ldr	r3, [pc, #468]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b63e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800b642:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b646:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b64a:	d103      	bne.n	800b654 <HAL_RCCEx_GetPeriphCLKFreq+0x1d5c>
            {
              frequency = LSI_VALUE;
 800b64c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800b650:	637b      	str	r3, [r7, #52]	@ 0x34
            }
            else
            {
              frequency = 0;
            }
            break;
 800b652:	e03e      	b.n	800b6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
              frequency = 0;
 800b654:	2300      	movs	r3, #0
 800b656:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b658:	e03b      	b.n	800b6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          case RCC_LPTIM6CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM6 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b65a:	4b6e      	ldr	r3, [pc, #440]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b65c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b660:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b664:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b666:	4b6b      	ldr	r3, [pc, #428]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b668:	681b      	ldr	r3, [r3, #0]
 800b66a:	f003 0302 	and.w	r3, r3, #2
 800b66e:	2b02      	cmp	r3, #2
 800b670:	d10c      	bne.n	800b68c <HAL_RCCEx_GetPeriphCLKFreq+0x1d94>
 800b672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b674:	2b00      	cmp	r3, #0
 800b676:	d109      	bne.n	800b68c <HAL_RCCEx_GetPeriphCLKFreq+0x1d94>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b678:	4b66      	ldr	r3, [pc, #408]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	08db      	lsrs	r3, r3, #3
 800b67e:	f003 0303 	and.w	r3, r3, #3
 800b682:	4a65      	ldr	r2, [pc, #404]	@ (800b818 <HAL_RCCEx_GetPeriphCLKFreq+0x1f20>)
 800b684:	fa22 f303 	lsr.w	r3, r2, r3
 800b688:	637b      	str	r3, [r7, #52]	@ 0x34
 800b68a:	e01e      	b.n	800b6ca <HAL_RCCEx_GetPeriphCLKFreq+0x1dd2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b68c:	4b61      	ldr	r3, [pc, #388]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b694:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b698:	d106      	bne.n	800b6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1db0>
 800b69a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b69c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b6a0:	d102      	bne.n	800b6a8 <HAL_RCCEx_GetPeriphCLKFreq+0x1db0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b6a2:	4b5e      	ldr	r3, [pc, #376]	@ (800b81c <HAL_RCCEx_GetPeriphCLKFreq+0x1f24>)
 800b6a4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b6a6:	e010      	b.n	800b6ca <HAL_RCCEx_GetPeriphCLKFreq+0x1dd2>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b6a8:	4b5a      	ldr	r3, [pc, #360]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b6b0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b6b4:	d106      	bne.n	800b6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dcc>
 800b6b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b6b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b6bc:	d102      	bne.n	800b6c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1dcc>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b6be:	4b58      	ldr	r3, [pc, #352]	@ (800b820 <HAL_RCCEx_GetPeriphCLKFreq+0x1f28>)
 800b6c0:	637b      	str	r3, [r7, #52]	@ 0x34
 800b6c2:	e002      	b.n	800b6ca <HAL_RCCEx_GetPeriphCLKFreq+0x1dd2>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b6c8:	e003      	b.n	800b6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
 800b6ca:	e002      	b.n	800b6d2 <HAL_RCCEx_GetPeriphCLKFreq+0x1dda>
          }
          default :
          {
            frequency = 0U;
 800b6cc:	2300      	movs	r3, #0
 800b6ce:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b6d0:	bf00      	nop
          }
        }
        break;
 800b6d2:	f000 bc28 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800b6d6:	4b4f      	ldr	r3, [pc, #316]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b6d8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b6dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800b6e0:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 800b6e2:	4b4c      	ldr	r3, [pc, #304]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b6ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b6ee:	d106      	bne.n	800b6fe <HAL_RCCEx_GetPeriphCLKFreq+0x1e06>
 800b6f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d103      	bne.n	800b6fe <HAL_RCCEx_GetPeriphCLKFreq+0x1e06>
        {
          frequency = HSE_VALUE;
 800b6f6:	4b4a      	ldr	r3, [pc, #296]	@ (800b820 <HAL_RCCEx_GetPeriphCLKFreq+0x1f28>)
 800b6f8:	637b      	str	r3, [r7, #52]	@ 0x34
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 800b6fa:	f000 bc14 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 800b6fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b700:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b704:	d108      	bne.n	800b718 <HAL_RCCEx_GetPeriphCLKFreq+0x1e20>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b706:	f107 0320 	add.w	r3, r7, #32
 800b70a:	4618      	mov	r0, r3
 800b70c:	f7fd fcb0 	bl	8009070 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800b710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b712:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b714:	f000 bc07 	b.w	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 800b718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b71a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b71e:	d107      	bne.n	800b730 <HAL_RCCEx_GetPeriphCLKFreq+0x1e38>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b720:	f107 0314 	add.w	r3, r7, #20
 800b724:	4618      	mov	r0, r3
 800b726:	f7fd fe0f 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800b72a:	69bb      	ldr	r3, [r7, #24]
 800b72c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b72e:	e3fa      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
          frequency = 0U;
 800b730:	2300      	movs	r3, #0
 800b732:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800b734:	e3f7      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800b736:	4b37      	ldr	r3, [pc, #220]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b738:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b73c:	f003 0307 	and.w	r3, r3, #7
 800b740:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800b742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b744:	2b04      	cmp	r3, #4
 800b746:	d861      	bhi.n	800b80c <HAL_RCCEx_GetPeriphCLKFreq+0x1f14>
 800b748:	a201      	add	r2, pc, #4	@ (adr r2, 800b750 <HAL_RCCEx_GetPeriphCLKFreq+0x1e58>)
 800b74a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b74e:	bf00      	nop
 800b750:	0800b765 	.word	0x0800b765
 800b754:	0800b775 	.word	0x0800b775
 800b758:	0800b785 	.word	0x0800b785
 800b75c:	0800b795 	.word	0x0800b795
 800b760:	0800b79b 	.word	0x0800b79b
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b764:	f107 0320 	add.w	r3, r7, #32
 800b768:	4618      	mov	r0, r3
 800b76a:	f7fd fc81 	bl	8009070 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800b76e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b770:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b772:	e04e      	b.n	800b812 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b774:	f107 0314 	add.w	r3, r7, #20
 800b778:	4618      	mov	r0, r3
 800b77a:	f7fd fde5 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b77e:	697b      	ldr	r3, [r7, #20]
 800b780:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b782:	e046      	b.n	800b812 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
#if defined(RCC_SPI1CLKSOURCE_PLL3P)
          case RCC_SPI1CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b784:	f107 0308 	add.w	r3, r7, #8
 800b788:	4618      	mov	r0, r3
 800b78a:	f7fd ff49 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800b78e:	68bb      	ldr	r3, [r7, #8]
 800b790:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b792:	e03e      	b.n	800b812 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800b794:	4b23      	ldr	r3, [pc, #140]	@ (800b824 <HAL_RCCEx_GetPeriphCLKFreq+0x1f2c>)
 800b796:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b798:	e03b      	b.n	800b812 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b79a:	4b1e      	ldr	r3, [pc, #120]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b79c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b7a0:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b7a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b7a6:	4b1b      	ldr	r3, [pc, #108]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	f003 0302 	and.w	r3, r3, #2
 800b7ae:	2b02      	cmp	r3, #2
 800b7b0:	d10c      	bne.n	800b7cc <HAL_RCCEx_GetPeriphCLKFreq+0x1ed4>
 800b7b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d109      	bne.n	800b7cc <HAL_RCCEx_GetPeriphCLKFreq+0x1ed4>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b7b8:	4b16      	ldr	r3, [pc, #88]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b7ba:	681b      	ldr	r3, [r3, #0]
 800b7bc:	08db      	lsrs	r3, r3, #3
 800b7be:	f003 0303 	and.w	r3, r3, #3
 800b7c2:	4a15      	ldr	r2, [pc, #84]	@ (800b818 <HAL_RCCEx_GetPeriphCLKFreq+0x1f20>)
 800b7c4:	fa22 f303 	lsr.w	r3, r2, r3
 800b7c8:	637b      	str	r3, [r7, #52]	@ 0x34
 800b7ca:	e01e      	b.n	800b80a <HAL_RCCEx_GetPeriphCLKFreq+0x1f12>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b7cc:	4b11      	ldr	r3, [pc, #68]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b7d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b7d8:	d106      	bne.n	800b7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ef0>
 800b7da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b7e0:	d102      	bne.n	800b7e8 <HAL_RCCEx_GetPeriphCLKFreq+0x1ef0>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b7e2:	4b0e      	ldr	r3, [pc, #56]	@ (800b81c <HAL_RCCEx_GetPeriphCLKFreq+0x1f24>)
 800b7e4:	637b      	str	r3, [r7, #52]	@ 0x34
 800b7e6:	e010      	b.n	800b80a <HAL_RCCEx_GetPeriphCLKFreq+0x1f12>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b7e8:	4b0a      	ldr	r3, [pc, #40]	@ (800b814 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1c>)
 800b7ea:	681b      	ldr	r3, [r3, #0]
 800b7ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b7f0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b7f4:	d106      	bne.n	800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0c>
 800b7f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b7f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b7fc:	d102      	bne.n	800b804 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b7fe:	4b08      	ldr	r3, [pc, #32]	@ (800b820 <HAL_RCCEx_GetPeriphCLKFreq+0x1f28>)
 800b800:	637b      	str	r3, [r7, #52]	@ 0x34
 800b802:	e002      	b.n	800b80a <HAL_RCCEx_GetPeriphCLKFreq+0x1f12>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b804:	2300      	movs	r3, #0
 800b806:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b808:	e003      	b.n	800b812 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
 800b80a:	e002      	b.n	800b812 <HAL_RCCEx_GetPeriphCLKFreq+0x1f1a>
          }
          default:
          {
            frequency = 0;
 800b80c:	2300      	movs	r3, #0
 800b80e:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b810:	bf00      	nop
          }
        }
        break;
 800b812:	e388      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800b814:	44020c00 	.word	0x44020c00
 800b818:	03d09000 	.word	0x03d09000
 800b81c:	003d0900 	.word	0x003d0900
 800b820:	017d7840 	.word	0x017d7840
 800b824:	00bb8000 	.word	0x00bb8000

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800b828:	4ba9      	ldr	r3, [pc, #676]	@ (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800b82a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b82e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b832:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800b834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b836:	2b20      	cmp	r3, #32
 800b838:	f200 809a 	bhi.w	800b970 <HAL_RCCEx_GetPeriphCLKFreq+0x2078>
 800b83c:	a201      	add	r2, pc, #4	@ (adr r2, 800b844 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4c>)
 800b83e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b842:	bf00      	nop
 800b844:	0800b8c9 	.word	0x0800b8c9
 800b848:	0800b971 	.word	0x0800b971
 800b84c:	0800b971 	.word	0x0800b971
 800b850:	0800b971 	.word	0x0800b971
 800b854:	0800b971 	.word	0x0800b971
 800b858:	0800b971 	.word	0x0800b971
 800b85c:	0800b971 	.word	0x0800b971
 800b860:	0800b971 	.word	0x0800b971
 800b864:	0800b8d9 	.word	0x0800b8d9
 800b868:	0800b971 	.word	0x0800b971
 800b86c:	0800b971 	.word	0x0800b971
 800b870:	0800b971 	.word	0x0800b971
 800b874:	0800b971 	.word	0x0800b971
 800b878:	0800b971 	.word	0x0800b971
 800b87c:	0800b971 	.word	0x0800b971
 800b880:	0800b971 	.word	0x0800b971
 800b884:	0800b8e9 	.word	0x0800b8e9
 800b888:	0800b971 	.word	0x0800b971
 800b88c:	0800b971 	.word	0x0800b971
 800b890:	0800b971 	.word	0x0800b971
 800b894:	0800b971 	.word	0x0800b971
 800b898:	0800b971 	.word	0x0800b971
 800b89c:	0800b971 	.word	0x0800b971
 800b8a0:	0800b971 	.word	0x0800b971
 800b8a4:	0800b8f9 	.word	0x0800b8f9
 800b8a8:	0800b971 	.word	0x0800b971
 800b8ac:	0800b971 	.word	0x0800b971
 800b8b0:	0800b971 	.word	0x0800b971
 800b8b4:	0800b971 	.word	0x0800b971
 800b8b8:	0800b971 	.word	0x0800b971
 800b8bc:	0800b971 	.word	0x0800b971
 800b8c0:	0800b971 	.word	0x0800b971
 800b8c4:	0800b8ff 	.word	0x0800b8ff
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b8c8:	f107 0320 	add.w	r3, r7, #32
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	f7fd fbcf 	bl	8009070 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800b8d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b8d4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b8d6:	e04e      	b.n	800b976 <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b8d8:	f107 0314 	add.w	r3, r7, #20
 800b8dc:	4618      	mov	r0, r3
 800b8de:	f7fd fd33 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b8e2:	697b      	ldr	r3, [r7, #20]
 800b8e4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b8e6:	e046      	b.n	800b976 <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
#if defined(RCC_SPI2CLKSOURCE_PLL3P)
          case RCC_SPI2CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b8e8:	f107 0308 	add.w	r3, r7, #8
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	f7fd fe97 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800b8f2:	68bb      	ldr	r3, [r7, #8]
 800b8f4:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b8f6:	e03e      	b.n	800b976 <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800b8f8:	4b76      	ldr	r3, [pc, #472]	@ (800bad4 <HAL_RCCEx_GetPeriphCLKFreq+0x21dc>)
 800b8fa:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b8fc:	e03b      	b.n	800b976 <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b8fe:	4b74      	ldr	r3, [pc, #464]	@ (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800b900:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b904:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b908:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b90a:	4b71      	ldr	r3, [pc, #452]	@ (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	f003 0302 	and.w	r3, r3, #2
 800b912:	2b02      	cmp	r3, #2
 800b914:	d10c      	bne.n	800b930 <HAL_RCCEx_GetPeriphCLKFreq+0x2038>
 800b916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d109      	bne.n	800b930 <HAL_RCCEx_GetPeriphCLKFreq+0x2038>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800b91c:	4b6c      	ldr	r3, [pc, #432]	@ (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	08db      	lsrs	r3, r3, #3
 800b922:	f003 0303 	and.w	r3, r3, #3
 800b926:	4a6c      	ldr	r2, [pc, #432]	@ (800bad8 <HAL_RCCEx_GetPeriphCLKFreq+0x21e0>)
 800b928:	fa22 f303 	lsr.w	r3, r2, r3
 800b92c:	637b      	str	r3, [r7, #52]	@ 0x34
 800b92e:	e01e      	b.n	800b96e <HAL_RCCEx_GetPeriphCLKFreq+0x2076>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800b930:	4b67      	ldr	r3, [pc, #412]	@ (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b938:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b93c:	d106      	bne.n	800b94c <HAL_RCCEx_GetPeriphCLKFreq+0x2054>
 800b93e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b940:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b944:	d102      	bne.n	800b94c <HAL_RCCEx_GetPeriphCLKFreq+0x2054>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800b946:	4b65      	ldr	r3, [pc, #404]	@ (800badc <HAL_RCCEx_GetPeriphCLKFreq+0x21e4>)
 800b948:	637b      	str	r3, [r7, #52]	@ 0x34
 800b94a:	e010      	b.n	800b96e <HAL_RCCEx_GetPeriphCLKFreq+0x2076>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800b94c:	4b60      	ldr	r3, [pc, #384]	@ (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b954:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b958:	d106      	bne.n	800b968 <HAL_RCCEx_GetPeriphCLKFreq+0x2070>
 800b95a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b95c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b960:	d102      	bne.n	800b968 <HAL_RCCEx_GetPeriphCLKFreq+0x2070>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800b962:	4b5f      	ldr	r3, [pc, #380]	@ (800bae0 <HAL_RCCEx_GetPeriphCLKFreq+0x21e8>)
 800b964:	637b      	str	r3, [r7, #52]	@ 0x34
 800b966:	e002      	b.n	800b96e <HAL_RCCEx_GetPeriphCLKFreq+0x2076>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800b968:	2300      	movs	r3, #0
 800b96a:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800b96c:	e003      	b.n	800b976 <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
 800b96e:	e002      	b.n	800b976 <HAL_RCCEx_GetPeriphCLKFreq+0x207e>
          }
          default:
          {
            frequency = 0;
 800b970:	2300      	movs	r3, #0
 800b972:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b974:	bf00      	nop
          }
        }
        break;
 800b976:	e2d6      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800b978:	4b55      	ldr	r3, [pc, #340]	@ (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800b97a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800b97e:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 800b982:	633b      	str	r3, [r7, #48]	@ 0x30
        switch (srcclk)
 800b984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b986:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b98a:	d031      	beq.n	800b9f0 <HAL_RCCEx_GetPeriphCLKFreq+0x20f8>
 800b98c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b98e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b992:	d866      	bhi.n	800ba62 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
 800b994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b996:	2bc0      	cmp	r3, #192	@ 0xc0
 800b998:	d027      	beq.n	800b9ea <HAL_RCCEx_GetPeriphCLKFreq+0x20f2>
 800b99a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b99c:	2bc0      	cmp	r3, #192	@ 0xc0
 800b99e:	d860      	bhi.n	800ba62 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
 800b9a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9a2:	2b80      	cmp	r3, #128	@ 0x80
 800b9a4:	d019      	beq.n	800b9da <HAL_RCCEx_GetPeriphCLKFreq+0x20e2>
 800b9a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9a8:	2b80      	cmp	r3, #128	@ 0x80
 800b9aa:	d85a      	bhi.n	800ba62 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
 800b9ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d003      	beq.n	800b9ba <HAL_RCCEx_GetPeriphCLKFreq+0x20c2>
 800b9b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9b4:	2b40      	cmp	r3, #64	@ 0x40
 800b9b6:	d008      	beq.n	800b9ca <HAL_RCCEx_GetPeriphCLKFreq+0x20d2>
 800b9b8:	e053      	b.n	800ba62 <HAL_RCCEx_GetPeriphCLKFreq+0x216a>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800b9ba:	f107 0320 	add.w	r3, r7, #32
 800b9be:	4618      	mov	r0, r3
 800b9c0:	f7fd fb56 	bl	8009070 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800b9c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9c6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b9c8:	e04e      	b.n	800ba68 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800b9ca:	f107 0314 	add.w	r3, r7, #20
 800b9ce:	4618      	mov	r0, r3
 800b9d0:	f7fd fcba 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800b9d4:	697b      	ldr	r3, [r7, #20]
 800b9d6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b9d8:	e046      	b.n	800ba68 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
#if defined(RCC_SPI3CLKSOURCE_PLL3P)
          case RCC_SPI3CLKSOURCE_PLL3P:
          {
            HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800b9da:	f107 0308 	add.w	r3, r7, #8
 800b9de:	4618      	mov	r0, r3
 800b9e0:	f7fd fe1e 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
            frequency = pll3_clocks.PLL3_P_Frequency;
 800b9e4:	68bb      	ldr	r3, [r7, #8]
 800b9e6:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b9e8:	e03e      	b.n	800ba68 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800b9ea:	4b3a      	ldr	r3, [pc, #232]	@ (800bad4 <HAL_RCCEx_GetPeriphCLKFreq+0x21dc>)
 800b9ec:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800b9ee:	e03b      	b.n	800ba68 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800b9f0:	4b37      	ldr	r3, [pc, #220]	@ (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800b9f2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800b9f6:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800b9fa:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800b9fc:	4b34      	ldr	r3, [pc, #208]	@ (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	f003 0302 	and.w	r3, r3, #2
 800ba04:	2b02      	cmp	r3, #2
 800ba06:	d10c      	bne.n	800ba22 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
 800ba08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d109      	bne.n	800ba22 <HAL_RCCEx_GetPeriphCLKFreq+0x212a>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800ba0e:	4b30      	ldr	r3, [pc, #192]	@ (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	08db      	lsrs	r3, r3, #3
 800ba14:	f003 0303 	and.w	r3, r3, #3
 800ba18:	4a2f      	ldr	r2, [pc, #188]	@ (800bad8 <HAL_RCCEx_GetPeriphCLKFreq+0x21e0>)
 800ba1a:	fa22 f303 	lsr.w	r3, r2, r3
 800ba1e:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba20:	e01e      	b.n	800ba60 <HAL_RCCEx_GetPeriphCLKFreq+0x2168>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800ba22:	4b2b      	ldr	r3, [pc, #172]	@ (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ba2a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba2e:	d106      	bne.n	800ba3e <HAL_RCCEx_GetPeriphCLKFreq+0x2146>
 800ba30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba36:	d102      	bne.n	800ba3e <HAL_RCCEx_GetPeriphCLKFreq+0x2146>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800ba38:	4b28      	ldr	r3, [pc, #160]	@ (800badc <HAL_RCCEx_GetPeriphCLKFreq+0x21e4>)
 800ba3a:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba3c:	e010      	b.n	800ba60 <HAL_RCCEx_GetPeriphCLKFreq+0x2168>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800ba3e:	4b24      	ldr	r3, [pc, #144]	@ (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800ba40:	681b      	ldr	r3, [r3, #0]
 800ba42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ba46:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ba4a:	d106      	bne.n	800ba5a <HAL_RCCEx_GetPeriphCLKFreq+0x2162>
 800ba4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba4e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ba52:	d102      	bne.n	800ba5a <HAL_RCCEx_GetPeriphCLKFreq+0x2162>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800ba54:	4b22      	ldr	r3, [pc, #136]	@ (800bae0 <HAL_RCCEx_GetPeriphCLKFreq+0x21e8>)
 800ba56:	637b      	str	r3, [r7, #52]	@ 0x34
 800ba58:	e002      	b.n	800ba60 <HAL_RCCEx_GetPeriphCLKFreq+0x2168>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800ba5a:	2300      	movs	r3, #0
 800ba5c:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800ba5e:	e003      	b.n	800ba68 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
 800ba60:	e002      	b.n	800ba68 <HAL_RCCEx_GetPeriphCLKFreq+0x2170>
          }
          default:
          {
            frequency = 0;
 800ba62:	2300      	movs	r3, #0
 800ba64:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800ba66:	bf00      	nop
          }
        }
        break;
 800ba68:	e25d      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(SPI4)
      case RCC_PERIPHCLK_SPI4:
        /* Get the current SPI4 kernel source */
        srcclk = __HAL_RCC_GET_SPI4_SOURCE();
 800ba6a:	4b19      	ldr	r3, [pc, #100]	@ (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800ba6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800ba70:	f403 6360 	and.w	r3, r3, #3584	@ 0xe00
 800ba74:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI4CLKSOURCE_PCLK2)
 800ba76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d103      	bne.n	800ba84 <HAL_RCCEx_GetPeriphCLKFreq+0x218c>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800ba7c:	f7fb fb86 	bl	800718c <HAL_RCC_GetPCLK2Freq>
 800ba80:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800ba82:	e250      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL2Q))
 800ba84:	4b12      	ldr	r3, [pc, #72]	@ (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ba8c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ba90:	d10b      	bne.n	800baaa <HAL_RCCEx_GetPeriphCLKFreq+0x21b2>
 800ba92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ba98:	d107      	bne.n	800baaa <HAL_RCCEx_GetPeriphCLKFreq+0x21b2>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800ba9a:	f107 0314 	add.w	r3, r7, #20
 800ba9e:	4618      	mov	r0, r3
 800baa0:	f7fd fc52 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800baa4:	69bb      	ldr	r3, [r7, #24]
 800baa6:	637b      	str	r3, [r7, #52]	@ 0x34
 800baa8:	e04f      	b.n	800bb4a <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI4CLKSOURCE_PLL3Q))
 800baaa:	4b09      	ldr	r3, [pc, #36]	@ (800bad0 <HAL_RCCEx_GetPeriphCLKFreq+0x21d8>)
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bab2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bab6:	d115      	bne.n	800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x21ec>
 800bab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800babe:	d111      	bne.n	800bae4 <HAL_RCCEx_GetPeriphCLKFreq+0x21ec>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bac0:	f107 0308 	add.w	r3, r7, #8
 800bac4:	4618      	mov	r0, r3
 800bac6:	f7fd fdab 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	637b      	str	r3, [r7, #52]	@ 0x34
 800bace:	e03c      	b.n	800bb4a <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
 800bad0:	44020c00 	.word	0x44020c00
 800bad4:	00bb8000 	.word	0x00bb8000
 800bad8:	03d09000 	.word	0x03d09000
 800badc:	003d0900 	.word	0x003d0900
 800bae0:	017d7840 	.word	0x017d7840
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSI))
 800bae4:	4b94      	ldr	r3, [pc, #592]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bae6:	681b      	ldr	r3, [r3, #0]
 800bae8:	f003 0302 	and.w	r3, r3, #2
 800baec:	2b02      	cmp	r3, #2
 800baee:	d10d      	bne.n	800bb0c <HAL_RCCEx_GetPeriphCLKFreq+0x2214>
 800baf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800baf2:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800baf6:	d109      	bne.n	800bb0c <HAL_RCCEx_GetPeriphCLKFreq+0x2214>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800baf8:	4b8f      	ldr	r3, [pc, #572]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	08db      	lsrs	r3, r3, #3
 800bafe:	f003 0303 	and.w	r3, r3, #3
 800bb02:	4a8e      	ldr	r2, [pc, #568]	@ (800bd3c <HAL_RCCEx_GetPeriphCLKFreq+0x2444>)
 800bb04:	fa22 f303 	lsr.w	r3, r2, r3
 800bb08:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb0a:	e01e      	b.n	800bb4a <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI4CLKSOURCE_CSI))
 800bb0c:	4b8a      	ldr	r3, [pc, #552]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bb0e:	681b      	ldr	r3, [r3, #0]
 800bb10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bb14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bb18:	d106      	bne.n	800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x2230>
 800bb1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bb20:	d102      	bne.n	800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x2230>
          frequency = CSI_VALUE;
 800bb22:	4b87      	ldr	r3, [pc, #540]	@ (800bd40 <HAL_RCCEx_GetPeriphCLKFreq+0x2448>)
 800bb24:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb26:	e010      	b.n	800bb4a <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI4CLKSOURCE_HSE))
 800bb28:	4b83      	ldr	r3, [pc, #524]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb30:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb34:	d106      	bne.n	800bb44 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>
 800bb36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb38:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800bb3c:	d102      	bne.n	800bb44 <HAL_RCCEx_GetPeriphCLKFreq+0x224c>
          frequency = HSE_VALUE;
 800bb3e:	4b81      	ldr	r3, [pc, #516]	@ (800bd44 <HAL_RCCEx_GetPeriphCLKFreq+0x244c>)
 800bb40:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb42:	e002      	b.n	800bb4a <HAL_RCCEx_GetPeriphCLKFreq+0x2252>
          frequency = 0U;
 800bb44:	2300      	movs	r3, #0
 800bb46:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bb48:	e1ed      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800bb4a:	e1ec      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SPI4 */

#if defined(SPI5)
      case RCC_PERIPHCLK_SPI5:
        /* Get the current SPI5 kernel source */
        srcclk = __HAL_RCC_GET_SPI5_SOURCE();
 800bb4c:	4b7a      	ldr	r3, [pc, #488]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bb4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bb52:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800bb56:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI5CLKSOURCE_PCLK3)
 800bb58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb5a:	2b00      	cmp	r3, #0
 800bb5c:	d103      	bne.n	800bb66 <HAL_RCCEx_GetPeriphCLKFreq+0x226e>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800bb5e:	f7fb fb2b 	bl	80071b8 <HAL_RCC_GetPCLK3Freq>
 800bb62:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800bb64:	e1df      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL2Q))
 800bb66:	4b74      	ldr	r3, [pc, #464]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bb6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bb72:	d10b      	bne.n	800bb8c <HAL_RCCEx_GetPeriphCLKFreq+0x2294>
 800bb74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bb7a:	d107      	bne.n	800bb8c <HAL_RCCEx_GetPeriphCLKFreq+0x2294>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bb7c:	f107 0314 	add.w	r3, r7, #20
 800bb80:	4618      	mov	r0, r3
 800bb82:	f7fd fbe1 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bb86:	69bb      	ldr	r3, [r7, #24]
 800bb88:	637b      	str	r3, [r7, #52]	@ 0x34
 800bb8a:	e045      	b.n	800bc18 <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI5CLKSOURCE_PLL3Q))
 800bb8c:	4b6a      	ldr	r3, [pc, #424]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bb94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bb98:	d10b      	bne.n	800bbb2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
 800bb9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bb9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bba0:	d107      	bne.n	800bbb2 <HAL_RCCEx_GetPeriphCLKFreq+0x22ba>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bba2:	f107 0308 	add.w	r3, r7, #8
 800bba6:	4618      	mov	r0, r3
 800bba8:	f7fd fd3a 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	637b      	str	r3, [r7, #52]	@ 0x34
 800bbb0:	e032      	b.n	800bc18 <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSI))
 800bbb2:	4b61      	ldr	r3, [pc, #388]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	f003 0302 	and.w	r3, r3, #2
 800bbba:	2b02      	cmp	r3, #2
 800bbbc:	d10d      	bne.n	800bbda <HAL_RCCEx_GetPeriphCLKFreq+0x22e2>
 800bbbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbc0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800bbc4:	d109      	bne.n	800bbda <HAL_RCCEx_GetPeriphCLKFreq+0x22e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bbc6:	4b5c      	ldr	r3, [pc, #368]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	08db      	lsrs	r3, r3, #3
 800bbcc:	f003 0303 	and.w	r3, r3, #3
 800bbd0:	4a5a      	ldr	r2, [pc, #360]	@ (800bd3c <HAL_RCCEx_GetPeriphCLKFreq+0x2444>)
 800bbd2:	fa22 f303 	lsr.w	r3, r2, r3
 800bbd6:	637b      	str	r3, [r7, #52]	@ 0x34
 800bbd8:	e01e      	b.n	800bc18 <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI5CLKSOURCE_CSI))
 800bbda:	4b57      	ldr	r3, [pc, #348]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bbe2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bbe6:	d106      	bne.n	800bbf6 <HAL_RCCEx_GetPeriphCLKFreq+0x22fe>
 800bbe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800bbee:	d102      	bne.n	800bbf6 <HAL_RCCEx_GetPeriphCLKFreq+0x22fe>
          frequency = CSI_VALUE;
 800bbf0:	4b53      	ldr	r3, [pc, #332]	@ (800bd40 <HAL_RCCEx_GetPeriphCLKFreq+0x2448>)
 800bbf2:	637b      	str	r3, [r7, #52]	@ 0x34
 800bbf4:	e010      	b.n	800bc18 <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI5CLKSOURCE_HSE))
 800bbf6:	4b50      	ldr	r3, [pc, #320]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bbfe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bc02:	d106      	bne.n	800bc12 <HAL_RCCEx_GetPeriphCLKFreq+0x231a>
 800bc04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc06:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800bc0a:	d102      	bne.n	800bc12 <HAL_RCCEx_GetPeriphCLKFreq+0x231a>
          frequency = HSE_VALUE;
 800bc0c:	4b4d      	ldr	r3, [pc, #308]	@ (800bd44 <HAL_RCCEx_GetPeriphCLKFreq+0x244c>)
 800bc0e:	637b      	str	r3, [r7, #52]	@ 0x34
 800bc10:	e002      	b.n	800bc18 <HAL_RCCEx_GetPeriphCLKFreq+0x2320>
          frequency = 0U;
 800bc12:	2300      	movs	r3, #0
 800bc14:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bc16:	e186      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800bc18:	e185      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SPI5 */

#if defined(SPI6)
      case RCC_PERIPHCLK_SPI6:
        /* Get the current SPI6 kernel source */
        srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800bc1a:	4b47      	ldr	r3, [pc, #284]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bc1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800bc20:	f403 3360 	and.w	r3, r3, #229376	@ 0x38000
 800bc24:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_SPI6CLKSOURCE_PCLK2)
 800bc26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d103      	bne.n	800bc34 <HAL_RCCEx_GetPeriphCLKFreq+0x233c>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 800bc2c:	f7fb faae 	bl	800718c <HAL_RCC_GetPCLK2Freq>
 800bc30:	6378      	str	r0, [r7, #52]	@ 0x34
        else
        {
          frequency = 0U;
        }

        break;
 800bc32:	e178      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL2Q))
 800bc34:	4b40      	ldr	r3, [pc, #256]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bc3c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bc40:	d10b      	bne.n	800bc5a <HAL_RCCEx_GetPeriphCLKFreq+0x2362>
 800bc42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bc48:	d107      	bne.n	800bc5a <HAL_RCCEx_GetPeriphCLKFreq+0x2362>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc4a:	f107 0314 	add.w	r3, r7, #20
 800bc4e:	4618      	mov	r0, r3
 800bc50:	f7fd fb7a 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800bc54:	69bb      	ldr	r3, [r7, #24]
 800bc56:	637b      	str	r3, [r7, #52]	@ 0x34
 800bc58:	e045      	b.n	800bce6 <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_SPI6CLKSOURCE_PLL3Q))
 800bc5a:	4b37      	ldr	r3, [pc, #220]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bc62:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bc66:	d10b      	bne.n	800bc80 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
 800bc68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bc6e:	d107      	bne.n	800bc80 <HAL_RCCEx_GetPeriphCLKFreq+0x2388>
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc70:	f107 0308 	add.w	r3, r7, #8
 800bc74:	4618      	mov	r0, r3
 800bc76:	f7fd fcd3 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	637b      	str	r3, [r7, #52]	@ 0x34
 800bc7e:	e032      	b.n	800bce6 <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSI))
 800bc80:	4b2d      	ldr	r3, [pc, #180]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	f003 0302 	and.w	r3, r3, #2
 800bc88:	2b02      	cmp	r3, #2
 800bc8a:	d10d      	bne.n	800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x23b0>
 800bc8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc8e:	f5b3 3fc0 	cmp.w	r3, #98304	@ 0x18000
 800bc92:	d109      	bne.n	800bca8 <HAL_RCCEx_GetPeriphCLKFreq+0x23b0>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bc94:	4b28      	ldr	r3, [pc, #160]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bc96:	681b      	ldr	r3, [r3, #0]
 800bc98:	08db      	lsrs	r3, r3, #3
 800bc9a:	f003 0303 	and.w	r3, r3, #3
 800bc9e:	4a27      	ldr	r2, [pc, #156]	@ (800bd3c <HAL_RCCEx_GetPeriphCLKFreq+0x2444>)
 800bca0:	fa22 f303 	lsr.w	r3, r2, r3
 800bca4:	637b      	str	r3, [r7, #52]	@ 0x34
 800bca6:	e01e      	b.n	800bce6 <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_SPI6CLKSOURCE_CSI))
 800bca8:	4b23      	ldr	r3, [pc, #140]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bcb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bcb4:	d106      	bne.n	800bcc4 <HAL_RCCEx_GetPeriphCLKFreq+0x23cc>
 800bcb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcb8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bcbc:	d102      	bne.n	800bcc4 <HAL_RCCEx_GetPeriphCLKFreq+0x23cc>
          frequency = CSI_VALUE;
 800bcbe:	4b20      	ldr	r3, [pc, #128]	@ (800bd40 <HAL_RCCEx_GetPeriphCLKFreq+0x2448>)
 800bcc0:	637b      	str	r3, [r7, #52]	@ 0x34
 800bcc2:	e010      	b.n	800bce6 <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_SPI6CLKSOURCE_HSE))
 800bcc4:	4b1c      	ldr	r3, [pc, #112]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bccc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bcd0:	d106      	bne.n	800bce0 <HAL_RCCEx_GetPeriphCLKFreq+0x23e8>
 800bcd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcd4:	f5b3 3f20 	cmp.w	r3, #163840	@ 0x28000
 800bcd8:	d102      	bne.n	800bce0 <HAL_RCCEx_GetPeriphCLKFreq+0x23e8>
          frequency = HSE_VALUE;
 800bcda:	4b1a      	ldr	r3, [pc, #104]	@ (800bd44 <HAL_RCCEx_GetPeriphCLKFreq+0x244c>)
 800bcdc:	637b      	str	r3, [r7, #52]	@ 0x34
 800bcde:	e002      	b.n	800bce6 <HAL_RCCEx_GetPeriphCLKFreq+0x23ee>
          frequency = 0U;
 800bce0:	2300      	movs	r3, #0
 800bce2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bce4:	e11f      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800bce6:	e11e      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* SPI6 */

#if defined(OCTOSPI1)
      case RCC_PERIPHCLK_OSPI:
        /* Get the current OSPI kernel source */
        srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800bce8:	4b13      	ldr	r3, [pc, #76]	@ (800bd38 <HAL_RCCEx_GetPeriphCLKFreq+0x2440>)
 800bcea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800bcee:	f003 0303 	and.w	r3, r3, #3
 800bcf2:	633b      	str	r3, [r7, #48]	@ 0x30

        switch (srcclk)
 800bcf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcf6:	2b03      	cmp	r3, #3
 800bcf8:	d85f      	bhi.n	800bdba <HAL_RCCEx_GetPeriphCLKFreq+0x24c2>
 800bcfa:	a201      	add	r2, pc, #4	@ (adr r2, 800bd00 <HAL_RCCEx_GetPeriphCLKFreq+0x2408>)
 800bcfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd00:	0800bd11 	.word	0x0800bd11
 800bd04:	0800bd19 	.word	0x0800bd19
 800bd08:	0800bd29 	.word	0x0800bd29
 800bd0c:	0800bd49 	.word	0x0800bd49
        {
          case RCC_OSPICLKSOURCE_HCLK:
          {
            frequency = HAL_RCC_GetHCLKFreq();
 800bd10:	f7fb fa0a 	bl	8007128 <HAL_RCC_GetHCLKFreq>
 800bd14:	6378      	str	r0, [r7, #52]	@ 0x34
            break;
 800bd16:	e053      	b.n	800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
          }
          case RCC_OSPICLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bd18:	f107 0320 	add.w	r3, r7, #32
 800bd1c:	4618      	mov	r0, r3
 800bd1e:	f7fd f9a7 	bl	8009070 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800bd22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd24:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800bd26:	e04b      	b.n	800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
          }
          case RCC_OSPICLKSOURCE_PLL2R:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bd28:	f107 0314 	add.w	r3, r7, #20
 800bd2c:	4618      	mov	r0, r3
 800bd2e:	f7fd fb0b 	bl	8009348 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_R_Frequency;
 800bd32:	69fb      	ldr	r3, [r7, #28]
 800bd34:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800bd36:	e043      	b.n	800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
 800bd38:	44020c00 	.word	0x44020c00
 800bd3c:	03d09000 	.word	0x03d09000
 800bd40:	003d0900 	.word	0x003d0900
 800bd44:	017d7840 	.word	0x017d7840
          }
          case RCC_OSPICLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bd48:	4b79      	ldr	r3, [pc, #484]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800bd4a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800bd4e:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800bd52:	62fb      	str	r3, [r7, #44]	@ 0x2c

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bd54:	4b76      	ldr	r3, [pc, #472]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800bd56:	681b      	ldr	r3, [r3, #0]
 800bd58:	f003 0302 	and.w	r3, r3, #2
 800bd5c:	2b02      	cmp	r3, #2
 800bd5e:	d10c      	bne.n	800bd7a <HAL_RCCEx_GetPeriphCLKFreq+0x2482>
 800bd60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d109      	bne.n	800bd7a <HAL_RCCEx_GetPeriphCLKFreq+0x2482>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800bd66:	4b72      	ldr	r3, [pc, #456]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	08db      	lsrs	r3, r3, #3
 800bd6c:	f003 0303 	and.w	r3, r3, #3
 800bd70:	4a70      	ldr	r2, [pc, #448]	@ (800bf34 <HAL_RCCEx_GetPeriphCLKFreq+0x263c>)
 800bd72:	fa22 f303 	lsr.w	r3, r2, r3
 800bd76:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd78:	e01e      	b.n	800bdb8 <HAL_RCCEx_GetPeriphCLKFreq+0x24c0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bd7a:	4b6d      	ldr	r3, [pc, #436]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800bd7c:	681b      	ldr	r3, [r3, #0]
 800bd7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bd82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bd86:	d106      	bne.n	800bd96 <HAL_RCCEx_GetPeriphCLKFreq+0x249e>
 800bd88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800bd8e:	d102      	bne.n	800bd96 <HAL_RCCEx_GetPeriphCLKFreq+0x249e>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 800bd90:	4b69      	ldr	r3, [pc, #420]	@ (800bf38 <HAL_RCCEx_GetPeriphCLKFreq+0x2640>)
 800bd92:	637b      	str	r3, [r7, #52]	@ 0x34
 800bd94:	e010      	b.n	800bdb8 <HAL_RCCEx_GetPeriphCLKFreq+0x24c0>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bd96:	4b66      	ldr	r3, [pc, #408]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bd9e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bda2:	d106      	bne.n	800bdb2 <HAL_RCCEx_GetPeriphCLKFreq+0x24ba>
 800bda4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bda6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bdaa:	d102      	bne.n	800bdb2 <HAL_RCCEx_GetPeriphCLKFreq+0x24ba>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 800bdac:	4b63      	ldr	r3, [pc, #396]	@ (800bf3c <HAL_RCCEx_GetPeriphCLKFreq+0x2644>)
 800bdae:	637b      	str	r3, [r7, #52]	@ 0x34
 800bdb0:	e002      	b.n	800bdb8 <HAL_RCCEx_GetPeriphCLKFreq+0x24c0>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0U;
 800bdb2:	2300      	movs	r3, #0
 800bdb4:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            break;
 800bdb6:	e003      	b.n	800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
 800bdb8:	e002      	b.n	800bdc0 <HAL_RCCEx_GetPeriphCLKFreq+0x24c8>
          }
          default:
          {
            frequency = 0U;
 800bdba:	2300      	movs	r3, #0
 800bdbc:	637b      	str	r3, [r7, #52]	@ 0x34
            break;
 800bdbe:	bf00      	nop
          }
        }
        break;
 800bdc0:	e0b1      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* OCTOSPI1*/

#if defined(CEC)
      case RCC_PERIPHCLK_CEC:
        /* Get the current CEC source */
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 800bdc2:	4b5b      	ldr	r3, [pc, #364]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800bdc4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800bdc8:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800bdcc:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 800bdce:	4b58      	ldr	r3, [pc, #352]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800bdd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bdd4:	f003 0302 	and.w	r3, r3, #2
 800bdd8:	2b02      	cmp	r3, #2
 800bdda:	d106      	bne.n	800bdea <HAL_RCCEx_GetPeriphCLKFreq+0x24f2>
 800bddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	d103      	bne.n	800bdea <HAL_RCCEx_GetPeriphCLKFreq+0x24f2>
        {
          frequency = LSE_VALUE;
 800bde2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bde6:	637b      	str	r3, [r7, #52]	@ 0x34
 800bde8:	e01f      	b.n	800be2a <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_CECCLKSOURCE_LSI))
 800bdea:	4b51      	ldr	r3, [pc, #324]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800bdec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800bdf0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bdf4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bdf8:	d106      	bne.n	800be08 <HAL_RCCEx_GetPeriphCLKFreq+0x2510>
 800bdfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdfc:	2b40      	cmp	r3, #64	@ 0x40
 800bdfe:	d103      	bne.n	800be08 <HAL_RCCEx_GetPeriphCLKFreq+0x2510>
        {
          frequency = LSI_VALUE;
 800be00:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800be04:	637b      	str	r3, [r7, #52]	@ 0x34
 800be06:	e010      	b.n	800be2a <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_CECCLKSOURCE_CSI_DIV122))
 800be08:	4b49      	ldr	r3, [pc, #292]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800be10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be14:	d106      	bne.n	800be24 <HAL_RCCEx_GetPeriphCLKFreq+0x252c>
 800be16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be18:	2b80      	cmp	r3, #128	@ 0x80
 800be1a:	d103      	bne.n	800be24 <HAL_RCCEx_GetPeriphCLKFreq+0x252c>
        {
          frequency = CSI_VALUE / 122U;
 800be1c:	f248 0312 	movw	r3, #32786	@ 0x8012
 800be20:	637b      	str	r3, [r7, #52]	@ 0x34
 800be22:	e002      	b.n	800be2a <HAL_RCCEx_GetPeriphCLKFreq+0x2532>
        }

        /* Clock not enabled for CEC */
        else
        {
          frequency = 0U;
 800be24:	2300      	movs	r3, #0
 800be26:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800be28:	e07d      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800be2a:	e07c      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800be2c:	4b40      	ldr	r3, [pc, #256]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800be2e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800be32:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800be36:	633b      	str	r3, [r7, #48]	@ 0x30

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800be38:	4b3d      	ldr	r3, [pc, #244]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800be40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800be44:	d105      	bne.n	800be52 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
 800be46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d102      	bne.n	800be52 <HAL_RCCEx_GetPeriphCLKFreq+0x255a>
        {
          frequency = HSI48_VALUE;
 800be4c:	4b3c      	ldr	r3, [pc, #240]	@ (800bf40 <HAL_RCCEx_GetPeriphCLKFreq+0x2648>)
 800be4e:	637b      	str	r3, [r7, #52]	@ 0x34
 800be50:	e031      	b.n	800beb6 <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 800be52:	4b37      	ldr	r3, [pc, #220]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800be54:	681b      	ldr	r3, [r3, #0]
 800be56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800be5a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800be5e:	d10a      	bne.n	800be76 <HAL_RCCEx_GetPeriphCLKFreq+0x257e>
 800be60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be62:	2b10      	cmp	r3, #16
 800be64:	d107      	bne.n	800be76 <HAL_RCCEx_GetPeriphCLKFreq+0x257e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800be66:	f107 0320 	add.w	r3, r7, #32
 800be6a:	4618      	mov	r0, r3
 800be6c:	f7fd f900 	bl	8009070 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800be70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be72:	637b      	str	r3, [r7, #52]	@ 0x34
 800be74:	e01f      	b.n	800beb6 <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 800be76:	4b2e      	ldr	r3, [pc, #184]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800be78:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800be7c:	f003 0302 	and.w	r3, r3, #2
 800be80:	2b02      	cmp	r3, #2
 800be82:	d106      	bne.n	800be92 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
 800be84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be86:	2b20      	cmp	r3, #32
 800be88:	d103      	bne.n	800be92 <HAL_RCCEx_GetPeriphCLKFreq+0x259a>
        {
          frequency = LSE_VALUE;
 800be8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800be8e:	637b      	str	r3, [r7, #52]	@ 0x34
 800be90:	e011      	b.n	800beb6 <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 800be92:	4b27      	ldr	r3, [pc, #156]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800be94:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800be98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800be9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bea0:	d106      	bne.n	800beb0 <HAL_RCCEx_GetPeriphCLKFreq+0x25b8>
 800bea2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bea4:	2b30      	cmp	r3, #48	@ 0x30
 800bea6:	d103      	bne.n	800beb0 <HAL_RCCEx_GetPeriphCLKFreq+0x25b8>
        {
          frequency = LSI_VALUE;
 800bea8:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800beac:	637b      	str	r3, [r7, #52]	@ 0x34
 800beae:	e002      	b.n	800beb6 <HAL_RCCEx_GetPeriphCLKFreq+0x25be>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 800beb0:	2300      	movs	r3, #0
 800beb2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        break;
 800beb4:	e037      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800beb6:	e036      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 800beb8:	4b1d      	ldr	r3, [pc, #116]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800beba:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800bebe:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800bec2:	633b      	str	r3, [r7, #48]	@ 0x30

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 800bec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bec6:	2b10      	cmp	r3, #16
 800bec8:	d107      	bne.n	800beda <HAL_RCCEx_GetPeriphCLKFreq+0x25e2>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800beca:	f107 0320 	add.w	r3, r7, #32
 800bece:	4618      	mov	r0, r3
 800bed0:	f7fd f8ce 	bl	8009070 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bed6:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800bed8:	e025      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
        }
#if defined(RCC_USBCLKSOURCE_PLL3Q)
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL3Q))
 800beda:	4b15      	ldr	r3, [pc, #84]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bee2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bee6:	d10a      	bne.n	800befe <HAL_RCCEx_GetPeriphCLKFreq+0x2606>
 800bee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beea:	2b20      	cmp	r3, #32
 800beec:	d107      	bne.n	800befe <HAL_RCCEx_GetPeriphCLKFreq+0x2606>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800beee:	f107 0308 	add.w	r3, r7, #8
 800bef2:	4618      	mov	r0, r3
 800bef4:	f7fd fb94 	bl	8009620 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	637b      	str	r3, [r7, #52]	@ 0x34
 800befc:	e00f      	b.n	800bf1e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
          frequency = pll2_clocks.PLL2_Q_Frequency;
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 800befe:	4b0c      	ldr	r3, [pc, #48]	@ (800bf30 <HAL_RCCEx_GetPeriphCLKFreq+0x2638>)
 800bf00:	681b      	ldr	r3, [r3, #0]
 800bf02:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bf06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800bf0a:	d105      	bne.n	800bf18 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
 800bf0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bf0e:	2b30      	cmp	r3, #48	@ 0x30
 800bf10:	d102      	bne.n	800bf18 <HAL_RCCEx_GetPeriphCLKFreq+0x2620>
        {
          frequency = HSI48_VALUE;
 800bf12:	4b0b      	ldr	r3, [pc, #44]	@ (800bf40 <HAL_RCCEx_GetPeriphCLKFreq+0x2648>)
 800bf14:	637b      	str	r3, [r7, #52]	@ 0x34
 800bf16:	e002      	b.n	800bf1e <HAL_RCCEx_GetPeriphCLKFreq+0x2626>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 800bf18:	2300      	movs	r3, #0
 800bf1a:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        break;
 800bf1c:	e003      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>
 800bf1e:	e002      	b.n	800bf26 <HAL_RCCEx_GetPeriphCLKFreq+0x262e>


      default:
        frequency = 0U;
 800bf20:	2300      	movs	r3, #0
 800bf22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800bf24:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 800bf26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800bf28:	4618      	mov	r0, r3
 800bf2a:	373c      	adds	r7, #60	@ 0x3c
 800bf2c:	46bd      	mov	sp, r7
 800bf2e:	bd90      	pop	{r4, r7, pc}
 800bf30:	44020c00 	.word	0x44020c00
 800bf34:	03d09000 	.word	0x03d09000
 800bf38:	003d0900 	.word	0x003d0900
 800bf3c:	017d7840 	.word	0x017d7840
 800bf40:	02dc6c00 	.word	0x02dc6c00

0800bf44 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b084      	sub	sp, #16
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 800bf4c:	4b48      	ldr	r3, [pc, #288]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	4a47      	ldr	r2, [pc, #284]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800bf52:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800bf56:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800bf58:	f7f6 fed6 	bl	8002d08 <HAL_GetTick>
 800bf5c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bf5e:	e008      	b.n	800bf72 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800bf60:	f7f6 fed2 	bl	8002d08 <HAL_GetTick>
 800bf64:	4602      	mov	r2, r0
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	1ad3      	subs	r3, r2, r3
 800bf6a:	2b02      	cmp	r3, #2
 800bf6c:	d901      	bls.n	800bf72 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800bf6e:	2303      	movs	r3, #3
 800bf70:	e07a      	b.n	800c068 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800bf72:	4b3f      	ldr	r3, [pc, #252]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d1f0      	bne.n	800bf60 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800bf7e:	4b3c      	ldr	r3, [pc, #240]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800bf80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf82:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800bf86:	f023 0303 	bic.w	r3, r3, #3
 800bf8a:	687a      	ldr	r2, [r7, #4]
 800bf8c:	6811      	ldr	r1, [r2, #0]
 800bf8e:	687a      	ldr	r2, [r7, #4]
 800bf90:	6852      	ldr	r2, [r2, #4]
 800bf92:	0212      	lsls	r2, r2, #8
 800bf94:	430a      	orrs	r2, r1
 800bf96:	4936      	ldr	r1, [pc, #216]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800bf98:	4313      	orrs	r3, r2
 800bf9a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	689b      	ldr	r3, [r3, #8]
 800bfa0:	3b01      	subs	r3, #1
 800bfa2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	68db      	ldr	r3, [r3, #12]
 800bfaa:	3b01      	subs	r3, #1
 800bfac:	025b      	lsls	r3, r3, #9
 800bfae:	b29b      	uxth	r3, r3
 800bfb0:	431a      	orrs	r2, r3
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	691b      	ldr	r3, [r3, #16]
 800bfb6:	3b01      	subs	r3, #1
 800bfb8:	041b      	lsls	r3, r3, #16
 800bfba:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800bfbe:	431a      	orrs	r2, r3
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	695b      	ldr	r3, [r3, #20]
 800bfc4:	3b01      	subs	r3, #1
 800bfc6:	061b      	lsls	r3, r3, #24
 800bfc8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800bfcc:	4928      	ldr	r1, [pc, #160]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800bfce:	4313      	orrs	r3, r2
 800bfd0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800bfd2:	4b27      	ldr	r3, [pc, #156]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800bfd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfd6:	f023 020c 	bic.w	r2, r3, #12
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	699b      	ldr	r3, [r3, #24]
 800bfde:	4924      	ldr	r1, [pc, #144]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800bfe0:	4313      	orrs	r3, r2
 800bfe2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 800bfe4:	4b22      	ldr	r3, [pc, #136]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800bfe6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bfe8:	f023 0220 	bic.w	r2, r3, #32
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	69db      	ldr	r3, [r3, #28]
 800bff0:	491f      	ldr	r1, [pc, #124]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800bff2:	4313      	orrs	r3, r2
 800bff4:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800bff6:	4b1e      	ldr	r3, [pc, #120]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800bff8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bffe:	491c      	ldr	r1, [pc, #112]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800c000:	4313      	orrs	r3, r2
 800c002:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 800c004:	4b1a      	ldr	r3, [pc, #104]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800c006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c008:	4a19      	ldr	r2, [pc, #100]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800c00a:	f023 0310 	bic.w	r3, r3, #16
 800c00e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 800c010:	4b17      	ldr	r3, [pc, #92]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800c012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c014:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c018:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800c01c:	687a      	ldr	r2, [r7, #4]
 800c01e:	6a12      	ldr	r2, [r2, #32]
 800c020:	00d2      	lsls	r2, r2, #3
 800c022:	4913      	ldr	r1, [pc, #76]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800c024:	4313      	orrs	r3, r2
 800c026:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 800c028:	4b11      	ldr	r3, [pc, #68]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800c02a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c02c:	4a10      	ldr	r2, [pc, #64]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800c02e:	f043 0310 	orr.w	r3, r3, #16
 800c032:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 800c034:	4b0e      	ldr	r3, [pc, #56]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	4a0d      	ldr	r2, [pc, #52]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800c03a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800c03e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c040:	f7f6 fe62 	bl	8002d08 <HAL_GetTick>
 800c044:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c046:	e008      	b.n	800c05a <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800c048:	f7f6 fe5e 	bl	8002d08 <HAL_GetTick>
 800c04c:	4602      	mov	r2, r0
 800c04e:	68fb      	ldr	r3, [r7, #12]
 800c050:	1ad3      	subs	r3, r2, r3
 800c052:	2b02      	cmp	r3, #2
 800c054:	d901      	bls.n	800c05a <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 800c056:	2303      	movs	r3, #3
 800c058:	e006      	b.n	800c068 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800c05a:	4b05      	ldr	r3, [pc, #20]	@ (800c070 <RCCEx_PLL2_Config+0x12c>)
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c062:	2b00      	cmp	r3, #0
 800c064:	d0f0      	beq.n	800c048 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 800c066:	2300      	movs	r3, #0

}
 800c068:	4618      	mov	r0, r3
 800c06a:	3710      	adds	r7, #16
 800c06c:	46bd      	mov	sp, r7
 800c06e:	bd80      	pop	{r7, pc}
 800c070:	44020c00 	.word	0x44020c00

0800c074 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL3 output clocks dividers
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status.
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b084      	sub	sp, #16
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL3_VCIRGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3_VCORGE_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLL3_FRACN_VALUE(pll3->PLL3FRACN));

  /* Disable  PLL3. */
  __HAL_RCC_PLL3_DISABLE();
 800c07c:	4b48      	ldr	r3, [pc, #288]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	4a47      	ldr	r2, [pc, #284]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c082:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c086:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c088:	f7f6 fe3e 	bl	8002d08 <HAL_GetTick>
 800c08c:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c08e:	e008      	b.n	800c0a2 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c090:	f7f6 fe3a 	bl	8002d08 <HAL_GetTick>
 800c094:	4602      	mov	r2, r0
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	1ad3      	subs	r3, r2, r3
 800c09a:	2b02      	cmp	r3, #2
 800c09c:	d901      	bls.n	800c0a2 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800c09e:	2303      	movs	r3, #3
 800c0a0:	e07a      	b.n	800c198 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800c0a2:	4b3f      	ldr	r3, [pc, #252]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c0a4:	681b      	ldr	r3, [r3, #0]
 800c0a6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d1f0      	bne.n	800c090 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors. */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800c0ae:	4b3c      	ldr	r3, [pc, #240]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c0b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c0b2:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800c0b6:	f023 0303 	bic.w	r3, r3, #3
 800c0ba:	687a      	ldr	r2, [r7, #4]
 800c0bc:	6811      	ldr	r1, [r2, #0]
 800c0be:	687a      	ldr	r2, [r7, #4]
 800c0c0:	6852      	ldr	r2, [r2, #4]
 800c0c2:	0212      	lsls	r2, r2, #8
 800c0c4:	430a      	orrs	r2, r1
 800c0c6:	4936      	ldr	r1, [pc, #216]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c0c8:	4313      	orrs	r3, r2
 800c0ca:	630b      	str	r3, [r1, #48]	@ 0x30
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	689b      	ldr	r3, [r3, #8]
 800c0d0:	3b01      	subs	r3, #1
 800c0d2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	68db      	ldr	r3, [r3, #12]
 800c0da:	3b01      	subs	r3, #1
 800c0dc:	025b      	lsls	r3, r3, #9
 800c0de:	b29b      	uxth	r3, r3
 800c0e0:	431a      	orrs	r2, r3
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	691b      	ldr	r3, [r3, #16]
 800c0e6:	3b01      	subs	r3, #1
 800c0e8:	041b      	lsls	r3, r3, #16
 800c0ea:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800c0ee:	431a      	orrs	r2, r3
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	695b      	ldr	r3, [r3, #20]
 800c0f4:	3b01      	subs	r3, #1
 800c0f6:	061b      	lsls	r3, r3, #24
 800c0f8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800c0fc:	4928      	ldr	r1, [pc, #160]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c0fe:	4313      	orrs	r3, r2
 800c100:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800c102:	4b27      	ldr	r3, [pc, #156]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c106:	f023 020c 	bic.w	r2, r3, #12
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	699b      	ldr	r3, [r3, #24]
 800c10e:	4924      	ldr	r1, [pc, #144]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c110:	4313      	orrs	r3, r2
 800c112:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Select PLL3 output frequency range : VCO */
  __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL);
 800c114:	4b22      	ldr	r3, [pc, #136]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c118:	f023 0220 	bic.w	r2, r3, #32
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	69db      	ldr	r3, [r3, #28]
 800c120:	491f      	ldr	r1, [pc, #124]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c122:	4313      	orrs	r3, r2
 800c124:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3_CLKOUT_ENABLE(pll3->PLL3ClockOut);
 800c126:	4b1e      	ldr	r3, [pc, #120]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c128:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c12e:	491c      	ldr	r1, [pc, #112]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c130:	4313      	orrs	r3, r2
 800c132:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_DISABLE();
 800c134:	4b1a      	ldr	r3, [pc, #104]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c136:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c138:	4a19      	ldr	r2, [pc, #100]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c13a:	f023 0310 	bic.w	r3, r3, #16
 800c13e:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3_FRACN_CONFIG(pll3->PLL3FRACN);
 800c140:	4b17      	ldr	r3, [pc, #92]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c142:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800c144:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800c148:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800c14c:	687a      	ldr	r2, [r7, #4]
 800c14e:	6a12      	ldr	r2, [r2, #32]
 800c150:	00d2      	lsls	r2, r2, #3
 800c152:	4913      	ldr	r1, [pc, #76]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c154:	4313      	orrs	r3, r2
 800c156:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN . */
  __HAL_RCC_PLL3_FRACN_ENABLE();
 800c158:	4b11      	ldr	r3, [pc, #68]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c15a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c15c:	4a10      	ldr	r2, [pc, #64]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c15e:	f043 0310 	orr.w	r3, r3, #16
 800c162:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3. */
  __HAL_RCC_PLL3_ENABLE();
 800c164:	4b0e      	ldr	r3, [pc, #56]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	4a0d      	ldr	r2, [pc, #52]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c16a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c16e:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c170:	f7f6 fdca 	bl	8002d08 <HAL_GetTick>
 800c174:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c176:	e008      	b.n	800c18a <RCCEx_PLL3_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800c178:	f7f6 fdc6 	bl	8002d08 <HAL_GetTick>
 800c17c:	4602      	mov	r2, r0
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	1ad3      	subs	r3, r2, r3
 800c182:	2b02      	cmp	r3, #2
 800c184:	d901      	bls.n	800c18a <RCCEx_PLL3_Config+0x116>
    {
      return HAL_TIMEOUT;
 800c186:	2303      	movs	r3, #3
 800c188:	e006      	b.n	800c198 <RCCEx_PLL3_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800c18a:	4b05      	ldr	r3, [pc, #20]	@ (800c1a0 <RCCEx_PLL3_Config+0x12c>)
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c192:	2b00      	cmp	r3, #0
 800c194:	d0f0      	beq.n	800c178 <RCCEx_PLL3_Config+0x104>
    }
  }
  return HAL_OK;
 800c196:	2300      	movs	r3, #0
}
 800c198:	4618      	mov	r0, r3
 800c19a:	3710      	adds	r7, #16
 800c19c:	46bd      	mov	sp, r7
 800c19e:	bd80      	pop	{r7, pc}
 800c1a0:	44020c00 	.word	0x44020c00

0800c1a4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b084      	sub	sp, #16
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800c1ac:	2301      	movs	r3, #1
 800c1ae:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d071      	beq.n	800c29a <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c1bc:	b2db      	uxtb	r3, r3
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d106      	bne.n	800c1d0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	2200      	movs	r2, #0
 800c1c6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800c1ca:	6878      	ldr	r0, [r7, #4]
 800c1cc:	f7f6 f946 	bl	800245c <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	2202      	movs	r2, #2
 800c1d4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800c1d8:	4b32      	ldr	r3, [pc, #200]	@ (800c2a4 <HAL_RTC_Init+0x100>)
 800c1da:	68db      	ldr	r3, [r3, #12]
 800c1dc:	f003 0310 	and.w	r3, r3, #16
 800c1e0:	2b10      	cmp	r3, #16
 800c1e2:	d051      	beq.n	800c288 <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c1e4:	4b2f      	ldr	r3, [pc, #188]	@ (800c2a4 <HAL_RTC_Init+0x100>)
 800c1e6:	22ca      	movs	r2, #202	@ 0xca
 800c1e8:	625a      	str	r2, [r3, #36]	@ 0x24
 800c1ea:	4b2e      	ldr	r3, [pc, #184]	@ (800c2a4 <HAL_RTC_Init+0x100>)
 800c1ec:	2253      	movs	r2, #83	@ 0x53
 800c1ee:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800c1f0:	6878      	ldr	r0, [r7, #4]
 800c1f2:	f000 fa53 	bl	800c69c <RTC_EnterInitMode>
 800c1f6:	4603      	mov	r3, r0
 800c1f8:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800c1fa:	7bfb      	ldrb	r3, [r7, #15]
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d13f      	bne.n	800c280 <HAL_RTC_Init+0xdc>
      {
#if defined(RTC_CR_OSEL)
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800c200:	4b28      	ldr	r3, [pc, #160]	@ (800c2a4 <HAL_RTC_Init+0x100>)
 800c202:	699b      	ldr	r3, [r3, #24]
 800c204:	4a27      	ldr	r2, [pc, #156]	@ (800c2a4 <HAL_RTC_Init+0x100>)
 800c206:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 800c20a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c20e:	6193      	str	r3, [r2, #24]

        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800c210:	4b24      	ldr	r3, [pc, #144]	@ (800c2a4 <HAL_RTC_Init+0x100>)
 800c212:	699a      	ldr	r2, [r3, #24]
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	6859      	ldr	r1, [r3, #4]
 800c218:	687b      	ldr	r3, [r7, #4]
 800c21a:	691b      	ldr	r3, [r3, #16]
 800c21c:	4319      	orrs	r1, r3
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	699b      	ldr	r3, [r3, #24]
 800c222:	430b      	orrs	r3, r1
 800c224:	491f      	ldr	r1, [pc, #124]	@ (800c2a4 <HAL_RTC_Init+0x100>)
 800c226:	4313      	orrs	r3, r2
 800c228:	618b      	str	r3, [r1, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, hrtc->Init.HourFormat);
#endif /* RTC_CR_OSEL */

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	68da      	ldr	r2, [r3, #12]
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	689b      	ldr	r3, [r3, #8]
 800c232:	041b      	lsls	r3, r3, #16
 800c234:	491b      	ldr	r1, [pc, #108]	@ (800c2a4 <HAL_RTC_Init+0x100>)
 800c236:	4313      	orrs	r3, r2
 800c238:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800c23a:	4b1a      	ldr	r3, [pc, #104]	@ (800c2a4 <HAL_RTC_Init+0x100>)
 800c23c:	68db      	ldr	r3, [r3, #12]
 800c23e:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c24a:	430b      	orrs	r3, r1
 800c24c:	4915      	ldr	r1, [pc, #84]	@ (800c2a4 <HAL_RTC_Init+0x100>)
 800c24e:	4313      	orrs	r3, r2
 800c250:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800c252:	6878      	ldr	r0, [r7, #4]
 800c254:	f000 fa5e 	bl	800c714 <RTC_ExitInitMode>
 800c258:	4603      	mov	r3, r0
 800c25a:	73fb      	strb	r3, [r7, #15]

#if defined(RTC_CR_OSEL)
        if (status == HAL_OK)
 800c25c:	7bfb      	ldrb	r3, [r7, #15]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d10e      	bne.n	800c280 <HAL_RTC_Init+0xdc>
        {
#if defined(RTC_CR_OUT2EN)
          MODIFY_REG(RTC->CR, \
 800c262:	4b10      	ldr	r3, [pc, #64]	@ (800c2a4 <HAL_RTC_Init+0x100>)
 800c264:	699b      	ldr	r3, [r3, #24]
 800c266:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	6a19      	ldr	r1, [r3, #32]
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	69db      	ldr	r3, [r3, #28]
 800c272:	4319      	orrs	r1, r3
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	695b      	ldr	r3, [r3, #20]
 800c278:	430b      	orrs	r3, r1
 800c27a:	490a      	ldr	r1, [pc, #40]	@ (800c2a4 <HAL_RTC_Init+0x100>)
 800c27c:	4313      	orrs	r3, r2
 800c27e:	618b      	str	r3, [r1, #24]
        }
#endif /* RTC_CR_OSEL */
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c280:	4b08      	ldr	r3, [pc, #32]	@ (800c2a4 <HAL_RTC_Init+0x100>)
 800c282:	22ff      	movs	r2, #255	@ 0xff
 800c284:	625a      	str	r2, [r3, #36]	@ 0x24
 800c286:	e001      	b.n	800c28c <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 800c288:	2300      	movs	r3, #0
 800c28a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800c28c:	7bfb      	ldrb	r3, [r7, #15]
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d103      	bne.n	800c29a <HAL_RTC_Init+0xf6>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	2201      	movs	r2, #1
 800c296:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 800c29a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c29c:	4618      	mov	r0, r3
 800c29e:	3710      	adds	r7, #16
 800c2a0:	46bd      	mov	sp, r7
 800c2a2:	bd80      	pop	{r7, pc}
 800c2a4:	44007800 	.word	0x44007800

0800c2a8 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c2a8:	b590      	push	{r4, r7, lr}
 800c2aa:	b087      	sub	sp, #28
 800c2ac:	af00      	add	r7, sp, #0
 800c2ae:	60f8      	str	r0, [r7, #12]
 800c2b0:	60b9      	str	r1, [r7, #8]
 800c2b2:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c2b4:	68fb      	ldr	r3, [r7, #12]
 800c2b6:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800c2ba:	2b01      	cmp	r3, #1
 800c2bc:	d101      	bne.n	800c2c2 <HAL_RTC_SetTime+0x1a>
 800c2be:	2302      	movs	r3, #2
 800c2c0:	e07e      	b.n	800c3c0 <HAL_RTC_SetTime+0x118>
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	2201      	movs	r2, #1
 800c2c6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	2202      	movs	r2, #2
 800c2ce:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c2d2:	4b3d      	ldr	r3, [pc, #244]	@ (800c3c8 <HAL_RTC_SetTime+0x120>)
 800c2d4:	22ca      	movs	r2, #202	@ 0xca
 800c2d6:	625a      	str	r2, [r3, #36]	@ 0x24
 800c2d8:	4b3b      	ldr	r3, [pc, #236]	@ (800c3c8 <HAL_RTC_SetTime+0x120>)
 800c2da:	2253      	movs	r2, #83	@ 0x53
 800c2dc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c2de:	68f8      	ldr	r0, [r7, #12]
 800c2e0:	f000 f9dc 	bl	800c69c <RTC_EnterInitMode>
 800c2e4:	4603      	mov	r3, r0
 800c2e6:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800c2e8:	7cfb      	ldrb	r3, [r7, #19]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d159      	bne.n	800c3a2 <HAL_RTC_SetTime+0xfa>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800c2ee:	4b36      	ldr	r3, [pc, #216]	@ (800c3c8 <HAL_RTC_SetTime+0x120>)
 800c2f0:	68db      	ldr	r3, [r3, #12]
 800c2f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c2f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c2fa:	d04d      	beq.n	800c398 <HAL_RTC_SetTime+0xf0>
    {
      if (Format == RTC_FORMAT_BIN)
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d125      	bne.n	800c34e <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800c302:	4b31      	ldr	r3, [pc, #196]	@ (800c3c8 <HAL_RTC_SetTime+0x120>)
 800c304:	699b      	ldr	r3, [r3, #24]
 800c306:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c30a:	2b00      	cmp	r3, #0
 800c30c:	d102      	bne.n	800c314 <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800c30e:	68bb      	ldr	r3, [r7, #8]
 800c310:	2200      	movs	r2, #0
 800c312:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800c314:	68bb      	ldr	r3, [r7, #8]
 800c316:	781b      	ldrb	r3, [r3, #0]
 800c318:	4618      	mov	r0, r3
 800c31a:	f000 fa39 	bl	800c790 <RTC_ByteToBcd2>
 800c31e:	4603      	mov	r3, r0
 800c320:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c322:	68bb      	ldr	r3, [r7, #8]
 800c324:	785b      	ldrb	r3, [r3, #1]
 800c326:	4618      	mov	r0, r3
 800c328:	f000 fa32 	bl	800c790 <RTC_ByteToBcd2>
 800c32c:	4603      	mov	r3, r0
 800c32e:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800c330:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800c332:	68bb      	ldr	r3, [r7, #8]
 800c334:	789b      	ldrb	r3, [r3, #2]
 800c336:	4618      	mov	r0, r3
 800c338:	f000 fa2a 	bl	800c790 <RTC_ByteToBcd2>
 800c33c:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c33e:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c342:	68bb      	ldr	r3, [r7, #8]
 800c344:	78db      	ldrb	r3, [r3, #3]
 800c346:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800c348:	4313      	orrs	r3, r2
 800c34a:	617b      	str	r3, [r7, #20]
 800c34c:	e017      	b.n	800c37e <HAL_RTC_SetTime+0xd6>
      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800c34e:	4b1e      	ldr	r3, [pc, #120]	@ (800c3c8 <HAL_RTC_SetTime+0x120>)
 800c350:	699b      	ldr	r3, [r3, #24]
 800c352:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c356:	2b00      	cmp	r3, #0
 800c358:	d102      	bne.n	800c360 <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800c35a:	68bb      	ldr	r3, [r7, #8]
 800c35c:	2200      	movs	r2, #0
 800c35e:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800c360:	68bb      	ldr	r3, [r7, #8]
 800c362:	781b      	ldrb	r3, [r3, #0]
 800c364:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c366:	68bb      	ldr	r3, [r7, #8]
 800c368:	785b      	ldrb	r3, [r3, #1]
 800c36a:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800c36c:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800c36e:	68ba      	ldr	r2, [r7, #8]
 800c370:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c372:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c374:	68bb      	ldr	r3, [r7, #8]
 800c376:	78db      	ldrb	r3, [r3, #3]
 800c378:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800c37a:	4313      	orrs	r3, r2
 800c37c:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 800c37e:	4a12      	ldr	r2, [pc, #72]	@ (800c3c8 <HAL_RTC_SetTime+0x120>)
 800c380:	697b      	ldr	r3, [r7, #20]
 800c382:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800c386:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800c38a:	6013      	str	r3, [r2, #0]

      /* Clear the bits to be configured */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 800c38c:	4b0e      	ldr	r3, [pc, #56]	@ (800c3c8 <HAL_RTC_SetTime+0x120>)
 800c38e:	699b      	ldr	r3, [r3, #24]
 800c390:	4a0d      	ldr	r2, [pc, #52]	@ (800c3c8 <HAL_RTC_SetTime+0x120>)
 800c392:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800c396:	6193      	str	r3, [r2, #24]
    }

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c398:	68f8      	ldr	r0, [r7, #12]
 800c39a:	f000 f9bb 	bl	800c714 <RTC_ExitInitMode>
 800c39e:	4603      	mov	r3, r0
 800c3a0:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c3a2:	4b09      	ldr	r3, [pc, #36]	@ (800c3c8 <HAL_RTC_SetTime+0x120>)
 800c3a4:	22ff      	movs	r2, #255	@ 0xff
 800c3a6:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800c3a8:	7cfb      	ldrb	r3, [r7, #19]
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d103      	bne.n	800c3b6 <HAL_RTC_SetTime+0x10e>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	2201      	movs	r2, #1
 800c3b2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c3b6:	68fb      	ldr	r3, [r7, #12]
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 800c3be:	7cfb      	ldrb	r3, [r7, #19]
}
 800c3c0:	4618      	mov	r0, r3
 800c3c2:	371c      	adds	r7, #28
 800c3c4:	46bd      	mov	sp, r7
 800c3c6:	bd90      	pop	{r4, r7, pc}
 800c3c8:	44007800 	.word	0x44007800

0800c3cc <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c3cc:	b580      	push	{r7, lr}
 800c3ce:	b086      	sub	sp, #24
 800c3d0:	af00      	add	r7, sp, #0
 800c3d2:	60f8      	str	r0, [r7, #12]
 800c3d4:	60b9      	str	r1, [r7, #8]
 800c3d6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = READ_REG(RTC->SSR);
 800c3d8:	4b2c      	ldr	r3, [pc, #176]	@ (800c48c <HAL_RTC_GetTime+0xc0>)
 800c3da:	689a      	ldr	r2, [r3, #8]
 800c3dc:	68bb      	ldr	r3, [r7, #8]
 800c3de:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800c3e0:	4b2a      	ldr	r3, [pc, #168]	@ (800c48c <HAL_RTC_GetTime+0xc0>)
 800c3e2:	68db      	ldr	r3, [r3, #12]
 800c3e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c3e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c3ec:	d049      	beq.n	800c482 <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field */
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 800c3ee:	4b27      	ldr	r3, [pc, #156]	@ (800c48c <HAL_RTC_GetTime+0xc0>)
 800c3f0:	691b      	ldr	r3, [r3, #16]
 800c3f2:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800c3f6:	68bb      	ldr	r3, [r7, #8]
 800c3f8:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 800c3fa:	4b24      	ldr	r3, [pc, #144]	@ (800c48c <HAL_RTC_GetTime+0xc0>)
 800c3fc:	681b      	ldr	r3, [r3, #0]
 800c3fe:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800c402:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800c406:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800c408:	697b      	ldr	r3, [r7, #20]
 800c40a:	0c1b      	lsrs	r3, r3, #16
 800c40c:	b2db      	uxtb	r3, r3
 800c40e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c412:	b2da      	uxtb	r2, r3
 800c414:	68bb      	ldr	r3, [r7, #8]
 800c416:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800c418:	697b      	ldr	r3, [r7, #20]
 800c41a:	0a1b      	lsrs	r3, r3, #8
 800c41c:	b2db      	uxtb	r3, r3
 800c41e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c422:	b2da      	uxtb	r2, r3
 800c424:	68bb      	ldr	r3, [r7, #8]
 800c426:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800c428:	697b      	ldr	r3, [r7, #20]
 800c42a:	b2db      	uxtb	r3, r3
 800c42c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c430:	b2da      	uxtb	r2, r3
 800c432:	68bb      	ldr	r3, [r7, #8]
 800c434:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800c436:	697b      	ldr	r3, [r7, #20]
 800c438:	0d9b      	lsrs	r3, r3, #22
 800c43a:	b2db      	uxtb	r3, r3
 800c43c:	f003 0301 	and.w	r3, r3, #1
 800c440:	b2da      	uxtb	r2, r3
 800c442:	68bb      	ldr	r3, [r7, #8]
 800c444:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d11a      	bne.n	800c482 <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800c44c:	68bb      	ldr	r3, [r7, #8]
 800c44e:	781b      	ldrb	r3, [r3, #0]
 800c450:	4618      	mov	r0, r3
 800c452:	f000 f9bd 	bl	800c7d0 <RTC_Bcd2ToByte>
 800c456:	4603      	mov	r3, r0
 800c458:	461a      	mov	r2, r3
 800c45a:	68bb      	ldr	r3, [r7, #8]
 800c45c:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800c45e:	68bb      	ldr	r3, [r7, #8]
 800c460:	785b      	ldrb	r3, [r3, #1]
 800c462:	4618      	mov	r0, r3
 800c464:	f000 f9b4 	bl	800c7d0 <RTC_Bcd2ToByte>
 800c468:	4603      	mov	r3, r0
 800c46a:	461a      	mov	r2, r3
 800c46c:	68bb      	ldr	r3, [r7, #8]
 800c46e:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800c470:	68bb      	ldr	r3, [r7, #8]
 800c472:	789b      	ldrb	r3, [r3, #2]
 800c474:	4618      	mov	r0, r3
 800c476:	f000 f9ab 	bl	800c7d0 <RTC_Bcd2ToByte>
 800c47a:	4603      	mov	r3, r0
 800c47c:	461a      	mov	r2, r3
 800c47e:	68bb      	ldr	r3, [r7, #8]
 800c480:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 800c482:	2300      	movs	r3, #0
}
 800c484:	4618      	mov	r0, r3
 800c486:	3718      	adds	r7, #24
 800c488:	46bd      	mov	sp, r7
 800c48a:	bd80      	pop	{r7, pc}
 800c48c:	44007800 	.word	0x44007800

0800c490 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c490:	b590      	push	{r4, r7, lr}
 800c492:	b087      	sub	sp, #28
 800c494:	af00      	add	r7, sp, #0
 800c496:	60f8      	str	r0, [r7, #12]
 800c498:	60b9      	str	r1, [r7, #8]
 800c49a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800c4a2:	2b01      	cmp	r3, #1
 800c4a4:	d101      	bne.n	800c4aa <HAL_RTC_SetDate+0x1a>
 800c4a6:	2302      	movs	r3, #2
 800c4a8:	e071      	b.n	800c58e <HAL_RTC_SetDate+0xfe>
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	2201      	movs	r2, #1
 800c4ae:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	2202      	movs	r2, #2
 800c4b6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d10e      	bne.n	800c4de <HAL_RTC_SetDate+0x4e>
 800c4c0:	68bb      	ldr	r3, [r7, #8]
 800c4c2:	785b      	ldrb	r3, [r3, #1]
 800c4c4:	f003 0310 	and.w	r3, r3, #16
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d008      	beq.n	800c4de <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800c4cc:	68bb      	ldr	r3, [r7, #8]
 800c4ce:	785b      	ldrb	r3, [r3, #1]
 800c4d0:	f023 0310 	bic.w	r3, r3, #16
 800c4d4:	b2db      	uxtb	r3, r3
 800c4d6:	330a      	adds	r3, #10
 800c4d8:	b2da      	uxtb	r2, r3
 800c4da:	68bb      	ldr	r3, [r7, #8]
 800c4dc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d11c      	bne.n	800c51e <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800c4e4:	68bb      	ldr	r3, [r7, #8]
 800c4e6:	78db      	ldrb	r3, [r3, #3]
 800c4e8:	4618      	mov	r0, r3
 800c4ea:	f000 f951 	bl	800c790 <RTC_ByteToBcd2>
 800c4ee:	4603      	mov	r3, r0
 800c4f0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c4f2:	68bb      	ldr	r3, [r7, #8]
 800c4f4:	785b      	ldrb	r3, [r3, #1]
 800c4f6:	4618      	mov	r0, r3
 800c4f8:	f000 f94a 	bl	800c790 <RTC_ByteToBcd2>
 800c4fc:	4603      	mov	r3, r0
 800c4fe:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800c500:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800c502:	68bb      	ldr	r3, [r7, #8]
 800c504:	789b      	ldrb	r3, [r3, #2]
 800c506:	4618      	mov	r0, r3
 800c508:	f000 f942 	bl	800c790 <RTC_ByteToBcd2>
 800c50c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c50e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800c512:	68bb      	ldr	r3, [r7, #8]
 800c514:	781b      	ldrb	r3, [r3, #0]
 800c516:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800c518:	4313      	orrs	r3, r2
 800c51a:	617b      	str	r3, [r7, #20]
 800c51c:	e00e      	b.n	800c53c <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800c51e:	68bb      	ldr	r3, [r7, #8]
 800c520:	78db      	ldrb	r3, [r3, #3]
 800c522:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800c524:	68bb      	ldr	r3, [r7, #8]
 800c526:	785b      	ldrb	r3, [r3, #1]
 800c528:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800c52a:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800c52c:	68ba      	ldr	r2, [r7, #8]
 800c52e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800c530:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800c532:	68bb      	ldr	r3, [r7, #8]
 800c534:	781b      	ldrb	r3, [r3, #0]
 800c536:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800c538:	4313      	orrs	r3, r2
 800c53a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c53c:	4b16      	ldr	r3, [pc, #88]	@ (800c598 <HAL_RTC_SetDate+0x108>)
 800c53e:	22ca      	movs	r2, #202	@ 0xca
 800c540:	625a      	str	r2, [r3, #36]	@ 0x24
 800c542:	4b15      	ldr	r3, [pc, #84]	@ (800c598 <HAL_RTC_SetDate+0x108>)
 800c544:	2253      	movs	r2, #83	@ 0x53
 800c546:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c548:	68f8      	ldr	r0, [r7, #12]
 800c54a:	f000 f8a7 	bl	800c69c <RTC_EnterInitMode>
 800c54e:	4603      	mov	r3, r0
 800c550:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800c552:	7cfb      	ldrb	r3, [r7, #19]
 800c554:	2b00      	cmp	r3, #0
 800c556:	d10b      	bne.n	800c570 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 800c558:	4a0f      	ldr	r2, [pc, #60]	@ (800c598 <HAL_RTC_SetDate+0x108>)
 800c55a:	697b      	ldr	r3, [r7, #20]
 800c55c:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c560:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c564:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c566:	68f8      	ldr	r0, [r7, #12]
 800c568:	f000 f8d4 	bl	800c714 <RTC_ExitInitMode>
 800c56c:	4603      	mov	r3, r0
 800c56e:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c570:	4b09      	ldr	r3, [pc, #36]	@ (800c598 <HAL_RTC_SetDate+0x108>)
 800c572:	22ff      	movs	r2, #255	@ 0xff
 800c574:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800c576:	7cfb      	ldrb	r3, [r7, #19]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d103      	bne.n	800c584 <HAL_RTC_SetDate+0xf4>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	2201      	movs	r2, #1
 800c580:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	2200      	movs	r2, #0
 800c588:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
 800c58c:	7cfb      	ldrb	r3, [r7, #19]
}
 800c58e:	4618      	mov	r0, r3
 800c590:	371c      	adds	r7, #28
 800c592:	46bd      	mov	sp, r7
 800c594:	bd90      	pop	{r4, r7, pc}
 800c596:	bf00      	nop
 800c598:	44007800 	.word	0x44007800

0800c59c <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b086      	sub	sp, #24
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	60f8      	str	r0, [r7, #12]
 800c5a4:	60b9      	str	r1, [r7, #8]
 800c5a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 800c5a8:	4b22      	ldr	r3, [pc, #136]	@ (800c634 <HAL_RTC_GetDate+0x98>)
 800c5aa:	685b      	ldr	r3, [r3, #4]
 800c5ac:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c5b0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800c5b4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800c5b6:	697b      	ldr	r3, [r7, #20]
 800c5b8:	0c1b      	lsrs	r3, r3, #16
 800c5ba:	b2da      	uxtb	r2, r3
 800c5bc:	68bb      	ldr	r3, [r7, #8]
 800c5be:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800c5c0:	697b      	ldr	r3, [r7, #20]
 800c5c2:	0a1b      	lsrs	r3, r3, #8
 800c5c4:	b2db      	uxtb	r3, r3
 800c5c6:	f003 031f 	and.w	r3, r3, #31
 800c5ca:	b2da      	uxtb	r2, r3
 800c5cc:	68bb      	ldr	r3, [r7, #8]
 800c5ce:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800c5d0:	697b      	ldr	r3, [r7, #20]
 800c5d2:	b2db      	uxtb	r3, r3
 800c5d4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c5d8:	b2da      	uxtb	r2, r3
 800c5da:	68bb      	ldr	r3, [r7, #8]
 800c5dc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800c5de:	697b      	ldr	r3, [r7, #20]
 800c5e0:	0b5b      	lsrs	r3, r3, #13
 800c5e2:	b2db      	uxtb	r3, r3
 800c5e4:	f003 0307 	and.w	r3, r3, #7
 800c5e8:	b2da      	uxtb	r2, r3
 800c5ea:	68bb      	ldr	r3, [r7, #8]
 800c5ec:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	2b00      	cmp	r3, #0
 800c5f2:	d11a      	bne.n	800c62a <HAL_RTC_GetDate+0x8e>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800c5f4:	68bb      	ldr	r3, [r7, #8]
 800c5f6:	78db      	ldrb	r3, [r3, #3]
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	f000 f8e9 	bl	800c7d0 <RTC_Bcd2ToByte>
 800c5fe:	4603      	mov	r3, r0
 800c600:	461a      	mov	r2, r3
 800c602:	68bb      	ldr	r3, [r7, #8]
 800c604:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800c606:	68bb      	ldr	r3, [r7, #8]
 800c608:	785b      	ldrb	r3, [r3, #1]
 800c60a:	4618      	mov	r0, r3
 800c60c:	f000 f8e0 	bl	800c7d0 <RTC_Bcd2ToByte>
 800c610:	4603      	mov	r3, r0
 800c612:	461a      	mov	r2, r3
 800c614:	68bb      	ldr	r3, [r7, #8]
 800c616:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	789b      	ldrb	r3, [r3, #2]
 800c61c:	4618      	mov	r0, r3
 800c61e:	f000 f8d7 	bl	800c7d0 <RTC_Bcd2ToByte>
 800c622:	4603      	mov	r3, r0
 800c624:	461a      	mov	r2, r3
 800c626:	68bb      	ldr	r3, [r7, #8]
 800c628:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800c62a:	2300      	movs	r3, #0
}
 800c62c:	4618      	mov	r0, r3
 800c62e:	3718      	adds	r7, #24
 800c630:	46bd      	mov	sp, r7
 800c632:	bd80      	pop	{r7, pc}
 800c634:	44007800 	.word	0x44007800

0800c638 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800c638:	b580      	push	{r7, lr}
 800c63a:	b084      	sub	sp, #16
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 800c640:	4b15      	ldr	r3, [pc, #84]	@ (800c698 <HAL_RTC_WaitForSynchro+0x60>)
 800c642:	68db      	ldr	r3, [r3, #12]
 800c644:	4a14      	ldr	r2, [pc, #80]	@ (800c698 <HAL_RTC_WaitForSynchro+0x60>)
 800c646:	f023 0320 	bic.w	r3, r3, #32
 800c64a:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800c64c:	f7f6 fb5c 	bl	8002d08 <HAL_GetTick>
 800c650:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800c652:	e013      	b.n	800c67c <HAL_RTC_WaitForSynchro+0x44>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800c654:	f7f6 fb58 	bl	8002d08 <HAL_GetTick>
 800c658:	4602      	mov	r2, r0
 800c65a:	68fb      	ldr	r3, [r7, #12]
 800c65c:	1ad3      	subs	r3, r2, r3
 800c65e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c662:	d90b      	bls.n	800c67c <HAL_RTC_WaitForSynchro+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800c664:	4b0c      	ldr	r3, [pc, #48]	@ (800c698 <HAL_RTC_WaitForSynchro+0x60>)
 800c666:	68db      	ldr	r3, [r3, #12]
 800c668:	f003 0320 	and.w	r3, r3, #32
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	d10c      	bne.n	800c68a <HAL_RTC_WaitForSynchro+0x52>
      {
        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c670:	687b      	ldr	r3, [r7, #4]
 800c672:	2203      	movs	r2, #3
 800c674:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        return HAL_TIMEOUT;
 800c678:	2303      	movs	r3, #3
 800c67a:	e008      	b.n	800c68e <HAL_RTC_WaitForSynchro+0x56>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800c67c:	4b06      	ldr	r3, [pc, #24]	@ (800c698 <HAL_RTC_WaitForSynchro+0x60>)
 800c67e:	68db      	ldr	r3, [r3, #12]
 800c680:	f003 0320 	and.w	r3, r3, #32
 800c684:	2b00      	cmp	r3, #0
 800c686:	d0e5      	beq.n	800c654 <HAL_RTC_WaitForSynchro+0x1c>
 800c688:	e000      	b.n	800c68c <HAL_RTC_WaitForSynchro+0x54>
      }
      else
      {
        break;
 800c68a:	bf00      	nop
      }
    }
  }

  return HAL_OK;
 800c68c:	2300      	movs	r3, #0
}
 800c68e:	4618      	mov	r0, r3
 800c690:	3710      	adds	r7, #16
 800c692:	46bd      	mov	sp, r7
 800c694:	bd80      	pop	{r7, pc}
 800c696:	bf00      	nop
 800c698:	44007800 	.word	0x44007800

0800c69c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b084      	sub	sp, #16
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c6a4:	2300      	movs	r3, #0
 800c6a6:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800c6a8:	4b19      	ldr	r3, [pc, #100]	@ (800c710 <RTC_EnterInitMode+0x74>)
 800c6aa:	68db      	ldr	r3, [r3, #12]
 800c6ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d128      	bne.n	800c706 <RTC_EnterInitMode+0x6a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800c6b4:	4b16      	ldr	r3, [pc, #88]	@ (800c710 <RTC_EnterInitMode+0x74>)
 800c6b6:	68db      	ldr	r3, [r3, #12]
 800c6b8:	4a15      	ldr	r2, [pc, #84]	@ (800c710 <RTC_EnterInitMode+0x74>)
 800c6ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c6be:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800c6c0:	f7f6 fb22 	bl	8002d08 <HAL_GetTick>
 800c6c4:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800c6c6:	e013      	b.n	800c6f0 <RTC_EnterInitMode+0x54>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800c6c8:	f7f6 fb1e 	bl	8002d08 <HAL_GetTick>
 800c6cc:	4602      	mov	r2, r0
 800c6ce:	68bb      	ldr	r3, [r7, #8]
 800c6d0:	1ad3      	subs	r3, r2, r3
 800c6d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800c6d6:	d90b      	bls.n	800c6f0 <RTC_EnterInitMode+0x54>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800c6d8:	4b0d      	ldr	r3, [pc, #52]	@ (800c710 <RTC_EnterInitMode+0x74>)
 800c6da:	68db      	ldr	r3, [r3, #12]
 800c6dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d10f      	bne.n	800c704 <RTC_EnterInitMode+0x68>
        {
          status = HAL_TIMEOUT;
 800c6e4:	2303      	movs	r3, #3
 800c6e6:	73fb      	strb	r3, [r7, #15]

          /* Change RTC state */
          hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	2203      	movs	r2, #3
 800c6ec:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800c6f0:	4b07      	ldr	r3, [pc, #28]	@ (800c710 <RTC_EnterInitMode+0x74>)
 800c6f2:	68db      	ldr	r3, [r3, #12]
 800c6f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d104      	bne.n	800c706 <RTC_EnterInitMode+0x6a>
 800c6fc:	7bfb      	ldrb	r3, [r7, #15]
 800c6fe:	2b03      	cmp	r3, #3
 800c700:	d1e2      	bne.n	800c6c8 <RTC_EnterInitMode+0x2c>
 800c702:	e000      	b.n	800c706 <RTC_EnterInitMode+0x6a>
        }
        else
        {
          break;
 800c704:	bf00      	nop
        }
      }
    }
  }

  return status;
 800c706:	7bfb      	ldrb	r3, [r7, #15]
}
 800c708:	4618      	mov	r0, r3
 800c70a:	3710      	adds	r7, #16
 800c70c:	46bd      	mov	sp, r7
 800c70e:	bd80      	pop	{r7, pc}
 800c710:	44007800 	.word	0x44007800

0800c714 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b084      	sub	sp, #16
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c71c:	2300      	movs	r3, #0
 800c71e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800c720:	4b1a      	ldr	r3, [pc, #104]	@ (800c78c <RTC_ExitInitMode+0x78>)
 800c722:	68db      	ldr	r3, [r3, #12]
 800c724:	4a19      	ldr	r2, [pc, #100]	@ (800c78c <RTC_ExitInitMode+0x78>)
 800c726:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c72a:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800c72c:	4b17      	ldr	r3, [pc, #92]	@ (800c78c <RTC_ExitInitMode+0x78>)
 800c72e:	699b      	ldr	r3, [r3, #24]
 800c730:	f003 0320 	and.w	r3, r3, #32
 800c734:	2b00      	cmp	r3, #0
 800c736:	d10c      	bne.n	800c752 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c738:	6878      	ldr	r0, [r7, #4]
 800c73a:	f7ff ff7d 	bl	800c638 <HAL_RTC_WaitForSynchro>
 800c73e:	4603      	mov	r3, r0
 800c740:	2b00      	cmp	r3, #0
 800c742:	d01e      	beq.n	800c782 <RTC_ExitInitMode+0x6e>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	2203      	movs	r2, #3
 800c748:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800c74c:	2303      	movs	r3, #3
 800c74e:	73fb      	strb	r3, [r7, #15]
 800c750:	e017      	b.n	800c782 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800c752:	4b0e      	ldr	r3, [pc, #56]	@ (800c78c <RTC_ExitInitMode+0x78>)
 800c754:	699b      	ldr	r3, [r3, #24]
 800c756:	4a0d      	ldr	r2, [pc, #52]	@ (800c78c <RTC_ExitInitMode+0x78>)
 800c758:	f023 0320 	bic.w	r3, r3, #32
 800c75c:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800c75e:	6878      	ldr	r0, [r7, #4]
 800c760:	f7ff ff6a 	bl	800c638 <HAL_RTC_WaitForSynchro>
 800c764:	4603      	mov	r3, r0
 800c766:	2b00      	cmp	r3, #0
 800c768:	d005      	beq.n	800c776 <RTC_ExitInitMode+0x62>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	2203      	movs	r2, #3
 800c76e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800c772:	2303      	movs	r3, #3
 800c774:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800c776:	4b05      	ldr	r3, [pc, #20]	@ (800c78c <RTC_ExitInitMode+0x78>)
 800c778:	699b      	ldr	r3, [r3, #24]
 800c77a:	4a04      	ldr	r2, [pc, #16]	@ (800c78c <RTC_ExitInitMode+0x78>)
 800c77c:	f043 0320 	orr.w	r3, r3, #32
 800c780:	6193      	str	r3, [r2, #24]
  }
  return status;
 800c782:	7bfb      	ldrb	r3, [r7, #15]
}
 800c784:	4618      	mov	r0, r3
 800c786:	3710      	adds	r7, #16
 800c788:	46bd      	mov	sp, r7
 800c78a:	bd80      	pop	{r7, pc}
 800c78c:	44007800 	.word	0x44007800

0800c790 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800c790:	b480      	push	{r7}
 800c792:	b085      	sub	sp, #20
 800c794:	af00      	add	r7, sp, #0
 800c796:	4603      	mov	r3, r0
 800c798:	71fb      	strb	r3, [r7, #7]
  uint32_t bcd_high = 0U;
 800c79a:	2300      	movs	r3, #0
 800c79c:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_value = Value;
 800c79e:	79fb      	ldrb	r3, [r7, #7]
 800c7a0:	72fb      	strb	r3, [r7, #11]

  while (tmp_value >= 10U)
 800c7a2:	e005      	b.n	800c7b0 <RTC_ByteToBcd2+0x20>
  {
    bcd_high++;
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	3301      	adds	r3, #1
 800c7a8:	60fb      	str	r3, [r7, #12]
    tmp_value -= 10U;
 800c7aa:	7afb      	ldrb	r3, [r7, #11]
 800c7ac:	3b0a      	subs	r3, #10
 800c7ae:	72fb      	strb	r3, [r7, #11]
  while (tmp_value >= 10U)
 800c7b0:	7afb      	ldrb	r3, [r7, #11]
 800c7b2:	2b09      	cmp	r3, #9
 800c7b4:	d8f6      	bhi.n	800c7a4 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcd_high << 4U) | tmp_value);
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	b2db      	uxtb	r3, r3
 800c7ba:	011b      	lsls	r3, r3, #4
 800c7bc:	b2da      	uxtb	r2, r3
 800c7be:	7afb      	ldrb	r3, [r7, #11]
 800c7c0:	4313      	orrs	r3, r2
 800c7c2:	b2db      	uxtb	r3, r3
}
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	3714      	adds	r7, #20
 800c7c8:	46bd      	mov	sp, r7
 800c7ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ce:	4770      	bx	lr

0800c7d0 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800c7d0:	b480      	push	{r7}
 800c7d2:	b085      	sub	sp, #20
 800c7d4:	af00      	add	r7, sp, #0
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;

  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 800c7da:	79fb      	ldrb	r3, [r7, #7]
 800c7dc:	091b      	lsrs	r3, r3, #4
 800c7de:	b2db      	uxtb	r3, r3
 800c7e0:	461a      	mov	r2, r3
 800c7e2:	4613      	mov	r3, r2
 800c7e4:	009b      	lsls	r3, r3, #2
 800c7e6:	4413      	add	r3, r2
 800c7e8:	005b      	lsls	r3, r3, #1
 800c7ea:	60fb      	str	r3, [r7, #12]

  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	b2da      	uxtb	r2, r3
 800c7f0:	79fb      	ldrb	r3, [r7, #7]
 800c7f2:	f003 030f 	and.w	r3, r3, #15
 800c7f6:	b2db      	uxtb	r3, r3
 800c7f8:	4413      	add	r3, r2
 800c7fa:	b2db      	uxtb	r3, r3
}
 800c7fc:	4618      	mov	r0, r3
 800c7fe:	3714      	adds	r7, #20
 800c800:	46bd      	mov	sp, r7
 800c802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c806:	4770      	bx	lr

0800c808 <HAL_RTCEx_SetTimeStamp>:
  *               The RTC TimeStamp Pin is per default PC13, but for reasons of
  *               compatibility, this parameter is required.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800c808:	b480      	push	{r7}
 800c80a:	b085      	sub	sp, #20
 800c80c:	af00      	add	r7, sp, #0
 800c80e:	60f8      	str	r0, [r7, #12]
 800c810:	60b9      	str	r1, [r7, #8]
 800c812:	607a      	str	r2, [r7, #4]
#endif /* RTC_CR_TSEDGE */
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));
  UNUSED(RTC_TimeStampPin);

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800c81a:	2b01      	cmp	r3, #1
 800c81c:	d101      	bne.n	800c822 <HAL_RTCEx_SetTimeStamp+0x1a>
 800c81e:	2302      	movs	r3, #2
 800c820:	e020      	b.n	800c864 <HAL_RTCEx_SetTimeStamp+0x5c>
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	2201      	movs	r2, #1
 800c826:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	2202      	movs	r2, #2
 800c82e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Get the RTC_CR register and clear the bits to be configured */
#if defined(RTC_CR_TSEDGE)
  CLEAR_BIT(RTC->CR, (RTC_CR_TSEDGE | RTC_CR_TSE));
 800c832:	4b0f      	ldr	r3, [pc, #60]	@ (800c870 <HAL_RTCEx_SetTimeStamp+0x68>)
 800c834:	699b      	ldr	r3, [r3, #24]
 800c836:	4a0e      	ldr	r2, [pc, #56]	@ (800c870 <HAL_RTCEx_SetTimeStamp+0x68>)
 800c838:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800c83c:	f023 0308 	bic.w	r3, r3, #8
 800c840:	6193      	str	r3, [r2, #24]
#else
  CLEAR_BIT(RTC->CR, RTC_CR_TSE);
#endif /* RTC_CR_TSEDGE */

  /* Configure the Time Stamp TSEDGE and Enable bits */
  SET_BIT(RTC->CR, (uint32_t)TimeStampEdge | RTC_CR_TSE);
 800c842:	4b0b      	ldr	r3, [pc, #44]	@ (800c870 <HAL_RTCEx_SetTimeStamp+0x68>)
 800c844:	699a      	ldr	r2, [r3, #24]
 800c846:	68bb      	ldr	r3, [r7, #8]
 800c848:	4313      	orrs	r3, r2
 800c84a:	4a09      	ldr	r2, [pc, #36]	@ (800c870 <HAL_RTCEx_SetTimeStamp+0x68>)
 800c84c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800c850:	6193      	str	r3, [r2, #24]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	2201      	movs	r2, #1
 800c856:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	2200      	movs	r2, #0
 800c85e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800c862:	2300      	movs	r3, #0
}
 800c864:	4618      	mov	r0, r3
 800c866:	3714      	adds	r7, #20
 800c868:	46bd      	mov	sp, r7
 800c86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c86e:	4770      	bx	lr
 800c870:	44007800 	.word	0x44007800

0800c874 <HAL_RTCEx_PrivilegeModeSet>:
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(const RTC_HandleTypeDef *hrtc,
                                             const RTC_PrivilegeStateTypeDef *privilegeState)
{
 800c874:	b480      	push	{r7}
 800c876:	b083      	sub	sp, #12
 800c878:	af00      	add	r7, sp, #0
 800c87a:	6078      	str	r0, [r7, #4]
 800c87c:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCFGR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
 800c87e:	683b      	ldr	r3, [r7, #0]
 800c880:	681a      	ldr	r2, [r3, #0]
 800c882:	683b      	ldr	r3, [r7, #0]
 800c884:	685b      	ldr	r3, [r3, #4]
 800c886:	4910      	ldr	r1, [pc, #64]	@ (800c8c8 <HAL_RTCEx_PrivilegeModeSet+0x54>)
 800c888:	4313      	orrs	r3, r2
 800c88a:	61cb      	str	r3, [r1, #28]

  /* TAMP, Monotonic counter and Backup registers privilege configuration
     Warning : privilegeState->backupRegisterPrivZone is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
               (TrustZone interrupt controller). The bits are not written. */
  WRITE_REG(TAMP->PRIVCFGR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone | \
 800c88c:	683b      	ldr	r3, [r7, #0]
 800c88e:	689a      	ldr	r2, [r3, #8]
 800c890:	683b      	ldr	r3, [r7, #0]
 800c892:	68db      	ldr	r3, [r3, #12]
 800c894:	431a      	orrs	r2, r3
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	699b      	ldr	r3, [r3, #24]
 800c89a:	490c      	ldr	r1, [pc, #48]	@ (800c8cc <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800c89c:	4313      	orrs	r3, r2
 800c89e:	624b      	str	r3, [r1, #36]	@ 0x24
     Warning : This parameter is only writable in secure mode or if trustzone is disabled.
               In non secure mode, a notification is generated through a flag/interrupt in the TZIC
               (TrustZone interrupt controller). The bits are not written.
     Warning : Backup register start zones are shared with secure configuration */
#if defined(TAMP_SECCFGR_BKPWSEC)
  MODIFY_REG(TAMP->SECCFGR,
 800c8a0:	4b0a      	ldr	r3, [pc, #40]	@ (800c8cc <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800c8a2:	6a1b      	ldr	r3, [r3, #32]
 800c8a4:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	6919      	ldr	r1, [r3, #16]
 800c8ac:	683b      	ldr	r3, [r7, #0]
 800c8ae:	695b      	ldr	r3, [r3, #20]
 800c8b0:	041b      	lsls	r3, r3, #16
 800c8b2:	430b      	orrs	r3, r1
 800c8b4:	4905      	ldr	r1, [pc, #20]	@ (800c8cc <HAL_RTCEx_PrivilegeModeSet+0x58>)
 800c8b6:	4313      	orrs	r3, r2
 800c8b8:	620b      	str	r3, [r1, #32]
             (TAMP_SECCFGR_BKPRWSEC | TAMP_SECCFGR_BKPWSEC),
             ((privilegeState->backupRegisterStartZone2 << TAMP_SECCFGR_BKPRWSEC_Pos) | \
              (privilegeState->backupRegisterStartZone3 << TAMP_SECCFGR_BKPWSEC_Pos)));
#endif /* TAMP_SECCFGR_BKPWSEC */

  return HAL_OK;
 800c8ba:	2300      	movs	r3, #0
}
 800c8bc:	4618      	mov	r0, r3
 800c8be:	370c      	adds	r7, #12
 800c8c0:	46bd      	mov	sp, r7
 800c8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8c6:	4770      	bx	lr
 800c8c8:	44007800 	.word	0x44007800
 800c8cc:	44007c00 	.word	0x44007c00

0800c8d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c8d0:	b580      	push	{r7, lr}
 800c8d2:	b082      	sub	sp, #8
 800c8d4:	af00      	add	r7, sp, #0
 800c8d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	2b00      	cmp	r3, #0
 800c8dc:	d101      	bne.n	800c8e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c8de:	2301      	movs	r3, #1
 800c8e0:	e049      	b.n	800c976 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c8e8:	b2db      	uxtb	r3, r3
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d106      	bne.n	800c8fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c8f6:	6878      	ldr	r0, [r7, #4]
 800c8f8:	f7f5 fe10 	bl	800251c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	2202      	movs	r2, #2
 800c900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	681a      	ldr	r2, [r3, #0]
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	3304      	adds	r3, #4
 800c90c:	4619      	mov	r1, r3
 800c90e:	4610      	mov	r0, r2
 800c910:	f000 f9fa 	bl	800cd08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	2201      	movs	r2, #1
 800c918:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	2201      	movs	r2, #1
 800c920:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2201      	movs	r2, #1
 800c928:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2201      	movs	r2, #1
 800c930:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	2201      	movs	r2, #1
 800c938:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	2201      	movs	r2, #1
 800c940:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2201      	movs	r2, #1
 800c948:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2201      	movs	r2, #1
 800c950:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2201      	movs	r2, #1
 800c958:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	2201      	movs	r2, #1
 800c960:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	2201      	movs	r2, #1
 800c968:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2201      	movs	r2, #1
 800c970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800c974:	2300      	movs	r3, #0
}
 800c976:	4618      	mov	r0, r3
 800c978:	3708      	adds	r7, #8
 800c97a:	46bd      	mov	sp, r7
 800c97c:	bd80      	pop	{r7, pc}
	...

0800c980 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800c980:	b480      	push	{r7}
 800c982:	b085      	sub	sp, #20
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c98e:	b2db      	uxtb	r3, r3
 800c990:	2b01      	cmp	r3, #1
 800c992:	d001      	beq.n	800c998 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800c994:	2301      	movs	r3, #1
 800c996:	e074      	b.n	800ca82 <HAL_TIM_Base_Start+0x102>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	2202      	movs	r2, #2
 800c99c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	4a3a      	ldr	r2, [pc, #232]	@ (800ca90 <HAL_TIM_Base_Start+0x110>)
 800c9a6:	4293      	cmp	r3, r2
 800c9a8:	d04a      	beq.n	800ca40 <HAL_TIM_Base_Start+0xc0>
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	4a39      	ldr	r2, [pc, #228]	@ (800ca94 <HAL_TIM_Base_Start+0x114>)
 800c9b0:	4293      	cmp	r3, r2
 800c9b2:	d045      	beq.n	800ca40 <HAL_TIM_Base_Start+0xc0>
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c9bc:	d040      	beq.n	800ca40 <HAL_TIM_Base_Start+0xc0>
 800c9be:	687b      	ldr	r3, [r7, #4]
 800c9c0:	681b      	ldr	r3, [r3, #0]
 800c9c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c9c6:	d03b      	beq.n	800ca40 <HAL_TIM_Base_Start+0xc0>
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	4a32      	ldr	r2, [pc, #200]	@ (800ca98 <HAL_TIM_Base_Start+0x118>)
 800c9ce:	4293      	cmp	r3, r2
 800c9d0:	d036      	beq.n	800ca40 <HAL_TIM_Base_Start+0xc0>
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	4a31      	ldr	r2, [pc, #196]	@ (800ca9c <HAL_TIM_Base_Start+0x11c>)
 800c9d8:	4293      	cmp	r3, r2
 800c9da:	d031      	beq.n	800ca40 <HAL_TIM_Base_Start+0xc0>
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	4a2f      	ldr	r2, [pc, #188]	@ (800caa0 <HAL_TIM_Base_Start+0x120>)
 800c9e2:	4293      	cmp	r3, r2
 800c9e4:	d02c      	beq.n	800ca40 <HAL_TIM_Base_Start+0xc0>
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	4a2e      	ldr	r2, [pc, #184]	@ (800caa4 <HAL_TIM_Base_Start+0x124>)
 800c9ec:	4293      	cmp	r3, r2
 800c9ee:	d027      	beq.n	800ca40 <HAL_TIM_Base_Start+0xc0>
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	4a2c      	ldr	r2, [pc, #176]	@ (800caa8 <HAL_TIM_Base_Start+0x128>)
 800c9f6:	4293      	cmp	r3, r2
 800c9f8:	d022      	beq.n	800ca40 <HAL_TIM_Base_Start+0xc0>
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	4a2b      	ldr	r2, [pc, #172]	@ (800caac <HAL_TIM_Base_Start+0x12c>)
 800ca00:	4293      	cmp	r3, r2
 800ca02:	d01d      	beq.n	800ca40 <HAL_TIM_Base_Start+0xc0>
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	4a29      	ldr	r2, [pc, #164]	@ (800cab0 <HAL_TIM_Base_Start+0x130>)
 800ca0a:	4293      	cmp	r3, r2
 800ca0c:	d018      	beq.n	800ca40 <HAL_TIM_Base_Start+0xc0>
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	4a28      	ldr	r2, [pc, #160]	@ (800cab4 <HAL_TIM_Base_Start+0x134>)
 800ca14:	4293      	cmp	r3, r2
 800ca16:	d013      	beq.n	800ca40 <HAL_TIM_Base_Start+0xc0>
 800ca18:	687b      	ldr	r3, [r7, #4]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	4a26      	ldr	r2, [pc, #152]	@ (800cab8 <HAL_TIM_Base_Start+0x138>)
 800ca1e:	4293      	cmp	r3, r2
 800ca20:	d00e      	beq.n	800ca40 <HAL_TIM_Base_Start+0xc0>
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	4a25      	ldr	r2, [pc, #148]	@ (800cabc <HAL_TIM_Base_Start+0x13c>)
 800ca28:	4293      	cmp	r3, r2
 800ca2a:	d009      	beq.n	800ca40 <HAL_TIM_Base_Start+0xc0>
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	681b      	ldr	r3, [r3, #0]
 800ca30:	4a23      	ldr	r2, [pc, #140]	@ (800cac0 <HAL_TIM_Base_Start+0x140>)
 800ca32:	4293      	cmp	r3, r2
 800ca34:	d004      	beq.n	800ca40 <HAL_TIM_Base_Start+0xc0>
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	4a22      	ldr	r2, [pc, #136]	@ (800cac4 <HAL_TIM_Base_Start+0x144>)
 800ca3c:	4293      	cmp	r3, r2
 800ca3e:	d115      	bne.n	800ca6c <HAL_TIM_Base_Start+0xec>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	689a      	ldr	r2, [r3, #8]
 800ca46:	4b20      	ldr	r3, [pc, #128]	@ (800cac8 <HAL_TIM_Base_Start+0x148>)
 800ca48:	4013      	ands	r3, r2
 800ca4a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ca4c:	68fb      	ldr	r3, [r7, #12]
 800ca4e:	2b06      	cmp	r3, #6
 800ca50:	d015      	beq.n	800ca7e <HAL_TIM_Base_Start+0xfe>
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ca58:	d011      	beq.n	800ca7e <HAL_TIM_Base_Start+0xfe>
    {
      __HAL_TIM_ENABLE(htim);
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	681a      	ldr	r2, [r3, #0]
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	f042 0201 	orr.w	r2, r2, #1
 800ca68:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ca6a:	e008      	b.n	800ca7e <HAL_TIM_Base_Start+0xfe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	681a      	ldr	r2, [r3, #0]
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	f042 0201 	orr.w	r2, r2, #1
 800ca7a:	601a      	str	r2, [r3, #0]
 800ca7c:	e000      	b.n	800ca80 <HAL_TIM_Base_Start+0x100>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ca7e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800ca80:	2300      	movs	r3, #0
}
 800ca82:	4618      	mov	r0, r3
 800ca84:	3714      	adds	r7, #20
 800ca86:	46bd      	mov	sp, r7
 800ca88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8c:	4770      	bx	lr
 800ca8e:	bf00      	nop
 800ca90:	40012c00 	.word	0x40012c00
 800ca94:	50012c00 	.word	0x50012c00
 800ca98:	40000400 	.word	0x40000400
 800ca9c:	50000400 	.word	0x50000400
 800caa0:	40000800 	.word	0x40000800
 800caa4:	50000800 	.word	0x50000800
 800caa8:	40000c00 	.word	0x40000c00
 800caac:	50000c00 	.word	0x50000c00
 800cab0:	40013400 	.word	0x40013400
 800cab4:	50013400 	.word	0x50013400
 800cab8:	40001800 	.word	0x40001800
 800cabc:	50001800 	.word	0x50001800
 800cac0:	40014000 	.word	0x40014000
 800cac4:	50014000 	.word	0x50014000
 800cac8:	00010007 	.word	0x00010007

0800cacc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cacc:	b580      	push	{r7, lr}
 800cace:	b084      	sub	sp, #16
 800cad0:	af00      	add	r7, sp, #0
 800cad2:	6078      	str	r0, [r7, #4]
 800cad4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cad6:	2300      	movs	r3, #0
 800cad8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800cae0:	2b01      	cmp	r3, #1
 800cae2:	d101      	bne.n	800cae8 <HAL_TIM_ConfigClockSource+0x1c>
 800cae4:	2302      	movs	r3, #2
 800cae6:	e0fe      	b.n	800cce6 <HAL_TIM_ConfigClockSource+0x21a>
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	2201      	movs	r2, #1
 800caec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	2202      	movs	r2, #2
 800caf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	689b      	ldr	r3, [r3, #8]
 800cafe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cb00:	68bb      	ldr	r3, [r7, #8]
 800cb02:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800cb06:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800cb0a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cb0c:	68bb      	ldr	r3, [r7, #8]
 800cb0e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cb12:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	681b      	ldr	r3, [r3, #0]
 800cb18:	68ba      	ldr	r2, [r7, #8]
 800cb1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cb1c:	683b      	ldr	r3, [r7, #0]
 800cb1e:	681b      	ldr	r3, [r3, #0]
 800cb20:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cb24:	f000 80c9 	beq.w	800ccba <HAL_TIM_ConfigClockSource+0x1ee>
 800cb28:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800cb2c:	f200 80ce 	bhi.w	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cb30:	4a6f      	ldr	r2, [pc, #444]	@ (800ccf0 <HAL_TIM_ConfigClockSource+0x224>)
 800cb32:	4293      	cmp	r3, r2
 800cb34:	f000 80c1 	beq.w	800ccba <HAL_TIM_ConfigClockSource+0x1ee>
 800cb38:	4a6d      	ldr	r2, [pc, #436]	@ (800ccf0 <HAL_TIM_ConfigClockSource+0x224>)
 800cb3a:	4293      	cmp	r3, r2
 800cb3c:	f200 80c6 	bhi.w	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cb40:	4a6c      	ldr	r2, [pc, #432]	@ (800ccf4 <HAL_TIM_ConfigClockSource+0x228>)
 800cb42:	4293      	cmp	r3, r2
 800cb44:	f000 80b9 	beq.w	800ccba <HAL_TIM_ConfigClockSource+0x1ee>
 800cb48:	4a6a      	ldr	r2, [pc, #424]	@ (800ccf4 <HAL_TIM_ConfigClockSource+0x228>)
 800cb4a:	4293      	cmp	r3, r2
 800cb4c:	f200 80be 	bhi.w	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cb50:	4a69      	ldr	r2, [pc, #420]	@ (800ccf8 <HAL_TIM_ConfigClockSource+0x22c>)
 800cb52:	4293      	cmp	r3, r2
 800cb54:	f000 80b1 	beq.w	800ccba <HAL_TIM_ConfigClockSource+0x1ee>
 800cb58:	4a67      	ldr	r2, [pc, #412]	@ (800ccf8 <HAL_TIM_ConfigClockSource+0x22c>)
 800cb5a:	4293      	cmp	r3, r2
 800cb5c:	f200 80b6 	bhi.w	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cb60:	4a66      	ldr	r2, [pc, #408]	@ (800ccfc <HAL_TIM_ConfigClockSource+0x230>)
 800cb62:	4293      	cmp	r3, r2
 800cb64:	f000 80a9 	beq.w	800ccba <HAL_TIM_ConfigClockSource+0x1ee>
 800cb68:	4a64      	ldr	r2, [pc, #400]	@ (800ccfc <HAL_TIM_ConfigClockSource+0x230>)
 800cb6a:	4293      	cmp	r3, r2
 800cb6c:	f200 80ae 	bhi.w	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cb70:	4a63      	ldr	r2, [pc, #396]	@ (800cd00 <HAL_TIM_ConfigClockSource+0x234>)
 800cb72:	4293      	cmp	r3, r2
 800cb74:	f000 80a1 	beq.w	800ccba <HAL_TIM_ConfigClockSource+0x1ee>
 800cb78:	4a61      	ldr	r2, [pc, #388]	@ (800cd00 <HAL_TIM_ConfigClockSource+0x234>)
 800cb7a:	4293      	cmp	r3, r2
 800cb7c:	f200 80a6 	bhi.w	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cb80:	4a60      	ldr	r2, [pc, #384]	@ (800cd04 <HAL_TIM_ConfigClockSource+0x238>)
 800cb82:	4293      	cmp	r3, r2
 800cb84:	f000 8099 	beq.w	800ccba <HAL_TIM_ConfigClockSource+0x1ee>
 800cb88:	4a5e      	ldr	r2, [pc, #376]	@ (800cd04 <HAL_TIM_ConfigClockSource+0x238>)
 800cb8a:	4293      	cmp	r3, r2
 800cb8c:	f200 809e 	bhi.w	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cb90:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800cb94:	f000 8091 	beq.w	800ccba <HAL_TIM_ConfigClockSource+0x1ee>
 800cb98:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800cb9c:	f200 8096 	bhi.w	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cba0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cba4:	f000 8089 	beq.w	800ccba <HAL_TIM_ConfigClockSource+0x1ee>
 800cba8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800cbac:	f200 808e 	bhi.w	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cbb0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cbb4:	d03e      	beq.n	800cc34 <HAL_TIM_ConfigClockSource+0x168>
 800cbb6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cbba:	f200 8087 	bhi.w	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cbbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cbc2:	f000 8086 	beq.w	800ccd2 <HAL_TIM_ConfigClockSource+0x206>
 800cbc6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cbca:	d87f      	bhi.n	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cbcc:	2b70      	cmp	r3, #112	@ 0x70
 800cbce:	d01a      	beq.n	800cc06 <HAL_TIM_ConfigClockSource+0x13a>
 800cbd0:	2b70      	cmp	r3, #112	@ 0x70
 800cbd2:	d87b      	bhi.n	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cbd4:	2b60      	cmp	r3, #96	@ 0x60
 800cbd6:	d050      	beq.n	800cc7a <HAL_TIM_ConfigClockSource+0x1ae>
 800cbd8:	2b60      	cmp	r3, #96	@ 0x60
 800cbda:	d877      	bhi.n	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cbdc:	2b50      	cmp	r3, #80	@ 0x50
 800cbde:	d03c      	beq.n	800cc5a <HAL_TIM_ConfigClockSource+0x18e>
 800cbe0:	2b50      	cmp	r3, #80	@ 0x50
 800cbe2:	d873      	bhi.n	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cbe4:	2b40      	cmp	r3, #64	@ 0x40
 800cbe6:	d058      	beq.n	800cc9a <HAL_TIM_ConfigClockSource+0x1ce>
 800cbe8:	2b40      	cmp	r3, #64	@ 0x40
 800cbea:	d86f      	bhi.n	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cbec:	2b30      	cmp	r3, #48	@ 0x30
 800cbee:	d064      	beq.n	800ccba <HAL_TIM_ConfigClockSource+0x1ee>
 800cbf0:	2b30      	cmp	r3, #48	@ 0x30
 800cbf2:	d86b      	bhi.n	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cbf4:	2b20      	cmp	r3, #32
 800cbf6:	d060      	beq.n	800ccba <HAL_TIM_ConfigClockSource+0x1ee>
 800cbf8:	2b20      	cmp	r3, #32
 800cbfa:	d867      	bhi.n	800cccc <HAL_TIM_ConfigClockSource+0x200>
 800cbfc:	2b00      	cmp	r3, #0
 800cbfe:	d05c      	beq.n	800ccba <HAL_TIM_ConfigClockSource+0x1ee>
 800cc00:	2b10      	cmp	r3, #16
 800cc02:	d05a      	beq.n	800ccba <HAL_TIM_ConfigClockSource+0x1ee>
 800cc04:	e062      	b.n	800cccc <HAL_TIM_ConfigClockSource+0x200>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cc0e:	683b      	ldr	r3, [r7, #0]
 800cc10:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cc12:	683b      	ldr	r3, [r7, #0]
 800cc14:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cc16:	f000 fa1d 	bl	800d054 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	689b      	ldr	r3, [r3, #8]
 800cc20:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cc22:	68bb      	ldr	r3, [r7, #8]
 800cc24:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800cc28:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	68ba      	ldr	r2, [r7, #8]
 800cc30:	609a      	str	r2, [r3, #8]
      break;
 800cc32:	e04f      	b.n	800ccd4 <HAL_TIM_ConfigClockSource+0x208>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cc38:	683b      	ldr	r3, [r7, #0]
 800cc3a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cc3c:	683b      	ldr	r3, [r7, #0]
 800cc3e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cc40:	683b      	ldr	r3, [r7, #0]
 800cc42:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cc44:	f000 fa06 	bl	800d054 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	689a      	ldr	r2, [r3, #8]
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	681b      	ldr	r3, [r3, #0]
 800cc52:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cc56:	609a      	str	r2, [r3, #8]
      break;
 800cc58:	e03c      	b.n	800ccd4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cc5e:	683b      	ldr	r3, [r7, #0]
 800cc60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cc62:	683b      	ldr	r3, [r7, #0]
 800cc64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cc66:	461a      	mov	r2, r3
 800cc68:	f000 f978 	bl	800cf5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	2150      	movs	r1, #80	@ 0x50
 800cc72:	4618      	mov	r0, r3
 800cc74:	f000 f9d1 	bl	800d01a <TIM_ITRx_SetConfig>
      break;
 800cc78:	e02c      	b.n	800ccd4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cc7e:	683b      	ldr	r3, [r7, #0]
 800cc80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cc82:	683b      	ldr	r3, [r7, #0]
 800cc84:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cc86:	461a      	mov	r2, r3
 800cc88:	f000 f997 	bl	800cfba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	681b      	ldr	r3, [r3, #0]
 800cc90:	2160      	movs	r1, #96	@ 0x60
 800cc92:	4618      	mov	r0, r3
 800cc94:	f000 f9c1 	bl	800d01a <TIM_ITRx_SetConfig>
      break;
 800cc98:	e01c      	b.n	800ccd4 <HAL_TIM_ConfigClockSource+0x208>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cc9e:	683b      	ldr	r3, [r7, #0]
 800cca0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cca2:	683b      	ldr	r3, [r7, #0]
 800cca4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cca6:	461a      	mov	r2, r3
 800cca8:	f000 f958 	bl	800cf5c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	2140      	movs	r1, #64	@ 0x40
 800ccb2:	4618      	mov	r0, r3
 800ccb4:	f000 f9b1 	bl	800d01a <TIM_ITRx_SetConfig>
      break;
 800ccb8:	e00c      	b.n	800ccd4 <HAL_TIM_ConfigClockSource+0x208>
    case TIM_CLOCKSOURCE_ITR12:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	681a      	ldr	r2, [r3, #0]
 800ccbe:	683b      	ldr	r3, [r7, #0]
 800ccc0:	681b      	ldr	r3, [r3, #0]
 800ccc2:	4619      	mov	r1, r3
 800ccc4:	4610      	mov	r0, r2
 800ccc6:	f000 f9a8 	bl	800d01a <TIM_ITRx_SetConfig>
      break;
 800ccca:	e003      	b.n	800ccd4 <HAL_TIM_ConfigClockSource+0x208>
    }

    default:
      status = HAL_ERROR;
 800cccc:	2301      	movs	r3, #1
 800ccce:	73fb      	strb	r3, [r7, #15]
      break;
 800ccd0:	e000      	b.n	800ccd4 <HAL_TIM_ConfigClockSource+0x208>
      break;
 800ccd2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	2201      	movs	r2, #1
 800ccd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	2200      	movs	r2, #0
 800cce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cce4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cce6:	4618      	mov	r0, r3
 800cce8:	3710      	adds	r7, #16
 800ccea:	46bd      	mov	sp, r7
 800ccec:	bd80      	pop	{r7, pc}
 800ccee:	bf00      	nop
 800ccf0:	00100070 	.word	0x00100070
 800ccf4:	00100060 	.word	0x00100060
 800ccf8:	00100050 	.word	0x00100050
 800ccfc:	00100040 	.word	0x00100040
 800cd00:	00100030 	.word	0x00100030
 800cd04:	00100020 	.word	0x00100020

0800cd08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800cd08:	b480      	push	{r7}
 800cd0a:	b085      	sub	sp, #20
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
 800cd10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	4a7a      	ldr	r2, [pc, #488]	@ (800cf04 <TIM_Base_SetConfig+0x1fc>)
 800cd1c:	4293      	cmp	r3, r2
 800cd1e:	d02b      	beq.n	800cd78 <TIM_Base_SetConfig+0x70>
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	4a79      	ldr	r2, [pc, #484]	@ (800cf08 <TIM_Base_SetConfig+0x200>)
 800cd24:	4293      	cmp	r3, r2
 800cd26:	d027      	beq.n	800cd78 <TIM_Base_SetConfig+0x70>
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd2e:	d023      	beq.n	800cd78 <TIM_Base_SetConfig+0x70>
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cd36:	d01f      	beq.n	800cd78 <TIM_Base_SetConfig+0x70>
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	4a74      	ldr	r2, [pc, #464]	@ (800cf0c <TIM_Base_SetConfig+0x204>)
 800cd3c:	4293      	cmp	r3, r2
 800cd3e:	d01b      	beq.n	800cd78 <TIM_Base_SetConfig+0x70>
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	4a73      	ldr	r2, [pc, #460]	@ (800cf10 <TIM_Base_SetConfig+0x208>)
 800cd44:	4293      	cmp	r3, r2
 800cd46:	d017      	beq.n	800cd78 <TIM_Base_SetConfig+0x70>
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	4a72      	ldr	r2, [pc, #456]	@ (800cf14 <TIM_Base_SetConfig+0x20c>)
 800cd4c:	4293      	cmp	r3, r2
 800cd4e:	d013      	beq.n	800cd78 <TIM_Base_SetConfig+0x70>
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	4a71      	ldr	r2, [pc, #452]	@ (800cf18 <TIM_Base_SetConfig+0x210>)
 800cd54:	4293      	cmp	r3, r2
 800cd56:	d00f      	beq.n	800cd78 <TIM_Base_SetConfig+0x70>
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	4a70      	ldr	r2, [pc, #448]	@ (800cf1c <TIM_Base_SetConfig+0x214>)
 800cd5c:	4293      	cmp	r3, r2
 800cd5e:	d00b      	beq.n	800cd78 <TIM_Base_SetConfig+0x70>
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	4a6f      	ldr	r2, [pc, #444]	@ (800cf20 <TIM_Base_SetConfig+0x218>)
 800cd64:	4293      	cmp	r3, r2
 800cd66:	d007      	beq.n	800cd78 <TIM_Base_SetConfig+0x70>
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	4a6e      	ldr	r2, [pc, #440]	@ (800cf24 <TIM_Base_SetConfig+0x21c>)
 800cd6c:	4293      	cmp	r3, r2
 800cd6e:	d003      	beq.n	800cd78 <TIM_Base_SetConfig+0x70>
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	4a6d      	ldr	r2, [pc, #436]	@ (800cf28 <TIM_Base_SetConfig+0x220>)
 800cd74:	4293      	cmp	r3, r2
 800cd76:	d108      	bne.n	800cd8a <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	685b      	ldr	r3, [r3, #4]
 800cd84:	68fa      	ldr	r2, [r7, #12]
 800cd86:	4313      	orrs	r3, r2
 800cd88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	4a5d      	ldr	r2, [pc, #372]	@ (800cf04 <TIM_Base_SetConfig+0x1fc>)
 800cd8e:	4293      	cmp	r3, r2
 800cd90:	d05b      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	4a5c      	ldr	r2, [pc, #368]	@ (800cf08 <TIM_Base_SetConfig+0x200>)
 800cd96:	4293      	cmp	r3, r2
 800cd98:	d057      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cda0:	d053      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800cda8:	d04f      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	4a57      	ldr	r2, [pc, #348]	@ (800cf0c <TIM_Base_SetConfig+0x204>)
 800cdae:	4293      	cmp	r3, r2
 800cdb0:	d04b      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	4a56      	ldr	r2, [pc, #344]	@ (800cf10 <TIM_Base_SetConfig+0x208>)
 800cdb6:	4293      	cmp	r3, r2
 800cdb8:	d047      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	4a55      	ldr	r2, [pc, #340]	@ (800cf14 <TIM_Base_SetConfig+0x20c>)
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	d043      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	4a54      	ldr	r2, [pc, #336]	@ (800cf18 <TIM_Base_SetConfig+0x210>)
 800cdc6:	4293      	cmp	r3, r2
 800cdc8:	d03f      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800cdca:	687b      	ldr	r3, [r7, #4]
 800cdcc:	4a53      	ldr	r2, [pc, #332]	@ (800cf1c <TIM_Base_SetConfig+0x214>)
 800cdce:	4293      	cmp	r3, r2
 800cdd0:	d03b      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	4a52      	ldr	r2, [pc, #328]	@ (800cf20 <TIM_Base_SetConfig+0x218>)
 800cdd6:	4293      	cmp	r3, r2
 800cdd8:	d037      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	4a51      	ldr	r2, [pc, #324]	@ (800cf24 <TIM_Base_SetConfig+0x21c>)
 800cdde:	4293      	cmp	r3, r2
 800cde0:	d033      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	4a50      	ldr	r2, [pc, #320]	@ (800cf28 <TIM_Base_SetConfig+0x220>)
 800cde6:	4293      	cmp	r3, r2
 800cde8:	d02f      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800cdea:	687b      	ldr	r3, [r7, #4]
 800cdec:	4a4f      	ldr	r2, [pc, #316]	@ (800cf2c <TIM_Base_SetConfig+0x224>)
 800cdee:	4293      	cmp	r3, r2
 800cdf0:	d02b      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	4a4e      	ldr	r2, [pc, #312]	@ (800cf30 <TIM_Base_SetConfig+0x228>)
 800cdf6:	4293      	cmp	r3, r2
 800cdf8:	d027      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	4a4d      	ldr	r2, [pc, #308]	@ (800cf34 <TIM_Base_SetConfig+0x22c>)
 800cdfe:	4293      	cmp	r3, r2
 800ce00:	d023      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	4a4c      	ldr	r2, [pc, #304]	@ (800cf38 <TIM_Base_SetConfig+0x230>)
 800ce06:	4293      	cmp	r3, r2
 800ce08:	d01f      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	4a4b      	ldr	r2, [pc, #300]	@ (800cf3c <TIM_Base_SetConfig+0x234>)
 800ce0e:	4293      	cmp	r3, r2
 800ce10:	d01b      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800ce12:	687b      	ldr	r3, [r7, #4]
 800ce14:	4a4a      	ldr	r2, [pc, #296]	@ (800cf40 <TIM_Base_SetConfig+0x238>)
 800ce16:	4293      	cmp	r3, r2
 800ce18:	d017      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	4a49      	ldr	r2, [pc, #292]	@ (800cf44 <TIM_Base_SetConfig+0x23c>)
 800ce1e:	4293      	cmp	r3, r2
 800ce20:	d013      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	4a48      	ldr	r2, [pc, #288]	@ (800cf48 <TIM_Base_SetConfig+0x240>)
 800ce26:	4293      	cmp	r3, r2
 800ce28:	d00f      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	4a47      	ldr	r2, [pc, #284]	@ (800cf4c <TIM_Base_SetConfig+0x244>)
 800ce2e:	4293      	cmp	r3, r2
 800ce30:	d00b      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	4a46      	ldr	r2, [pc, #280]	@ (800cf50 <TIM_Base_SetConfig+0x248>)
 800ce36:	4293      	cmp	r3, r2
 800ce38:	d007      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	4a45      	ldr	r2, [pc, #276]	@ (800cf54 <TIM_Base_SetConfig+0x24c>)
 800ce3e:	4293      	cmp	r3, r2
 800ce40:	d003      	beq.n	800ce4a <TIM_Base_SetConfig+0x142>
 800ce42:	687b      	ldr	r3, [r7, #4]
 800ce44:	4a44      	ldr	r2, [pc, #272]	@ (800cf58 <TIM_Base_SetConfig+0x250>)
 800ce46:	4293      	cmp	r3, r2
 800ce48:	d108      	bne.n	800ce5c <TIM_Base_SetConfig+0x154>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ce50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ce52:	683b      	ldr	r3, [r7, #0]
 800ce54:	68db      	ldr	r3, [r3, #12]
 800ce56:	68fa      	ldr	r2, [r7, #12]
 800ce58:	4313      	orrs	r3, r2
 800ce5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ce62:	683b      	ldr	r3, [r7, #0]
 800ce64:	695b      	ldr	r3, [r3, #20]
 800ce66:	4313      	orrs	r3, r2
 800ce68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	68fa      	ldr	r2, [r7, #12]
 800ce6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ce70:	683b      	ldr	r3, [r7, #0]
 800ce72:	689a      	ldr	r2, [r3, #8]
 800ce74:	687b      	ldr	r3, [r7, #4]
 800ce76:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ce78:	683b      	ldr	r3, [r7, #0]
 800ce7a:	681a      	ldr	r2, [r3, #0]
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	4a20      	ldr	r2, [pc, #128]	@ (800cf04 <TIM_Base_SetConfig+0x1fc>)
 800ce84:	4293      	cmp	r3, r2
 800ce86:	d023      	beq.n	800ced0 <TIM_Base_SetConfig+0x1c8>
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	4a1f      	ldr	r2, [pc, #124]	@ (800cf08 <TIM_Base_SetConfig+0x200>)
 800ce8c:	4293      	cmp	r3, r2
 800ce8e:	d01f      	beq.n	800ced0 <TIM_Base_SetConfig+0x1c8>
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	4a24      	ldr	r2, [pc, #144]	@ (800cf24 <TIM_Base_SetConfig+0x21c>)
 800ce94:	4293      	cmp	r3, r2
 800ce96:	d01b      	beq.n	800ced0 <TIM_Base_SetConfig+0x1c8>
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	4a23      	ldr	r2, [pc, #140]	@ (800cf28 <TIM_Base_SetConfig+0x220>)
 800ce9c:	4293      	cmp	r3, r2
 800ce9e:	d017      	beq.n	800ced0 <TIM_Base_SetConfig+0x1c8>
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	4a28      	ldr	r2, [pc, #160]	@ (800cf44 <TIM_Base_SetConfig+0x23c>)
 800cea4:	4293      	cmp	r3, r2
 800cea6:	d013      	beq.n	800ced0 <TIM_Base_SetConfig+0x1c8>
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	4a27      	ldr	r2, [pc, #156]	@ (800cf48 <TIM_Base_SetConfig+0x240>)
 800ceac:	4293      	cmp	r3, r2
 800ceae:	d00f      	beq.n	800ced0 <TIM_Base_SetConfig+0x1c8>
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	4a26      	ldr	r2, [pc, #152]	@ (800cf4c <TIM_Base_SetConfig+0x244>)
 800ceb4:	4293      	cmp	r3, r2
 800ceb6:	d00b      	beq.n	800ced0 <TIM_Base_SetConfig+0x1c8>
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	4a25      	ldr	r2, [pc, #148]	@ (800cf50 <TIM_Base_SetConfig+0x248>)
 800cebc:	4293      	cmp	r3, r2
 800cebe:	d007      	beq.n	800ced0 <TIM_Base_SetConfig+0x1c8>
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	4a24      	ldr	r2, [pc, #144]	@ (800cf54 <TIM_Base_SetConfig+0x24c>)
 800cec4:	4293      	cmp	r3, r2
 800cec6:	d003      	beq.n	800ced0 <TIM_Base_SetConfig+0x1c8>
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	4a23      	ldr	r2, [pc, #140]	@ (800cf58 <TIM_Base_SetConfig+0x250>)
 800cecc:	4293      	cmp	r3, r2
 800cece:	d103      	bne.n	800ced8 <TIM_Base_SetConfig+0x1d0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ced0:	683b      	ldr	r3, [r7, #0]
 800ced2:	691a      	ldr	r2, [r3, #16]
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	2201      	movs	r2, #1
 800cedc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800cede:	687b      	ldr	r3, [r7, #4]
 800cee0:	691b      	ldr	r3, [r3, #16]
 800cee2:	f003 0301 	and.w	r3, r3, #1
 800cee6:	2b01      	cmp	r3, #1
 800cee8:	d105      	bne.n	800cef6 <TIM_Base_SetConfig+0x1ee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ceea:	687b      	ldr	r3, [r7, #4]
 800ceec:	691b      	ldr	r3, [r3, #16]
 800ceee:	f023 0201 	bic.w	r2, r3, #1
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	611a      	str	r2, [r3, #16]
  }
}
 800cef6:	bf00      	nop
 800cef8:	3714      	adds	r7, #20
 800cefa:	46bd      	mov	sp, r7
 800cefc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf00:	4770      	bx	lr
 800cf02:	bf00      	nop
 800cf04:	40012c00 	.word	0x40012c00
 800cf08:	50012c00 	.word	0x50012c00
 800cf0c:	40000400 	.word	0x40000400
 800cf10:	50000400 	.word	0x50000400
 800cf14:	40000800 	.word	0x40000800
 800cf18:	50000800 	.word	0x50000800
 800cf1c:	40000c00 	.word	0x40000c00
 800cf20:	50000c00 	.word	0x50000c00
 800cf24:	40013400 	.word	0x40013400
 800cf28:	50013400 	.word	0x50013400
 800cf2c:	40001800 	.word	0x40001800
 800cf30:	50001800 	.word	0x50001800
 800cf34:	40001c00 	.word	0x40001c00
 800cf38:	50001c00 	.word	0x50001c00
 800cf3c:	40002000 	.word	0x40002000
 800cf40:	50002000 	.word	0x50002000
 800cf44:	40014000 	.word	0x40014000
 800cf48:	50014000 	.word	0x50014000
 800cf4c:	40014400 	.word	0x40014400
 800cf50:	50014400 	.word	0x50014400
 800cf54:	40014800 	.word	0x40014800
 800cf58:	50014800 	.word	0x50014800

0800cf5c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cf5c:	b480      	push	{r7}
 800cf5e:	b087      	sub	sp, #28
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	60f8      	str	r0, [r7, #12]
 800cf64:	60b9      	str	r1, [r7, #8]
 800cf66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cf68:	68fb      	ldr	r3, [r7, #12]
 800cf6a:	6a1b      	ldr	r3, [r3, #32]
 800cf6c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	6a1b      	ldr	r3, [r3, #32]
 800cf72:	f023 0201 	bic.w	r2, r3, #1
 800cf76:	68fb      	ldr	r3, [r7, #12]
 800cf78:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cf7a:	68fb      	ldr	r3, [r7, #12]
 800cf7c:	699b      	ldr	r3, [r3, #24]
 800cf7e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cf80:	693b      	ldr	r3, [r7, #16]
 800cf82:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800cf86:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	011b      	lsls	r3, r3, #4
 800cf8c:	693a      	ldr	r2, [r7, #16]
 800cf8e:	4313      	orrs	r3, r2
 800cf90:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cf92:	697b      	ldr	r3, [r7, #20]
 800cf94:	f023 030a 	bic.w	r3, r3, #10
 800cf98:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cf9a:	697a      	ldr	r2, [r7, #20]
 800cf9c:	68bb      	ldr	r3, [r7, #8]
 800cf9e:	4313      	orrs	r3, r2
 800cfa0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cfa2:	68fb      	ldr	r3, [r7, #12]
 800cfa4:	693a      	ldr	r2, [r7, #16]
 800cfa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cfa8:	68fb      	ldr	r3, [r7, #12]
 800cfaa:	697a      	ldr	r2, [r7, #20]
 800cfac:	621a      	str	r2, [r3, #32]
}
 800cfae:	bf00      	nop
 800cfb0:	371c      	adds	r7, #28
 800cfb2:	46bd      	mov	sp, r7
 800cfb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfb8:	4770      	bx	lr

0800cfba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cfba:	b480      	push	{r7}
 800cfbc:	b087      	sub	sp, #28
 800cfbe:	af00      	add	r7, sp, #0
 800cfc0:	60f8      	str	r0, [r7, #12]
 800cfc2:	60b9      	str	r1, [r7, #8]
 800cfc4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800cfc6:	68fb      	ldr	r3, [r7, #12]
 800cfc8:	6a1b      	ldr	r3, [r3, #32]
 800cfca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cfcc:	68fb      	ldr	r3, [r7, #12]
 800cfce:	6a1b      	ldr	r3, [r3, #32]
 800cfd0:	f023 0210 	bic.w	r2, r3, #16
 800cfd4:	68fb      	ldr	r3, [r7, #12]
 800cfd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	699b      	ldr	r3, [r3, #24]
 800cfdc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cfde:	693b      	ldr	r3, [r7, #16]
 800cfe0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800cfe4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	031b      	lsls	r3, r3, #12
 800cfea:	693a      	ldr	r2, [r7, #16]
 800cfec:	4313      	orrs	r3, r2
 800cfee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cff0:	697b      	ldr	r3, [r7, #20]
 800cff2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800cff6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cff8:	68bb      	ldr	r3, [r7, #8]
 800cffa:	011b      	lsls	r3, r3, #4
 800cffc:	697a      	ldr	r2, [r7, #20]
 800cffe:	4313      	orrs	r3, r2
 800d000:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	693a      	ldr	r2, [r7, #16]
 800d006:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	697a      	ldr	r2, [r7, #20]
 800d00c:	621a      	str	r2, [r3, #32]
}
 800d00e:	bf00      	nop
 800d010:	371c      	adds	r7, #28
 800d012:	46bd      	mov	sp, r7
 800d014:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d018:	4770      	bx	lr

0800d01a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d01a:	b480      	push	{r7}
 800d01c:	b085      	sub	sp, #20
 800d01e:	af00      	add	r7, sp, #0
 800d020:	6078      	str	r0, [r7, #4]
 800d022:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	689b      	ldr	r3, [r3, #8]
 800d028:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d030:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d034:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d036:	683a      	ldr	r2, [r7, #0]
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	4313      	orrs	r3, r2
 800d03c:	f043 0307 	orr.w	r3, r3, #7
 800d040:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	68fa      	ldr	r2, [r7, #12]
 800d046:	609a      	str	r2, [r3, #8]
}
 800d048:	bf00      	nop
 800d04a:	3714      	adds	r7, #20
 800d04c:	46bd      	mov	sp, r7
 800d04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d052:	4770      	bx	lr

0800d054 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d054:	b480      	push	{r7}
 800d056:	b087      	sub	sp, #28
 800d058:	af00      	add	r7, sp, #0
 800d05a:	60f8      	str	r0, [r7, #12]
 800d05c:	60b9      	str	r1, [r7, #8]
 800d05e:	607a      	str	r2, [r7, #4]
 800d060:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	689b      	ldr	r3, [r3, #8]
 800d066:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d068:	697b      	ldr	r3, [r7, #20]
 800d06a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d06e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d070:	683b      	ldr	r3, [r7, #0]
 800d072:	021a      	lsls	r2, r3, #8
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	431a      	orrs	r2, r3
 800d078:	68bb      	ldr	r3, [r7, #8]
 800d07a:	4313      	orrs	r3, r2
 800d07c:	697a      	ldr	r2, [r7, #20]
 800d07e:	4313      	orrs	r3, r2
 800d080:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	697a      	ldr	r2, [r7, #20]
 800d086:	609a      	str	r2, [r3, #8]
}
 800d088:	bf00      	nop
 800d08a:	371c      	adds	r7, #28
 800d08c:	46bd      	mov	sp, r7
 800d08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d092:	4770      	bx	lr

0800d094 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d094:	b480      	push	{r7}
 800d096:	b085      	sub	sp, #20
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
 800d09c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d0a4:	2b01      	cmp	r3, #1
 800d0a6:	d101      	bne.n	800d0ac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d0a8:	2302      	movs	r3, #2
 800d0aa:	e0a1      	b.n	800d1f0 <HAL_TIMEx_MasterConfigSynchronization+0x15c>
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2201      	movs	r2, #1
 800d0b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	2202      	movs	r2, #2
 800d0b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	685b      	ldr	r3, [r3, #4]
 800d0c2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	681b      	ldr	r3, [r3, #0]
 800d0c8:	689b      	ldr	r3, [r3, #8]
 800d0ca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	4a4a      	ldr	r2, [pc, #296]	@ (800d1fc <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800d0d2:	4293      	cmp	r3, r2
 800d0d4:	d00e      	beq.n	800d0f4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	4a49      	ldr	r2, [pc, #292]	@ (800d200 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800d0dc:	4293      	cmp	r3, r2
 800d0de:	d009      	beq.n	800d0f4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800d0e0:	687b      	ldr	r3, [r7, #4]
 800d0e2:	681b      	ldr	r3, [r3, #0]
 800d0e4:	4a47      	ldr	r2, [pc, #284]	@ (800d204 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800d0e6:	4293      	cmp	r3, r2
 800d0e8:	d004      	beq.n	800d0f4 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	4a46      	ldr	r2, [pc, #280]	@ (800d208 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800d0f0:	4293      	cmp	r3, r2
 800d0f2:	d108      	bne.n	800d106 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d0f4:	68fb      	ldr	r3, [r7, #12]
 800d0f6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d0fa:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d0fc:	683b      	ldr	r3, [r7, #0]
 800d0fe:	685b      	ldr	r3, [r3, #4]
 800d100:	68fa      	ldr	r2, [r7, #12]
 800d102:	4313      	orrs	r3, r2
 800d104:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800d10c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d110:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d112:	683b      	ldr	r3, [r7, #0]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	68fa      	ldr	r2, [r7, #12]
 800d118:	4313      	orrs	r3, r2
 800d11a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	68fa      	ldr	r2, [r7, #12]
 800d122:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	4a34      	ldr	r2, [pc, #208]	@ (800d1fc <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800d12a:	4293      	cmp	r3, r2
 800d12c:	d04a      	beq.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	4a33      	ldr	r2, [pc, #204]	@ (800d200 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 800d134:	4293      	cmp	r3, r2
 800d136:	d045      	beq.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	681b      	ldr	r3, [r3, #0]
 800d13c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d140:	d040      	beq.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d14a:	d03b      	beq.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	4a2e      	ldr	r2, [pc, #184]	@ (800d20c <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 800d152:	4293      	cmp	r3, r2
 800d154:	d036      	beq.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	4a2d      	ldr	r2, [pc, #180]	@ (800d210 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 800d15c:	4293      	cmp	r3, r2
 800d15e:	d031      	beq.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	681b      	ldr	r3, [r3, #0]
 800d164:	4a2b      	ldr	r2, [pc, #172]	@ (800d214 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 800d166:	4293      	cmp	r3, r2
 800d168:	d02c      	beq.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	4a2a      	ldr	r2, [pc, #168]	@ (800d218 <HAL_TIMEx_MasterConfigSynchronization+0x184>)
 800d170:	4293      	cmp	r3, r2
 800d172:	d027      	beq.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	681b      	ldr	r3, [r3, #0]
 800d178:	4a28      	ldr	r2, [pc, #160]	@ (800d21c <HAL_TIMEx_MasterConfigSynchronization+0x188>)
 800d17a:	4293      	cmp	r3, r2
 800d17c:	d022      	beq.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	4a27      	ldr	r2, [pc, #156]	@ (800d220 <HAL_TIMEx_MasterConfigSynchronization+0x18c>)
 800d184:	4293      	cmp	r3, r2
 800d186:	d01d      	beq.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	4a1d      	ldr	r2, [pc, #116]	@ (800d204 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 800d18e:	4293      	cmp	r3, r2
 800d190:	d018      	beq.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	681b      	ldr	r3, [r3, #0]
 800d196:	4a1c      	ldr	r2, [pc, #112]	@ (800d208 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 800d198:	4293      	cmp	r3, r2
 800d19a:	d013      	beq.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	4a20      	ldr	r2, [pc, #128]	@ (800d224 <HAL_TIMEx_MasterConfigSynchronization+0x190>)
 800d1a2:	4293      	cmp	r3, r2
 800d1a4:	d00e      	beq.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	4a1f      	ldr	r2, [pc, #124]	@ (800d228 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800d1ac:	4293      	cmp	r3, r2
 800d1ae:	d009      	beq.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	681b      	ldr	r3, [r3, #0]
 800d1b4:	4a1d      	ldr	r2, [pc, #116]	@ (800d22c <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800d1b6:	4293      	cmp	r3, r2
 800d1b8:	d004      	beq.n	800d1c4 <HAL_TIMEx_MasterConfigSynchronization+0x130>
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	4a1c      	ldr	r2, [pc, #112]	@ (800d230 <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800d1c0:	4293      	cmp	r3, r2
 800d1c2:	d10c      	bne.n	800d1de <HAL_TIMEx_MasterConfigSynchronization+0x14a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d1c4:	68bb      	ldr	r3, [r7, #8]
 800d1c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d1ca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	689b      	ldr	r3, [r3, #8]
 800d1d0:	68ba      	ldr	r2, [r7, #8]
 800d1d2:	4313      	orrs	r3, r2
 800d1d4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	68ba      	ldr	r2, [r7, #8]
 800d1dc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	2201      	movs	r2, #1
 800d1e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	2200      	movs	r2, #0
 800d1ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d1ee:	2300      	movs	r3, #0
}
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	3714      	adds	r7, #20
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1fa:	4770      	bx	lr
 800d1fc:	40012c00 	.word	0x40012c00
 800d200:	50012c00 	.word	0x50012c00
 800d204:	40013400 	.word	0x40013400
 800d208:	50013400 	.word	0x50013400
 800d20c:	40000400 	.word	0x40000400
 800d210:	50000400 	.word	0x50000400
 800d214:	40000800 	.word	0x40000800
 800d218:	50000800 	.word	0x50000800
 800d21c:	40000c00 	.word	0x40000c00
 800d220:	50000c00 	.word	0x50000c00
 800d224:	40001800 	.word	0x40001800
 800d228:	50001800 	.word	0x50001800
 800d22c:	40014000 	.word	0x40014000
 800d230:	50014000 	.word	0x50014000

0800d234 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b082      	sub	sp, #8
 800d238:	af00      	add	r7, sp, #0
 800d23a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d101      	bne.n	800d246 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d242:	2301      	movs	r3, #1
 800d244:	e042      	b.n	800d2cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d24c:	2b00      	cmp	r3, #0
 800d24e:	d106      	bne.n	800d25e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	2200      	movs	r2, #0
 800d254:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d258:	6878      	ldr	r0, [r7, #4]
 800d25a:	f7f5 f97f 	bl	800255c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	2224      	movs	r2, #36	@ 0x24
 800d262:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	681a      	ldr	r2, [r3, #0]
 800d26c:	687b      	ldr	r3, [r7, #4]
 800d26e:	681b      	ldr	r3, [r3, #0]
 800d270:	f022 0201 	bic.w	r2, r2, #1
 800d274:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d002      	beq.n	800d284 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d27e:	6878      	ldr	r0, [r7, #4]
 800d280:	f000 fe24 	bl	800decc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d284:	6878      	ldr	r0, [r7, #4]
 800d286:	f000 fc33 	bl	800daf0 <UART_SetConfig>
 800d28a:	4603      	mov	r3, r0
 800d28c:	2b01      	cmp	r3, #1
 800d28e:	d101      	bne.n	800d294 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d290:	2301      	movs	r3, #1
 800d292:	e01b      	b.n	800d2cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	681b      	ldr	r3, [r3, #0]
 800d298:	685a      	ldr	r2, [r3, #4]
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	681b      	ldr	r3, [r3, #0]
 800d29e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d2a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	689a      	ldr	r2, [r3, #8]
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d2b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	681b      	ldr	r3, [r3, #0]
 800d2b8:	681a      	ldr	r2, [r3, #0]
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	681b      	ldr	r3, [r3, #0]
 800d2be:	f042 0201 	orr.w	r2, r2, #1
 800d2c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d2c4:	6878      	ldr	r0, [r7, #4]
 800d2c6:	f000 fea3 	bl	800e010 <UART_CheckIdleState>
 800d2ca:	4603      	mov	r3, r0
}
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	3708      	adds	r7, #8
 800d2d0:	46bd      	mov	sp, r7
 800d2d2:	bd80      	pop	{r7, pc}

0800d2d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	b08a      	sub	sp, #40	@ 0x28
 800d2d8:	af02      	add	r7, sp, #8
 800d2da:	60f8      	str	r0, [r7, #12]
 800d2dc:	60b9      	str	r1, [r7, #8]
 800d2de:	603b      	str	r3, [r7, #0]
 800d2e0:	4613      	mov	r3, r2
 800d2e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d2e4:	68fb      	ldr	r3, [r7, #12]
 800d2e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d2ea:	2b20      	cmp	r3, #32
 800d2ec:	f040 808b 	bne.w	800d406 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 800d2f0:	68bb      	ldr	r3, [r7, #8]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d002      	beq.n	800d2fc <HAL_UART_Transmit+0x28>
 800d2f6:	88fb      	ldrh	r3, [r7, #6]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d101      	bne.n	800d300 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 800d2fc:	2301      	movs	r3, #1
 800d2fe:	e083      	b.n	800d408 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	689b      	ldr	r3, [r3, #8]
 800d306:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d30a:	2b80      	cmp	r3, #128	@ 0x80
 800d30c:	d107      	bne.n	800d31e <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	681b      	ldr	r3, [r3, #0]
 800d312:	689a      	ldr	r2, [r3, #8]
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d31c:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	2200      	movs	r2, #0
 800d322:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	2221      	movs	r2, #33	@ 0x21
 800d32a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800d32e:	f7f5 fceb 	bl	8002d08 <HAL_GetTick>
 800d332:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d334:	68fb      	ldr	r3, [r7, #12]
 800d336:	88fa      	ldrh	r2, [r7, #6]
 800d338:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	88fa      	ldrh	r2, [r7, #6]
 800d340:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	689b      	ldr	r3, [r3, #8]
 800d348:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d34c:	d108      	bne.n	800d360 <HAL_UART_Transmit+0x8c>
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	691b      	ldr	r3, [r3, #16]
 800d352:	2b00      	cmp	r3, #0
 800d354:	d104      	bne.n	800d360 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800d356:	2300      	movs	r3, #0
 800d358:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800d35a:	68bb      	ldr	r3, [r7, #8]
 800d35c:	61bb      	str	r3, [r7, #24]
 800d35e:	e003      	b.n	800d368 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 800d360:	68bb      	ldr	r3, [r7, #8]
 800d362:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d364:	2300      	movs	r3, #0
 800d366:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800d368:	e030      	b.n	800d3cc <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	9300      	str	r3, [sp, #0]
 800d36e:	697b      	ldr	r3, [r7, #20]
 800d370:	2200      	movs	r2, #0
 800d372:	2180      	movs	r1, #128	@ 0x80
 800d374:	68f8      	ldr	r0, [r7, #12]
 800d376:	f000 fef5 	bl	800e164 <UART_WaitOnFlagUntilTimeout>
 800d37a:	4603      	mov	r3, r0
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d005      	beq.n	800d38c <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	2220      	movs	r2, #32
 800d384:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800d388:	2303      	movs	r3, #3
 800d38a:	e03d      	b.n	800d408 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 800d38c:	69fb      	ldr	r3, [r7, #28]
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d10b      	bne.n	800d3aa <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d392:	69bb      	ldr	r3, [r7, #24]
 800d394:	881b      	ldrh	r3, [r3, #0]
 800d396:	461a      	mov	r2, r3
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d3a0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800d3a2:	69bb      	ldr	r3, [r7, #24]
 800d3a4:	3302      	adds	r3, #2
 800d3a6:	61bb      	str	r3, [r7, #24]
 800d3a8:	e007      	b.n	800d3ba <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d3aa:	69fb      	ldr	r3, [r7, #28]
 800d3ac:	781a      	ldrb	r2, [r3, #0]
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800d3b4:	69fb      	ldr	r3, [r7, #28]
 800d3b6:	3301      	adds	r3, #1
 800d3b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d3c0:	b29b      	uxth	r3, r3
 800d3c2:	3b01      	subs	r3, #1
 800d3c4:	b29a      	uxth	r2, r3
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800d3d2:	b29b      	uxth	r3, r3
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d1c8      	bne.n	800d36a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d3d8:	683b      	ldr	r3, [r7, #0]
 800d3da:	9300      	str	r3, [sp, #0]
 800d3dc:	697b      	ldr	r3, [r7, #20]
 800d3de:	2200      	movs	r2, #0
 800d3e0:	2140      	movs	r1, #64	@ 0x40
 800d3e2:	68f8      	ldr	r0, [r7, #12]
 800d3e4:	f000 febe 	bl	800e164 <UART_WaitOnFlagUntilTimeout>
 800d3e8:	4603      	mov	r3, r0
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d005      	beq.n	800d3fa <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	2220      	movs	r2, #32
 800d3f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800d3f6:	2303      	movs	r3, #3
 800d3f8:	e006      	b.n	800d408 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d3fa:	68fb      	ldr	r3, [r7, #12]
 800d3fc:	2220      	movs	r2, #32
 800d3fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800d402:	2300      	movs	r3, #0
 800d404:	e000      	b.n	800d408 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800d406:	2302      	movs	r3, #2
  }
}
 800d408:	4618      	mov	r0, r3
 800d40a:	3720      	adds	r7, #32
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}

0800d410 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d410:	b580      	push	{r7, lr}
 800d412:	b08a      	sub	sp, #40	@ 0x28
 800d414:	af00      	add	r7, sp, #0
 800d416:	60f8      	str	r0, [r7, #12]
 800d418:	60b9      	str	r1, [r7, #8]
 800d41a:	4613      	mov	r3, r2
 800d41c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d424:	2b20      	cmp	r3, #32
 800d426:	d14b      	bne.n	800d4c0 <HAL_UART_Receive_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800d428:	68bb      	ldr	r3, [r7, #8]
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d002      	beq.n	800d434 <HAL_UART_Receive_IT+0x24>
 800d42e:	88fb      	ldrh	r3, [r7, #6]
 800d430:	2b00      	cmp	r3, #0
 800d432:	d101      	bne.n	800d438 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800d434:	2301      	movs	r3, #1
 800d436:	e044      	b.n	800d4c2 <HAL_UART_Receive_IT+0xb2>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	2200      	movs	r2, #0
 800d43c:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d43e:	68fb      	ldr	r3, [r7, #12]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	689b      	ldr	r3, [r3, #8]
 800d444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d448:	2b40      	cmp	r3, #64	@ 0x40
 800d44a:	d107      	bne.n	800d45c <HAL_UART_Receive_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	689a      	ldr	r2, [r3, #8]
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d45a:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d45c:	68fb      	ldr	r3, [r7, #12]
 800d45e:	681b      	ldr	r3, [r3, #0]
 800d460:	4a1a      	ldr	r2, [pc, #104]	@ (800d4cc <HAL_UART_Receive_IT+0xbc>)
 800d462:	4293      	cmp	r3, r2
 800d464:	d024      	beq.n	800d4b0 <HAL_UART_Receive_IT+0xa0>
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	4a19      	ldr	r2, [pc, #100]	@ (800d4d0 <HAL_UART_Receive_IT+0xc0>)
 800d46c:	4293      	cmp	r3, r2
 800d46e:	d01f      	beq.n	800d4b0 <HAL_UART_Receive_IT+0xa0>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	681b      	ldr	r3, [r3, #0]
 800d474:	685b      	ldr	r3, [r3, #4]
 800d476:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	d018      	beq.n	800d4b0 <HAL_UART_Receive_IT+0xa0>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	681b      	ldr	r3, [r3, #0]
 800d482:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d484:	697b      	ldr	r3, [r7, #20]
 800d486:	e853 3f00 	ldrex	r3, [r3]
 800d48a:	613b      	str	r3, [r7, #16]
   return(result);
 800d48c:	693b      	ldr	r3, [r7, #16]
 800d48e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d492:	627b      	str	r3, [r7, #36]	@ 0x24
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	461a      	mov	r2, r3
 800d49a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d49c:	623b      	str	r3, [r7, #32]
 800d49e:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4a0:	69f9      	ldr	r1, [r7, #28]
 800d4a2:	6a3a      	ldr	r2, [r7, #32]
 800d4a4:	e841 2300 	strex	r3, r2, [r1]
 800d4a8:	61bb      	str	r3, [r7, #24]
   return(result);
 800d4aa:	69bb      	ldr	r3, [r7, #24]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d1e6      	bne.n	800d47e <HAL_UART_Receive_IT+0x6e>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800d4b0:	88fb      	ldrh	r3, [r7, #6]
 800d4b2:	461a      	mov	r2, r3
 800d4b4:	68b9      	ldr	r1, [r7, #8]
 800d4b6:	68f8      	ldr	r0, [r7, #12]
 800d4b8:	f000 fec2 	bl	800e240 <UART_Start_Receive_IT>
 800d4bc:	4603      	mov	r3, r0
 800d4be:	e000      	b.n	800d4c2 <HAL_UART_Receive_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800d4c0:	2302      	movs	r3, #2
  }
}
 800d4c2:	4618      	mov	r0, r3
 800d4c4:	3728      	adds	r7, #40	@ 0x28
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	bd80      	pop	{r7, pc}
 800d4ca:	bf00      	nop
 800d4cc:	44002400 	.word	0x44002400
 800d4d0:	54002400 	.word	0x54002400

0800d4d4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d4d4:	b580      	push	{r7, lr}
 800d4d6:	b0ae      	sub	sp, #184	@ 0xb8
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	69db      	ldr	r3, [r3, #28]
 800d4e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	681b      	ldr	r3, [r3, #0]
 800d4ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	689b      	ldr	r3, [r3, #8]
 800d4f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d4fa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800d4fe:	f640 030f 	movw	r3, #2063	@ 0x80f
 800d502:	4013      	ands	r3, r2
 800d504:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 800d508:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d11b      	bne.n	800d548 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d510:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d514:	f003 0320 	and.w	r3, r3, #32
 800d518:	2b00      	cmp	r3, #0
 800d51a:	d015      	beq.n	800d548 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d51c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d520:	f003 0320 	and.w	r3, r3, #32
 800d524:	2b00      	cmp	r3, #0
 800d526:	d105      	bne.n	800d534 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d528:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d52c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d530:	2b00      	cmp	r3, #0
 800d532:	d009      	beq.n	800d548 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d538:	2b00      	cmp	r3, #0
 800d53a:	f000 82ac 	beq.w	800da96 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d542:	6878      	ldr	r0, [r7, #4]
 800d544:	4798      	blx	r3
      }
      return;
 800d546:	e2a6      	b.n	800da96 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800d548:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	f000 80fd 	beq.w	800d74c <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800d552:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800d556:	4b7a      	ldr	r3, [pc, #488]	@ (800d740 <HAL_UART_IRQHandler+0x26c>)
 800d558:	4013      	ands	r3, r2
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d106      	bne.n	800d56c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800d55e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800d562:	4b78      	ldr	r3, [pc, #480]	@ (800d744 <HAL_UART_IRQHandler+0x270>)
 800d564:	4013      	ands	r3, r2
 800d566:	2b00      	cmp	r3, #0
 800d568:	f000 80f0 	beq.w	800d74c <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d56c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d570:	f003 0301 	and.w	r3, r3, #1
 800d574:	2b00      	cmp	r3, #0
 800d576:	d011      	beq.n	800d59c <HAL_UART_IRQHandler+0xc8>
 800d578:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d57c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d580:	2b00      	cmp	r3, #0
 800d582:	d00b      	beq.n	800d59c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	2201      	movs	r2, #1
 800d58a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d592:	f043 0201 	orr.w	r2, r3, #1
 800d596:	687b      	ldr	r3, [r7, #4]
 800d598:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d59c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d5a0:	f003 0302 	and.w	r3, r3, #2
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d011      	beq.n	800d5cc <HAL_UART_IRQHandler+0xf8>
 800d5a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d5ac:	f003 0301 	and.w	r3, r3, #1
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d00b      	beq.n	800d5cc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	2202      	movs	r2, #2
 800d5ba:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d5bc:	687b      	ldr	r3, [r7, #4]
 800d5be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d5c2:	f043 0204 	orr.w	r2, r3, #4
 800d5c6:	687b      	ldr	r3, [r7, #4]
 800d5c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d5cc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d5d0:	f003 0304 	and.w	r3, r3, #4
 800d5d4:	2b00      	cmp	r3, #0
 800d5d6:	d011      	beq.n	800d5fc <HAL_UART_IRQHandler+0x128>
 800d5d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d5dc:	f003 0301 	and.w	r3, r3, #1
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d00b      	beq.n	800d5fc <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	2204      	movs	r2, #4
 800d5ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d5f2:	f043 0202 	orr.w	r2, r3, #2
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800d5fc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d600:	f003 0308 	and.w	r3, r3, #8
 800d604:	2b00      	cmp	r3, #0
 800d606:	d017      	beq.n	800d638 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d608:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d60c:	f003 0320 	and.w	r3, r3, #32
 800d610:	2b00      	cmp	r3, #0
 800d612:	d105      	bne.n	800d620 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800d614:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800d618:	4b49      	ldr	r3, [pc, #292]	@ (800d740 <HAL_UART_IRQHandler+0x26c>)
 800d61a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800d61c:	2b00      	cmp	r3, #0
 800d61e:	d00b      	beq.n	800d638 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	2208      	movs	r2, #8
 800d626:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d62e:	f043 0208 	orr.w	r2, r3, #8
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800d638:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d63c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d640:	2b00      	cmp	r3, #0
 800d642:	d012      	beq.n	800d66a <HAL_UART_IRQHandler+0x196>
 800d644:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d648:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d00c      	beq.n	800d66a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d650:	687b      	ldr	r3, [r7, #4]
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d658:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d660:	f043 0220 	orr.w	r2, r3, #32
 800d664:	687b      	ldr	r3, [r7, #4]
 800d666:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d670:	2b00      	cmp	r3, #0
 800d672:	f000 8212 	beq.w	800da9a <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800d676:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d67a:	f003 0320 	and.w	r3, r3, #32
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d013      	beq.n	800d6aa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800d682:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d686:	f003 0320 	and.w	r3, r3, #32
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d105      	bne.n	800d69a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800d68e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d692:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d696:	2b00      	cmp	r3, #0
 800d698:	d007      	beq.n	800d6aa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d003      	beq.n	800d6aa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d6a6:	6878      	ldr	r0, [r7, #4]
 800d6a8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d6b0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	689b      	ldr	r3, [r3, #8]
 800d6ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6be:	2b40      	cmp	r3, #64	@ 0x40
 800d6c0:	d005      	beq.n	800d6ce <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800d6c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800d6c6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d02e      	beq.n	800d72c <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800d6ce:	6878      	ldr	r0, [r7, #4]
 800d6d0:	f000 fed8 	bl	800e484 <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	689b      	ldr	r3, [r3, #8]
 800d6da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6de:	2b40      	cmp	r3, #64	@ 0x40
 800d6e0:	d120      	bne.n	800d724 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d017      	beq.n	800d71c <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d6f2:	4a15      	ldr	r2, [pc, #84]	@ (800d748 <HAL_UART_IRQHandler+0x274>)
 800d6f4:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d6fc:	4618      	mov	r0, r3
 800d6fe:	f7f8 fc47 	bl	8005f90 <HAL_DMA_Abort_IT>
 800d702:	4603      	mov	r3, r0
 800d704:	2b00      	cmp	r3, #0
 800d706:	d019      	beq.n	800d73c <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d70e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d710:	687a      	ldr	r2, [r7, #4]
 800d712:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800d716:	4610      	mov	r0, r2
 800d718:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d71a:	e00f      	b.n	800d73c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800d71c:	6878      	ldr	r0, [r7, #4]
 800d71e:	f000 f9d1 	bl	800dac4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d722:	e00b      	b.n	800d73c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d724:	6878      	ldr	r0, [r7, #4]
 800d726:	f000 f9cd 	bl	800dac4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d72a:	e007      	b.n	800d73c <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800d72c:	6878      	ldr	r0, [r7, #4]
 800d72e:	f000 f9c9 	bl	800dac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	2200      	movs	r2, #0
 800d736:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800d73a:	e1ae      	b.n	800da9a <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d73c:	bf00      	nop
    return;
 800d73e:	e1ac      	b.n	800da9a <HAL_UART_IRQHandler+0x5c6>
 800d740:	10000001 	.word	0x10000001
 800d744:	04000120 	.word	0x04000120
 800d748:	0800e551 	.word	0x0800e551

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d750:	2b01      	cmp	r3, #1
 800d752:	f040 8142 	bne.w	800d9da <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800d756:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d75a:	f003 0310 	and.w	r3, r3, #16
 800d75e:	2b00      	cmp	r3, #0
 800d760:	f000 813b 	beq.w	800d9da <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800d764:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800d768:	f003 0310 	and.w	r3, r3, #16
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	f000 8134 	beq.w	800d9da <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	681b      	ldr	r3, [r3, #0]
 800d776:	2210      	movs	r2, #16
 800d778:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	689b      	ldr	r3, [r3, #8]
 800d780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d784:	2b40      	cmp	r3, #64	@ 0x40
 800d786:	f040 80aa 	bne.w	800d8de <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d794:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 800d798:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	f000 8084 	beq.w	800d8aa <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d7a8:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800d7ac:	429a      	cmp	r2, r3
 800d7ae:	d27c      	bcs.n	800d8aa <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800d7b6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d7c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d7c2:	2b81      	cmp	r3, #129	@ 0x81
 800d7c4:	d060      	beq.n	800d888 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7cc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d7ce:	e853 3f00 	ldrex	r3, [r3]
 800d7d2:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d7d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d7d6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d7da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	681b      	ldr	r3, [r3, #0]
 800d7e2:	461a      	mov	r2, r3
 800d7e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800d7e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d7ec:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7ee:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d7f0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d7f4:	e841 2300 	strex	r3, r2, [r1]
 800d7f8:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d7fa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d1e2      	bne.n	800d7c6 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	681b      	ldr	r3, [r3, #0]
 800d804:	3308      	adds	r3, #8
 800d806:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d808:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d80a:	e853 3f00 	ldrex	r3, [r3]
 800d80e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d810:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d812:	f023 0301 	bic.w	r3, r3, #1
 800d816:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	3308      	adds	r3, #8
 800d820:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d824:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d826:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d828:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d82a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d82c:	e841 2300 	strex	r3, r2, [r1]
 800d830:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d832:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d834:	2b00      	cmp	r3, #0
 800d836:	d1e3      	bne.n	800d800 <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	2220      	movs	r2, #32
 800d83c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	2200      	movs	r2, #0
 800d844:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	681b      	ldr	r3, [r3, #0]
 800d84a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d84c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d84e:	e853 3f00 	ldrex	r3, [r3]
 800d852:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d854:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d856:	f023 0310 	bic.w	r3, r3, #16
 800d85a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	681b      	ldr	r3, [r3, #0]
 800d862:	461a      	mov	r2, r3
 800d864:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d868:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d86a:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d86c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d86e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d870:	e841 2300 	strex	r3, r2, [r1]
 800d874:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d876:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d878:	2b00      	cmp	r3, #0
 800d87a:	d1e4      	bne.n	800d846 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800d87c:	687b      	ldr	r3, [r7, #4]
 800d87e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d882:	4618      	mov	r0, r3
 800d884:	f7f8 fb08 	bl	8005e98 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	2202      	movs	r2, #2
 800d88c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d89a:	b29b      	uxth	r3, r3
 800d89c:	1ad3      	subs	r3, r2, r3
 800d89e:	b29b      	uxth	r3, r3
 800d8a0:	4619      	mov	r1, r3
 800d8a2:	6878      	ldr	r0, [r7, #4]
 800d8a4:	f000 f918 	bl	800dad8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800d8a8:	e0f9      	b.n	800da9e <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d8b0:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 800d8b4:	429a      	cmp	r2, r3
 800d8b6:	f040 80f2 	bne.w	800da9e <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d8c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d8c2:	2b81      	cmp	r3, #129	@ 0x81
 800d8c4:	f040 80eb 	bne.w	800da9e <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	2202      	movs	r2, #2
 800d8cc:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d8d4:	4619      	mov	r1, r3
 800d8d6:	6878      	ldr	r0, [r7, #4]
 800d8d8:	f000 f8fe 	bl	800dad8 <HAL_UARTEx_RxEventCallback>
      return;
 800d8dc:	e0df      	b.n	800da9e <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d8ea:	b29b      	uxth	r3, r3
 800d8ec:	1ad3      	subs	r3, r2, r3
 800d8ee:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d8f8:	b29b      	uxth	r3, r3
 800d8fa:	2b00      	cmp	r3, #0
 800d8fc:	f000 80d1 	beq.w	800daa2 <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800d900:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800d904:	2b00      	cmp	r3, #0
 800d906:	f000 80cc 	beq.w	800daa2 <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d90a:	687b      	ldr	r3, [r7, #4]
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d910:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d912:	e853 3f00 	ldrex	r3, [r3]
 800d916:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d91a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d91e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	461a      	mov	r2, r3
 800d928:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d92c:	647b      	str	r3, [r7, #68]	@ 0x44
 800d92e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d930:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d932:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d934:	e841 2300 	strex	r3, r2, [r1]
 800d938:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d93a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d1e4      	bne.n	800d90a <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	3308      	adds	r3, #8
 800d946:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d94a:	e853 3f00 	ldrex	r3, [r3]
 800d94e:	623b      	str	r3, [r7, #32]
   return(result);
 800d950:	6a3b      	ldr	r3, [r7, #32]
 800d952:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d956:	f023 0301 	bic.w	r3, r3, #1
 800d95a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	3308      	adds	r3, #8
 800d964:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d968:	633a      	str	r2, [r7, #48]	@ 0x30
 800d96a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d96c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d96e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d970:	e841 2300 	strex	r3, r2, [r1]
 800d974:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d1e1      	bne.n	800d940 <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	2220      	movs	r2, #32
 800d980:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	2200      	movs	r2, #0
 800d988:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	2200      	movs	r2, #0
 800d98e:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d996:	693b      	ldr	r3, [r7, #16]
 800d998:	e853 3f00 	ldrex	r3, [r3]
 800d99c:	60fb      	str	r3, [r7, #12]
   return(result);
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	f023 0310 	bic.w	r3, r3, #16
 800d9a4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	461a      	mov	r2, r3
 800d9ae:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d9b2:	61fb      	str	r3, [r7, #28]
 800d9b4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9b6:	69b9      	ldr	r1, [r7, #24]
 800d9b8:	69fa      	ldr	r2, [r7, #28]
 800d9ba:	e841 2300 	strex	r3, r2, [r1]
 800d9be:	617b      	str	r3, [r7, #20]
   return(result);
 800d9c0:	697b      	ldr	r3, [r7, #20]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	d1e4      	bne.n	800d990 <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	2202      	movs	r2, #2
 800d9ca:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800d9cc:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 800d9d0:	4619      	mov	r1, r3
 800d9d2:	6878      	ldr	r0, [r7, #4]
 800d9d4:	f000 f880 	bl	800dad8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800d9d8:	e063      	b.n	800daa2 <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800d9da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d9de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	d00e      	beq.n	800da04 <HAL_UART_IRQHandler+0x530>
 800d9e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d9ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d9ee:	2b00      	cmp	r3, #0
 800d9f0:	d008      	beq.n	800da04 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	681b      	ldr	r3, [r3, #0]
 800d9f6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800d9fa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800d9fc:	6878      	ldr	r0, [r7, #4]
 800d9fe:	f001 fb1d 	bl	800f03c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800da02:	e051      	b.n	800daa8 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800da04:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800da08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d014      	beq.n	800da3a <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800da10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800da14:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d105      	bne.n	800da28 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800da1c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800da20:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800da24:	2b00      	cmp	r3, #0
 800da26:	d008      	beq.n	800da3a <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d03a      	beq.n	800daa6 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800da34:	6878      	ldr	r0, [r7, #4]
 800da36:	4798      	blx	r3
    }
    return;
 800da38:	e035      	b.n	800daa6 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800da3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800da3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da42:	2b00      	cmp	r3, #0
 800da44:	d009      	beq.n	800da5a <HAL_UART_IRQHandler+0x586>
 800da46:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800da4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d003      	beq.n	800da5a <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800da52:	6878      	ldr	r0, [r7, #4]
 800da54:	f000 fd8e 	bl	800e574 <UART_EndTransmit_IT>
    return;
 800da58:	e026      	b.n	800daa8 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800da5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800da5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800da62:	2b00      	cmp	r3, #0
 800da64:	d009      	beq.n	800da7a <HAL_UART_IRQHandler+0x5a6>
 800da66:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800da6a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800da6e:	2b00      	cmp	r3, #0
 800da70:	d003      	beq.n	800da7a <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800da72:	6878      	ldr	r0, [r7, #4]
 800da74:	f001 faf6 	bl	800f064 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800da78:	e016      	b.n	800daa8 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800da7a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800da7e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800da82:	2b00      	cmp	r3, #0
 800da84:	d010      	beq.n	800daa8 <HAL_UART_IRQHandler+0x5d4>
 800da86:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	da0c      	bge.n	800daa8 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800da8e:	6878      	ldr	r0, [r7, #4]
 800da90:	f001 fade 	bl	800f050 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800da94:	e008      	b.n	800daa8 <HAL_UART_IRQHandler+0x5d4>
      return;
 800da96:	bf00      	nop
 800da98:	e006      	b.n	800daa8 <HAL_UART_IRQHandler+0x5d4>
    return;
 800da9a:	bf00      	nop
 800da9c:	e004      	b.n	800daa8 <HAL_UART_IRQHandler+0x5d4>
      return;
 800da9e:	bf00      	nop
 800daa0:	e002      	b.n	800daa8 <HAL_UART_IRQHandler+0x5d4>
      return;
 800daa2:	bf00      	nop
 800daa4:	e000      	b.n	800daa8 <HAL_UART_IRQHandler+0x5d4>
    return;
 800daa6:	bf00      	nop
  }
}
 800daa8:	37b8      	adds	r7, #184	@ 0xb8
 800daaa:	46bd      	mov	sp, r7
 800daac:	bd80      	pop	{r7, pc}
 800daae:	bf00      	nop

0800dab0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800dab0:	b480      	push	{r7}
 800dab2:	b083      	sub	sp, #12
 800dab4:	af00      	add	r7, sp, #0
 800dab6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800dab8:	bf00      	nop
 800daba:	370c      	adds	r7, #12
 800dabc:	46bd      	mov	sp, r7
 800dabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dac2:	4770      	bx	lr

0800dac4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800dac4:	b480      	push	{r7}
 800dac6:	b083      	sub	sp, #12
 800dac8:	af00      	add	r7, sp, #0
 800daca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800dacc:	bf00      	nop
 800dace:	370c      	adds	r7, #12
 800dad0:	46bd      	mov	sp, r7
 800dad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad6:	4770      	bx	lr

0800dad8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800dad8:	b480      	push	{r7}
 800dada:	b083      	sub	sp, #12
 800dadc:	af00      	add	r7, sp, #0
 800dade:	6078      	str	r0, [r7, #4]
 800dae0:	460b      	mov	r3, r1
 800dae2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800dae4:	bf00      	nop
 800dae6:	370c      	adds	r7, #12
 800dae8:	46bd      	mov	sp, r7
 800daea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daee:	4770      	bx	lr

0800daf0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800daf0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800daf4:	b094      	sub	sp, #80	@ 0x50
 800daf6:	af00      	add	r7, sp, #0
 800daf8:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800dafa:	2300      	movs	r3, #0
 800dafc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800db00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db02:	681a      	ldr	r2, [r3, #0]
 800db04:	4b78      	ldr	r3, [pc, #480]	@ (800dce8 <UART_SetConfig+0x1f8>)
 800db06:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800db08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db0a:	689a      	ldr	r2, [r3, #8]
 800db0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db0e:	691b      	ldr	r3, [r3, #16]
 800db10:	431a      	orrs	r2, r3
 800db12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db14:	695b      	ldr	r3, [r3, #20]
 800db16:	431a      	orrs	r2, r3
 800db18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db1a:	69db      	ldr	r3, [r3, #28]
 800db1c:	4313      	orrs	r3, r2
 800db1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800db20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db22:	681b      	ldr	r3, [r3, #0]
 800db24:	681b      	ldr	r3, [r3, #0]
 800db26:	4971      	ldr	r1, [pc, #452]	@ (800dcec <UART_SetConfig+0x1fc>)
 800db28:	4019      	ands	r1, r3
 800db2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db2c:	681a      	ldr	r2, [r3, #0]
 800db2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db30:	430b      	orrs	r3, r1
 800db32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800db34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	685b      	ldr	r3, [r3, #4]
 800db3a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800db3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db40:	68d9      	ldr	r1, [r3, #12]
 800db42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db44:	681a      	ldr	r2, [r3, #0]
 800db46:	ea40 0301 	orr.w	r3, r0, r1
 800db4a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800db4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db4e:	699b      	ldr	r3, [r3, #24]
 800db50:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800db52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db54:	681a      	ldr	r2, [r3, #0]
 800db56:	4b64      	ldr	r3, [pc, #400]	@ (800dce8 <UART_SetConfig+0x1f8>)
 800db58:	429a      	cmp	r2, r3
 800db5a:	d009      	beq.n	800db70 <UART_SetConfig+0x80>
 800db5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db5e:	681a      	ldr	r2, [r3, #0]
 800db60:	4b63      	ldr	r3, [pc, #396]	@ (800dcf0 <UART_SetConfig+0x200>)
 800db62:	429a      	cmp	r2, r3
 800db64:	d004      	beq.n	800db70 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800db66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db68:	6a1a      	ldr	r2, [r3, #32]
 800db6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db6c:	4313      	orrs	r3, r2
 800db6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800db70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	689b      	ldr	r3, [r3, #8]
 800db76:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 800db7a:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 800db7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db80:	681a      	ldr	r2, [r3, #0]
 800db82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800db84:	430b      	orrs	r3, r1
 800db86:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800db88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db8e:	f023 000f 	bic.w	r0, r3, #15
 800db92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db94:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800db96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db98:	681a      	ldr	r2, [r3, #0]
 800db9a:	ea40 0301 	orr.w	r3, r0, r1
 800db9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dba2:	681a      	ldr	r2, [r3, #0]
 800dba4:	4b53      	ldr	r3, [pc, #332]	@ (800dcf4 <UART_SetConfig+0x204>)
 800dba6:	429a      	cmp	r2, r3
 800dba8:	d102      	bne.n	800dbb0 <UART_SetConfig+0xc0>
 800dbaa:	2301      	movs	r3, #1
 800dbac:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dbae:	e066      	b.n	800dc7e <UART_SetConfig+0x18e>
 800dbb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbb2:	681a      	ldr	r2, [r3, #0]
 800dbb4:	4b50      	ldr	r3, [pc, #320]	@ (800dcf8 <UART_SetConfig+0x208>)
 800dbb6:	429a      	cmp	r2, r3
 800dbb8:	d102      	bne.n	800dbc0 <UART_SetConfig+0xd0>
 800dbba:	2302      	movs	r3, #2
 800dbbc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dbbe:	e05e      	b.n	800dc7e <UART_SetConfig+0x18e>
 800dbc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbc2:	681a      	ldr	r2, [r3, #0]
 800dbc4:	4b4d      	ldr	r3, [pc, #308]	@ (800dcfc <UART_SetConfig+0x20c>)
 800dbc6:	429a      	cmp	r2, r3
 800dbc8:	d102      	bne.n	800dbd0 <UART_SetConfig+0xe0>
 800dbca:	2304      	movs	r3, #4
 800dbcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dbce:	e056      	b.n	800dc7e <UART_SetConfig+0x18e>
 800dbd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbd2:	681a      	ldr	r2, [r3, #0]
 800dbd4:	4b4a      	ldr	r3, [pc, #296]	@ (800dd00 <UART_SetConfig+0x210>)
 800dbd6:	429a      	cmp	r2, r3
 800dbd8:	d102      	bne.n	800dbe0 <UART_SetConfig+0xf0>
 800dbda:	2308      	movs	r3, #8
 800dbdc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dbde:	e04e      	b.n	800dc7e <UART_SetConfig+0x18e>
 800dbe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbe2:	681a      	ldr	r2, [r3, #0]
 800dbe4:	4b47      	ldr	r3, [pc, #284]	@ (800dd04 <UART_SetConfig+0x214>)
 800dbe6:	429a      	cmp	r2, r3
 800dbe8:	d102      	bne.n	800dbf0 <UART_SetConfig+0x100>
 800dbea:	2310      	movs	r3, #16
 800dbec:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dbee:	e046      	b.n	800dc7e <UART_SetConfig+0x18e>
 800dbf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbf2:	681a      	ldr	r2, [r3, #0]
 800dbf4:	4b44      	ldr	r3, [pc, #272]	@ (800dd08 <UART_SetConfig+0x218>)
 800dbf6:	429a      	cmp	r2, r3
 800dbf8:	d102      	bne.n	800dc00 <UART_SetConfig+0x110>
 800dbfa:	2320      	movs	r3, #32
 800dbfc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dbfe:	e03e      	b.n	800dc7e <UART_SetConfig+0x18e>
 800dc00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc02:	681a      	ldr	r2, [r3, #0]
 800dc04:	4b41      	ldr	r3, [pc, #260]	@ (800dd0c <UART_SetConfig+0x21c>)
 800dc06:	429a      	cmp	r2, r3
 800dc08:	d102      	bne.n	800dc10 <UART_SetConfig+0x120>
 800dc0a:	2340      	movs	r3, #64	@ 0x40
 800dc0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc0e:	e036      	b.n	800dc7e <UART_SetConfig+0x18e>
 800dc10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc12:	681a      	ldr	r2, [r3, #0]
 800dc14:	4b3e      	ldr	r3, [pc, #248]	@ (800dd10 <UART_SetConfig+0x220>)
 800dc16:	429a      	cmp	r2, r3
 800dc18:	d102      	bne.n	800dc20 <UART_SetConfig+0x130>
 800dc1a:	2380      	movs	r3, #128	@ 0x80
 800dc1c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc1e:	e02e      	b.n	800dc7e <UART_SetConfig+0x18e>
 800dc20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc22:	681a      	ldr	r2, [r3, #0]
 800dc24:	4b3b      	ldr	r3, [pc, #236]	@ (800dd14 <UART_SetConfig+0x224>)
 800dc26:	429a      	cmp	r2, r3
 800dc28:	d103      	bne.n	800dc32 <UART_SetConfig+0x142>
 800dc2a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800dc2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc30:	e025      	b.n	800dc7e <UART_SetConfig+0x18e>
 800dc32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc34:	681a      	ldr	r2, [r3, #0]
 800dc36:	4b38      	ldr	r3, [pc, #224]	@ (800dd18 <UART_SetConfig+0x228>)
 800dc38:	429a      	cmp	r2, r3
 800dc3a:	d103      	bne.n	800dc44 <UART_SetConfig+0x154>
 800dc3c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800dc40:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc42:	e01c      	b.n	800dc7e <UART_SetConfig+0x18e>
 800dc44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc46:	681a      	ldr	r2, [r3, #0]
 800dc48:	4b34      	ldr	r3, [pc, #208]	@ (800dd1c <UART_SetConfig+0x22c>)
 800dc4a:	429a      	cmp	r2, r3
 800dc4c:	d103      	bne.n	800dc56 <UART_SetConfig+0x166>
 800dc4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dc52:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc54:	e013      	b.n	800dc7e <UART_SetConfig+0x18e>
 800dc56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc58:	681a      	ldr	r2, [r3, #0]
 800dc5a:	4b31      	ldr	r3, [pc, #196]	@ (800dd20 <UART_SetConfig+0x230>)
 800dc5c:	429a      	cmp	r2, r3
 800dc5e:	d103      	bne.n	800dc68 <UART_SetConfig+0x178>
 800dc60:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800dc64:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc66:	e00a      	b.n	800dc7e <UART_SetConfig+0x18e>
 800dc68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc6a:	681a      	ldr	r2, [r3, #0]
 800dc6c:	4b1e      	ldr	r3, [pc, #120]	@ (800dce8 <UART_SetConfig+0x1f8>)
 800dc6e:	429a      	cmp	r2, r3
 800dc70:	d103      	bne.n	800dc7a <UART_SetConfig+0x18a>
 800dc72:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800dc76:	64bb      	str	r3, [r7, #72]	@ 0x48
 800dc78:	e001      	b.n	800dc7e <UART_SetConfig+0x18e>
 800dc7a:	2300      	movs	r3, #0
 800dc7c:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800dc7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc80:	681a      	ldr	r2, [r3, #0]
 800dc82:	4b19      	ldr	r3, [pc, #100]	@ (800dce8 <UART_SetConfig+0x1f8>)
 800dc84:	429a      	cmp	r2, r3
 800dc86:	d005      	beq.n	800dc94 <UART_SetConfig+0x1a4>
 800dc88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc8a:	681a      	ldr	r2, [r3, #0]
 800dc8c:	4b18      	ldr	r3, [pc, #96]	@ (800dcf0 <UART_SetConfig+0x200>)
 800dc8e:	429a      	cmp	r2, r3
 800dc90:	f040 8094 	bne.w	800ddbc <UART_SetConfig+0x2cc>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800dc94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc96:	2200      	movs	r2, #0
 800dc98:	623b      	str	r3, [r7, #32]
 800dc9a:	627a      	str	r2, [r7, #36]	@ 0x24
 800dc9c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800dca0:	f7fb fe2a 	bl	80098f8 <HAL_RCCEx_GetPeriphCLKFreq>
 800dca4:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 800dca6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	f000 80f7 	beq.w	800de9c <UART_SetConfig+0x3ac>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800dcae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcb2:	4a1c      	ldr	r2, [pc, #112]	@ (800dd24 <UART_SetConfig+0x234>)
 800dcb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dcb8:	461a      	mov	r2, r3
 800dcba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dcbc:	fbb3 f3f2 	udiv	r3, r3, r2
 800dcc0:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800dcc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcc4:	685a      	ldr	r2, [r3, #4]
 800dcc6:	4613      	mov	r3, r2
 800dcc8:	005b      	lsls	r3, r3, #1
 800dcca:	4413      	add	r3, r2
 800dccc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dcce:	429a      	cmp	r2, r3
 800dcd0:	d305      	bcc.n	800dcde <UART_SetConfig+0x1ee>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800dcd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcd4:	685b      	ldr	r3, [r3, #4]
 800dcd6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800dcd8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800dcda:	429a      	cmp	r2, r3
 800dcdc:	d924      	bls.n	800dd28 <UART_SetConfig+0x238>
      {
        ret = HAL_ERROR;
 800dcde:	2301      	movs	r3, #1
 800dce0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800dce4:	e069      	b.n	800ddba <UART_SetConfig+0x2ca>
 800dce6:	bf00      	nop
 800dce8:	44002400 	.word	0x44002400
 800dcec:	cfff69f3 	.word	0xcfff69f3
 800dcf0:	54002400 	.word	0x54002400
 800dcf4:	40013800 	.word	0x40013800
 800dcf8:	40004400 	.word	0x40004400
 800dcfc:	40004800 	.word	0x40004800
 800dd00:	40004c00 	.word	0x40004c00
 800dd04:	40005000 	.word	0x40005000
 800dd08:	40006400 	.word	0x40006400
 800dd0c:	40007800 	.word	0x40007800
 800dd10:	40007c00 	.word	0x40007c00
 800dd14:	40008000 	.word	0x40008000
 800dd18:	40006800 	.word	0x40006800
 800dd1c:	40006c00 	.word	0x40006c00
 800dd20:	40008400 	.word	0x40008400
 800dd24:	0801359c 	.word	0x0801359c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dd28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd2a:	2200      	movs	r2, #0
 800dd2c:	61bb      	str	r3, [r7, #24]
 800dd2e:	61fa      	str	r2, [r7, #28]
 800dd30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd34:	4a64      	ldr	r2, [pc, #400]	@ (800dec8 <UART_SetConfig+0x3d8>)
 800dd36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dd3a:	b29b      	uxth	r3, r3
 800dd3c:	2200      	movs	r2, #0
 800dd3e:	613b      	str	r3, [r7, #16]
 800dd40:	617a      	str	r2, [r7, #20]
 800dd42:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800dd46:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800dd4a:	f7f2 ff3d 	bl	8000bc8 <__aeabi_uldivmod>
 800dd4e:	4602      	mov	r2, r0
 800dd50:	460b      	mov	r3, r1
 800dd52:	4610      	mov	r0, r2
 800dd54:	4619      	mov	r1, r3
 800dd56:	f04f 0200 	mov.w	r2, #0
 800dd5a:	f04f 0300 	mov.w	r3, #0
 800dd5e:	020b      	lsls	r3, r1, #8
 800dd60:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800dd64:	0202      	lsls	r2, r0, #8
 800dd66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dd68:	6849      	ldr	r1, [r1, #4]
 800dd6a:	0849      	lsrs	r1, r1, #1
 800dd6c:	2000      	movs	r0, #0
 800dd6e:	460c      	mov	r4, r1
 800dd70:	4605      	mov	r5, r0
 800dd72:	eb12 0804 	adds.w	r8, r2, r4
 800dd76:	eb43 0905 	adc.w	r9, r3, r5
 800dd7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd7c:	685b      	ldr	r3, [r3, #4]
 800dd7e:	2200      	movs	r2, #0
 800dd80:	60bb      	str	r3, [r7, #8]
 800dd82:	60fa      	str	r2, [r7, #12]
 800dd84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800dd88:	4640      	mov	r0, r8
 800dd8a:	4649      	mov	r1, r9
 800dd8c:	f7f2 ff1c 	bl	8000bc8 <__aeabi_uldivmod>
 800dd90:	4602      	mov	r2, r0
 800dd92:	460b      	mov	r3, r1
 800dd94:	4613      	mov	r3, r2
 800dd96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800dd98:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dd9a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800dd9e:	d308      	bcc.n	800ddb2 <UART_SetConfig+0x2c2>
 800dda0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dda2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dda6:	d204      	bcs.n	800ddb2 <UART_SetConfig+0x2c2>
        {
          huart->Instance->BRR = usartdiv;
 800dda8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddaa:	681b      	ldr	r3, [r3, #0]
 800ddac:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800ddae:	60da      	str	r2, [r3, #12]
 800ddb0:	e003      	b.n	800ddba <UART_SetConfig+0x2ca>
        }
        else
        {
          ret = HAL_ERROR;
 800ddb2:	2301      	movs	r3, #1
 800ddb4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 800ddb8:	e070      	b.n	800de9c <UART_SetConfig+0x3ac>
 800ddba:	e06f      	b.n	800de9c <UART_SetConfig+0x3ac>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ddbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddbe:	69db      	ldr	r3, [r3, #28]
 800ddc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ddc4:	d13c      	bne.n	800de40 <UART_SetConfig+0x350>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800ddc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ddc8:	2200      	movs	r2, #0
 800ddca:	603b      	str	r3, [r7, #0]
 800ddcc:	607a      	str	r2, [r7, #4]
 800ddce:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ddd2:	f7fb fd91 	bl	80098f8 <HAL_RCCEx_GetPeriphCLKFreq>
 800ddd6:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ddd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ddda:	2b00      	cmp	r3, #0
 800dddc:	d05e      	beq.n	800de9c <UART_SetConfig+0x3ac>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ddde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dde0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dde2:	4a39      	ldr	r2, [pc, #228]	@ (800dec8 <UART_SetConfig+0x3d8>)
 800dde4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dde8:	461a      	mov	r2, r3
 800ddea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ddec:	fbb3 f3f2 	udiv	r3, r3, r2
 800ddf0:	005a      	lsls	r2, r3, #1
 800ddf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddf4:	685b      	ldr	r3, [r3, #4]
 800ddf6:	085b      	lsrs	r3, r3, #1
 800ddf8:	441a      	add	r2, r3
 800ddfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ddfc:	685b      	ldr	r3, [r3, #4]
 800ddfe:	fbb2 f3f3 	udiv	r3, r2, r3
 800de02:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800de04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de06:	2b0f      	cmp	r3, #15
 800de08:	d916      	bls.n	800de38 <UART_SetConfig+0x348>
 800de0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800de10:	d212      	bcs.n	800de38 <UART_SetConfig+0x348>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800de12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de14:	b29b      	uxth	r3, r3
 800de16:	f023 030f 	bic.w	r3, r3, #15
 800de1a:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800de1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de1e:	085b      	lsrs	r3, r3, #1
 800de20:	b29b      	uxth	r3, r3
 800de22:	f003 0307 	and.w	r3, r3, #7
 800de26:	b29a      	uxth	r2, r3
 800de28:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800de2a:	4313      	orrs	r3, r2
 800de2c:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800de2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800de34:	60da      	str	r2, [r3, #12]
 800de36:	e031      	b.n	800de9c <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800de38:	2301      	movs	r3, #1
 800de3a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800de3e:	e02d      	b.n	800de9c <UART_SetConfig+0x3ac>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 800de40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800de42:	2200      	movs	r2, #0
 800de44:	469a      	mov	sl, r3
 800de46:	4693      	mov	fp, r2
 800de48:	4650      	mov	r0, sl
 800de4a:	4659      	mov	r1, fp
 800de4c:	f7fb fd54 	bl	80098f8 <HAL_RCCEx_GetPeriphCLKFreq>
 800de50:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800de52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800de54:	2b00      	cmp	r3, #0
 800de56:	d021      	beq.n	800de9c <UART_SetConfig+0x3ac>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800de58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de5c:	4a1a      	ldr	r2, [pc, #104]	@ (800dec8 <UART_SetConfig+0x3d8>)
 800de5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800de62:	461a      	mov	r2, r3
 800de64:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800de66:	fbb3 f2f2 	udiv	r2, r3, r2
 800de6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de6c:	685b      	ldr	r3, [r3, #4]
 800de6e:	085b      	lsrs	r3, r3, #1
 800de70:	441a      	add	r2, r3
 800de72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de74:	685b      	ldr	r3, [r3, #4]
 800de76:	fbb2 f3f3 	udiv	r3, r2, r3
 800de7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800de7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de7e:	2b0f      	cmp	r3, #15
 800de80:	d909      	bls.n	800de96 <UART_SetConfig+0x3a6>
 800de82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800de88:	d205      	bcs.n	800de96 <UART_SetConfig+0x3a6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800de8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de8c:	b29a      	uxth	r2, r3
 800de8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	60da      	str	r2, [r3, #12]
 800de94:	e002      	b.n	800de9c <UART_SetConfig+0x3ac>
      }
      else
      {
        ret = HAL_ERROR;
 800de96:	2301      	movs	r3, #1
 800de98:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800de9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de9e:	2201      	movs	r2, #1
 800dea0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800dea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dea6:	2201      	movs	r2, #1
 800dea8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800deac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deae:	2200      	movs	r2, #0
 800deb0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800deb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deb4:	2200      	movs	r2, #0
 800deb6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800deb8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800debc:	4618      	mov	r0, r3
 800debe:	3750      	adds	r7, #80	@ 0x50
 800dec0:	46bd      	mov	sp, r7
 800dec2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dec6:	bf00      	nop
 800dec8:	0801359c 	.word	0x0801359c

0800decc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800decc:	b480      	push	{r7}
 800dece:	b083      	sub	sp, #12
 800ded0:	af00      	add	r7, sp, #0
 800ded2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ded8:	f003 0308 	and.w	r3, r3, #8
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d00a      	beq.n	800def6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800dee0:	687b      	ldr	r3, [r7, #4]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	685b      	ldr	r3, [r3, #4]
 800dee6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	430a      	orrs	r2, r1
 800def4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800defa:	f003 0301 	and.w	r3, r3, #1
 800defe:	2b00      	cmp	r3, #0
 800df00:	d00a      	beq.n	800df18 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	685b      	ldr	r3, [r3, #4]
 800df08:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	430a      	orrs	r2, r1
 800df16:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df1c:	f003 0302 	and.w	r3, r3, #2
 800df20:	2b00      	cmp	r3, #0
 800df22:	d00a      	beq.n	800df3a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	685b      	ldr	r3, [r3, #4]
 800df2a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	681b      	ldr	r3, [r3, #0]
 800df36:	430a      	orrs	r2, r1
 800df38:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df3e:	f003 0304 	and.w	r3, r3, #4
 800df42:	2b00      	cmp	r3, #0
 800df44:	d00a      	beq.n	800df5c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	685b      	ldr	r3, [r3, #4]
 800df4c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800df50:	687b      	ldr	r3, [r7, #4]
 800df52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	681b      	ldr	r3, [r3, #0]
 800df58:	430a      	orrs	r2, r1
 800df5a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df60:	f003 0310 	and.w	r3, r3, #16
 800df64:	2b00      	cmp	r3, #0
 800df66:	d00a      	beq.n	800df7e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800df68:	687b      	ldr	r3, [r7, #4]
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	689b      	ldr	r3, [r3, #8]
 800df6e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	430a      	orrs	r2, r1
 800df7c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800df82:	f003 0320 	and.w	r3, r3, #32
 800df86:	2b00      	cmp	r3, #0
 800df88:	d00a      	beq.n	800dfa0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	681b      	ldr	r3, [r3, #0]
 800df8e:	689b      	ldr	r3, [r3, #8]
 800df90:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	430a      	orrs	r2, r1
 800df9e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d01a      	beq.n	800dfe2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	681b      	ldr	r3, [r3, #0]
 800dfb0:	685b      	ldr	r3, [r3, #4]
 800dfb2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	430a      	orrs	r2, r1
 800dfc0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dfc6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dfca:	d10a      	bne.n	800dfe2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dfcc:	687b      	ldr	r3, [r7, #4]
 800dfce:	681b      	ldr	r3, [r3, #0]
 800dfd0:	685b      	ldr	r3, [r3, #4]
 800dfd2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	681b      	ldr	r3, [r3, #0]
 800dfde:	430a      	orrs	r2, r1
 800dfe0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d00a      	beq.n	800e004 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	681b      	ldr	r3, [r3, #0]
 800dff2:	685b      	ldr	r3, [r3, #4]
 800dff4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	681b      	ldr	r3, [r3, #0]
 800e000:	430a      	orrs	r2, r1
 800e002:	605a      	str	r2, [r3, #4]
  }
}
 800e004:	bf00      	nop
 800e006:	370c      	adds	r7, #12
 800e008:	46bd      	mov	sp, r7
 800e00a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e00e:	4770      	bx	lr

0800e010 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e010:	b580      	push	{r7, lr}
 800e012:	b098      	sub	sp, #96	@ 0x60
 800e014:	af02      	add	r7, sp, #8
 800e016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	2200      	movs	r2, #0
 800e01c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800e020:	f7f4 fe72 	bl	8002d08 <HAL_GetTick>
 800e024:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	681b      	ldr	r3, [r3, #0]
 800e02c:	f003 0308 	and.w	r3, r3, #8
 800e030:	2b08      	cmp	r3, #8
 800e032:	d12f      	bne.n	800e094 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e034:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e038:	9300      	str	r3, [sp, #0]
 800e03a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e03c:	2200      	movs	r2, #0
 800e03e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800e042:	6878      	ldr	r0, [r7, #4]
 800e044:	f000 f88e 	bl	800e164 <UART_WaitOnFlagUntilTimeout>
 800e048:	4603      	mov	r3, r0
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d022      	beq.n	800e094 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e056:	e853 3f00 	ldrex	r3, [r3]
 800e05a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e05c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e05e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e062:	653b      	str	r3, [r7, #80]	@ 0x50
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	461a      	mov	r2, r3
 800e06a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e06c:	647b      	str	r3, [r7, #68]	@ 0x44
 800e06e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e070:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e072:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e074:	e841 2300 	strex	r3, r2, [r1]
 800e078:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e07a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d1e6      	bne.n	800e04e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	2220      	movs	r2, #32
 800e084:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	2200      	movs	r2, #0
 800e08c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e090:	2303      	movs	r3, #3
 800e092:	e063      	b.n	800e15c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	681b      	ldr	r3, [r3, #0]
 800e098:	681b      	ldr	r3, [r3, #0]
 800e09a:	f003 0304 	and.w	r3, r3, #4
 800e09e:	2b04      	cmp	r3, #4
 800e0a0:	d149      	bne.n	800e136 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e0a2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800e0a6:	9300      	str	r3, [sp, #0]
 800e0a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e0aa:	2200      	movs	r2, #0
 800e0ac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800e0b0:	6878      	ldr	r0, [r7, #4]
 800e0b2:	f000 f857 	bl	800e164 <UART_WaitOnFlagUntilTimeout>
 800e0b6:	4603      	mov	r3, r0
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d03c      	beq.n	800e136 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0c4:	e853 3f00 	ldrex	r3, [r3]
 800e0c8:	623b      	str	r3, [r7, #32]
   return(result);
 800e0ca:	6a3b      	ldr	r3, [r7, #32]
 800e0cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e0d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	461a      	mov	r2, r3
 800e0d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e0da:	633b      	str	r3, [r7, #48]	@ 0x30
 800e0dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e0e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e0e2:	e841 2300 	strex	r3, r2, [r1]
 800e0e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e0e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d1e6      	bne.n	800e0bc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e0ee:	687b      	ldr	r3, [r7, #4]
 800e0f0:	681b      	ldr	r3, [r3, #0]
 800e0f2:	3308      	adds	r3, #8
 800e0f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0f6:	693b      	ldr	r3, [r7, #16]
 800e0f8:	e853 3f00 	ldrex	r3, [r3]
 800e0fc:	60fb      	str	r3, [r7, #12]
   return(result);
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	f023 0301 	bic.w	r3, r3, #1
 800e104:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	681b      	ldr	r3, [r3, #0]
 800e10a:	3308      	adds	r3, #8
 800e10c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e10e:	61fa      	str	r2, [r7, #28]
 800e110:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e112:	69b9      	ldr	r1, [r7, #24]
 800e114:	69fa      	ldr	r2, [r7, #28]
 800e116:	e841 2300 	strex	r3, r2, [r1]
 800e11a:	617b      	str	r3, [r7, #20]
   return(result);
 800e11c:	697b      	ldr	r3, [r7, #20]
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d1e5      	bne.n	800e0ee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	2220      	movs	r2, #32
 800e126:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	2200      	movs	r2, #0
 800e12e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e132:	2303      	movs	r3, #3
 800e134:	e012      	b.n	800e15c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	2220      	movs	r2, #32
 800e13a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800e13e:	687b      	ldr	r3, [r7, #4]
 800e140:	2220      	movs	r2, #32
 800e142:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	2200      	movs	r2, #0
 800e14a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e14c:	687b      	ldr	r3, [r7, #4]
 800e14e:	2200      	movs	r2, #0
 800e150:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	2200      	movs	r2, #0
 800e156:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e15a:	2300      	movs	r3, #0
}
 800e15c:	4618      	mov	r0, r3
 800e15e:	3758      	adds	r7, #88	@ 0x58
 800e160:	46bd      	mov	sp, r7
 800e162:	bd80      	pop	{r7, pc}

0800e164 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e164:	b580      	push	{r7, lr}
 800e166:	b084      	sub	sp, #16
 800e168:	af00      	add	r7, sp, #0
 800e16a:	60f8      	str	r0, [r7, #12]
 800e16c:	60b9      	str	r1, [r7, #8]
 800e16e:	603b      	str	r3, [r7, #0]
 800e170:	4613      	mov	r3, r2
 800e172:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e174:	e04f      	b.n	800e216 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e176:	69bb      	ldr	r3, [r7, #24]
 800e178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e17c:	d04b      	beq.n	800e216 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e17e:	f7f4 fdc3 	bl	8002d08 <HAL_GetTick>
 800e182:	4602      	mov	r2, r0
 800e184:	683b      	ldr	r3, [r7, #0]
 800e186:	1ad3      	subs	r3, r2, r3
 800e188:	69ba      	ldr	r2, [r7, #24]
 800e18a:	429a      	cmp	r2, r3
 800e18c:	d302      	bcc.n	800e194 <UART_WaitOnFlagUntilTimeout+0x30>
 800e18e:	69bb      	ldr	r3, [r7, #24]
 800e190:	2b00      	cmp	r3, #0
 800e192:	d101      	bne.n	800e198 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800e194:	2303      	movs	r3, #3
 800e196:	e04e      	b.n	800e236 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800e198:	68fb      	ldr	r3, [r7, #12]
 800e19a:	681b      	ldr	r3, [r3, #0]
 800e19c:	681b      	ldr	r3, [r3, #0]
 800e19e:	f003 0304 	and.w	r3, r3, #4
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d037      	beq.n	800e216 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e1a6:	68bb      	ldr	r3, [r7, #8]
 800e1a8:	2b80      	cmp	r3, #128	@ 0x80
 800e1aa:	d034      	beq.n	800e216 <UART_WaitOnFlagUntilTimeout+0xb2>
 800e1ac:	68bb      	ldr	r3, [r7, #8]
 800e1ae:	2b40      	cmp	r3, #64	@ 0x40
 800e1b0:	d031      	beq.n	800e216 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	69db      	ldr	r3, [r3, #28]
 800e1b8:	f003 0308 	and.w	r3, r3, #8
 800e1bc:	2b08      	cmp	r3, #8
 800e1be:	d110      	bne.n	800e1e2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	2208      	movs	r2, #8
 800e1c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e1c8:	68f8      	ldr	r0, [r7, #12]
 800e1ca:	f000 f95b 	bl	800e484 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800e1ce:	68fb      	ldr	r3, [r7, #12]
 800e1d0:	2208      	movs	r2, #8
 800e1d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	2200      	movs	r2, #0
 800e1da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800e1de:	2301      	movs	r3, #1
 800e1e0:	e029      	b.n	800e236 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e1e2:	68fb      	ldr	r3, [r7, #12]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	69db      	ldr	r3, [r3, #28]
 800e1e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e1ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e1f0:	d111      	bne.n	800e216 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e1fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800e1fc:	68f8      	ldr	r0, [r7, #12]
 800e1fe:	f000 f941 	bl	800e484 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	2220      	movs	r2, #32
 800e206:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e20a:	68fb      	ldr	r3, [r7, #12]
 800e20c:	2200      	movs	r2, #0
 800e20e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800e212:	2303      	movs	r3, #3
 800e214:	e00f      	b.n	800e236 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	681b      	ldr	r3, [r3, #0]
 800e21a:	69da      	ldr	r2, [r3, #28]
 800e21c:	68bb      	ldr	r3, [r7, #8]
 800e21e:	4013      	ands	r3, r2
 800e220:	68ba      	ldr	r2, [r7, #8]
 800e222:	429a      	cmp	r2, r3
 800e224:	bf0c      	ite	eq
 800e226:	2301      	moveq	r3, #1
 800e228:	2300      	movne	r3, #0
 800e22a:	b2db      	uxtb	r3, r3
 800e22c:	461a      	mov	r2, r3
 800e22e:	79fb      	ldrb	r3, [r7, #7]
 800e230:	429a      	cmp	r2, r3
 800e232:	d0a0      	beq.n	800e176 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e234:	2300      	movs	r3, #0
}
 800e236:	4618      	mov	r0, r3
 800e238:	3710      	adds	r7, #16
 800e23a:	46bd      	mov	sp, r7
 800e23c:	bd80      	pop	{r7, pc}
	...

0800e240 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e240:	b480      	push	{r7}
 800e242:	b0a3      	sub	sp, #140	@ 0x8c
 800e244:	af00      	add	r7, sp, #0
 800e246:	60f8      	str	r0, [r7, #12]
 800e248:	60b9      	str	r1, [r7, #8]
 800e24a:	4613      	mov	r3, r2
 800e24c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	68ba      	ldr	r2, [r7, #8]
 800e252:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800e254:	68fb      	ldr	r3, [r7, #12]
 800e256:	88fa      	ldrh	r2, [r7, #6]
 800e258:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	88fa      	ldrh	r2, [r7, #6]
 800e260:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	2200      	movs	r2, #0
 800e268:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	689b      	ldr	r3, [r3, #8]
 800e26e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e272:	d10e      	bne.n	800e292 <UART_Start_Receive_IT+0x52>
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	691b      	ldr	r3, [r3, #16]
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d105      	bne.n	800e288 <UART_Start_Receive_IT+0x48>
 800e27c:	68fb      	ldr	r3, [r7, #12]
 800e27e:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800e282:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e286:	e02d      	b.n	800e2e4 <UART_Start_Receive_IT+0xa4>
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	22ff      	movs	r2, #255	@ 0xff
 800e28c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e290:	e028      	b.n	800e2e4 <UART_Start_Receive_IT+0xa4>
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	689b      	ldr	r3, [r3, #8]
 800e296:	2b00      	cmp	r3, #0
 800e298:	d10d      	bne.n	800e2b6 <UART_Start_Receive_IT+0x76>
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	691b      	ldr	r3, [r3, #16]
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d104      	bne.n	800e2ac <UART_Start_Receive_IT+0x6c>
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	22ff      	movs	r2, #255	@ 0xff
 800e2a6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e2aa:	e01b      	b.n	800e2e4 <UART_Start_Receive_IT+0xa4>
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	227f      	movs	r2, #127	@ 0x7f
 800e2b0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e2b4:	e016      	b.n	800e2e4 <UART_Start_Receive_IT+0xa4>
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	689b      	ldr	r3, [r3, #8]
 800e2ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e2be:	d10d      	bne.n	800e2dc <UART_Start_Receive_IT+0x9c>
 800e2c0:	68fb      	ldr	r3, [r7, #12]
 800e2c2:	691b      	ldr	r3, [r3, #16]
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d104      	bne.n	800e2d2 <UART_Start_Receive_IT+0x92>
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	227f      	movs	r2, #127	@ 0x7f
 800e2cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e2d0:	e008      	b.n	800e2e4 <UART_Start_Receive_IT+0xa4>
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	223f      	movs	r2, #63	@ 0x3f
 800e2d6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800e2da:	e003      	b.n	800e2e4 <UART_Start_Receive_IT+0xa4>
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	2200      	movs	r2, #0
 800e2e0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	2200      	movs	r2, #0
 800e2e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e2ec:	68fb      	ldr	r3, [r7, #12]
 800e2ee:	2222      	movs	r2, #34	@ 0x22
 800e2f0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e2f4:	68fb      	ldr	r3, [r7, #12]
 800e2f6:	681b      	ldr	r3, [r3, #0]
 800e2f8:	3308      	adds	r3, #8
 800e2fa:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e2fe:	e853 3f00 	ldrex	r3, [r3]
 800e302:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800e304:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e306:	f043 0301 	orr.w	r3, r3, #1
 800e30a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	3308      	adds	r3, #8
 800e314:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800e318:	673a      	str	r2, [r7, #112]	@ 0x70
 800e31a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e31c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800e31e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800e320:	e841 2300 	strex	r3, r2, [r1]
 800e324:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800e326:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e328:	2b00      	cmp	r3, #0
 800e32a:	d1e3      	bne.n	800e2f4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e330:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e334:	d14f      	bne.n	800e3d6 <UART_Start_Receive_IT+0x196>
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e33c:	88fa      	ldrh	r2, [r7, #6]
 800e33e:	429a      	cmp	r2, r3
 800e340:	d349      	bcc.n	800e3d6 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e342:	68fb      	ldr	r3, [r7, #12]
 800e344:	689b      	ldr	r3, [r3, #8]
 800e346:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e34a:	d107      	bne.n	800e35c <UART_Start_Receive_IT+0x11c>
 800e34c:	68fb      	ldr	r3, [r7, #12]
 800e34e:	691b      	ldr	r3, [r3, #16]
 800e350:	2b00      	cmp	r3, #0
 800e352:	d103      	bne.n	800e35c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800e354:	68fb      	ldr	r3, [r7, #12]
 800e356:	4a47      	ldr	r2, [pc, #284]	@ (800e474 <UART_Start_Receive_IT+0x234>)
 800e358:	675a      	str	r2, [r3, #116]	@ 0x74
 800e35a:	e002      	b.n	800e362 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	4a46      	ldr	r2, [pc, #280]	@ (800e478 <UART_Start_Receive_IT+0x238>)
 800e360:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	691b      	ldr	r3, [r3, #16]
 800e366:	2b00      	cmp	r3, #0
 800e368:	d01a      	beq.n	800e3a0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e370:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e372:	e853 3f00 	ldrex	r3, [r3]
 800e376:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e378:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e37a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e37e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	681b      	ldr	r3, [r3, #0]
 800e386:	461a      	mov	r2, r3
 800e388:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800e38c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e38e:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e390:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e392:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800e394:	e841 2300 	strex	r3, r2, [r1]
 800e398:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800e39a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e39c:	2b00      	cmp	r3, #0
 800e39e:	d1e4      	bne.n	800e36a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	3308      	adds	r3, #8
 800e3a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e3aa:	e853 3f00 	ldrex	r3, [r3]
 800e3ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e3b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800e3b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800e3b8:	68fb      	ldr	r3, [r7, #12]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	3308      	adds	r3, #8
 800e3be:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800e3c0:	64ba      	str	r2, [r7, #72]	@ 0x48
 800e3c2:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3c4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e3c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e3c8:	e841 2300 	strex	r3, r2, [r1]
 800e3cc:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e3ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d1e5      	bne.n	800e3a0 <UART_Start_Receive_IT+0x160>
 800e3d4:	e046      	b.n	800e464 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	689b      	ldr	r3, [r3, #8]
 800e3da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e3de:	d107      	bne.n	800e3f0 <UART_Start_Receive_IT+0x1b0>
 800e3e0:	68fb      	ldr	r3, [r7, #12]
 800e3e2:	691b      	ldr	r3, [r3, #16]
 800e3e4:	2b00      	cmp	r3, #0
 800e3e6:	d103      	bne.n	800e3f0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	4a24      	ldr	r2, [pc, #144]	@ (800e47c <UART_Start_Receive_IT+0x23c>)
 800e3ec:	675a      	str	r2, [r3, #116]	@ 0x74
 800e3ee:	e002      	b.n	800e3f6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	4a23      	ldr	r2, [pc, #140]	@ (800e480 <UART_Start_Receive_IT+0x240>)
 800e3f4:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	691b      	ldr	r3, [r3, #16]
 800e3fa:	2b00      	cmp	r3, #0
 800e3fc:	d019      	beq.n	800e432 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800e3fe:	68fb      	ldr	r3, [r7, #12]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e406:	e853 3f00 	ldrex	r3, [r3]
 800e40a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e40c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e40e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800e412:	677b      	str	r3, [r7, #116]	@ 0x74
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	681b      	ldr	r3, [r3, #0]
 800e418:	461a      	mov	r2, r3
 800e41a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e41c:	637b      	str	r3, [r7, #52]	@ 0x34
 800e41e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e420:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e422:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e424:	e841 2300 	strex	r3, r2, [r1]
 800e428:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e42a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e42c:	2b00      	cmp	r3, #0
 800e42e:	d1e6      	bne.n	800e3fe <UART_Start_Receive_IT+0x1be>
 800e430:	e018      	b.n	800e464 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e432:	68fb      	ldr	r3, [r7, #12]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e438:	697b      	ldr	r3, [r7, #20]
 800e43a:	e853 3f00 	ldrex	r3, [r3]
 800e43e:	613b      	str	r3, [r7, #16]
   return(result);
 800e440:	693b      	ldr	r3, [r7, #16]
 800e442:	f043 0320 	orr.w	r3, r3, #32
 800e446:	67bb      	str	r3, [r7, #120]	@ 0x78
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	461a      	mov	r2, r3
 800e44e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e450:	623b      	str	r3, [r7, #32]
 800e452:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e454:	69f9      	ldr	r1, [r7, #28]
 800e456:	6a3a      	ldr	r2, [r7, #32]
 800e458:	e841 2300 	strex	r3, r2, [r1]
 800e45c:	61bb      	str	r3, [r7, #24]
   return(result);
 800e45e:	69bb      	ldr	r3, [r7, #24]
 800e460:	2b00      	cmp	r3, #0
 800e462:	d1e6      	bne.n	800e432 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800e464:	2300      	movs	r3, #0
}
 800e466:	4618      	mov	r0, r3
 800e468:	378c      	adds	r7, #140	@ 0x8c
 800e46a:	46bd      	mov	sp, r7
 800e46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e470:	4770      	bx	lr
 800e472:	bf00      	nop
 800e474:	0800ecc5 	.word	0x0800ecc5
 800e478:	0800e955 	.word	0x0800e955
 800e47c:	0800e791 	.word	0x0800e791
 800e480:	0800e5cd 	.word	0x0800e5cd

0800e484 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e484:	b480      	push	{r7}
 800e486:	b095      	sub	sp, #84	@ 0x54
 800e488:	af00      	add	r7, sp, #0
 800e48a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e48c:	687b      	ldr	r3, [r7, #4]
 800e48e:	681b      	ldr	r3, [r3, #0]
 800e490:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e492:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e494:	e853 3f00 	ldrex	r3, [r3]
 800e498:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e49a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e49c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e4a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	461a      	mov	r2, r3
 800e4a8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e4aa:	643b      	str	r3, [r7, #64]	@ 0x40
 800e4ac:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4ae:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e4b0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e4b2:	e841 2300 	strex	r3, r2, [r1]
 800e4b6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e4b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	d1e6      	bne.n	800e48c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	681b      	ldr	r3, [r3, #0]
 800e4c2:	3308      	adds	r3, #8
 800e4c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4c6:	6a3b      	ldr	r3, [r7, #32]
 800e4c8:	e853 3f00 	ldrex	r3, [r3]
 800e4cc:	61fb      	str	r3, [r7, #28]
   return(result);
 800e4ce:	69fb      	ldr	r3, [r7, #28]
 800e4d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e4d4:	f023 0301 	bic.w	r3, r3, #1
 800e4d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e4da:	687b      	ldr	r3, [r7, #4]
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	3308      	adds	r3, #8
 800e4e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e4e2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e4e4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e4e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e4e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e4ea:	e841 2300 	strex	r3, r2, [r1]
 800e4ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e4f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e4f2:	2b00      	cmp	r3, #0
 800e4f4:	d1e3      	bne.n	800e4be <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e4fa:	2b01      	cmp	r3, #1
 800e4fc:	d118      	bne.n	800e530 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e4fe:	687b      	ldr	r3, [r7, #4]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	e853 3f00 	ldrex	r3, [r3]
 800e50a:	60bb      	str	r3, [r7, #8]
   return(result);
 800e50c:	68bb      	ldr	r3, [r7, #8]
 800e50e:	f023 0310 	bic.w	r3, r3, #16
 800e512:	647b      	str	r3, [r7, #68]	@ 0x44
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	461a      	mov	r2, r3
 800e51a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e51c:	61bb      	str	r3, [r7, #24]
 800e51e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e520:	6979      	ldr	r1, [r7, #20]
 800e522:	69ba      	ldr	r2, [r7, #24]
 800e524:	e841 2300 	strex	r3, r2, [r1]
 800e528:	613b      	str	r3, [r7, #16]
   return(result);
 800e52a:	693b      	ldr	r3, [r7, #16]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d1e6      	bne.n	800e4fe <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	2220      	movs	r2, #32
 800e534:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	2200      	movs	r2, #0
 800e53c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e53e:	687b      	ldr	r3, [r7, #4]
 800e540:	2200      	movs	r2, #0
 800e542:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e544:	bf00      	nop
 800e546:	3754      	adds	r7, #84	@ 0x54
 800e548:	46bd      	mov	sp, r7
 800e54a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e54e:	4770      	bx	lr

0800e550 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e550:	b580      	push	{r7, lr}
 800e552:	b084      	sub	sp, #16
 800e554:	af00      	add	r7, sp, #0
 800e556:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e55c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e55e:	68fb      	ldr	r3, [r7, #12]
 800e560:	2200      	movs	r2, #0
 800e562:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e566:	68f8      	ldr	r0, [r7, #12]
 800e568:	f7ff faac 	bl	800dac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e56c:	bf00      	nop
 800e56e:	3710      	adds	r7, #16
 800e570:	46bd      	mov	sp, r7
 800e572:	bd80      	pop	{r7, pc}

0800e574 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e574:	b580      	push	{r7, lr}
 800e576:	b088      	sub	sp, #32
 800e578:	af00      	add	r7, sp, #0
 800e57a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e582:	68fb      	ldr	r3, [r7, #12]
 800e584:	e853 3f00 	ldrex	r3, [r3]
 800e588:	60bb      	str	r3, [r7, #8]
   return(result);
 800e58a:	68bb      	ldr	r3, [r7, #8]
 800e58c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e590:	61fb      	str	r3, [r7, #28]
 800e592:	687b      	ldr	r3, [r7, #4]
 800e594:	681b      	ldr	r3, [r3, #0]
 800e596:	461a      	mov	r2, r3
 800e598:	69fb      	ldr	r3, [r7, #28]
 800e59a:	61bb      	str	r3, [r7, #24]
 800e59c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e59e:	6979      	ldr	r1, [r7, #20]
 800e5a0:	69ba      	ldr	r2, [r7, #24]
 800e5a2:	e841 2300 	strex	r3, r2, [r1]
 800e5a6:	613b      	str	r3, [r7, #16]
   return(result);
 800e5a8:	693b      	ldr	r3, [r7, #16]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d1e6      	bne.n	800e57c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e5ae:	687b      	ldr	r3, [r7, #4]
 800e5b0:	2220      	movs	r2, #32
 800e5b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	2200      	movs	r2, #0
 800e5ba:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e5bc:	6878      	ldr	r0, [r7, #4]
 800e5be:	f7ff fa77 	bl	800dab0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e5c2:	bf00      	nop
 800e5c4:	3720      	adds	r7, #32
 800e5c6:	46bd      	mov	sp, r7
 800e5c8:	bd80      	pop	{r7, pc}
	...

0800e5cc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800e5cc:	b580      	push	{r7, lr}
 800e5ce:	b09c      	sub	sp, #112	@ 0x70
 800e5d0:	af00      	add	r7, sp, #0
 800e5d2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e5da:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e5e4:	2b22      	cmp	r3, #34	@ 0x22
 800e5e6:	f040 80c3 	bne.w	800e770 <UART_RxISR_8BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e5f0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e5f4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800e5f8:	b2d9      	uxtb	r1, r3
 800e5fa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e5fe:	b2da      	uxtb	r2, r3
 800e600:	687b      	ldr	r3, [r7, #4]
 800e602:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e604:	400a      	ands	r2, r1
 800e606:	b2d2      	uxtb	r2, r2
 800e608:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e60e:	1c5a      	adds	r2, r3, #1
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e61a:	b29b      	uxth	r3, r3
 800e61c:	3b01      	subs	r3, #1
 800e61e:	b29a      	uxth	r2, r3
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800e626:	687b      	ldr	r3, [r7, #4]
 800e628:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e62c:	b29b      	uxth	r3, r3
 800e62e:	2b00      	cmp	r3, #0
 800e630:	f040 80a6 	bne.w	800e780 <UART_RxISR_8BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e63a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e63c:	e853 3f00 	ldrex	r3, [r3]
 800e640:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e642:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e644:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e648:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	461a      	mov	r2, r3
 800e650:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e652:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e654:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e656:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e658:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e65a:	e841 2300 	strex	r3, r2, [r1]
 800e65e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e660:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e662:	2b00      	cmp	r3, #0
 800e664:	d1e6      	bne.n	800e634 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e666:	687b      	ldr	r3, [r7, #4]
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	3308      	adds	r3, #8
 800e66c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e66e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e670:	e853 3f00 	ldrex	r3, [r3]
 800e674:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e676:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e678:	f023 0301 	bic.w	r3, r3, #1
 800e67c:	667b      	str	r3, [r7, #100]	@ 0x64
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	3308      	adds	r3, #8
 800e684:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e686:	647a      	str	r2, [r7, #68]	@ 0x44
 800e688:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e68a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e68c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e68e:	e841 2300 	strex	r3, r2, [r1]
 800e692:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e694:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e696:	2b00      	cmp	r3, #0
 800e698:	d1e5      	bne.n	800e666 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	2220      	movs	r2, #32
 800e69e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	2200      	movs	r2, #0
 800e6a6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	2200      	movs	r2, #0
 800e6ac:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	681b      	ldr	r3, [r3, #0]
 800e6b2:	4a35      	ldr	r2, [pc, #212]	@ (800e788 <UART_RxISR_8BIT+0x1bc>)
 800e6b4:	4293      	cmp	r3, r2
 800e6b6:	d024      	beq.n	800e702 <UART_RxISR_8BIT+0x136>
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	4a33      	ldr	r2, [pc, #204]	@ (800e78c <UART_RxISR_8BIT+0x1c0>)
 800e6be:	4293      	cmp	r3, r2
 800e6c0:	d01f      	beq.n	800e702 <UART_RxISR_8BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	681b      	ldr	r3, [r3, #0]
 800e6c6:	685b      	ldr	r3, [r3, #4]
 800e6c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e6cc:	2b00      	cmp	r3, #0
 800e6ce:	d018      	beq.n	800e702 <UART_RxISR_8BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	681b      	ldr	r3, [r3, #0]
 800e6d4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e6d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e6d8:	e853 3f00 	ldrex	r3, [r3]
 800e6dc:	623b      	str	r3, [r7, #32]
   return(result);
 800e6de:	6a3b      	ldr	r3, [r7, #32]
 800e6e0:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e6e4:	663b      	str	r3, [r7, #96]	@ 0x60
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	461a      	mov	r2, r3
 800e6ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e6ee:	633b      	str	r3, [r7, #48]	@ 0x30
 800e6f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e6f2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e6f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e6f6:	e841 2300 	strex	r3, r2, [r1]
 800e6fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e6fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d1e6      	bne.n	800e6d0 <UART_RxISR_8BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e706:	2b01      	cmp	r3, #1
 800e708:	d12e      	bne.n	800e768 <UART_RxISR_8BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	2200      	movs	r2, #0
 800e70e:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e716:	693b      	ldr	r3, [r7, #16]
 800e718:	e853 3f00 	ldrex	r3, [r3]
 800e71c:	60fb      	str	r3, [r7, #12]
   return(result);
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	f023 0310 	bic.w	r3, r3, #16
 800e724:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	461a      	mov	r2, r3
 800e72c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e72e:	61fb      	str	r3, [r7, #28]
 800e730:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e732:	69b9      	ldr	r1, [r7, #24]
 800e734:	69fa      	ldr	r2, [r7, #28]
 800e736:	e841 2300 	strex	r3, r2, [r1]
 800e73a:	617b      	str	r3, [r7, #20]
   return(result);
 800e73c:	697b      	ldr	r3, [r7, #20]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d1e6      	bne.n	800e710 <UART_RxISR_8BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	681b      	ldr	r3, [r3, #0]
 800e746:	69db      	ldr	r3, [r3, #28]
 800e748:	f003 0310 	and.w	r3, r3, #16
 800e74c:	2b10      	cmp	r3, #16
 800e74e:	d103      	bne.n	800e758 <UART_RxISR_8BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	2210      	movs	r2, #16
 800e756:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e75e:	4619      	mov	r1, r3
 800e760:	6878      	ldr	r0, [r7, #4]
 800e762:	f7ff f9b9 	bl	800dad8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e766:	e00b      	b.n	800e780 <UART_RxISR_8BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800e768:	6878      	ldr	r0, [r7, #4]
 800e76a:	f7f2 fcbb 	bl	80010e4 <HAL_UART_RxCpltCallback>
}
 800e76e:	e007      	b.n	800e780 <UART_RxISR_8BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	699a      	ldr	r2, [r3, #24]
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	681b      	ldr	r3, [r3, #0]
 800e77a:	f042 0208 	orr.w	r2, r2, #8
 800e77e:	619a      	str	r2, [r3, #24]
}
 800e780:	bf00      	nop
 800e782:	3770      	adds	r7, #112	@ 0x70
 800e784:	46bd      	mov	sp, r7
 800e786:	bd80      	pop	{r7, pc}
 800e788:	44002400 	.word	0x44002400
 800e78c:	54002400 	.word	0x54002400

0800e790 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800e790:	b580      	push	{r7, lr}
 800e792:	b09c      	sub	sp, #112	@ 0x70
 800e794:	af00      	add	r7, sp, #0
 800e796:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e79e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e7a8:	2b22      	cmp	r3, #34	@ 0x22
 800e7aa:	f040 80c3 	bne.w	800e934 <UART_RxISR_16BIT+0x1a4>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e7ae:	687b      	ldr	r3, [r7, #4]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e7b4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e7bc:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800e7be:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800e7c2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800e7c6:	4013      	ands	r3, r2
 800e7c8:	b29a      	uxth	r2, r3
 800e7ca:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e7cc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e7d2:	1c9a      	adds	r2, r3, #2
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800e7d8:	687b      	ldr	r3, [r7, #4]
 800e7da:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e7de:	b29b      	uxth	r3, r3
 800e7e0:	3b01      	subs	r3, #1
 800e7e2:	b29a      	uxth	r2, r3
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e7f0:	b29b      	uxth	r3, r3
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	f040 80a6 	bne.w	800e944 <UART_RxISR_16BIT+0x1b4>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e7fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e800:	e853 3f00 	ldrex	r3, [r3]
 800e804:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e806:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e808:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e80c:	667b      	str	r3, [r7, #100]	@ 0x64
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	461a      	mov	r2, r3
 800e814:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e816:	657b      	str	r3, [r7, #84]	@ 0x54
 800e818:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e81a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e81c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e81e:	e841 2300 	strex	r3, r2, [r1]
 800e822:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e824:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e826:	2b00      	cmp	r3, #0
 800e828:	d1e6      	bne.n	800e7f8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	681b      	ldr	r3, [r3, #0]
 800e82e:	3308      	adds	r3, #8
 800e830:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e832:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e834:	e853 3f00 	ldrex	r3, [r3]
 800e838:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e83a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e83c:	f023 0301 	bic.w	r3, r3, #1
 800e840:	663b      	str	r3, [r7, #96]	@ 0x60
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	3308      	adds	r3, #8
 800e848:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e84a:	643a      	str	r2, [r7, #64]	@ 0x40
 800e84c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e84e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e850:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e852:	e841 2300 	strex	r3, r2, [r1]
 800e856:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d1e5      	bne.n	800e82a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	2220      	movs	r2, #32
 800e862:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	2200      	movs	r2, #0
 800e86a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	2200      	movs	r2, #0
 800e870:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800e872:	687b      	ldr	r3, [r7, #4]
 800e874:	681b      	ldr	r3, [r3, #0]
 800e876:	4a35      	ldr	r2, [pc, #212]	@ (800e94c <UART_RxISR_16BIT+0x1bc>)
 800e878:	4293      	cmp	r3, r2
 800e87a:	d024      	beq.n	800e8c6 <UART_RxISR_16BIT+0x136>
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	681b      	ldr	r3, [r3, #0]
 800e880:	4a33      	ldr	r2, [pc, #204]	@ (800e950 <UART_RxISR_16BIT+0x1c0>)
 800e882:	4293      	cmp	r3, r2
 800e884:	d01f      	beq.n	800e8c6 <UART_RxISR_16BIT+0x136>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	681b      	ldr	r3, [r3, #0]
 800e88a:	685b      	ldr	r3, [r3, #4]
 800e88c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e890:	2b00      	cmp	r3, #0
 800e892:	d018      	beq.n	800e8c6 <UART_RxISR_16BIT+0x136>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e89a:	6a3b      	ldr	r3, [r7, #32]
 800e89c:	e853 3f00 	ldrex	r3, [r3]
 800e8a0:	61fb      	str	r3, [r7, #28]
   return(result);
 800e8a2:	69fb      	ldr	r3, [r7, #28]
 800e8a4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800e8a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	461a      	mov	r2, r3
 800e8b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e8b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e8b4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8b6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e8b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e8ba:	e841 2300 	strex	r3, r2, [r1]
 800e8be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e8c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d1e6      	bne.n	800e894 <UART_RxISR_16BIT+0x104>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e8ca:	2b01      	cmp	r3, #1
 800e8cc:	d12e      	bne.n	800e92c <UART_RxISR_16BIT+0x19c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	e853 3f00 	ldrex	r3, [r3]
 800e8e0:	60bb      	str	r3, [r7, #8]
   return(result);
 800e8e2:	68bb      	ldr	r3, [r7, #8]
 800e8e4:	f023 0310 	bic.w	r3, r3, #16
 800e8e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	461a      	mov	r2, r3
 800e8f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e8f2:	61bb      	str	r3, [r7, #24]
 800e8f4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e8f6:	6979      	ldr	r1, [r7, #20]
 800e8f8:	69ba      	ldr	r2, [r7, #24]
 800e8fa:	e841 2300 	strex	r3, r2, [r1]
 800e8fe:	613b      	str	r3, [r7, #16]
   return(result);
 800e900:	693b      	ldr	r3, [r7, #16]
 800e902:	2b00      	cmp	r3, #0
 800e904:	d1e6      	bne.n	800e8d4 <UART_RxISR_16BIT+0x144>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	69db      	ldr	r3, [r3, #28]
 800e90c:	f003 0310 	and.w	r3, r3, #16
 800e910:	2b10      	cmp	r3, #16
 800e912:	d103      	bne.n	800e91c <UART_RxISR_16BIT+0x18c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	2210      	movs	r2, #16
 800e91a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e922:	4619      	mov	r1, r3
 800e924:	6878      	ldr	r0, [r7, #4]
 800e926:	f7ff f8d7 	bl	800dad8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e92a:	e00b      	b.n	800e944 <UART_RxISR_16BIT+0x1b4>
        HAL_UART_RxCpltCallback(huart);
 800e92c:	6878      	ldr	r0, [r7, #4]
 800e92e:	f7f2 fbd9 	bl	80010e4 <HAL_UART_RxCpltCallback>
}
 800e932:	e007      	b.n	800e944 <UART_RxISR_16BIT+0x1b4>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	699a      	ldr	r2, [r3, #24]
 800e93a:	687b      	ldr	r3, [r7, #4]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	f042 0208 	orr.w	r2, r2, #8
 800e942:	619a      	str	r2, [r3, #24]
}
 800e944:	bf00      	nop
 800e946:	3770      	adds	r7, #112	@ 0x70
 800e948:	46bd      	mov	sp, r7
 800e94a:	bd80      	pop	{r7, pc}
 800e94c:	44002400 	.word	0x44002400
 800e950:	54002400 	.word	0x54002400

0800e954 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800e954:	b580      	push	{r7, lr}
 800e956:	b0ac      	sub	sp, #176	@ 0xb0
 800e958:	af00      	add	r7, sp, #0
 800e95a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800e962:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	69db      	ldr	r3, [r3, #28]
 800e96c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	681b      	ldr	r3, [r3, #0]
 800e974:	681b      	ldr	r3, [r3, #0]
 800e976:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	681b      	ldr	r3, [r3, #0]
 800e97e:	689b      	ldr	r3, [r3, #8]
 800e980:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e98a:	2b22      	cmp	r3, #34	@ 0x22
 800e98c:	f040 8188 	bne.w	800eca0 <UART_RxISR_8BIT_FIFOEN+0x34c>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e996:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e99a:	e12b      	b.n	800ebf4 <UART_RxISR_8BIT_FIFOEN+0x2a0>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	681b      	ldr	r3, [r3, #0]
 800e9a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9a2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800e9a6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800e9aa:	b2d9      	uxtb	r1, r3
 800e9ac:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800e9b0:	b2da      	uxtb	r2, r3
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e9b6:	400a      	ands	r2, r1
 800e9b8:	b2d2      	uxtb	r2, r2
 800e9ba:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e9c0:	1c5a      	adds	r2, r3, #1
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e9cc:	b29b      	uxth	r3, r3
 800e9ce:	3b01      	subs	r3, #1
 800e9d0:	b29a      	uxth	r2, r3
 800e9d2:	687b      	ldr	r3, [r7, #4]
 800e9d4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	69db      	ldr	r3, [r3, #28]
 800e9de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800e9e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e9e6:	f003 0307 	and.w	r3, r3, #7
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d053      	beq.n	800ea96 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e9ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e9f2:	f003 0301 	and.w	r3, r3, #1
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	d011      	beq.n	800ea1e <UART_RxISR_8BIT_FIFOEN+0xca>
 800e9fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e9fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d00b      	beq.n	800ea1e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	681b      	ldr	r3, [r3, #0]
 800ea0a:	2201      	movs	r2, #1
 800ea0c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea14:	f043 0201 	orr.w	r2, r3, #1
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ea1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea22:	f003 0302 	and.w	r3, r3, #2
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d011      	beq.n	800ea4e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800ea2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ea2e:	f003 0301 	and.w	r3, r3, #1
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d00b      	beq.n	800ea4e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	681b      	ldr	r3, [r3, #0]
 800ea3a:	2202      	movs	r2, #2
 800ea3c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ea3e:	687b      	ldr	r3, [r7, #4]
 800ea40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea44:	f043 0204 	orr.w	r2, r3, #4
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ea4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ea52:	f003 0304 	and.w	r3, r3, #4
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d011      	beq.n	800ea7e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800ea5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ea5e:	f003 0301 	and.w	r3, r3, #1
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d00b      	beq.n	800ea7e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	681b      	ldr	r3, [r3, #0]
 800ea6a:	2204      	movs	r2, #4
 800ea6c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea74:	f043 0202 	orr.w	r2, r3, #2
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d006      	beq.n	800ea96 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ea88:	6878      	ldr	r0, [r7, #4]
 800ea8a:	f7ff f81b 	bl	800dac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	2200      	movs	r2, #0
 800ea92:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ea9c:	b29b      	uxth	r3, r3
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	f040 80a8 	bne.w	800ebf4 <UART_RxISR_8BIT_FIFOEN+0x2a0>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eaaa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800eaac:	e853 3f00 	ldrex	r3, [r3]
 800eab0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800eab2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800eab4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800eab8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	681b      	ldr	r3, [r3, #0]
 800eac0:	461a      	mov	r2, r3
 800eac2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800eac6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800eac8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eaca:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800eacc:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800eace:	e841 2300 	strex	r3, r2, [r1]
 800ead2:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800ead4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d1e4      	bne.n	800eaa4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	3308      	adds	r3, #8
 800eae0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eae2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800eae4:	e853 3f00 	ldrex	r3, [r3]
 800eae8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800eaea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800eaec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800eaf0:	f023 0301 	bic.w	r3, r3, #1
 800eaf4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	3308      	adds	r3, #8
 800eafe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800eb02:	66ba      	str	r2, [r7, #104]	@ 0x68
 800eb04:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb06:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800eb08:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800eb0a:	e841 2300 	strex	r3, r2, [r1]
 800eb0e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800eb10:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800eb12:	2b00      	cmp	r3, #0
 800eb14:	d1e1      	bne.n	800eada <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	2220      	movs	r2, #32
 800eb1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	2200      	movs	r2, #0
 800eb22:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	2200      	movs	r2, #0
 800eb28:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	681b      	ldr	r3, [r3, #0]
 800eb2e:	4a62      	ldr	r2, [pc, #392]	@ (800ecb8 <UART_RxISR_8BIT_FIFOEN+0x364>)
 800eb30:	4293      	cmp	r3, r2
 800eb32:	d026      	beq.n	800eb82 <UART_RxISR_8BIT_FIFOEN+0x22e>
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	681b      	ldr	r3, [r3, #0]
 800eb38:	4a60      	ldr	r2, [pc, #384]	@ (800ecbc <UART_RxISR_8BIT_FIFOEN+0x368>)
 800eb3a:	4293      	cmp	r3, r2
 800eb3c:	d021      	beq.n	800eb82 <UART_RxISR_8BIT_FIFOEN+0x22e>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	681b      	ldr	r3, [r3, #0]
 800eb42:	685b      	ldr	r3, [r3, #4]
 800eb44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800eb48:	2b00      	cmp	r3, #0
 800eb4a:	d01a      	beq.n	800eb82 <UART_RxISR_8BIT_FIFOEN+0x22e>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	681b      	ldr	r3, [r3, #0]
 800eb50:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eb54:	e853 3f00 	ldrex	r3, [r3]
 800eb58:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800eb5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800eb5c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800eb60:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	681b      	ldr	r3, [r3, #0]
 800eb68:	461a      	mov	r2, r3
 800eb6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800eb6e:	657b      	str	r3, [r7, #84]	@ 0x54
 800eb70:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb72:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800eb74:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800eb76:	e841 2300 	strex	r3, r2, [r1]
 800eb7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800eb7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d1e4      	bne.n	800eb4c <UART_RxISR_8BIT_FIFOEN+0x1f8>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eb86:	2b01      	cmp	r3, #1
 800eb88:	d130      	bne.n	800ebec <UART_RxISR_8BIT_FIFOEN+0x298>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	2200      	movs	r2, #0
 800eb8e:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eb90:	687b      	ldr	r3, [r7, #4]
 800eb92:	681b      	ldr	r3, [r3, #0]
 800eb94:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800eb98:	e853 3f00 	ldrex	r3, [r3]
 800eb9c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800eb9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eba0:	f023 0310 	bic.w	r3, r3, #16
 800eba4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	461a      	mov	r2, r3
 800ebae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ebb2:	643b      	str	r3, [r7, #64]	@ 0x40
 800ebb4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ebb6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ebb8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ebba:	e841 2300 	strex	r3, r2, [r1]
 800ebbe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ebc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ebc2:	2b00      	cmp	r3, #0
 800ebc4:	d1e4      	bne.n	800eb90 <UART_RxISR_8BIT_FIFOEN+0x23c>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	69db      	ldr	r3, [r3, #28]
 800ebcc:	f003 0310 	and.w	r3, r3, #16
 800ebd0:	2b10      	cmp	r3, #16
 800ebd2:	d103      	bne.n	800ebdc <UART_RxISR_8BIT_FIFOEN+0x288>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	2210      	movs	r2, #16
 800ebda:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ebdc:	687b      	ldr	r3, [r7, #4]
 800ebde:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ebe2:	4619      	mov	r1, r3
 800ebe4:	6878      	ldr	r0, [r7, #4]
 800ebe6:	f7fe ff77 	bl	800dad8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800ebea:	e00e      	b.n	800ec0a <UART_RxISR_8BIT_FIFOEN+0x2b6>
          HAL_UART_RxCpltCallback(huart);
 800ebec:	6878      	ldr	r0, [r7, #4]
 800ebee:	f7f2 fa79 	bl	80010e4 <HAL_UART_RxCpltCallback>
        break;
 800ebf2:	e00a      	b.n	800ec0a <UART_RxISR_8BIT_FIFOEN+0x2b6>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ebf4:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d006      	beq.n	800ec0a <UART_RxISR_8BIT_FIFOEN+0x2b6>
 800ebfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ec00:	f003 0320 	and.w	r3, r3, #32
 800ec04:	2b00      	cmp	r3, #0
 800ec06:	f47f aec9 	bne.w	800e99c <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ec10:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ec14:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	d049      	beq.n	800ecb0 <UART_RxISR_8BIT_FIFOEN+0x35c>
 800ec1c:	687b      	ldr	r3, [r7, #4]
 800ec1e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ec22:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800ec26:	429a      	cmp	r2, r3
 800ec28:	d242      	bcs.n	800ecb0 <UART_RxISR_8BIT_FIFOEN+0x35c>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	3308      	adds	r3, #8
 800ec30:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec32:	6a3b      	ldr	r3, [r7, #32]
 800ec34:	e853 3f00 	ldrex	r3, [r3]
 800ec38:	61fb      	str	r3, [r7, #28]
   return(result);
 800ec3a:	69fb      	ldr	r3, [r7, #28]
 800ec3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ec40:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	681b      	ldr	r3, [r3, #0]
 800ec48:	3308      	adds	r3, #8
 800ec4a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800ec4e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ec50:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec52:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ec54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ec56:	e841 2300 	strex	r3, r2, [r1]
 800ec5a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ec5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d1e3      	bne.n	800ec2a <UART_RxISR_8BIT_FIFOEN+0x2d6>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	4a16      	ldr	r2, [pc, #88]	@ (800ecc0 <UART_RxISR_8BIT_FIFOEN+0x36c>)
 800ec66:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec6e:	68fb      	ldr	r3, [r7, #12]
 800ec70:	e853 3f00 	ldrex	r3, [r3]
 800ec74:	60bb      	str	r3, [r7, #8]
   return(result);
 800ec76:	68bb      	ldr	r3, [r7, #8]
 800ec78:	f043 0320 	orr.w	r3, r3, #32
 800ec7c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	461a      	mov	r2, r3
 800ec86:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ec8a:	61bb      	str	r3, [r7, #24]
 800ec8c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ec8e:	6979      	ldr	r1, [r7, #20]
 800ec90:	69ba      	ldr	r2, [r7, #24]
 800ec92:	e841 2300 	strex	r3, r2, [r1]
 800ec96:	613b      	str	r3, [r7, #16]
   return(result);
 800ec98:	693b      	ldr	r3, [r7, #16]
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d1e4      	bne.n	800ec68 <UART_RxISR_8BIT_FIFOEN+0x314>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ec9e:	e007      	b.n	800ecb0 <UART_RxISR_8BIT_FIFOEN+0x35c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	681b      	ldr	r3, [r3, #0]
 800eca4:	699a      	ldr	r2, [r3, #24]
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	681b      	ldr	r3, [r3, #0]
 800ecaa:	f042 0208 	orr.w	r2, r2, #8
 800ecae:	619a      	str	r2, [r3, #24]
}
 800ecb0:	bf00      	nop
 800ecb2:	37b0      	adds	r7, #176	@ 0xb0
 800ecb4:	46bd      	mov	sp, r7
 800ecb6:	bd80      	pop	{r7, pc}
 800ecb8:	44002400 	.word	0x44002400
 800ecbc:	54002400 	.word	0x54002400
 800ecc0:	0800e5cd 	.word	0x0800e5cd

0800ecc4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ecc4:	b580      	push	{r7, lr}
 800ecc6:	b0ae      	sub	sp, #184	@ 0xb8
 800ecc8:	af00      	add	r7, sp, #0
 800ecca:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ecd2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	69db      	ldr	r3, [r3, #28]
 800ecdc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	681b      	ldr	r3, [r3, #0]
 800ecee:	689b      	ldr	r3, [r3, #8]
 800ecf0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ecfa:	2b22      	cmp	r3, #34	@ 0x22
 800ecfc:	f040 818c 	bne.w	800f018 <UART_RxISR_16BIT_FIFOEN+0x354>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ed06:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ed0a:	e12f      	b.n	800ef6c <UART_RxISR_16BIT_FIFOEN+0x2a8>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ed0c:	687b      	ldr	r3, [r7, #4]
 800ed0e:	681b      	ldr	r3, [r3, #0]
 800ed10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed12:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ed16:	687b      	ldr	r3, [r7, #4]
 800ed18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800ed1e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800ed22:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800ed26:	4013      	ands	r3, r2
 800ed28:	b29a      	uxth	r2, r3
 800ed2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ed2e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed34:	1c9a      	adds	r2, r3, #2
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ed40:	b29b      	uxth	r3, r3
 800ed42:	3b01      	subs	r3, #1
 800ed44:	b29a      	uxth	r2, r3
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	681b      	ldr	r3, [r3, #0]
 800ed50:	69db      	ldr	r3, [r3, #28]
 800ed52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800ed56:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ed5a:	f003 0307 	and.w	r3, r3, #7
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d053      	beq.n	800ee0a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ed62:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ed66:	f003 0301 	and.w	r3, r3, #1
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d011      	beq.n	800ed92 <UART_RxISR_16BIT_FIFOEN+0xce>
 800ed6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d00b      	beq.n	800ed92 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	681b      	ldr	r3, [r3, #0]
 800ed7e:	2201      	movs	r2, #1
 800ed80:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ed88:	f043 0201 	orr.w	r2, r3, #1
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ed92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ed96:	f003 0302 	and.w	r3, r3, #2
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d011      	beq.n	800edc2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800ed9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800eda2:	f003 0301 	and.w	r3, r3, #1
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d00b      	beq.n	800edc2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	2202      	movs	r2, #2
 800edb0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800edb8:	f043 0204 	orr.w	r2, r3, #4
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800edc2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800edc6:	f003 0304 	and.w	r3, r3, #4
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d011      	beq.n	800edf2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800edce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800edd2:	f003 0301 	and.w	r3, r3, #1
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d00b      	beq.n	800edf2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	681b      	ldr	r3, [r3, #0]
 800edde:	2204      	movs	r2, #4
 800ede0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ede8:	f043 0202 	orr.w	r2, r3, #2
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d006      	beq.n	800ee0a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800edfc:	6878      	ldr	r0, [r7, #4]
 800edfe:	f7fe fe61 	bl	800dac4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	2200      	movs	r2, #0
 800ee06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ee10:	b29b      	uxth	r3, r3
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	f040 80aa 	bne.w	800ef6c <UART_RxISR_16BIT_FIFOEN+0x2a8>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	681b      	ldr	r3, [r3, #0]
 800ee1c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ee20:	e853 3f00 	ldrex	r3, [r3]
 800ee24:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ee26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ee28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ee2c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	461a      	mov	r2, r3
 800ee36:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ee3a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ee3e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee40:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ee42:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ee46:	e841 2300 	strex	r3, r2, [r1]
 800ee4a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ee4c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d1e2      	bne.n	800ee18 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	681b      	ldr	r3, [r3, #0]
 800ee56:	3308      	adds	r3, #8
 800ee58:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ee5c:	e853 3f00 	ldrex	r3, [r3]
 800ee60:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ee62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ee64:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ee68:	f023 0301 	bic.w	r3, r3, #1
 800ee6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	3308      	adds	r3, #8
 800ee76:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800ee7a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ee7c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee7e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ee80:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ee82:	e841 2300 	strex	r3, r2, [r1]
 800ee86:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ee88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d1e1      	bne.n	800ee52 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ee8e:	687b      	ldr	r3, [r7, #4]
 800ee90:	2220      	movs	r2, #32
 800ee92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	2200      	movs	r2, #0
 800ee9a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	2200      	movs	r2, #0
 800eea0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	681b      	ldr	r3, [r3, #0]
 800eea6:	4a62      	ldr	r2, [pc, #392]	@ (800f030 <UART_RxISR_16BIT_FIFOEN+0x36c>)
 800eea8:	4293      	cmp	r3, r2
 800eeaa:	d026      	beq.n	800eefa <UART_RxISR_16BIT_FIFOEN+0x236>
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	681b      	ldr	r3, [r3, #0]
 800eeb0:	4a60      	ldr	r2, [pc, #384]	@ (800f034 <UART_RxISR_16BIT_FIFOEN+0x370>)
 800eeb2:	4293      	cmp	r3, r2
 800eeb4:	d021      	beq.n	800eefa <UART_RxISR_16BIT_FIFOEN+0x236>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	681b      	ldr	r3, [r3, #0]
 800eeba:	685b      	ldr	r3, [r3, #4]
 800eebc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d01a      	beq.n	800eefa <UART_RxISR_16BIT_FIFOEN+0x236>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eeca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eecc:	e853 3f00 	ldrex	r3, [r3]
 800eed0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800eed2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eed4:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800eed8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	461a      	mov	r2, r3
 800eee2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800eee6:	65bb      	str	r3, [r7, #88]	@ 0x58
 800eee8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eeea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800eeec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800eeee:	e841 2300 	strex	r3, r2, [r1]
 800eef2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800eef4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d1e4      	bne.n	800eec4 <UART_RxISR_16BIT_FIFOEN+0x200>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800eefe:	2b01      	cmp	r3, #1
 800ef00:	d130      	bne.n	800ef64 <UART_RxISR_16BIT_FIFOEN+0x2a0>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ef02:	687b      	ldr	r3, [r7, #4]
 800ef04:	2200      	movs	r2, #0
 800ef06:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ef08:	687b      	ldr	r3, [r7, #4]
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef10:	e853 3f00 	ldrex	r3, [r3]
 800ef14:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ef16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ef18:	f023 0310 	bic.w	r3, r3, #16
 800ef1c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	461a      	mov	r2, r3
 800ef26:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ef2a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ef2c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ef30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ef32:	e841 2300 	strex	r3, r2, [r1]
 800ef36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ef38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef3a:	2b00      	cmp	r3, #0
 800ef3c:	d1e4      	bne.n	800ef08 <UART_RxISR_16BIT_FIFOEN+0x244>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	681b      	ldr	r3, [r3, #0]
 800ef42:	69db      	ldr	r3, [r3, #28]
 800ef44:	f003 0310 	and.w	r3, r3, #16
 800ef48:	2b10      	cmp	r3, #16
 800ef4a:	d103      	bne.n	800ef54 <UART_RxISR_16BIT_FIFOEN+0x290>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	2210      	movs	r2, #16
 800ef52:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ef5a:	4619      	mov	r1, r3
 800ef5c:	6878      	ldr	r0, [r7, #4]
 800ef5e:	f7fe fdbb 	bl	800dad8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800ef62:	e00e      	b.n	800ef82 <UART_RxISR_16BIT_FIFOEN+0x2be>
          HAL_UART_RxCpltCallback(huart);
 800ef64:	6878      	ldr	r0, [r7, #4]
 800ef66:	f7f2 f8bd 	bl	80010e4 <HAL_UART_RxCpltCallback>
        break;
 800ef6a:	e00a      	b.n	800ef82 <UART_RxISR_16BIT_FIFOEN+0x2be>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ef6c:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800ef70:	2b00      	cmp	r3, #0
 800ef72:	d006      	beq.n	800ef82 <UART_RxISR_16BIT_FIFOEN+0x2be>
 800ef74:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800ef78:	f003 0320 	and.w	r3, r3, #32
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	f47f aec5 	bne.w	800ed0c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ef88:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800ef8c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d049      	beq.n	800f028 <UART_RxISR_16BIT_FIFOEN+0x364>
 800ef94:	687b      	ldr	r3, [r7, #4]
 800ef96:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ef9a:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800ef9e:	429a      	cmp	r2, r3
 800efa0:	d242      	bcs.n	800f028 <UART_RxISR_16BIT_FIFOEN+0x364>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	681b      	ldr	r3, [r3, #0]
 800efa6:	3308      	adds	r3, #8
 800efa8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800efac:	e853 3f00 	ldrex	r3, [r3]
 800efb0:	623b      	str	r3, [r7, #32]
   return(result);
 800efb2:	6a3b      	ldr	r3, [r7, #32]
 800efb4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800efb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	681b      	ldr	r3, [r3, #0]
 800efc0:	3308      	adds	r3, #8
 800efc2:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800efc6:	633a      	str	r2, [r7, #48]	@ 0x30
 800efc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800efcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800efce:	e841 2300 	strex	r3, r2, [r1]
 800efd2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800efd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d1e3      	bne.n	800efa2 <UART_RxISR_16BIT_FIFOEN+0x2de>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	4a16      	ldr	r2, [pc, #88]	@ (800f038 <UART_RxISR_16BIT_FIFOEN+0x374>)
 800efde:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efe6:	693b      	ldr	r3, [r7, #16]
 800efe8:	e853 3f00 	ldrex	r3, [r3]
 800efec:	60fb      	str	r3, [r7, #12]
   return(result);
 800efee:	68fb      	ldr	r3, [r7, #12]
 800eff0:	f043 0320 	orr.w	r3, r3, #32
 800eff4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800eff8:	687b      	ldr	r3, [r7, #4]
 800effa:	681b      	ldr	r3, [r3, #0]
 800effc:	461a      	mov	r2, r3
 800effe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f002:	61fb      	str	r3, [r7, #28]
 800f004:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f006:	69b9      	ldr	r1, [r7, #24]
 800f008:	69fa      	ldr	r2, [r7, #28]
 800f00a:	e841 2300 	strex	r3, r2, [r1]
 800f00e:	617b      	str	r3, [r7, #20]
   return(result);
 800f010:	697b      	ldr	r3, [r7, #20]
 800f012:	2b00      	cmp	r3, #0
 800f014:	d1e4      	bne.n	800efe0 <UART_RxISR_16BIT_FIFOEN+0x31c>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800f016:	e007      	b.n	800f028 <UART_RxISR_16BIT_FIFOEN+0x364>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	681b      	ldr	r3, [r3, #0]
 800f01c:	699a      	ldr	r2, [r3, #24]
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	f042 0208 	orr.w	r2, r2, #8
 800f026:	619a      	str	r2, [r3, #24]
}
 800f028:	bf00      	nop
 800f02a:	37b8      	adds	r7, #184	@ 0xb8
 800f02c:	46bd      	mov	sp, r7
 800f02e:	bd80      	pop	{r7, pc}
 800f030:	44002400 	.word	0x44002400
 800f034:	54002400 	.word	0x54002400
 800f038:	0800e791 	.word	0x0800e791

0800f03c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f03c:	b480      	push	{r7}
 800f03e:	b083      	sub	sp, #12
 800f040:	af00      	add	r7, sp, #0
 800f042:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f044:	bf00      	nop
 800f046:	370c      	adds	r7, #12
 800f048:	46bd      	mov	sp, r7
 800f04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f04e:	4770      	bx	lr

0800f050 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f050:	b480      	push	{r7}
 800f052:	b083      	sub	sp, #12
 800f054:	af00      	add	r7, sp, #0
 800f056:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f058:	bf00      	nop
 800f05a:	370c      	adds	r7, #12
 800f05c:	46bd      	mov	sp, r7
 800f05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f062:	4770      	bx	lr

0800f064 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f064:	b480      	push	{r7}
 800f066:	b083      	sub	sp, #12
 800f068:	af00      	add	r7, sp, #0
 800f06a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f06c:	bf00      	nop
 800f06e:	370c      	adds	r7, #12
 800f070:	46bd      	mov	sp, r7
 800f072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f076:	4770      	bx	lr

0800f078 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f078:	b480      	push	{r7}
 800f07a:	b085      	sub	sp, #20
 800f07c:	af00      	add	r7, sp, #0
 800f07e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f086:	2b01      	cmp	r3, #1
 800f088:	d101      	bne.n	800f08e <HAL_UARTEx_DisableFifoMode+0x16>
 800f08a:	2302      	movs	r3, #2
 800f08c:	e027      	b.n	800f0de <HAL_UARTEx_DisableFifoMode+0x66>
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	2201      	movs	r2, #1
 800f092:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	2224      	movs	r2, #36	@ 0x24
 800f09a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	681b      	ldr	r3, [r3, #0]
 800f0a4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	681a      	ldr	r2, [r3, #0]
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	681b      	ldr	r3, [r3, #0]
 800f0b0:	f022 0201 	bic.w	r2, r2, #1
 800f0b4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f0bc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	2200      	movs	r2, #0
 800f0c2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	681b      	ldr	r3, [r3, #0]
 800f0c8:	68fa      	ldr	r2, [r7, #12]
 800f0ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	2220      	movs	r2, #32
 800f0d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	2200      	movs	r2, #0
 800f0d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f0dc:	2300      	movs	r3, #0
}
 800f0de:	4618      	mov	r0, r3
 800f0e0:	3714      	adds	r7, #20
 800f0e2:	46bd      	mov	sp, r7
 800f0e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0e8:	4770      	bx	lr

0800f0ea <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f0ea:	b580      	push	{r7, lr}
 800f0ec:	b084      	sub	sp, #16
 800f0ee:	af00      	add	r7, sp, #0
 800f0f0:	6078      	str	r0, [r7, #4]
 800f0f2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f0f4:	687b      	ldr	r3, [r7, #4]
 800f0f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f0fa:	2b01      	cmp	r3, #1
 800f0fc:	d101      	bne.n	800f102 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f0fe:	2302      	movs	r3, #2
 800f100:	e02d      	b.n	800f15e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	2201      	movs	r2, #1
 800f106:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	2224      	movs	r2, #36	@ 0x24
 800f10e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	681b      	ldr	r3, [r3, #0]
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	681b      	ldr	r3, [r3, #0]
 800f11e:	681a      	ldr	r2, [r3, #0]
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	f022 0201 	bic.w	r2, r2, #1
 800f128:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	689b      	ldr	r3, [r3, #8]
 800f130:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f134:	687b      	ldr	r3, [r7, #4]
 800f136:	681b      	ldr	r3, [r3, #0]
 800f138:	683a      	ldr	r2, [r7, #0]
 800f13a:	430a      	orrs	r2, r1
 800f13c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f13e:	6878      	ldr	r0, [r7, #4]
 800f140:	f000 f850 	bl	800f1e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	68fa      	ldr	r2, [r7, #12]
 800f14a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	2220      	movs	r2, #32
 800f150:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	2200      	movs	r2, #0
 800f158:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f15c:	2300      	movs	r3, #0
}
 800f15e:	4618      	mov	r0, r3
 800f160:	3710      	adds	r7, #16
 800f162:	46bd      	mov	sp, r7
 800f164:	bd80      	pop	{r7, pc}

0800f166 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f166:	b580      	push	{r7, lr}
 800f168:	b084      	sub	sp, #16
 800f16a:	af00      	add	r7, sp, #0
 800f16c:	6078      	str	r0, [r7, #4]
 800f16e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f176:	2b01      	cmp	r3, #1
 800f178:	d101      	bne.n	800f17e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f17a:	2302      	movs	r3, #2
 800f17c:	e02d      	b.n	800f1da <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	2201      	movs	r2, #1
 800f182:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f186:	687b      	ldr	r3, [r7, #4]
 800f188:	2224      	movs	r2, #36	@ 0x24
 800f18a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f18e:	687b      	ldr	r3, [r7, #4]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	681b      	ldr	r3, [r3, #0]
 800f19a:	681a      	ldr	r2, [r3, #0]
 800f19c:	687b      	ldr	r3, [r7, #4]
 800f19e:	681b      	ldr	r3, [r3, #0]
 800f1a0:	f022 0201 	bic.w	r2, r2, #1
 800f1a4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	689b      	ldr	r3, [r3, #8]
 800f1ac:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	683a      	ldr	r2, [r7, #0]
 800f1b6:	430a      	orrs	r2, r1
 800f1b8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f1ba:	6878      	ldr	r0, [r7, #4]
 800f1bc:	f000 f812 	bl	800f1e4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	68fa      	ldr	r2, [r7, #12]
 800f1c6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	2220      	movs	r2, #32
 800f1cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	2200      	movs	r2, #0
 800f1d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f1d8:	2300      	movs	r3, #0
}
 800f1da:	4618      	mov	r0, r3
 800f1dc:	3710      	adds	r7, #16
 800f1de:	46bd      	mov	sp, r7
 800f1e0:	bd80      	pop	{r7, pc}
	...

0800f1e4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f1e4:	b480      	push	{r7}
 800f1e6:	b085      	sub	sp, #20
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d108      	bne.n	800f206 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f1f4:	687b      	ldr	r3, [r7, #4]
 800f1f6:	2201      	movs	r2, #1
 800f1f8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	2201      	movs	r2, #1
 800f200:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f204:	e031      	b.n	800f26a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f206:	2308      	movs	r3, #8
 800f208:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f20a:	2308      	movs	r3, #8
 800f20c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	689b      	ldr	r3, [r3, #8]
 800f214:	0e5b      	lsrs	r3, r3, #25
 800f216:	b2db      	uxtb	r3, r3
 800f218:	f003 0307 	and.w	r3, r3, #7
 800f21c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	681b      	ldr	r3, [r3, #0]
 800f222:	689b      	ldr	r3, [r3, #8]
 800f224:	0f5b      	lsrs	r3, r3, #29
 800f226:	b2db      	uxtb	r3, r3
 800f228:	f003 0307 	and.w	r3, r3, #7
 800f22c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f22e:	7bbb      	ldrb	r3, [r7, #14]
 800f230:	7b3a      	ldrb	r2, [r7, #12]
 800f232:	4911      	ldr	r1, [pc, #68]	@ (800f278 <UARTEx_SetNbDataToProcess+0x94>)
 800f234:	5c8a      	ldrb	r2, [r1, r2]
 800f236:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f23a:	7b3a      	ldrb	r2, [r7, #12]
 800f23c:	490f      	ldr	r1, [pc, #60]	@ (800f27c <UARTEx_SetNbDataToProcess+0x98>)
 800f23e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f240:	fb93 f3f2 	sdiv	r3, r3, r2
 800f244:	b29a      	uxth	r2, r3
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f24c:	7bfb      	ldrb	r3, [r7, #15]
 800f24e:	7b7a      	ldrb	r2, [r7, #13]
 800f250:	4909      	ldr	r1, [pc, #36]	@ (800f278 <UARTEx_SetNbDataToProcess+0x94>)
 800f252:	5c8a      	ldrb	r2, [r1, r2]
 800f254:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f258:	7b7a      	ldrb	r2, [r7, #13]
 800f25a:	4908      	ldr	r1, [pc, #32]	@ (800f27c <UARTEx_SetNbDataToProcess+0x98>)
 800f25c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f25e:	fb93 f3f2 	sdiv	r3, r3, r2
 800f262:	b29a      	uxth	r2, r3
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f26a:	bf00      	nop
 800f26c:	3714      	adds	r7, #20
 800f26e:	46bd      	mov	sp, r7
 800f270:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f274:	4770      	bx	lr
 800f276:	bf00      	nop
 800f278:	080135b4 	.word	0x080135b4
 800f27c:	080135bc 	.word	0x080135bc

0800f280 <arm_rfft_32_fast_init_f32>:
 800f280:	b150      	cbz	r0, 800f298 <arm_rfft_32_fast_init_f32+0x18>
 800f282:	2110      	movs	r1, #16
 800f284:	b510      	push	{r4, lr}
 800f286:	4604      	mov	r4, r0
 800f288:	f000 fe8a 	bl	800ffa0 <arm_cfft_init_f32>
 800f28c:	b918      	cbnz	r0, 800f296 <arm_rfft_32_fast_init_f32+0x16>
 800f28e:	2220      	movs	r2, #32
 800f290:	4b03      	ldr	r3, [pc, #12]	@ (800f2a0 <arm_rfft_32_fast_init_f32+0x20>)
 800f292:	8222      	strh	r2, [r4, #16]
 800f294:	6163      	str	r3, [r4, #20]
 800f296:	bd10      	pop	{r4, pc}
 800f298:	f04f 30ff 	mov.w	r0, #4294967295
 800f29c:	4770      	bx	lr
 800f29e:	bf00      	nop
 800f2a0:	0802c01c 	.word	0x0802c01c

0800f2a4 <arm_rfft_64_fast_init_f32>:
 800f2a4:	b150      	cbz	r0, 800f2bc <arm_rfft_64_fast_init_f32+0x18>
 800f2a6:	2120      	movs	r1, #32
 800f2a8:	b510      	push	{r4, lr}
 800f2aa:	4604      	mov	r4, r0
 800f2ac:	f000 fe78 	bl	800ffa0 <arm_cfft_init_f32>
 800f2b0:	b918      	cbnz	r0, 800f2ba <arm_rfft_64_fast_init_f32+0x16>
 800f2b2:	2240      	movs	r2, #64	@ 0x40
 800f2b4:	4b03      	ldr	r3, [pc, #12]	@ (800f2c4 <arm_rfft_64_fast_init_f32+0x20>)
 800f2b6:	8222      	strh	r2, [r4, #16]
 800f2b8:	6163      	str	r3, [r4, #20]
 800f2ba:	bd10      	pop	{r4, pc}
 800f2bc:	f04f 30ff 	mov.w	r0, #4294967295
 800f2c0:	4770      	bx	lr
 800f2c2:	bf00      	nop
 800f2c4:	0803089c 	.word	0x0803089c

0800f2c8 <arm_rfft_128_fast_init_f32>:
 800f2c8:	b150      	cbz	r0, 800f2e0 <arm_rfft_128_fast_init_f32+0x18>
 800f2ca:	2140      	movs	r1, #64	@ 0x40
 800f2cc:	b510      	push	{r4, lr}
 800f2ce:	4604      	mov	r4, r0
 800f2d0:	f000 fe66 	bl	800ffa0 <arm_cfft_init_f32>
 800f2d4:	b918      	cbnz	r0, 800f2de <arm_rfft_128_fast_init_f32+0x16>
 800f2d6:	2280      	movs	r2, #128	@ 0x80
 800f2d8:	4b03      	ldr	r3, [pc, #12]	@ (800f2e8 <arm_rfft_128_fast_init_f32+0x20>)
 800f2da:	8222      	strh	r2, [r4, #16]
 800f2dc:	6163      	str	r3, [r4, #20]
 800f2de:	bd10      	pop	{r4, pc}
 800f2e0:	f04f 30ff 	mov.w	r0, #4294967295
 800f2e4:	4770      	bx	lr
 800f2e6:	bf00      	nop
 800f2e8:	08029a1c 	.word	0x08029a1c

0800f2ec <arm_rfft_256_fast_init_f32>:
 800f2ec:	b158      	cbz	r0, 800f306 <arm_rfft_256_fast_init_f32+0x1a>
 800f2ee:	2180      	movs	r1, #128	@ 0x80
 800f2f0:	b510      	push	{r4, lr}
 800f2f2:	4604      	mov	r4, r0
 800f2f4:	f000 fe54 	bl	800ffa0 <arm_cfft_init_f32>
 800f2f8:	b920      	cbnz	r0, 800f304 <arm_rfft_256_fast_init_f32+0x18>
 800f2fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f2fe:	4b03      	ldr	r3, [pc, #12]	@ (800f30c <arm_rfft_256_fast_init_f32+0x20>)
 800f300:	8222      	strh	r2, [r4, #16]
 800f302:	6163      	str	r3, [r4, #20]
 800f304:	bd10      	pop	{r4, pc}
 800f306:	f04f 30ff 	mov.w	r0, #4294967295
 800f30a:	4770      	bx	lr
 800f30c:	0802bc1c 	.word	0x0802bc1c

0800f310 <arm_rfft_512_fast_init_f32>:
 800f310:	b160      	cbz	r0, 800f32c <arm_rfft_512_fast_init_f32+0x1c>
 800f312:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800f316:	b510      	push	{r4, lr}
 800f318:	4604      	mov	r4, r0
 800f31a:	f000 fe41 	bl	800ffa0 <arm_cfft_init_f32>
 800f31e:	b920      	cbnz	r0, 800f32a <arm_rfft_512_fast_init_f32+0x1a>
 800f320:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800f324:	4b03      	ldr	r3, [pc, #12]	@ (800f334 <arm_rfft_512_fast_init_f32+0x24>)
 800f326:	8222      	strh	r2, [r4, #16]
 800f328:	6163      	str	r3, [r4, #20]
 800f32a:	bd10      	pop	{r4, pc}
 800f32c:	f04f 30ff 	mov.w	r0, #4294967295
 800f330:	4770      	bx	lr
 800f332:	bf00      	nop
 800f334:	0803009c 	.word	0x0803009c

0800f338 <arm_rfft_1024_fast_init_f32>:
 800f338:	b160      	cbz	r0, 800f354 <arm_rfft_1024_fast_init_f32+0x1c>
 800f33a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800f33e:	b510      	push	{r4, lr}
 800f340:	4604      	mov	r4, r0
 800f342:	f000 fe2d 	bl	800ffa0 <arm_cfft_init_f32>
 800f346:	b920      	cbnz	r0, 800f352 <arm_rfft_1024_fast_init_f32+0x1a>
 800f348:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800f34c:	4b03      	ldr	r3, [pc, #12]	@ (800f35c <arm_rfft_1024_fast_init_f32+0x24>)
 800f34e:	8222      	strh	r2, [r4, #16]
 800f350:	6163      	str	r3, [r4, #20]
 800f352:	bd10      	pop	{r4, pc}
 800f354:	f04f 30ff 	mov.w	r0, #4294967295
 800f358:	4770      	bx	lr
 800f35a:	bf00      	nop
 800f35c:	08028a1c 	.word	0x08028a1c

0800f360 <arm_rfft_2048_fast_init_f32>:
 800f360:	b160      	cbz	r0, 800f37c <arm_rfft_2048_fast_init_f32+0x1c>
 800f362:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800f366:	b510      	push	{r4, lr}
 800f368:	4604      	mov	r4, r0
 800f36a:	f000 fe19 	bl	800ffa0 <arm_cfft_init_f32>
 800f36e:	b920      	cbnz	r0, 800f37a <arm_rfft_2048_fast_init_f32+0x1a>
 800f370:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f374:	4b03      	ldr	r3, [pc, #12]	@ (800f384 <arm_rfft_2048_fast_init_f32+0x24>)
 800f376:	8222      	strh	r2, [r4, #16]
 800f378:	6163      	str	r3, [r4, #20]
 800f37a:	bd10      	pop	{r4, pc}
 800f37c:	f04f 30ff 	mov.w	r0, #4294967295
 800f380:	4770      	bx	lr
 800f382:	bf00      	nop
 800f384:	08029c1c 	.word	0x08029c1c

0800f388 <arm_rfft_4096_fast_init_f32>:
 800f388:	b160      	cbz	r0, 800f3a4 <arm_rfft_4096_fast_init_f32+0x1c>
 800f38a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800f38e:	b510      	push	{r4, lr}
 800f390:	4604      	mov	r4, r0
 800f392:	f000 fe05 	bl	800ffa0 <arm_cfft_init_f32>
 800f396:	b920      	cbnz	r0, 800f3a2 <arm_rfft_4096_fast_init_f32+0x1a>
 800f398:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800f39c:	4b03      	ldr	r3, [pc, #12]	@ (800f3ac <arm_rfft_4096_fast_init_f32+0x24>)
 800f39e:	8222      	strh	r2, [r4, #16]
 800f3a0:	6163      	str	r3, [r4, #20]
 800f3a2:	bd10      	pop	{r4, pc}
 800f3a4:	f04f 30ff 	mov.w	r0, #4294967295
 800f3a8:	4770      	bx	lr
 800f3aa:	bf00      	nop
 800f3ac:	0802c09c 	.word	0x0802c09c

0800f3b0 <arm_rfft_fast_init_f32>:
 800f3b0:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800f3b4:	d024      	beq.n	800f400 <arm_rfft_fast_init_f32+0x50>
 800f3b6:	d807      	bhi.n	800f3c8 <arm_rfft_fast_init_f32+0x18>
 800f3b8:	2980      	cmp	r1, #128	@ 0x80
 800f3ba:	d01c      	beq.n	800f3f6 <arm_rfft_fast_init_f32+0x46>
 800f3bc:	d90c      	bls.n	800f3d8 <arm_rfft_fast_init_f32+0x28>
 800f3be:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800f3c2:	d11a      	bne.n	800f3fa <arm_rfft_fast_init_f32+0x4a>
 800f3c4:	4b0f      	ldr	r3, [pc, #60]	@ (800f404 <arm_rfft_fast_init_f32+0x54>)
 800f3c6:	4718      	bx	r3
 800f3c8:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800f3cc:	d011      	beq.n	800f3f2 <arm_rfft_fast_init_f32+0x42>
 800f3ce:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800f3d2:	d107      	bne.n	800f3e4 <arm_rfft_fast_init_f32+0x34>
 800f3d4:	4b0c      	ldr	r3, [pc, #48]	@ (800f408 <arm_rfft_fast_init_f32+0x58>)
 800f3d6:	4718      	bx	r3
 800f3d8:	2920      	cmp	r1, #32
 800f3da:	d008      	beq.n	800f3ee <arm_rfft_fast_init_f32+0x3e>
 800f3dc:	2940      	cmp	r1, #64	@ 0x40
 800f3de:	d10c      	bne.n	800f3fa <arm_rfft_fast_init_f32+0x4a>
 800f3e0:	4b0a      	ldr	r3, [pc, #40]	@ (800f40c <arm_rfft_fast_init_f32+0x5c>)
 800f3e2:	e7f0      	b.n	800f3c6 <arm_rfft_fast_init_f32+0x16>
 800f3e4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f3e8:	d107      	bne.n	800f3fa <arm_rfft_fast_init_f32+0x4a>
 800f3ea:	4b09      	ldr	r3, [pc, #36]	@ (800f410 <arm_rfft_fast_init_f32+0x60>)
 800f3ec:	e7eb      	b.n	800f3c6 <arm_rfft_fast_init_f32+0x16>
 800f3ee:	4b09      	ldr	r3, [pc, #36]	@ (800f414 <arm_rfft_fast_init_f32+0x64>)
 800f3f0:	e7e9      	b.n	800f3c6 <arm_rfft_fast_init_f32+0x16>
 800f3f2:	4b09      	ldr	r3, [pc, #36]	@ (800f418 <arm_rfft_fast_init_f32+0x68>)
 800f3f4:	e7e7      	b.n	800f3c6 <arm_rfft_fast_init_f32+0x16>
 800f3f6:	4b09      	ldr	r3, [pc, #36]	@ (800f41c <arm_rfft_fast_init_f32+0x6c>)
 800f3f8:	e7e5      	b.n	800f3c6 <arm_rfft_fast_init_f32+0x16>
 800f3fa:	f04f 30ff 	mov.w	r0, #4294967295
 800f3fe:	4770      	bx	lr
 800f400:	4b07      	ldr	r3, [pc, #28]	@ (800f420 <arm_rfft_fast_init_f32+0x70>)
 800f402:	e7e0      	b.n	800f3c6 <arm_rfft_fast_init_f32+0x16>
 800f404:	0800f2ed 	.word	0x0800f2ed
 800f408:	0800f389 	.word	0x0800f389
 800f40c:	0800f2a5 	.word	0x0800f2a5
 800f410:	0800f339 	.word	0x0800f339
 800f414:	0800f281 	.word	0x0800f281
 800f418:	0800f361 	.word	0x0800f361
 800f41c:	0800f2c9 	.word	0x0800f2c9
 800f420:	0800f311 	.word	0x0800f311

0800f424 <stage_rfft_f32>:
 800f424:	b470      	push	{r4, r5, r6}
 800f426:	edd1 7a00 	vldr	s15, [r1]
 800f42a:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800f42e:	ed91 7a01 	vldr	s14, [r1, #4]
 800f432:	f101 0410 	add.w	r4, r1, #16
 800f436:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800f43a:	8806      	ldrh	r6, [r0, #0]
 800f43c:	ee37 7a07 	vadd.f32	s14, s14, s14
 800f440:	6940      	ldr	r0, [r0, #20]
 800f442:	3e01      	subs	r6, #1
 800f444:	eeb0 4a46 	vmov.f32	s8, s12
 800f448:	f102 0510 	add.w	r5, r2, #16
 800f44c:	3010      	adds	r0, #16
 800f44e:	ee77 6a87 	vadd.f32	s13, s15, s14
 800f452:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f456:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f45a:	f1a1 0308 	sub.w	r3, r1, #8
 800f45e:	ee26 7a86 	vmul.f32	s14, s13, s12
 800f462:	ee67 7a86 	vmul.f32	s15, s15, s12
 800f466:	ed82 7a00 	vstr	s14, [r2]
 800f46a:	edc2 7a01 	vstr	s15, [r2, #4]
 800f46e:	ed14 6a02 	vldr	s12, [r4, #-8]
 800f472:	3e01      	subs	r6, #1
 800f474:	ed93 7a02 	vldr	s14, [r3, #8]
 800f478:	f104 0408 	add.w	r4, r4, #8
 800f47c:	ed50 6a02 	vldr	s13, [r0, #-8]
 800f480:	f1a3 0308 	sub.w	r3, r3, #8
 800f484:	ee77 5a46 	vsub.f32	s11, s14, s12
 800f488:	edd3 4a05 	vldr	s9, [r3, #20]
 800f48c:	ed54 7a03 	vldr	s15, [r4, #-12]
 800f490:	ee37 7a06 	vadd.f32	s14, s14, s12
 800f494:	ed10 6a01 	vldr	s12, [r0, #-4]
 800f498:	f105 0508 	add.w	r5, r5, #8
 800f49c:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800f4a0:	f100 0008 	add.w	r0, r0, #8
 800f4a4:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800f4a8:	ee66 5a25 	vmul.f32	s11, s12, s11
 800f4ac:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800f4b0:	ee37 7a23 	vadd.f32	s14, s14, s7
 800f4b4:	ee66 6a85 	vmul.f32	s13, s13, s10
 800f4b8:	ee26 6a05 	vmul.f32	s12, s12, s10
 800f4bc:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800f4c0:	ee37 7a06 	vadd.f32	s14, s14, s12
 800f4c4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f4c8:	ee27 7a04 	vmul.f32	s14, s14, s8
 800f4cc:	ee67 7a84 	vmul.f32	s15, s15, s8
 800f4d0:	ed05 7a04 	vstr	s14, [r5, #-16]
 800f4d4:	ed45 7a03 	vstr	s15, [r5, #-12]
 800f4d8:	d1c9      	bne.n	800f46e <stage_rfft_f32+0x4a>
 800f4da:	bc70      	pop	{r4, r5, r6}
 800f4dc:	4770      	bx	lr
 800f4de:	bf00      	nop

0800f4e0 <merge_rfft_f32>:
 800f4e0:	b410      	push	{r4}
 800f4e2:	edd1 7a00 	vldr	s15, [r1]
 800f4e6:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800f4ea:	edd1 6a01 	vldr	s13, [r1, #4]
 800f4ee:	8804      	ldrh	r4, [r0, #0]
 800f4f0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f4f4:	6940      	ldr	r0, [r0, #20]
 800f4f6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f4fa:	3c01      	subs	r4, #1
 800f4fc:	ee27 7a04 	vmul.f32	s14, s14, s8
 800f500:	ee67 7a84 	vmul.f32	s15, s15, s8
 800f504:	ed82 7a00 	vstr	s14, [r2]
 800f508:	edc2 7a01 	vstr	s15, [r2, #4]
 800f50c:	b3dc      	cbz	r4, 800f586 <merge_rfft_f32+0xa6>
 800f50e:	00e3      	lsls	r3, r4, #3
 800f510:	3010      	adds	r0, #16
 800f512:	3210      	adds	r2, #16
 800f514:	3b08      	subs	r3, #8
 800f516:	440b      	add	r3, r1
 800f518:	3110      	adds	r1, #16
 800f51a:	ed11 6a02 	vldr	s12, [r1, #-8]
 800f51e:	3c01      	subs	r4, #1
 800f520:	ed93 7a02 	vldr	s14, [r3, #8]
 800f524:	f101 0108 	add.w	r1, r1, #8
 800f528:	ed50 6a02 	vldr	s13, [r0, #-8]
 800f52c:	f1a3 0308 	sub.w	r3, r3, #8
 800f530:	ee76 5a47 	vsub.f32	s11, s12, s14
 800f534:	edd3 4a05 	vldr	s9, [r3, #20]
 800f538:	ed51 7a03 	vldr	s15, [r1, #-12]
 800f53c:	ee37 7a06 	vadd.f32	s14, s14, s12
 800f540:	ed10 6a01 	vldr	s12, [r0, #-4]
 800f544:	f102 0208 	add.w	r2, r2, #8
 800f548:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800f54c:	f100 0008 	add.w	r0, r0, #8
 800f550:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800f554:	ee66 5a25 	vmul.f32	s11, s12, s11
 800f558:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800f55c:	ee37 7a63 	vsub.f32	s14, s14, s7
 800f560:	ee66 6a85 	vmul.f32	s13, s13, s10
 800f564:	ee26 6a05 	vmul.f32	s12, s12, s10
 800f568:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800f56c:	ee37 7a46 	vsub.f32	s14, s14, s12
 800f570:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f574:	ee27 7a04 	vmul.f32	s14, s14, s8
 800f578:	ee67 7a84 	vmul.f32	s15, s15, s8
 800f57c:	ed02 7a04 	vstr	s14, [r2, #-16]
 800f580:	ed42 7a03 	vstr	s15, [r2, #-12]
 800f584:	d1c9      	bne.n	800f51a <merge_rfft_f32+0x3a>
 800f586:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f58a:	4770      	bx	lr

0800f58c <arm_rfft_fast_f32>:
 800f58c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f590:	461c      	mov	r4, r3
 800f592:	4605      	mov	r5, r0
 800f594:	4616      	mov	r6, r2
 800f596:	b14b      	cbz	r3, 800f5ac <arm_rfft_fast_f32+0x20>
 800f598:	f7ff ffa2 	bl	800f4e0 <merge_rfft_f32>
 800f59c:	4622      	mov	r2, r4
 800f59e:	4631      	mov	r1, r6
 800f5a0:	4628      	mov	r0, r5
 800f5a2:	2301      	movs	r3, #1
 800f5a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f5a8:	f000 bb38 	b.w	800fc1c <arm_cfft_f32>
 800f5ac:	460f      	mov	r7, r1
 800f5ae:	461a      	mov	r2, r3
 800f5b0:	2301      	movs	r3, #1
 800f5b2:	f000 fb33 	bl	800fc1c <arm_cfft_f32>
 800f5b6:	4632      	mov	r2, r6
 800f5b8:	4639      	mov	r1, r7
 800f5ba:	4628      	mov	r0, r5
 800f5bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f5c0:	f7ff bf30 	b.w	800f424 <stage_rfft_f32>

0800f5c4 <arm_cfft_radix8by2_f32>:
 800f5c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5c8:	4607      	mov	r7, r0
 800f5ca:	4608      	mov	r0, r1
 800f5cc:	ed2d 8b06 	vpush	{d8-d10}
 800f5d0:	f8b7 c000 	ldrh.w	ip, [r7]
 800f5d4:	b082      	sub	sp, #8
 800f5d6:	687a      	ldr	r2, [r7, #4]
 800f5d8:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800f5dc:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800f5e0:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800f5e4:	f000 80ac 	beq.w	800f740 <arm_cfft_radix8by2_f32+0x17c>
 800f5e8:	008c      	lsls	r4, r1, #2
 800f5ea:	f100 0310 	add.w	r3, r0, #16
 800f5ee:	3210      	adds	r2, #16
 800f5f0:	f108 0610 	add.w	r6, r8, #16
 800f5f4:	3410      	adds	r4, #16
 800f5f6:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800f5fa:	1905      	adds	r5, r0, r4
 800f5fc:	4444      	add	r4, r8
 800f5fe:	ed16 7a04 	vldr	s14, [r6, #-16]
 800f602:	3310      	adds	r3, #16
 800f604:	ed53 4a08 	vldr	s9, [r3, #-32]	@ 0xffffffe0
 800f608:	3510      	adds	r5, #16
 800f60a:	ed56 0a03 	vldr	s1, [r6, #-12]
 800f60e:	3210      	adds	r2, #16
 800f610:	ee74 9a87 	vadd.f32	s19, s9, s14
 800f614:	ed56 7a02 	vldr	s15, [r6, #-8]
 800f618:	ed56 2a01 	vldr	s5, [r6, #-4]
 800f61c:	ee74 4ac7 	vsub.f32	s9, s9, s14
 800f620:	ed54 5a04 	vldr	s11, [r4, #-16]
 800f624:	3610      	adds	r6, #16
 800f626:	ed14 5a03 	vldr	s10, [r4, #-12]
 800f62a:	3410      	adds	r4, #16
 800f62c:	ed14 3a06 	vldr	s6, [r4, #-24]	@ 0xffffffe8
 800f630:	ed13 2a05 	vldr	s4, [r3, #-20]	@ 0xffffffec
 800f634:	ed55 6a08 	vldr	s13, [r5, #-32]	@ 0xffffffe0
 800f638:	ed55 3a06 	vldr	s7, [r5, #-24]	@ 0xffffffe8
 800f63c:	ed15 4a05 	vldr	s8, [r5, #-20]	@ 0xffffffec
 800f640:	ee36 9aa5 	vadd.f32	s18, s13, s11
 800f644:	ed14 6a05 	vldr	s12, [r4, #-20]	@ 0xffffffec
 800f648:	ee33 8a83 	vadd.f32	s16, s7, s6
 800f64c:	ed13 7a07 	vldr	s14, [r3, #-28]	@ 0xffffffe4
 800f650:	ee75 5ae6 	vsub.f32	s11, s11, s13
 800f654:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 800f658:	ee34 0a06 	vadd.f32	s0, s8, s12
 800f65c:	ed15 1a07 	vldr	s2, [r5, #-28]	@ 0xffffffe4
 800f660:	ee77 aa20 	vadd.f32	s21, s14, s1
 800f664:	ed43 9a08 	vstr	s19, [r3, #-32]	@ 0xffffffe0
 800f668:	ee31 aaa7 	vadd.f32	s20, s3, s15
 800f66c:	ee72 9a22 	vadd.f32	s19, s4, s5
 800f670:	ee71 8a05 	vadd.f32	s17, s2, s10
 800f674:	ed43 aa07 	vstr	s21, [r3, #-28]	@ 0xffffffe4
 800f678:	ee37 7a60 	vsub.f32	s14, s14, s1
 800f67c:	ed03 aa06 	vstr	s20, [r3, #-24]	@ 0xffffffe8
 800f680:	ee35 5a41 	vsub.f32	s10, s10, s2
 800f684:	ed43 9a05 	vstr	s19, [r3, #-20]	@ 0xffffffec
 800f688:	ee36 6a44 	vsub.f32	s12, s12, s8
 800f68c:	ed05 9a08 	vstr	s18, [r5, #-32]	@ 0xffffffe0
 800f690:	ed45 8a07 	vstr	s17, [r5, #-28]	@ 0xffffffe4
 800f694:	ee71 1ae7 	vsub.f32	s3, s3, s15
 800f698:	ed05 8a06 	vstr	s16, [r5, #-24]	@ 0xffffffe8
 800f69c:	ee72 7a62 	vsub.f32	s15, s4, s5
 800f6a0:	ed05 0a05 	vstr	s0, [r5, #-20]	@ 0xffffffec
 800f6a4:	ee73 2a63 	vsub.f32	s5, s6, s7
 800f6a8:	ed12 4a08 	vldr	s8, [r2, #-32]	@ 0xffffffe0
 800f6ac:	4563      	cmp	r3, ip
 800f6ae:	ed52 6a07 	vldr	s13, [r2, #-28]	@ 0xffffffe4
 800f6b2:	ee24 3a84 	vmul.f32	s6, s9, s8
 800f6b6:	ee27 2a26 	vmul.f32	s4, s14, s13
 800f6ba:	ee64 4aa6 	vmul.f32	s9, s9, s13
 800f6be:	ee65 3aa6 	vmul.f32	s7, s11, s13
 800f6c2:	ee27 7a04 	vmul.f32	s14, s14, s8
 800f6c6:	ee65 5a84 	vmul.f32	s11, s11, s8
 800f6ca:	ee65 6a26 	vmul.f32	s13, s10, s13
 800f6ce:	ee25 5a04 	vmul.f32	s10, s10, s8
 800f6d2:	ee37 7a64 	vsub.f32	s14, s14, s9
 800f6d6:	ee76 6aa5 	vadd.f32	s13, s13, s11
 800f6da:	ee33 4a02 	vadd.f32	s8, s6, s4
 800f6de:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800f6e2:	ed06 7a07 	vstr	s14, [r6, #-28]	@ 0xffffffe4
 800f6e6:	ed06 4a08 	vstr	s8, [r6, #-32]	@ 0xffffffe0
 800f6ea:	ed04 5a08 	vstr	s10, [r4, #-32]	@ 0xffffffe0
 800f6ee:	ed44 6a07 	vstr	s13, [r4, #-28]	@ 0xffffffe4
 800f6f2:	ed52 6a06 	vldr	s13, [r2, #-24]	@ 0xffffffe8
 800f6f6:	ed12 7a05 	vldr	s14, [r2, #-20]	@ 0xffffffec
 800f6fa:	ee61 4aa6 	vmul.f32	s9, s3, s13
 800f6fe:	ee27 4a87 	vmul.f32	s8, s15, s14
 800f702:	ee61 5a87 	vmul.f32	s11, s3, s14
 800f706:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800f70a:	ee22 5a87 	vmul.f32	s10, s5, s14
 800f70e:	ee26 7a07 	vmul.f32	s14, s12, s14
 800f712:	ee26 6a26 	vmul.f32	s12, s12, s13
 800f716:	ee62 6aa6 	vmul.f32	s13, s5, s13
 800f71a:	ee74 4a84 	vadd.f32	s9, s9, s8
 800f71e:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800f722:	ee35 6a46 	vsub.f32	s12, s10, s12
 800f726:	ee37 7a26 	vadd.f32	s14, s14, s13
 800f72a:	ed46 4a06 	vstr	s9, [r6, #-24]	@ 0xffffffe8
 800f72e:	ed46 7a05 	vstr	s15, [r6, #-20]	@ 0xffffffec
 800f732:	ed04 6a06 	vstr	s12, [r4, #-24]	@ 0xffffffe8
 800f736:	ed04 7a05 	vstr	s14, [r4, #-20]	@ 0xffffffec
 800f73a:	f47f af60 	bne.w	800f5fe <arm_cfft_radix8by2_f32+0x3a>
 800f73e:	687a      	ldr	r2, [r7, #4]
 800f740:	b289      	uxth	r1, r1
 800f742:	2302      	movs	r3, #2
 800f744:	9101      	str	r1, [sp, #4]
 800f746:	f000 fc7b 	bl	8010040 <arm_radix8_butterfly_f32>
 800f74a:	9901      	ldr	r1, [sp, #4]
 800f74c:	4640      	mov	r0, r8
 800f74e:	687a      	ldr	r2, [r7, #4]
 800f750:	2302      	movs	r3, #2
 800f752:	b002      	add	sp, #8
 800f754:	ecbd 8b06 	vpop	{d8-d10}
 800f758:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f75c:	f000 bc70 	b.w	8010040 <arm_radix8_butterfly_f32>

0800f760 <arm_cfft_radix8by4_f32>:
 800f760:	4602      	mov	r2, r0
 800f762:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f766:	ed2d 8b04 	vpush	{d8-d9}
 800f76a:	8813      	ldrh	r3, [r2, #0]
 800f76c:	b08d      	sub	sp, #52	@ 0x34
 800f76e:	edd1 7a00 	vldr	s15, [r1]
 800f772:	085b      	lsrs	r3, r3, #1
 800f774:	6852      	ldr	r2, [r2, #4]
 800f776:	edd1 5a01 	vldr	s11, [r1, #4]
 800f77a:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
 800f77e:	900a      	str	r0, [sp, #40]	@ 0x28
 800f780:	eb01 0683 	add.w	r6, r1, r3, lsl #2
 800f784:	4608      	mov	r0, r1
 800f786:	ed98 6a00 	vldr	s12, [r8]
 800f78a:	eb08 0583 	add.w	r5, r8, r3, lsl #2
 800f78e:	ed96 7a00 	vldr	s14, [r6]
 800f792:	f102 0108 	add.w	r1, r2, #8
 800f796:	ee77 6a86 	vadd.f32	s13, s15, s12
 800f79a:	ed95 5a00 	vldr	s10, [r5]
 800f79e:	edd8 4a01 	vldr	s9, [r8, #4]
 800f7a2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800f7a6:	9102      	str	r1, [sp, #8]
 800f7a8:	0859      	lsrs	r1, r3, #1
 800f7aa:	ee77 3a26 	vadd.f32	s7, s14, s13
 800f7ae:	ed96 4a01 	vldr	s8, [r6, #4]
 800f7b2:	ee35 6aa4 	vadd.f32	s12, s11, s9
 800f7b6:	ed95 3a01 	vldr	s6, [r5, #4]
 800f7ba:	ee75 5ae4 	vsub.f32	s11, s11, s9
 800f7be:	9109      	str	r1, [sp, #36]	@ 0x24
 800f7c0:	ee73 3a85 	vadd.f32	s7, s7, s10
 800f7c4:	0859      	lsrs	r1, r3, #1
 800f7c6:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 800f7ca:	4603      	mov	r3, r0
 800f7cc:	ee76 4a44 	vsub.f32	s9, s12, s8
 800f7d0:	f102 0c10 	add.w	ip, r2, #16
 800f7d4:	edc0 3a00 	vstr	s7, [r0]
 800f7d8:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800f7dc:	ed96 2a01 	vldr	s4, [r6, #4]
 800f7e0:	ee74 3a27 	vadd.f32	s7, s8, s15
 800f7e4:	3308      	adds	r3, #8
 800f7e6:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800f7ea:	ee36 6a02 	vadd.f32	s12, s12, s4
 800f7ee:	edd5 2a01 	vldr	s5, [r5, #4]
 800f7f2:	ee35 4ac7 	vsub.f32	s8, s11, s14
 800f7f6:	9303      	str	r3, [sp, #12]
 800f7f8:	ee37 7a25 	vadd.f32	s14, s14, s11
 800f7fc:	4637      	mov	r7, r6
 800f7fe:	462c      	mov	r4, r5
 800f800:	3902      	subs	r1, #2
 800f802:	4643      	mov	r3, r8
 800f804:	ee74 5ac3 	vsub.f32	s11, s9, s6
 800f808:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800f80c:	f8cd c000 	str.w	ip, [sp]
 800f810:	ee36 6a22 	vadd.f32	s12, s12, s5
 800f814:	f102 0c18 	add.w	ip, r2, #24
 800f818:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800f81c:	3708      	adds	r7, #8
 800f81e:	ee77 7a83 	vadd.f32	s15, s15, s6
 800f822:	3308      	adds	r3, #8
 800f824:	ee74 4a05 	vadd.f32	s9, s8, s10
 800f828:	3408      	adds	r4, #8
 800f82a:	ee37 7a45 	vsub.f32	s14, s14, s10
 800f82e:	0849      	lsrs	r1, r1, #1
 800f830:	ed80 6a01 	vstr	s12, [r0, #4]
 800f834:	9508      	str	r5, [sp, #32]
 800f836:	edc6 3a00 	vstr	s7, [r6]
 800f83a:	edc6 4a01 	vstr	s9, [r6, #4]
 800f83e:	9607      	str	r6, [sp, #28]
 800f840:	edc8 6a00 	vstr	s13, [r8]
 800f844:	edc8 5a01 	vstr	s11, [r8, #4]
 800f848:	f8cd c004 	str.w	ip, [sp, #4]
 800f84c:	9706      	str	r7, [sp, #24]
 800f84e:	9305      	str	r3, [sp, #20]
 800f850:	edc5 7a00 	vstr	s15, [r5]
 800f854:	9404      	str	r4, [sp, #16]
 800f856:	ed85 7a01 	vstr	s14, [r5, #4]
 800f85a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800f85c:	f000 813a 	beq.w	800fad4 <arm_cfft_radix8by4_f32+0x374>
 800f860:	4637      	mov	r7, r6
 800f862:	f1a6 0c0c 	sub.w	ip, r6, #12
 800f866:	462e      	mov	r6, r5
 800f868:	f1aa 030c 	sub.w	r3, sl, #12
 800f86c:	f102 0930 	add.w	r9, r2, #48	@ 0x30
 800f870:	f102 0a20 	add.w	sl, r2, #32
 800f874:	4632      	mov	r2, r6
 800f876:	442b      	add	r3, r5
 800f878:	f100 0e10 	add.w	lr, r0, #16
 800f87c:	f107 0510 	add.w	r5, r7, #16
 800f880:	f8dd b000 	ldr.w	fp, [sp]
 800f884:	f1a8 040c 	sub.w	r4, r8, #12
 800f888:	f108 0710 	add.w	r7, r8, #16
 800f88c:	3e0c      	subs	r6, #12
 800f88e:	3210      	adds	r2, #16
 800f890:	ed17 7a02 	vldr	s14, [r7, #-8]
 800f894:	3901      	subs	r1, #1
 800f896:	ed5e 7a02 	vldr	s15, [lr, #-8]
 800f89a:	f1ac 0c08 	sub.w	ip, ip, #8
 800f89e:	ed55 6a02 	vldr	s13, [r5, #-8]
 800f8a2:	f10e 0e08 	add.w	lr, lr, #8
 800f8a6:	ee77 1a87 	vadd.f32	s3, s15, s14
 800f8aa:	ed52 4a02 	vldr	s9, [r2, #-8]
 800f8ae:	ed57 5a01 	vldr	s11, [r7, #-4]
 800f8b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f8b6:	ed1e 7a03 	vldr	s14, [lr, #-12]
 800f8ba:	f10b 0b08 	add.w	fp, fp, #8
 800f8be:	ee36 6aa1 	vadd.f32	s12, s13, s3
 800f8c2:	ed15 3a01 	vldr	s6, [r5, #-4]
 800f8c6:	ee37 4a25 	vadd.f32	s8, s14, s11
 800f8ca:	ed52 3a01 	vldr	s7, [r2, #-4]
 800f8ce:	ee37 7a65 	vsub.f32	s14, s14, s11
 800f8d2:	f105 0508 	add.w	r5, r5, #8
 800f8d6:	ee36 6a24 	vadd.f32	s12, s12, s9
 800f8da:	f1a4 0408 	sub.w	r4, r4, #8
 800f8de:	ee73 2a27 	vadd.f32	s5, s6, s15
 800f8e2:	f10a 0a10 	add.w	sl, sl, #16
 800f8e6:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800f8ea:	f107 0708 	add.w	r7, r7, #8
 800f8ee:	ed0e 6a04 	vstr	s12, [lr, #-16]
 800f8f2:	ee37 5a66 	vsub.f32	s10, s14, s13
 800f8f6:	ed55 5a03 	vldr	s11, [r5, #-12]
 800f8fa:	ee71 1ae6 	vsub.f32	s3, s3, s13
 800f8fe:	ed12 6a01 	vldr	s12, [r2, #-4]
 800f902:	ee36 7a87 	vadd.f32	s14, s13, s14
 800f906:	ee74 5a25 	vadd.f32	s11, s8, s11
 800f90a:	f1a6 0608 	sub.w	r6, r6, #8
 800f90e:	ee34 4a43 	vsub.f32	s8, s8, s6
 800f912:	f109 0918 	add.w	r9, r9, #24
 800f916:	ee32 0ae3 	vsub.f32	s0, s5, s7
 800f91a:	f102 0208 	add.w	r2, r2, #8
 800f91e:	ee75 5a86 	vadd.f32	s11, s11, s12
 800f922:	f1a3 0308 	sub.w	r3, r3, #8
 800f926:	ee34 6a63 	vsub.f32	s12, s8, s7
 800f92a:	ee77 3aa3 	vadd.f32	s7, s15, s7
 800f92e:	ed4e 5a03 	vstr	s11, [lr, #-12]
 800f932:	ee35 5a24 	vadd.f32	s10, s10, s9
 800f936:	ed96 4a04 	vldr	s8, [r6, #16]
 800f93a:	ee71 1ae4 	vsub.f32	s3, s3, s9
 800f93e:	ed9c 3a04 	vldr	s6, [ip, #16]
 800f942:	ee37 7a64 	vsub.f32	s14, s14, s9
 800f946:	edd4 7a04 	vldr	s15, [r4, #16]
 800f94a:	ee73 6a04 	vadd.f32	s13, s6, s8
 800f94e:	ed93 8a04 	vldr	s16, [r3, #16]
 800f952:	edd6 5a03 	vldr	s11, [r6, #12]
 800f956:	ee33 3a44 	vsub.f32	s6, s6, s8
 800f95a:	ed9c 2a03 	vldr	s4, [ip, #12]
 800f95e:	ee77 8ac8 	vsub.f32	s17, s15, s16
 800f962:	ee77 0aa6 	vadd.f32	s1, s15, s13
 800f966:	ed94 1a03 	vldr	s2, [r4, #12]
 800f96a:	ee32 4a25 	vadd.f32	s8, s4, s11
 800f96e:	edd3 2a03 	vldr	s5, [r3, #12]
 800f972:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800f976:	ee70 0a88 	vadd.f32	s1, s1, s16
 800f97a:	ee73 4a41 	vsub.f32	s9, s6, s2
 800f97e:	ee32 2a65 	vsub.f32	s4, s4, s11
 800f982:	edcc 0a04 	vstr	s1, [ip, #16]
 800f986:	ee74 0a41 	vsub.f32	s1, s8, s2
 800f98a:	edd4 6a03 	vldr	s13, [r4, #12]
 800f98e:	ee74 4aa2 	vadd.f32	s9, s9, s5
 800f992:	ed93 9a03 	vldr	s18, [r3, #12]
 800f996:	ee78 5a82 	vadd.f32	s11, s17, s4
 800f99a:	ee34 4a26 	vadd.f32	s8, s8, s13
 800f99e:	ee70 0ae2 	vsub.f32	s1, s1, s5
 800f9a2:	ee72 2ac1 	vsub.f32	s5, s5, s2
 800f9a6:	ee34 4a09 	vadd.f32	s8, s8, s18
 800f9aa:	ee77 7ac8 	vsub.f32	s15, s15, s16
 800f9ae:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800f9b2:	ed8c 4a03 	vstr	s8, [ip, #12]
 800f9b6:	ee38 2ac2 	vsub.f32	s4, s17, s4
 800f9ba:	ed1b 1a03 	vldr	s2, [fp, #-12]
 800f9be:	ed1b 4a04 	vldr	s8, [fp, #-16]
 800f9c2:	ee60 2a01 	vmul.f32	s5, s0, s2
 800f9c6:	ee64 6a81 	vmul.f32	s13, s9, s2
 800f9ca:	ee20 8a04 	vmul.f32	s16, s0, s8
 800f9ce:	ee64 4a84 	vmul.f32	s9, s9, s8
 800f9d2:	ee25 0a01 	vmul.f32	s0, s10, s2
 800f9d6:	ee25 5a04 	vmul.f32	s10, s10, s8
 800f9da:	ee25 4a84 	vmul.f32	s8, s11, s8
 800f9de:	ee65 5a81 	vmul.f32	s11, s11, s2
 800f9e2:	ee35 5a62 	vsub.f32	s10, s10, s5
 800f9e6:	ee36 4ac4 	vsub.f32	s8, s13, s8
 800f9ea:	ee75 5aa4 	vadd.f32	s11, s11, s9
 800f9ee:	ee38 1a00 	vadd.f32	s2, s16, s0
 800f9f2:	ed05 5a03 	vstr	s10, [r5, #-12]
 800f9f6:	ed05 1a04 	vstr	s2, [r5, #-16]
 800f9fa:	ed84 4a04 	vstr	s8, [r4, #16]
 800f9fe:	edc4 5a03 	vstr	s11, [r4, #12]
 800fa02:	ed1a 5a08 	vldr	s10, [sl, #-32]	@ 0xffffffe0
 800fa06:	ed5a 5a07 	vldr	s11, [sl, #-28]	@ 0xffffffe4
 800fa0a:	ee67 4ac5 	vnmul.f32	s9, s15, s10
 800fa0e:	ee66 2a25 	vmul.f32	s5, s12, s11
 800fa12:	ee67 6aa5 	vmul.f32	s13, s15, s11
 800fa16:	ee21 4a85 	vmul.f32	s8, s3, s10
 800fa1a:	ee60 7a85 	vmul.f32	s15, s1, s10
 800fa1e:	ee61 1aa5 	vmul.f32	s3, s3, s11
 800fa22:	ee26 6a05 	vmul.f32	s12, s12, s10
 800fa26:	ee60 5aa5 	vmul.f32	s11, s1, s11
 800fa2a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800fa2e:	ee34 5a22 	vadd.f32	s10, s8, s5
 800fa32:	ee36 6a61 	vsub.f32	s12, s12, s3
 800fa36:	ee74 5ae5 	vsub.f32	s11, s9, s11
 800fa3a:	ed07 5a04 	vstr	s10, [r7, #-16]
 800fa3e:	ed07 6a03 	vstr	s12, [r7, #-12]
 800fa42:	edc6 5a04 	vstr	s11, [r6, #16]
 800fa46:	edc6 6a03 	vstr	s13, [r6, #12]
 800fa4a:	ed59 2a0c 	vldr	s5, [r9, #-48]	@ 0xffffffd0
 800fa4e:	ed59 7a0b 	vldr	s15, [r9, #-44]	@ 0xffffffd4
 800fa52:	ee23 6aa2 	vmul.f32	s12, s7, s5
 800fa56:	ee67 5a27 	vmul.f32	s11, s14, s15
 800fa5a:	ee63 6a27 	vmul.f32	s13, s6, s15
 800fa5e:	ee63 3aa7 	vmul.f32	s7, s7, s15
 800fa62:	ee27 7a22 	vmul.f32	s14, s14, s5
 800fa66:	ee62 7a27 	vmul.f32	s15, s4, s15
 800fa6a:	ee23 3a22 	vmul.f32	s6, s6, s5
 800fa6e:	ee22 2a22 	vmul.f32	s4, s4, s5
 800fa72:	ee36 6a25 	vadd.f32	s12, s12, s11
 800fa76:	ee37 7a63 	vsub.f32	s14, s14, s7
 800fa7a:	ee36 2ac2 	vsub.f32	s4, s13, s4
 800fa7e:	ee77 7a83 	vadd.f32	s15, s15, s6
 800fa82:	ed02 6a04 	vstr	s12, [r2, #-16]
 800fa86:	ed02 7a03 	vstr	s14, [r2, #-12]
 800fa8a:	ed83 2a04 	vstr	s4, [r3, #16]
 800fa8e:	edc3 7a03 	vstr	s15, [r3, #12]
 800fa92:	f47f aefd 	bne.w	800f890 <arm_cfft_radix8by4_f32+0x130>
 800fa96:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800fa98:	9903      	ldr	r1, [sp, #12]
 800fa9a:	eb02 0342 	add.w	r3, r2, r2, lsl #1
 800fa9e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800faa2:	9103      	str	r1, [sp, #12]
 800faa4:	9902      	ldr	r1, [sp, #8]
 800faa6:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800faaa:	9102      	str	r1, [sp, #8]
 800faac:	9906      	ldr	r1, [sp, #24]
 800faae:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800fab2:	9106      	str	r1, [sp, #24]
 800fab4:	9900      	ldr	r1, [sp, #0]
 800fab6:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 800faba:	9100      	str	r1, [sp, #0]
 800fabc:	9905      	ldr	r1, [sp, #20]
 800fabe:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 800fac2:	9105      	str	r1, [sp, #20]
 800fac4:	9904      	ldr	r1, [sp, #16]
 800fac6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800faca:	9204      	str	r2, [sp, #16]
 800facc:	9a01      	ldr	r2, [sp, #4]
 800face:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fad2:	9301      	str	r3, [sp, #4]
 800fad4:	9c03      	ldr	r4, [sp, #12]
 800fad6:	2304      	movs	r3, #4
 800fad8:	9e05      	ldr	r6, [sp, #20]
 800fada:	ed94 7a00 	vldr	s14, [r4]
 800fade:	edd6 7a00 	vldr	s15, [r6]
 800fae2:	9a06      	ldr	r2, [sp, #24]
 800fae4:	ee37 6a27 	vadd.f32	s12, s14, s15
 800fae8:	9d04      	ldr	r5, [sp, #16]
 800faea:	edd2 6a00 	vldr	s13, [r2]
 800faee:	ee37 7a67 	vsub.f32	s14, s14, s15
 800faf2:	ed95 3a00 	vldr	s6, [r5]
 800faf6:	ee76 3a86 	vadd.f32	s7, s13, s12
 800fafa:	ed96 5a01 	vldr	s10, [r6, #4]
 800fafe:	ed94 4a01 	vldr	s8, [r4, #4]
 800fb02:	ee36 6a66 	vsub.f32	s12, s12, s13
 800fb06:	edd5 2a01 	vldr	s5, [r5, #4]
 800fb0a:	ee73 3a83 	vadd.f32	s7, s7, s6
 800fb0e:	edd2 7a01 	vldr	s15, [r2, #4]
 800fb12:	ee74 5a05 	vadd.f32	s11, s8, s10
 800fb16:	f8bd 1024 	ldrh.w	r1, [sp, #36]	@ 0x24
 800fb1a:	ee34 4a45 	vsub.f32	s8, s8, s10
 800fb1e:	edc4 3a00 	vstr	s7, [r4]
 800fb22:	ee77 4a87 	vadd.f32	s9, s15, s14
 800fb26:	edd2 3a01 	vldr	s7, [r2, #4]
 800fb2a:	ee36 6a43 	vsub.f32	s12, s12, s6
 800fb2e:	ed95 2a01 	vldr	s4, [r5, #4]
 800fb32:	ee34 5a66 	vsub.f32	s10, s8, s13
 800fb36:	ee75 3aa3 	vadd.f32	s7, s11, s7
 800fb3a:	9103      	str	r1, [sp, #12]
 800fb3c:	ee74 4ae2 	vsub.f32	s9, s9, s5
 800fb40:	ee35 5a03 	vadd.f32	s10, s10, s6
 800fb44:	ee73 3a82 	vadd.f32	s7, s7, s4
 800fb48:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800fb4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fb50:	edc4 3a01 	vstr	s7, [r4, #4]
 800fb54:	ee76 6a84 	vadd.f32	s13, s13, s8
 800fb58:	9c02      	ldr	r4, [sp, #8]
 800fb5a:	ee75 5ae2 	vsub.f32	s11, s11, s5
 800fb5e:	ee77 7aa2 	vadd.f32	s15, s15, s5
 800fb62:	edd4 3a00 	vldr	s7, [r4]
 800fb66:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800fb6a:	ed94 7a01 	vldr	s14, [r4, #4]
 800fb6e:	ee24 4aa3 	vmul.f32	s8, s9, s7
 800fb72:	ee64 4a87 	vmul.f32	s9, s9, s14
 800fb76:	ee25 7a07 	vmul.f32	s14, s10, s14
 800fb7a:	ee25 5a23 	vmul.f32	s10, s10, s7
 800fb7e:	ee34 7a07 	vadd.f32	s14, s8, s14
 800fb82:	ee35 5a64 	vsub.f32	s10, s10, s9
 800fb86:	ed82 7a00 	vstr	s14, [r2]
 800fb8a:	ed82 5a01 	vstr	s10, [r2, #4]
 800fb8e:	9a00      	ldr	r2, [sp, #0]
 800fb90:	edd2 4a01 	vldr	s9, [r2, #4]
 800fb94:	ed92 7a00 	vldr	s14, [r2]
 800fb98:	9a01      	ldr	r2, [sp, #4]
 800fb9a:	ee26 5a07 	vmul.f32	s10, s12, s14
 800fb9e:	ee26 6a24 	vmul.f32	s12, s12, s9
 800fba2:	ee25 7a87 	vmul.f32	s14, s11, s14
 800fba6:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800fbaa:	ee37 6a46 	vsub.f32	s12, s14, s12
 800fbae:	ee75 5a25 	vadd.f32	s11, s10, s11
 800fbb2:	ed86 6a01 	vstr	s12, [r6, #4]
 800fbb6:	edc6 5a00 	vstr	s11, [r6]
 800fbba:	edd2 5a01 	vldr	s11, [r2, #4]
 800fbbe:	ed92 7a00 	vldr	s14, [r2]
 800fbc2:	ee27 6a87 	vmul.f32	s12, s15, s14
 800fbc6:	ee26 7a87 	vmul.f32	s14, s13, s14
 800fbca:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800fbce:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800fbd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fbd6:	ee76 6a26 	vadd.f32	s13, s12, s13
 800fbda:	edc5 6a00 	vstr	s13, [r5]
 800fbde:	edc5 7a01 	vstr	s15, [r5, #4]
 800fbe2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800fbe4:	6862      	ldr	r2, [r4, #4]
 800fbe6:	f000 fa2b 	bl	8010040 <arm_radix8_butterfly_f32>
 800fbea:	9903      	ldr	r1, [sp, #12]
 800fbec:	9807      	ldr	r0, [sp, #28]
 800fbee:	2304      	movs	r3, #4
 800fbf0:	6862      	ldr	r2, [r4, #4]
 800fbf2:	9100      	str	r1, [sp, #0]
 800fbf4:	f000 fa24 	bl	8010040 <arm_radix8_butterfly_f32>
 800fbf8:	4640      	mov	r0, r8
 800fbfa:	9900      	ldr	r1, [sp, #0]
 800fbfc:	6862      	ldr	r2, [r4, #4]
 800fbfe:	2304      	movs	r3, #4
 800fc00:	f000 fa1e 	bl	8010040 <arm_radix8_butterfly_f32>
 800fc04:	9900      	ldr	r1, [sp, #0]
 800fc06:	6862      	ldr	r2, [r4, #4]
 800fc08:	2304      	movs	r3, #4
 800fc0a:	9808      	ldr	r0, [sp, #32]
 800fc0c:	b00d      	add	sp, #52	@ 0x34
 800fc0e:	ecbd 8b04 	vpop	{d8-d9}
 800fc12:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc16:	f000 ba13 	b.w	8010040 <arm_radix8_butterfly_f32>
 800fc1a:	bf00      	nop

0800fc1c <arm_cfft_f32>:
 800fc1c:	2a01      	cmp	r2, #1
 800fc1e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fc22:	4607      	mov	r7, r0
 800fc24:	4690      	mov	r8, r2
 800fc26:	460c      	mov	r4, r1
 800fc28:	4699      	mov	r9, r3
 800fc2a:	8805      	ldrh	r5, [r0, #0]
 800fc2c:	d05b      	beq.n	800fce6 <arm_cfft_f32+0xca>
 800fc2e:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800fc32:	d053      	beq.n	800fcdc <arm_cfft_f32+0xc0>
 800fc34:	d810      	bhi.n	800fc58 <arm_cfft_f32+0x3c>
 800fc36:	2d40      	cmp	r5, #64	@ 0x40
 800fc38:	d015      	beq.n	800fc66 <arm_cfft_f32+0x4a>
 800fc3a:	d94b      	bls.n	800fcd4 <arm_cfft_f32+0xb8>
 800fc3c:	2d80      	cmp	r5, #128	@ 0x80
 800fc3e:	d103      	bne.n	800fc48 <arm_cfft_f32+0x2c>
 800fc40:	4621      	mov	r1, r4
 800fc42:	4638      	mov	r0, r7
 800fc44:	f7ff fcbe 	bl	800f5c4 <arm_cfft_radix8by2_f32>
 800fc48:	f1b9 0f00 	cmp.w	r9, #0
 800fc4c:	d114      	bne.n	800fc78 <arm_cfft_f32+0x5c>
 800fc4e:	f1b8 0f01 	cmp.w	r8, #1
 800fc52:	d019      	beq.n	800fc88 <arm_cfft_f32+0x6c>
 800fc54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fc58:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800fc5c:	d03e      	beq.n	800fcdc <arm_cfft_f32+0xc0>
 800fc5e:	d932      	bls.n	800fcc6 <arm_cfft_f32+0xaa>
 800fc60:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800fc64:	d1f0      	bne.n	800fc48 <arm_cfft_f32+0x2c>
 800fc66:	2301      	movs	r3, #1
 800fc68:	687a      	ldr	r2, [r7, #4]
 800fc6a:	4629      	mov	r1, r5
 800fc6c:	4620      	mov	r0, r4
 800fc6e:	f000 f9e7 	bl	8010040 <arm_radix8_butterfly_f32>
 800fc72:	f1b9 0f00 	cmp.w	r9, #0
 800fc76:	d0ea      	beq.n	800fc4e <arm_cfft_f32+0x32>
 800fc78:	68ba      	ldr	r2, [r7, #8]
 800fc7a:	4620      	mov	r0, r4
 800fc7c:	89b9      	ldrh	r1, [r7, #12]
 800fc7e:	f000 f843 	bl	800fd08 <arm_bitreversal_32>
 800fc82:	f1b8 0f01 	cmp.w	r8, #1
 800fc86:	d1e5      	bne.n	800fc54 <arm_cfft_f32+0x38>
 800fc88:	ee07 5a90 	vmov	s15, r5
 800fc8c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fc90:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fc94:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800fc98:	2d00      	cmp	r5, #0
 800fc9a:	d0db      	beq.n	800fc54 <arm_cfft_f32+0x38>
 800fc9c:	f104 0108 	add.w	r1, r4, #8
 800fca0:	2300      	movs	r3, #0
 800fca2:	ed11 7a02 	vldr	s14, [r1, #-8]
 800fca6:	3301      	adds	r3, #1
 800fca8:	ed51 7a01 	vldr	s15, [r1, #-4]
 800fcac:	3108      	adds	r1, #8
 800fcae:	429d      	cmp	r5, r3
 800fcb0:	ee27 7a26 	vmul.f32	s14, s14, s13
 800fcb4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800fcb8:	ed01 7a04 	vstr	s14, [r1, #-16]
 800fcbc:	ed41 7a03 	vstr	s15, [r1, #-12]
 800fcc0:	d1ef      	bne.n	800fca2 <arm_cfft_f32+0x86>
 800fcc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fcc6:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800fcca:	d0cc      	beq.n	800fc66 <arm_cfft_f32+0x4a>
 800fccc:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800fcd0:	d0b6      	beq.n	800fc40 <arm_cfft_f32+0x24>
 800fcd2:	e7b9      	b.n	800fc48 <arm_cfft_f32+0x2c>
 800fcd4:	2d10      	cmp	r5, #16
 800fcd6:	d0b3      	beq.n	800fc40 <arm_cfft_f32+0x24>
 800fcd8:	2d20      	cmp	r5, #32
 800fcda:	d1b5      	bne.n	800fc48 <arm_cfft_f32+0x2c>
 800fcdc:	4621      	mov	r1, r4
 800fcde:	4638      	mov	r0, r7
 800fce0:	f7ff fd3e 	bl	800f760 <arm_cfft_radix8by4_f32>
 800fce4:	e7b0      	b.n	800fc48 <arm_cfft_f32+0x2c>
 800fce6:	b165      	cbz	r5, 800fd02 <arm_cfft_f32+0xe6>
 800fce8:	310c      	adds	r1, #12
 800fcea:	2600      	movs	r6, #0
 800fcec:	ed51 7a02 	vldr	s15, [r1, #-8]
 800fcf0:	3601      	adds	r6, #1
 800fcf2:	3108      	adds	r1, #8
 800fcf4:	eef1 7a67 	vneg.f32	s15, s15
 800fcf8:	42b5      	cmp	r5, r6
 800fcfa:	ed41 7a04 	vstr	s15, [r1, #-16]
 800fcfe:	d1f5      	bne.n	800fcec <arm_cfft_f32+0xd0>
 800fd00:	e795      	b.n	800fc2e <arm_cfft_f32+0x12>
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d0a6      	beq.n	800fc54 <arm_cfft_f32+0x38>
 800fd06:	e7b7      	b.n	800fc78 <arm_cfft_f32+0x5c>

0800fd08 <arm_bitreversal_32>:
 800fd08:	b321      	cbz	r1, 800fd54 <arm_bitreversal_32+0x4c>
 800fd0a:	f102 0c02 	add.w	ip, r2, #2
 800fd0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd12:	4690      	mov	r8, r2
 800fd14:	2500      	movs	r5, #0
 800fd16:	f838 4015 	ldrh.w	r4, [r8, r5, lsl #1]
 800fd1a:	f83c 3015 	ldrh.w	r3, [ip, r5, lsl #1]
 800fd1e:	3502      	adds	r5, #2
 800fd20:	08a4      	lsrs	r4, r4, #2
 800fd22:	089b      	lsrs	r3, r3, #2
 800fd24:	428d      	cmp	r5, r1
 800fd26:	ea4f 0784 	mov.w	r7, r4, lsl #2
 800fd2a:	f850 e024 	ldr.w	lr, [r0, r4, lsl #2]
 800fd2e:	ea4f 0683 	mov.w	r6, r3, lsl #2
 800fd32:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
 800fd36:	f107 0704 	add.w	r7, r7, #4
 800fd3a:	f106 0604 	add.w	r6, r6, #4
 800fd3e:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 800fd42:	f840 e023 	str.w	lr, [r0, r3, lsl #2]
 800fd46:	59c4      	ldr	r4, [r0, r7]
 800fd48:	5983      	ldr	r3, [r0, r6]
 800fd4a:	51c3      	str	r3, [r0, r7]
 800fd4c:	5184      	str	r4, [r0, r6]
 800fd4e:	d3e2      	bcc.n	800fd16 <arm_bitreversal_32+0xe>
 800fd50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fd54:	4770      	bx	lr
 800fd56:	bf00      	nop

0800fd58 <arm_cmplx_mag_f32>:
 800fd58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd5c:	0897      	lsrs	r7, r2, #2
 800fd5e:	ed2d 8b02 	vpush	{d8}
 800fd62:	b084      	sub	sp, #16
 800fd64:	d077      	beq.n	800fe56 <arm_cmplx_mag_f32+0xfe>
 800fd66:	f100 0420 	add.w	r4, r0, #32
 800fd6a:	f101 0510 	add.w	r5, r1, #16
 800fd6e:	463e      	mov	r6, r7
 800fd70:	f04f 0800 	mov.w	r8, #0
 800fd74:	ed14 0a08 	vldr	s0, [r4, #-32]	@ 0xffffffe0
 800fd78:	ed54 7a07 	vldr	s15, [r4, #-28]	@ 0xffffffe4
 800fd7c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800fd80:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800fd84:	ee30 0a27 	vadd.f32	s0, s0, s15
 800fd88:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800fd8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fd90:	f2c0 80c1 	blt.w	800ff16 <arm_cmplx_mag_f32+0x1be>
 800fd94:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800fd98:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800fd9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fda0:	f100 80d4 	bmi.w	800ff4c <arm_cmplx_mag_f32+0x1f4>
 800fda4:	ed05 8a04 	vstr	s16, [r5, #-16]
 800fda8:	ed14 0a06 	vldr	s0, [r4, #-24]	@ 0xffffffe8
 800fdac:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 800fdb0:	ee20 0a00 	vmul.f32	s0, s0, s0
 800fdb4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800fdb8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800fdbc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800fdc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdc4:	f2c0 80a4 	blt.w	800ff10 <arm_cmplx_mag_f32+0x1b8>
 800fdc8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800fdcc:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800fdd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdd4:	f100 80a8 	bmi.w	800ff28 <arm_cmplx_mag_f32+0x1d0>
 800fdd8:	ed05 8a03 	vstr	s16, [r5, #-12]
 800fddc:	ed14 0a04 	vldr	s0, [r4, #-16]
 800fde0:	ed54 7a03 	vldr	s15, [r4, #-12]
 800fde4:	ee20 0a00 	vmul.f32	s0, s0, s0
 800fde8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800fdec:	ee30 0a27 	vadd.f32	s0, s0, s15
 800fdf0:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800fdf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fdf8:	f2c0 8087 	blt.w	800ff0a <arm_cmplx_mag_f32+0x1b2>
 800fdfc:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800fe00:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800fe04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe08:	f100 8097 	bmi.w	800ff3a <arm_cmplx_mag_f32+0x1e2>
 800fe0c:	ed05 8a02 	vstr	s16, [r5, #-8]
 800fe10:	ed14 0a02 	vldr	s0, [r4, #-8]
 800fe14:	ed54 7a01 	vldr	s15, [r4, #-4]
 800fe18:	ee20 0a00 	vmul.f32	s0, s0, s0
 800fe1c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800fe20:	ee30 0a27 	vadd.f32	s0, s0, s15
 800fe24:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800fe28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe2c:	db6a      	blt.n	800ff04 <arm_cmplx_mag_f32+0x1ac>
 800fe2e:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800fe32:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800fe36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe3a:	f100 8090 	bmi.w	800ff5e <arm_cmplx_mag_f32+0x206>
 800fe3e:	ed05 8a01 	vstr	s16, [r5, #-4]
 800fe42:	3e01      	subs	r6, #1
 800fe44:	f104 0420 	add.w	r4, r4, #32
 800fe48:	f105 0510 	add.w	r5, r5, #16
 800fe4c:	d192      	bne.n	800fd74 <arm_cmplx_mag_f32+0x1c>
 800fe4e:	eb00 1047 	add.w	r0, r0, r7, lsl #5
 800fe52:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800fe56:	f012 0203 	ands.w	r2, r2, #3
 800fe5a:	d04e      	beq.n	800fefa <arm_cmplx_mag_f32+0x1a2>
 800fe5c:	ed90 0a00 	vldr	s0, [r0]
 800fe60:	2300      	movs	r3, #0
 800fe62:	edd0 7a01 	vldr	s15, [r0, #4]
 800fe66:	ee20 0a00 	vmul.f32	s0, s0, s0
 800fe6a:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800fe6e:	ee37 0a80 	vadd.f32	s0, s15, s0
 800fe72:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800fe76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe7a:	db4f      	blt.n	800ff1c <arm_cmplx_mag_f32+0x1c4>
 800fe7c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800fe80:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800fe84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fe88:	d472      	bmi.n	800ff70 <arm_cmplx_mag_f32+0x218>
 800fe8a:	ed81 8a00 	vstr	s16, [r1]
 800fe8e:	3a01      	subs	r2, #1
 800fe90:	d033      	beq.n	800fefa <arm_cmplx_mag_f32+0x1a2>
 800fe92:	ed90 0a02 	vldr	s0, [r0, #8]
 800fe96:	2300      	movs	r3, #0
 800fe98:	edd0 7a03 	vldr	s15, [r0, #12]
 800fe9c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800fea0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800fea4:	ee37 0a80 	vadd.f32	s0, s15, s0
 800fea8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800feac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800feb0:	db36      	blt.n	800ff20 <arm_cmplx_mag_f32+0x1c8>
 800feb2:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800feb6:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800feba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800febe:	d460      	bmi.n	800ff82 <arm_cmplx_mag_f32+0x22a>
 800fec0:	ed81 8a01 	vstr	s16, [r1, #4]
 800fec4:	2a01      	cmp	r2, #1
 800fec6:	d018      	beq.n	800fefa <arm_cmplx_mag_f32+0x1a2>
 800fec8:	ed90 0a04 	vldr	s0, [r0, #16]
 800fecc:	2300      	movs	r3, #0
 800fece:	edd0 7a05 	vldr	s15, [r0, #20]
 800fed2:	ee20 0a00 	vmul.f32	s0, s0, s0
 800fed6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800feda:	ee30 0a27 	vadd.f32	s0, s0, s15
 800fede:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800fee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fee6:	db1d      	blt.n	800ff24 <arm_cmplx_mag_f32+0x1cc>
 800fee8:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800feec:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800fef0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fef4:	d44e      	bmi.n	800ff94 <arm_cmplx_mag_f32+0x23c>
 800fef6:	ed81 8a02 	vstr	s16, [r1, #8]
 800fefa:	b004      	add	sp, #16
 800fefc:	ecbd 8b02 	vpop	{d8}
 800ff00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff04:	f845 8c04 	str.w	r8, [r5, #-4]
 800ff08:	e79b      	b.n	800fe42 <arm_cmplx_mag_f32+0xea>
 800ff0a:	f845 8c08 	str.w	r8, [r5, #-8]
 800ff0e:	e77f      	b.n	800fe10 <arm_cmplx_mag_f32+0xb8>
 800ff10:	f845 8c0c 	str.w	r8, [r5, #-12]
 800ff14:	e762      	b.n	800fddc <arm_cmplx_mag_f32+0x84>
 800ff16:	f845 8c10 	str.w	r8, [r5, #-16]
 800ff1a:	e745      	b.n	800fda8 <arm_cmplx_mag_f32+0x50>
 800ff1c:	600b      	str	r3, [r1, #0]
 800ff1e:	e7b6      	b.n	800fe8e <arm_cmplx_mag_f32+0x136>
 800ff20:	604b      	str	r3, [r1, #4]
 800ff22:	e7cf      	b.n	800fec4 <arm_cmplx_mag_f32+0x16c>
 800ff24:	608b      	str	r3, [r1, #8]
 800ff26:	e7e8      	b.n	800fefa <arm_cmplx_mag_f32+0x1a2>
 800ff28:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800ff2c:	9001      	str	r0, [sp, #4]
 800ff2e:	f003 fa61 	bl	80133f4 <sqrtf>
 800ff32:	9801      	ldr	r0, [sp, #4]
 800ff34:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800ff38:	e74e      	b.n	800fdd8 <arm_cmplx_mag_f32+0x80>
 800ff3a:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800ff3e:	9001      	str	r0, [sp, #4]
 800ff40:	f003 fa58 	bl	80133f4 <sqrtf>
 800ff44:	9801      	ldr	r0, [sp, #4]
 800ff46:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800ff4a:	e75f      	b.n	800fe0c <arm_cmplx_mag_f32+0xb4>
 800ff4c:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800ff50:	9001      	str	r0, [sp, #4]
 800ff52:	f003 fa4f 	bl	80133f4 <sqrtf>
 800ff56:	9801      	ldr	r0, [sp, #4]
 800ff58:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800ff5c:	e722      	b.n	800fda4 <arm_cmplx_mag_f32+0x4c>
 800ff5e:	e9cd 1202 	strd	r1, r2, [sp, #8]
 800ff62:	9001      	str	r0, [sp, #4]
 800ff64:	f003 fa46 	bl	80133f4 <sqrtf>
 800ff68:	9801      	ldr	r0, [sp, #4]
 800ff6a:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 800ff6e:	e766      	b.n	800fe3e <arm_cmplx_mag_f32+0xe6>
 800ff70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ff74:	9201      	str	r2, [sp, #4]
 800ff76:	f003 fa3d 	bl	80133f4 <sqrtf>
 800ff7a:	9903      	ldr	r1, [sp, #12]
 800ff7c:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800ff80:	e783      	b.n	800fe8a <arm_cmplx_mag_f32+0x132>
 800ff82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ff86:	9201      	str	r2, [sp, #4]
 800ff88:	f003 fa34 	bl	80133f4 <sqrtf>
 800ff8c:	9903      	ldr	r1, [sp, #12]
 800ff8e:	e9dd 2001 	ldrd	r2, r0, [sp, #4]
 800ff92:	e795      	b.n	800fec0 <arm_cmplx_mag_f32+0x168>
 800ff94:	9101      	str	r1, [sp, #4]
 800ff96:	f003 fa2d 	bl	80133f4 <sqrtf>
 800ff9a:	9901      	ldr	r1, [sp, #4]
 800ff9c:	e7ab      	b.n	800fef6 <arm_cmplx_mag_f32+0x19e>
 800ff9e:	bf00      	nop

0800ffa0 <arm_cfft_init_f32>:
 800ffa0:	2200      	movs	r2, #0
 800ffa2:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800ffa6:	4603      	mov	r3, r0
 800ffa8:	b430      	push	{r4, r5}
 800ffaa:	6042      	str	r2, [r0, #4]
 800ffac:	8001      	strh	r1, [r0, #0]
 800ffae:	d032      	beq.n	8010016 <arm_cfft_init_f32+0x76>
 800ffb0:	d918      	bls.n	800ffe4 <arm_cfft_init_f32+0x44>
 800ffb2:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800ffb6:	d026      	beq.n	8010006 <arm_cfft_init_f32+0x66>
 800ffb8:	d90c      	bls.n	800ffd4 <arm_cfft_init_f32+0x34>
 800ffba:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800ffbe:	d11e      	bne.n	800fffe <arm_cfft_init_f32+0x5e>
 800ffc0:	4916      	ldr	r1, [pc, #88]	@ (801001c <arm_cfft_init_f32+0x7c>)
 800ffc2:	4610      	mov	r0, r2
 800ffc4:	898d      	ldrh	r5, [r1, #12]
 800ffc6:	e9d1 2401 	ldrd	r2, r4, [r1, #4]
 800ffca:	819d      	strh	r5, [r3, #12]
 800ffcc:	e9c3 2401 	strd	r2, r4, [r3, #4]
 800ffd0:	bc30      	pop	{r4, r5}
 800ffd2:	4770      	bx	lr
 800ffd4:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800ffd8:	d017      	beq.n	801000a <arm_cfft_init_f32+0x6a>
 800ffda:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800ffde:	d10e      	bne.n	800fffe <arm_cfft_init_f32+0x5e>
 800ffe0:	490f      	ldr	r1, [pc, #60]	@ (8010020 <arm_cfft_init_f32+0x80>)
 800ffe2:	e7ee      	b.n	800ffc2 <arm_cfft_init_f32+0x22>
 800ffe4:	2940      	cmp	r1, #64	@ 0x40
 800ffe6:	d012      	beq.n	801000e <arm_cfft_init_f32+0x6e>
 800ffe8:	d903      	bls.n	800fff2 <arm_cfft_init_f32+0x52>
 800ffea:	2980      	cmp	r1, #128	@ 0x80
 800ffec:	d107      	bne.n	800fffe <arm_cfft_init_f32+0x5e>
 800ffee:	490d      	ldr	r1, [pc, #52]	@ (8010024 <arm_cfft_init_f32+0x84>)
 800fff0:	e7e7      	b.n	800ffc2 <arm_cfft_init_f32+0x22>
 800fff2:	2910      	cmp	r1, #16
 800fff4:	d00d      	beq.n	8010012 <arm_cfft_init_f32+0x72>
 800fff6:	2920      	cmp	r1, #32
 800fff8:	d101      	bne.n	800fffe <arm_cfft_init_f32+0x5e>
 800fffa:	490b      	ldr	r1, [pc, #44]	@ (8010028 <arm_cfft_init_f32+0x88>)
 800fffc:	e7e1      	b.n	800ffc2 <arm_cfft_init_f32+0x22>
 800fffe:	f04f 30ff 	mov.w	r0, #4294967295
 8010002:	bc30      	pop	{r4, r5}
 8010004:	4770      	bx	lr
 8010006:	4909      	ldr	r1, [pc, #36]	@ (801002c <arm_cfft_init_f32+0x8c>)
 8010008:	e7db      	b.n	800ffc2 <arm_cfft_init_f32+0x22>
 801000a:	4909      	ldr	r1, [pc, #36]	@ (8010030 <arm_cfft_init_f32+0x90>)
 801000c:	e7d9      	b.n	800ffc2 <arm_cfft_init_f32+0x22>
 801000e:	4909      	ldr	r1, [pc, #36]	@ (8010034 <arm_cfft_init_f32+0x94>)
 8010010:	e7d7      	b.n	800ffc2 <arm_cfft_init_f32+0x22>
 8010012:	4909      	ldr	r1, [pc, #36]	@ (8010038 <arm_cfft_init_f32+0x98>)
 8010014:	e7d5      	b.n	800ffc2 <arm_cfft_init_f32+0x22>
 8010016:	4909      	ldr	r1, [pc, #36]	@ (801003c <arm_cfft_init_f32+0x9c>)
 8010018:	e7d3      	b.n	800ffc2 <arm_cfft_init_f32+0x22>
 801001a:	bf00      	nop
 801001c:	080309fc 	.word	0x080309fc
 8010020:	0803099c 	.word	0x0803099c
 8010024:	080309ac 	.word	0x080309ac
 8010028:	080309ec 	.word	0x080309ec
 801002c:	080309cc 	.word	0x080309cc
 8010030:	08030a0c 	.word	0x08030a0c
 8010034:	08030a1c 	.word	0x08030a1c
 8010038:	080309bc 	.word	0x080309bc
 801003c:	080309dc 	.word	0x080309dc

08010040 <arm_radix8_butterfly_f32>:
 8010040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010044:	ed2d 8b10 	vpush	{d8-d15}
 8010048:	b093      	sub	sp, #76	@ 0x4c
 801004a:	468a      	mov	sl, r1
 801004c:	eddf 8aba 	vldr	s17, [pc, #744]	@ 8010338 <arm_radix8_butterfly_f32+0x2f8>
 8010050:	468b      	mov	fp, r1
 8010052:	9010      	str	r0, [sp, #64]	@ 0x40
 8010054:	e9cd 320e 	strd	r3, r2, [sp, #56]	@ 0x38
 8010058:	4603      	mov	r3, r0
 801005a:	3304      	adds	r3, #4
 801005c:	9311      	str	r3, [sp, #68]	@ 0x44
 801005e:	ea4f 06da 	mov.w	r6, sl, lsr #3
 8010062:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8010064:	f8dd c044 	ldr.w	ip, [sp, #68]	@ 0x44
 8010068:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 801006c:	eb05 1146 	add.w	r1, r5, r6, lsl #5
 8010070:	960d      	str	r6, [sp, #52]	@ 0x34
 8010072:	00f0      	lsls	r0, r6, #3
 8010074:	f04f 0e00 	mov.w	lr, #0
 8010078:	eb01 1406 	add.w	r4, r1, r6, lsl #4
 801007c:	0137      	lsls	r7, r6, #4
 801007e:	9003      	str	r0, [sp, #12]
 8010080:	eba6 0286 	sub.w	r2, r6, r6, lsl #2
 8010084:	9400      	str	r4, [sp, #0]
 8010086:	9702      	str	r7, [sp, #8]
 8010088:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 801008c:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8010090:	1d04      	adds	r4, r0, #4
 8010092:	1d38      	adds	r0, r7, #4
 8010094:	eb06 0786 	add.w	r7, r6, r6, lsl #2
 8010098:	442c      	add	r4, r5
 801009a:	ebc6 09c6 	rsb	r9, r6, r6, lsl #3
 801009e:	9701      	str	r7, [sp, #4]
 80100a0:	4428      	add	r0, r5
 80100a2:	9d01      	ldr	r5, [sp, #4]
 80100a4:	eb02 1746 	add.w	r7, r2, r6, lsl #5
 80100a8:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 80100ac:	00ed      	lsls	r5, r5, #3
 80100ae:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 80100b2:	9501      	str	r5, [sp, #4]
 80100b4:	ea4f 1508 	mov.w	r5, r8, lsl #4
 80100b8:	9504      	str	r5, [sp, #16]
 80100ba:	ea4f 05c8 	mov.w	r5, r8, lsl #3
 80100be:	9505      	str	r5, [sp, #20]
 80100c0:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80100c2:	ea4f 1845 	mov.w	r8, r5, lsl #5
 80100c6:	9d00      	ldr	r5, [sp, #0]
 80100c8:	edd1 6a00 	vldr	s13, [r1]
 80100cc:	44d6      	add	lr, sl
 80100ce:	ed5c 7a01 	vldr	s15, [ip, #-4]
 80100d2:	ed95 7a00 	vldr	s14, [r5]
 80100d6:	45f3      	cmp	fp, lr
 80100d8:	ed14 6a01 	vldr	s12, [r4, #-4]
 80100dc:	ee37 2aa6 	vadd.f32	s4, s15, s13
 80100e0:	edd6 2a00 	vldr	s5, [r6]
 80100e4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80100e8:	edd7 3a00 	vldr	s7, [r7]
 80100ec:	ed10 5a01 	vldr	s10, [r0, #-4]
 80100f0:	ee36 3a22 	vadd.f32	s6, s12, s5
 80100f4:	edd2 6a00 	vldr	s13, [r2]
 80100f8:	ee75 5a07 	vadd.f32	s11, s10, s14
 80100fc:	ee36 4aa3 	vadd.f32	s8, s13, s7
 8010100:	ee76 6ae3 	vsub.f32	s13, s13, s7
 8010104:	ee72 4a25 	vadd.f32	s9, s4, s11
 8010108:	ee73 3a04 	vadd.f32	s7, s6, s8
 801010c:	ee35 5a47 	vsub.f32	s10, s10, s14
 8010110:	ee36 7a62 	vsub.f32	s14, s12, s5
 8010114:	ee32 2a65 	vsub.f32	s4, s4, s11
 8010118:	ee74 5aa3 	vadd.f32	s11, s9, s7
 801011c:	ee74 4ae3 	vsub.f32	s9, s9, s7
 8010120:	ee37 6a66 	vsub.f32	s12, s14, s13
 8010124:	ed4c 5a01 	vstr	s11, [ip, #-4]
 8010128:	ee33 3a44 	vsub.f32	s6, s6, s8
 801012c:	edc1 4a00 	vstr	s9, [r1]
 8010130:	ee37 7a26 	vadd.f32	s14, s14, s13
 8010134:	ed97 4a01 	vldr	s8, [r7, #4]
 8010138:	ee66 6a28 	vmul.f32	s13, s12, s17
 801013c:	edd4 5a00 	vldr	s11, [r4]
 8010140:	ed96 6a01 	vldr	s12, [r6, #4]
 8010144:	ee27 7a28 	vmul.f32	s14, s14, s17
 8010148:	edd2 3a01 	vldr	s7, [r2, #4]
 801014c:	ee77 2aa6 	vadd.f32	s5, s15, s13
 8010150:	ee75 4ac6 	vsub.f32	s9, s11, s12
 8010154:	ed91 1a01 	vldr	s2, [r1, #4]
 8010158:	ee33 0ac4 	vsub.f32	s0, s7, s8
 801015c:	edd5 0a01 	vldr	s1, [r5, #4]
 8010160:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010164:	eddc 6a00 	vldr	s13, [ip]
 8010168:	ee75 5a86 	vadd.f32	s11, s11, s12
 801016c:	ed90 6a00 	vldr	s12, [r0]
 8010170:	ee73 3a84 	vadd.f32	s7, s7, s8
 8010174:	ee74 1a80 	vadd.f32	s3, s9, s0
 8010178:	ee36 4a81 	vadd.f32	s8, s13, s2
 801017c:	ee74 4ac0 	vsub.f32	s9, s9, s0
 8010180:	ee76 6ac1 	vsub.f32	s13, s13, s2
 8010184:	ee36 1a20 	vadd.f32	s2, s12, s1
 8010188:	ee61 1aa8 	vmul.f32	s3, s3, s17
 801018c:	ee36 6a60 	vsub.f32	s12, s12, s1
 8010190:	ee64 4aa8 	vmul.f32	s9, s9, s17
 8010194:	ee75 0aa3 	vadd.f32	s1, s11, s7
 8010198:	ee75 5ae3 	vsub.f32	s11, s11, s7
 801019c:	ee74 3a01 	vadd.f32	s7, s8, s2
 80101a0:	ee34 4a41 	vsub.f32	s8, s8, s2
 80101a4:	ee36 1a21 	vadd.f32	s2, s12, s3
 80101a8:	ee33 0aa0 	vadd.f32	s0, s7, s1
 80101ac:	ee36 6a61 	vsub.f32	s12, s12, s3
 80101b0:	ee73 3ae0 	vsub.f32	s7, s7, s1
 80101b4:	ee76 1aa4 	vadd.f32	s3, s13, s9
 80101b8:	ed8c 0a00 	vstr	s0, [ip]
 80101bc:	ee76 6ae4 	vsub.f32	s13, s13, s9
 80101c0:	449c      	add	ip, r3
 80101c2:	ee75 4a07 	vadd.f32	s9, s10, s14
 80101c6:	edc1 3a01 	vstr	s7, [r1, #4]
 80101ca:	ee35 7a47 	vsub.f32	s14, s10, s14
 80101ce:	4419      	add	r1, r3
 80101d0:	ee32 5a25 	vadd.f32	s10, s4, s11
 80101d4:	ee72 5a65 	vsub.f32	s11, s4, s11
 80101d8:	ee72 3a81 	vadd.f32	s7, s5, s2
 80101dc:	ed00 5a01 	vstr	s10, [r0, #-4]
 80101e0:	ee34 2a43 	vsub.f32	s4, s8, s6
 80101e4:	edc5 5a00 	vstr	s11, [r5]
 80101e8:	ee37 5a86 	vadd.f32	s10, s15, s12
 80101ec:	ee71 5ae4 	vsub.f32	s11, s3, s9
 80101f0:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80101f4:	ed80 2a00 	vstr	s4, [r0]
 80101f8:	ee36 6ac7 	vsub.f32	s12, s13, s14
 80101fc:	4418      	add	r0, r3
 80101fe:	ee33 4a04 	vadd.f32	s8, s6, s8
 8010202:	ee72 2ac1 	vsub.f32	s5, s5, s2
 8010206:	ee74 4aa1 	vadd.f32	s9, s9, s3
 801020a:	ee37 7a26 	vadd.f32	s14, s14, s13
 801020e:	ed85 4a01 	vstr	s8, [r5, #4]
 8010212:	ed44 3a01 	vstr	s7, [r4, #-4]
 8010216:	441d      	add	r5, r3
 8010218:	edc7 2a00 	vstr	s5, [r7]
 801021c:	ed86 5a00 	vstr	s10, [r6]
 8010220:	edc2 7a00 	vstr	s15, [r2]
 8010224:	edc4 5a00 	vstr	s11, [r4]
 8010228:	441c      	add	r4, r3
 801022a:	edc7 4a01 	vstr	s9, [r7, #4]
 801022e:	441f      	add	r7, r3
 8010230:	ed86 6a01 	vstr	s12, [r6, #4]
 8010234:	441e      	add	r6, r3
 8010236:	ed82 7a01 	vstr	s14, [r2, #4]
 801023a:	441a      	add	r2, r3
 801023c:	f63f af44 	bhi.w	80100c8 <arm_radix8_butterfly_f32+0x88>
 8010240:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010242:	2a07      	cmp	r2, #7
 8010244:	f240 81b7 	bls.w	80105b6 <arm_radix8_butterfly_f32+0x576>
 8010248:	9a03      	ldr	r2, [sp, #12]
 801024a:	f108 0808 	add.w	r8, r8, #8
 801024e:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8010250:	f109 0008 	add.w	r0, r9, #8
 8010254:	3208      	adds	r2, #8
 8010256:	9e01      	ldr	r6, [sp, #4]
 8010258:	9d04      	ldr	r5, [sp, #16]
 801025a:	4694      	mov	ip, r2
 801025c:	463a      	mov	r2, r7
 801025e:	3608      	adds	r6, #8
 8010260:	9c05      	ldr	r4, [sp, #20]
 8010262:	4442      	add	r2, r8
 8010264:	3508      	adds	r5, #8
 8010266:	3408      	adds	r4, #8
 8010268:	9902      	ldr	r1, [sp, #8]
 801026a:	920b      	str	r2, [sp, #44]	@ 0x2c
 801026c:	eb07 020c 	add.w	r2, r7, ip
 8010270:	310c      	adds	r1, #12
 8010272:	f04f 0800 	mov.w	r8, #0
 8010276:	920a      	str	r2, [sp, #40]	@ 0x28
 8010278:	19ba      	adds	r2, r7, r6
 801027a:	9209      	str	r2, [sp, #36]	@ 0x24
 801027c:	197a      	adds	r2, r7, r5
 801027e:	9208      	str	r2, [sp, #32]
 8010280:	193a      	adds	r2, r7, r4
 8010282:	9207      	str	r2, [sp, #28]
 8010284:	183a      	adds	r2, r7, r0
 8010286:	9206      	str	r2, [sp, #24]
 8010288:	187a      	adds	r2, r7, r1
 801028a:	9204      	str	r2, [sp, #16]
 801028c:	f107 020c 	add.w	r2, r7, #12
 8010290:	9205      	str	r2, [sp, #20]
 8010292:	2201      	movs	r2, #1
 8010294:	9203      	str	r2, [sp, #12]
 8010296:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010298:	f8dd c010 	ldr.w	ip, [sp, #16]
 801029c:	4490      	add	r8, r2
 801029e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80102a0:	9f05      	ldr	r7, [sp, #20]
 80102a2:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 80102a6:	9e06      	ldr	r6, [sp, #24]
 80102a8:	eba8 0e88 	sub.w	lr, r8, r8, lsl #2
 80102ac:	9d07      	ldr	r5, [sp, #28]
 80102ae:	eb02 01c8 	add.w	r1, r2, r8, lsl #3
 80102b2:	ed92 ea00 	vldr	s28, [r2]
 80102b6:	9c08      	ldr	r4, [sp, #32]
 80102b8:	eb01 02c8 	add.w	r2, r1, r8, lsl #3
 80102bc:	edd1 da00 	vldr	s27, [r1]
 80102c0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80102c2:	eb02 01c8 	add.w	r1, r2, r8, lsl #3
 80102c6:	ed92 da00 	vldr	s26, [r2]
 80102ca:	eb01 02c8 	add.w	r2, r1, r8, lsl #3
 80102ce:	edd1 ca00 	vldr	s25, [r1]
 80102d2:	eb02 01c8 	add.w	r1, r2, r8, lsl #3
 80102d6:	ed92 ca00 	vldr	s24, [r2]
 80102da:	eb01 02c8 	add.w	r2, r1, r8, lsl #3
 80102de:	edd1 ba00 	vldr	s23, [r1]
 80102e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80102e4:	eb02 1e0e 	add.w	lr, r2, lr, lsl #4
 80102e8:	ed92 ba00 	vldr	s22, [r2]
 80102ec:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80102ee:	eb0e 09c8 	add.w	r9, lr, r8, lsl #3
 80102f2:	910c      	str	r1, [sp, #48]	@ 0x30
 80102f4:	9200      	str	r2, [sp, #0]
 80102f6:	eb09 02c8 	add.w	r2, r9, r8, lsl #3
 80102fa:	ed99 aa01 	vldr	s20, [r9, #4]
 80102fe:	edde aa01 	vldr	s21, [lr, #4]
 8010302:	eb02 09c8 	add.w	r9, r2, r8, lsl #3
 8010306:	edd2 9a01 	vldr	s19, [r2, #4]
 801030a:	f8dd e00c 	ldr.w	lr, [sp, #12]
 801030e:	eb09 02c8 	add.w	r2, r9, r8, lsl #3
 8010312:	ed99 9a01 	vldr	s18, [r9, #4]
 8010316:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8010318:	eb02 09c8 	add.w	r9, r2, r8, lsl #3
 801031c:	ed92 8a01 	vldr	s16, [r2, #4]
 8010320:	edd9 7a01 	vldr	s15, [r9, #4]
 8010324:	eb09 02c8 	add.w	r2, r9, r8, lsl #3
 8010328:	edcd 7a01 	vstr	s15, [sp, #4]
 801032c:	edd2 7a01 	vldr	s15, [r2, #4]
 8010330:	9a00      	ldr	r2, [sp, #0]
 8010332:	edcd 7a02 	vstr	s15, [sp, #8]
 8010336:	e001      	b.n	801033c <arm_radix8_butterfly_f32+0x2fc>
 8010338:	3f3504f3 	.word	0x3f3504f3
 801033c:	ed92 7a00 	vldr	s14, [r2]
 8010340:	44d6      	add	lr, sl
 8010342:	ed17 1a01 	vldr	s2, [r7, #-4]
 8010346:	ed90 5a00 	vldr	s10, [r0]
 801034a:	45f3      	cmp	fp, lr
 801034c:	ed1c fa01 	vldr	s30, [ip, #-4]
 8010350:	ee31 3a07 	vadd.f32	s6, s2, s14
 8010354:	edd6 5a00 	vldr	s11, [r6]
 8010358:	ee31 1a47 	vsub.f32	s2, s2, s14
 801035c:	edd4 7a00 	vldr	s15, [r4]
 8010360:	ed95 7a00 	vldr	s14, [r5]
 8010364:	ed91 4a00 	vldr	s8, [r1]
 8010368:	ee3f 6a27 	vadd.f32	s12, s30, s15
 801036c:	ee77 6a25 	vadd.f32	s13, s14, s11
 8010370:	edd7 ea00 	vldr	s29, [r7]
 8010374:	ee74 fa05 	vadd.f32	s31, s8, s10
 8010378:	ee73 1a06 	vadd.f32	s3, s6, s12
 801037c:	ee34 4a45 	vsub.f32	s8, s8, s10
 8010380:	ee3f 5aa6 	vadd.f32	s10, s31, s13
 8010384:	ee37 7a65 	vsub.f32	s14, s14, s11
 8010388:	ee33 3a46 	vsub.f32	s6, s6, s12
 801038c:	ee31 6a85 	vadd.f32	s12, s3, s10
 8010390:	ee7f 7a67 	vsub.f32	s15, s30, s15
 8010394:	ee34 fa07 	vadd.f32	s30, s8, s14
 8010398:	ed07 6a01 	vstr	s12, [r7, #-4]
 801039c:	ee34 4a47 	vsub.f32	s8, s8, s14
 80103a0:	edd5 3a01 	vldr	s7, [r5, #4]
 80103a4:	ee7f fae6 	vsub.f32	s31, s31, s13
 80103a8:	ed90 7a01 	vldr	s14, [r0, #4]
 80103ac:	ee2f fa28 	vmul.f32	s30, s30, s17
 80103b0:	edd1 5a01 	vldr	s11, [r1, #4]
 80103b4:	ee24 4a28 	vmul.f32	s8, s8, s17
 80103b8:	ed96 6a01 	vldr	s12, [r6, #4]
 80103bc:	ee31 5ac5 	vsub.f32	s10, s3, s10
 80103c0:	ee75 0ac7 	vsub.f32	s1, s11, s14
 80103c4:	edd2 6a01 	vldr	s13, [r2, #4]
 80103c8:	ee73 2ac6 	vsub.f32	s5, s7, s12
 80103cc:	edd4 4a01 	vldr	s9, [r4, #4]
 80103d0:	ee75 5a87 	vadd.f32	s11, s11, s14
 80103d4:	ed9c 7a00 	vldr	s14, [ip]
 80103d8:	ee37 2a8f 	vadd.f32	s4, s15, s30
 80103dc:	ee33 6a86 	vadd.f32	s12, s7, s12
 80103e0:	ee37 facf 	vsub.f32	s30, s15, s30
 80103e4:	ee7e 3aa6 	vadd.f32	s7, s29, s13
 80103e8:	ee70 7ae2 	vsub.f32	s15, s1, s5
 80103ec:	ee7e eae6 	vsub.f32	s29, s29, s13
 80103f0:	ee70 2aa2 	vadd.f32	s5, s1, s5
 80103f4:	ee77 6a24 	vadd.f32	s13, s14, s9
 80103f8:	ee75 0a86 	vadd.f32	s1, s11, s12
 80103fc:	ee37 7a64 	vsub.f32	s14, s14, s9
 8010400:	ee33 0aa6 	vadd.f32	s0, s7, s13
 8010404:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8010408:	ee62 2aa8 	vmul.f32	s5, s5, s17
 801040c:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8010410:	ee73 3ae6 	vsub.f32	s7, s7, s13
 8010414:	ee7e 5aa7 	vadd.f32	s11, s29, s15
 8010418:	ee77 4a22 	vadd.f32	s9, s14, s5
 801041c:	ee7e eae7 	vsub.f32	s29, s29, s15
 8010420:	ee77 7a62 	vsub.f32	s15, s14, s5
 8010424:	ee71 2a04 	vadd.f32	s5, s2, s8
 8010428:	ee31 7a44 	vsub.f32	s14, s2, s8
 801042c:	ee30 1a60 	vsub.f32	s2, s0, s1
 8010430:	ee73 1a06 	vadd.f32	s3, s6, s12
 8010434:	ee33 6a46 	vsub.f32	s12, s6, s12
 8010438:	ee33 3aef 	vsub.f32	s6, s7, s31
 801043c:	ee7f 6aa3 	vadd.f32	s13, s31, s7
 8010440:	ee3e 4acf 	vsub.f32	s8, s29, s30
 8010444:	ee75 3ac2 	vsub.f32	s7, s11, s4
 8010448:	ee72 5a25 	vadd.f32	s11, s4, s11
 801044c:	ee32 2aa4 	vadd.f32	s4, s5, s9
 8010450:	ee72 4ae4 	vsub.f32	s9, s5, s9
 8010454:	ee77 2a27 	vadd.f32	s5, s14, s15
 8010458:	ee37 7a67 	vsub.f32	s14, s14, s15
 801045c:	ee7f 7a2e 	vadd.f32	s15, s30, s29
 8010460:	ee2c fa85 	vmul.f32	s30, s25, s10
 8010464:	ee69 ea01 	vmul.f32	s29, s18, s2
 8010468:	ee29 5a05 	vmul.f32	s10, s18, s10
 801046c:	ee2c 1a81 	vmul.f32	s2, s25, s2
 8010470:	ee6d faa1 	vmul.f32	s31, s27, s3
 8010474:	ee70 0a20 	vadd.f32	s1, s0, s1
 8010478:	ee6a 1a21 	vmul.f32	s3, s20, s3
 801047c:	ee2a 0a03 	vmul.f32	s0, s20, s6
 8010480:	ee2d 3a83 	vmul.f32	s6, s27, s6
 8010484:	edc7 0a00 	vstr	s1, [r7]
 8010488:	ee7f ea2e 	vadd.f32	s29, s30, s29
 801048c:	441f      	add	r7, r3
 801048e:	ee2a faa3 	vmul.f32	s30, s21, s7
 8010492:	ee31 5a45 	vsub.f32	s10, s2, s10
 8010496:	ee6e 3a23 	vmul.f32	s7, s28, s7
 801049a:	edc2 ea00 	vstr	s29, [r2]
 801049e:	ee3f 0a80 	vadd.f32	s0, s31, s0
 80104a2:	ee33 3a61 	vsub.f32	s6, s6, s3
 80104a6:	ed82 5a01 	vstr	s10, [r2, #4]
 80104aa:	ee6e 0a02 	vmul.f32	s1, s28, s4
 80104ae:	ed9d 5a02 	vldr	s10, [sp, #8]
 80104b2:	edcd 3a00 	vstr	s7, [sp]
 80104b6:	ee6b ea86 	vmul.f32	s29, s23, s12
 80104ba:	eddd 3a01 	vldr	s7, [sp, #4]
 80104be:	ee6b fa24 	vmul.f32	s31, s22, s9
 80104c2:	ed0c 0a01 	vstr	s0, [ip, #-4]
 80104c6:	ee65 4a24 	vmul.f32	s9, s10, s9
 80104ca:	ed8c 3a00 	vstr	s6, [ip]
 80104ce:	ee23 1aa6 	vmul.f32	s2, s7, s13
 80104d2:	ee23 6a86 	vmul.f32	s12, s7, s12
 80104d6:	eddd 3a00 	vldr	s7, [sp]
 80104da:	ee25 5a25 	vmul.f32	s10, s10, s11
 80104de:	441a      	add	r2, r3
 80104e0:	ee2c 0a22 	vmul.f32	s0, s24, s5
 80104e4:	449c      	add	ip, r3
 80104e6:	ee68 1a04 	vmul.f32	s3, s16, s8
 80104ea:	ee70 0a8f 	vadd.f32	s1, s1, s30
 80104ee:	ee2d 3a07 	vmul.f32	s6, s26, s14
 80104f2:	ee29 faa7 	vmul.f32	s30, s19, s15
 80104f6:	ee2a 2a82 	vmul.f32	s4, s21, s4
 80104fa:	ee6b 6aa6 	vmul.f32	s13, s23, s13
 80104fe:	ee6b 5a25 	vmul.f32	s11, s22, s11
 8010502:	ee68 2a22 	vmul.f32	s5, s16, s5
 8010506:	ee2c 4a04 	vmul.f32	s8, s24, s8
 801050a:	ee29 7a87 	vmul.f32	s14, s19, s14
 801050e:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8010512:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8010516:	ee7e ea81 	vadd.f32	s29, s29, s2
 801051a:	ee36 6ac6 	vsub.f32	s12, s13, s12
 801051e:	ee3f 5a85 	vadd.f32	s10, s31, s10
 8010522:	ee75 4ae4 	vsub.f32	s9, s11, s9
 8010526:	edc4 ea00 	vstr	s29, [r4]
 801052a:	ee30 0a21 	vadd.f32	s0, s0, s3
 801052e:	ed84 6a01 	vstr	s12, [r4, #4]
 8010532:	ee74 2a62 	vsub.f32	s5, s8, s5
 8010536:	edc1 0a00 	vstr	s1, [r1]
 801053a:	ee33 3a0f 	vadd.f32	s6, s6, s30
 801053e:	edc1 3a01 	vstr	s7, [r1, #4]
 8010542:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8010546:	ed86 5a00 	vstr	s10, [r6]
 801054a:	edc6 4a01 	vstr	s9, [r6, #4]
 801054e:	4419      	add	r1, r3
 8010550:	ed80 0a00 	vstr	s0, [r0]
 8010554:	441c      	add	r4, r3
 8010556:	edc0 2a01 	vstr	s5, [r0, #4]
 801055a:	441e      	add	r6, r3
 801055c:	ed85 3a00 	vstr	s6, [r5]
 8010560:	4418      	add	r0, r3
 8010562:	ed85 7a01 	vstr	s14, [r5, #4]
 8010566:	441d      	add	r5, r3
 8010568:	f63f aee8 	bhi.w	801033c <arm_radix8_butterfly_f32+0x2fc>
 801056c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801056e:	9a03      	ldr	r2, [sp, #12]
 8010570:	3108      	adds	r1, #8
 8010572:	3201      	adds	r2, #1
 8010574:	910b      	str	r1, [sp, #44]	@ 0x2c
 8010576:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010578:	9203      	str	r2, [sp, #12]
 801057a:	3108      	adds	r1, #8
 801057c:	910a      	str	r1, [sp, #40]	@ 0x28
 801057e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010580:	3108      	adds	r1, #8
 8010582:	9109      	str	r1, [sp, #36]	@ 0x24
 8010584:	9908      	ldr	r1, [sp, #32]
 8010586:	3108      	adds	r1, #8
 8010588:	9108      	str	r1, [sp, #32]
 801058a:	9907      	ldr	r1, [sp, #28]
 801058c:	3108      	adds	r1, #8
 801058e:	9107      	str	r1, [sp, #28]
 8010590:	9906      	ldr	r1, [sp, #24]
 8010592:	3108      	adds	r1, #8
 8010594:	9106      	str	r1, [sp, #24]
 8010596:	9905      	ldr	r1, [sp, #20]
 8010598:	3108      	adds	r1, #8
 801059a:	9105      	str	r1, [sp, #20]
 801059c:	9904      	ldr	r1, [sp, #16]
 801059e:	3108      	adds	r1, #8
 80105a0:	9104      	str	r1, [sp, #16]
 80105a2:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80105a4:	4291      	cmp	r1, r2
 80105a6:	f47f ae76 	bne.w	8010296 <arm_radix8_butterfly_f32+0x256>
 80105aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80105ac:	468a      	mov	sl, r1
 80105ae:	00db      	lsls	r3, r3, #3
 80105b0:	b29b      	uxth	r3, r3
 80105b2:	930e      	str	r3, [sp, #56]	@ 0x38
 80105b4:	e553      	b.n	801005e <arm_radix8_butterfly_f32+0x1e>
 80105b6:	b013      	add	sp, #76	@ 0x4c
 80105b8:	ecbd 8b10 	vpop	{d8-d15}
 80105bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080105c0 <atoi>:
 80105c0:	220a      	movs	r2, #10
 80105c2:	2100      	movs	r1, #0
 80105c4:	f000 b95e 	b.w	8010884 <strtol>

080105c8 <malloc>:
 80105c8:	4b02      	ldr	r3, [pc, #8]	@ (80105d4 <malloc+0xc>)
 80105ca:	4601      	mov	r1, r0
 80105cc:	6818      	ldr	r0, [r3, #0]
 80105ce:	f000 b825 	b.w	801061c <_malloc_r>
 80105d2:	bf00      	nop
 80105d4:	2000001c 	.word	0x2000001c

080105d8 <sbrk_aligned>:
 80105d8:	b570      	push	{r4, r5, r6, lr}
 80105da:	4e0f      	ldr	r6, [pc, #60]	@ (8010618 <sbrk_aligned+0x40>)
 80105dc:	460c      	mov	r4, r1
 80105de:	4605      	mov	r5, r0
 80105e0:	6831      	ldr	r1, [r6, #0]
 80105e2:	b911      	cbnz	r1, 80105ea <sbrk_aligned+0x12>
 80105e4:	f000 ffee 	bl	80115c4 <_sbrk_r>
 80105e8:	6030      	str	r0, [r6, #0]
 80105ea:	4621      	mov	r1, r4
 80105ec:	4628      	mov	r0, r5
 80105ee:	f000 ffe9 	bl	80115c4 <_sbrk_r>
 80105f2:	1c43      	adds	r3, r0, #1
 80105f4:	d103      	bne.n	80105fe <sbrk_aligned+0x26>
 80105f6:	f04f 34ff 	mov.w	r4, #4294967295
 80105fa:	4620      	mov	r0, r4
 80105fc:	bd70      	pop	{r4, r5, r6, pc}
 80105fe:	1cc4      	adds	r4, r0, #3
 8010600:	f024 0403 	bic.w	r4, r4, #3
 8010604:	42a0      	cmp	r0, r4
 8010606:	d0f8      	beq.n	80105fa <sbrk_aligned+0x22>
 8010608:	1a21      	subs	r1, r4, r0
 801060a:	4628      	mov	r0, r5
 801060c:	f000 ffda 	bl	80115c4 <_sbrk_r>
 8010610:	3001      	adds	r0, #1
 8010612:	d1f2      	bne.n	80105fa <sbrk_aligned+0x22>
 8010614:	e7ef      	b.n	80105f6 <sbrk_aligned+0x1e>
 8010616:	bf00      	nop
 8010618:	20016660 	.word	0x20016660

0801061c <_malloc_r>:
 801061c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010620:	1ccd      	adds	r5, r1, #3
 8010622:	4606      	mov	r6, r0
 8010624:	f025 0503 	bic.w	r5, r5, #3
 8010628:	3508      	adds	r5, #8
 801062a:	2d0c      	cmp	r5, #12
 801062c:	bf38      	it	cc
 801062e:	250c      	movcc	r5, #12
 8010630:	2d00      	cmp	r5, #0
 8010632:	db01      	blt.n	8010638 <_malloc_r+0x1c>
 8010634:	42a9      	cmp	r1, r5
 8010636:	d904      	bls.n	8010642 <_malloc_r+0x26>
 8010638:	230c      	movs	r3, #12
 801063a:	6033      	str	r3, [r6, #0]
 801063c:	2000      	movs	r0, #0
 801063e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010642:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010718 <_malloc_r+0xfc>
 8010646:	f000 f869 	bl	801071c <__malloc_lock>
 801064a:	f8d8 3000 	ldr.w	r3, [r8]
 801064e:	461c      	mov	r4, r3
 8010650:	bb44      	cbnz	r4, 80106a4 <_malloc_r+0x88>
 8010652:	4629      	mov	r1, r5
 8010654:	4630      	mov	r0, r6
 8010656:	f7ff ffbf 	bl	80105d8 <sbrk_aligned>
 801065a:	1c43      	adds	r3, r0, #1
 801065c:	4604      	mov	r4, r0
 801065e:	d158      	bne.n	8010712 <_malloc_r+0xf6>
 8010660:	f8d8 4000 	ldr.w	r4, [r8]
 8010664:	4627      	mov	r7, r4
 8010666:	2f00      	cmp	r7, #0
 8010668:	d143      	bne.n	80106f2 <_malloc_r+0xd6>
 801066a:	2c00      	cmp	r4, #0
 801066c:	d04b      	beq.n	8010706 <_malloc_r+0xea>
 801066e:	6823      	ldr	r3, [r4, #0]
 8010670:	4639      	mov	r1, r7
 8010672:	4630      	mov	r0, r6
 8010674:	eb04 0903 	add.w	r9, r4, r3
 8010678:	f000 ffa4 	bl	80115c4 <_sbrk_r>
 801067c:	4581      	cmp	r9, r0
 801067e:	d142      	bne.n	8010706 <_malloc_r+0xea>
 8010680:	6821      	ldr	r1, [r4, #0]
 8010682:	4630      	mov	r0, r6
 8010684:	1a6d      	subs	r5, r5, r1
 8010686:	4629      	mov	r1, r5
 8010688:	f7ff ffa6 	bl	80105d8 <sbrk_aligned>
 801068c:	3001      	adds	r0, #1
 801068e:	d03a      	beq.n	8010706 <_malloc_r+0xea>
 8010690:	6823      	ldr	r3, [r4, #0]
 8010692:	442b      	add	r3, r5
 8010694:	6023      	str	r3, [r4, #0]
 8010696:	f8d8 3000 	ldr.w	r3, [r8]
 801069a:	685a      	ldr	r2, [r3, #4]
 801069c:	bb62      	cbnz	r2, 80106f8 <_malloc_r+0xdc>
 801069e:	f8c8 7000 	str.w	r7, [r8]
 80106a2:	e00f      	b.n	80106c4 <_malloc_r+0xa8>
 80106a4:	6822      	ldr	r2, [r4, #0]
 80106a6:	1b52      	subs	r2, r2, r5
 80106a8:	d420      	bmi.n	80106ec <_malloc_r+0xd0>
 80106aa:	2a0b      	cmp	r2, #11
 80106ac:	d917      	bls.n	80106de <_malloc_r+0xc2>
 80106ae:	1961      	adds	r1, r4, r5
 80106b0:	42a3      	cmp	r3, r4
 80106b2:	6025      	str	r5, [r4, #0]
 80106b4:	bf18      	it	ne
 80106b6:	6059      	strne	r1, [r3, #4]
 80106b8:	6863      	ldr	r3, [r4, #4]
 80106ba:	bf08      	it	eq
 80106bc:	f8c8 1000 	streq.w	r1, [r8]
 80106c0:	5162      	str	r2, [r4, r5]
 80106c2:	604b      	str	r3, [r1, #4]
 80106c4:	4630      	mov	r0, r6
 80106c6:	f000 f82f 	bl	8010728 <__malloc_unlock>
 80106ca:	f104 000b 	add.w	r0, r4, #11
 80106ce:	1d23      	adds	r3, r4, #4
 80106d0:	f020 0007 	bic.w	r0, r0, #7
 80106d4:	1ac2      	subs	r2, r0, r3
 80106d6:	bf1c      	itt	ne
 80106d8:	1a1b      	subne	r3, r3, r0
 80106da:	50a3      	strne	r3, [r4, r2]
 80106dc:	e7af      	b.n	801063e <_malloc_r+0x22>
 80106de:	6862      	ldr	r2, [r4, #4]
 80106e0:	42a3      	cmp	r3, r4
 80106e2:	bf0c      	ite	eq
 80106e4:	f8c8 2000 	streq.w	r2, [r8]
 80106e8:	605a      	strne	r2, [r3, #4]
 80106ea:	e7eb      	b.n	80106c4 <_malloc_r+0xa8>
 80106ec:	4623      	mov	r3, r4
 80106ee:	6864      	ldr	r4, [r4, #4]
 80106f0:	e7ae      	b.n	8010650 <_malloc_r+0x34>
 80106f2:	463c      	mov	r4, r7
 80106f4:	687f      	ldr	r7, [r7, #4]
 80106f6:	e7b6      	b.n	8010666 <_malloc_r+0x4a>
 80106f8:	461a      	mov	r2, r3
 80106fa:	685b      	ldr	r3, [r3, #4]
 80106fc:	42a3      	cmp	r3, r4
 80106fe:	d1fb      	bne.n	80106f8 <_malloc_r+0xdc>
 8010700:	2300      	movs	r3, #0
 8010702:	6053      	str	r3, [r2, #4]
 8010704:	e7de      	b.n	80106c4 <_malloc_r+0xa8>
 8010706:	230c      	movs	r3, #12
 8010708:	4630      	mov	r0, r6
 801070a:	6033      	str	r3, [r6, #0]
 801070c:	f000 f80c 	bl	8010728 <__malloc_unlock>
 8010710:	e794      	b.n	801063c <_malloc_r+0x20>
 8010712:	6005      	str	r5, [r0, #0]
 8010714:	e7d6      	b.n	80106c4 <_malloc_r+0xa8>
 8010716:	bf00      	nop
 8010718:	20016664 	.word	0x20016664

0801071c <__malloc_lock>:
 801071c:	4801      	ldr	r0, [pc, #4]	@ (8010724 <__malloc_lock+0x8>)
 801071e:	f000 bf9e 	b.w	801165e <__retarget_lock_acquire_recursive>
 8010722:	bf00      	nop
 8010724:	200167a8 	.word	0x200167a8

08010728 <__malloc_unlock>:
 8010728:	4801      	ldr	r0, [pc, #4]	@ (8010730 <__malloc_unlock+0x8>)
 801072a:	f000 bf99 	b.w	8011660 <__retarget_lock_release_recursive>
 801072e:	bf00      	nop
 8010730:	200167a8 	.word	0x200167a8

08010734 <_realloc_r>:
 8010734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010738:	4607      	mov	r7, r0
 801073a:	4614      	mov	r4, r2
 801073c:	460d      	mov	r5, r1
 801073e:	b921      	cbnz	r1, 801074a <_realloc_r+0x16>
 8010740:	4611      	mov	r1, r2
 8010742:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010746:	f7ff bf69 	b.w	801061c <_malloc_r>
 801074a:	b92a      	cbnz	r2, 8010758 <_realloc_r+0x24>
 801074c:	4625      	mov	r5, r4
 801074e:	f001 fe21 	bl	8012394 <_free_r>
 8010752:	4628      	mov	r0, r5
 8010754:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010758:	f002 f9e8 	bl	8012b2c <_malloc_usable_size_r>
 801075c:	4284      	cmp	r4, r0
 801075e:	4606      	mov	r6, r0
 8010760:	d802      	bhi.n	8010768 <_realloc_r+0x34>
 8010762:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010766:	d8f4      	bhi.n	8010752 <_realloc_r+0x1e>
 8010768:	4621      	mov	r1, r4
 801076a:	4638      	mov	r0, r7
 801076c:	f7ff ff56 	bl	801061c <_malloc_r>
 8010770:	4680      	mov	r8, r0
 8010772:	b908      	cbnz	r0, 8010778 <_realloc_r+0x44>
 8010774:	4645      	mov	r5, r8
 8010776:	e7ec      	b.n	8010752 <_realloc_r+0x1e>
 8010778:	42b4      	cmp	r4, r6
 801077a:	4622      	mov	r2, r4
 801077c:	4629      	mov	r1, r5
 801077e:	bf28      	it	cs
 8010780:	4632      	movcs	r2, r6
 8010782:	f000 ff7c 	bl	801167e <memcpy>
 8010786:	4629      	mov	r1, r5
 8010788:	4638      	mov	r0, r7
 801078a:	f001 fe03 	bl	8012394 <_free_r>
 801078e:	e7f1      	b.n	8010774 <_realloc_r+0x40>

08010790 <_strtol_l.isra.0>:
 8010790:	2b24      	cmp	r3, #36	@ 0x24
 8010792:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010796:	4686      	mov	lr, r0
 8010798:	4690      	mov	r8, r2
 801079a:	d801      	bhi.n	80107a0 <_strtol_l.isra.0+0x10>
 801079c:	2b01      	cmp	r3, #1
 801079e:	d106      	bne.n	80107ae <_strtol_l.isra.0+0x1e>
 80107a0:	f000 ff32 	bl	8011608 <__errno>
 80107a4:	2316      	movs	r3, #22
 80107a6:	6003      	str	r3, [r0, #0]
 80107a8:	2000      	movs	r0, #0
 80107aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80107ae:	460d      	mov	r5, r1
 80107b0:	4833      	ldr	r0, [pc, #204]	@ (8010880 <_strtol_l.isra.0+0xf0>)
 80107b2:	462a      	mov	r2, r5
 80107b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80107b8:	5d06      	ldrb	r6, [r0, r4]
 80107ba:	f016 0608 	ands.w	r6, r6, #8
 80107be:	d1f8      	bne.n	80107b2 <_strtol_l.isra.0+0x22>
 80107c0:	2c2d      	cmp	r4, #45	@ 0x2d
 80107c2:	d110      	bne.n	80107e6 <_strtol_l.isra.0+0x56>
 80107c4:	782c      	ldrb	r4, [r5, #0]
 80107c6:	2601      	movs	r6, #1
 80107c8:	1c95      	adds	r5, r2, #2
 80107ca:	f033 0210 	bics.w	r2, r3, #16
 80107ce:	d115      	bne.n	80107fc <_strtol_l.isra.0+0x6c>
 80107d0:	2c30      	cmp	r4, #48	@ 0x30
 80107d2:	d10d      	bne.n	80107f0 <_strtol_l.isra.0+0x60>
 80107d4:	782a      	ldrb	r2, [r5, #0]
 80107d6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80107da:	2a58      	cmp	r2, #88	@ 0x58
 80107dc:	d108      	bne.n	80107f0 <_strtol_l.isra.0+0x60>
 80107de:	786c      	ldrb	r4, [r5, #1]
 80107e0:	3502      	adds	r5, #2
 80107e2:	2310      	movs	r3, #16
 80107e4:	e00a      	b.n	80107fc <_strtol_l.isra.0+0x6c>
 80107e6:	2c2b      	cmp	r4, #43	@ 0x2b
 80107e8:	bf04      	itt	eq
 80107ea:	782c      	ldrbeq	r4, [r5, #0]
 80107ec:	1c95      	addeq	r5, r2, #2
 80107ee:	e7ec      	b.n	80107ca <_strtol_l.isra.0+0x3a>
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	d1f6      	bne.n	80107e2 <_strtol_l.isra.0+0x52>
 80107f4:	2c30      	cmp	r4, #48	@ 0x30
 80107f6:	bf14      	ite	ne
 80107f8:	230a      	movne	r3, #10
 80107fa:	2308      	moveq	r3, #8
 80107fc:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8010800:	2200      	movs	r2, #0
 8010802:	f10c 3cff 	add.w	ip, ip, #4294967295
 8010806:	4610      	mov	r0, r2
 8010808:	fbbc f9f3 	udiv	r9, ip, r3
 801080c:	fb03 ca19 	mls	sl, r3, r9, ip
 8010810:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8010814:	2f09      	cmp	r7, #9
 8010816:	d80f      	bhi.n	8010838 <_strtol_l.isra.0+0xa8>
 8010818:	463c      	mov	r4, r7
 801081a:	42a3      	cmp	r3, r4
 801081c:	dd1b      	ble.n	8010856 <_strtol_l.isra.0+0xc6>
 801081e:	1c57      	adds	r7, r2, #1
 8010820:	d007      	beq.n	8010832 <_strtol_l.isra.0+0xa2>
 8010822:	4581      	cmp	r9, r0
 8010824:	d314      	bcc.n	8010850 <_strtol_l.isra.0+0xc0>
 8010826:	d101      	bne.n	801082c <_strtol_l.isra.0+0x9c>
 8010828:	45a2      	cmp	sl, r4
 801082a:	db11      	blt.n	8010850 <_strtol_l.isra.0+0xc0>
 801082c:	fb00 4003 	mla	r0, r0, r3, r4
 8010830:	2201      	movs	r2, #1
 8010832:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010836:	e7eb      	b.n	8010810 <_strtol_l.isra.0+0x80>
 8010838:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801083c:	2f19      	cmp	r7, #25
 801083e:	d801      	bhi.n	8010844 <_strtol_l.isra.0+0xb4>
 8010840:	3c37      	subs	r4, #55	@ 0x37
 8010842:	e7ea      	b.n	801081a <_strtol_l.isra.0+0x8a>
 8010844:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8010848:	2f19      	cmp	r7, #25
 801084a:	d804      	bhi.n	8010856 <_strtol_l.isra.0+0xc6>
 801084c:	3c57      	subs	r4, #87	@ 0x57
 801084e:	e7e4      	b.n	801081a <_strtol_l.isra.0+0x8a>
 8010850:	f04f 32ff 	mov.w	r2, #4294967295
 8010854:	e7ed      	b.n	8010832 <_strtol_l.isra.0+0xa2>
 8010856:	1c53      	adds	r3, r2, #1
 8010858:	d108      	bne.n	801086c <_strtol_l.isra.0+0xdc>
 801085a:	2322      	movs	r3, #34	@ 0x22
 801085c:	4660      	mov	r0, ip
 801085e:	f8ce 3000 	str.w	r3, [lr]
 8010862:	f1b8 0f00 	cmp.w	r8, #0
 8010866:	d0a0      	beq.n	80107aa <_strtol_l.isra.0+0x1a>
 8010868:	1e69      	subs	r1, r5, #1
 801086a:	e006      	b.n	801087a <_strtol_l.isra.0+0xea>
 801086c:	b106      	cbz	r6, 8010870 <_strtol_l.isra.0+0xe0>
 801086e:	4240      	negs	r0, r0
 8010870:	f1b8 0f00 	cmp.w	r8, #0
 8010874:	d099      	beq.n	80107aa <_strtol_l.isra.0+0x1a>
 8010876:	2a00      	cmp	r2, #0
 8010878:	d1f6      	bne.n	8010868 <_strtol_l.isra.0+0xd8>
 801087a:	f8c8 1000 	str.w	r1, [r8]
 801087e:	e794      	b.n	80107aa <_strtol_l.isra.0+0x1a>
 8010880:	08030a2d 	.word	0x08030a2d

08010884 <strtol>:
 8010884:	4613      	mov	r3, r2
 8010886:	460a      	mov	r2, r1
 8010888:	4601      	mov	r1, r0
 801088a:	4802      	ldr	r0, [pc, #8]	@ (8010894 <strtol+0x10>)
 801088c:	6800      	ldr	r0, [r0, #0]
 801088e:	f7ff bf7f 	b.w	8010790 <_strtol_l.isra.0>
 8010892:	bf00      	nop
 8010894:	2000001c 	.word	0x2000001c

08010898 <__cvt>:
 8010898:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801089c:	ec57 6b10 	vmov	r6, r7, d0
 80108a0:	2f00      	cmp	r7, #0
 80108a2:	460c      	mov	r4, r1
 80108a4:	4619      	mov	r1, r3
 80108a6:	463b      	mov	r3, r7
 80108a8:	bfb4      	ite	lt
 80108aa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80108ae:	2300      	movge	r3, #0
 80108b0:	4691      	mov	r9, r2
 80108b2:	bfbf      	itttt	lt
 80108b4:	4632      	movlt	r2, r6
 80108b6:	461f      	movlt	r7, r3
 80108b8:	232d      	movlt	r3, #45	@ 0x2d
 80108ba:	4616      	movlt	r6, r2
 80108bc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80108c0:	700b      	strb	r3, [r1, #0]
 80108c2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80108c4:	f023 0820 	bic.w	r8, r3, #32
 80108c8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80108cc:	d005      	beq.n	80108da <__cvt+0x42>
 80108ce:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80108d2:	d100      	bne.n	80108d6 <__cvt+0x3e>
 80108d4:	3401      	adds	r4, #1
 80108d6:	2102      	movs	r1, #2
 80108d8:	e000      	b.n	80108dc <__cvt+0x44>
 80108da:	2103      	movs	r1, #3
 80108dc:	ab03      	add	r3, sp, #12
 80108de:	4622      	mov	r2, r4
 80108e0:	9301      	str	r3, [sp, #4]
 80108e2:	ab02      	add	r3, sp, #8
 80108e4:	ec47 6b10 	vmov	d0, r6, r7
 80108e8:	9300      	str	r3, [sp, #0]
 80108ea:	4653      	mov	r3, sl
 80108ec:	f000 ff80 	bl	80117f0 <_dtoa_r>
 80108f0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80108f4:	4605      	mov	r5, r0
 80108f6:	d119      	bne.n	801092c <__cvt+0x94>
 80108f8:	f019 0f01 	tst.w	r9, #1
 80108fc:	d00e      	beq.n	801091c <__cvt+0x84>
 80108fe:	eb00 0904 	add.w	r9, r0, r4
 8010902:	2200      	movs	r2, #0
 8010904:	2300      	movs	r3, #0
 8010906:	4630      	mov	r0, r6
 8010908:	4639      	mov	r1, r7
 801090a:	f7f0 f8ed 	bl	8000ae8 <__aeabi_dcmpeq>
 801090e:	b108      	cbz	r0, 8010914 <__cvt+0x7c>
 8010910:	f8cd 900c 	str.w	r9, [sp, #12]
 8010914:	2230      	movs	r2, #48	@ 0x30
 8010916:	9b03      	ldr	r3, [sp, #12]
 8010918:	454b      	cmp	r3, r9
 801091a:	d31e      	bcc.n	801095a <__cvt+0xc2>
 801091c:	9b03      	ldr	r3, [sp, #12]
 801091e:	4628      	mov	r0, r5
 8010920:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010922:	1b5b      	subs	r3, r3, r5
 8010924:	6013      	str	r3, [r2, #0]
 8010926:	b004      	add	sp, #16
 8010928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801092c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010930:	eb00 0904 	add.w	r9, r0, r4
 8010934:	d1e5      	bne.n	8010902 <__cvt+0x6a>
 8010936:	7803      	ldrb	r3, [r0, #0]
 8010938:	2b30      	cmp	r3, #48	@ 0x30
 801093a:	d10a      	bne.n	8010952 <__cvt+0xba>
 801093c:	2200      	movs	r2, #0
 801093e:	2300      	movs	r3, #0
 8010940:	4630      	mov	r0, r6
 8010942:	4639      	mov	r1, r7
 8010944:	f7f0 f8d0 	bl	8000ae8 <__aeabi_dcmpeq>
 8010948:	b918      	cbnz	r0, 8010952 <__cvt+0xba>
 801094a:	f1c4 0401 	rsb	r4, r4, #1
 801094e:	f8ca 4000 	str.w	r4, [sl]
 8010952:	f8da 3000 	ldr.w	r3, [sl]
 8010956:	4499      	add	r9, r3
 8010958:	e7d3      	b.n	8010902 <__cvt+0x6a>
 801095a:	1c59      	adds	r1, r3, #1
 801095c:	9103      	str	r1, [sp, #12]
 801095e:	701a      	strb	r2, [r3, #0]
 8010960:	e7d9      	b.n	8010916 <__cvt+0x7e>

08010962 <__exponent>:
 8010962:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010964:	2900      	cmp	r1, #0
 8010966:	7002      	strb	r2, [r0, #0]
 8010968:	bfba      	itte	lt
 801096a:	4249      	neglt	r1, r1
 801096c:	232d      	movlt	r3, #45	@ 0x2d
 801096e:	232b      	movge	r3, #43	@ 0x2b
 8010970:	2909      	cmp	r1, #9
 8010972:	7043      	strb	r3, [r0, #1]
 8010974:	dd28      	ble.n	80109c8 <__exponent+0x66>
 8010976:	f10d 0307 	add.w	r3, sp, #7
 801097a:	270a      	movs	r7, #10
 801097c:	461d      	mov	r5, r3
 801097e:	461a      	mov	r2, r3
 8010980:	3b01      	subs	r3, #1
 8010982:	fbb1 f6f7 	udiv	r6, r1, r7
 8010986:	fb07 1416 	mls	r4, r7, r6, r1
 801098a:	3430      	adds	r4, #48	@ 0x30
 801098c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8010990:	460c      	mov	r4, r1
 8010992:	4631      	mov	r1, r6
 8010994:	2c63      	cmp	r4, #99	@ 0x63
 8010996:	dcf2      	bgt.n	801097e <__exponent+0x1c>
 8010998:	3130      	adds	r1, #48	@ 0x30
 801099a:	1e94      	subs	r4, r2, #2
 801099c:	f803 1c01 	strb.w	r1, [r3, #-1]
 80109a0:	1c41      	adds	r1, r0, #1
 80109a2:	4623      	mov	r3, r4
 80109a4:	42ab      	cmp	r3, r5
 80109a6:	d30a      	bcc.n	80109be <__exponent+0x5c>
 80109a8:	f10d 0309 	add.w	r3, sp, #9
 80109ac:	1a9b      	subs	r3, r3, r2
 80109ae:	42ac      	cmp	r4, r5
 80109b0:	bf88      	it	hi
 80109b2:	2300      	movhi	r3, #0
 80109b4:	3302      	adds	r3, #2
 80109b6:	4403      	add	r3, r0
 80109b8:	1a18      	subs	r0, r3, r0
 80109ba:	b003      	add	sp, #12
 80109bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80109be:	f813 6b01 	ldrb.w	r6, [r3], #1
 80109c2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80109c6:	e7ed      	b.n	80109a4 <__exponent+0x42>
 80109c8:	2330      	movs	r3, #48	@ 0x30
 80109ca:	3130      	adds	r1, #48	@ 0x30
 80109cc:	7083      	strb	r3, [r0, #2]
 80109ce:	1d03      	adds	r3, r0, #4
 80109d0:	70c1      	strb	r1, [r0, #3]
 80109d2:	e7f1      	b.n	80109b8 <__exponent+0x56>

080109d4 <_printf_float>:
 80109d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109d8:	b08d      	sub	sp, #52	@ 0x34
 80109da:	460c      	mov	r4, r1
 80109dc:	4616      	mov	r6, r2
 80109de:	461f      	mov	r7, r3
 80109e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80109e4:	4605      	mov	r5, r0
 80109e6:	f000 fdb5 	bl	8011554 <_localeconv_r>
 80109ea:	6803      	ldr	r3, [r0, #0]
 80109ec:	4618      	mov	r0, r3
 80109ee:	9304      	str	r3, [sp, #16]
 80109f0:	f7ef fc4e 	bl	8000290 <strlen>
 80109f4:	2300      	movs	r3, #0
 80109f6:	9005      	str	r0, [sp, #20]
 80109f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80109fa:	f8d8 3000 	ldr.w	r3, [r8]
 80109fe:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010a02:	3307      	adds	r3, #7
 8010a04:	f8d4 b000 	ldr.w	fp, [r4]
 8010a08:	f023 0307 	bic.w	r3, r3, #7
 8010a0c:	f103 0208 	add.w	r2, r3, #8
 8010a10:	f8c8 2000 	str.w	r2, [r8]
 8010a14:	f04f 32ff 	mov.w	r2, #4294967295
 8010a18:	e9d3 8900 	ldrd	r8, r9, [r3]
 8010a1c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010a20:	f8cd 8018 	str.w	r8, [sp, #24]
 8010a24:	9307      	str	r3, [sp, #28]
 8010a26:	4b9d      	ldr	r3, [pc, #628]	@ (8010c9c <_printf_float+0x2c8>)
 8010a28:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010a2c:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8010a30:	f7f0 f88c 	bl	8000b4c <__aeabi_dcmpun>
 8010a34:	bb70      	cbnz	r0, 8010a94 <_printf_float+0xc0>
 8010a36:	f04f 32ff 	mov.w	r2, #4294967295
 8010a3a:	4b98      	ldr	r3, [pc, #608]	@ (8010c9c <_printf_float+0x2c8>)
 8010a3c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010a40:	f7f0 f866 	bl	8000b10 <__aeabi_dcmple>
 8010a44:	bb30      	cbnz	r0, 8010a94 <_printf_float+0xc0>
 8010a46:	2200      	movs	r2, #0
 8010a48:	2300      	movs	r3, #0
 8010a4a:	4640      	mov	r0, r8
 8010a4c:	4649      	mov	r1, r9
 8010a4e:	f7f0 f855 	bl	8000afc <__aeabi_dcmplt>
 8010a52:	b110      	cbz	r0, 8010a5a <_printf_float+0x86>
 8010a54:	232d      	movs	r3, #45	@ 0x2d
 8010a56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010a5a:	4a91      	ldr	r2, [pc, #580]	@ (8010ca0 <_printf_float+0x2cc>)
 8010a5c:	4b91      	ldr	r3, [pc, #580]	@ (8010ca4 <_printf_float+0x2d0>)
 8010a5e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010a62:	bf8c      	ite	hi
 8010a64:	4690      	movhi	r8, r2
 8010a66:	4698      	movls	r8, r3
 8010a68:	2303      	movs	r3, #3
 8010a6a:	f04f 0900 	mov.w	r9, #0
 8010a6e:	6123      	str	r3, [r4, #16]
 8010a70:	f02b 0304 	bic.w	r3, fp, #4
 8010a74:	6023      	str	r3, [r4, #0]
 8010a76:	4633      	mov	r3, r6
 8010a78:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010a7a:	4621      	mov	r1, r4
 8010a7c:	4628      	mov	r0, r5
 8010a7e:	9700      	str	r7, [sp, #0]
 8010a80:	f000 f9d2 	bl	8010e28 <_printf_common>
 8010a84:	3001      	adds	r0, #1
 8010a86:	f040 808d 	bne.w	8010ba4 <_printf_float+0x1d0>
 8010a8a:	f04f 30ff 	mov.w	r0, #4294967295
 8010a8e:	b00d      	add	sp, #52	@ 0x34
 8010a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a94:	4642      	mov	r2, r8
 8010a96:	464b      	mov	r3, r9
 8010a98:	4640      	mov	r0, r8
 8010a9a:	4649      	mov	r1, r9
 8010a9c:	f7f0 f856 	bl	8000b4c <__aeabi_dcmpun>
 8010aa0:	b140      	cbz	r0, 8010ab4 <_printf_float+0xe0>
 8010aa2:	464b      	mov	r3, r9
 8010aa4:	4a80      	ldr	r2, [pc, #512]	@ (8010ca8 <_printf_float+0x2d4>)
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	bfbc      	itt	lt
 8010aaa:	232d      	movlt	r3, #45	@ 0x2d
 8010aac:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8010ab0:	4b7e      	ldr	r3, [pc, #504]	@ (8010cac <_printf_float+0x2d8>)
 8010ab2:	e7d4      	b.n	8010a5e <_printf_float+0x8a>
 8010ab4:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8010ab8:	6863      	ldr	r3, [r4, #4]
 8010aba:	9206      	str	r2, [sp, #24]
 8010abc:	1c5a      	adds	r2, r3, #1
 8010abe:	d13b      	bne.n	8010b38 <_printf_float+0x164>
 8010ac0:	2306      	movs	r3, #6
 8010ac2:	6063      	str	r3, [r4, #4]
 8010ac4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8010ac8:	2300      	movs	r3, #0
 8010aca:	4628      	mov	r0, r5
 8010acc:	6022      	str	r2, [r4, #0]
 8010ace:	9303      	str	r3, [sp, #12]
 8010ad0:	ab0a      	add	r3, sp, #40	@ 0x28
 8010ad2:	e9cd a301 	strd	sl, r3, [sp, #4]
 8010ad6:	ab09      	add	r3, sp, #36	@ 0x24
 8010ad8:	ec49 8b10 	vmov	d0, r8, r9
 8010adc:	9300      	str	r3, [sp, #0]
 8010ade:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8010ae2:	6861      	ldr	r1, [r4, #4]
 8010ae4:	f7ff fed8 	bl	8010898 <__cvt>
 8010ae8:	9b06      	ldr	r3, [sp, #24]
 8010aea:	4680      	mov	r8, r0
 8010aec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010aee:	2b47      	cmp	r3, #71	@ 0x47
 8010af0:	d129      	bne.n	8010b46 <_printf_float+0x172>
 8010af2:	1cc8      	adds	r0, r1, #3
 8010af4:	db02      	blt.n	8010afc <_printf_float+0x128>
 8010af6:	6863      	ldr	r3, [r4, #4]
 8010af8:	4299      	cmp	r1, r3
 8010afa:	dd41      	ble.n	8010b80 <_printf_float+0x1ac>
 8010afc:	f1aa 0a02 	sub.w	sl, sl, #2
 8010b00:	fa5f fa8a 	uxtb.w	sl, sl
 8010b04:	3901      	subs	r1, #1
 8010b06:	4652      	mov	r2, sl
 8010b08:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010b0c:	9109      	str	r1, [sp, #36]	@ 0x24
 8010b0e:	f7ff ff28 	bl	8010962 <__exponent>
 8010b12:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010b14:	4681      	mov	r9, r0
 8010b16:	1813      	adds	r3, r2, r0
 8010b18:	2a01      	cmp	r2, #1
 8010b1a:	6123      	str	r3, [r4, #16]
 8010b1c:	dc02      	bgt.n	8010b24 <_printf_float+0x150>
 8010b1e:	6822      	ldr	r2, [r4, #0]
 8010b20:	07d2      	lsls	r2, r2, #31
 8010b22:	d501      	bpl.n	8010b28 <_printf_float+0x154>
 8010b24:	3301      	adds	r3, #1
 8010b26:	6123      	str	r3, [r4, #16]
 8010b28:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010b2c:	2b00      	cmp	r3, #0
 8010b2e:	d0a2      	beq.n	8010a76 <_printf_float+0xa2>
 8010b30:	232d      	movs	r3, #45	@ 0x2d
 8010b32:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010b36:	e79e      	b.n	8010a76 <_printf_float+0xa2>
 8010b38:	9a06      	ldr	r2, [sp, #24]
 8010b3a:	2a47      	cmp	r2, #71	@ 0x47
 8010b3c:	d1c2      	bne.n	8010ac4 <_printf_float+0xf0>
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d1c0      	bne.n	8010ac4 <_printf_float+0xf0>
 8010b42:	2301      	movs	r3, #1
 8010b44:	e7bd      	b.n	8010ac2 <_printf_float+0xee>
 8010b46:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010b4a:	d9db      	bls.n	8010b04 <_printf_float+0x130>
 8010b4c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010b50:	d118      	bne.n	8010b84 <_printf_float+0x1b0>
 8010b52:	2900      	cmp	r1, #0
 8010b54:	6863      	ldr	r3, [r4, #4]
 8010b56:	dd0b      	ble.n	8010b70 <_printf_float+0x19c>
 8010b58:	6121      	str	r1, [r4, #16]
 8010b5a:	b913      	cbnz	r3, 8010b62 <_printf_float+0x18e>
 8010b5c:	6822      	ldr	r2, [r4, #0]
 8010b5e:	07d0      	lsls	r0, r2, #31
 8010b60:	d502      	bpl.n	8010b68 <_printf_float+0x194>
 8010b62:	3301      	adds	r3, #1
 8010b64:	440b      	add	r3, r1
 8010b66:	6123      	str	r3, [r4, #16]
 8010b68:	f04f 0900 	mov.w	r9, #0
 8010b6c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8010b6e:	e7db      	b.n	8010b28 <_printf_float+0x154>
 8010b70:	b913      	cbnz	r3, 8010b78 <_printf_float+0x1a4>
 8010b72:	6822      	ldr	r2, [r4, #0]
 8010b74:	07d2      	lsls	r2, r2, #31
 8010b76:	d501      	bpl.n	8010b7c <_printf_float+0x1a8>
 8010b78:	3302      	adds	r3, #2
 8010b7a:	e7f4      	b.n	8010b66 <_printf_float+0x192>
 8010b7c:	2301      	movs	r3, #1
 8010b7e:	e7f2      	b.n	8010b66 <_printf_float+0x192>
 8010b80:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010b84:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010b86:	4299      	cmp	r1, r3
 8010b88:	db05      	blt.n	8010b96 <_printf_float+0x1c2>
 8010b8a:	6823      	ldr	r3, [r4, #0]
 8010b8c:	6121      	str	r1, [r4, #16]
 8010b8e:	07d8      	lsls	r0, r3, #31
 8010b90:	d5ea      	bpl.n	8010b68 <_printf_float+0x194>
 8010b92:	1c4b      	adds	r3, r1, #1
 8010b94:	e7e7      	b.n	8010b66 <_printf_float+0x192>
 8010b96:	2900      	cmp	r1, #0
 8010b98:	bfd4      	ite	le
 8010b9a:	f1c1 0202 	rsble	r2, r1, #2
 8010b9e:	2201      	movgt	r2, #1
 8010ba0:	4413      	add	r3, r2
 8010ba2:	e7e0      	b.n	8010b66 <_printf_float+0x192>
 8010ba4:	6823      	ldr	r3, [r4, #0]
 8010ba6:	055a      	lsls	r2, r3, #21
 8010ba8:	d407      	bmi.n	8010bba <_printf_float+0x1e6>
 8010baa:	6923      	ldr	r3, [r4, #16]
 8010bac:	4642      	mov	r2, r8
 8010bae:	4631      	mov	r1, r6
 8010bb0:	4628      	mov	r0, r5
 8010bb2:	47b8      	blx	r7
 8010bb4:	3001      	adds	r0, #1
 8010bb6:	d12b      	bne.n	8010c10 <_printf_float+0x23c>
 8010bb8:	e767      	b.n	8010a8a <_printf_float+0xb6>
 8010bba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8010bbe:	f240 80dd 	bls.w	8010d7c <_printf_float+0x3a8>
 8010bc2:	2200      	movs	r2, #0
 8010bc4:	2300      	movs	r3, #0
 8010bc6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010bca:	f7ef ff8d 	bl	8000ae8 <__aeabi_dcmpeq>
 8010bce:	2800      	cmp	r0, #0
 8010bd0:	d033      	beq.n	8010c3a <_printf_float+0x266>
 8010bd2:	2301      	movs	r3, #1
 8010bd4:	4a36      	ldr	r2, [pc, #216]	@ (8010cb0 <_printf_float+0x2dc>)
 8010bd6:	4631      	mov	r1, r6
 8010bd8:	4628      	mov	r0, r5
 8010bda:	47b8      	blx	r7
 8010bdc:	3001      	adds	r0, #1
 8010bde:	f43f af54 	beq.w	8010a8a <_printf_float+0xb6>
 8010be2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8010be6:	4543      	cmp	r3, r8
 8010be8:	db02      	blt.n	8010bf0 <_printf_float+0x21c>
 8010bea:	6823      	ldr	r3, [r4, #0]
 8010bec:	07d8      	lsls	r0, r3, #31
 8010bee:	d50f      	bpl.n	8010c10 <_printf_float+0x23c>
 8010bf0:	4631      	mov	r1, r6
 8010bf2:	4628      	mov	r0, r5
 8010bf4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010bf8:	47b8      	blx	r7
 8010bfa:	3001      	adds	r0, #1
 8010bfc:	f43f af45 	beq.w	8010a8a <_printf_float+0xb6>
 8010c00:	f04f 0900 	mov.w	r9, #0
 8010c04:	f108 38ff 	add.w	r8, r8, #4294967295
 8010c08:	f104 0a1a 	add.w	sl, r4, #26
 8010c0c:	45c8      	cmp	r8, r9
 8010c0e:	dc09      	bgt.n	8010c24 <_printf_float+0x250>
 8010c10:	6823      	ldr	r3, [r4, #0]
 8010c12:	079b      	lsls	r3, r3, #30
 8010c14:	f100 8103 	bmi.w	8010e1e <_printf_float+0x44a>
 8010c18:	68e0      	ldr	r0, [r4, #12]
 8010c1a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010c1c:	4298      	cmp	r0, r3
 8010c1e:	bfb8      	it	lt
 8010c20:	4618      	movlt	r0, r3
 8010c22:	e734      	b.n	8010a8e <_printf_float+0xba>
 8010c24:	2301      	movs	r3, #1
 8010c26:	4652      	mov	r2, sl
 8010c28:	4631      	mov	r1, r6
 8010c2a:	4628      	mov	r0, r5
 8010c2c:	47b8      	blx	r7
 8010c2e:	3001      	adds	r0, #1
 8010c30:	f43f af2b 	beq.w	8010a8a <_printf_float+0xb6>
 8010c34:	f109 0901 	add.w	r9, r9, #1
 8010c38:	e7e8      	b.n	8010c0c <_printf_float+0x238>
 8010c3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	dc39      	bgt.n	8010cb4 <_printf_float+0x2e0>
 8010c40:	2301      	movs	r3, #1
 8010c42:	4a1b      	ldr	r2, [pc, #108]	@ (8010cb0 <_printf_float+0x2dc>)
 8010c44:	4631      	mov	r1, r6
 8010c46:	4628      	mov	r0, r5
 8010c48:	47b8      	blx	r7
 8010c4a:	3001      	adds	r0, #1
 8010c4c:	f43f af1d 	beq.w	8010a8a <_printf_float+0xb6>
 8010c50:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010c54:	ea59 0303 	orrs.w	r3, r9, r3
 8010c58:	d102      	bne.n	8010c60 <_printf_float+0x28c>
 8010c5a:	6823      	ldr	r3, [r4, #0]
 8010c5c:	07d9      	lsls	r1, r3, #31
 8010c5e:	d5d7      	bpl.n	8010c10 <_printf_float+0x23c>
 8010c60:	4631      	mov	r1, r6
 8010c62:	4628      	mov	r0, r5
 8010c64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010c68:	47b8      	blx	r7
 8010c6a:	3001      	adds	r0, #1
 8010c6c:	f43f af0d 	beq.w	8010a8a <_printf_float+0xb6>
 8010c70:	f04f 0a00 	mov.w	sl, #0
 8010c74:	f104 0b1a 	add.w	fp, r4, #26
 8010c78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010c7a:	425b      	negs	r3, r3
 8010c7c:	4553      	cmp	r3, sl
 8010c7e:	dc01      	bgt.n	8010c84 <_printf_float+0x2b0>
 8010c80:	464b      	mov	r3, r9
 8010c82:	e793      	b.n	8010bac <_printf_float+0x1d8>
 8010c84:	2301      	movs	r3, #1
 8010c86:	465a      	mov	r2, fp
 8010c88:	4631      	mov	r1, r6
 8010c8a:	4628      	mov	r0, r5
 8010c8c:	47b8      	blx	r7
 8010c8e:	3001      	adds	r0, #1
 8010c90:	f43f aefb 	beq.w	8010a8a <_printf_float+0xb6>
 8010c94:	f10a 0a01 	add.w	sl, sl, #1
 8010c98:	e7ee      	b.n	8010c78 <_printf_float+0x2a4>
 8010c9a:	bf00      	nop
 8010c9c:	7fefffff 	.word	0x7fefffff
 8010ca0:	08030b31 	.word	0x08030b31
 8010ca4:	08030b2d 	.word	0x08030b2d
 8010ca8:	08030b39 	.word	0x08030b39
 8010cac:	08030b35 	.word	0x08030b35
 8010cb0:	08030b3d 	.word	0x08030b3d
 8010cb4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010cb6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010cba:	4553      	cmp	r3, sl
 8010cbc:	bfa8      	it	ge
 8010cbe:	4653      	movge	r3, sl
 8010cc0:	2b00      	cmp	r3, #0
 8010cc2:	4699      	mov	r9, r3
 8010cc4:	dc36      	bgt.n	8010d34 <_printf_float+0x360>
 8010cc6:	f04f 0b00 	mov.w	fp, #0
 8010cca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010cce:	f104 021a 	add.w	r2, r4, #26
 8010cd2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010cd4:	9306      	str	r3, [sp, #24]
 8010cd6:	eba3 0309 	sub.w	r3, r3, r9
 8010cda:	455b      	cmp	r3, fp
 8010cdc:	dc31      	bgt.n	8010d42 <_printf_float+0x36e>
 8010cde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ce0:	459a      	cmp	sl, r3
 8010ce2:	dc3a      	bgt.n	8010d5a <_printf_float+0x386>
 8010ce4:	6823      	ldr	r3, [r4, #0]
 8010ce6:	07da      	lsls	r2, r3, #31
 8010ce8:	d437      	bmi.n	8010d5a <_printf_float+0x386>
 8010cea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010cec:	ebaa 0903 	sub.w	r9, sl, r3
 8010cf0:	9b06      	ldr	r3, [sp, #24]
 8010cf2:	ebaa 0303 	sub.w	r3, sl, r3
 8010cf6:	4599      	cmp	r9, r3
 8010cf8:	bfa8      	it	ge
 8010cfa:	4699      	movge	r9, r3
 8010cfc:	f1b9 0f00 	cmp.w	r9, #0
 8010d00:	dc33      	bgt.n	8010d6a <_printf_float+0x396>
 8010d02:	f04f 0800 	mov.w	r8, #0
 8010d06:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010d0a:	f104 0b1a 	add.w	fp, r4, #26
 8010d0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010d10:	ebaa 0303 	sub.w	r3, sl, r3
 8010d14:	eba3 0309 	sub.w	r3, r3, r9
 8010d18:	4543      	cmp	r3, r8
 8010d1a:	f77f af79 	ble.w	8010c10 <_printf_float+0x23c>
 8010d1e:	2301      	movs	r3, #1
 8010d20:	465a      	mov	r2, fp
 8010d22:	4631      	mov	r1, r6
 8010d24:	4628      	mov	r0, r5
 8010d26:	47b8      	blx	r7
 8010d28:	3001      	adds	r0, #1
 8010d2a:	f43f aeae 	beq.w	8010a8a <_printf_float+0xb6>
 8010d2e:	f108 0801 	add.w	r8, r8, #1
 8010d32:	e7ec      	b.n	8010d0e <_printf_float+0x33a>
 8010d34:	4642      	mov	r2, r8
 8010d36:	4631      	mov	r1, r6
 8010d38:	4628      	mov	r0, r5
 8010d3a:	47b8      	blx	r7
 8010d3c:	3001      	adds	r0, #1
 8010d3e:	d1c2      	bne.n	8010cc6 <_printf_float+0x2f2>
 8010d40:	e6a3      	b.n	8010a8a <_printf_float+0xb6>
 8010d42:	2301      	movs	r3, #1
 8010d44:	4631      	mov	r1, r6
 8010d46:	4628      	mov	r0, r5
 8010d48:	9206      	str	r2, [sp, #24]
 8010d4a:	47b8      	blx	r7
 8010d4c:	3001      	adds	r0, #1
 8010d4e:	f43f ae9c 	beq.w	8010a8a <_printf_float+0xb6>
 8010d52:	f10b 0b01 	add.w	fp, fp, #1
 8010d56:	9a06      	ldr	r2, [sp, #24]
 8010d58:	e7bb      	b.n	8010cd2 <_printf_float+0x2fe>
 8010d5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d5e:	4631      	mov	r1, r6
 8010d60:	4628      	mov	r0, r5
 8010d62:	47b8      	blx	r7
 8010d64:	3001      	adds	r0, #1
 8010d66:	d1c0      	bne.n	8010cea <_printf_float+0x316>
 8010d68:	e68f      	b.n	8010a8a <_printf_float+0xb6>
 8010d6a:	9a06      	ldr	r2, [sp, #24]
 8010d6c:	464b      	mov	r3, r9
 8010d6e:	4631      	mov	r1, r6
 8010d70:	4628      	mov	r0, r5
 8010d72:	4442      	add	r2, r8
 8010d74:	47b8      	blx	r7
 8010d76:	3001      	adds	r0, #1
 8010d78:	d1c3      	bne.n	8010d02 <_printf_float+0x32e>
 8010d7a:	e686      	b.n	8010a8a <_printf_float+0xb6>
 8010d7c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010d80:	f1ba 0f01 	cmp.w	sl, #1
 8010d84:	dc01      	bgt.n	8010d8a <_printf_float+0x3b6>
 8010d86:	07db      	lsls	r3, r3, #31
 8010d88:	d536      	bpl.n	8010df8 <_printf_float+0x424>
 8010d8a:	2301      	movs	r3, #1
 8010d8c:	4642      	mov	r2, r8
 8010d8e:	4631      	mov	r1, r6
 8010d90:	4628      	mov	r0, r5
 8010d92:	47b8      	blx	r7
 8010d94:	3001      	adds	r0, #1
 8010d96:	f43f ae78 	beq.w	8010a8a <_printf_float+0xb6>
 8010d9a:	4631      	mov	r1, r6
 8010d9c:	4628      	mov	r0, r5
 8010d9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010da2:	47b8      	blx	r7
 8010da4:	3001      	adds	r0, #1
 8010da6:	f43f ae70 	beq.w	8010a8a <_printf_float+0xb6>
 8010daa:	2200      	movs	r2, #0
 8010dac:	2300      	movs	r3, #0
 8010dae:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010db2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8010db6:	f7ef fe97 	bl	8000ae8 <__aeabi_dcmpeq>
 8010dba:	b9c0      	cbnz	r0, 8010dee <_printf_float+0x41a>
 8010dbc:	4653      	mov	r3, sl
 8010dbe:	f108 0201 	add.w	r2, r8, #1
 8010dc2:	4631      	mov	r1, r6
 8010dc4:	4628      	mov	r0, r5
 8010dc6:	47b8      	blx	r7
 8010dc8:	3001      	adds	r0, #1
 8010dca:	d10c      	bne.n	8010de6 <_printf_float+0x412>
 8010dcc:	e65d      	b.n	8010a8a <_printf_float+0xb6>
 8010dce:	2301      	movs	r3, #1
 8010dd0:	465a      	mov	r2, fp
 8010dd2:	4631      	mov	r1, r6
 8010dd4:	4628      	mov	r0, r5
 8010dd6:	47b8      	blx	r7
 8010dd8:	3001      	adds	r0, #1
 8010dda:	f43f ae56 	beq.w	8010a8a <_printf_float+0xb6>
 8010dde:	f108 0801 	add.w	r8, r8, #1
 8010de2:	45d0      	cmp	r8, sl
 8010de4:	dbf3      	blt.n	8010dce <_printf_float+0x3fa>
 8010de6:	464b      	mov	r3, r9
 8010de8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010dec:	e6df      	b.n	8010bae <_printf_float+0x1da>
 8010dee:	f04f 0800 	mov.w	r8, #0
 8010df2:	f104 0b1a 	add.w	fp, r4, #26
 8010df6:	e7f4      	b.n	8010de2 <_printf_float+0x40e>
 8010df8:	2301      	movs	r3, #1
 8010dfa:	4642      	mov	r2, r8
 8010dfc:	e7e1      	b.n	8010dc2 <_printf_float+0x3ee>
 8010dfe:	2301      	movs	r3, #1
 8010e00:	464a      	mov	r2, r9
 8010e02:	4631      	mov	r1, r6
 8010e04:	4628      	mov	r0, r5
 8010e06:	47b8      	blx	r7
 8010e08:	3001      	adds	r0, #1
 8010e0a:	f43f ae3e 	beq.w	8010a8a <_printf_float+0xb6>
 8010e0e:	f108 0801 	add.w	r8, r8, #1
 8010e12:	68e3      	ldr	r3, [r4, #12]
 8010e14:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010e16:	1a5b      	subs	r3, r3, r1
 8010e18:	4543      	cmp	r3, r8
 8010e1a:	dcf0      	bgt.n	8010dfe <_printf_float+0x42a>
 8010e1c:	e6fc      	b.n	8010c18 <_printf_float+0x244>
 8010e1e:	f04f 0800 	mov.w	r8, #0
 8010e22:	f104 0919 	add.w	r9, r4, #25
 8010e26:	e7f4      	b.n	8010e12 <_printf_float+0x43e>

08010e28 <_printf_common>:
 8010e28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010e2c:	4616      	mov	r6, r2
 8010e2e:	4698      	mov	r8, r3
 8010e30:	688a      	ldr	r2, [r1, #8]
 8010e32:	4607      	mov	r7, r0
 8010e34:	690b      	ldr	r3, [r1, #16]
 8010e36:	460c      	mov	r4, r1
 8010e38:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010e3c:	4293      	cmp	r3, r2
 8010e3e:	bfb8      	it	lt
 8010e40:	4613      	movlt	r3, r2
 8010e42:	6033      	str	r3, [r6, #0]
 8010e44:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010e48:	b10a      	cbz	r2, 8010e4e <_printf_common+0x26>
 8010e4a:	3301      	adds	r3, #1
 8010e4c:	6033      	str	r3, [r6, #0]
 8010e4e:	6823      	ldr	r3, [r4, #0]
 8010e50:	0699      	lsls	r1, r3, #26
 8010e52:	bf42      	ittt	mi
 8010e54:	6833      	ldrmi	r3, [r6, #0]
 8010e56:	3302      	addmi	r3, #2
 8010e58:	6033      	strmi	r3, [r6, #0]
 8010e5a:	6825      	ldr	r5, [r4, #0]
 8010e5c:	f015 0506 	ands.w	r5, r5, #6
 8010e60:	d106      	bne.n	8010e70 <_printf_common+0x48>
 8010e62:	f104 0a19 	add.w	sl, r4, #25
 8010e66:	68e3      	ldr	r3, [r4, #12]
 8010e68:	6832      	ldr	r2, [r6, #0]
 8010e6a:	1a9b      	subs	r3, r3, r2
 8010e6c:	42ab      	cmp	r3, r5
 8010e6e:	dc2b      	bgt.n	8010ec8 <_printf_common+0xa0>
 8010e70:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010e74:	6822      	ldr	r2, [r4, #0]
 8010e76:	3b00      	subs	r3, #0
 8010e78:	bf18      	it	ne
 8010e7a:	2301      	movne	r3, #1
 8010e7c:	0692      	lsls	r2, r2, #26
 8010e7e:	d430      	bmi.n	8010ee2 <_printf_common+0xba>
 8010e80:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010e84:	4641      	mov	r1, r8
 8010e86:	4638      	mov	r0, r7
 8010e88:	47c8      	blx	r9
 8010e8a:	3001      	adds	r0, #1
 8010e8c:	d023      	beq.n	8010ed6 <_printf_common+0xae>
 8010e8e:	6823      	ldr	r3, [r4, #0]
 8010e90:	341a      	adds	r4, #26
 8010e92:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8010e96:	f003 0306 	and.w	r3, r3, #6
 8010e9a:	2b04      	cmp	r3, #4
 8010e9c:	bf0a      	itet	eq
 8010e9e:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8010ea2:	2500      	movne	r5, #0
 8010ea4:	6833      	ldreq	r3, [r6, #0]
 8010ea6:	f04f 0600 	mov.w	r6, #0
 8010eaa:	bf08      	it	eq
 8010eac:	1aed      	subeq	r5, r5, r3
 8010eae:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8010eb2:	bf08      	it	eq
 8010eb4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010eb8:	4293      	cmp	r3, r2
 8010eba:	bfc4      	itt	gt
 8010ebc:	1a9b      	subgt	r3, r3, r2
 8010ebe:	18ed      	addgt	r5, r5, r3
 8010ec0:	42b5      	cmp	r5, r6
 8010ec2:	d11a      	bne.n	8010efa <_printf_common+0xd2>
 8010ec4:	2000      	movs	r0, #0
 8010ec6:	e008      	b.n	8010eda <_printf_common+0xb2>
 8010ec8:	2301      	movs	r3, #1
 8010eca:	4652      	mov	r2, sl
 8010ecc:	4641      	mov	r1, r8
 8010ece:	4638      	mov	r0, r7
 8010ed0:	47c8      	blx	r9
 8010ed2:	3001      	adds	r0, #1
 8010ed4:	d103      	bne.n	8010ede <_printf_common+0xb6>
 8010ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8010eda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010ede:	3501      	adds	r5, #1
 8010ee0:	e7c1      	b.n	8010e66 <_printf_common+0x3e>
 8010ee2:	18e1      	adds	r1, r4, r3
 8010ee4:	1c5a      	adds	r2, r3, #1
 8010ee6:	2030      	movs	r0, #48	@ 0x30
 8010ee8:	3302      	adds	r3, #2
 8010eea:	4422      	add	r2, r4
 8010eec:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010ef0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010ef4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010ef8:	e7c2      	b.n	8010e80 <_printf_common+0x58>
 8010efa:	2301      	movs	r3, #1
 8010efc:	4622      	mov	r2, r4
 8010efe:	4641      	mov	r1, r8
 8010f00:	4638      	mov	r0, r7
 8010f02:	47c8      	blx	r9
 8010f04:	3001      	adds	r0, #1
 8010f06:	d0e6      	beq.n	8010ed6 <_printf_common+0xae>
 8010f08:	3601      	adds	r6, #1
 8010f0a:	e7d9      	b.n	8010ec0 <_printf_common+0x98>

08010f0c <_printf_i>:
 8010f0c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010f10:	7e0f      	ldrb	r7, [r1, #24]
 8010f12:	4691      	mov	r9, r2
 8010f14:	4680      	mov	r8, r0
 8010f16:	460c      	mov	r4, r1
 8010f18:	2f78      	cmp	r7, #120	@ 0x78
 8010f1a:	469a      	mov	sl, r3
 8010f1c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010f1e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010f22:	d807      	bhi.n	8010f34 <_printf_i+0x28>
 8010f24:	2f62      	cmp	r7, #98	@ 0x62
 8010f26:	d80a      	bhi.n	8010f3e <_printf_i+0x32>
 8010f28:	2f00      	cmp	r7, #0
 8010f2a:	f000 80d1 	beq.w	80110d0 <_printf_i+0x1c4>
 8010f2e:	2f58      	cmp	r7, #88	@ 0x58
 8010f30:	f000 80b8 	beq.w	80110a4 <_printf_i+0x198>
 8010f34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010f38:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010f3c:	e03a      	b.n	8010fb4 <_printf_i+0xa8>
 8010f3e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010f42:	2b15      	cmp	r3, #21
 8010f44:	d8f6      	bhi.n	8010f34 <_printf_i+0x28>
 8010f46:	a101      	add	r1, pc, #4	@ (adr r1, 8010f4c <_printf_i+0x40>)
 8010f48:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010f4c:	08010fa5 	.word	0x08010fa5
 8010f50:	08010fb9 	.word	0x08010fb9
 8010f54:	08010f35 	.word	0x08010f35
 8010f58:	08010f35 	.word	0x08010f35
 8010f5c:	08010f35 	.word	0x08010f35
 8010f60:	08010f35 	.word	0x08010f35
 8010f64:	08010fb9 	.word	0x08010fb9
 8010f68:	08010f35 	.word	0x08010f35
 8010f6c:	08010f35 	.word	0x08010f35
 8010f70:	08010f35 	.word	0x08010f35
 8010f74:	08010f35 	.word	0x08010f35
 8010f78:	080110b7 	.word	0x080110b7
 8010f7c:	08010fe3 	.word	0x08010fe3
 8010f80:	08011071 	.word	0x08011071
 8010f84:	08010f35 	.word	0x08010f35
 8010f88:	08010f35 	.word	0x08010f35
 8010f8c:	080110d9 	.word	0x080110d9
 8010f90:	08010f35 	.word	0x08010f35
 8010f94:	08010fe3 	.word	0x08010fe3
 8010f98:	08010f35 	.word	0x08010f35
 8010f9c:	08010f35 	.word	0x08010f35
 8010fa0:	08011079 	.word	0x08011079
 8010fa4:	6833      	ldr	r3, [r6, #0]
 8010fa6:	1d1a      	adds	r2, r3, #4
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	6032      	str	r2, [r6, #0]
 8010fac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010fb0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010fb4:	2301      	movs	r3, #1
 8010fb6:	e09c      	b.n	80110f2 <_printf_i+0x1e6>
 8010fb8:	6833      	ldr	r3, [r6, #0]
 8010fba:	6820      	ldr	r0, [r4, #0]
 8010fbc:	1d19      	adds	r1, r3, #4
 8010fbe:	6031      	str	r1, [r6, #0]
 8010fc0:	0606      	lsls	r6, r0, #24
 8010fc2:	d501      	bpl.n	8010fc8 <_printf_i+0xbc>
 8010fc4:	681d      	ldr	r5, [r3, #0]
 8010fc6:	e003      	b.n	8010fd0 <_printf_i+0xc4>
 8010fc8:	0645      	lsls	r5, r0, #25
 8010fca:	d5fb      	bpl.n	8010fc4 <_printf_i+0xb8>
 8010fcc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010fd0:	2d00      	cmp	r5, #0
 8010fd2:	da03      	bge.n	8010fdc <_printf_i+0xd0>
 8010fd4:	232d      	movs	r3, #45	@ 0x2d
 8010fd6:	426d      	negs	r5, r5
 8010fd8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010fdc:	4858      	ldr	r0, [pc, #352]	@ (8011140 <_printf_i+0x234>)
 8010fde:	230a      	movs	r3, #10
 8010fe0:	e011      	b.n	8011006 <_printf_i+0xfa>
 8010fe2:	6821      	ldr	r1, [r4, #0]
 8010fe4:	6833      	ldr	r3, [r6, #0]
 8010fe6:	0608      	lsls	r0, r1, #24
 8010fe8:	f853 5b04 	ldr.w	r5, [r3], #4
 8010fec:	d402      	bmi.n	8010ff4 <_printf_i+0xe8>
 8010fee:	0649      	lsls	r1, r1, #25
 8010ff0:	bf48      	it	mi
 8010ff2:	b2ad      	uxthmi	r5, r5
 8010ff4:	2f6f      	cmp	r7, #111	@ 0x6f
 8010ff6:	6033      	str	r3, [r6, #0]
 8010ff8:	4851      	ldr	r0, [pc, #324]	@ (8011140 <_printf_i+0x234>)
 8010ffa:	bf14      	ite	ne
 8010ffc:	230a      	movne	r3, #10
 8010ffe:	2308      	moveq	r3, #8
 8011000:	2100      	movs	r1, #0
 8011002:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011006:	6866      	ldr	r6, [r4, #4]
 8011008:	2e00      	cmp	r6, #0
 801100a:	60a6      	str	r6, [r4, #8]
 801100c:	db05      	blt.n	801101a <_printf_i+0x10e>
 801100e:	6821      	ldr	r1, [r4, #0]
 8011010:	432e      	orrs	r6, r5
 8011012:	f021 0104 	bic.w	r1, r1, #4
 8011016:	6021      	str	r1, [r4, #0]
 8011018:	d04b      	beq.n	80110b2 <_printf_i+0x1a6>
 801101a:	4616      	mov	r6, r2
 801101c:	fbb5 f1f3 	udiv	r1, r5, r3
 8011020:	fb03 5711 	mls	r7, r3, r1, r5
 8011024:	5dc7      	ldrb	r7, [r0, r7]
 8011026:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801102a:	462f      	mov	r7, r5
 801102c:	460d      	mov	r5, r1
 801102e:	42bb      	cmp	r3, r7
 8011030:	d9f4      	bls.n	801101c <_printf_i+0x110>
 8011032:	2b08      	cmp	r3, #8
 8011034:	d10b      	bne.n	801104e <_printf_i+0x142>
 8011036:	6823      	ldr	r3, [r4, #0]
 8011038:	07df      	lsls	r7, r3, #31
 801103a:	d508      	bpl.n	801104e <_printf_i+0x142>
 801103c:	6923      	ldr	r3, [r4, #16]
 801103e:	6861      	ldr	r1, [r4, #4]
 8011040:	4299      	cmp	r1, r3
 8011042:	bfde      	ittt	le
 8011044:	2330      	movle	r3, #48	@ 0x30
 8011046:	f806 3c01 	strble.w	r3, [r6, #-1]
 801104a:	f106 36ff 	addle.w	r6, r6, #4294967295
 801104e:	1b92      	subs	r2, r2, r6
 8011050:	6122      	str	r2, [r4, #16]
 8011052:	464b      	mov	r3, r9
 8011054:	aa03      	add	r2, sp, #12
 8011056:	4621      	mov	r1, r4
 8011058:	4640      	mov	r0, r8
 801105a:	f8cd a000 	str.w	sl, [sp]
 801105e:	f7ff fee3 	bl	8010e28 <_printf_common>
 8011062:	3001      	adds	r0, #1
 8011064:	d14a      	bne.n	80110fc <_printf_i+0x1f0>
 8011066:	f04f 30ff 	mov.w	r0, #4294967295
 801106a:	b004      	add	sp, #16
 801106c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011070:	6823      	ldr	r3, [r4, #0]
 8011072:	f043 0320 	orr.w	r3, r3, #32
 8011076:	6023      	str	r3, [r4, #0]
 8011078:	2778      	movs	r7, #120	@ 0x78
 801107a:	4832      	ldr	r0, [pc, #200]	@ (8011144 <_printf_i+0x238>)
 801107c:	6823      	ldr	r3, [r4, #0]
 801107e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011082:	061f      	lsls	r7, r3, #24
 8011084:	6831      	ldr	r1, [r6, #0]
 8011086:	f851 5b04 	ldr.w	r5, [r1], #4
 801108a:	d402      	bmi.n	8011092 <_printf_i+0x186>
 801108c:	065f      	lsls	r7, r3, #25
 801108e:	bf48      	it	mi
 8011090:	b2ad      	uxthmi	r5, r5
 8011092:	6031      	str	r1, [r6, #0]
 8011094:	07d9      	lsls	r1, r3, #31
 8011096:	bf44      	itt	mi
 8011098:	f043 0320 	orrmi.w	r3, r3, #32
 801109c:	6023      	strmi	r3, [r4, #0]
 801109e:	b11d      	cbz	r5, 80110a8 <_printf_i+0x19c>
 80110a0:	2310      	movs	r3, #16
 80110a2:	e7ad      	b.n	8011000 <_printf_i+0xf4>
 80110a4:	4826      	ldr	r0, [pc, #152]	@ (8011140 <_printf_i+0x234>)
 80110a6:	e7e9      	b.n	801107c <_printf_i+0x170>
 80110a8:	6823      	ldr	r3, [r4, #0]
 80110aa:	f023 0320 	bic.w	r3, r3, #32
 80110ae:	6023      	str	r3, [r4, #0]
 80110b0:	e7f6      	b.n	80110a0 <_printf_i+0x194>
 80110b2:	4616      	mov	r6, r2
 80110b4:	e7bd      	b.n	8011032 <_printf_i+0x126>
 80110b6:	6833      	ldr	r3, [r6, #0]
 80110b8:	6825      	ldr	r5, [r4, #0]
 80110ba:	1d18      	adds	r0, r3, #4
 80110bc:	6961      	ldr	r1, [r4, #20]
 80110be:	6030      	str	r0, [r6, #0]
 80110c0:	062e      	lsls	r6, r5, #24
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	d501      	bpl.n	80110ca <_printf_i+0x1be>
 80110c6:	6019      	str	r1, [r3, #0]
 80110c8:	e002      	b.n	80110d0 <_printf_i+0x1c4>
 80110ca:	0668      	lsls	r0, r5, #25
 80110cc:	d5fb      	bpl.n	80110c6 <_printf_i+0x1ba>
 80110ce:	8019      	strh	r1, [r3, #0]
 80110d0:	2300      	movs	r3, #0
 80110d2:	4616      	mov	r6, r2
 80110d4:	6123      	str	r3, [r4, #16]
 80110d6:	e7bc      	b.n	8011052 <_printf_i+0x146>
 80110d8:	6833      	ldr	r3, [r6, #0]
 80110da:	2100      	movs	r1, #0
 80110dc:	1d1a      	adds	r2, r3, #4
 80110de:	6032      	str	r2, [r6, #0]
 80110e0:	681e      	ldr	r6, [r3, #0]
 80110e2:	6862      	ldr	r2, [r4, #4]
 80110e4:	4630      	mov	r0, r6
 80110e6:	f000 fabc 	bl	8011662 <memchr>
 80110ea:	b108      	cbz	r0, 80110f0 <_printf_i+0x1e4>
 80110ec:	1b80      	subs	r0, r0, r6
 80110ee:	6060      	str	r0, [r4, #4]
 80110f0:	6863      	ldr	r3, [r4, #4]
 80110f2:	6123      	str	r3, [r4, #16]
 80110f4:	2300      	movs	r3, #0
 80110f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80110fa:	e7aa      	b.n	8011052 <_printf_i+0x146>
 80110fc:	6923      	ldr	r3, [r4, #16]
 80110fe:	4632      	mov	r2, r6
 8011100:	4649      	mov	r1, r9
 8011102:	4640      	mov	r0, r8
 8011104:	47d0      	blx	sl
 8011106:	3001      	adds	r0, #1
 8011108:	d0ad      	beq.n	8011066 <_printf_i+0x15a>
 801110a:	6823      	ldr	r3, [r4, #0]
 801110c:	079b      	lsls	r3, r3, #30
 801110e:	d413      	bmi.n	8011138 <_printf_i+0x22c>
 8011110:	68e0      	ldr	r0, [r4, #12]
 8011112:	9b03      	ldr	r3, [sp, #12]
 8011114:	4298      	cmp	r0, r3
 8011116:	bfb8      	it	lt
 8011118:	4618      	movlt	r0, r3
 801111a:	e7a6      	b.n	801106a <_printf_i+0x15e>
 801111c:	2301      	movs	r3, #1
 801111e:	4632      	mov	r2, r6
 8011120:	4649      	mov	r1, r9
 8011122:	4640      	mov	r0, r8
 8011124:	47d0      	blx	sl
 8011126:	3001      	adds	r0, #1
 8011128:	d09d      	beq.n	8011066 <_printf_i+0x15a>
 801112a:	3501      	adds	r5, #1
 801112c:	68e3      	ldr	r3, [r4, #12]
 801112e:	9903      	ldr	r1, [sp, #12]
 8011130:	1a5b      	subs	r3, r3, r1
 8011132:	42ab      	cmp	r3, r5
 8011134:	dcf2      	bgt.n	801111c <_printf_i+0x210>
 8011136:	e7eb      	b.n	8011110 <_printf_i+0x204>
 8011138:	2500      	movs	r5, #0
 801113a:	f104 0619 	add.w	r6, r4, #25
 801113e:	e7f5      	b.n	801112c <_printf_i+0x220>
 8011140:	08030b3f 	.word	0x08030b3f
 8011144:	08030b50 	.word	0x08030b50

08011148 <__sflush_r>:
 8011148:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801114c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011150:	0716      	lsls	r6, r2, #28
 8011152:	4605      	mov	r5, r0
 8011154:	460c      	mov	r4, r1
 8011156:	d454      	bmi.n	8011202 <__sflush_r+0xba>
 8011158:	684b      	ldr	r3, [r1, #4]
 801115a:	2b00      	cmp	r3, #0
 801115c:	dc02      	bgt.n	8011164 <__sflush_r+0x1c>
 801115e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011160:	2b00      	cmp	r3, #0
 8011162:	dd48      	ble.n	80111f6 <__sflush_r+0xae>
 8011164:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011166:	2e00      	cmp	r6, #0
 8011168:	d045      	beq.n	80111f6 <__sflush_r+0xae>
 801116a:	2300      	movs	r3, #0
 801116c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011170:	682f      	ldr	r7, [r5, #0]
 8011172:	6a21      	ldr	r1, [r4, #32]
 8011174:	602b      	str	r3, [r5, #0]
 8011176:	d030      	beq.n	80111da <__sflush_r+0x92>
 8011178:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801117a:	89a3      	ldrh	r3, [r4, #12]
 801117c:	0759      	lsls	r1, r3, #29
 801117e:	d505      	bpl.n	801118c <__sflush_r+0x44>
 8011180:	6863      	ldr	r3, [r4, #4]
 8011182:	1ad2      	subs	r2, r2, r3
 8011184:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011186:	b10b      	cbz	r3, 801118c <__sflush_r+0x44>
 8011188:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801118a:	1ad2      	subs	r2, r2, r3
 801118c:	2300      	movs	r3, #0
 801118e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011190:	6a21      	ldr	r1, [r4, #32]
 8011192:	4628      	mov	r0, r5
 8011194:	47b0      	blx	r6
 8011196:	1c43      	adds	r3, r0, #1
 8011198:	89a3      	ldrh	r3, [r4, #12]
 801119a:	d106      	bne.n	80111aa <__sflush_r+0x62>
 801119c:	6829      	ldr	r1, [r5, #0]
 801119e:	291d      	cmp	r1, #29
 80111a0:	d82b      	bhi.n	80111fa <__sflush_r+0xb2>
 80111a2:	4a2a      	ldr	r2, [pc, #168]	@ (801124c <__sflush_r+0x104>)
 80111a4:	40ca      	lsrs	r2, r1
 80111a6:	07d6      	lsls	r6, r2, #31
 80111a8:	d527      	bpl.n	80111fa <__sflush_r+0xb2>
 80111aa:	2200      	movs	r2, #0
 80111ac:	04d9      	lsls	r1, r3, #19
 80111ae:	6062      	str	r2, [r4, #4]
 80111b0:	6922      	ldr	r2, [r4, #16]
 80111b2:	6022      	str	r2, [r4, #0]
 80111b4:	d504      	bpl.n	80111c0 <__sflush_r+0x78>
 80111b6:	1c42      	adds	r2, r0, #1
 80111b8:	d101      	bne.n	80111be <__sflush_r+0x76>
 80111ba:	682b      	ldr	r3, [r5, #0]
 80111bc:	b903      	cbnz	r3, 80111c0 <__sflush_r+0x78>
 80111be:	6560      	str	r0, [r4, #84]	@ 0x54
 80111c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80111c2:	602f      	str	r7, [r5, #0]
 80111c4:	b1b9      	cbz	r1, 80111f6 <__sflush_r+0xae>
 80111c6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80111ca:	4299      	cmp	r1, r3
 80111cc:	d002      	beq.n	80111d4 <__sflush_r+0x8c>
 80111ce:	4628      	mov	r0, r5
 80111d0:	f001 f8e0 	bl	8012394 <_free_r>
 80111d4:	2300      	movs	r3, #0
 80111d6:	6363      	str	r3, [r4, #52]	@ 0x34
 80111d8:	e00d      	b.n	80111f6 <__sflush_r+0xae>
 80111da:	2301      	movs	r3, #1
 80111dc:	4628      	mov	r0, r5
 80111de:	47b0      	blx	r6
 80111e0:	4602      	mov	r2, r0
 80111e2:	1c50      	adds	r0, r2, #1
 80111e4:	d1c9      	bne.n	801117a <__sflush_r+0x32>
 80111e6:	682b      	ldr	r3, [r5, #0]
 80111e8:	2b00      	cmp	r3, #0
 80111ea:	d0c6      	beq.n	801117a <__sflush_r+0x32>
 80111ec:	2b1d      	cmp	r3, #29
 80111ee:	d001      	beq.n	80111f4 <__sflush_r+0xac>
 80111f0:	2b16      	cmp	r3, #22
 80111f2:	d11d      	bne.n	8011230 <__sflush_r+0xe8>
 80111f4:	602f      	str	r7, [r5, #0]
 80111f6:	2000      	movs	r0, #0
 80111f8:	e021      	b.n	801123e <__sflush_r+0xf6>
 80111fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80111fe:	b21b      	sxth	r3, r3
 8011200:	e01a      	b.n	8011238 <__sflush_r+0xf0>
 8011202:	690f      	ldr	r7, [r1, #16]
 8011204:	2f00      	cmp	r7, #0
 8011206:	d0f6      	beq.n	80111f6 <__sflush_r+0xae>
 8011208:	0793      	lsls	r3, r2, #30
 801120a:	680e      	ldr	r6, [r1, #0]
 801120c:	600f      	str	r7, [r1, #0]
 801120e:	bf0c      	ite	eq
 8011210:	694b      	ldreq	r3, [r1, #20]
 8011212:	2300      	movne	r3, #0
 8011214:	eba6 0807 	sub.w	r8, r6, r7
 8011218:	608b      	str	r3, [r1, #8]
 801121a:	f1b8 0f00 	cmp.w	r8, #0
 801121e:	ddea      	ble.n	80111f6 <__sflush_r+0xae>
 8011220:	4643      	mov	r3, r8
 8011222:	463a      	mov	r2, r7
 8011224:	6a21      	ldr	r1, [r4, #32]
 8011226:	4628      	mov	r0, r5
 8011228:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801122a:	47b0      	blx	r6
 801122c:	2800      	cmp	r0, #0
 801122e:	dc08      	bgt.n	8011242 <__sflush_r+0xfa>
 8011230:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011234:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011238:	f04f 30ff 	mov.w	r0, #4294967295
 801123c:	81a3      	strh	r3, [r4, #12]
 801123e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011242:	4407      	add	r7, r0
 8011244:	eba8 0800 	sub.w	r8, r8, r0
 8011248:	e7e7      	b.n	801121a <__sflush_r+0xd2>
 801124a:	bf00      	nop
 801124c:	20400001 	.word	0x20400001

08011250 <_fflush_r>:
 8011250:	b538      	push	{r3, r4, r5, lr}
 8011252:	690b      	ldr	r3, [r1, #16]
 8011254:	4605      	mov	r5, r0
 8011256:	460c      	mov	r4, r1
 8011258:	b913      	cbnz	r3, 8011260 <_fflush_r+0x10>
 801125a:	2500      	movs	r5, #0
 801125c:	4628      	mov	r0, r5
 801125e:	bd38      	pop	{r3, r4, r5, pc}
 8011260:	b118      	cbz	r0, 801126a <_fflush_r+0x1a>
 8011262:	6a03      	ldr	r3, [r0, #32]
 8011264:	b90b      	cbnz	r3, 801126a <_fflush_r+0x1a>
 8011266:	f000 f8a7 	bl	80113b8 <__sinit>
 801126a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801126e:	2b00      	cmp	r3, #0
 8011270:	d0f3      	beq.n	801125a <_fflush_r+0xa>
 8011272:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011274:	07d0      	lsls	r0, r2, #31
 8011276:	d404      	bmi.n	8011282 <_fflush_r+0x32>
 8011278:	0599      	lsls	r1, r3, #22
 801127a:	d402      	bmi.n	8011282 <_fflush_r+0x32>
 801127c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801127e:	f000 f9ee 	bl	801165e <__retarget_lock_acquire_recursive>
 8011282:	4628      	mov	r0, r5
 8011284:	4621      	mov	r1, r4
 8011286:	f7ff ff5f 	bl	8011148 <__sflush_r>
 801128a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801128c:	4605      	mov	r5, r0
 801128e:	07da      	lsls	r2, r3, #31
 8011290:	d4e4      	bmi.n	801125c <_fflush_r+0xc>
 8011292:	89a3      	ldrh	r3, [r4, #12]
 8011294:	059b      	lsls	r3, r3, #22
 8011296:	d4e1      	bmi.n	801125c <_fflush_r+0xc>
 8011298:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801129a:	f000 f9e1 	bl	8011660 <__retarget_lock_release_recursive>
 801129e:	e7dd      	b.n	801125c <_fflush_r+0xc>

080112a0 <std>:
 80112a0:	2300      	movs	r3, #0
 80112a2:	b510      	push	{r4, lr}
 80112a4:	4604      	mov	r4, r0
 80112a6:	6083      	str	r3, [r0, #8]
 80112a8:	8181      	strh	r1, [r0, #12]
 80112aa:	4619      	mov	r1, r3
 80112ac:	6643      	str	r3, [r0, #100]	@ 0x64
 80112ae:	81c2      	strh	r2, [r0, #14]
 80112b0:	2208      	movs	r2, #8
 80112b2:	6183      	str	r3, [r0, #24]
 80112b4:	e9c0 3300 	strd	r3, r3, [r0]
 80112b8:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80112bc:	305c      	adds	r0, #92	@ 0x5c
 80112be:	f000 f92a 	bl	8011516 <memset>
 80112c2:	4b0d      	ldr	r3, [pc, #52]	@ (80112f8 <std+0x58>)
 80112c4:	6224      	str	r4, [r4, #32]
 80112c6:	6263      	str	r3, [r4, #36]	@ 0x24
 80112c8:	4b0c      	ldr	r3, [pc, #48]	@ (80112fc <std+0x5c>)
 80112ca:	62a3      	str	r3, [r4, #40]	@ 0x28
 80112cc:	4b0c      	ldr	r3, [pc, #48]	@ (8011300 <std+0x60>)
 80112ce:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80112d0:	4b0c      	ldr	r3, [pc, #48]	@ (8011304 <std+0x64>)
 80112d2:	6323      	str	r3, [r4, #48]	@ 0x30
 80112d4:	4b0c      	ldr	r3, [pc, #48]	@ (8011308 <std+0x68>)
 80112d6:	429c      	cmp	r4, r3
 80112d8:	d006      	beq.n	80112e8 <std+0x48>
 80112da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80112de:	4294      	cmp	r4, r2
 80112e0:	d002      	beq.n	80112e8 <std+0x48>
 80112e2:	33d0      	adds	r3, #208	@ 0xd0
 80112e4:	429c      	cmp	r4, r3
 80112e6:	d105      	bne.n	80112f4 <std+0x54>
 80112e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80112ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80112f0:	f000 b9b4 	b.w	801165c <__retarget_lock_init_recursive>
 80112f4:	bd10      	pop	{r4, pc}
 80112f6:	bf00      	nop
 80112f8:	08011491 	.word	0x08011491
 80112fc:	080114b3 	.word	0x080114b3
 8011300:	080114eb 	.word	0x080114eb
 8011304:	0801150f 	.word	0x0801150f
 8011308:	20016668 	.word	0x20016668

0801130c <stdio_exit_handler>:
 801130c:	4a02      	ldr	r2, [pc, #8]	@ (8011318 <stdio_exit_handler+0xc>)
 801130e:	4903      	ldr	r1, [pc, #12]	@ (801131c <stdio_exit_handler+0x10>)
 8011310:	4803      	ldr	r0, [pc, #12]	@ (8011320 <stdio_exit_handler+0x14>)
 8011312:	f000 b869 	b.w	80113e8 <_fwalk_sglue>
 8011316:	bf00      	nop
 8011318:	20000010 	.word	0x20000010
 801131c:	08011251 	.word	0x08011251
 8011320:	20000020 	.word	0x20000020

08011324 <cleanup_stdio>:
 8011324:	6841      	ldr	r1, [r0, #4]
 8011326:	4b0c      	ldr	r3, [pc, #48]	@ (8011358 <cleanup_stdio+0x34>)
 8011328:	4299      	cmp	r1, r3
 801132a:	b510      	push	{r4, lr}
 801132c:	4604      	mov	r4, r0
 801132e:	d001      	beq.n	8011334 <cleanup_stdio+0x10>
 8011330:	f7ff ff8e 	bl	8011250 <_fflush_r>
 8011334:	68a1      	ldr	r1, [r4, #8]
 8011336:	4b09      	ldr	r3, [pc, #36]	@ (801135c <cleanup_stdio+0x38>)
 8011338:	4299      	cmp	r1, r3
 801133a:	d002      	beq.n	8011342 <cleanup_stdio+0x1e>
 801133c:	4620      	mov	r0, r4
 801133e:	f7ff ff87 	bl	8011250 <_fflush_r>
 8011342:	68e1      	ldr	r1, [r4, #12]
 8011344:	4b06      	ldr	r3, [pc, #24]	@ (8011360 <cleanup_stdio+0x3c>)
 8011346:	4299      	cmp	r1, r3
 8011348:	d004      	beq.n	8011354 <cleanup_stdio+0x30>
 801134a:	4620      	mov	r0, r4
 801134c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011350:	f7ff bf7e 	b.w	8011250 <_fflush_r>
 8011354:	bd10      	pop	{r4, pc}
 8011356:	bf00      	nop
 8011358:	20016668 	.word	0x20016668
 801135c:	200166d0 	.word	0x200166d0
 8011360:	20016738 	.word	0x20016738

08011364 <global_stdio_init.part.0>:
 8011364:	b510      	push	{r4, lr}
 8011366:	4b0b      	ldr	r3, [pc, #44]	@ (8011394 <global_stdio_init.part.0+0x30>)
 8011368:	2104      	movs	r1, #4
 801136a:	4c0b      	ldr	r4, [pc, #44]	@ (8011398 <global_stdio_init.part.0+0x34>)
 801136c:	4a0b      	ldr	r2, [pc, #44]	@ (801139c <global_stdio_init.part.0+0x38>)
 801136e:	4620      	mov	r0, r4
 8011370:	601a      	str	r2, [r3, #0]
 8011372:	2200      	movs	r2, #0
 8011374:	f7ff ff94 	bl	80112a0 <std>
 8011378:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801137c:	2201      	movs	r2, #1
 801137e:	2109      	movs	r1, #9
 8011380:	f7ff ff8e 	bl	80112a0 <std>
 8011384:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011388:	2202      	movs	r2, #2
 801138a:	2112      	movs	r1, #18
 801138c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011390:	f7ff bf86 	b.w	80112a0 <std>
 8011394:	200167a0 	.word	0x200167a0
 8011398:	20016668 	.word	0x20016668
 801139c:	0801130d 	.word	0x0801130d

080113a0 <__sfp_lock_acquire>:
 80113a0:	4801      	ldr	r0, [pc, #4]	@ (80113a8 <__sfp_lock_acquire+0x8>)
 80113a2:	f000 b95c 	b.w	801165e <__retarget_lock_acquire_recursive>
 80113a6:	bf00      	nop
 80113a8:	200167a9 	.word	0x200167a9

080113ac <__sfp_lock_release>:
 80113ac:	4801      	ldr	r0, [pc, #4]	@ (80113b4 <__sfp_lock_release+0x8>)
 80113ae:	f000 b957 	b.w	8011660 <__retarget_lock_release_recursive>
 80113b2:	bf00      	nop
 80113b4:	200167a9 	.word	0x200167a9

080113b8 <__sinit>:
 80113b8:	b510      	push	{r4, lr}
 80113ba:	4604      	mov	r4, r0
 80113bc:	f7ff fff0 	bl	80113a0 <__sfp_lock_acquire>
 80113c0:	6a23      	ldr	r3, [r4, #32]
 80113c2:	b11b      	cbz	r3, 80113cc <__sinit+0x14>
 80113c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80113c8:	f7ff bff0 	b.w	80113ac <__sfp_lock_release>
 80113cc:	4b04      	ldr	r3, [pc, #16]	@ (80113e0 <__sinit+0x28>)
 80113ce:	6223      	str	r3, [r4, #32]
 80113d0:	4b04      	ldr	r3, [pc, #16]	@ (80113e4 <__sinit+0x2c>)
 80113d2:	681b      	ldr	r3, [r3, #0]
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d1f5      	bne.n	80113c4 <__sinit+0xc>
 80113d8:	f7ff ffc4 	bl	8011364 <global_stdio_init.part.0>
 80113dc:	e7f2      	b.n	80113c4 <__sinit+0xc>
 80113de:	bf00      	nop
 80113e0:	08011325 	.word	0x08011325
 80113e4:	200167a0 	.word	0x200167a0

080113e8 <_fwalk_sglue>:
 80113e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80113ec:	4607      	mov	r7, r0
 80113ee:	4688      	mov	r8, r1
 80113f0:	4614      	mov	r4, r2
 80113f2:	2600      	movs	r6, #0
 80113f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80113f8:	f1b9 0901 	subs.w	r9, r9, #1
 80113fc:	d505      	bpl.n	801140a <_fwalk_sglue+0x22>
 80113fe:	6824      	ldr	r4, [r4, #0]
 8011400:	2c00      	cmp	r4, #0
 8011402:	d1f7      	bne.n	80113f4 <_fwalk_sglue+0xc>
 8011404:	4630      	mov	r0, r6
 8011406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801140a:	89ab      	ldrh	r3, [r5, #12]
 801140c:	2b01      	cmp	r3, #1
 801140e:	d907      	bls.n	8011420 <_fwalk_sglue+0x38>
 8011410:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011414:	3301      	adds	r3, #1
 8011416:	d003      	beq.n	8011420 <_fwalk_sglue+0x38>
 8011418:	4629      	mov	r1, r5
 801141a:	4638      	mov	r0, r7
 801141c:	47c0      	blx	r8
 801141e:	4306      	orrs	r6, r0
 8011420:	3568      	adds	r5, #104	@ 0x68
 8011422:	e7e9      	b.n	80113f8 <_fwalk_sglue+0x10>

08011424 <sniprintf>:
 8011424:	b40c      	push	{r2, r3}
 8011426:	4b19      	ldr	r3, [pc, #100]	@ (801148c <sniprintf+0x68>)
 8011428:	b530      	push	{r4, r5, lr}
 801142a:	1e0c      	subs	r4, r1, #0
 801142c:	b09d      	sub	sp, #116	@ 0x74
 801142e:	681d      	ldr	r5, [r3, #0]
 8011430:	da08      	bge.n	8011444 <sniprintf+0x20>
 8011432:	238b      	movs	r3, #139	@ 0x8b
 8011434:	f04f 30ff 	mov.w	r0, #4294967295
 8011438:	602b      	str	r3, [r5, #0]
 801143a:	b01d      	add	sp, #116	@ 0x74
 801143c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011440:	b002      	add	sp, #8
 8011442:	4770      	bx	lr
 8011444:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8011448:	9002      	str	r0, [sp, #8]
 801144a:	9006      	str	r0, [sp, #24]
 801144c:	a902      	add	r1, sp, #8
 801144e:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011452:	f04f 0300 	mov.w	r3, #0
 8011456:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011458:	4628      	mov	r0, r5
 801145a:	931b      	str	r3, [sp, #108]	@ 0x6c
 801145c:	bf14      	ite	ne
 801145e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8011462:	4623      	moveq	r3, r4
 8011464:	9304      	str	r3, [sp, #16]
 8011466:	9307      	str	r3, [sp, #28]
 8011468:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801146c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011470:	ab21      	add	r3, sp, #132	@ 0x84
 8011472:	9301      	str	r3, [sp, #4]
 8011474:	f001 fbbe 	bl	8012bf4 <_svfiprintf_r>
 8011478:	1c43      	adds	r3, r0, #1
 801147a:	bfbc      	itt	lt
 801147c:	238b      	movlt	r3, #139	@ 0x8b
 801147e:	602b      	strlt	r3, [r5, #0]
 8011480:	2c00      	cmp	r4, #0
 8011482:	d0da      	beq.n	801143a <sniprintf+0x16>
 8011484:	9b02      	ldr	r3, [sp, #8]
 8011486:	2200      	movs	r2, #0
 8011488:	701a      	strb	r2, [r3, #0]
 801148a:	e7d6      	b.n	801143a <sniprintf+0x16>
 801148c:	2000001c 	.word	0x2000001c

08011490 <__sread>:
 8011490:	b510      	push	{r4, lr}
 8011492:	460c      	mov	r4, r1
 8011494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011498:	f000 f882 	bl	80115a0 <_read_r>
 801149c:	2800      	cmp	r0, #0
 801149e:	bfab      	itete	ge
 80114a0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80114a2:	89a3      	ldrhlt	r3, [r4, #12]
 80114a4:	181b      	addge	r3, r3, r0
 80114a6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80114aa:	bfac      	ite	ge
 80114ac:	6563      	strge	r3, [r4, #84]	@ 0x54
 80114ae:	81a3      	strhlt	r3, [r4, #12]
 80114b0:	bd10      	pop	{r4, pc}

080114b2 <__swrite>:
 80114b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80114b6:	461f      	mov	r7, r3
 80114b8:	898b      	ldrh	r3, [r1, #12]
 80114ba:	4605      	mov	r5, r0
 80114bc:	460c      	mov	r4, r1
 80114be:	05db      	lsls	r3, r3, #23
 80114c0:	4616      	mov	r6, r2
 80114c2:	d505      	bpl.n	80114d0 <__swrite+0x1e>
 80114c4:	2302      	movs	r3, #2
 80114c6:	2200      	movs	r2, #0
 80114c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114cc:	f000 f856 	bl	801157c <_lseek_r>
 80114d0:	89a3      	ldrh	r3, [r4, #12]
 80114d2:	4632      	mov	r2, r6
 80114d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80114d8:	4628      	mov	r0, r5
 80114da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80114de:	81a3      	strh	r3, [r4, #12]
 80114e0:	463b      	mov	r3, r7
 80114e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80114e6:	f000 b87d 	b.w	80115e4 <_write_r>

080114ea <__sseek>:
 80114ea:	b510      	push	{r4, lr}
 80114ec:	460c      	mov	r4, r1
 80114ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80114f2:	f000 f843 	bl	801157c <_lseek_r>
 80114f6:	1c43      	adds	r3, r0, #1
 80114f8:	89a3      	ldrh	r3, [r4, #12]
 80114fa:	bf15      	itete	ne
 80114fc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80114fe:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011502:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011506:	81a3      	strheq	r3, [r4, #12]
 8011508:	bf18      	it	ne
 801150a:	81a3      	strhne	r3, [r4, #12]
 801150c:	bd10      	pop	{r4, pc}

0801150e <__sclose>:
 801150e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011512:	f000 b823 	b.w	801155c <_close_r>

08011516 <memset>:
 8011516:	4402      	add	r2, r0
 8011518:	4603      	mov	r3, r0
 801151a:	4293      	cmp	r3, r2
 801151c:	d100      	bne.n	8011520 <memset+0xa>
 801151e:	4770      	bx	lr
 8011520:	f803 1b01 	strb.w	r1, [r3], #1
 8011524:	e7f9      	b.n	801151a <memset+0x4>

08011526 <strstr>:
 8011526:	780a      	ldrb	r2, [r1, #0]
 8011528:	b570      	push	{r4, r5, r6, lr}
 801152a:	b96a      	cbnz	r2, 8011548 <strstr+0x22>
 801152c:	bd70      	pop	{r4, r5, r6, pc}
 801152e:	429a      	cmp	r2, r3
 8011530:	d109      	bne.n	8011546 <strstr+0x20>
 8011532:	460c      	mov	r4, r1
 8011534:	4605      	mov	r5, r0
 8011536:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 801153a:	2b00      	cmp	r3, #0
 801153c:	d0f6      	beq.n	801152c <strstr+0x6>
 801153e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8011542:	429e      	cmp	r6, r3
 8011544:	d0f7      	beq.n	8011536 <strstr+0x10>
 8011546:	3001      	adds	r0, #1
 8011548:	7803      	ldrb	r3, [r0, #0]
 801154a:	2b00      	cmp	r3, #0
 801154c:	d1ef      	bne.n	801152e <strstr+0x8>
 801154e:	4618      	mov	r0, r3
 8011550:	e7ec      	b.n	801152c <strstr+0x6>
	...

08011554 <_localeconv_r>:
 8011554:	4800      	ldr	r0, [pc, #0]	@ (8011558 <_localeconv_r+0x4>)
 8011556:	4770      	bx	lr
 8011558:	2000015c 	.word	0x2000015c

0801155c <_close_r>:
 801155c:	b538      	push	{r3, r4, r5, lr}
 801155e:	2300      	movs	r3, #0
 8011560:	4d05      	ldr	r5, [pc, #20]	@ (8011578 <_close_r+0x1c>)
 8011562:	4604      	mov	r4, r0
 8011564:	4608      	mov	r0, r1
 8011566:	602b      	str	r3, [r5, #0]
 8011568:	f7f1 fa0c 	bl	8002984 <_close>
 801156c:	1c43      	adds	r3, r0, #1
 801156e:	d102      	bne.n	8011576 <_close_r+0x1a>
 8011570:	682b      	ldr	r3, [r5, #0]
 8011572:	b103      	cbz	r3, 8011576 <_close_r+0x1a>
 8011574:	6023      	str	r3, [r4, #0]
 8011576:	bd38      	pop	{r3, r4, r5, pc}
 8011578:	200167a4 	.word	0x200167a4

0801157c <_lseek_r>:
 801157c:	b538      	push	{r3, r4, r5, lr}
 801157e:	4604      	mov	r4, r0
 8011580:	4d06      	ldr	r5, [pc, #24]	@ (801159c <_lseek_r+0x20>)
 8011582:	4608      	mov	r0, r1
 8011584:	4611      	mov	r1, r2
 8011586:	2200      	movs	r2, #0
 8011588:	602a      	str	r2, [r5, #0]
 801158a:	461a      	mov	r2, r3
 801158c:	f7f1 fa21 	bl	80029d2 <_lseek>
 8011590:	1c43      	adds	r3, r0, #1
 8011592:	d102      	bne.n	801159a <_lseek_r+0x1e>
 8011594:	682b      	ldr	r3, [r5, #0]
 8011596:	b103      	cbz	r3, 801159a <_lseek_r+0x1e>
 8011598:	6023      	str	r3, [r4, #0]
 801159a:	bd38      	pop	{r3, r4, r5, pc}
 801159c:	200167a4 	.word	0x200167a4

080115a0 <_read_r>:
 80115a0:	b538      	push	{r3, r4, r5, lr}
 80115a2:	4604      	mov	r4, r0
 80115a4:	4d06      	ldr	r5, [pc, #24]	@ (80115c0 <_read_r+0x20>)
 80115a6:	4608      	mov	r0, r1
 80115a8:	4611      	mov	r1, r2
 80115aa:	2200      	movs	r2, #0
 80115ac:	602a      	str	r2, [r5, #0]
 80115ae:	461a      	mov	r2, r3
 80115b0:	f7f1 f9cb 	bl	800294a <_read>
 80115b4:	1c43      	adds	r3, r0, #1
 80115b6:	d102      	bne.n	80115be <_read_r+0x1e>
 80115b8:	682b      	ldr	r3, [r5, #0]
 80115ba:	b103      	cbz	r3, 80115be <_read_r+0x1e>
 80115bc:	6023      	str	r3, [r4, #0]
 80115be:	bd38      	pop	{r3, r4, r5, pc}
 80115c0:	200167a4 	.word	0x200167a4

080115c4 <_sbrk_r>:
 80115c4:	b538      	push	{r3, r4, r5, lr}
 80115c6:	2300      	movs	r3, #0
 80115c8:	4d05      	ldr	r5, [pc, #20]	@ (80115e0 <_sbrk_r+0x1c>)
 80115ca:	4604      	mov	r4, r0
 80115cc:	4608      	mov	r0, r1
 80115ce:	602b      	str	r3, [r5, #0]
 80115d0:	f7f1 fa0c 	bl	80029ec <_sbrk>
 80115d4:	1c43      	adds	r3, r0, #1
 80115d6:	d102      	bne.n	80115de <_sbrk_r+0x1a>
 80115d8:	682b      	ldr	r3, [r5, #0]
 80115da:	b103      	cbz	r3, 80115de <_sbrk_r+0x1a>
 80115dc:	6023      	str	r3, [r4, #0]
 80115de:	bd38      	pop	{r3, r4, r5, pc}
 80115e0:	200167a4 	.word	0x200167a4

080115e4 <_write_r>:
 80115e4:	b538      	push	{r3, r4, r5, lr}
 80115e6:	4604      	mov	r4, r0
 80115e8:	4d06      	ldr	r5, [pc, #24]	@ (8011604 <_write_r+0x20>)
 80115ea:	4608      	mov	r0, r1
 80115ec:	4611      	mov	r1, r2
 80115ee:	2200      	movs	r2, #0
 80115f0:	602a      	str	r2, [r5, #0]
 80115f2:	461a      	mov	r2, r3
 80115f4:	f7ef fcc2 	bl	8000f7c <_write>
 80115f8:	1c43      	adds	r3, r0, #1
 80115fa:	d102      	bne.n	8011602 <_write_r+0x1e>
 80115fc:	682b      	ldr	r3, [r5, #0]
 80115fe:	b103      	cbz	r3, 8011602 <_write_r+0x1e>
 8011600:	6023      	str	r3, [r4, #0]
 8011602:	bd38      	pop	{r3, r4, r5, pc}
 8011604:	200167a4 	.word	0x200167a4

08011608 <__errno>:
 8011608:	4b01      	ldr	r3, [pc, #4]	@ (8011610 <__errno+0x8>)
 801160a:	6818      	ldr	r0, [r3, #0]
 801160c:	4770      	bx	lr
 801160e:	bf00      	nop
 8011610:	2000001c 	.word	0x2000001c

08011614 <__libc_init_array>:
 8011614:	b570      	push	{r4, r5, r6, lr}
 8011616:	4d0d      	ldr	r5, [pc, #52]	@ (801164c <__libc_init_array+0x38>)
 8011618:	2600      	movs	r6, #0
 801161a:	4c0d      	ldr	r4, [pc, #52]	@ (8011650 <__libc_init_array+0x3c>)
 801161c:	1b64      	subs	r4, r4, r5
 801161e:	10a4      	asrs	r4, r4, #2
 8011620:	42a6      	cmp	r6, r4
 8011622:	d109      	bne.n	8011638 <__libc_init_array+0x24>
 8011624:	4d0b      	ldr	r5, [pc, #44]	@ (8011654 <__libc_init_array+0x40>)
 8011626:	2600      	movs	r6, #0
 8011628:	4c0b      	ldr	r4, [pc, #44]	@ (8011658 <__libc_init_array+0x44>)
 801162a:	f001 ff05 	bl	8013438 <_init>
 801162e:	1b64      	subs	r4, r4, r5
 8011630:	10a4      	asrs	r4, r4, #2
 8011632:	42a6      	cmp	r6, r4
 8011634:	d105      	bne.n	8011642 <__libc_init_array+0x2e>
 8011636:	bd70      	pop	{r4, r5, r6, pc}
 8011638:	f855 3b04 	ldr.w	r3, [r5], #4
 801163c:	3601      	adds	r6, #1
 801163e:	4798      	blx	r3
 8011640:	e7ee      	b.n	8011620 <__libc_init_array+0xc>
 8011642:	f855 3b04 	ldr.w	r3, [r5], #4
 8011646:	3601      	adds	r6, #1
 8011648:	4798      	blx	r3
 801164a:	e7f2      	b.n	8011632 <__libc_init_array+0x1e>
 801164c:	08030da8 	.word	0x08030da8
 8011650:	08030da8 	.word	0x08030da8
 8011654:	08030da8 	.word	0x08030da8
 8011658:	08030dac 	.word	0x08030dac

0801165c <__retarget_lock_init_recursive>:
 801165c:	4770      	bx	lr

0801165e <__retarget_lock_acquire_recursive>:
 801165e:	4770      	bx	lr

08011660 <__retarget_lock_release_recursive>:
 8011660:	4770      	bx	lr

08011662 <memchr>:
 8011662:	b2c9      	uxtb	r1, r1
 8011664:	4603      	mov	r3, r0
 8011666:	4402      	add	r2, r0
 8011668:	b510      	push	{r4, lr}
 801166a:	4293      	cmp	r3, r2
 801166c:	4618      	mov	r0, r3
 801166e:	d101      	bne.n	8011674 <memchr+0x12>
 8011670:	2000      	movs	r0, #0
 8011672:	e003      	b.n	801167c <memchr+0x1a>
 8011674:	7804      	ldrb	r4, [r0, #0]
 8011676:	3301      	adds	r3, #1
 8011678:	428c      	cmp	r4, r1
 801167a:	d1f6      	bne.n	801166a <memchr+0x8>
 801167c:	bd10      	pop	{r4, pc}

0801167e <memcpy>:
 801167e:	440a      	add	r2, r1
 8011680:	1e43      	subs	r3, r0, #1
 8011682:	4291      	cmp	r1, r2
 8011684:	d100      	bne.n	8011688 <memcpy+0xa>
 8011686:	4770      	bx	lr
 8011688:	b510      	push	{r4, lr}
 801168a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801168e:	4291      	cmp	r1, r2
 8011690:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011694:	d1f9      	bne.n	801168a <memcpy+0xc>
 8011696:	bd10      	pop	{r4, pc}

08011698 <__assert_func>:
 8011698:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801169a:	4614      	mov	r4, r2
 801169c:	461a      	mov	r2, r3
 801169e:	4b09      	ldr	r3, [pc, #36]	@ (80116c4 <__assert_func+0x2c>)
 80116a0:	4605      	mov	r5, r0
 80116a2:	681b      	ldr	r3, [r3, #0]
 80116a4:	68d8      	ldr	r0, [r3, #12]
 80116a6:	b14c      	cbz	r4, 80116bc <__assert_func+0x24>
 80116a8:	4b07      	ldr	r3, [pc, #28]	@ (80116c8 <__assert_func+0x30>)
 80116aa:	9100      	str	r1, [sp, #0]
 80116ac:	4907      	ldr	r1, [pc, #28]	@ (80116cc <__assert_func+0x34>)
 80116ae:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80116b2:	462b      	mov	r3, r5
 80116b4:	f001 fb9a 	bl	8012dec <fiprintf>
 80116b8:	f001 fbc4 	bl	8012e44 <abort>
 80116bc:	4b04      	ldr	r3, [pc, #16]	@ (80116d0 <__assert_func+0x38>)
 80116be:	461c      	mov	r4, r3
 80116c0:	e7f3      	b.n	80116aa <__assert_func+0x12>
 80116c2:	bf00      	nop
 80116c4:	2000001c 	.word	0x2000001c
 80116c8:	08030b61 	.word	0x08030b61
 80116cc:	08030b6e 	.word	0x08030b6e
 80116d0:	08030b9c 	.word	0x08030b9c

080116d4 <quorem>:
 80116d4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116d8:	6903      	ldr	r3, [r0, #16]
 80116da:	4607      	mov	r7, r0
 80116dc:	690c      	ldr	r4, [r1, #16]
 80116de:	42a3      	cmp	r3, r4
 80116e0:	f2c0 8083 	blt.w	80117ea <quorem+0x116>
 80116e4:	3c01      	subs	r4, #1
 80116e6:	f100 0514 	add.w	r5, r0, #20
 80116ea:	f101 0814 	add.w	r8, r1, #20
 80116ee:	00a3      	lsls	r3, r4, #2
 80116f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80116f4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80116f8:	9300      	str	r3, [sp, #0]
 80116fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80116fe:	9301      	str	r3, [sp, #4]
 8011700:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011704:	3301      	adds	r3, #1
 8011706:	429a      	cmp	r2, r3
 8011708:	fbb2 f6f3 	udiv	r6, r2, r3
 801170c:	d331      	bcc.n	8011772 <quorem+0x9e>
 801170e:	f04f 0a00 	mov.w	sl, #0
 8011712:	46c4      	mov	ip, r8
 8011714:	46ae      	mov	lr, r5
 8011716:	46d3      	mov	fp, sl
 8011718:	f85c 3b04 	ldr.w	r3, [ip], #4
 801171c:	b298      	uxth	r0, r3
 801171e:	45e1      	cmp	r9, ip
 8011720:	ea4f 4313 	mov.w	r3, r3, lsr #16
 8011724:	fb06 a000 	mla	r0, r6, r0, sl
 8011728:	ea4f 4210 	mov.w	r2, r0, lsr #16
 801172c:	b280      	uxth	r0, r0
 801172e:	fb06 2303 	mla	r3, r6, r3, r2
 8011732:	f8de 2000 	ldr.w	r2, [lr]
 8011736:	b292      	uxth	r2, r2
 8011738:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801173c:	eba2 0200 	sub.w	r2, r2, r0
 8011740:	b29b      	uxth	r3, r3
 8011742:	f8de 0000 	ldr.w	r0, [lr]
 8011746:	445a      	add	r2, fp
 8011748:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801174c:	b292      	uxth	r2, r2
 801174e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8011752:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8011756:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801175a:	f84e 2b04 	str.w	r2, [lr], #4
 801175e:	d2db      	bcs.n	8011718 <quorem+0x44>
 8011760:	9b00      	ldr	r3, [sp, #0]
 8011762:	58eb      	ldr	r3, [r5, r3]
 8011764:	b92b      	cbnz	r3, 8011772 <quorem+0x9e>
 8011766:	9b01      	ldr	r3, [sp, #4]
 8011768:	3b04      	subs	r3, #4
 801176a:	429d      	cmp	r5, r3
 801176c:	461a      	mov	r2, r3
 801176e:	d330      	bcc.n	80117d2 <quorem+0xfe>
 8011770:	613c      	str	r4, [r7, #16]
 8011772:	4638      	mov	r0, r7
 8011774:	f001 f8ce 	bl	8012914 <__mcmp>
 8011778:	2800      	cmp	r0, #0
 801177a:	db26      	blt.n	80117ca <quorem+0xf6>
 801177c:	4629      	mov	r1, r5
 801177e:	2000      	movs	r0, #0
 8011780:	f858 2b04 	ldr.w	r2, [r8], #4
 8011784:	f8d1 c000 	ldr.w	ip, [r1]
 8011788:	fa1f fe82 	uxth.w	lr, r2
 801178c:	45c1      	cmp	r9, r8
 801178e:	fa1f f38c 	uxth.w	r3, ip
 8011792:	ea4f 4212 	mov.w	r2, r2, lsr #16
 8011796:	eba3 030e 	sub.w	r3, r3, lr
 801179a:	4403      	add	r3, r0
 801179c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80117a0:	b29b      	uxth	r3, r3
 80117a2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80117a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80117aa:	ea4f 4022 	mov.w	r0, r2, asr #16
 80117ae:	f841 3b04 	str.w	r3, [r1], #4
 80117b2:	d2e5      	bcs.n	8011780 <quorem+0xac>
 80117b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80117b8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80117bc:	b922      	cbnz	r2, 80117c8 <quorem+0xf4>
 80117be:	3b04      	subs	r3, #4
 80117c0:	429d      	cmp	r5, r3
 80117c2:	461a      	mov	r2, r3
 80117c4:	d30b      	bcc.n	80117de <quorem+0x10a>
 80117c6:	613c      	str	r4, [r7, #16]
 80117c8:	3601      	adds	r6, #1
 80117ca:	4630      	mov	r0, r6
 80117cc:	b003      	add	sp, #12
 80117ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80117d2:	6812      	ldr	r2, [r2, #0]
 80117d4:	3b04      	subs	r3, #4
 80117d6:	2a00      	cmp	r2, #0
 80117d8:	d1ca      	bne.n	8011770 <quorem+0x9c>
 80117da:	3c01      	subs	r4, #1
 80117dc:	e7c5      	b.n	801176a <quorem+0x96>
 80117de:	6812      	ldr	r2, [r2, #0]
 80117e0:	3b04      	subs	r3, #4
 80117e2:	2a00      	cmp	r2, #0
 80117e4:	d1ef      	bne.n	80117c6 <quorem+0xf2>
 80117e6:	3c01      	subs	r4, #1
 80117e8:	e7ea      	b.n	80117c0 <quorem+0xec>
 80117ea:	2000      	movs	r0, #0
 80117ec:	e7ee      	b.n	80117cc <quorem+0xf8>
	...

080117f0 <_dtoa_r>:
 80117f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117f4:	69c7      	ldr	r7, [r0, #28]
 80117f6:	b097      	sub	sp, #92	@ 0x5c
 80117f8:	4681      	mov	r9, r0
 80117fa:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80117fc:	9107      	str	r1, [sp, #28]
 80117fe:	920c      	str	r2, [sp, #48]	@ 0x30
 8011800:	9311      	str	r3, [sp, #68]	@ 0x44
 8011802:	ec55 4b10 	vmov	r4, r5, d0
 8011806:	ed8d 0b04 	vstr	d0, [sp, #16]
 801180a:	b97f      	cbnz	r7, 801182c <_dtoa_r+0x3c>
 801180c:	2010      	movs	r0, #16
 801180e:	f7fe fedb 	bl	80105c8 <malloc>
 8011812:	4602      	mov	r2, r0
 8011814:	f8c9 001c 	str.w	r0, [r9, #28]
 8011818:	b920      	cbnz	r0, 8011824 <_dtoa_r+0x34>
 801181a:	4ba9      	ldr	r3, [pc, #676]	@ (8011ac0 <_dtoa_r+0x2d0>)
 801181c:	21ef      	movs	r1, #239	@ 0xef
 801181e:	48a9      	ldr	r0, [pc, #676]	@ (8011ac4 <_dtoa_r+0x2d4>)
 8011820:	f7ff ff3a 	bl	8011698 <__assert_func>
 8011824:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8011828:	6007      	str	r7, [r0, #0]
 801182a:	60c7      	str	r7, [r0, #12]
 801182c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011830:	6819      	ldr	r1, [r3, #0]
 8011832:	b159      	cbz	r1, 801184c <_dtoa_r+0x5c>
 8011834:	685a      	ldr	r2, [r3, #4]
 8011836:	2301      	movs	r3, #1
 8011838:	4648      	mov	r0, r9
 801183a:	4093      	lsls	r3, r2
 801183c:	604a      	str	r2, [r1, #4]
 801183e:	608b      	str	r3, [r1, #8]
 8011840:	f000 fe32 	bl	80124a8 <_Bfree>
 8011844:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011848:	2200      	movs	r2, #0
 801184a:	601a      	str	r2, [r3, #0]
 801184c:	1e2b      	subs	r3, r5, #0
 801184e:	bfb7      	itett	lt
 8011850:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8011854:	2300      	movge	r3, #0
 8011856:	2201      	movlt	r2, #1
 8011858:	9305      	strlt	r3, [sp, #20]
 801185a:	bfa8      	it	ge
 801185c:	6033      	strge	r3, [r6, #0]
 801185e:	9f05      	ldr	r7, [sp, #20]
 8011860:	4b99      	ldr	r3, [pc, #612]	@ (8011ac8 <_dtoa_r+0x2d8>)
 8011862:	bfb8      	it	lt
 8011864:	6032      	strlt	r2, [r6, #0]
 8011866:	43bb      	bics	r3, r7
 8011868:	d112      	bne.n	8011890 <_dtoa_r+0xa0>
 801186a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801186e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8011870:	6013      	str	r3, [r2, #0]
 8011872:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8011876:	4323      	orrs	r3, r4
 8011878:	f000 855a 	beq.w	8012330 <_dtoa_r+0xb40>
 801187c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801187e:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8011adc <_dtoa_r+0x2ec>
 8011882:	2b00      	cmp	r3, #0
 8011884:	f000 855c 	beq.w	8012340 <_dtoa_r+0xb50>
 8011888:	f10a 0303 	add.w	r3, sl, #3
 801188c:	f000 bd56 	b.w	801233c <_dtoa_r+0xb4c>
 8011890:	ed9d 7b04 	vldr	d7, [sp, #16]
 8011894:	2200      	movs	r2, #0
 8011896:	2300      	movs	r3, #0
 8011898:	ec51 0b17 	vmov	r0, r1, d7
 801189c:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80118a0:	f7ef f922 	bl	8000ae8 <__aeabi_dcmpeq>
 80118a4:	4680      	mov	r8, r0
 80118a6:	b158      	cbz	r0, 80118c0 <_dtoa_r+0xd0>
 80118a8:	2301      	movs	r3, #1
 80118aa:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80118ac:	6013      	str	r3, [r2, #0]
 80118ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80118b0:	b113      	cbz	r3, 80118b8 <_dtoa_r+0xc8>
 80118b2:	4b86      	ldr	r3, [pc, #536]	@ (8011acc <_dtoa_r+0x2dc>)
 80118b4:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80118b6:	6013      	str	r3, [r2, #0]
 80118b8:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8011ae0 <_dtoa_r+0x2f0>
 80118bc:	f000 bd40 	b.w	8012340 <_dtoa_r+0xb50>
 80118c0:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80118c4:	aa14      	add	r2, sp, #80	@ 0x50
 80118c6:	a915      	add	r1, sp, #84	@ 0x54
 80118c8:	4648      	mov	r0, r9
 80118ca:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80118ce:	f001 f8d5 	bl	8012a7c <__d2b>
 80118d2:	9002      	str	r0, [sp, #8]
 80118d4:	2e00      	cmp	r6, #0
 80118d6:	d076      	beq.n	80119c6 <_dtoa_r+0x1d6>
 80118d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80118da:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80118de:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80118e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80118e6:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80118ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80118ee:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80118f2:	4619      	mov	r1, r3
 80118f4:	2200      	movs	r2, #0
 80118f6:	4b76      	ldr	r3, [pc, #472]	@ (8011ad0 <_dtoa_r+0x2e0>)
 80118f8:	f7ee fcd6 	bl	80002a8 <__aeabi_dsub>
 80118fc:	a36a      	add	r3, pc, #424	@ (adr r3, 8011aa8 <_dtoa_r+0x2b8>)
 80118fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011902:	f7ee fe89 	bl	8000618 <__aeabi_dmul>
 8011906:	a36a      	add	r3, pc, #424	@ (adr r3, 8011ab0 <_dtoa_r+0x2c0>)
 8011908:	e9d3 2300 	ldrd	r2, r3, [r3]
 801190c:	f7ee fcce 	bl	80002ac <__adddf3>
 8011910:	4604      	mov	r4, r0
 8011912:	460d      	mov	r5, r1
 8011914:	4630      	mov	r0, r6
 8011916:	f7ee fe15 	bl	8000544 <__aeabi_i2d>
 801191a:	a367      	add	r3, pc, #412	@ (adr r3, 8011ab8 <_dtoa_r+0x2c8>)
 801191c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011920:	f7ee fe7a 	bl	8000618 <__aeabi_dmul>
 8011924:	4602      	mov	r2, r0
 8011926:	460b      	mov	r3, r1
 8011928:	4620      	mov	r0, r4
 801192a:	4629      	mov	r1, r5
 801192c:	f7ee fcbe 	bl	80002ac <__adddf3>
 8011930:	4604      	mov	r4, r0
 8011932:	460d      	mov	r5, r1
 8011934:	f7ef f920 	bl	8000b78 <__aeabi_d2iz>
 8011938:	2200      	movs	r2, #0
 801193a:	4607      	mov	r7, r0
 801193c:	2300      	movs	r3, #0
 801193e:	4620      	mov	r0, r4
 8011940:	4629      	mov	r1, r5
 8011942:	f7ef f8db 	bl	8000afc <__aeabi_dcmplt>
 8011946:	b140      	cbz	r0, 801195a <_dtoa_r+0x16a>
 8011948:	4638      	mov	r0, r7
 801194a:	f7ee fdfb 	bl	8000544 <__aeabi_i2d>
 801194e:	4622      	mov	r2, r4
 8011950:	462b      	mov	r3, r5
 8011952:	f7ef f8c9 	bl	8000ae8 <__aeabi_dcmpeq>
 8011956:	b900      	cbnz	r0, 801195a <_dtoa_r+0x16a>
 8011958:	3f01      	subs	r7, #1
 801195a:	2f16      	cmp	r7, #22
 801195c:	d852      	bhi.n	8011a04 <_dtoa_r+0x214>
 801195e:	4b5d      	ldr	r3, [pc, #372]	@ (8011ad4 <_dtoa_r+0x2e4>)
 8011960:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011964:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011968:	e9d3 2300 	ldrd	r2, r3, [r3]
 801196c:	f7ef f8c6 	bl	8000afc <__aeabi_dcmplt>
 8011970:	2800      	cmp	r0, #0
 8011972:	d049      	beq.n	8011a08 <_dtoa_r+0x218>
 8011974:	3f01      	subs	r7, #1
 8011976:	2300      	movs	r3, #0
 8011978:	9310      	str	r3, [sp, #64]	@ 0x40
 801197a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801197c:	1b9b      	subs	r3, r3, r6
 801197e:	1e5a      	subs	r2, r3, #1
 8011980:	bf4c      	ite	mi
 8011982:	f1c3 0301 	rsbmi	r3, r3, #1
 8011986:	2300      	movpl	r3, #0
 8011988:	9206      	str	r2, [sp, #24]
 801198a:	bf45      	ittet	mi
 801198c:	9300      	strmi	r3, [sp, #0]
 801198e:	2300      	movmi	r3, #0
 8011990:	9300      	strpl	r3, [sp, #0]
 8011992:	9306      	strmi	r3, [sp, #24]
 8011994:	2f00      	cmp	r7, #0
 8011996:	db39      	blt.n	8011a0c <_dtoa_r+0x21c>
 8011998:	9b06      	ldr	r3, [sp, #24]
 801199a:	970d      	str	r7, [sp, #52]	@ 0x34
 801199c:	443b      	add	r3, r7
 801199e:	9306      	str	r3, [sp, #24]
 80119a0:	2300      	movs	r3, #0
 80119a2:	9308      	str	r3, [sp, #32]
 80119a4:	9b07      	ldr	r3, [sp, #28]
 80119a6:	2b09      	cmp	r3, #9
 80119a8:	d863      	bhi.n	8011a72 <_dtoa_r+0x282>
 80119aa:	2b05      	cmp	r3, #5
 80119ac:	bfc5      	ittet	gt
 80119ae:	3b04      	subgt	r3, #4
 80119b0:	2400      	movgt	r4, #0
 80119b2:	2401      	movle	r4, #1
 80119b4:	9307      	strgt	r3, [sp, #28]
 80119b6:	9b07      	ldr	r3, [sp, #28]
 80119b8:	3b02      	subs	r3, #2
 80119ba:	2b03      	cmp	r3, #3
 80119bc:	d865      	bhi.n	8011a8a <_dtoa_r+0x29a>
 80119be:	e8df f003 	tbb	[pc, r3]
 80119c2:	5654      	.short	0x5654
 80119c4:	2d39      	.short	0x2d39
 80119c6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80119ca:	441e      	add	r6, r3
 80119cc:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80119d0:	2b20      	cmp	r3, #32
 80119d2:	bfc9      	itett	gt
 80119d4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80119d8:	f1c3 0320 	rsble	r3, r3, #32
 80119dc:	409f      	lslgt	r7, r3
 80119de:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80119e2:	bfd8      	it	le
 80119e4:	fa04 f003 	lslle.w	r0, r4, r3
 80119e8:	f106 36ff 	add.w	r6, r6, #4294967295
 80119ec:	bfc4      	itt	gt
 80119ee:	fa24 f303 	lsrgt.w	r3, r4, r3
 80119f2:	ea47 0003 	orrgt.w	r0, r7, r3
 80119f6:	f7ee fd95 	bl	8000524 <__aeabi_ui2d>
 80119fa:	2201      	movs	r2, #1
 80119fc:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8011a00:	9212      	str	r2, [sp, #72]	@ 0x48
 8011a02:	e776      	b.n	80118f2 <_dtoa_r+0x102>
 8011a04:	2301      	movs	r3, #1
 8011a06:	e7b7      	b.n	8011978 <_dtoa_r+0x188>
 8011a08:	9010      	str	r0, [sp, #64]	@ 0x40
 8011a0a:	e7b6      	b.n	801197a <_dtoa_r+0x18a>
 8011a0c:	9b00      	ldr	r3, [sp, #0]
 8011a0e:	1bdb      	subs	r3, r3, r7
 8011a10:	9300      	str	r3, [sp, #0]
 8011a12:	427b      	negs	r3, r7
 8011a14:	9308      	str	r3, [sp, #32]
 8011a16:	2300      	movs	r3, #0
 8011a18:	930d      	str	r3, [sp, #52]	@ 0x34
 8011a1a:	e7c3      	b.n	80119a4 <_dtoa_r+0x1b4>
 8011a1c:	2301      	movs	r3, #1
 8011a1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8011a20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011a22:	eb07 0b03 	add.w	fp, r7, r3
 8011a26:	f10b 0301 	add.w	r3, fp, #1
 8011a2a:	2b01      	cmp	r3, #1
 8011a2c:	9303      	str	r3, [sp, #12]
 8011a2e:	bfb8      	it	lt
 8011a30:	2301      	movlt	r3, #1
 8011a32:	e006      	b.n	8011a42 <_dtoa_r+0x252>
 8011a34:	2301      	movs	r3, #1
 8011a36:	9309      	str	r3, [sp, #36]	@ 0x24
 8011a38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011a3a:	2b00      	cmp	r3, #0
 8011a3c:	dd28      	ble.n	8011a90 <_dtoa_r+0x2a0>
 8011a3e:	469b      	mov	fp, r3
 8011a40:	9303      	str	r3, [sp, #12]
 8011a42:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8011a46:	2100      	movs	r1, #0
 8011a48:	2204      	movs	r2, #4
 8011a4a:	f102 0514 	add.w	r5, r2, #20
 8011a4e:	429d      	cmp	r5, r3
 8011a50:	d926      	bls.n	8011aa0 <_dtoa_r+0x2b0>
 8011a52:	6041      	str	r1, [r0, #4]
 8011a54:	4648      	mov	r0, r9
 8011a56:	f000 fce7 	bl	8012428 <_Balloc>
 8011a5a:	4682      	mov	sl, r0
 8011a5c:	2800      	cmp	r0, #0
 8011a5e:	d141      	bne.n	8011ae4 <_dtoa_r+0x2f4>
 8011a60:	4b1d      	ldr	r3, [pc, #116]	@ (8011ad8 <_dtoa_r+0x2e8>)
 8011a62:	4602      	mov	r2, r0
 8011a64:	f240 11af 	movw	r1, #431	@ 0x1af
 8011a68:	e6d9      	b.n	801181e <_dtoa_r+0x2e>
 8011a6a:	2300      	movs	r3, #0
 8011a6c:	e7e3      	b.n	8011a36 <_dtoa_r+0x246>
 8011a6e:	2300      	movs	r3, #0
 8011a70:	e7d5      	b.n	8011a1e <_dtoa_r+0x22e>
 8011a72:	2401      	movs	r4, #1
 8011a74:	2300      	movs	r3, #0
 8011a76:	9409      	str	r4, [sp, #36]	@ 0x24
 8011a78:	9307      	str	r3, [sp, #28]
 8011a7a:	f04f 3bff 	mov.w	fp, #4294967295
 8011a7e:	2200      	movs	r2, #0
 8011a80:	2312      	movs	r3, #18
 8011a82:	f8cd b00c 	str.w	fp, [sp, #12]
 8011a86:	920c      	str	r2, [sp, #48]	@ 0x30
 8011a88:	e7db      	b.n	8011a42 <_dtoa_r+0x252>
 8011a8a:	2301      	movs	r3, #1
 8011a8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011a8e:	e7f4      	b.n	8011a7a <_dtoa_r+0x28a>
 8011a90:	f04f 0b01 	mov.w	fp, #1
 8011a94:	465b      	mov	r3, fp
 8011a96:	f8cd b00c 	str.w	fp, [sp, #12]
 8011a9a:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8011a9e:	e7d0      	b.n	8011a42 <_dtoa_r+0x252>
 8011aa0:	3101      	adds	r1, #1
 8011aa2:	0052      	lsls	r2, r2, #1
 8011aa4:	e7d1      	b.n	8011a4a <_dtoa_r+0x25a>
 8011aa6:	bf00      	nop
 8011aa8:	636f4361 	.word	0x636f4361
 8011aac:	3fd287a7 	.word	0x3fd287a7
 8011ab0:	8b60c8b3 	.word	0x8b60c8b3
 8011ab4:	3fc68a28 	.word	0x3fc68a28
 8011ab8:	509f79fb 	.word	0x509f79fb
 8011abc:	3fd34413 	.word	0x3fd34413
 8011ac0:	08030baa 	.word	0x08030baa
 8011ac4:	08030bc1 	.word	0x08030bc1
 8011ac8:	7ff00000 	.word	0x7ff00000
 8011acc:	08030b3e 	.word	0x08030b3e
 8011ad0:	3ff80000 	.word	0x3ff80000
 8011ad4:	08030cd8 	.word	0x08030cd8
 8011ad8:	08030c19 	.word	0x08030c19
 8011adc:	08030ba6 	.word	0x08030ba6
 8011ae0:	08030b3d 	.word	0x08030b3d
 8011ae4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8011ae8:	6018      	str	r0, [r3, #0]
 8011aea:	9b03      	ldr	r3, [sp, #12]
 8011aec:	2b0e      	cmp	r3, #14
 8011aee:	f200 80a1 	bhi.w	8011c34 <_dtoa_r+0x444>
 8011af2:	2c00      	cmp	r4, #0
 8011af4:	f000 809e 	beq.w	8011c34 <_dtoa_r+0x444>
 8011af8:	2f00      	cmp	r7, #0
 8011afa:	dd33      	ble.n	8011b64 <_dtoa_r+0x374>
 8011afc:	f007 020f 	and.w	r2, r7, #15
 8011b00:	4b9b      	ldr	r3, [pc, #620]	@ (8011d70 <_dtoa_r+0x580>)
 8011b02:	05f8      	lsls	r0, r7, #23
 8011b04:	ea4f 1427 	mov.w	r4, r7, asr #4
 8011b08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011b0c:	ed93 7b00 	vldr	d7, [r3]
 8011b10:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8011b14:	d516      	bpl.n	8011b44 <_dtoa_r+0x354>
 8011b16:	4b97      	ldr	r3, [pc, #604]	@ (8011d74 <_dtoa_r+0x584>)
 8011b18:	f004 040f 	and.w	r4, r4, #15
 8011b1c:	2603      	movs	r6, #3
 8011b1e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011b22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011b26:	f7ee fea1 	bl	800086c <__aeabi_ddiv>
 8011b2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011b2e:	4d91      	ldr	r5, [pc, #580]	@ (8011d74 <_dtoa_r+0x584>)
 8011b30:	b954      	cbnz	r4, 8011b48 <_dtoa_r+0x358>
 8011b32:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011b36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011b3a:	f7ee fe97 	bl	800086c <__aeabi_ddiv>
 8011b3e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011b42:	e028      	b.n	8011b96 <_dtoa_r+0x3a6>
 8011b44:	2602      	movs	r6, #2
 8011b46:	e7f2      	b.n	8011b2e <_dtoa_r+0x33e>
 8011b48:	07e1      	lsls	r1, r4, #31
 8011b4a:	d508      	bpl.n	8011b5e <_dtoa_r+0x36e>
 8011b4c:	3601      	adds	r6, #1
 8011b4e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011b52:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011b56:	f7ee fd5f 	bl	8000618 <__aeabi_dmul>
 8011b5a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011b5e:	1064      	asrs	r4, r4, #1
 8011b60:	3508      	adds	r5, #8
 8011b62:	e7e5      	b.n	8011b30 <_dtoa_r+0x340>
 8011b64:	f000 80af 	beq.w	8011cc6 <_dtoa_r+0x4d6>
 8011b68:	427c      	negs	r4, r7
 8011b6a:	4b81      	ldr	r3, [pc, #516]	@ (8011d70 <_dtoa_r+0x580>)
 8011b6c:	4d81      	ldr	r5, [pc, #516]	@ (8011d74 <_dtoa_r+0x584>)
 8011b6e:	2602      	movs	r6, #2
 8011b70:	f004 020f 	and.w	r2, r4, #15
 8011b74:	1124      	asrs	r4, r4, #4
 8011b76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011b7a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8011b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b82:	f7ee fd49 	bl	8000618 <__aeabi_dmul>
 8011b86:	2300      	movs	r3, #0
 8011b88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011b8c:	2c00      	cmp	r4, #0
 8011b8e:	f040 808f 	bne.w	8011cb0 <_dtoa_r+0x4c0>
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d1d3      	bne.n	8011b3e <_dtoa_r+0x34e>
 8011b96:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011b98:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	f000 8094 	beq.w	8011cca <_dtoa_r+0x4da>
 8011ba2:	2200      	movs	r2, #0
 8011ba4:	4b74      	ldr	r3, [pc, #464]	@ (8011d78 <_dtoa_r+0x588>)
 8011ba6:	4620      	mov	r0, r4
 8011ba8:	4629      	mov	r1, r5
 8011baa:	f7ee ffa7 	bl	8000afc <__aeabi_dcmplt>
 8011bae:	2800      	cmp	r0, #0
 8011bb0:	f000 808b 	beq.w	8011cca <_dtoa_r+0x4da>
 8011bb4:	9b03      	ldr	r3, [sp, #12]
 8011bb6:	2b00      	cmp	r3, #0
 8011bb8:	f000 8087 	beq.w	8011cca <_dtoa_r+0x4da>
 8011bbc:	f1bb 0f00 	cmp.w	fp, #0
 8011bc0:	dd34      	ble.n	8011c2c <_dtoa_r+0x43c>
 8011bc2:	4620      	mov	r0, r4
 8011bc4:	f107 38ff 	add.w	r8, r7, #4294967295
 8011bc8:	3601      	adds	r6, #1
 8011bca:	465c      	mov	r4, fp
 8011bcc:	2200      	movs	r2, #0
 8011bce:	4b6b      	ldr	r3, [pc, #428]	@ (8011d7c <_dtoa_r+0x58c>)
 8011bd0:	4629      	mov	r1, r5
 8011bd2:	f7ee fd21 	bl	8000618 <__aeabi_dmul>
 8011bd6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011bda:	4630      	mov	r0, r6
 8011bdc:	f7ee fcb2 	bl	8000544 <__aeabi_i2d>
 8011be0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011be4:	f7ee fd18 	bl	8000618 <__aeabi_dmul>
 8011be8:	2200      	movs	r2, #0
 8011bea:	4b65      	ldr	r3, [pc, #404]	@ (8011d80 <_dtoa_r+0x590>)
 8011bec:	f7ee fb5e 	bl	80002ac <__adddf3>
 8011bf0:	4605      	mov	r5, r0
 8011bf2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8011bf6:	2c00      	cmp	r4, #0
 8011bf8:	d16a      	bne.n	8011cd0 <_dtoa_r+0x4e0>
 8011bfa:	2200      	movs	r2, #0
 8011bfc:	4b61      	ldr	r3, [pc, #388]	@ (8011d84 <_dtoa_r+0x594>)
 8011bfe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011c02:	f7ee fb51 	bl	80002a8 <__aeabi_dsub>
 8011c06:	4602      	mov	r2, r0
 8011c08:	460b      	mov	r3, r1
 8011c0a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011c0e:	462a      	mov	r2, r5
 8011c10:	4633      	mov	r3, r6
 8011c12:	f7ee ff91 	bl	8000b38 <__aeabi_dcmpgt>
 8011c16:	2800      	cmp	r0, #0
 8011c18:	f040 8298 	bne.w	801214c <_dtoa_r+0x95c>
 8011c1c:	462a      	mov	r2, r5
 8011c1e:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8011c22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011c26:	f7ee ff69 	bl	8000afc <__aeabi_dcmplt>
 8011c2a:	bb38      	cbnz	r0, 8011c7c <_dtoa_r+0x48c>
 8011c2c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8011c30:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8011c34:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	f2c0 8157 	blt.w	8011eea <_dtoa_r+0x6fa>
 8011c3c:	2f0e      	cmp	r7, #14
 8011c3e:	f300 8154 	bgt.w	8011eea <_dtoa_r+0x6fa>
 8011c42:	4b4b      	ldr	r3, [pc, #300]	@ (8011d70 <_dtoa_r+0x580>)
 8011c44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8011c48:	ed93 7b00 	vldr	d7, [r3]
 8011c4c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	ed8d 7b00 	vstr	d7, [sp]
 8011c54:	f280 80e5 	bge.w	8011e22 <_dtoa_r+0x632>
 8011c58:	9b03      	ldr	r3, [sp, #12]
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	f300 80e1 	bgt.w	8011e22 <_dtoa_r+0x632>
 8011c60:	d10c      	bne.n	8011c7c <_dtoa_r+0x48c>
 8011c62:	2200      	movs	r2, #0
 8011c64:	4b47      	ldr	r3, [pc, #284]	@ (8011d84 <_dtoa_r+0x594>)
 8011c66:	ec51 0b17 	vmov	r0, r1, d7
 8011c6a:	f7ee fcd5 	bl	8000618 <__aeabi_dmul>
 8011c6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011c72:	f7ee ff57 	bl	8000b24 <__aeabi_dcmpge>
 8011c76:	2800      	cmp	r0, #0
 8011c78:	f000 8266 	beq.w	8012148 <_dtoa_r+0x958>
 8011c7c:	2400      	movs	r4, #0
 8011c7e:	4625      	mov	r5, r4
 8011c80:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011c82:	4656      	mov	r6, sl
 8011c84:	ea6f 0803 	mvn.w	r8, r3
 8011c88:	2700      	movs	r7, #0
 8011c8a:	4621      	mov	r1, r4
 8011c8c:	4648      	mov	r0, r9
 8011c8e:	f000 fc0b 	bl	80124a8 <_Bfree>
 8011c92:	2d00      	cmp	r5, #0
 8011c94:	f000 80bd 	beq.w	8011e12 <_dtoa_r+0x622>
 8011c98:	b12f      	cbz	r7, 8011ca6 <_dtoa_r+0x4b6>
 8011c9a:	42af      	cmp	r7, r5
 8011c9c:	d003      	beq.n	8011ca6 <_dtoa_r+0x4b6>
 8011c9e:	4639      	mov	r1, r7
 8011ca0:	4648      	mov	r0, r9
 8011ca2:	f000 fc01 	bl	80124a8 <_Bfree>
 8011ca6:	4629      	mov	r1, r5
 8011ca8:	4648      	mov	r0, r9
 8011caa:	f000 fbfd 	bl	80124a8 <_Bfree>
 8011cae:	e0b0      	b.n	8011e12 <_dtoa_r+0x622>
 8011cb0:	07e2      	lsls	r2, r4, #31
 8011cb2:	d505      	bpl.n	8011cc0 <_dtoa_r+0x4d0>
 8011cb4:	3601      	adds	r6, #1
 8011cb6:	e9d5 2300 	ldrd	r2, r3, [r5]
 8011cba:	f7ee fcad 	bl	8000618 <__aeabi_dmul>
 8011cbe:	2301      	movs	r3, #1
 8011cc0:	1064      	asrs	r4, r4, #1
 8011cc2:	3508      	adds	r5, #8
 8011cc4:	e762      	b.n	8011b8c <_dtoa_r+0x39c>
 8011cc6:	2602      	movs	r6, #2
 8011cc8:	e765      	b.n	8011b96 <_dtoa_r+0x3a6>
 8011cca:	46b8      	mov	r8, r7
 8011ccc:	9c03      	ldr	r4, [sp, #12]
 8011cce:	e784      	b.n	8011bda <_dtoa_r+0x3ea>
 8011cd0:	4b27      	ldr	r3, [pc, #156]	@ (8011d70 <_dtoa_r+0x580>)
 8011cd2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011cd4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011cd8:	4454      	add	r4, sl
 8011cda:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011cde:	2900      	cmp	r1, #0
 8011ce0:	d054      	beq.n	8011d8c <_dtoa_r+0x59c>
 8011ce2:	2000      	movs	r0, #0
 8011ce4:	4928      	ldr	r1, [pc, #160]	@ (8011d88 <_dtoa_r+0x598>)
 8011ce6:	f7ee fdc1 	bl	800086c <__aeabi_ddiv>
 8011cea:	4633      	mov	r3, r6
 8011cec:	4656      	mov	r6, sl
 8011cee:	462a      	mov	r2, r5
 8011cf0:	f7ee fada 	bl	80002a8 <__aeabi_dsub>
 8011cf4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011cf8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011cfc:	f7ee ff3c 	bl	8000b78 <__aeabi_d2iz>
 8011d00:	4605      	mov	r5, r0
 8011d02:	f7ee fc1f 	bl	8000544 <__aeabi_i2d>
 8011d06:	4602      	mov	r2, r0
 8011d08:	460b      	mov	r3, r1
 8011d0a:	3530      	adds	r5, #48	@ 0x30
 8011d0c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d10:	f7ee faca 	bl	80002a8 <__aeabi_dsub>
 8011d14:	4602      	mov	r2, r0
 8011d16:	460b      	mov	r3, r1
 8011d18:	f806 5b01 	strb.w	r5, [r6], #1
 8011d1c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011d20:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011d24:	f7ee feea 	bl	8000afc <__aeabi_dcmplt>
 8011d28:	2800      	cmp	r0, #0
 8011d2a:	d172      	bne.n	8011e12 <_dtoa_r+0x622>
 8011d2c:	2000      	movs	r0, #0
 8011d2e:	4912      	ldr	r1, [pc, #72]	@ (8011d78 <_dtoa_r+0x588>)
 8011d30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011d34:	f7ee fab8 	bl	80002a8 <__aeabi_dsub>
 8011d38:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011d3c:	f7ee fede 	bl	8000afc <__aeabi_dcmplt>
 8011d40:	2800      	cmp	r0, #0
 8011d42:	f040 80b4 	bne.w	8011eae <_dtoa_r+0x6be>
 8011d46:	42a6      	cmp	r6, r4
 8011d48:	f43f af70 	beq.w	8011c2c <_dtoa_r+0x43c>
 8011d4c:	2200      	movs	r2, #0
 8011d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8011d7c <_dtoa_r+0x58c>)
 8011d50:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011d54:	f7ee fc60 	bl	8000618 <__aeabi_dmul>
 8011d58:	2200      	movs	r2, #0
 8011d5a:	4b08      	ldr	r3, [pc, #32]	@ (8011d7c <_dtoa_r+0x58c>)
 8011d5c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011d60:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011d64:	f7ee fc58 	bl	8000618 <__aeabi_dmul>
 8011d68:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011d6c:	e7c4      	b.n	8011cf8 <_dtoa_r+0x508>
 8011d6e:	bf00      	nop
 8011d70:	08030cd8 	.word	0x08030cd8
 8011d74:	08030cb0 	.word	0x08030cb0
 8011d78:	3ff00000 	.word	0x3ff00000
 8011d7c:	40240000 	.word	0x40240000
 8011d80:	401c0000 	.word	0x401c0000
 8011d84:	40140000 	.word	0x40140000
 8011d88:	3fe00000 	.word	0x3fe00000
 8011d8c:	4631      	mov	r1, r6
 8011d8e:	4656      	mov	r6, sl
 8011d90:	4628      	mov	r0, r5
 8011d92:	f7ee fc41 	bl	8000618 <__aeabi_dmul>
 8011d96:	9413      	str	r4, [sp, #76]	@ 0x4c
 8011d98:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8011d9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011da0:	f7ee feea 	bl	8000b78 <__aeabi_d2iz>
 8011da4:	4605      	mov	r5, r0
 8011da6:	f7ee fbcd 	bl	8000544 <__aeabi_i2d>
 8011daa:	4602      	mov	r2, r0
 8011dac:	3530      	adds	r5, #48	@ 0x30
 8011dae:	460b      	mov	r3, r1
 8011db0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011db4:	f7ee fa78 	bl	80002a8 <__aeabi_dsub>
 8011db8:	f806 5b01 	strb.w	r5, [r6], #1
 8011dbc:	4602      	mov	r2, r0
 8011dbe:	460b      	mov	r3, r1
 8011dc0:	42a6      	cmp	r6, r4
 8011dc2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8011dc6:	f04f 0200 	mov.w	r2, #0
 8011dca:	d124      	bne.n	8011e16 <_dtoa_r+0x626>
 8011dcc:	4baf      	ldr	r3, [pc, #700]	@ (801208c <_dtoa_r+0x89c>)
 8011dce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8011dd2:	f7ee fa6b 	bl	80002ac <__adddf3>
 8011dd6:	4602      	mov	r2, r0
 8011dd8:	460b      	mov	r3, r1
 8011dda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011dde:	f7ee feab 	bl	8000b38 <__aeabi_dcmpgt>
 8011de2:	2800      	cmp	r0, #0
 8011de4:	d163      	bne.n	8011eae <_dtoa_r+0x6be>
 8011de6:	2000      	movs	r0, #0
 8011de8:	49a8      	ldr	r1, [pc, #672]	@ (801208c <_dtoa_r+0x89c>)
 8011dea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8011dee:	f7ee fa5b 	bl	80002a8 <__aeabi_dsub>
 8011df2:	4602      	mov	r2, r0
 8011df4:	460b      	mov	r3, r1
 8011df6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011dfa:	f7ee fe7f 	bl	8000afc <__aeabi_dcmplt>
 8011dfe:	2800      	cmp	r0, #0
 8011e00:	f43f af14 	beq.w	8011c2c <_dtoa_r+0x43c>
 8011e04:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8011e06:	1e73      	subs	r3, r6, #1
 8011e08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011e0a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8011e0e:	2b30      	cmp	r3, #48	@ 0x30
 8011e10:	d0f8      	beq.n	8011e04 <_dtoa_r+0x614>
 8011e12:	4647      	mov	r7, r8
 8011e14:	e03b      	b.n	8011e8e <_dtoa_r+0x69e>
 8011e16:	4b9e      	ldr	r3, [pc, #632]	@ (8012090 <_dtoa_r+0x8a0>)
 8011e18:	f7ee fbfe 	bl	8000618 <__aeabi_dmul>
 8011e1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011e20:	e7bc      	b.n	8011d9c <_dtoa_r+0x5ac>
 8011e22:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8011e26:	4656      	mov	r6, sl
 8011e28:	4620      	mov	r0, r4
 8011e2a:	4629      	mov	r1, r5
 8011e2c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011e30:	f7ee fd1c 	bl	800086c <__aeabi_ddiv>
 8011e34:	f7ee fea0 	bl	8000b78 <__aeabi_d2iz>
 8011e38:	4680      	mov	r8, r0
 8011e3a:	f7ee fb83 	bl	8000544 <__aeabi_i2d>
 8011e3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011e42:	f7ee fbe9 	bl	8000618 <__aeabi_dmul>
 8011e46:	4602      	mov	r2, r0
 8011e48:	4620      	mov	r0, r4
 8011e4a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8011e4e:	460b      	mov	r3, r1
 8011e50:	4629      	mov	r1, r5
 8011e52:	f7ee fa29 	bl	80002a8 <__aeabi_dsub>
 8011e56:	9d03      	ldr	r5, [sp, #12]
 8011e58:	f806 4b01 	strb.w	r4, [r6], #1
 8011e5c:	eba6 040a 	sub.w	r4, r6, sl
 8011e60:	4602      	mov	r2, r0
 8011e62:	460b      	mov	r3, r1
 8011e64:	42a5      	cmp	r5, r4
 8011e66:	d133      	bne.n	8011ed0 <_dtoa_r+0x6e0>
 8011e68:	f7ee fa20 	bl	80002ac <__adddf3>
 8011e6c:	4604      	mov	r4, r0
 8011e6e:	460d      	mov	r5, r1
 8011e70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011e74:	f7ee fe60 	bl	8000b38 <__aeabi_dcmpgt>
 8011e78:	b9c0      	cbnz	r0, 8011eac <_dtoa_r+0x6bc>
 8011e7a:	4620      	mov	r0, r4
 8011e7c:	4629      	mov	r1, r5
 8011e7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011e82:	f7ee fe31 	bl	8000ae8 <__aeabi_dcmpeq>
 8011e86:	b110      	cbz	r0, 8011e8e <_dtoa_r+0x69e>
 8011e88:	f018 0f01 	tst.w	r8, #1
 8011e8c:	d10e      	bne.n	8011eac <_dtoa_r+0x6bc>
 8011e8e:	9902      	ldr	r1, [sp, #8]
 8011e90:	4648      	mov	r0, r9
 8011e92:	f000 fb09 	bl	80124a8 <_Bfree>
 8011e96:	2300      	movs	r3, #0
 8011e98:	3701      	adds	r7, #1
 8011e9a:	7033      	strb	r3, [r6, #0]
 8011e9c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011e9e:	601f      	str	r7, [r3, #0]
 8011ea0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	f000 824c 	beq.w	8012340 <_dtoa_r+0xb50>
 8011ea8:	601e      	str	r6, [r3, #0]
 8011eaa:	e249      	b.n	8012340 <_dtoa_r+0xb50>
 8011eac:	46b8      	mov	r8, r7
 8011eae:	4633      	mov	r3, r6
 8011eb0:	461e      	mov	r6, r3
 8011eb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8011eb6:	2a39      	cmp	r2, #57	@ 0x39
 8011eb8:	d106      	bne.n	8011ec8 <_dtoa_r+0x6d8>
 8011eba:	459a      	cmp	sl, r3
 8011ebc:	d1f8      	bne.n	8011eb0 <_dtoa_r+0x6c0>
 8011ebe:	2230      	movs	r2, #48	@ 0x30
 8011ec0:	f108 0801 	add.w	r8, r8, #1
 8011ec4:	f88a 2000 	strb.w	r2, [sl]
 8011ec8:	781a      	ldrb	r2, [r3, #0]
 8011eca:	3201      	adds	r2, #1
 8011ecc:	701a      	strb	r2, [r3, #0]
 8011ece:	e7a0      	b.n	8011e12 <_dtoa_r+0x622>
 8011ed0:	2200      	movs	r2, #0
 8011ed2:	4b6f      	ldr	r3, [pc, #444]	@ (8012090 <_dtoa_r+0x8a0>)
 8011ed4:	f7ee fba0 	bl	8000618 <__aeabi_dmul>
 8011ed8:	2200      	movs	r2, #0
 8011eda:	2300      	movs	r3, #0
 8011edc:	4604      	mov	r4, r0
 8011ede:	460d      	mov	r5, r1
 8011ee0:	f7ee fe02 	bl	8000ae8 <__aeabi_dcmpeq>
 8011ee4:	2800      	cmp	r0, #0
 8011ee6:	d09f      	beq.n	8011e28 <_dtoa_r+0x638>
 8011ee8:	e7d1      	b.n	8011e8e <_dtoa_r+0x69e>
 8011eea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011eec:	2a00      	cmp	r2, #0
 8011eee:	f000 80ea 	beq.w	80120c6 <_dtoa_r+0x8d6>
 8011ef2:	9a07      	ldr	r2, [sp, #28]
 8011ef4:	2a01      	cmp	r2, #1
 8011ef6:	f300 80cd 	bgt.w	8012094 <_dtoa_r+0x8a4>
 8011efa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8011efc:	2a00      	cmp	r2, #0
 8011efe:	f000 80c1 	beq.w	8012084 <_dtoa_r+0x894>
 8011f02:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8011f06:	9c08      	ldr	r4, [sp, #32]
 8011f08:	9e00      	ldr	r6, [sp, #0]
 8011f0a:	9a00      	ldr	r2, [sp, #0]
 8011f0c:	2101      	movs	r1, #1
 8011f0e:	4648      	mov	r0, r9
 8011f10:	441a      	add	r2, r3
 8011f12:	9200      	str	r2, [sp, #0]
 8011f14:	9a06      	ldr	r2, [sp, #24]
 8011f16:	441a      	add	r2, r3
 8011f18:	9206      	str	r2, [sp, #24]
 8011f1a:	f000 fb7b 	bl	8012614 <__i2b>
 8011f1e:	4605      	mov	r5, r0
 8011f20:	b166      	cbz	r6, 8011f3c <_dtoa_r+0x74c>
 8011f22:	9b06      	ldr	r3, [sp, #24]
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	dd09      	ble.n	8011f3c <_dtoa_r+0x74c>
 8011f28:	42b3      	cmp	r3, r6
 8011f2a:	9a00      	ldr	r2, [sp, #0]
 8011f2c:	bfa8      	it	ge
 8011f2e:	4633      	movge	r3, r6
 8011f30:	1ad2      	subs	r2, r2, r3
 8011f32:	1af6      	subs	r6, r6, r3
 8011f34:	9200      	str	r2, [sp, #0]
 8011f36:	9a06      	ldr	r2, [sp, #24]
 8011f38:	1ad3      	subs	r3, r2, r3
 8011f3a:	9306      	str	r3, [sp, #24]
 8011f3c:	9b08      	ldr	r3, [sp, #32]
 8011f3e:	b30b      	cbz	r3, 8011f84 <_dtoa_r+0x794>
 8011f40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	f000 80c6 	beq.w	80120d4 <_dtoa_r+0x8e4>
 8011f48:	2c00      	cmp	r4, #0
 8011f4a:	f000 80c0 	beq.w	80120ce <_dtoa_r+0x8de>
 8011f4e:	4629      	mov	r1, r5
 8011f50:	4622      	mov	r2, r4
 8011f52:	4648      	mov	r0, r9
 8011f54:	f000 fc18 	bl	8012788 <__pow5mult>
 8011f58:	9a02      	ldr	r2, [sp, #8]
 8011f5a:	4601      	mov	r1, r0
 8011f5c:	4605      	mov	r5, r0
 8011f5e:	4648      	mov	r0, r9
 8011f60:	f000 fb6e 	bl	8012640 <__multiply>
 8011f64:	9902      	ldr	r1, [sp, #8]
 8011f66:	4680      	mov	r8, r0
 8011f68:	4648      	mov	r0, r9
 8011f6a:	f000 fa9d 	bl	80124a8 <_Bfree>
 8011f6e:	9b08      	ldr	r3, [sp, #32]
 8011f70:	1b1b      	subs	r3, r3, r4
 8011f72:	9308      	str	r3, [sp, #32]
 8011f74:	f000 80b1 	beq.w	80120da <_dtoa_r+0x8ea>
 8011f78:	9a08      	ldr	r2, [sp, #32]
 8011f7a:	4641      	mov	r1, r8
 8011f7c:	4648      	mov	r0, r9
 8011f7e:	f000 fc03 	bl	8012788 <__pow5mult>
 8011f82:	9002      	str	r0, [sp, #8]
 8011f84:	2101      	movs	r1, #1
 8011f86:	4648      	mov	r0, r9
 8011f88:	f000 fb44 	bl	8012614 <__i2b>
 8011f8c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011f8e:	4604      	mov	r4, r0
 8011f90:	2b00      	cmp	r3, #0
 8011f92:	f000 81d9 	beq.w	8012348 <_dtoa_r+0xb58>
 8011f96:	461a      	mov	r2, r3
 8011f98:	4601      	mov	r1, r0
 8011f9a:	4648      	mov	r0, r9
 8011f9c:	f000 fbf4 	bl	8012788 <__pow5mult>
 8011fa0:	9b07      	ldr	r3, [sp, #28]
 8011fa2:	4604      	mov	r4, r0
 8011fa4:	2b01      	cmp	r3, #1
 8011fa6:	f300 809f 	bgt.w	80120e8 <_dtoa_r+0x8f8>
 8011faa:	9b04      	ldr	r3, [sp, #16]
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	f040 8097 	bne.w	80120e0 <_dtoa_r+0x8f0>
 8011fb2:	9b05      	ldr	r3, [sp, #20]
 8011fb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	f040 8093 	bne.w	80120e4 <_dtoa_r+0x8f4>
 8011fbe:	9b05      	ldr	r3, [sp, #20]
 8011fc0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8011fc4:	0d1b      	lsrs	r3, r3, #20
 8011fc6:	051b      	lsls	r3, r3, #20
 8011fc8:	b133      	cbz	r3, 8011fd8 <_dtoa_r+0x7e8>
 8011fca:	9b00      	ldr	r3, [sp, #0]
 8011fcc:	3301      	adds	r3, #1
 8011fce:	9300      	str	r3, [sp, #0]
 8011fd0:	9b06      	ldr	r3, [sp, #24]
 8011fd2:	3301      	adds	r3, #1
 8011fd4:	9306      	str	r3, [sp, #24]
 8011fd6:	2301      	movs	r3, #1
 8011fd8:	9308      	str	r3, [sp, #32]
 8011fda:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011fdc:	2b00      	cmp	r3, #0
 8011fde:	f000 81b9 	beq.w	8012354 <_dtoa_r+0xb64>
 8011fe2:	6923      	ldr	r3, [r4, #16]
 8011fe4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8011fe8:	6918      	ldr	r0, [r3, #16]
 8011fea:	f000 fac7 	bl	801257c <__hi0bits>
 8011fee:	f1c0 0020 	rsb	r0, r0, #32
 8011ff2:	9b06      	ldr	r3, [sp, #24]
 8011ff4:	4418      	add	r0, r3
 8011ff6:	f010 001f 	ands.w	r0, r0, #31
 8011ffa:	f000 8082 	beq.w	8012102 <_dtoa_r+0x912>
 8011ffe:	f1c0 0320 	rsb	r3, r0, #32
 8012002:	2b04      	cmp	r3, #4
 8012004:	dd73      	ble.n	80120ee <_dtoa_r+0x8fe>
 8012006:	f1c0 001c 	rsb	r0, r0, #28
 801200a:	9b00      	ldr	r3, [sp, #0]
 801200c:	4403      	add	r3, r0
 801200e:	4406      	add	r6, r0
 8012010:	9300      	str	r3, [sp, #0]
 8012012:	9b06      	ldr	r3, [sp, #24]
 8012014:	4403      	add	r3, r0
 8012016:	9306      	str	r3, [sp, #24]
 8012018:	9b00      	ldr	r3, [sp, #0]
 801201a:	2b00      	cmp	r3, #0
 801201c:	dd05      	ble.n	801202a <_dtoa_r+0x83a>
 801201e:	461a      	mov	r2, r3
 8012020:	9902      	ldr	r1, [sp, #8]
 8012022:	4648      	mov	r0, r9
 8012024:	f000 fc0a 	bl	801283c <__lshift>
 8012028:	9002      	str	r0, [sp, #8]
 801202a:	9b06      	ldr	r3, [sp, #24]
 801202c:	2b00      	cmp	r3, #0
 801202e:	dd05      	ble.n	801203c <_dtoa_r+0x84c>
 8012030:	4621      	mov	r1, r4
 8012032:	461a      	mov	r2, r3
 8012034:	4648      	mov	r0, r9
 8012036:	f000 fc01 	bl	801283c <__lshift>
 801203a:	4604      	mov	r4, r0
 801203c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801203e:	2b00      	cmp	r3, #0
 8012040:	d061      	beq.n	8012106 <_dtoa_r+0x916>
 8012042:	4621      	mov	r1, r4
 8012044:	9802      	ldr	r0, [sp, #8]
 8012046:	f000 fc65 	bl	8012914 <__mcmp>
 801204a:	2800      	cmp	r0, #0
 801204c:	da5b      	bge.n	8012106 <_dtoa_r+0x916>
 801204e:	2300      	movs	r3, #0
 8012050:	220a      	movs	r2, #10
 8012052:	9902      	ldr	r1, [sp, #8]
 8012054:	4648      	mov	r0, r9
 8012056:	f000 fa49 	bl	80124ec <__multadd>
 801205a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801205c:	f107 38ff 	add.w	r8, r7, #4294967295
 8012060:	9002      	str	r0, [sp, #8]
 8012062:	2b00      	cmp	r3, #0
 8012064:	f000 8178 	beq.w	8012358 <_dtoa_r+0xb68>
 8012068:	4629      	mov	r1, r5
 801206a:	2300      	movs	r3, #0
 801206c:	220a      	movs	r2, #10
 801206e:	4648      	mov	r0, r9
 8012070:	f000 fa3c 	bl	80124ec <__multadd>
 8012074:	f1bb 0f00 	cmp.w	fp, #0
 8012078:	4605      	mov	r5, r0
 801207a:	dc6f      	bgt.n	801215c <_dtoa_r+0x96c>
 801207c:	9b07      	ldr	r3, [sp, #28]
 801207e:	2b02      	cmp	r3, #2
 8012080:	dc49      	bgt.n	8012116 <_dtoa_r+0x926>
 8012082:	e06b      	b.n	801215c <_dtoa_r+0x96c>
 8012084:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012086:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801208a:	e73c      	b.n	8011f06 <_dtoa_r+0x716>
 801208c:	3fe00000 	.word	0x3fe00000
 8012090:	40240000 	.word	0x40240000
 8012094:	9b03      	ldr	r3, [sp, #12]
 8012096:	1e5c      	subs	r4, r3, #1
 8012098:	9b08      	ldr	r3, [sp, #32]
 801209a:	42a3      	cmp	r3, r4
 801209c:	db09      	blt.n	80120b2 <_dtoa_r+0x8c2>
 801209e:	1b1c      	subs	r4, r3, r4
 80120a0:	9b03      	ldr	r3, [sp, #12]
 80120a2:	2b00      	cmp	r3, #0
 80120a4:	f6bf af30 	bge.w	8011f08 <_dtoa_r+0x718>
 80120a8:	9b00      	ldr	r3, [sp, #0]
 80120aa:	9a03      	ldr	r2, [sp, #12]
 80120ac:	1a9e      	subs	r6, r3, r2
 80120ae:	2300      	movs	r3, #0
 80120b0:	e72b      	b.n	8011f0a <_dtoa_r+0x71a>
 80120b2:	9b08      	ldr	r3, [sp, #32]
 80120b4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80120b6:	1ae3      	subs	r3, r4, r3
 80120b8:	9408      	str	r4, [sp, #32]
 80120ba:	9e00      	ldr	r6, [sp, #0]
 80120bc:	2400      	movs	r4, #0
 80120be:	441a      	add	r2, r3
 80120c0:	9b03      	ldr	r3, [sp, #12]
 80120c2:	920d      	str	r2, [sp, #52]	@ 0x34
 80120c4:	e721      	b.n	8011f0a <_dtoa_r+0x71a>
 80120c6:	9c08      	ldr	r4, [sp, #32]
 80120c8:	9e00      	ldr	r6, [sp, #0]
 80120ca:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80120cc:	e728      	b.n	8011f20 <_dtoa_r+0x730>
 80120ce:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80120d2:	e751      	b.n	8011f78 <_dtoa_r+0x788>
 80120d4:	9a08      	ldr	r2, [sp, #32]
 80120d6:	9902      	ldr	r1, [sp, #8]
 80120d8:	e750      	b.n	8011f7c <_dtoa_r+0x78c>
 80120da:	f8cd 8008 	str.w	r8, [sp, #8]
 80120de:	e751      	b.n	8011f84 <_dtoa_r+0x794>
 80120e0:	2300      	movs	r3, #0
 80120e2:	e779      	b.n	8011fd8 <_dtoa_r+0x7e8>
 80120e4:	9b04      	ldr	r3, [sp, #16]
 80120e6:	e777      	b.n	8011fd8 <_dtoa_r+0x7e8>
 80120e8:	2300      	movs	r3, #0
 80120ea:	9308      	str	r3, [sp, #32]
 80120ec:	e779      	b.n	8011fe2 <_dtoa_r+0x7f2>
 80120ee:	d093      	beq.n	8012018 <_dtoa_r+0x828>
 80120f0:	331c      	adds	r3, #28
 80120f2:	9a00      	ldr	r2, [sp, #0]
 80120f4:	441a      	add	r2, r3
 80120f6:	441e      	add	r6, r3
 80120f8:	9200      	str	r2, [sp, #0]
 80120fa:	9a06      	ldr	r2, [sp, #24]
 80120fc:	441a      	add	r2, r3
 80120fe:	9206      	str	r2, [sp, #24]
 8012100:	e78a      	b.n	8012018 <_dtoa_r+0x828>
 8012102:	4603      	mov	r3, r0
 8012104:	e7f4      	b.n	80120f0 <_dtoa_r+0x900>
 8012106:	9b03      	ldr	r3, [sp, #12]
 8012108:	46b8      	mov	r8, r7
 801210a:	2b00      	cmp	r3, #0
 801210c:	dc20      	bgt.n	8012150 <_dtoa_r+0x960>
 801210e:	469b      	mov	fp, r3
 8012110:	9b07      	ldr	r3, [sp, #28]
 8012112:	2b02      	cmp	r3, #2
 8012114:	dd1e      	ble.n	8012154 <_dtoa_r+0x964>
 8012116:	f1bb 0f00 	cmp.w	fp, #0
 801211a:	f47f adb1 	bne.w	8011c80 <_dtoa_r+0x490>
 801211e:	4621      	mov	r1, r4
 8012120:	465b      	mov	r3, fp
 8012122:	2205      	movs	r2, #5
 8012124:	4648      	mov	r0, r9
 8012126:	f000 f9e1 	bl	80124ec <__multadd>
 801212a:	4601      	mov	r1, r0
 801212c:	4604      	mov	r4, r0
 801212e:	9802      	ldr	r0, [sp, #8]
 8012130:	f000 fbf0 	bl	8012914 <__mcmp>
 8012134:	2800      	cmp	r0, #0
 8012136:	f77f ada3 	ble.w	8011c80 <_dtoa_r+0x490>
 801213a:	4656      	mov	r6, sl
 801213c:	2331      	movs	r3, #49	@ 0x31
 801213e:	f108 0801 	add.w	r8, r8, #1
 8012142:	f806 3b01 	strb.w	r3, [r6], #1
 8012146:	e59f      	b.n	8011c88 <_dtoa_r+0x498>
 8012148:	46b8      	mov	r8, r7
 801214a:	9c03      	ldr	r4, [sp, #12]
 801214c:	4625      	mov	r5, r4
 801214e:	e7f4      	b.n	801213a <_dtoa_r+0x94a>
 8012150:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012156:	2b00      	cmp	r3, #0
 8012158:	f000 8102 	beq.w	8012360 <_dtoa_r+0xb70>
 801215c:	2e00      	cmp	r6, #0
 801215e:	dd05      	ble.n	801216c <_dtoa_r+0x97c>
 8012160:	4629      	mov	r1, r5
 8012162:	4632      	mov	r2, r6
 8012164:	4648      	mov	r0, r9
 8012166:	f000 fb69 	bl	801283c <__lshift>
 801216a:	4605      	mov	r5, r0
 801216c:	9b08      	ldr	r3, [sp, #32]
 801216e:	2b00      	cmp	r3, #0
 8012170:	d05c      	beq.n	801222c <_dtoa_r+0xa3c>
 8012172:	6869      	ldr	r1, [r5, #4]
 8012174:	4648      	mov	r0, r9
 8012176:	f000 f957 	bl	8012428 <_Balloc>
 801217a:	4606      	mov	r6, r0
 801217c:	b928      	cbnz	r0, 801218a <_dtoa_r+0x99a>
 801217e:	4b83      	ldr	r3, [pc, #524]	@ (801238c <_dtoa_r+0xb9c>)
 8012180:	4602      	mov	r2, r0
 8012182:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012186:	f7ff bb4a 	b.w	801181e <_dtoa_r+0x2e>
 801218a:	692a      	ldr	r2, [r5, #16]
 801218c:	f105 010c 	add.w	r1, r5, #12
 8012190:	300c      	adds	r0, #12
 8012192:	3202      	adds	r2, #2
 8012194:	0092      	lsls	r2, r2, #2
 8012196:	f7ff fa72 	bl	801167e <memcpy>
 801219a:	2201      	movs	r2, #1
 801219c:	4631      	mov	r1, r6
 801219e:	4648      	mov	r0, r9
 80121a0:	f000 fb4c 	bl	801283c <__lshift>
 80121a4:	f10a 0301 	add.w	r3, sl, #1
 80121a8:	462f      	mov	r7, r5
 80121aa:	4605      	mov	r5, r0
 80121ac:	9300      	str	r3, [sp, #0]
 80121ae:	eb0a 030b 	add.w	r3, sl, fp
 80121b2:	9308      	str	r3, [sp, #32]
 80121b4:	9b04      	ldr	r3, [sp, #16]
 80121b6:	f003 0301 	and.w	r3, r3, #1
 80121ba:	9306      	str	r3, [sp, #24]
 80121bc:	9b00      	ldr	r3, [sp, #0]
 80121be:	4621      	mov	r1, r4
 80121c0:	9802      	ldr	r0, [sp, #8]
 80121c2:	f103 3bff 	add.w	fp, r3, #4294967295
 80121c6:	f7ff fa85 	bl	80116d4 <quorem>
 80121ca:	4603      	mov	r3, r0
 80121cc:	4639      	mov	r1, r7
 80121ce:	9003      	str	r0, [sp, #12]
 80121d0:	3330      	adds	r3, #48	@ 0x30
 80121d2:	9802      	ldr	r0, [sp, #8]
 80121d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80121d6:	f000 fb9d 	bl	8012914 <__mcmp>
 80121da:	462a      	mov	r2, r5
 80121dc:	9004      	str	r0, [sp, #16]
 80121de:	4621      	mov	r1, r4
 80121e0:	4648      	mov	r0, r9
 80121e2:	f000 fbb3 	bl	801294c <__mdiff>
 80121e6:	68c2      	ldr	r2, [r0, #12]
 80121e8:	4606      	mov	r6, r0
 80121ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121ec:	bb02      	cbnz	r2, 8012230 <_dtoa_r+0xa40>
 80121ee:	4601      	mov	r1, r0
 80121f0:	9802      	ldr	r0, [sp, #8]
 80121f2:	f000 fb8f 	bl	8012914 <__mcmp>
 80121f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80121f8:	4602      	mov	r2, r0
 80121fa:	4631      	mov	r1, r6
 80121fc:	4648      	mov	r0, r9
 80121fe:	920c      	str	r2, [sp, #48]	@ 0x30
 8012200:	9309      	str	r3, [sp, #36]	@ 0x24
 8012202:	f000 f951 	bl	80124a8 <_Bfree>
 8012206:	9b07      	ldr	r3, [sp, #28]
 8012208:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801220a:	9e00      	ldr	r6, [sp, #0]
 801220c:	ea42 0103 	orr.w	r1, r2, r3
 8012210:	9b06      	ldr	r3, [sp, #24]
 8012212:	4319      	orrs	r1, r3
 8012214:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012216:	d10d      	bne.n	8012234 <_dtoa_r+0xa44>
 8012218:	2b39      	cmp	r3, #57	@ 0x39
 801221a:	d027      	beq.n	801226c <_dtoa_r+0xa7c>
 801221c:	9a04      	ldr	r2, [sp, #16]
 801221e:	2a00      	cmp	r2, #0
 8012220:	dd01      	ble.n	8012226 <_dtoa_r+0xa36>
 8012222:	9b03      	ldr	r3, [sp, #12]
 8012224:	3331      	adds	r3, #49	@ 0x31
 8012226:	f88b 3000 	strb.w	r3, [fp]
 801222a:	e52e      	b.n	8011c8a <_dtoa_r+0x49a>
 801222c:	4628      	mov	r0, r5
 801222e:	e7b9      	b.n	80121a4 <_dtoa_r+0x9b4>
 8012230:	2201      	movs	r2, #1
 8012232:	e7e2      	b.n	80121fa <_dtoa_r+0xa0a>
 8012234:	9904      	ldr	r1, [sp, #16]
 8012236:	2900      	cmp	r1, #0
 8012238:	db04      	blt.n	8012244 <_dtoa_r+0xa54>
 801223a:	9807      	ldr	r0, [sp, #28]
 801223c:	4301      	orrs	r1, r0
 801223e:	9806      	ldr	r0, [sp, #24]
 8012240:	4301      	orrs	r1, r0
 8012242:	d120      	bne.n	8012286 <_dtoa_r+0xa96>
 8012244:	2a00      	cmp	r2, #0
 8012246:	ddee      	ble.n	8012226 <_dtoa_r+0xa36>
 8012248:	2201      	movs	r2, #1
 801224a:	9902      	ldr	r1, [sp, #8]
 801224c:	4648      	mov	r0, r9
 801224e:	9300      	str	r3, [sp, #0]
 8012250:	f000 faf4 	bl	801283c <__lshift>
 8012254:	4621      	mov	r1, r4
 8012256:	9002      	str	r0, [sp, #8]
 8012258:	f000 fb5c 	bl	8012914 <__mcmp>
 801225c:	2800      	cmp	r0, #0
 801225e:	9b00      	ldr	r3, [sp, #0]
 8012260:	dc02      	bgt.n	8012268 <_dtoa_r+0xa78>
 8012262:	d1e0      	bne.n	8012226 <_dtoa_r+0xa36>
 8012264:	07da      	lsls	r2, r3, #31
 8012266:	d5de      	bpl.n	8012226 <_dtoa_r+0xa36>
 8012268:	2b39      	cmp	r3, #57	@ 0x39
 801226a:	d1da      	bne.n	8012222 <_dtoa_r+0xa32>
 801226c:	2339      	movs	r3, #57	@ 0x39
 801226e:	f88b 3000 	strb.w	r3, [fp]
 8012272:	4633      	mov	r3, r6
 8012274:	461e      	mov	r6, r3
 8012276:	3b01      	subs	r3, #1
 8012278:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801227c:	2a39      	cmp	r2, #57	@ 0x39
 801227e:	d04f      	beq.n	8012320 <_dtoa_r+0xb30>
 8012280:	3201      	adds	r2, #1
 8012282:	701a      	strb	r2, [r3, #0]
 8012284:	e501      	b.n	8011c8a <_dtoa_r+0x49a>
 8012286:	2a00      	cmp	r2, #0
 8012288:	dd03      	ble.n	8012292 <_dtoa_r+0xaa2>
 801228a:	2b39      	cmp	r3, #57	@ 0x39
 801228c:	d0ee      	beq.n	801226c <_dtoa_r+0xa7c>
 801228e:	3301      	adds	r3, #1
 8012290:	e7c9      	b.n	8012226 <_dtoa_r+0xa36>
 8012292:	9a00      	ldr	r2, [sp, #0]
 8012294:	9908      	ldr	r1, [sp, #32]
 8012296:	f802 3c01 	strb.w	r3, [r2, #-1]
 801229a:	428a      	cmp	r2, r1
 801229c:	d029      	beq.n	80122f2 <_dtoa_r+0xb02>
 801229e:	2300      	movs	r3, #0
 80122a0:	220a      	movs	r2, #10
 80122a2:	9902      	ldr	r1, [sp, #8]
 80122a4:	4648      	mov	r0, r9
 80122a6:	f000 f921 	bl	80124ec <__multadd>
 80122aa:	42af      	cmp	r7, r5
 80122ac:	9002      	str	r0, [sp, #8]
 80122ae:	f04f 0300 	mov.w	r3, #0
 80122b2:	f04f 020a 	mov.w	r2, #10
 80122b6:	4639      	mov	r1, r7
 80122b8:	4648      	mov	r0, r9
 80122ba:	d107      	bne.n	80122cc <_dtoa_r+0xadc>
 80122bc:	f000 f916 	bl	80124ec <__multadd>
 80122c0:	4607      	mov	r7, r0
 80122c2:	4605      	mov	r5, r0
 80122c4:	9b00      	ldr	r3, [sp, #0]
 80122c6:	3301      	adds	r3, #1
 80122c8:	9300      	str	r3, [sp, #0]
 80122ca:	e777      	b.n	80121bc <_dtoa_r+0x9cc>
 80122cc:	f000 f90e 	bl	80124ec <__multadd>
 80122d0:	4629      	mov	r1, r5
 80122d2:	4607      	mov	r7, r0
 80122d4:	2300      	movs	r3, #0
 80122d6:	220a      	movs	r2, #10
 80122d8:	4648      	mov	r0, r9
 80122da:	f000 f907 	bl	80124ec <__multadd>
 80122de:	4605      	mov	r5, r0
 80122e0:	e7f0      	b.n	80122c4 <_dtoa_r+0xad4>
 80122e2:	f1bb 0f00 	cmp.w	fp, #0
 80122e6:	f04f 0700 	mov.w	r7, #0
 80122ea:	bfcc      	ite	gt
 80122ec:	465e      	movgt	r6, fp
 80122ee:	2601      	movle	r6, #1
 80122f0:	4456      	add	r6, sl
 80122f2:	2201      	movs	r2, #1
 80122f4:	9902      	ldr	r1, [sp, #8]
 80122f6:	4648      	mov	r0, r9
 80122f8:	9300      	str	r3, [sp, #0]
 80122fa:	f000 fa9f 	bl	801283c <__lshift>
 80122fe:	4621      	mov	r1, r4
 8012300:	9002      	str	r0, [sp, #8]
 8012302:	f000 fb07 	bl	8012914 <__mcmp>
 8012306:	2800      	cmp	r0, #0
 8012308:	dcb3      	bgt.n	8012272 <_dtoa_r+0xa82>
 801230a:	d102      	bne.n	8012312 <_dtoa_r+0xb22>
 801230c:	9b00      	ldr	r3, [sp, #0]
 801230e:	07db      	lsls	r3, r3, #31
 8012310:	d4af      	bmi.n	8012272 <_dtoa_r+0xa82>
 8012312:	4633      	mov	r3, r6
 8012314:	461e      	mov	r6, r3
 8012316:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801231a:	2a30      	cmp	r2, #48	@ 0x30
 801231c:	d0fa      	beq.n	8012314 <_dtoa_r+0xb24>
 801231e:	e4b4      	b.n	8011c8a <_dtoa_r+0x49a>
 8012320:	459a      	cmp	sl, r3
 8012322:	d1a7      	bne.n	8012274 <_dtoa_r+0xa84>
 8012324:	2331      	movs	r3, #49	@ 0x31
 8012326:	f108 0801 	add.w	r8, r8, #1
 801232a:	f88a 3000 	strb.w	r3, [sl]
 801232e:	e4ac      	b.n	8011c8a <_dtoa_r+0x49a>
 8012330:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012332:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8012390 <_dtoa_r+0xba0>
 8012336:	b11b      	cbz	r3, 8012340 <_dtoa_r+0xb50>
 8012338:	f10a 0308 	add.w	r3, sl, #8
 801233c:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801233e:	6013      	str	r3, [r2, #0]
 8012340:	4650      	mov	r0, sl
 8012342:	b017      	add	sp, #92	@ 0x5c
 8012344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012348:	9b07      	ldr	r3, [sp, #28]
 801234a:	2b01      	cmp	r3, #1
 801234c:	f77f ae2d 	ble.w	8011faa <_dtoa_r+0x7ba>
 8012350:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012352:	9308      	str	r3, [sp, #32]
 8012354:	2001      	movs	r0, #1
 8012356:	e64c      	b.n	8011ff2 <_dtoa_r+0x802>
 8012358:	f1bb 0f00 	cmp.w	fp, #0
 801235c:	f77f aed8 	ble.w	8012110 <_dtoa_r+0x920>
 8012360:	4656      	mov	r6, sl
 8012362:	4621      	mov	r1, r4
 8012364:	9802      	ldr	r0, [sp, #8]
 8012366:	f7ff f9b5 	bl	80116d4 <quorem>
 801236a:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801236e:	f806 3b01 	strb.w	r3, [r6], #1
 8012372:	eba6 020a 	sub.w	r2, r6, sl
 8012376:	4593      	cmp	fp, r2
 8012378:	ddb3      	ble.n	80122e2 <_dtoa_r+0xaf2>
 801237a:	2300      	movs	r3, #0
 801237c:	220a      	movs	r2, #10
 801237e:	9902      	ldr	r1, [sp, #8]
 8012380:	4648      	mov	r0, r9
 8012382:	f000 f8b3 	bl	80124ec <__multadd>
 8012386:	9002      	str	r0, [sp, #8]
 8012388:	e7eb      	b.n	8012362 <_dtoa_r+0xb72>
 801238a:	bf00      	nop
 801238c:	08030c19 	.word	0x08030c19
 8012390:	08030b9d 	.word	0x08030b9d

08012394 <_free_r>:
 8012394:	b538      	push	{r3, r4, r5, lr}
 8012396:	4605      	mov	r5, r0
 8012398:	2900      	cmp	r1, #0
 801239a:	d041      	beq.n	8012420 <_free_r+0x8c>
 801239c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80123a0:	1f0c      	subs	r4, r1, #4
 80123a2:	2b00      	cmp	r3, #0
 80123a4:	bfb8      	it	lt
 80123a6:	18e4      	addlt	r4, r4, r3
 80123a8:	f7fe f9b8 	bl	801071c <__malloc_lock>
 80123ac:	4a1d      	ldr	r2, [pc, #116]	@ (8012424 <_free_r+0x90>)
 80123ae:	6813      	ldr	r3, [r2, #0]
 80123b0:	b933      	cbnz	r3, 80123c0 <_free_r+0x2c>
 80123b2:	6063      	str	r3, [r4, #4]
 80123b4:	6014      	str	r4, [r2, #0]
 80123b6:	4628      	mov	r0, r5
 80123b8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80123bc:	f7fe b9b4 	b.w	8010728 <__malloc_unlock>
 80123c0:	42a3      	cmp	r3, r4
 80123c2:	d908      	bls.n	80123d6 <_free_r+0x42>
 80123c4:	6820      	ldr	r0, [r4, #0]
 80123c6:	1821      	adds	r1, r4, r0
 80123c8:	428b      	cmp	r3, r1
 80123ca:	bf01      	itttt	eq
 80123cc:	6819      	ldreq	r1, [r3, #0]
 80123ce:	685b      	ldreq	r3, [r3, #4]
 80123d0:	1809      	addeq	r1, r1, r0
 80123d2:	6021      	streq	r1, [r4, #0]
 80123d4:	e7ed      	b.n	80123b2 <_free_r+0x1e>
 80123d6:	461a      	mov	r2, r3
 80123d8:	685b      	ldr	r3, [r3, #4]
 80123da:	b10b      	cbz	r3, 80123e0 <_free_r+0x4c>
 80123dc:	42a3      	cmp	r3, r4
 80123de:	d9fa      	bls.n	80123d6 <_free_r+0x42>
 80123e0:	6811      	ldr	r1, [r2, #0]
 80123e2:	1850      	adds	r0, r2, r1
 80123e4:	42a0      	cmp	r0, r4
 80123e6:	d10b      	bne.n	8012400 <_free_r+0x6c>
 80123e8:	6820      	ldr	r0, [r4, #0]
 80123ea:	4401      	add	r1, r0
 80123ec:	1850      	adds	r0, r2, r1
 80123ee:	6011      	str	r1, [r2, #0]
 80123f0:	4283      	cmp	r3, r0
 80123f2:	d1e0      	bne.n	80123b6 <_free_r+0x22>
 80123f4:	6818      	ldr	r0, [r3, #0]
 80123f6:	685b      	ldr	r3, [r3, #4]
 80123f8:	4408      	add	r0, r1
 80123fa:	6053      	str	r3, [r2, #4]
 80123fc:	6010      	str	r0, [r2, #0]
 80123fe:	e7da      	b.n	80123b6 <_free_r+0x22>
 8012400:	d902      	bls.n	8012408 <_free_r+0x74>
 8012402:	230c      	movs	r3, #12
 8012404:	602b      	str	r3, [r5, #0]
 8012406:	e7d6      	b.n	80123b6 <_free_r+0x22>
 8012408:	6820      	ldr	r0, [r4, #0]
 801240a:	1821      	adds	r1, r4, r0
 801240c:	428b      	cmp	r3, r1
 801240e:	bf02      	ittt	eq
 8012410:	6819      	ldreq	r1, [r3, #0]
 8012412:	685b      	ldreq	r3, [r3, #4]
 8012414:	1809      	addeq	r1, r1, r0
 8012416:	6063      	str	r3, [r4, #4]
 8012418:	bf08      	it	eq
 801241a:	6021      	streq	r1, [r4, #0]
 801241c:	6054      	str	r4, [r2, #4]
 801241e:	e7ca      	b.n	80123b6 <_free_r+0x22>
 8012420:	bd38      	pop	{r3, r4, r5, pc}
 8012422:	bf00      	nop
 8012424:	20016664 	.word	0x20016664

08012428 <_Balloc>:
 8012428:	b570      	push	{r4, r5, r6, lr}
 801242a:	69c6      	ldr	r6, [r0, #28]
 801242c:	4604      	mov	r4, r0
 801242e:	460d      	mov	r5, r1
 8012430:	b976      	cbnz	r6, 8012450 <_Balloc+0x28>
 8012432:	2010      	movs	r0, #16
 8012434:	f7fe f8c8 	bl	80105c8 <malloc>
 8012438:	4602      	mov	r2, r0
 801243a:	61e0      	str	r0, [r4, #28]
 801243c:	b920      	cbnz	r0, 8012448 <_Balloc+0x20>
 801243e:	4b18      	ldr	r3, [pc, #96]	@ (80124a0 <_Balloc+0x78>)
 8012440:	216b      	movs	r1, #107	@ 0x6b
 8012442:	4818      	ldr	r0, [pc, #96]	@ (80124a4 <_Balloc+0x7c>)
 8012444:	f7ff f928 	bl	8011698 <__assert_func>
 8012448:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801244c:	6006      	str	r6, [r0, #0]
 801244e:	60c6      	str	r6, [r0, #12]
 8012450:	69e6      	ldr	r6, [r4, #28]
 8012452:	68f3      	ldr	r3, [r6, #12]
 8012454:	b183      	cbz	r3, 8012478 <_Balloc+0x50>
 8012456:	69e3      	ldr	r3, [r4, #28]
 8012458:	68db      	ldr	r3, [r3, #12]
 801245a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801245e:	b9b8      	cbnz	r0, 8012490 <_Balloc+0x68>
 8012460:	2101      	movs	r1, #1
 8012462:	4620      	mov	r0, r4
 8012464:	fa01 f605 	lsl.w	r6, r1, r5
 8012468:	1d72      	adds	r2, r6, #5
 801246a:	0092      	lsls	r2, r2, #2
 801246c:	f000 fcf1 	bl	8012e52 <_calloc_r>
 8012470:	b160      	cbz	r0, 801248c <_Balloc+0x64>
 8012472:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012476:	e00e      	b.n	8012496 <_Balloc+0x6e>
 8012478:	2221      	movs	r2, #33	@ 0x21
 801247a:	2104      	movs	r1, #4
 801247c:	4620      	mov	r0, r4
 801247e:	f000 fce8 	bl	8012e52 <_calloc_r>
 8012482:	69e3      	ldr	r3, [r4, #28]
 8012484:	60f0      	str	r0, [r6, #12]
 8012486:	68db      	ldr	r3, [r3, #12]
 8012488:	2b00      	cmp	r3, #0
 801248a:	d1e4      	bne.n	8012456 <_Balloc+0x2e>
 801248c:	2000      	movs	r0, #0
 801248e:	bd70      	pop	{r4, r5, r6, pc}
 8012490:	6802      	ldr	r2, [r0, #0]
 8012492:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012496:	2300      	movs	r3, #0
 8012498:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801249c:	e7f7      	b.n	801248e <_Balloc+0x66>
 801249e:	bf00      	nop
 80124a0:	08030baa 	.word	0x08030baa
 80124a4:	08030c2a 	.word	0x08030c2a

080124a8 <_Bfree>:
 80124a8:	b570      	push	{r4, r5, r6, lr}
 80124aa:	69c6      	ldr	r6, [r0, #28]
 80124ac:	4605      	mov	r5, r0
 80124ae:	460c      	mov	r4, r1
 80124b0:	b976      	cbnz	r6, 80124d0 <_Bfree+0x28>
 80124b2:	2010      	movs	r0, #16
 80124b4:	f7fe f888 	bl	80105c8 <malloc>
 80124b8:	4602      	mov	r2, r0
 80124ba:	61e8      	str	r0, [r5, #28]
 80124bc:	b920      	cbnz	r0, 80124c8 <_Bfree+0x20>
 80124be:	4b09      	ldr	r3, [pc, #36]	@ (80124e4 <_Bfree+0x3c>)
 80124c0:	218f      	movs	r1, #143	@ 0x8f
 80124c2:	4809      	ldr	r0, [pc, #36]	@ (80124e8 <_Bfree+0x40>)
 80124c4:	f7ff f8e8 	bl	8011698 <__assert_func>
 80124c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80124cc:	6006      	str	r6, [r0, #0]
 80124ce:	60c6      	str	r6, [r0, #12]
 80124d0:	b13c      	cbz	r4, 80124e2 <_Bfree+0x3a>
 80124d2:	69eb      	ldr	r3, [r5, #28]
 80124d4:	6862      	ldr	r2, [r4, #4]
 80124d6:	68db      	ldr	r3, [r3, #12]
 80124d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80124dc:	6021      	str	r1, [r4, #0]
 80124de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80124e2:	bd70      	pop	{r4, r5, r6, pc}
 80124e4:	08030baa 	.word	0x08030baa
 80124e8:	08030c2a 	.word	0x08030c2a

080124ec <__multadd>:
 80124ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80124f0:	f101 0c14 	add.w	ip, r1, #20
 80124f4:	4607      	mov	r7, r0
 80124f6:	460c      	mov	r4, r1
 80124f8:	461e      	mov	r6, r3
 80124fa:	690d      	ldr	r5, [r1, #16]
 80124fc:	2000      	movs	r0, #0
 80124fe:	f8dc 3000 	ldr.w	r3, [ip]
 8012502:	3001      	adds	r0, #1
 8012504:	b299      	uxth	r1, r3
 8012506:	4285      	cmp	r5, r0
 8012508:	fb02 6101 	mla	r1, r2, r1, r6
 801250c:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012510:	ea4f 4311 	mov.w	r3, r1, lsr #16
 8012514:	b289      	uxth	r1, r1
 8012516:	fb02 3306 	mla	r3, r2, r6, r3
 801251a:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801251e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012522:	f84c 1b04 	str.w	r1, [ip], #4
 8012526:	dcea      	bgt.n	80124fe <__multadd+0x12>
 8012528:	b30e      	cbz	r6, 801256e <__multadd+0x82>
 801252a:	68a3      	ldr	r3, [r4, #8]
 801252c:	42ab      	cmp	r3, r5
 801252e:	dc19      	bgt.n	8012564 <__multadd+0x78>
 8012530:	6861      	ldr	r1, [r4, #4]
 8012532:	4638      	mov	r0, r7
 8012534:	3101      	adds	r1, #1
 8012536:	f7ff ff77 	bl	8012428 <_Balloc>
 801253a:	4680      	mov	r8, r0
 801253c:	b928      	cbnz	r0, 801254a <__multadd+0x5e>
 801253e:	4602      	mov	r2, r0
 8012540:	4b0c      	ldr	r3, [pc, #48]	@ (8012574 <__multadd+0x88>)
 8012542:	21ba      	movs	r1, #186	@ 0xba
 8012544:	480c      	ldr	r0, [pc, #48]	@ (8012578 <__multadd+0x8c>)
 8012546:	f7ff f8a7 	bl	8011698 <__assert_func>
 801254a:	6922      	ldr	r2, [r4, #16]
 801254c:	f104 010c 	add.w	r1, r4, #12
 8012550:	300c      	adds	r0, #12
 8012552:	3202      	adds	r2, #2
 8012554:	0092      	lsls	r2, r2, #2
 8012556:	f7ff f892 	bl	801167e <memcpy>
 801255a:	4621      	mov	r1, r4
 801255c:	4644      	mov	r4, r8
 801255e:	4638      	mov	r0, r7
 8012560:	f7ff ffa2 	bl	80124a8 <_Bfree>
 8012564:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012568:	3501      	adds	r5, #1
 801256a:	615e      	str	r6, [r3, #20]
 801256c:	6125      	str	r5, [r4, #16]
 801256e:	4620      	mov	r0, r4
 8012570:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012574:	08030c19 	.word	0x08030c19
 8012578:	08030c2a 	.word	0x08030c2a

0801257c <__hi0bits>:
 801257c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8012580:	4603      	mov	r3, r0
 8012582:	bf36      	itet	cc
 8012584:	0403      	lslcc	r3, r0, #16
 8012586:	2000      	movcs	r0, #0
 8012588:	2010      	movcc	r0, #16
 801258a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801258e:	bf3c      	itt	cc
 8012590:	021b      	lslcc	r3, r3, #8
 8012592:	3008      	addcc	r0, #8
 8012594:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8012598:	bf3c      	itt	cc
 801259a:	011b      	lslcc	r3, r3, #4
 801259c:	3004      	addcc	r0, #4
 801259e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80125a2:	bf3c      	itt	cc
 80125a4:	009b      	lslcc	r3, r3, #2
 80125a6:	3002      	addcc	r0, #2
 80125a8:	2b00      	cmp	r3, #0
 80125aa:	db05      	blt.n	80125b8 <__hi0bits+0x3c>
 80125ac:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80125b0:	f100 0001 	add.w	r0, r0, #1
 80125b4:	bf08      	it	eq
 80125b6:	2020      	moveq	r0, #32
 80125b8:	4770      	bx	lr

080125ba <__lo0bits>:
 80125ba:	6803      	ldr	r3, [r0, #0]
 80125bc:	4602      	mov	r2, r0
 80125be:	f013 0007 	ands.w	r0, r3, #7
 80125c2:	d00b      	beq.n	80125dc <__lo0bits+0x22>
 80125c4:	07d9      	lsls	r1, r3, #31
 80125c6:	d421      	bmi.n	801260c <__lo0bits+0x52>
 80125c8:	0798      	lsls	r0, r3, #30
 80125ca:	bf47      	ittee	mi
 80125cc:	085b      	lsrmi	r3, r3, #1
 80125ce:	2001      	movmi	r0, #1
 80125d0:	089b      	lsrpl	r3, r3, #2
 80125d2:	2002      	movpl	r0, #2
 80125d4:	bf4c      	ite	mi
 80125d6:	6013      	strmi	r3, [r2, #0]
 80125d8:	6013      	strpl	r3, [r2, #0]
 80125da:	4770      	bx	lr
 80125dc:	b299      	uxth	r1, r3
 80125de:	b909      	cbnz	r1, 80125e4 <__lo0bits+0x2a>
 80125e0:	0c1b      	lsrs	r3, r3, #16
 80125e2:	2010      	movs	r0, #16
 80125e4:	b2d9      	uxtb	r1, r3
 80125e6:	b909      	cbnz	r1, 80125ec <__lo0bits+0x32>
 80125e8:	3008      	adds	r0, #8
 80125ea:	0a1b      	lsrs	r3, r3, #8
 80125ec:	0719      	lsls	r1, r3, #28
 80125ee:	bf04      	itt	eq
 80125f0:	091b      	lsreq	r3, r3, #4
 80125f2:	3004      	addeq	r0, #4
 80125f4:	0799      	lsls	r1, r3, #30
 80125f6:	bf04      	itt	eq
 80125f8:	089b      	lsreq	r3, r3, #2
 80125fa:	3002      	addeq	r0, #2
 80125fc:	07d9      	lsls	r1, r3, #31
 80125fe:	d403      	bmi.n	8012608 <__lo0bits+0x4e>
 8012600:	085b      	lsrs	r3, r3, #1
 8012602:	f100 0001 	add.w	r0, r0, #1
 8012606:	d003      	beq.n	8012610 <__lo0bits+0x56>
 8012608:	6013      	str	r3, [r2, #0]
 801260a:	4770      	bx	lr
 801260c:	2000      	movs	r0, #0
 801260e:	4770      	bx	lr
 8012610:	2020      	movs	r0, #32
 8012612:	4770      	bx	lr

08012614 <__i2b>:
 8012614:	b510      	push	{r4, lr}
 8012616:	460c      	mov	r4, r1
 8012618:	2101      	movs	r1, #1
 801261a:	f7ff ff05 	bl	8012428 <_Balloc>
 801261e:	4602      	mov	r2, r0
 8012620:	b928      	cbnz	r0, 801262e <__i2b+0x1a>
 8012622:	4b05      	ldr	r3, [pc, #20]	@ (8012638 <__i2b+0x24>)
 8012624:	f240 1145 	movw	r1, #325	@ 0x145
 8012628:	4804      	ldr	r0, [pc, #16]	@ (801263c <__i2b+0x28>)
 801262a:	f7ff f835 	bl	8011698 <__assert_func>
 801262e:	2301      	movs	r3, #1
 8012630:	6144      	str	r4, [r0, #20]
 8012632:	6103      	str	r3, [r0, #16]
 8012634:	bd10      	pop	{r4, pc}
 8012636:	bf00      	nop
 8012638:	08030c19 	.word	0x08030c19
 801263c:	08030c2a 	.word	0x08030c2a

08012640 <__multiply>:
 8012640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012644:	4617      	mov	r7, r2
 8012646:	690a      	ldr	r2, [r1, #16]
 8012648:	4689      	mov	r9, r1
 801264a:	b085      	sub	sp, #20
 801264c:	693b      	ldr	r3, [r7, #16]
 801264e:	429a      	cmp	r2, r3
 8012650:	bfa2      	ittt	ge
 8012652:	463b      	movge	r3, r7
 8012654:	460f      	movge	r7, r1
 8012656:	4699      	movge	r9, r3
 8012658:	693d      	ldr	r5, [r7, #16]
 801265a:	68bb      	ldr	r3, [r7, #8]
 801265c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012660:	6879      	ldr	r1, [r7, #4]
 8012662:	eb05 060a 	add.w	r6, r5, sl
 8012666:	42b3      	cmp	r3, r6
 8012668:	bfb8      	it	lt
 801266a:	3101      	addlt	r1, #1
 801266c:	f7ff fedc 	bl	8012428 <_Balloc>
 8012670:	b930      	cbnz	r0, 8012680 <__multiply+0x40>
 8012672:	4602      	mov	r2, r0
 8012674:	4b42      	ldr	r3, [pc, #264]	@ (8012780 <__multiply+0x140>)
 8012676:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801267a:	4842      	ldr	r0, [pc, #264]	@ (8012784 <__multiply+0x144>)
 801267c:	f7ff f80c 	bl	8011698 <__assert_func>
 8012680:	f100 0414 	add.w	r4, r0, #20
 8012684:	2200      	movs	r2, #0
 8012686:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801268a:	4623      	mov	r3, r4
 801268c:	4573      	cmp	r3, lr
 801268e:	d320      	bcc.n	80126d2 <__multiply+0x92>
 8012690:	f107 0814 	add.w	r8, r7, #20
 8012694:	f109 0114 	add.w	r1, r9, #20
 8012698:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801269c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80126a0:	9302      	str	r3, [sp, #8]
 80126a2:	1beb      	subs	r3, r5, r7
 80126a4:	3715      	adds	r7, #21
 80126a6:	3b15      	subs	r3, #21
 80126a8:	f023 0303 	bic.w	r3, r3, #3
 80126ac:	3304      	adds	r3, #4
 80126ae:	42bd      	cmp	r5, r7
 80126b0:	bf38      	it	cc
 80126b2:	2304      	movcc	r3, #4
 80126b4:	9301      	str	r3, [sp, #4]
 80126b6:	9b02      	ldr	r3, [sp, #8]
 80126b8:	9103      	str	r1, [sp, #12]
 80126ba:	428b      	cmp	r3, r1
 80126bc:	d80c      	bhi.n	80126d8 <__multiply+0x98>
 80126be:	2e00      	cmp	r6, #0
 80126c0:	dd03      	ble.n	80126ca <__multiply+0x8a>
 80126c2:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d057      	beq.n	801277a <__multiply+0x13a>
 80126ca:	6106      	str	r6, [r0, #16]
 80126cc:	b005      	add	sp, #20
 80126ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80126d2:	f843 2b04 	str.w	r2, [r3], #4
 80126d6:	e7d9      	b.n	801268c <__multiply+0x4c>
 80126d8:	f8b1 a000 	ldrh.w	sl, [r1]
 80126dc:	f1ba 0f00 	cmp.w	sl, #0
 80126e0:	d021      	beq.n	8012726 <__multiply+0xe6>
 80126e2:	46c4      	mov	ip, r8
 80126e4:	46a1      	mov	r9, r4
 80126e6:	2700      	movs	r7, #0
 80126e8:	f85c 2b04 	ldr.w	r2, [ip], #4
 80126ec:	f8d9 3000 	ldr.w	r3, [r9]
 80126f0:	fa1f fb82 	uxth.w	fp, r2
 80126f4:	4565      	cmp	r5, ip
 80126f6:	b29b      	uxth	r3, r3
 80126f8:	ea4f 4212 	mov.w	r2, r2, lsr #16
 80126fc:	fb0a 330b 	mla	r3, sl, fp, r3
 8012700:	443b      	add	r3, r7
 8012702:	f8d9 7000 	ldr.w	r7, [r9]
 8012706:	ea4f 4717 	mov.w	r7, r7, lsr #16
 801270a:	fb0a 7202 	mla	r2, sl, r2, r7
 801270e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8012712:	b29b      	uxth	r3, r3
 8012714:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8012718:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801271c:	f849 3b04 	str.w	r3, [r9], #4
 8012720:	d8e2      	bhi.n	80126e8 <__multiply+0xa8>
 8012722:	9b01      	ldr	r3, [sp, #4]
 8012724:	50e7      	str	r7, [r4, r3]
 8012726:	9b03      	ldr	r3, [sp, #12]
 8012728:	3104      	adds	r1, #4
 801272a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801272e:	f1b9 0f00 	cmp.w	r9, #0
 8012732:	d020      	beq.n	8012776 <__multiply+0x136>
 8012734:	6823      	ldr	r3, [r4, #0]
 8012736:	4647      	mov	r7, r8
 8012738:	46a4      	mov	ip, r4
 801273a:	f04f 0a00 	mov.w	sl, #0
 801273e:	f8b7 b000 	ldrh.w	fp, [r7]
 8012742:	b29b      	uxth	r3, r3
 8012744:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8012748:	fb09 220b 	mla	r2, r9, fp, r2
 801274c:	4452      	add	r2, sl
 801274e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012752:	f84c 3b04 	str.w	r3, [ip], #4
 8012756:	f857 3b04 	ldr.w	r3, [r7], #4
 801275a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801275e:	f8bc 3000 	ldrh.w	r3, [ip]
 8012762:	42bd      	cmp	r5, r7
 8012764:	fb09 330a 	mla	r3, r9, sl, r3
 8012768:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801276c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012770:	d8e5      	bhi.n	801273e <__multiply+0xfe>
 8012772:	9a01      	ldr	r2, [sp, #4]
 8012774:	50a3      	str	r3, [r4, r2]
 8012776:	3404      	adds	r4, #4
 8012778:	e79d      	b.n	80126b6 <__multiply+0x76>
 801277a:	3e01      	subs	r6, #1
 801277c:	e79f      	b.n	80126be <__multiply+0x7e>
 801277e:	bf00      	nop
 8012780:	08030c19 	.word	0x08030c19
 8012784:	08030c2a 	.word	0x08030c2a

08012788 <__pow5mult>:
 8012788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801278c:	4615      	mov	r5, r2
 801278e:	f012 0203 	ands.w	r2, r2, #3
 8012792:	4607      	mov	r7, r0
 8012794:	460e      	mov	r6, r1
 8012796:	d007      	beq.n	80127a8 <__pow5mult+0x20>
 8012798:	3a01      	subs	r2, #1
 801279a:	4c25      	ldr	r4, [pc, #148]	@ (8012830 <__pow5mult+0xa8>)
 801279c:	2300      	movs	r3, #0
 801279e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80127a2:	f7ff fea3 	bl	80124ec <__multadd>
 80127a6:	4606      	mov	r6, r0
 80127a8:	10ad      	asrs	r5, r5, #2
 80127aa:	d03d      	beq.n	8012828 <__pow5mult+0xa0>
 80127ac:	69fc      	ldr	r4, [r7, #28]
 80127ae:	b97c      	cbnz	r4, 80127d0 <__pow5mult+0x48>
 80127b0:	2010      	movs	r0, #16
 80127b2:	f7fd ff09 	bl	80105c8 <malloc>
 80127b6:	4602      	mov	r2, r0
 80127b8:	61f8      	str	r0, [r7, #28]
 80127ba:	b928      	cbnz	r0, 80127c8 <__pow5mult+0x40>
 80127bc:	4b1d      	ldr	r3, [pc, #116]	@ (8012834 <__pow5mult+0xac>)
 80127be:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80127c2:	481d      	ldr	r0, [pc, #116]	@ (8012838 <__pow5mult+0xb0>)
 80127c4:	f7fe ff68 	bl	8011698 <__assert_func>
 80127c8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80127cc:	6004      	str	r4, [r0, #0]
 80127ce:	60c4      	str	r4, [r0, #12]
 80127d0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80127d4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80127d8:	b94c      	cbnz	r4, 80127ee <__pow5mult+0x66>
 80127da:	f240 2171 	movw	r1, #625	@ 0x271
 80127de:	4638      	mov	r0, r7
 80127e0:	f7ff ff18 	bl	8012614 <__i2b>
 80127e4:	2300      	movs	r3, #0
 80127e6:	4604      	mov	r4, r0
 80127e8:	f8c8 0008 	str.w	r0, [r8, #8]
 80127ec:	6003      	str	r3, [r0, #0]
 80127ee:	f04f 0900 	mov.w	r9, #0
 80127f2:	07eb      	lsls	r3, r5, #31
 80127f4:	d50a      	bpl.n	801280c <__pow5mult+0x84>
 80127f6:	4631      	mov	r1, r6
 80127f8:	4622      	mov	r2, r4
 80127fa:	4638      	mov	r0, r7
 80127fc:	f7ff ff20 	bl	8012640 <__multiply>
 8012800:	4680      	mov	r8, r0
 8012802:	4631      	mov	r1, r6
 8012804:	4638      	mov	r0, r7
 8012806:	4646      	mov	r6, r8
 8012808:	f7ff fe4e 	bl	80124a8 <_Bfree>
 801280c:	106d      	asrs	r5, r5, #1
 801280e:	d00b      	beq.n	8012828 <__pow5mult+0xa0>
 8012810:	6820      	ldr	r0, [r4, #0]
 8012812:	b938      	cbnz	r0, 8012824 <__pow5mult+0x9c>
 8012814:	4622      	mov	r2, r4
 8012816:	4621      	mov	r1, r4
 8012818:	4638      	mov	r0, r7
 801281a:	f7ff ff11 	bl	8012640 <__multiply>
 801281e:	6020      	str	r0, [r4, #0]
 8012820:	f8c0 9000 	str.w	r9, [r0]
 8012824:	4604      	mov	r4, r0
 8012826:	e7e4      	b.n	80127f2 <__pow5mult+0x6a>
 8012828:	4630      	mov	r0, r6
 801282a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801282e:	bf00      	nop
 8012830:	08030ca0 	.word	0x08030ca0
 8012834:	08030baa 	.word	0x08030baa
 8012838:	08030c2a 	.word	0x08030c2a

0801283c <__lshift>:
 801283c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012840:	460c      	mov	r4, r1
 8012842:	4607      	mov	r7, r0
 8012844:	4691      	mov	r9, r2
 8012846:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801284a:	6923      	ldr	r3, [r4, #16]
 801284c:	6849      	ldr	r1, [r1, #4]
 801284e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012852:	68a3      	ldr	r3, [r4, #8]
 8012854:	f108 0601 	add.w	r6, r8, #1
 8012858:	42b3      	cmp	r3, r6
 801285a:	db0b      	blt.n	8012874 <__lshift+0x38>
 801285c:	4638      	mov	r0, r7
 801285e:	f7ff fde3 	bl	8012428 <_Balloc>
 8012862:	4605      	mov	r5, r0
 8012864:	b948      	cbnz	r0, 801287a <__lshift+0x3e>
 8012866:	4602      	mov	r2, r0
 8012868:	4b28      	ldr	r3, [pc, #160]	@ (801290c <__lshift+0xd0>)
 801286a:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801286e:	4828      	ldr	r0, [pc, #160]	@ (8012910 <__lshift+0xd4>)
 8012870:	f7fe ff12 	bl	8011698 <__assert_func>
 8012874:	3101      	adds	r1, #1
 8012876:	005b      	lsls	r3, r3, #1
 8012878:	e7ee      	b.n	8012858 <__lshift+0x1c>
 801287a:	2300      	movs	r3, #0
 801287c:	f100 0114 	add.w	r1, r0, #20
 8012880:	f100 0210 	add.w	r2, r0, #16
 8012884:	4618      	mov	r0, r3
 8012886:	4553      	cmp	r3, sl
 8012888:	db33      	blt.n	80128f2 <__lshift+0xb6>
 801288a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801288e:	f104 0314 	add.w	r3, r4, #20
 8012892:	6920      	ldr	r0, [r4, #16]
 8012894:	f019 091f 	ands.w	r9, r9, #31
 8012898:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801289c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80128a0:	d02b      	beq.n	80128fa <__lshift+0xbe>
 80128a2:	f1c9 0e20 	rsb	lr, r9, #32
 80128a6:	468a      	mov	sl, r1
 80128a8:	2200      	movs	r2, #0
 80128aa:	6818      	ldr	r0, [r3, #0]
 80128ac:	fa00 f009 	lsl.w	r0, r0, r9
 80128b0:	4310      	orrs	r0, r2
 80128b2:	f84a 0b04 	str.w	r0, [sl], #4
 80128b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80128ba:	459c      	cmp	ip, r3
 80128bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80128c0:	d8f3      	bhi.n	80128aa <__lshift+0x6e>
 80128c2:	ebac 0304 	sub.w	r3, ip, r4
 80128c6:	f104 0015 	add.w	r0, r4, #21
 80128ca:	3b15      	subs	r3, #21
 80128cc:	f023 0303 	bic.w	r3, r3, #3
 80128d0:	3304      	adds	r3, #4
 80128d2:	4560      	cmp	r0, ip
 80128d4:	bf88      	it	hi
 80128d6:	2304      	movhi	r3, #4
 80128d8:	50ca      	str	r2, [r1, r3]
 80128da:	b10a      	cbz	r2, 80128e0 <__lshift+0xa4>
 80128dc:	f108 0602 	add.w	r6, r8, #2
 80128e0:	3e01      	subs	r6, #1
 80128e2:	4638      	mov	r0, r7
 80128e4:	4621      	mov	r1, r4
 80128e6:	612e      	str	r6, [r5, #16]
 80128e8:	f7ff fdde 	bl	80124a8 <_Bfree>
 80128ec:	4628      	mov	r0, r5
 80128ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80128f2:	3301      	adds	r3, #1
 80128f4:	f842 0f04 	str.w	r0, [r2, #4]!
 80128f8:	e7c5      	b.n	8012886 <__lshift+0x4a>
 80128fa:	3904      	subs	r1, #4
 80128fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8012900:	459c      	cmp	ip, r3
 8012902:	f841 2f04 	str.w	r2, [r1, #4]!
 8012906:	d8f9      	bhi.n	80128fc <__lshift+0xc0>
 8012908:	e7ea      	b.n	80128e0 <__lshift+0xa4>
 801290a:	bf00      	nop
 801290c:	08030c19 	.word	0x08030c19
 8012910:	08030c2a 	.word	0x08030c2a

08012914 <__mcmp>:
 8012914:	4603      	mov	r3, r0
 8012916:	690a      	ldr	r2, [r1, #16]
 8012918:	6900      	ldr	r0, [r0, #16]
 801291a:	1a80      	subs	r0, r0, r2
 801291c:	b530      	push	{r4, r5, lr}
 801291e:	d10e      	bne.n	801293e <__mcmp+0x2a>
 8012920:	3314      	adds	r3, #20
 8012922:	3114      	adds	r1, #20
 8012924:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8012928:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801292c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8012930:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8012934:	4295      	cmp	r5, r2
 8012936:	d003      	beq.n	8012940 <__mcmp+0x2c>
 8012938:	d205      	bcs.n	8012946 <__mcmp+0x32>
 801293a:	f04f 30ff 	mov.w	r0, #4294967295
 801293e:	bd30      	pop	{r4, r5, pc}
 8012940:	42a3      	cmp	r3, r4
 8012942:	d3f3      	bcc.n	801292c <__mcmp+0x18>
 8012944:	e7fb      	b.n	801293e <__mcmp+0x2a>
 8012946:	2001      	movs	r0, #1
 8012948:	e7f9      	b.n	801293e <__mcmp+0x2a>
	...

0801294c <__mdiff>:
 801294c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012950:	4689      	mov	r9, r1
 8012952:	4606      	mov	r6, r0
 8012954:	4611      	mov	r1, r2
 8012956:	4614      	mov	r4, r2
 8012958:	4648      	mov	r0, r9
 801295a:	f7ff ffdb 	bl	8012914 <__mcmp>
 801295e:	1e05      	subs	r5, r0, #0
 8012960:	d112      	bne.n	8012988 <__mdiff+0x3c>
 8012962:	4629      	mov	r1, r5
 8012964:	4630      	mov	r0, r6
 8012966:	f7ff fd5f 	bl	8012428 <_Balloc>
 801296a:	4602      	mov	r2, r0
 801296c:	b928      	cbnz	r0, 801297a <__mdiff+0x2e>
 801296e:	4b41      	ldr	r3, [pc, #260]	@ (8012a74 <__mdiff+0x128>)
 8012970:	f240 2137 	movw	r1, #567	@ 0x237
 8012974:	4840      	ldr	r0, [pc, #256]	@ (8012a78 <__mdiff+0x12c>)
 8012976:	f7fe fe8f 	bl	8011698 <__assert_func>
 801297a:	2301      	movs	r3, #1
 801297c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012980:	4610      	mov	r0, r2
 8012982:	b003      	add	sp, #12
 8012984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012988:	bfbc      	itt	lt
 801298a:	464b      	movlt	r3, r9
 801298c:	46a1      	movlt	r9, r4
 801298e:	4630      	mov	r0, r6
 8012990:	bfb8      	it	lt
 8012992:	2501      	movlt	r5, #1
 8012994:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8012998:	bfb4      	ite	lt
 801299a:	461c      	movlt	r4, r3
 801299c:	2500      	movge	r5, #0
 801299e:	f7ff fd43 	bl	8012428 <_Balloc>
 80129a2:	4602      	mov	r2, r0
 80129a4:	b918      	cbnz	r0, 80129ae <__mdiff+0x62>
 80129a6:	4b33      	ldr	r3, [pc, #204]	@ (8012a74 <__mdiff+0x128>)
 80129a8:	f240 2145 	movw	r1, #581	@ 0x245
 80129ac:	e7e2      	b.n	8012974 <__mdiff+0x28>
 80129ae:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80129b2:	f104 0e14 	add.w	lr, r4, #20
 80129b6:	6926      	ldr	r6, [r4, #16]
 80129b8:	f100 0b14 	add.w	fp, r0, #20
 80129bc:	60c5      	str	r5, [r0, #12]
 80129be:	f109 0514 	add.w	r5, r9, #20
 80129c2:	f109 0310 	add.w	r3, r9, #16
 80129c6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80129ca:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80129ce:	46d9      	mov	r9, fp
 80129d0:	f04f 0c00 	mov.w	ip, #0
 80129d4:	9301      	str	r3, [sp, #4]
 80129d6:	9b01      	ldr	r3, [sp, #4]
 80129d8:	f85e 0b04 	ldr.w	r0, [lr], #4
 80129dc:	f853 af04 	ldr.w	sl, [r3, #4]!
 80129e0:	4576      	cmp	r6, lr
 80129e2:	9301      	str	r3, [sp, #4]
 80129e4:	fa1f f38a 	uxth.w	r3, sl
 80129e8:	4619      	mov	r1, r3
 80129ea:	b283      	uxth	r3, r0
 80129ec:	ea4f 4010 	mov.w	r0, r0, lsr #16
 80129f0:	eba1 0303 	sub.w	r3, r1, r3
 80129f4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80129f8:	4463      	add	r3, ip
 80129fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80129fe:	b29b      	uxth	r3, r3
 8012a00:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012a04:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8012a08:	f849 3b04 	str.w	r3, [r9], #4
 8012a0c:	d8e3      	bhi.n	80129d6 <__mdiff+0x8a>
 8012a0e:	1b33      	subs	r3, r6, r4
 8012a10:	3415      	adds	r4, #21
 8012a12:	3b15      	subs	r3, #21
 8012a14:	f023 0303 	bic.w	r3, r3, #3
 8012a18:	3304      	adds	r3, #4
 8012a1a:	42a6      	cmp	r6, r4
 8012a1c:	bf38      	it	cc
 8012a1e:	2304      	movcc	r3, #4
 8012a20:	441d      	add	r5, r3
 8012a22:	445b      	add	r3, fp
 8012a24:	462c      	mov	r4, r5
 8012a26:	461e      	mov	r6, r3
 8012a28:	4544      	cmp	r4, r8
 8012a2a:	d30e      	bcc.n	8012a4a <__mdiff+0xfe>
 8012a2c:	f108 0103 	add.w	r1, r8, #3
 8012a30:	1b49      	subs	r1, r1, r5
 8012a32:	3d03      	subs	r5, #3
 8012a34:	f021 0103 	bic.w	r1, r1, #3
 8012a38:	45a8      	cmp	r8, r5
 8012a3a:	bf38      	it	cc
 8012a3c:	2100      	movcc	r1, #0
 8012a3e:	440b      	add	r3, r1
 8012a40:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8012a44:	b199      	cbz	r1, 8012a6e <__mdiff+0x122>
 8012a46:	6117      	str	r7, [r2, #16]
 8012a48:	e79a      	b.n	8012980 <__mdiff+0x34>
 8012a4a:	f854 1b04 	ldr.w	r1, [r4], #4
 8012a4e:	46e6      	mov	lr, ip
 8012a50:	fa1f fc81 	uxth.w	ip, r1
 8012a54:	0c08      	lsrs	r0, r1, #16
 8012a56:	4471      	add	r1, lr
 8012a58:	44f4      	add	ip, lr
 8012a5a:	b289      	uxth	r1, r1
 8012a5c:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8012a60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8012a64:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8012a68:	f846 1b04 	str.w	r1, [r6], #4
 8012a6c:	e7dc      	b.n	8012a28 <__mdiff+0xdc>
 8012a6e:	3f01      	subs	r7, #1
 8012a70:	e7e6      	b.n	8012a40 <__mdiff+0xf4>
 8012a72:	bf00      	nop
 8012a74:	08030c19 	.word	0x08030c19
 8012a78:	08030c2a 	.word	0x08030c2a

08012a7c <__d2b>:
 8012a7c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012a80:	460f      	mov	r7, r1
 8012a82:	2101      	movs	r1, #1
 8012a84:	4616      	mov	r6, r2
 8012a86:	ec59 8b10 	vmov	r8, r9, d0
 8012a8a:	f7ff fccd 	bl	8012428 <_Balloc>
 8012a8e:	4604      	mov	r4, r0
 8012a90:	b930      	cbnz	r0, 8012aa0 <__d2b+0x24>
 8012a92:	4602      	mov	r2, r0
 8012a94:	4b23      	ldr	r3, [pc, #140]	@ (8012b24 <__d2b+0xa8>)
 8012a96:	f240 310f 	movw	r1, #783	@ 0x30f
 8012a9a:	4823      	ldr	r0, [pc, #140]	@ (8012b28 <__d2b+0xac>)
 8012a9c:	f7fe fdfc 	bl	8011698 <__assert_func>
 8012aa0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8012aa4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012aa8:	b10d      	cbz	r5, 8012aae <__d2b+0x32>
 8012aaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8012aae:	9301      	str	r3, [sp, #4]
 8012ab0:	f1b8 0300 	subs.w	r3, r8, #0
 8012ab4:	d023      	beq.n	8012afe <__d2b+0x82>
 8012ab6:	4668      	mov	r0, sp
 8012ab8:	9300      	str	r3, [sp, #0]
 8012aba:	f7ff fd7e 	bl	80125ba <__lo0bits>
 8012abe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8012ac2:	b1d0      	cbz	r0, 8012afa <__d2b+0x7e>
 8012ac4:	f1c0 0320 	rsb	r3, r0, #32
 8012ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8012acc:	40c2      	lsrs	r2, r0
 8012ace:	430b      	orrs	r3, r1
 8012ad0:	9201      	str	r2, [sp, #4]
 8012ad2:	6163      	str	r3, [r4, #20]
 8012ad4:	9b01      	ldr	r3, [sp, #4]
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	61a3      	str	r3, [r4, #24]
 8012ada:	bf0c      	ite	eq
 8012adc:	2201      	moveq	r2, #1
 8012ade:	2202      	movne	r2, #2
 8012ae0:	6122      	str	r2, [r4, #16]
 8012ae2:	b1a5      	cbz	r5, 8012b0e <__d2b+0x92>
 8012ae4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8012ae8:	4405      	add	r5, r0
 8012aea:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8012aee:	603d      	str	r5, [r7, #0]
 8012af0:	6030      	str	r0, [r6, #0]
 8012af2:	4620      	mov	r0, r4
 8012af4:	b003      	add	sp, #12
 8012af6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012afa:	6161      	str	r1, [r4, #20]
 8012afc:	e7ea      	b.n	8012ad4 <__d2b+0x58>
 8012afe:	a801      	add	r0, sp, #4
 8012b00:	f7ff fd5b 	bl	80125ba <__lo0bits>
 8012b04:	9b01      	ldr	r3, [sp, #4]
 8012b06:	3020      	adds	r0, #32
 8012b08:	2201      	movs	r2, #1
 8012b0a:	6163      	str	r3, [r4, #20]
 8012b0c:	e7e8      	b.n	8012ae0 <__d2b+0x64>
 8012b0e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8012b12:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012b16:	6038      	str	r0, [r7, #0]
 8012b18:	6918      	ldr	r0, [r3, #16]
 8012b1a:	f7ff fd2f 	bl	801257c <__hi0bits>
 8012b1e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012b22:	e7e5      	b.n	8012af0 <__d2b+0x74>
 8012b24:	08030c19 	.word	0x08030c19
 8012b28:	08030c2a 	.word	0x08030c2a

08012b2c <_malloc_usable_size_r>:
 8012b2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012b30:	1f18      	subs	r0, r3, #4
 8012b32:	2b00      	cmp	r3, #0
 8012b34:	bfbc      	itt	lt
 8012b36:	580b      	ldrlt	r3, [r1, r0]
 8012b38:	18c0      	addlt	r0, r0, r3
 8012b3a:	4770      	bx	lr

08012b3c <__ssputs_r>:
 8012b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012b40:	461f      	mov	r7, r3
 8012b42:	688e      	ldr	r6, [r1, #8]
 8012b44:	4682      	mov	sl, r0
 8012b46:	460c      	mov	r4, r1
 8012b48:	42be      	cmp	r6, r7
 8012b4a:	4690      	mov	r8, r2
 8012b4c:	680b      	ldr	r3, [r1, #0]
 8012b4e:	d82d      	bhi.n	8012bac <__ssputs_r+0x70>
 8012b50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012b54:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012b58:	d026      	beq.n	8012ba8 <__ssputs_r+0x6c>
 8012b5a:	6965      	ldr	r5, [r4, #20]
 8012b5c:	6909      	ldr	r1, [r1, #16]
 8012b5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012b62:	eba3 0901 	sub.w	r9, r3, r1
 8012b66:	1c7b      	adds	r3, r7, #1
 8012b68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012b6c:	444b      	add	r3, r9
 8012b6e:	106d      	asrs	r5, r5, #1
 8012b70:	429d      	cmp	r5, r3
 8012b72:	bf38      	it	cc
 8012b74:	461d      	movcc	r5, r3
 8012b76:	0553      	lsls	r3, r2, #21
 8012b78:	d527      	bpl.n	8012bca <__ssputs_r+0x8e>
 8012b7a:	4629      	mov	r1, r5
 8012b7c:	f7fd fd4e 	bl	801061c <_malloc_r>
 8012b80:	4606      	mov	r6, r0
 8012b82:	b360      	cbz	r0, 8012bde <__ssputs_r+0xa2>
 8012b84:	464a      	mov	r2, r9
 8012b86:	6921      	ldr	r1, [r4, #16]
 8012b88:	f7fe fd79 	bl	801167e <memcpy>
 8012b8c:	89a3      	ldrh	r3, [r4, #12]
 8012b8e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012b92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012b96:	81a3      	strh	r3, [r4, #12]
 8012b98:	6126      	str	r6, [r4, #16]
 8012b9a:	444e      	add	r6, r9
 8012b9c:	6165      	str	r5, [r4, #20]
 8012b9e:	eba5 0509 	sub.w	r5, r5, r9
 8012ba2:	6026      	str	r6, [r4, #0]
 8012ba4:	463e      	mov	r6, r7
 8012ba6:	60a5      	str	r5, [r4, #8]
 8012ba8:	42be      	cmp	r6, r7
 8012baa:	d900      	bls.n	8012bae <__ssputs_r+0x72>
 8012bac:	463e      	mov	r6, r7
 8012bae:	4632      	mov	r2, r6
 8012bb0:	4641      	mov	r1, r8
 8012bb2:	6820      	ldr	r0, [r4, #0]
 8012bb4:	f000 f92c 	bl	8012e10 <memmove>
 8012bb8:	68a3      	ldr	r3, [r4, #8]
 8012bba:	2000      	movs	r0, #0
 8012bbc:	1b9b      	subs	r3, r3, r6
 8012bbe:	60a3      	str	r3, [r4, #8]
 8012bc0:	6823      	ldr	r3, [r4, #0]
 8012bc2:	4433      	add	r3, r6
 8012bc4:	6023      	str	r3, [r4, #0]
 8012bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012bca:	462a      	mov	r2, r5
 8012bcc:	f7fd fdb2 	bl	8010734 <_realloc_r>
 8012bd0:	4606      	mov	r6, r0
 8012bd2:	2800      	cmp	r0, #0
 8012bd4:	d1e0      	bne.n	8012b98 <__ssputs_r+0x5c>
 8012bd6:	6921      	ldr	r1, [r4, #16]
 8012bd8:	4650      	mov	r0, sl
 8012bda:	f7ff fbdb 	bl	8012394 <_free_r>
 8012bde:	230c      	movs	r3, #12
 8012be0:	f04f 30ff 	mov.w	r0, #4294967295
 8012be4:	f8ca 3000 	str.w	r3, [sl]
 8012be8:	89a3      	ldrh	r3, [r4, #12]
 8012bea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012bee:	81a3      	strh	r3, [r4, #12]
 8012bf0:	e7e9      	b.n	8012bc6 <__ssputs_r+0x8a>
	...

08012bf4 <_svfiprintf_r>:
 8012bf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012bf8:	4698      	mov	r8, r3
 8012bfa:	898b      	ldrh	r3, [r1, #12]
 8012bfc:	b09d      	sub	sp, #116	@ 0x74
 8012bfe:	4607      	mov	r7, r0
 8012c00:	061b      	lsls	r3, r3, #24
 8012c02:	460d      	mov	r5, r1
 8012c04:	4614      	mov	r4, r2
 8012c06:	d510      	bpl.n	8012c2a <_svfiprintf_r+0x36>
 8012c08:	690b      	ldr	r3, [r1, #16]
 8012c0a:	b973      	cbnz	r3, 8012c2a <_svfiprintf_r+0x36>
 8012c0c:	2140      	movs	r1, #64	@ 0x40
 8012c0e:	f7fd fd05 	bl	801061c <_malloc_r>
 8012c12:	6028      	str	r0, [r5, #0]
 8012c14:	6128      	str	r0, [r5, #16]
 8012c16:	b930      	cbnz	r0, 8012c26 <_svfiprintf_r+0x32>
 8012c18:	230c      	movs	r3, #12
 8012c1a:	603b      	str	r3, [r7, #0]
 8012c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8012c20:	b01d      	add	sp, #116	@ 0x74
 8012c22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012c26:	2340      	movs	r3, #64	@ 0x40
 8012c28:	616b      	str	r3, [r5, #20]
 8012c2a:	2300      	movs	r3, #0
 8012c2c:	f8cd 800c 	str.w	r8, [sp, #12]
 8012c30:	f04f 0901 	mov.w	r9, #1
 8012c34:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8012dd8 <_svfiprintf_r+0x1e4>
 8012c38:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c3a:	2320      	movs	r3, #32
 8012c3c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012c40:	2330      	movs	r3, #48	@ 0x30
 8012c42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012c46:	4623      	mov	r3, r4
 8012c48:	469a      	mov	sl, r3
 8012c4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012c4e:	b10a      	cbz	r2, 8012c54 <_svfiprintf_r+0x60>
 8012c50:	2a25      	cmp	r2, #37	@ 0x25
 8012c52:	d1f9      	bne.n	8012c48 <_svfiprintf_r+0x54>
 8012c54:	ebba 0b04 	subs.w	fp, sl, r4
 8012c58:	d00b      	beq.n	8012c72 <_svfiprintf_r+0x7e>
 8012c5a:	465b      	mov	r3, fp
 8012c5c:	4622      	mov	r2, r4
 8012c5e:	4629      	mov	r1, r5
 8012c60:	4638      	mov	r0, r7
 8012c62:	f7ff ff6b 	bl	8012b3c <__ssputs_r>
 8012c66:	3001      	adds	r0, #1
 8012c68:	f000 80a7 	beq.w	8012dba <_svfiprintf_r+0x1c6>
 8012c6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012c6e:	445a      	add	r2, fp
 8012c70:	9209      	str	r2, [sp, #36]	@ 0x24
 8012c72:	f89a 3000 	ldrb.w	r3, [sl]
 8012c76:	2b00      	cmp	r3, #0
 8012c78:	f000 809f 	beq.w	8012dba <_svfiprintf_r+0x1c6>
 8012c7c:	2300      	movs	r3, #0
 8012c7e:	f04f 32ff 	mov.w	r2, #4294967295
 8012c82:	f10a 0a01 	add.w	sl, sl, #1
 8012c86:	9304      	str	r3, [sp, #16]
 8012c88:	9307      	str	r3, [sp, #28]
 8012c8a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012c8e:	931a      	str	r3, [sp, #104]	@ 0x68
 8012c90:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012c94:	4654      	mov	r4, sl
 8012c96:	2205      	movs	r2, #5
 8012c98:	484f      	ldr	r0, [pc, #316]	@ (8012dd8 <_svfiprintf_r+0x1e4>)
 8012c9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012c9e:	f7fe fce0 	bl	8011662 <memchr>
 8012ca2:	9a04      	ldr	r2, [sp, #16]
 8012ca4:	b9d8      	cbnz	r0, 8012cde <_svfiprintf_r+0xea>
 8012ca6:	06d0      	lsls	r0, r2, #27
 8012ca8:	bf44      	itt	mi
 8012caa:	2320      	movmi	r3, #32
 8012cac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012cb0:	0711      	lsls	r1, r2, #28
 8012cb2:	bf44      	itt	mi
 8012cb4:	232b      	movmi	r3, #43	@ 0x2b
 8012cb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012cba:	f89a 3000 	ldrb.w	r3, [sl]
 8012cbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8012cc0:	d015      	beq.n	8012cee <_svfiprintf_r+0xfa>
 8012cc2:	9a07      	ldr	r2, [sp, #28]
 8012cc4:	4654      	mov	r4, sl
 8012cc6:	2000      	movs	r0, #0
 8012cc8:	f04f 0c0a 	mov.w	ip, #10
 8012ccc:	4621      	mov	r1, r4
 8012cce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012cd2:	3b30      	subs	r3, #48	@ 0x30
 8012cd4:	2b09      	cmp	r3, #9
 8012cd6:	d94b      	bls.n	8012d70 <_svfiprintf_r+0x17c>
 8012cd8:	b1b0      	cbz	r0, 8012d08 <_svfiprintf_r+0x114>
 8012cda:	9207      	str	r2, [sp, #28]
 8012cdc:	e014      	b.n	8012d08 <_svfiprintf_r+0x114>
 8012cde:	eba0 0308 	sub.w	r3, r0, r8
 8012ce2:	46a2      	mov	sl, r4
 8012ce4:	fa09 f303 	lsl.w	r3, r9, r3
 8012ce8:	4313      	orrs	r3, r2
 8012cea:	9304      	str	r3, [sp, #16]
 8012cec:	e7d2      	b.n	8012c94 <_svfiprintf_r+0xa0>
 8012cee:	9b03      	ldr	r3, [sp, #12]
 8012cf0:	1d19      	adds	r1, r3, #4
 8012cf2:	681b      	ldr	r3, [r3, #0]
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	9103      	str	r1, [sp, #12]
 8012cf8:	bfbb      	ittet	lt
 8012cfa:	425b      	neglt	r3, r3
 8012cfc:	f042 0202 	orrlt.w	r2, r2, #2
 8012d00:	9307      	strge	r3, [sp, #28]
 8012d02:	9307      	strlt	r3, [sp, #28]
 8012d04:	bfb8      	it	lt
 8012d06:	9204      	strlt	r2, [sp, #16]
 8012d08:	7823      	ldrb	r3, [r4, #0]
 8012d0a:	2b2e      	cmp	r3, #46	@ 0x2e
 8012d0c:	d10a      	bne.n	8012d24 <_svfiprintf_r+0x130>
 8012d0e:	7863      	ldrb	r3, [r4, #1]
 8012d10:	2b2a      	cmp	r3, #42	@ 0x2a
 8012d12:	d132      	bne.n	8012d7a <_svfiprintf_r+0x186>
 8012d14:	9b03      	ldr	r3, [sp, #12]
 8012d16:	3402      	adds	r4, #2
 8012d18:	1d1a      	adds	r2, r3, #4
 8012d1a:	681b      	ldr	r3, [r3, #0]
 8012d1c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012d20:	9203      	str	r2, [sp, #12]
 8012d22:	9305      	str	r3, [sp, #20]
 8012d24:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012de8 <_svfiprintf_r+0x1f4>
 8012d28:	2203      	movs	r2, #3
 8012d2a:	7821      	ldrb	r1, [r4, #0]
 8012d2c:	4650      	mov	r0, sl
 8012d2e:	f7fe fc98 	bl	8011662 <memchr>
 8012d32:	b138      	cbz	r0, 8012d44 <_svfiprintf_r+0x150>
 8012d34:	eba0 000a 	sub.w	r0, r0, sl
 8012d38:	2240      	movs	r2, #64	@ 0x40
 8012d3a:	9b04      	ldr	r3, [sp, #16]
 8012d3c:	3401      	adds	r4, #1
 8012d3e:	4082      	lsls	r2, r0
 8012d40:	4313      	orrs	r3, r2
 8012d42:	9304      	str	r3, [sp, #16]
 8012d44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012d48:	2206      	movs	r2, #6
 8012d4a:	4824      	ldr	r0, [pc, #144]	@ (8012ddc <_svfiprintf_r+0x1e8>)
 8012d4c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012d50:	f7fe fc87 	bl	8011662 <memchr>
 8012d54:	2800      	cmp	r0, #0
 8012d56:	d036      	beq.n	8012dc6 <_svfiprintf_r+0x1d2>
 8012d58:	4b21      	ldr	r3, [pc, #132]	@ (8012de0 <_svfiprintf_r+0x1ec>)
 8012d5a:	bb1b      	cbnz	r3, 8012da4 <_svfiprintf_r+0x1b0>
 8012d5c:	9b03      	ldr	r3, [sp, #12]
 8012d5e:	3307      	adds	r3, #7
 8012d60:	f023 0307 	bic.w	r3, r3, #7
 8012d64:	3308      	adds	r3, #8
 8012d66:	9303      	str	r3, [sp, #12]
 8012d68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d6a:	4433      	add	r3, r6
 8012d6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012d6e:	e76a      	b.n	8012c46 <_svfiprintf_r+0x52>
 8012d70:	fb0c 3202 	mla	r2, ip, r2, r3
 8012d74:	460c      	mov	r4, r1
 8012d76:	2001      	movs	r0, #1
 8012d78:	e7a8      	b.n	8012ccc <_svfiprintf_r+0xd8>
 8012d7a:	2300      	movs	r3, #0
 8012d7c:	3401      	adds	r4, #1
 8012d7e:	f04f 0c0a 	mov.w	ip, #10
 8012d82:	4619      	mov	r1, r3
 8012d84:	9305      	str	r3, [sp, #20]
 8012d86:	4620      	mov	r0, r4
 8012d88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012d8c:	3a30      	subs	r2, #48	@ 0x30
 8012d8e:	2a09      	cmp	r2, #9
 8012d90:	d903      	bls.n	8012d9a <_svfiprintf_r+0x1a6>
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	d0c6      	beq.n	8012d24 <_svfiprintf_r+0x130>
 8012d96:	9105      	str	r1, [sp, #20]
 8012d98:	e7c4      	b.n	8012d24 <_svfiprintf_r+0x130>
 8012d9a:	fb0c 2101 	mla	r1, ip, r1, r2
 8012d9e:	4604      	mov	r4, r0
 8012da0:	2301      	movs	r3, #1
 8012da2:	e7f0      	b.n	8012d86 <_svfiprintf_r+0x192>
 8012da4:	ab03      	add	r3, sp, #12
 8012da6:	462a      	mov	r2, r5
 8012da8:	a904      	add	r1, sp, #16
 8012daa:	4638      	mov	r0, r7
 8012dac:	9300      	str	r3, [sp, #0]
 8012dae:	4b0d      	ldr	r3, [pc, #52]	@ (8012de4 <_svfiprintf_r+0x1f0>)
 8012db0:	f7fd fe10 	bl	80109d4 <_printf_float>
 8012db4:	1c42      	adds	r2, r0, #1
 8012db6:	4606      	mov	r6, r0
 8012db8:	d1d6      	bne.n	8012d68 <_svfiprintf_r+0x174>
 8012dba:	89ab      	ldrh	r3, [r5, #12]
 8012dbc:	065b      	lsls	r3, r3, #25
 8012dbe:	f53f af2d 	bmi.w	8012c1c <_svfiprintf_r+0x28>
 8012dc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012dc4:	e72c      	b.n	8012c20 <_svfiprintf_r+0x2c>
 8012dc6:	ab03      	add	r3, sp, #12
 8012dc8:	462a      	mov	r2, r5
 8012dca:	a904      	add	r1, sp, #16
 8012dcc:	4638      	mov	r0, r7
 8012dce:	9300      	str	r3, [sp, #0]
 8012dd0:	4b04      	ldr	r3, [pc, #16]	@ (8012de4 <_svfiprintf_r+0x1f0>)
 8012dd2:	f7fe f89b 	bl	8010f0c <_printf_i>
 8012dd6:	e7ed      	b.n	8012db4 <_svfiprintf_r+0x1c0>
 8012dd8:	08030c83 	.word	0x08030c83
 8012ddc:	08030c8d 	.word	0x08030c8d
 8012de0:	080109d5 	.word	0x080109d5
 8012de4:	08012b3d 	.word	0x08012b3d
 8012de8:	08030c89 	.word	0x08030c89

08012dec <fiprintf>:
 8012dec:	b40e      	push	{r1, r2, r3}
 8012dee:	b503      	push	{r0, r1, lr}
 8012df0:	ab03      	add	r3, sp, #12
 8012df2:	4601      	mov	r1, r0
 8012df4:	4805      	ldr	r0, [pc, #20]	@ (8012e0c <fiprintf+0x20>)
 8012df6:	f853 2b04 	ldr.w	r2, [r3], #4
 8012dfa:	6800      	ldr	r0, [r0, #0]
 8012dfc:	9301      	str	r3, [sp, #4]
 8012dfe:	f000 f885 	bl	8012f0c <_vfiprintf_r>
 8012e02:	b002      	add	sp, #8
 8012e04:	f85d eb04 	ldr.w	lr, [sp], #4
 8012e08:	b003      	add	sp, #12
 8012e0a:	4770      	bx	lr
 8012e0c:	2000001c 	.word	0x2000001c

08012e10 <memmove>:
 8012e10:	4288      	cmp	r0, r1
 8012e12:	b510      	push	{r4, lr}
 8012e14:	eb01 0402 	add.w	r4, r1, r2
 8012e18:	d902      	bls.n	8012e20 <memmove+0x10>
 8012e1a:	4284      	cmp	r4, r0
 8012e1c:	4623      	mov	r3, r4
 8012e1e:	d807      	bhi.n	8012e30 <memmove+0x20>
 8012e20:	1e43      	subs	r3, r0, #1
 8012e22:	42a1      	cmp	r1, r4
 8012e24:	d008      	beq.n	8012e38 <memmove+0x28>
 8012e26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012e2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012e2e:	e7f8      	b.n	8012e22 <memmove+0x12>
 8012e30:	4402      	add	r2, r0
 8012e32:	4601      	mov	r1, r0
 8012e34:	428a      	cmp	r2, r1
 8012e36:	d100      	bne.n	8012e3a <memmove+0x2a>
 8012e38:	bd10      	pop	{r4, pc}
 8012e3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012e3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8012e42:	e7f7      	b.n	8012e34 <memmove+0x24>

08012e44 <abort>:
 8012e44:	2006      	movs	r0, #6
 8012e46:	b508      	push	{r3, lr}
 8012e48:	f000 fa34 	bl	80132b4 <raise>
 8012e4c:	2001      	movs	r0, #1
 8012e4e:	f7ef fd71 	bl	8002934 <_exit>

08012e52 <_calloc_r>:
 8012e52:	b570      	push	{r4, r5, r6, lr}
 8012e54:	fba1 5402 	umull	r5, r4, r1, r2
 8012e58:	b934      	cbnz	r4, 8012e68 <_calloc_r+0x16>
 8012e5a:	4629      	mov	r1, r5
 8012e5c:	f7fd fbde 	bl	801061c <_malloc_r>
 8012e60:	4606      	mov	r6, r0
 8012e62:	b928      	cbnz	r0, 8012e70 <_calloc_r+0x1e>
 8012e64:	4630      	mov	r0, r6
 8012e66:	bd70      	pop	{r4, r5, r6, pc}
 8012e68:	220c      	movs	r2, #12
 8012e6a:	2600      	movs	r6, #0
 8012e6c:	6002      	str	r2, [r0, #0]
 8012e6e:	e7f9      	b.n	8012e64 <_calloc_r+0x12>
 8012e70:	462a      	mov	r2, r5
 8012e72:	4621      	mov	r1, r4
 8012e74:	f7fe fb4f 	bl	8011516 <memset>
 8012e78:	e7f4      	b.n	8012e64 <_calloc_r+0x12>

08012e7a <__ascii_mbtowc>:
 8012e7a:	b082      	sub	sp, #8
 8012e7c:	b901      	cbnz	r1, 8012e80 <__ascii_mbtowc+0x6>
 8012e7e:	a901      	add	r1, sp, #4
 8012e80:	b142      	cbz	r2, 8012e94 <__ascii_mbtowc+0x1a>
 8012e82:	b14b      	cbz	r3, 8012e98 <__ascii_mbtowc+0x1e>
 8012e84:	7813      	ldrb	r3, [r2, #0]
 8012e86:	600b      	str	r3, [r1, #0]
 8012e88:	7812      	ldrb	r2, [r2, #0]
 8012e8a:	1e10      	subs	r0, r2, #0
 8012e8c:	bf18      	it	ne
 8012e8e:	2001      	movne	r0, #1
 8012e90:	b002      	add	sp, #8
 8012e92:	4770      	bx	lr
 8012e94:	4610      	mov	r0, r2
 8012e96:	e7fb      	b.n	8012e90 <__ascii_mbtowc+0x16>
 8012e98:	f06f 0001 	mvn.w	r0, #1
 8012e9c:	e7f8      	b.n	8012e90 <__ascii_mbtowc+0x16>

08012e9e <__ascii_wctomb>:
 8012e9e:	4603      	mov	r3, r0
 8012ea0:	4608      	mov	r0, r1
 8012ea2:	b141      	cbz	r1, 8012eb6 <__ascii_wctomb+0x18>
 8012ea4:	2aff      	cmp	r2, #255	@ 0xff
 8012ea6:	d904      	bls.n	8012eb2 <__ascii_wctomb+0x14>
 8012ea8:	228a      	movs	r2, #138	@ 0x8a
 8012eaa:	f04f 30ff 	mov.w	r0, #4294967295
 8012eae:	601a      	str	r2, [r3, #0]
 8012eb0:	4770      	bx	lr
 8012eb2:	2001      	movs	r0, #1
 8012eb4:	700a      	strb	r2, [r1, #0]
 8012eb6:	4770      	bx	lr

08012eb8 <__sfputc_r>:
 8012eb8:	6893      	ldr	r3, [r2, #8]
 8012eba:	3b01      	subs	r3, #1
 8012ebc:	2b00      	cmp	r3, #0
 8012ebe:	b410      	push	{r4}
 8012ec0:	6093      	str	r3, [r2, #8]
 8012ec2:	da08      	bge.n	8012ed6 <__sfputc_r+0x1e>
 8012ec4:	6994      	ldr	r4, [r2, #24]
 8012ec6:	42a3      	cmp	r3, r4
 8012ec8:	db01      	blt.n	8012ece <__sfputc_r+0x16>
 8012eca:	290a      	cmp	r1, #10
 8012ecc:	d103      	bne.n	8012ed6 <__sfputc_r+0x1e>
 8012ece:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012ed2:	f000 b933 	b.w	801313c <__swbuf_r>
 8012ed6:	6813      	ldr	r3, [r2, #0]
 8012ed8:	1c58      	adds	r0, r3, #1
 8012eda:	6010      	str	r0, [r2, #0]
 8012edc:	4608      	mov	r0, r1
 8012ede:	7019      	strb	r1, [r3, #0]
 8012ee0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012ee4:	4770      	bx	lr

08012ee6 <__sfputs_r>:
 8012ee6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ee8:	4606      	mov	r6, r0
 8012eea:	460f      	mov	r7, r1
 8012eec:	4614      	mov	r4, r2
 8012eee:	18d5      	adds	r5, r2, r3
 8012ef0:	42ac      	cmp	r4, r5
 8012ef2:	d101      	bne.n	8012ef8 <__sfputs_r+0x12>
 8012ef4:	2000      	movs	r0, #0
 8012ef6:	e007      	b.n	8012f08 <__sfputs_r+0x22>
 8012ef8:	463a      	mov	r2, r7
 8012efa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012efe:	4630      	mov	r0, r6
 8012f00:	f7ff ffda 	bl	8012eb8 <__sfputc_r>
 8012f04:	1c43      	adds	r3, r0, #1
 8012f06:	d1f3      	bne.n	8012ef0 <__sfputs_r+0xa>
 8012f08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012f0c <_vfiprintf_r>:
 8012f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f10:	460d      	mov	r5, r1
 8012f12:	b09d      	sub	sp, #116	@ 0x74
 8012f14:	4614      	mov	r4, r2
 8012f16:	4698      	mov	r8, r3
 8012f18:	4606      	mov	r6, r0
 8012f1a:	b118      	cbz	r0, 8012f24 <_vfiprintf_r+0x18>
 8012f1c:	6a03      	ldr	r3, [r0, #32]
 8012f1e:	b90b      	cbnz	r3, 8012f24 <_vfiprintf_r+0x18>
 8012f20:	f7fe fa4a 	bl	80113b8 <__sinit>
 8012f24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012f26:	07d9      	lsls	r1, r3, #31
 8012f28:	d405      	bmi.n	8012f36 <_vfiprintf_r+0x2a>
 8012f2a:	89ab      	ldrh	r3, [r5, #12]
 8012f2c:	059a      	lsls	r2, r3, #22
 8012f2e:	d402      	bmi.n	8012f36 <_vfiprintf_r+0x2a>
 8012f30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012f32:	f7fe fb94 	bl	801165e <__retarget_lock_acquire_recursive>
 8012f36:	89ab      	ldrh	r3, [r5, #12]
 8012f38:	071b      	lsls	r3, r3, #28
 8012f3a:	d501      	bpl.n	8012f40 <_vfiprintf_r+0x34>
 8012f3c:	692b      	ldr	r3, [r5, #16]
 8012f3e:	b99b      	cbnz	r3, 8012f68 <_vfiprintf_r+0x5c>
 8012f40:	4629      	mov	r1, r5
 8012f42:	4630      	mov	r0, r6
 8012f44:	f000 f938 	bl	80131b8 <__swsetup_r>
 8012f48:	b170      	cbz	r0, 8012f68 <_vfiprintf_r+0x5c>
 8012f4a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012f4c:	07dc      	lsls	r4, r3, #31
 8012f4e:	d504      	bpl.n	8012f5a <_vfiprintf_r+0x4e>
 8012f50:	f04f 30ff 	mov.w	r0, #4294967295
 8012f54:	b01d      	add	sp, #116	@ 0x74
 8012f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012f5a:	89ab      	ldrh	r3, [r5, #12]
 8012f5c:	0598      	lsls	r0, r3, #22
 8012f5e:	d4f7      	bmi.n	8012f50 <_vfiprintf_r+0x44>
 8012f60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012f62:	f7fe fb7d 	bl	8011660 <__retarget_lock_release_recursive>
 8012f66:	e7f3      	b.n	8012f50 <_vfiprintf_r+0x44>
 8012f68:	2300      	movs	r3, #0
 8012f6a:	f8cd 800c 	str.w	r8, [sp, #12]
 8012f6e:	f04f 0901 	mov.w	r9, #1
 8012f72:	f8df 81b4 	ldr.w	r8, [pc, #436]	@ 8013128 <_vfiprintf_r+0x21c>
 8012f76:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f78:	2320      	movs	r3, #32
 8012f7a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012f7e:	2330      	movs	r3, #48	@ 0x30
 8012f80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012f84:	4623      	mov	r3, r4
 8012f86:	469a      	mov	sl, r3
 8012f88:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012f8c:	b10a      	cbz	r2, 8012f92 <_vfiprintf_r+0x86>
 8012f8e:	2a25      	cmp	r2, #37	@ 0x25
 8012f90:	d1f9      	bne.n	8012f86 <_vfiprintf_r+0x7a>
 8012f92:	ebba 0b04 	subs.w	fp, sl, r4
 8012f96:	d00b      	beq.n	8012fb0 <_vfiprintf_r+0xa4>
 8012f98:	465b      	mov	r3, fp
 8012f9a:	4622      	mov	r2, r4
 8012f9c:	4629      	mov	r1, r5
 8012f9e:	4630      	mov	r0, r6
 8012fa0:	f7ff ffa1 	bl	8012ee6 <__sfputs_r>
 8012fa4:	3001      	adds	r0, #1
 8012fa6:	f000 80a7 	beq.w	80130f8 <_vfiprintf_r+0x1ec>
 8012faa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012fac:	445a      	add	r2, fp
 8012fae:	9209      	str	r2, [sp, #36]	@ 0x24
 8012fb0:	f89a 3000 	ldrb.w	r3, [sl]
 8012fb4:	2b00      	cmp	r3, #0
 8012fb6:	f000 809f 	beq.w	80130f8 <_vfiprintf_r+0x1ec>
 8012fba:	2300      	movs	r3, #0
 8012fbc:	f04f 32ff 	mov.w	r2, #4294967295
 8012fc0:	f10a 0a01 	add.w	sl, sl, #1
 8012fc4:	9304      	str	r3, [sp, #16]
 8012fc6:	9307      	str	r3, [sp, #28]
 8012fc8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012fcc:	931a      	str	r3, [sp, #104]	@ 0x68
 8012fce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012fd2:	4654      	mov	r4, sl
 8012fd4:	2205      	movs	r2, #5
 8012fd6:	4854      	ldr	r0, [pc, #336]	@ (8013128 <_vfiprintf_r+0x21c>)
 8012fd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012fdc:	f7fe fb41 	bl	8011662 <memchr>
 8012fe0:	9a04      	ldr	r2, [sp, #16]
 8012fe2:	b9d8      	cbnz	r0, 801301c <_vfiprintf_r+0x110>
 8012fe4:	06d1      	lsls	r1, r2, #27
 8012fe6:	bf44      	itt	mi
 8012fe8:	2320      	movmi	r3, #32
 8012fea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012fee:	0713      	lsls	r3, r2, #28
 8012ff0:	bf44      	itt	mi
 8012ff2:	232b      	movmi	r3, #43	@ 0x2b
 8012ff4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012ff8:	f89a 3000 	ldrb.w	r3, [sl]
 8012ffc:	2b2a      	cmp	r3, #42	@ 0x2a
 8012ffe:	d015      	beq.n	801302c <_vfiprintf_r+0x120>
 8013000:	9a07      	ldr	r2, [sp, #28]
 8013002:	4654      	mov	r4, sl
 8013004:	2000      	movs	r0, #0
 8013006:	f04f 0c0a 	mov.w	ip, #10
 801300a:	4621      	mov	r1, r4
 801300c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013010:	3b30      	subs	r3, #48	@ 0x30
 8013012:	2b09      	cmp	r3, #9
 8013014:	d94b      	bls.n	80130ae <_vfiprintf_r+0x1a2>
 8013016:	b1b0      	cbz	r0, 8013046 <_vfiprintf_r+0x13a>
 8013018:	9207      	str	r2, [sp, #28]
 801301a:	e014      	b.n	8013046 <_vfiprintf_r+0x13a>
 801301c:	eba0 0308 	sub.w	r3, r0, r8
 8013020:	46a2      	mov	sl, r4
 8013022:	fa09 f303 	lsl.w	r3, r9, r3
 8013026:	4313      	orrs	r3, r2
 8013028:	9304      	str	r3, [sp, #16]
 801302a:	e7d2      	b.n	8012fd2 <_vfiprintf_r+0xc6>
 801302c:	9b03      	ldr	r3, [sp, #12]
 801302e:	1d19      	adds	r1, r3, #4
 8013030:	681b      	ldr	r3, [r3, #0]
 8013032:	2b00      	cmp	r3, #0
 8013034:	9103      	str	r1, [sp, #12]
 8013036:	bfbb      	ittet	lt
 8013038:	425b      	neglt	r3, r3
 801303a:	f042 0202 	orrlt.w	r2, r2, #2
 801303e:	9307      	strge	r3, [sp, #28]
 8013040:	9307      	strlt	r3, [sp, #28]
 8013042:	bfb8      	it	lt
 8013044:	9204      	strlt	r2, [sp, #16]
 8013046:	7823      	ldrb	r3, [r4, #0]
 8013048:	2b2e      	cmp	r3, #46	@ 0x2e
 801304a:	d10a      	bne.n	8013062 <_vfiprintf_r+0x156>
 801304c:	7863      	ldrb	r3, [r4, #1]
 801304e:	2b2a      	cmp	r3, #42	@ 0x2a
 8013050:	d132      	bne.n	80130b8 <_vfiprintf_r+0x1ac>
 8013052:	9b03      	ldr	r3, [sp, #12]
 8013054:	3402      	adds	r4, #2
 8013056:	1d1a      	adds	r2, r3, #4
 8013058:	681b      	ldr	r3, [r3, #0]
 801305a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801305e:	9203      	str	r2, [sp, #12]
 8013060:	9305      	str	r3, [sp, #20]
 8013062:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013138 <_vfiprintf_r+0x22c>
 8013066:	2203      	movs	r2, #3
 8013068:	7821      	ldrb	r1, [r4, #0]
 801306a:	4650      	mov	r0, sl
 801306c:	f7fe faf9 	bl	8011662 <memchr>
 8013070:	b138      	cbz	r0, 8013082 <_vfiprintf_r+0x176>
 8013072:	eba0 000a 	sub.w	r0, r0, sl
 8013076:	2240      	movs	r2, #64	@ 0x40
 8013078:	9b04      	ldr	r3, [sp, #16]
 801307a:	3401      	adds	r4, #1
 801307c:	4082      	lsls	r2, r0
 801307e:	4313      	orrs	r3, r2
 8013080:	9304      	str	r3, [sp, #16]
 8013082:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013086:	2206      	movs	r2, #6
 8013088:	4828      	ldr	r0, [pc, #160]	@ (801312c <_vfiprintf_r+0x220>)
 801308a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801308e:	f7fe fae8 	bl	8011662 <memchr>
 8013092:	2800      	cmp	r0, #0
 8013094:	d03f      	beq.n	8013116 <_vfiprintf_r+0x20a>
 8013096:	4b26      	ldr	r3, [pc, #152]	@ (8013130 <_vfiprintf_r+0x224>)
 8013098:	bb1b      	cbnz	r3, 80130e2 <_vfiprintf_r+0x1d6>
 801309a:	9b03      	ldr	r3, [sp, #12]
 801309c:	3307      	adds	r3, #7
 801309e:	f023 0307 	bic.w	r3, r3, #7
 80130a2:	3308      	adds	r3, #8
 80130a4:	9303      	str	r3, [sp, #12]
 80130a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80130a8:	443b      	add	r3, r7
 80130aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80130ac:	e76a      	b.n	8012f84 <_vfiprintf_r+0x78>
 80130ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80130b2:	460c      	mov	r4, r1
 80130b4:	2001      	movs	r0, #1
 80130b6:	e7a8      	b.n	801300a <_vfiprintf_r+0xfe>
 80130b8:	2300      	movs	r3, #0
 80130ba:	3401      	adds	r4, #1
 80130bc:	f04f 0c0a 	mov.w	ip, #10
 80130c0:	4619      	mov	r1, r3
 80130c2:	9305      	str	r3, [sp, #20]
 80130c4:	4620      	mov	r0, r4
 80130c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80130ca:	3a30      	subs	r2, #48	@ 0x30
 80130cc:	2a09      	cmp	r2, #9
 80130ce:	d903      	bls.n	80130d8 <_vfiprintf_r+0x1cc>
 80130d0:	2b00      	cmp	r3, #0
 80130d2:	d0c6      	beq.n	8013062 <_vfiprintf_r+0x156>
 80130d4:	9105      	str	r1, [sp, #20]
 80130d6:	e7c4      	b.n	8013062 <_vfiprintf_r+0x156>
 80130d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80130dc:	4604      	mov	r4, r0
 80130de:	2301      	movs	r3, #1
 80130e0:	e7f0      	b.n	80130c4 <_vfiprintf_r+0x1b8>
 80130e2:	ab03      	add	r3, sp, #12
 80130e4:	462a      	mov	r2, r5
 80130e6:	a904      	add	r1, sp, #16
 80130e8:	4630      	mov	r0, r6
 80130ea:	9300      	str	r3, [sp, #0]
 80130ec:	4b11      	ldr	r3, [pc, #68]	@ (8013134 <_vfiprintf_r+0x228>)
 80130ee:	f7fd fc71 	bl	80109d4 <_printf_float>
 80130f2:	4607      	mov	r7, r0
 80130f4:	1c78      	adds	r0, r7, #1
 80130f6:	d1d6      	bne.n	80130a6 <_vfiprintf_r+0x19a>
 80130f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80130fa:	07d9      	lsls	r1, r3, #31
 80130fc:	d405      	bmi.n	801310a <_vfiprintf_r+0x1fe>
 80130fe:	89ab      	ldrh	r3, [r5, #12]
 8013100:	059a      	lsls	r2, r3, #22
 8013102:	d402      	bmi.n	801310a <_vfiprintf_r+0x1fe>
 8013104:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013106:	f7fe faab 	bl	8011660 <__retarget_lock_release_recursive>
 801310a:	89ab      	ldrh	r3, [r5, #12]
 801310c:	065b      	lsls	r3, r3, #25
 801310e:	f53f af1f 	bmi.w	8012f50 <_vfiprintf_r+0x44>
 8013112:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013114:	e71e      	b.n	8012f54 <_vfiprintf_r+0x48>
 8013116:	ab03      	add	r3, sp, #12
 8013118:	462a      	mov	r2, r5
 801311a:	a904      	add	r1, sp, #16
 801311c:	4630      	mov	r0, r6
 801311e:	9300      	str	r3, [sp, #0]
 8013120:	4b04      	ldr	r3, [pc, #16]	@ (8013134 <_vfiprintf_r+0x228>)
 8013122:	f7fd fef3 	bl	8010f0c <_printf_i>
 8013126:	e7e4      	b.n	80130f2 <_vfiprintf_r+0x1e6>
 8013128:	08030c83 	.word	0x08030c83
 801312c:	08030c8d 	.word	0x08030c8d
 8013130:	080109d5 	.word	0x080109d5
 8013134:	08012ee7 	.word	0x08012ee7
 8013138:	08030c89 	.word	0x08030c89

0801313c <__swbuf_r>:
 801313c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801313e:	460e      	mov	r6, r1
 8013140:	4614      	mov	r4, r2
 8013142:	4605      	mov	r5, r0
 8013144:	b118      	cbz	r0, 801314e <__swbuf_r+0x12>
 8013146:	6a03      	ldr	r3, [r0, #32]
 8013148:	b90b      	cbnz	r3, 801314e <__swbuf_r+0x12>
 801314a:	f7fe f935 	bl	80113b8 <__sinit>
 801314e:	69a3      	ldr	r3, [r4, #24]
 8013150:	60a3      	str	r3, [r4, #8]
 8013152:	89a3      	ldrh	r3, [r4, #12]
 8013154:	071a      	lsls	r2, r3, #28
 8013156:	d501      	bpl.n	801315c <__swbuf_r+0x20>
 8013158:	6923      	ldr	r3, [r4, #16]
 801315a:	b943      	cbnz	r3, 801316e <__swbuf_r+0x32>
 801315c:	4621      	mov	r1, r4
 801315e:	4628      	mov	r0, r5
 8013160:	f000 f82a 	bl	80131b8 <__swsetup_r>
 8013164:	b118      	cbz	r0, 801316e <__swbuf_r+0x32>
 8013166:	f04f 37ff 	mov.w	r7, #4294967295
 801316a:	4638      	mov	r0, r7
 801316c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801316e:	6823      	ldr	r3, [r4, #0]
 8013170:	b2f6      	uxtb	r6, r6
 8013172:	6922      	ldr	r2, [r4, #16]
 8013174:	4637      	mov	r7, r6
 8013176:	1a98      	subs	r0, r3, r2
 8013178:	6963      	ldr	r3, [r4, #20]
 801317a:	4283      	cmp	r3, r0
 801317c:	dc05      	bgt.n	801318a <__swbuf_r+0x4e>
 801317e:	4621      	mov	r1, r4
 8013180:	4628      	mov	r0, r5
 8013182:	f7fe f865 	bl	8011250 <_fflush_r>
 8013186:	2800      	cmp	r0, #0
 8013188:	d1ed      	bne.n	8013166 <__swbuf_r+0x2a>
 801318a:	68a3      	ldr	r3, [r4, #8]
 801318c:	3b01      	subs	r3, #1
 801318e:	60a3      	str	r3, [r4, #8]
 8013190:	6823      	ldr	r3, [r4, #0]
 8013192:	1c5a      	adds	r2, r3, #1
 8013194:	6022      	str	r2, [r4, #0]
 8013196:	701e      	strb	r6, [r3, #0]
 8013198:	1c43      	adds	r3, r0, #1
 801319a:	6962      	ldr	r2, [r4, #20]
 801319c:	429a      	cmp	r2, r3
 801319e:	d004      	beq.n	80131aa <__swbuf_r+0x6e>
 80131a0:	89a3      	ldrh	r3, [r4, #12]
 80131a2:	07db      	lsls	r3, r3, #31
 80131a4:	d5e1      	bpl.n	801316a <__swbuf_r+0x2e>
 80131a6:	2e0a      	cmp	r6, #10
 80131a8:	d1df      	bne.n	801316a <__swbuf_r+0x2e>
 80131aa:	4621      	mov	r1, r4
 80131ac:	4628      	mov	r0, r5
 80131ae:	f7fe f84f 	bl	8011250 <_fflush_r>
 80131b2:	2800      	cmp	r0, #0
 80131b4:	d0d9      	beq.n	801316a <__swbuf_r+0x2e>
 80131b6:	e7d6      	b.n	8013166 <__swbuf_r+0x2a>

080131b8 <__swsetup_r>:
 80131b8:	b538      	push	{r3, r4, r5, lr}
 80131ba:	4b29      	ldr	r3, [pc, #164]	@ (8013260 <__swsetup_r+0xa8>)
 80131bc:	4605      	mov	r5, r0
 80131be:	460c      	mov	r4, r1
 80131c0:	6818      	ldr	r0, [r3, #0]
 80131c2:	b118      	cbz	r0, 80131cc <__swsetup_r+0x14>
 80131c4:	6a03      	ldr	r3, [r0, #32]
 80131c6:	b90b      	cbnz	r3, 80131cc <__swsetup_r+0x14>
 80131c8:	f7fe f8f6 	bl	80113b8 <__sinit>
 80131cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80131d0:	0719      	lsls	r1, r3, #28
 80131d2:	d422      	bmi.n	801321a <__swsetup_r+0x62>
 80131d4:	06da      	lsls	r2, r3, #27
 80131d6:	d407      	bmi.n	80131e8 <__swsetup_r+0x30>
 80131d8:	2209      	movs	r2, #9
 80131da:	602a      	str	r2, [r5, #0]
 80131dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80131e0:	f04f 30ff 	mov.w	r0, #4294967295
 80131e4:	81a3      	strh	r3, [r4, #12]
 80131e6:	e033      	b.n	8013250 <__swsetup_r+0x98>
 80131e8:	0758      	lsls	r0, r3, #29
 80131ea:	d512      	bpl.n	8013212 <__swsetup_r+0x5a>
 80131ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80131ee:	b141      	cbz	r1, 8013202 <__swsetup_r+0x4a>
 80131f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80131f4:	4299      	cmp	r1, r3
 80131f6:	d002      	beq.n	80131fe <__swsetup_r+0x46>
 80131f8:	4628      	mov	r0, r5
 80131fa:	f7ff f8cb 	bl	8012394 <_free_r>
 80131fe:	2300      	movs	r3, #0
 8013200:	6363      	str	r3, [r4, #52]	@ 0x34
 8013202:	89a3      	ldrh	r3, [r4, #12]
 8013204:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013208:	81a3      	strh	r3, [r4, #12]
 801320a:	2300      	movs	r3, #0
 801320c:	6063      	str	r3, [r4, #4]
 801320e:	6923      	ldr	r3, [r4, #16]
 8013210:	6023      	str	r3, [r4, #0]
 8013212:	89a3      	ldrh	r3, [r4, #12]
 8013214:	f043 0308 	orr.w	r3, r3, #8
 8013218:	81a3      	strh	r3, [r4, #12]
 801321a:	6923      	ldr	r3, [r4, #16]
 801321c:	b94b      	cbnz	r3, 8013232 <__swsetup_r+0x7a>
 801321e:	89a3      	ldrh	r3, [r4, #12]
 8013220:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8013224:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013228:	d003      	beq.n	8013232 <__swsetup_r+0x7a>
 801322a:	4621      	mov	r1, r4
 801322c:	4628      	mov	r0, r5
 801322e:	f000 f882 	bl	8013336 <__smakebuf_r>
 8013232:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013236:	f013 0201 	ands.w	r2, r3, #1
 801323a:	d00a      	beq.n	8013252 <__swsetup_r+0x9a>
 801323c:	2200      	movs	r2, #0
 801323e:	60a2      	str	r2, [r4, #8]
 8013240:	6962      	ldr	r2, [r4, #20]
 8013242:	4252      	negs	r2, r2
 8013244:	61a2      	str	r2, [r4, #24]
 8013246:	6922      	ldr	r2, [r4, #16]
 8013248:	b942      	cbnz	r2, 801325c <__swsetup_r+0xa4>
 801324a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801324e:	d1c5      	bne.n	80131dc <__swsetup_r+0x24>
 8013250:	bd38      	pop	{r3, r4, r5, pc}
 8013252:	0799      	lsls	r1, r3, #30
 8013254:	bf58      	it	pl
 8013256:	6962      	ldrpl	r2, [r4, #20]
 8013258:	60a2      	str	r2, [r4, #8]
 801325a:	e7f4      	b.n	8013246 <__swsetup_r+0x8e>
 801325c:	2000      	movs	r0, #0
 801325e:	e7f7      	b.n	8013250 <__swsetup_r+0x98>
 8013260:	2000001c 	.word	0x2000001c

08013264 <_raise_r>:
 8013264:	291f      	cmp	r1, #31
 8013266:	b538      	push	{r3, r4, r5, lr}
 8013268:	4605      	mov	r5, r0
 801326a:	460c      	mov	r4, r1
 801326c:	d904      	bls.n	8013278 <_raise_r+0x14>
 801326e:	2316      	movs	r3, #22
 8013270:	6003      	str	r3, [r0, #0]
 8013272:	f04f 30ff 	mov.w	r0, #4294967295
 8013276:	bd38      	pop	{r3, r4, r5, pc}
 8013278:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801327a:	b112      	cbz	r2, 8013282 <_raise_r+0x1e>
 801327c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013280:	b94b      	cbnz	r3, 8013296 <_raise_r+0x32>
 8013282:	4628      	mov	r0, r5
 8013284:	f000 f830 	bl	80132e8 <_getpid_r>
 8013288:	4622      	mov	r2, r4
 801328a:	4601      	mov	r1, r0
 801328c:	4628      	mov	r0, r5
 801328e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013292:	f000 b817 	b.w	80132c4 <_kill_r>
 8013296:	2b01      	cmp	r3, #1
 8013298:	d00a      	beq.n	80132b0 <_raise_r+0x4c>
 801329a:	1c59      	adds	r1, r3, #1
 801329c:	d103      	bne.n	80132a6 <_raise_r+0x42>
 801329e:	2316      	movs	r3, #22
 80132a0:	6003      	str	r3, [r0, #0]
 80132a2:	2001      	movs	r0, #1
 80132a4:	e7e7      	b.n	8013276 <_raise_r+0x12>
 80132a6:	2100      	movs	r1, #0
 80132a8:	4620      	mov	r0, r4
 80132aa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80132ae:	4798      	blx	r3
 80132b0:	2000      	movs	r0, #0
 80132b2:	e7e0      	b.n	8013276 <_raise_r+0x12>

080132b4 <raise>:
 80132b4:	4b02      	ldr	r3, [pc, #8]	@ (80132c0 <raise+0xc>)
 80132b6:	4601      	mov	r1, r0
 80132b8:	6818      	ldr	r0, [r3, #0]
 80132ba:	f7ff bfd3 	b.w	8013264 <_raise_r>
 80132be:	bf00      	nop
 80132c0:	2000001c 	.word	0x2000001c

080132c4 <_kill_r>:
 80132c4:	b538      	push	{r3, r4, r5, lr}
 80132c6:	2300      	movs	r3, #0
 80132c8:	4d06      	ldr	r5, [pc, #24]	@ (80132e4 <_kill_r+0x20>)
 80132ca:	4604      	mov	r4, r0
 80132cc:	4608      	mov	r0, r1
 80132ce:	4611      	mov	r1, r2
 80132d0:	602b      	str	r3, [r5, #0]
 80132d2:	f7ef fb1f 	bl	8002914 <_kill>
 80132d6:	1c43      	adds	r3, r0, #1
 80132d8:	d102      	bne.n	80132e0 <_kill_r+0x1c>
 80132da:	682b      	ldr	r3, [r5, #0]
 80132dc:	b103      	cbz	r3, 80132e0 <_kill_r+0x1c>
 80132de:	6023      	str	r3, [r4, #0]
 80132e0:	bd38      	pop	{r3, r4, r5, pc}
 80132e2:	bf00      	nop
 80132e4:	200167a4 	.word	0x200167a4

080132e8 <_getpid_r>:
 80132e8:	f7ef bb0c 	b.w	8002904 <_getpid>

080132ec <__swhatbuf_r>:
 80132ec:	b570      	push	{r4, r5, r6, lr}
 80132ee:	460c      	mov	r4, r1
 80132f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80132f4:	b096      	sub	sp, #88	@ 0x58
 80132f6:	4615      	mov	r5, r2
 80132f8:	2900      	cmp	r1, #0
 80132fa:	461e      	mov	r6, r3
 80132fc:	da0c      	bge.n	8013318 <__swhatbuf_r+0x2c>
 80132fe:	89a3      	ldrh	r3, [r4, #12]
 8013300:	2100      	movs	r1, #0
 8013302:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8013306:	bf14      	ite	ne
 8013308:	2340      	movne	r3, #64	@ 0x40
 801330a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801330e:	2000      	movs	r0, #0
 8013310:	6031      	str	r1, [r6, #0]
 8013312:	602b      	str	r3, [r5, #0]
 8013314:	b016      	add	sp, #88	@ 0x58
 8013316:	bd70      	pop	{r4, r5, r6, pc}
 8013318:	466a      	mov	r2, sp
 801331a:	f000 f849 	bl	80133b0 <_fstat_r>
 801331e:	2800      	cmp	r0, #0
 8013320:	dbed      	blt.n	80132fe <__swhatbuf_r+0x12>
 8013322:	9901      	ldr	r1, [sp, #4]
 8013324:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013328:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801332c:	4259      	negs	r1, r3
 801332e:	4159      	adcs	r1, r3
 8013330:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8013334:	e7eb      	b.n	801330e <__swhatbuf_r+0x22>

08013336 <__smakebuf_r>:
 8013336:	898b      	ldrh	r3, [r1, #12]
 8013338:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801333a:	079d      	lsls	r5, r3, #30
 801333c:	4606      	mov	r6, r0
 801333e:	460c      	mov	r4, r1
 8013340:	d507      	bpl.n	8013352 <__smakebuf_r+0x1c>
 8013342:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013346:	6023      	str	r3, [r4, #0]
 8013348:	6123      	str	r3, [r4, #16]
 801334a:	2301      	movs	r3, #1
 801334c:	6163      	str	r3, [r4, #20]
 801334e:	b003      	add	sp, #12
 8013350:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013352:	ab01      	add	r3, sp, #4
 8013354:	466a      	mov	r2, sp
 8013356:	f7ff ffc9 	bl	80132ec <__swhatbuf_r>
 801335a:	9f00      	ldr	r7, [sp, #0]
 801335c:	4605      	mov	r5, r0
 801335e:	4630      	mov	r0, r6
 8013360:	4639      	mov	r1, r7
 8013362:	f7fd f95b 	bl	801061c <_malloc_r>
 8013366:	b948      	cbnz	r0, 801337c <__smakebuf_r+0x46>
 8013368:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801336c:	059a      	lsls	r2, r3, #22
 801336e:	d4ee      	bmi.n	801334e <__smakebuf_r+0x18>
 8013370:	f023 0303 	bic.w	r3, r3, #3
 8013374:	f043 0302 	orr.w	r3, r3, #2
 8013378:	81a3      	strh	r3, [r4, #12]
 801337a:	e7e2      	b.n	8013342 <__smakebuf_r+0xc>
 801337c:	89a3      	ldrh	r3, [r4, #12]
 801337e:	6020      	str	r0, [r4, #0]
 8013380:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8013384:	81a3      	strh	r3, [r4, #12]
 8013386:	9b01      	ldr	r3, [sp, #4]
 8013388:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801338c:	b15b      	cbz	r3, 80133a6 <__smakebuf_r+0x70>
 801338e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013392:	4630      	mov	r0, r6
 8013394:	f000 f81e 	bl	80133d4 <_isatty_r>
 8013398:	b128      	cbz	r0, 80133a6 <__smakebuf_r+0x70>
 801339a:	89a3      	ldrh	r3, [r4, #12]
 801339c:	f023 0303 	bic.w	r3, r3, #3
 80133a0:	f043 0301 	orr.w	r3, r3, #1
 80133a4:	81a3      	strh	r3, [r4, #12]
 80133a6:	89a3      	ldrh	r3, [r4, #12]
 80133a8:	431d      	orrs	r5, r3
 80133aa:	81a5      	strh	r5, [r4, #12]
 80133ac:	e7cf      	b.n	801334e <__smakebuf_r+0x18>
	...

080133b0 <_fstat_r>:
 80133b0:	b538      	push	{r3, r4, r5, lr}
 80133b2:	2300      	movs	r3, #0
 80133b4:	4d06      	ldr	r5, [pc, #24]	@ (80133d0 <_fstat_r+0x20>)
 80133b6:	4604      	mov	r4, r0
 80133b8:	4608      	mov	r0, r1
 80133ba:	4611      	mov	r1, r2
 80133bc:	602b      	str	r3, [r5, #0]
 80133be:	f7ef faed 	bl	800299c <_fstat>
 80133c2:	1c43      	adds	r3, r0, #1
 80133c4:	d102      	bne.n	80133cc <_fstat_r+0x1c>
 80133c6:	682b      	ldr	r3, [r5, #0]
 80133c8:	b103      	cbz	r3, 80133cc <_fstat_r+0x1c>
 80133ca:	6023      	str	r3, [r4, #0]
 80133cc:	bd38      	pop	{r3, r4, r5, pc}
 80133ce:	bf00      	nop
 80133d0:	200167a4 	.word	0x200167a4

080133d4 <_isatty_r>:
 80133d4:	b538      	push	{r3, r4, r5, lr}
 80133d6:	2300      	movs	r3, #0
 80133d8:	4d05      	ldr	r5, [pc, #20]	@ (80133f0 <_isatty_r+0x1c>)
 80133da:	4604      	mov	r4, r0
 80133dc:	4608      	mov	r0, r1
 80133de:	602b      	str	r3, [r5, #0]
 80133e0:	f7ef faec 	bl	80029bc <_isatty>
 80133e4:	1c43      	adds	r3, r0, #1
 80133e6:	d102      	bne.n	80133ee <_isatty_r+0x1a>
 80133e8:	682b      	ldr	r3, [r5, #0]
 80133ea:	b103      	cbz	r3, 80133ee <_isatty_r+0x1a>
 80133ec:	6023      	str	r3, [r4, #0]
 80133ee:	bd38      	pop	{r3, r4, r5, pc}
 80133f0:	200167a4 	.word	0x200167a4

080133f4 <sqrtf>:
 80133f4:	b508      	push	{r3, lr}
 80133f6:	ed2d 8b02 	vpush	{d8}
 80133fa:	eeb0 8a40 	vmov.f32	s16, s0
 80133fe:	f000 f817 	bl	8013430 <__ieee754_sqrtf>
 8013402:	eeb4 8a48 	vcmp.f32	s16, s16
 8013406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801340a:	d60c      	bvs.n	8013426 <sqrtf+0x32>
 801340c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 801342c <sqrtf+0x38>
 8013410:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8013414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013418:	d505      	bpl.n	8013426 <sqrtf+0x32>
 801341a:	f7fe f8f5 	bl	8011608 <__errno>
 801341e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8013422:	2321      	movs	r3, #33	@ 0x21
 8013424:	6003      	str	r3, [r0, #0]
 8013426:	ecbd 8b02 	vpop	{d8}
 801342a:	bd08      	pop	{r3, pc}
 801342c:	00000000 	.word	0x00000000

08013430 <__ieee754_sqrtf>:
 8013430:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8013434:	4770      	bx	lr
	...

08013438 <_init>:
 8013438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801343a:	bf00      	nop
 801343c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801343e:	bc08      	pop	{r3}
 8013440:	469e      	mov	lr, r3
 8013442:	4770      	bx	lr

08013444 <_fini>:
 8013444:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013446:	bf00      	nop
 8013448:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801344a:	bc08      	pop	{r3}
 801344c:	469e      	mov	lr, r3
 801344e:	4770      	bx	lr
