// Seed: 2630988089
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    access,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  final $display(1'b0 && 1'd0, 1);
  logic [7:0] id_16;
  wire module_0;
  assign id_16[1] = 1 == 1 % id_15;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    output uwire id_5,
    input supply1 id_6,
    output tri id_7,
    output tri0 id_8,
    input tri id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign modCall_1.id_15 = 0;
endmodule
