Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Tue Oct 29 17:58:58 2024


Cell Usage:
GTP_APM_E1                   42 uses
GTP_CLKBUFG                   1 use
GTP_DFF                    2097 uses
GTP_DFF_C                  2207 uses
GTP_DFF_CE                 1113 uses
GTP_DFF_E                   170 uses
GTP_DFF_P                    44 uses
GTP_DFF_PE                  175 uses
GTP_DFF_R                   103 uses
GTP_DFF_RE                  163 uses
GTP_DFF_S                    10 uses
GTP_DFF_SE                   12 uses
GTP_DRM18K                   16 uses
GTP_DRM9K                    12 uses
GTP_GRS                       1 use
GTP_HSST_E2                   1 use
GTP_INV                      26 uses
GTP_ISERDES                   5 uses
GTP_LUT1                     35 uses
GTP_LUT2                   1609 uses
GTP_LUT3                    890 uses
GTP_LUT4                    652 uses
GTP_LUT5                   1260 uses
GTP_LUT5CARRY              2570 uses
GTP_LUT5M                   512 uses
GTP_MUX2LUT6                112 uses
GTP_MUX2LUT7                 30 uses
GTP_MUX2LUT8                  3 uses
GTP_OSERDES                   6 uses
GTP_PLL_E3                    2 uses
GTP_RAM16X1DP               180 uses
GTP_RAM32X1DP               128 uses
GTP_ROM32X1                  75 uses

I/O ports: 80
GTP_INBUF                  38 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                 34 uses
GTP_OUTBUFT                 6 uses

Mapping Summary:
Total LUTs: 7911 of 42800 (18.48%)
	LUTs as dram: 308 of 17000 (1.81%)
	LUTs as logic: 7603
Total Registers: 6094 of 64200 (9.49%)
Total Latches: 0

DRM18K:
Total DRM18K = 22.0 of 134 (16.42%)

APMs:
Total APMs = 42.00 of 84 (50.00%)

Total I/O ports = 80 of 296 (27.03%)


Overview of Control Sets:

Number of unique control sets : 159

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 3        | 2                 1
  [2, 4)      | 16       | 12                4
  [4, 6)      | 15       | 7                 8
  [6, 8)      | 14       | 7                 7
  [8, 10)     | 46       | 16                30
  [10, 12)    | 9        | 3                 6
  [12, 14)    | 12       | 2                 10
  [14, 16)    | 5        | 0                 5
  [16, Inf)   | 39       | 10                29
--------------------------------------------------------------
  The maximum fanout: 2004
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 2097
  NO              NO                YES                2251
  NO              YES               NO                 113
  YES             NO                NO                 170
  YES             NO                YES                1288
  YES             YES               NO                 175
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file hsst_top_controlsets.txt.


Device Utilization Summary Of Each Module:
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                           | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| hsst_top                                                   | 7911     | 6094     | 308                 | 42      | 22      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 80     | 0           | 0           | 0            | 0        | 2570          | 112          | 30           | 3            | 0       | 0        | 2       | 0        | 0          | 0             | 1         | 0        | 1        
| + ad_data_inst                                             | 62       | 60       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_fifo_eth                                   | 62       | 60       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                     | 62       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + adc_fft_top_inst                                         | 2112     | 1760     | 154                 | 21      | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 742           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + data_modulus_inst                                      | 976      | 683      | 0                   | 13      | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 316           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mysqrt_u1                                            | 929      | 664      | 0                   | 11      | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 277           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fft_data_gen_inst                                      | 130      | 30       | 64                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fft_wrapper                                          | 1006     | 1046     | 90                  | 8       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 410           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_output_ctrl                                        | 2        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + use_radix2_burst.u_burst_input_ctrl                  | 20       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + use_radix2_burst.u_radix2_burst_core                 | 984      | 1032     | 90                  | 8       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 402           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + r2_dit_bf                                          | 500      | 544      | 52                  | 8       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 341           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_im_input_sreg                                  | 28       | 25       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 28       | 25       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 28       | 25       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 25       | 25       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_r2_dit_mult_by_twiddle                         | 291      | 286      | 2                   | 8       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 189           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_comp_mult                                    | 80       | 0        | 0                   | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + t16.u_comp_mult_t16                          | 80       | 0        | 0                   | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_4mult_0                                  | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_4mult_1                                  | 40       | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_4mult_2                                  | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_4mult_3                                  | 40       | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fft_comp_round                               | 136      | 234      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_round                                   | 67       | 117      | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + convegent_rouning.u_din_sign_sreg          | 3        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + latency_larger_than_2.u_distram_sreg     | 3        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_shiftregister            | 3        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + u_distributed_sdpram                 | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + convegent_rouning.u_rouning_adder          | 39       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + no_use_apm.u_lut_addsub                  | 39       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_round                                   | 69       | 117      | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + convegent_rouning.u_din_sign_sreg          | 5        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + latency_larger_than_2.u_distram_sreg     | 5        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_shiftregister            | 5        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + u_distributed_sdpram                 | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + convegent_rouning.u_rouning_adder          | 39       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + no_use_apm.u_lut_addsub                  | 39       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_twiddle_gen                                  | 64       | 45       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_input_sreg                              | 0        | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sin_rom                                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_drm.u_sin_drm_rom                      | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_r2bf_as_core                                   | 152      | 204      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 152           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_adder                                   | 76       | 102      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_two_addsub.u_im_add                      | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                    | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_two_addsub.u_re_add                      | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                    | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_subtractor                              | 76       | 102      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_two_addsub.u_im_add                      | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                    | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_two_addsub.u_re_add                      | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                    | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_re_input_sreg                                  | 29       | 29       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 29       | 29       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 29       | 29       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 25       | 25       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + r2_dit_ctrl                                        | 189      | 162      | 38                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 61            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + bfcnt_last_sreg                                  | 5        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 5        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 5        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_bfcnt_sreg                                     | 11       | 12       | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 11       | 12       | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 11       | 12       | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 8        | 8        | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_output_p4_sreg                                 | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_output_sreg                                    | 12       | 9        | 9                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 12       | 9        | 9                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 12       | 9        | 9                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 9        | 9        | 9                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_raddr_sreg                                     | 8        | 7        | 7                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 8        | 7        | 7                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 8        | 7        | 7                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 7        | 7        | 7                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_stage_sreg                                     | 3        | 3        | 3                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 3        | 3        | 3                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 3        | 3        | 3                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 3        | 3        | 3                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sdpram0                                          | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_drm.u_drm_sdpram                             | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k     | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_drm                            | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sdpram1                                          | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_drm.u_drm_sdpram                             | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k     | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_drm                            | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + adc_fft_top_inst_1                                       | 2096     | 1752     | 154                 | 21      | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 743           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + data_modulus_inst                                      | 976      | 683      | 0                   | 13      | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 316           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mysqrt_u1                                            | 929      | 664      | 0                   | 11      | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 277           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fft_data_gen_inst                                      | 130      | 30       | 64                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 16            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_fft_wrapper                                          | 990      | 1038     | 90                  | 8       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 411           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_output_ctrl                                        | 2        | 1        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + use_radix2_burst.u_burst_input_ctrl                  | 19       | 13       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 8             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + use_radix2_burst.u_radix2_burst_core                 | 969      | 1024     | 90                  | 8       | 5       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 403           | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + r2_dit_bf                                          | 487      | 540      | 52                  | 8       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 342           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_im_input_sreg                                  | 25       | 25       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 25       | 25       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 25       | 25       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 25       | 25       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_r2_dit_mult_by_twiddle                         | 285      | 286      | 2                   | 8       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 190           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_comp_mult                                    | 80       | 0        | 0                   | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + t16.u_comp_mult_t16                          | 80       | 0        | 0                   | 8       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_4mult_0                                  | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_4mult_1                                  | 40       | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_4mult_2                                  | 0        | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_4mult_3                                  | 40       | 0        | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_fft_comp_round                               | 130      | 234      | 2                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 78            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_im_round                                   | 65       | 117      | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + convegent_rouning.u_din_sign_sreg          | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + latency_larger_than_2.u_distram_sreg     | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_shiftregister            | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + u_distributed_sdpram                 | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + convegent_rouning.u_rouning_adder          | 39       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + no_use_apm.u_lut_addsub                  | 39       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_round                                   | 65       | 117      | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + convegent_rouning.u_din_sign_sreg          | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + latency_larger_than_2.u_distram_sreg     | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                   + u_distributed_shiftregister            | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                     + u_distributed_sdpram                 | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + convegent_rouning.u_rouning_adder          | 39       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|                 + no_use_apm.u_lut_addsub                  | 39       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_twiddle_gen                                  | 64       | 45       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 34            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_re_input_sreg                              | 0        | 14       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_sin_rom                                    | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + use_drm.u_sin_drm_rom                      | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_r2bf_as_core                                   | 152      | 204      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 152           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_adder                                   | 76       | 102      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_two_addsub.u_im_add                      | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                    | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_two_addsub.u_re_add                      | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                    | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_r2bf_subtractor                              | 76       | 102      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_two_addsub.u_im_add                      | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                    | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + use_two_addsub.u_re_add                      | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + no_use_apm.u_lut_addsub                    | 38       | 51       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 38            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_re_input_sreg                                  | 25       | 25       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 25       | 25       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 25       | 25       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 25       | 25       | 25                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + r2_dit_ctrl                                        | 187      | 158      | 38                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 61            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + bfcnt_last_sreg                                  | 5        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 5        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 5        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 1        | 1        | 1                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_bfcnt_sreg                                     | 8        | 8        | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 8        | 8        | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 8        | 8        | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 8        | 8        | 8                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_output_p4_sreg                                 | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 10       | 10       | 10                  | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_output_sreg                                    | 12       | 9        | 9                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 12       | 9        | 9                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 12       | 9        | 9                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 9        | 9        | 9                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_raddr_sreg                                     | 8        | 7        | 7                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 8        | 7        | 7                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 8        | 7        | 7                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 7        | 7        | 7                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_stage_sreg                                     | 3        | 3        | 3                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + latency_larger_than_2.u_distram_sreg           | 3        | 3        | 3                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_distributed_shiftregister                  | 3        | 3        | 3                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_distributed_sdpram                       | 3        | 3        | 3                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sdpram0                                          | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_drm.u_drm_sdpram                             | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k     | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_drm                            | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_sdpram1                                          | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + use_drm.u_drm_sdpram                             | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + t1_use_drm_36k.genblk1[0].u_drm_sdpram_36k     | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + U_ipml_sdpram_drm                            | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + dram_16x512_inst                                         | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_sdpram_dram_16x512                              | 0        | 0        | 0                   | 0       | 2       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + dram_ctrl_inst                                           | 227      | 97       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 44            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + eth_udp_loop                                             | 1174     | 984      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6      | 0           | 0           | 0            | 0        | 263           | 56           | 22           | 1            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + eth_rx_buf_inst                                        | 80       | 82       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_eth_rx_buf                               | 80       | 82       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                   | 80       | 82       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                      | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp                                                  | 425      | 423      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 5             | 13           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_rx                                             | 219      | 278      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_arp_tx                                             | 152      | 113      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 5             | 13           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                           | 54       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_eth_ctrl                                             | 13       | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_gmii_to_rgmii                                        | 0        | 27       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_rx                                           | 0        | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_pll_phase_shift                                  | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rgmii_tx                                           | 0        | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_udp                                                  | 600      | 401      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 221           | 43           | 16           | 1            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_crc32_d8                                           | 51       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_rx                                             | 158      | 182      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 53            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_udp_tx                                             | 391      | 187      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 168           | 42           | 16           | 1            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + freq_fifo                                                | 72       | 74       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_fifo_16x256                                | 72       | 74       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                     | 72       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + freq_fifo_1                                              | 72       | 74       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_fifo_16x256                                | 72       | 74       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                     | 72       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_tx_inst                                             | 179      | 167      | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 63            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + fifo_4096_16i_32o_inst                                 | 115      | 104      | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_fifo_4096_16i_32o                        | 115      | 104      | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                   | 115      | 104      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                      | 0        | 0        | 0                   | 0       | 4       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hsst_ad_inst                                             | 86       | 85       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 35            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + hsst2ad_inst                                           | 72       | 74       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_hsst2ad                                  | 72       | 74       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                   | 72       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                      | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hsst_data_inst                                           | 62       | 60       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_fifo_eth                                   | 62       | 60       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                     | 62       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hsst_test_dut_top_inst                                   | 509      | 328      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0      | 0           | 0           | 0            | 0        | 230           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_INST                                                 | 509      | 328      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0      | 0           | 0           | 0            | 0        | 230           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_GTP_HSST_WRAPPER                                   | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_IPML_HSST_RST                                      | 509      | 328      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 230           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_lane_powerup                   | 20       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_rst_pll                        | 82       | 60       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 42            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_lock_deb                                    | 29       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_lock_sync                                   | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_lock_wtchdg                                 | 24       | 21       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll0_rstn_sync                                   | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + pll_rst_fsm_0                                    | 29       | 20       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_rst_rx                         | 329      | 211      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 152           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + RXLANE2_ENABLE.rxlane_fsm2                       | 116      | 70       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 54            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + RXLANE3_ENABLE.rxlane_fsm3                       | 113      | 69       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 54            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].cdr_align_deb                     | 29       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].cdr_align_sync                    | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].sigdet_deb                        | 21       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].sigdet_sync                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[2].word_align_sync                   | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].cdr_align_deb                     | 29       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].cdr_align_sync                    | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].sigdet_deb                        | 21       | 15       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].sigdet_sync                       | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + SYNC_RXLANE[3].word_align_sync                   | 0        | 2        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + AUTO_MODE.ipml_hsst_rst_tx                         | 78       | 42       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TXLANE2_ENABLE.txlane_rst_fsm2                   | 78       | 36       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_filter_inst1                                         | 32       | 21       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + key_filter_inst2                                         | 32       | 21       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + ms72xx_ctl_inst                                          | 349      | 329      | 0                   | 0       | 1.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 48            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_rx                                             | 81       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + iic_dri_tx                                             | 78       | 61       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 2             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7200_ctl                                             | 101      | 143      | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + ms7210_ctl                                             | 89       | 61       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + pattern_vg_inst                                          | 570      | 16       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 146           | 54           | 8            | 2            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + pll_1_inst                                               | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + real_fifo                                                | 72       | 74       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_fifo_16x256                                | 72       | 74       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                     | 72       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + real_fifo_1                                              | 72       | 74       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_fifo_16x256                                | 72       | 74       | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                                     | 72       | 74       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                                        | 0        | 0        | 0                   | 0       | 0.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + sync_vg_inst                                             | 75       | 48       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 39            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + word_align_inst                                          | 18       | 43       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                                                                   
**************************************************************************************************************************************************************************************************************************************************
                                                                                                                                                  Clock   Non-clock                                                                               
 Clock                                                                                          Period       Waveform       Type                  Loads       Loads  Sources                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 eth_rxc                                                                                        8.000        {0 4}          Declared                  0           2  {eth_rxc}                                                                    
   eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred  8.000        {0 4}          Generated (eth_rxc)       2           0  {eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1} 
   eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred  8.000        {0 4}          Generated (eth_rxc)     977           1  {eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0} 
 hsst_top|free_clk                                                                              1000.000     {0 500}        Declared               4635           0  {free_clk}                                                                   
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1                                                              1000.000     {0 500}        Declared                243           0  {pll_1_inst/u_pll_e3/CLKOUT1}                                                
 hsst_top|pixclk_in                                                                             1000.000     {0 500}        Declared                 57           0  {pixclk_in}                                                                  
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0                                                              1000.000     {0 500}        Declared                 83           1  {pll_1_inst/u_pll_e3/CLKOUT0}                                                
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2                                                              1000.000     {0 500}        Declared                105           1  {pll_1_inst/u_pll_e3/CLKOUT2}                                                
==================================================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               hsst_top|free_clk                         
 Inferred_clock_group_1        asynchronous               pll_1|pll_1_inst/u_pll_e3/CLKOUT1         
 Inferred_clock_group_2        asynchronous               hsst_top|pixclk_in                        
 Inferred_clock_group_3        asynchronous               pll_1|pll_1_inst/u_pll_e3/CLKOUT0         
 Inferred_clock_group_4        asynchronous               pll_1|pll_1_inst/u_pll_e3/CLKOUT2         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk            1.000 MHz     123.993 MHz       1000.000          8.065        991.935
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                              1.000 MHz     152.742 MHz       1000.000          6.547        993.453
 hsst_top|pixclk_in           1.000 MHz     220.167 MHz       1000.000          4.542        995.458
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                              1.000 MHz      90.416 MHz       1000.000         11.060        988.940
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                            125.000 MHz     153.374 MHz          8.000          6.520          1.480
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                              1.000 MHz     176.616 MHz       1000.000          5.662        994.338
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk          991.935       0.000              0           8390
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                                                   993.453       0.000              0            589
 hsst_top|pixclk_in     hsst_top|pixclk_in         995.458       0.000              0            101
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                                                   988.940       0.000              0            160
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.480       0.000              0           1823
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                                                   994.338       0.000              0            443
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk           -0.849     -32.537            137           8390
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT1
                                                     0.740       0.000              0            589
 hsst_top|pixclk_in     hsst_top|pixclk_in           0.740       0.000              0            101
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT0
                                                     0.185       0.000              0            160
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.650       0.000              0           1823
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                        pll_1|pll_1_inst/u_pll_e3/CLKOUT2
                                                     0.740       0.000              0            443
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk          997.461       0.000              0            326
 hsst_top|pixclk_in     hsst_top|pixclk_in         997.282       0.000              0             54
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk      hsst_top|free_clk            1.293       0.000              0            326
 hsst_top|pixclk_in     hsst_top|pixclk_in           2.212       0.000              0             54
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 hsst_top|free_clk                                 498.100       0.000              0           4635
 pll_1|pll_1_inst/u_pll_e3/CLKOUT1                 499.102       0.000              0            243
 hsst_top|pixclk_in                                499.102       0.000              0             57
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred
                                                     2.483       0.000              0              2
 pll_1|pll_1_inst/u_pll_e3/CLKOUT0                 499.102       0.000              0             83
 eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0            977
 pll_1|pll_1_inst/u_pll_e3/CLKOUT2                 498.100       0.000              0            105
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[12][11]/CLK (GTP_DFF_C)
Endpoint    : adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/X[11] (GTP_APM_E1)
Path Group  : hsst_top|free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196       4.415         free_clk_g       
                                                                           r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[12][11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[12][11]/Q (GTP_DFF_C)
                                   net (fanout=48)       1.018       5.762         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[12] [11]
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m1_m2_m2_15/I1 (GTP_LUT2)
                                   td                    0.185       5.947 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m1_m2_m2_15/Z (GTP_LUT2)
                                   net (fanout=5)        0.670       6.617         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687 [15]
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.850 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.850         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10270
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.880 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.880         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10271
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.116 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       7.580         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4779
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_4/I1 (GTP_LUT5CARRY)
                                   td                    0.270       7.850 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.850         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10226
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.086 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.550         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3740
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_6/I1 (GTP_LUT5CARRY)
                                   td                    0.233       8.783 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.783         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10353
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.813 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.813         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10354
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.049 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.513         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N494
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.lt_15/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.746 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.lt_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.210         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687_2[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      10.395 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687_2[1]_1/Z (GTP_LUT2)
                                   net (fanout=3)        1.119      11.514         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687 [11]
                                                                           r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/X[11] (GTP_APM_E1)

 Data arrival time                                                  11.514         Logic Levels: 11 
                                                                                   Logic: 2.436ns(34.315%), Route: 4.663ns(65.685%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 free_clk                                                0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.000    1000.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008    1002.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196    1004.415         free_clk_g       
                                                                           r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/CLK (GTP_APM_E1)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.916    1003.449                          

 Data required time                                               1003.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.449                          
 Data arrival time                                                  11.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.935                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[12][11]/CLK (GTP_DFF_C)
Endpoint    : adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227/X[11] (GTP_APM_E1)
Path Group  : hsst_top|free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196       4.415         free_clk_g       
                                                                           r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[12][11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[12][11]/Q (GTP_DFF_C)
                                   net (fanout=48)       1.018       5.762         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/Q_z[12] [11]
                                                                                   adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m1_m2_m2_15/I1 (GTP_LUT2)
                                   td                    0.185       5.947 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m1_m2_m2_15/Z (GTP_LUT2)
                                   net (fanout=5)        0.670       6.617         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N687 [15]
                                                                                   adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.850 f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.850         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9166
                                                                                   adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.880 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.880         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9167
                                                                                   adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.116 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       7.580         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N5459
                                                                                   adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_1_4/I1 (GTP_LUT5CARRY)
                                   td                    0.270       7.850 f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.850         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N10441
                                                                                   adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.086 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.550         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N4100
                                                                                   adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_6/I1 (GTP_LUT5CARRY)
                                   td                    0.233       8.783 f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.783         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9681
                                                                                   adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.813 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.813         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N9682
                                                                                   adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.049 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.513         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/_N1167
                                                                                   adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N190.lt_15/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.746 f       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N190.lt_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.210         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N190
                                                                                   adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N687_2[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      10.395 r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N687_2[1]_1/Z (GTP_LUT2)
                                   net (fanout=3)        1.119      11.514         adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N687 [11]
                                                                           r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227/X[11] (GTP_APM_E1)

 Data arrival time                                                  11.514         Logic Levels: 11 
                                                                                   Logic: 2.436ns(34.315%), Route: 4.663ns(65.685%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 free_clk                                                0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.000    1000.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008    1002.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196    1004.415         free_clk_g       
                                                                           r       adc_fft_top_inst_1/data_modulus_inst/mysqrt_u1/N227/CLK (GTP_APM_E1)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.916    1003.449                          

 Data required time                                               1003.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.449                          
 Data arrival time                                                  11.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.935                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[12][11]/CLK (GTP_DFF_C)
Endpoint    : adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/Y[11] (GTP_APM_E1)
Path Group  : hsst_top|free_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196       4.415         free_clk_g       
                                                                           r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[12][11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[12][11]/Q (GTP_DFF_C)
                                   net (fanout=48)       1.018       5.762         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/Q_z[12] [11]
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m1_m2_m2_15/I1 (GTP_LUT2)
                                   td                    0.185       5.947 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m1_m2_m2_15/Z (GTP_LUT2)
                                   net (fanout=5)        0.670       6.617         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687 [15]
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.850 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.850         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10270
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.880 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.880         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10271
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.116 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_m2_a1_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       7.580         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N4779
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_4/I1 (GTP_LUT5CARRY)
                                   td                    0.270       7.850 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.850         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10226
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.086 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_m2_a1_2_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.550         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N3740
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_6/I1 (GTP_LUT5CARRY)
                                   td                    0.233       8.783 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.783         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10353
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.813 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.813         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N10354
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       9.049 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N189_m2_a1_2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       9.513         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/_N494
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.lt_15/I2 (GTP_LUT5CARRY)
                                   td                    0.233       9.746 f       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190.lt_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.210         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N190
                                                                                   adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687_2[1]_1/I1 (GTP_LUT2)
                                   td                    0.185      10.395 r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687_2[1]_1/Z (GTP_LUT2)
                                   net (fanout=3)        1.119      11.514         adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N687 [11]
                                                                           r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/Y[11] (GTP_APM_E1)

 Data arrival time                                                  11.514         Logic Levels: 11 
                                                                                   Logic: 2.436ns(34.315%), Route: 4.663ns(65.685%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 free_clk                                                0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.000    1000.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008    1002.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196    1004.415         free_clk_g       
                                                                           r       adc_fft_top_inst/data_modulus_inst/mysqrt_u1/N227/CLK (GTP_APM_E1)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                             -0.885    1003.480                          

 Data required time                                               1003.480                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.480                          
 Data arrival time                                                  11.514                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       991.966                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst_1/fft_data_gen_inst/fft_working/CLK (GTP_DFF_C)
Endpoint    : adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[0]/CE (GTP_DFF_CE)
Path Group  : hsst_top|free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.502
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196       4.415         free_clk_g       
                                                                           r       adc_fft_top_inst_1/fft_data_gen_inst/fft_working/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       adc_fft_top_inst_1/fft_data_gen_inst/fft_working/Q (GTP_DFF_C)
                                   net (fanout=14)       0.802       5.540         adc_fft_top_inst_1/fft_data_gen_inst/fft_working
                                                                                   adc_fft_top_inst_1/fft_data_gen_inst/N97/I0 (GTP_LUT2)
                                   td                    0.250       5.790 r       adc_fft_top_inst_1/fft_data_gen_inst/N97/Z (GTP_LUT2)
                                   net (fanout=9)        0.605       6.395         adc_fft_top_inst_1/fft_data_gen_inst/N97
                                                                           r       adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[0]/CE (GTP_DFF_CE)

 Data arrival time                                                   6.395         Logic Levels: 1  
                                                                                   Logic: 0.573ns(28.939%), Route: 1.407ns(71.061%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     3.919       6.138         free_clk_g       
                                                                                   hsst_ad_inst/N20/I0 (GTP_LUT2)
                                   td                    0.250       6.388 r       hsst_ad_inst/N20/Z (GTP_LUT2)
                                   net (fanout=73)       1.114       7.502         ad_clk_1         
                                                                           r       adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       7.502                          
 clock uncertainty                                       0.000       7.502                          

 Hold time                                              -0.258       7.244                          

 Data required time                                                  7.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.244                          
 Data arrival time                                                   6.395                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.849                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst_1/fft_data_gen_inst/fft_working/CLK (GTP_DFF_C)
Endpoint    : adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[1]/CE (GTP_DFF_CE)
Path Group  : hsst_top|free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.502
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196       4.415         free_clk_g       
                                                                           r       adc_fft_top_inst_1/fft_data_gen_inst/fft_working/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       adc_fft_top_inst_1/fft_data_gen_inst/fft_working/Q (GTP_DFF_C)
                                   net (fanout=14)       0.802       5.540         adc_fft_top_inst_1/fft_data_gen_inst/fft_working
                                                                                   adc_fft_top_inst_1/fft_data_gen_inst/N97/I0 (GTP_LUT2)
                                   td                    0.250       5.790 r       adc_fft_top_inst_1/fft_data_gen_inst/N97/Z (GTP_LUT2)
                                   net (fanout=9)        0.605       6.395         adc_fft_top_inst_1/fft_data_gen_inst/N97
                                                                           r       adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[1]/CE (GTP_DFF_CE)

 Data arrival time                                                   6.395         Logic Levels: 1  
                                                                                   Logic: 0.573ns(28.939%), Route: 1.407ns(71.061%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     3.919       6.138         free_clk_g       
                                                                                   hsst_ad_inst/N20/I0 (GTP_LUT2)
                                   td                    0.250       6.388 r       hsst_ad_inst/N20/Z (GTP_LUT2)
                                   net (fanout=73)       1.114       7.502         ad_clk_1         
                                                                           r       adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       7.502                          
 clock uncertainty                                       0.000       7.502                          

 Hold time                                              -0.258       7.244                          

 Data required time                                                  7.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.244                          
 Data arrival time                                                   6.395                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.849                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst_1/fft_data_gen_inst/fft_working/CLK (GTP_DFF_C)
Endpoint    : adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[2]/CE (GTP_DFF_CE)
Path Group  : hsst_top|free_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    3.087  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.502
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196       4.415         free_clk_g       
                                                                           r       adc_fft_top_inst_1/fft_data_gen_inst/fft_working/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       adc_fft_top_inst_1/fft_data_gen_inst/fft_working/Q (GTP_DFF_C)
                                   net (fanout=14)       0.802       5.540         adc_fft_top_inst_1/fft_data_gen_inst/fft_working
                                                                                   adc_fft_top_inst_1/fft_data_gen_inst/N97/I0 (GTP_LUT2)
                                   td                    0.250       5.790 r       adc_fft_top_inst_1/fft_data_gen_inst/N97/Z (GTP_LUT2)
                                   net (fanout=9)        0.605       6.395         adc_fft_top_inst_1/fft_data_gen_inst/N97
                                                                           r       adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[2]/CE (GTP_DFF_CE)

 Data arrival time                                                   6.395         Logic Levels: 1  
                                                                                   Logic: 0.573ns(28.939%), Route: 1.407ns(71.061%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     3.919       6.138         free_clk_g       
                                                                                   hsst_ad_inst/N20/I0 (GTP_LUT2)
                                   td                    0.250       6.388 r       hsst_ad_inst/N20/Z (GTP_LUT2)
                                   net (fanout=73)       1.114       7.502         ad_clk_1         
                                                                           r       adc_fft_top_inst_1/fft_data_gen_inst/cnt_256_wr[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       7.502                          
 clock uncertainty                                       0.000       7.502                          

 Hold time                                              -0.258       7.244                          

 Data required time                                                  7.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.244                          
 Data arrival time                                                   6.395                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.849                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.099
  Launch Clock Delay      :  1.099
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=243)      1.099       1.099         cfg_clk          
                                                                           r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       1.428 r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       2.033         ms72xx_ctl_inst/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_254/I0 (GTP_LUT3)
                                   td                    0.243       2.276 f       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_254/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       2.740         ms72xx_ctl_inst/ms7200_ctl/_N20341
                                                                                   ms72xx_ctl_inst/ms7200_ctl/N1341_5/I3 (GTP_LUT4)
                                   td                    0.185       2.925 r       ms72xx_ctl_inst/ms7200_ctl/N1341_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       3.618         ms72xx_ctl_inst/ms7200_ctl/_N20437
                                                                                   ms72xx_ctl_inst/ms7200_ctl/N1872_1/I1 (GTP_LUT2)
                                   td                    0.185       3.803 r       ms72xx_ctl_inst/ms7200_ctl/N1872_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       4.613         ms72xx_ctl_inst/ms7200_ctl/N261
                                                                                   ms72xx_ctl_inst/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       4.798 r       ms72xx_ctl_inst/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       5.439         ms72xx_ctl_inst/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl_inst/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       5.624 r       ms72xx_ctl_inst/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       6.229         ms72xx_ctl_inst/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl_inst/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       6.401 f       ms72xx_ctl_inst/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       6.954         ms72xx_ctl_inst/ms7200_ctl/N8
                                                                           f       ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                   6.954         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.346%), Route: 4.371ns(74.654%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_1_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=243)      1.099    1001.099         cfg_clk          
                                                                           r       ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1001.099                          
 clock uncertainty                                      -0.150    1000.949                          

 Setup time                                             -0.542    1000.407                          

 Data required time                                               1000.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.407                          
 Data arrival time                                                   6.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.453                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.099
  Launch Clock Delay      :  1.099
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=243)      1.099       1.099         cfg_clk          
                                                                           r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       1.428 r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       2.033         ms72xx_ctl_inst/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_254/I0 (GTP_LUT3)
                                   td                    0.243       2.276 f       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_254/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       2.740         ms72xx_ctl_inst/ms7200_ctl/_N20341
                                                                                   ms72xx_ctl_inst/ms7200_ctl/N1341_5/I3 (GTP_LUT4)
                                   td                    0.185       2.925 r       ms72xx_ctl_inst/ms7200_ctl/N1341_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       3.618         ms72xx_ctl_inst/ms7200_ctl/_N20437
                                                                                   ms72xx_ctl_inst/ms7200_ctl/N1872_1/I1 (GTP_LUT2)
                                   td                    0.185       3.803 r       ms72xx_ctl_inst/ms7200_ctl/N1872_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       4.613         ms72xx_ctl_inst/ms7200_ctl/N261
                                                                                   ms72xx_ctl_inst/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       4.798 r       ms72xx_ctl_inst/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       5.439         ms72xx_ctl_inst/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl_inst/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       5.624 r       ms72xx_ctl_inst/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       6.229         ms72xx_ctl_inst/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl_inst/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       6.401 f       ms72xx_ctl_inst/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       6.954         ms72xx_ctl_inst/ms7200_ctl/N8
                                                                           f       ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                   6.954         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.346%), Route: 4.371ns(74.654%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_1_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=243)      1.099    1001.099         cfg_clk          
                                                                           r       ms72xx_ctl_inst/ms7200_ctl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1001.099                          
 clock uncertainty                                      -0.150    1000.949                          

 Setup time                                             -0.542    1000.407                          

 Data required time                                               1000.407                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.407                          
 Data arrival time                                                   6.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.453                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl_inst/ms7200_ctl/freq_ensure/D (GTP_DFF)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.099
  Launch Clock Delay      :  1.099
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=243)      1.099       1.099         cfg_clk          
                                                                           r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       1.428 r       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       2.033         ms72xx_ctl_inst/ms7200_ctl/dri_cnt [6]
                                                                                   ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_254/I0 (GTP_LUT3)
                                   td                    0.243       2.276 f       ms72xx_ctl_inst/ms7200_ctl/dri_cnt[8:0]_254/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       2.740         ms72xx_ctl_inst/ms7200_ctl/_N20341
                                                                                   ms72xx_ctl_inst/ms7200_ctl/N1341_5/I3 (GTP_LUT4)
                                   td                    0.185       2.925 r       ms72xx_ctl_inst/ms7200_ctl/N1341_5/Z (GTP_LUT4)
                                   net (fanout=6)        0.693       3.618         ms72xx_ctl_inst/ms7200_ctl/_N20437
                                                                                   ms72xx_ctl_inst/ms7200_ctl/N1872_1/I1 (GTP_LUT2)
                                   td                    0.185       3.803 r       ms72xx_ctl_inst/ms7200_ctl/N1872_1/Z (GTP_LUT2)
                                   net (fanout=15)       0.810       4.613         ms72xx_ctl_inst/ms7200_ctl/N261
                                                                                   ms72xx_ctl_inst/ms7200_ctl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       4.798 r       ms72xx_ctl_inst/ms7200_ctl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       5.439         ms72xx_ctl_inst/ms7200_ctl/N2093 [4]
                                                                                   ms72xx_ctl_inst/ms7200_ctl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       5.624 r       ms72xx_ctl_inst/ms7200_ctl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       6.229         ms72xx_ctl_inst/ms7200_ctl/state_n [1]
                                                                                   ms72xx_ctl_inst/ms7200_ctl/N8_7/I4 (GTP_LUT5)
                                   td                    0.185       6.414 r       ms72xx_ctl_inst/ms7200_ctl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553       6.967         ms72xx_ctl_inst/ms7200_ctl/N8
                                                                                   ms72xx_ctl_inst/ms7200_ctl/freq_ensure_rs_mux/I0 (GTP_LUT4)
                                   td                    0.258       7.225 f       ms72xx_ctl_inst/ms7200_ctl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000       7.225         ms72xx_ctl_inst/ms7200_ctl/_N23228
                                                                           f       ms72xx_ctl_inst/ms7200_ctl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                   7.225         Logic Levels: 7  
                                                                                   Logic: 1.755ns(28.648%), Route: 4.371ns(71.352%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_1_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=243)      1.099    1001.099         cfg_clk          
                                                                           r       ms72xx_ctl_inst/ms7200_ctl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000    1001.099                          
 clock uncertainty                                      -0.150    1000.949                          

 Setup time                                              0.034    1000.983                          

 Data required time                                               1000.983                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.983                          
 Data arrival time                                                   7.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.758                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : ms72xx_ctl_inst/iic_dri_rx/data_out[7]/D (GTP_DFF_E)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.099
  Launch Clock Delay      :  1.099
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=243)      1.099       1.099         cfg_clk          
                                                                           r       ms72xx_ctl_inst/iic_dri_rx/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       1.422 f       ms72xx_ctl_inst/iic_dri_rx/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       1.886         ms72xx_ctl_inst/iic_dri_rx/receiv_data [7]
                                                                           f       ms72xx_ctl_inst/iic_dri_rx/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   1.886         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=243)      1.099       1.099         cfg_clk          
                                                                           r       ms72xx_ctl_inst/iic_dri_rx/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       1.099                          
 clock uncertainty                                       0.000       1.099                          

 Hold time                                               0.047       1.146                          

 Data required time                                                  1.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.146                          
 Data arrival time                                                   1.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl_inst/iic_dri_rx/pluse_1d/D (GTP_DFF_R)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.099
  Launch Clock Delay      :  1.099
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=243)      1.099       1.099         cfg_clk          
                                                                           r       ms72xx_ctl_inst/ms7200_ctl/iic_trig/CLK (GTP_DFF_R)

                                   tco                   0.323       1.422 f       ms72xx_ctl_inst/ms7200_ctl/iic_trig/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       1.886         ms72xx_ctl_inst/iic_trig_rx
                                                                           f       ms72xx_ctl_inst/iic_dri_rx/pluse_1d/D (GTP_DFF_R)

 Data arrival time                                                   1.886         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=243)      1.099       1.099         cfg_clk          
                                                                           r       ms72xx_ctl_inst/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       1.099                          
 clock uncertainty                                       0.000       1.099                          

 Hold time                                               0.047       1.146                          

 Data required time                                                  1.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.146                          
 Data arrival time                                                   1.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ms72xx_ctl_inst/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)
Endpoint    : ms72xx_ctl_inst/iic_dri_rx/pluse_2d/D (GTP_DFF_R)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.099
  Launch Clock Delay      :  1.099
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=243)      1.099       1.099         cfg_clk          
                                                                           r       ms72xx_ctl_inst/iic_dri_rx/pluse_1d/CLK (GTP_DFF_R)

                                   tco                   0.323       1.422 f       ms72xx_ctl_inst/iic_dri_rx/pluse_1d/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       1.886         ms72xx_ctl_inst/iic_dri_rx/pluse_1d
                                                                           f       ms72xx_ctl_inst/iic_dri_rx/pluse_2d/D (GTP_DFF_R)

 Data arrival time                                                   1.886         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT1 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=243)      1.099       1.099         cfg_clk          
                                                                           r       ms72xx_ctl_inst/iic_dri_rx/pluse_2d/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       1.099                          
 clock uncertainty                                       0.000       1.099                          

 Hold time                                               0.047       1.146                          

 Data required time                                                  1.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.146                          
 Data arrival time                                                   1.886                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : hsst_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[11]/Q (GTP_DFF_C)
                                   net (fanout=5)        0.670       5.414         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2 [11]
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_4/I4 (GTP_LUT5)
                                   td                    0.297       5.711 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_4/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       6.381         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [7]
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_6/I2 (GTP_LUT3)
                                   td                    0.185       6.566 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_6/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       7.171         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [5]
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_10/I4 (GTP_LUT5)
                                   td                    0.185       7.356 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N24_10/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.909         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2_b [1]
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_0/I3 (GTP_LUT5CARRY)
                                   td                    0.233       8.142 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.142         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [0]
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.172 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.172         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [2]
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.202 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.202         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [4]
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.232 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.232         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [6]
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.262 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.262         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.co [8]
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.292 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172.eq_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       8.756         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N172
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N173/I4 (GTP_LUT5)
                                   td                    0.185       8.941 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N173/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       8.941         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N173
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                   8.941         Logic Levels: 10 
                                                                                   Logic: 1.564ns(34.556%), Route: 2.962ns(65.444%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204    1004.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   8.941                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.458                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/D (GTP_DFF_C)
Path Group  : hsst_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.713       5.457         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [0]
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       5.755 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.755         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9869
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.785 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.785         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9870
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.815 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.815         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9871
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.845 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.845         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9872
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.875 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.875         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9873
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.905 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.905         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9874
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.935 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.935         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9875
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.965 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.965         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9876
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.995 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.995         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9877
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.025 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.025         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9878
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_12/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.261 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_12/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.902         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [11]
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N7_11/I0 (GTP_LUT5)
                                   td                    0.258       7.160 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N7_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.160         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wgnext [11]
                                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/D (GTP_DFF_C)

 Data arrival time                                                   7.160         Logic Levels: 12 
                                                                                   Logic: 1.391ns(50.674%), Route: 1.354ns(49.326%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204    1004.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   7.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.239                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)
Path Group  : hsst_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=7)        0.713       5.457         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/wr_addr [0]
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.298       5.755 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.755         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9869
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.785 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.785         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9870
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.815 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.815         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9871
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.845 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.845         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9872
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.875 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.875         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9873
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.905 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.905         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9874
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.935 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.935         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9875
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.965 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.965         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9876
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.995 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.995         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/_N9877
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.231 r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2_11/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       6.872         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N2 [10]
                                                                                   hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N7_10/I0 (GTP_LUT5)
                                   td                    0.258       7.130 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/N7_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       7.130         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wgnext [10]
                                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)

 Data arrival time                                                   7.130         Logic Levels: 11 
                                                                                   Logic: 1.361ns(50.129%), Route: 1.354ns(49.871%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204    1004.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Setup time                                              0.034    1004.399                          

 Data required time                                               1004.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.399                          
 Data arrival time                                                   7.130                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.269                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : hsst_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : hsst_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : hsst_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_inst/y_act[2]/CLK (GTP_DFF_R)
Endpoint    : pattern_vg_inst/o_data_0/D (GTP_DFF_C)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.865
  Launch Clock Delay      :  0.865
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=83)       0.865       0.865         nt_pix_clk       
                                                                           r       sync_vg_inst/y_act[2]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.194 r       sync_vg_inst/y_act[2]/Q (GTP_DFF_R)
                                   net (fanout=189)      1.726       2.920         y_act[2]         
                                                                                   pattern_vg_inst/N528_1.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.201       3.121 f       pattern_vg_inst/N528_1.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.121         pattern_vg_inst/N528_1.co [2]
                                                                                   pattern_vg_inst/N528_1.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       3.151 r       pattern_vg_inst/N528_1.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.151         pattern_vg_inst/N528_1.co [3]
                                                                                   pattern_vg_inst/N528_1.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       3.181 r       pattern_vg_inst/N528_1.fsub_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.181         pattern_vg_inst/N528_1.co [4]
                                                                                   pattern_vg_inst/N528_1.fsub_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       3.211 r       pattern_vg_inst/N528_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.211         pattern_vg_inst/N528_1.co [5]
                                                                                   pattern_vg_inst/N528_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       3.241 r       pattern_vg_inst/N528_1.fsub_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.241         pattern_vg_inst/N528_1.co [6]
                                                                                   pattern_vg_inst/N528_1.fsub_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       3.271 r       pattern_vg_inst/N528_1.fsub_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.271         pattern_vg_inst/N528_1.co [7]
                                                                                   pattern_vg_inst/N528_1.fsub_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       3.301 r       pattern_vg_inst/N528_1.fsub_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.301         pattern_vg_inst/N528_1.co [8]
                                                                                   pattern_vg_inst/N528_1.fsub_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       3.331 r       pattern_vg_inst/N528_1.fsub_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       3.331         pattern_vg_inst/N528_1.co [9]
                                                                                   pattern_vg_inst/N528_1.fsub_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       3.567 r       pattern_vg_inst/N528_1.fsub_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464       4.031         pattern_vg_inst/N528 [12]
                                                                                   pattern_vg_inst/N2681_9/I4 (GTP_LUT5)
                                   td                    0.275       4.306 f       pattern_vg_inst/N2681_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       4.770         pattern_vg_inst/_N23548
                                                                                   pattern_vg_inst/N2681_10/I4 (GTP_LUT5)
                                   td                    0.185       4.955 r       pattern_vg_inst/N2681_10/Z (GTP_LUT5)
                                   net (fanout=21)       0.853       5.808         pattern_vg_inst/_N20754
                                                                                   pattern_vg_inst/N529_0_or[5]_1/I4 (GTP_LUT5)
                                   td                    0.185       5.993 r       pattern_vg_inst/N529_0_or[5]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       6.457         pattern_vg_inst/N529 [11]
                                                                                   pattern_vg_inst/N447_12[1]_4/ID (GTP_LUT5M)
                                   td                    0.265       6.722 f       pattern_vg_inst/N447_12[1]_4/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       7.186         pattern_vg_inst/_N22747_4
                                                                                   pattern_vg_inst/N447_12[1]_2/I4 (GTP_LUT5)
                                   td                    0.185       7.371 r       pattern_vg_inst/N447_12[1]_2/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       7.835         pattern_vg_inst/_N22747_2
                                                                                   pattern_vg_inst/N447_12[1]_1/ID (GTP_LUT5M)
                                   td                    0.265       8.100 f       pattern_vg_inst/N447_12[1]_1/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.100         pattern_vg_inst/_N13305
                                                                                   pattern_vg_inst/N447_18[1]/I1 (GTP_MUX2LUT6)
                                   td                    0.000       8.100 f       pattern_vg_inst/N447_18[1]/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464       8.564         pattern_vg_inst/_N13341
                                                                                   pattern_vg_inst/N447_33[1]/I3 (GTP_LUT4)
                                   td                    0.185       8.749 r       pattern_vg_inst/N447_33[1]/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       9.354         pattern_vg_inst/N533
                                                                                   pattern_vg_inst/N578/I1 (GTP_LUT2)
                                   td                    0.185       9.539 r       pattern_vg_inst/N578/Z (GTP_LUT2)
                                   net (fanout=4)        0.641      10.180         pattern_vg_inst/N6046 [26]
                                                                                   pattern_vg_inst/N5935_5/I0 (GTP_LUT5M)
                                   td                    0.258      10.438 f       pattern_vg_inst/N5935_5/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      10.902         pattern_vg_inst/_N22783_3
                                                                                   pattern_vg_inst/N5935_1/I3 (GTP_LUT4)
                                   td                    0.185      11.087 r       pattern_vg_inst/N5935_1/Z (GTP_LUT4)
                                   net (fanout=1)        0.464      11.551         pattern_vg_inst/N5935
                                                                                   pattern_vg_inst/o_data_fsm[23:0]_10_inv/I0 (GTP_LUT5)
                                   td                    0.258      11.809 f       pattern_vg_inst/o_data_fsm[23:0]_10_inv/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.809         pattern_vg_inst/o_data_next [0]
                                                                           f       pattern_vg_inst/o_data_0/D (GTP_DFF_C)

 Data arrival time                                                  11.809         Logic Levels: 21 
                                                                                   Logic: 3.407ns(31.131%), Route: 7.537ns(68.869%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=83)       0.865    1000.865         nt_pix_clk       
                                                                           r       pattern_vg_inst/o_data_0/CLK (GTP_DFF_C)
 clock pessimism                                         0.000    1000.865                          
 clock uncertainty                                      -0.150    1000.715                          

 Setup time                                              0.034    1000.749                          

 Data required time                                               1000.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.749                          
 Data arrival time                                                  11.809                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       988.940                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_inst/y_act[2]/CLK (GTP_DFF_R)
Endpoint    : dram_ctrl_inst/dram_rd_addr[9]/D (GTP_DFF_CE)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.865
  Launch Clock Delay      :  0.865
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=83)       0.865       0.865         nt_pix_clk       
                                                                           r       sync_vg_inst/y_act[2]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.194 r       sync_vg_inst/y_act[2]/Q (GTP_DFF_R)
                                   net (fanout=189)      1.726       2.920         y_act[2]         
                                                                                   dram_ctrl_inst/N294_mux4/I4 (GTP_LUT5)
                                   td                    0.271       3.191 f       dram_ctrl_inst/N294_mux4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       3.655         dram_ctrl_inst/_N1713
                                                                                   dram_ctrl_inst/N294_mux10/I4 (GTP_LUT5)
                                   td                    0.185       3.840 r       dram_ctrl_inst/N294_mux10/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       4.510         dram_ctrl_inst/N294
                                                                                   dram_ctrl_inst/N295/I0 (GTP_LUT3)
                                   td                    0.185       4.695 r       dram_ctrl_inst/N295/Z (GTP_LUT3)
                                   net (fanout=5)        0.670       5.365         dram_ctrl_inst/N295
                                                                                   dram_ctrl_inst/N1081/I2 (GTP_LUT5)
                                   td                    0.297       5.662 f       dram_ctrl_inst/N1081/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.267         dram_ctrl_inst/N1081
                                                                                   dram_ctrl_inst/N1096/I4 (GTP_LUT5)
                                   td                    0.185       6.452 r       dram_ctrl_inst/N1096/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.005         dram_ctrl_inst/N1096
                                                                                   dram_ctrl_inst/N1099/I2 (GTP_LUT3)
                                   td                    0.185       7.190 r       dram_ctrl_inst/N1099/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       7.795         dram_ctrl_inst/N1099
                                                                                   dram_ctrl_inst/N1114/I3 (GTP_LUT4)
                                   td                    0.185       7.980 r       dram_ctrl_inst/N1114/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.533         dram_ctrl_inst/N1114
                                                                                   dram_ctrl_inst/N1120_3/I4 (GTP_LUT5)
                                   td                    0.185       8.718 r       dram_ctrl_inst/N1120_3/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       9.323         dram_ctrl_inst/N1120
                                                                                   dram_ctrl_inst/N1144_4/I3 (GTP_LUT4)
                                   td                    0.185       9.508 r       dram_ctrl_inst/N1144_4/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      10.279         dram_ctrl_inst/N1144
                                                                                   dram_ctrl_inst/N304_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.512 f       dram_ctrl_inst/N304_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.512         dram_ctrl_inst/_N9628
                                                                                   dram_ctrl_inst/N304_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.542 r       dram_ctrl_inst/N304_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.542         dram_ctrl_inst/_N9629
                                                                                   dram_ctrl_inst/N304_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.572 r       dram_ctrl_inst/N304_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.572         dram_ctrl_inst/_N9630
                                                                                   dram_ctrl_inst/N304_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.602 r       dram_ctrl_inst/N304_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.602         dram_ctrl_inst/_N9631
                                                                                   dram_ctrl_inst/N304_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.632 r       dram_ctrl_inst/N304_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.632         dram_ctrl_inst/_N9632
                                                                                   dram_ctrl_inst/N304_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.662 r       dram_ctrl_inst/N304_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.662         dram_ctrl_inst/_N9633
                                                                                   dram_ctrl_inst/N304_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.692 r       dram_ctrl_inst/N304_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.692         dram_ctrl_inst/_N9634
                                                                                   dram_ctrl_inst/N304_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.722 r       dram_ctrl_inst/N304_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.722         dram_ctrl_inst/_N9635
                                                                                   dram_ctrl_inst/N304_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.958 r       dram_ctrl_inst/N304_1_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.422         dram_ctrl_inst/_N14708
                                                                                   dram_ctrl_inst/N1071_or[9]_8/I2 (GTP_LUT3)
                                   td                    0.185      11.607 r       dram_ctrl_inst/N1071_or[9]_8/Z (GTP_LUT3)
                                   net (fanout=1)        0.000      11.607         dram_ctrl_inst/N1071 [9]
                                                                           r       dram_ctrl_inst/dram_rd_addr[9]/D (GTP_DFF_CE)

 Data arrival time                                                  11.607         Logic Levels: 19 
                                                                                   Logic: 3.056ns(28.449%), Route: 7.686ns(71.551%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=83)       0.865    1000.865         nt_pix_clk       
                                                                           r       dram_ctrl_inst/dram_rd_addr[9]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1000.865                          
 clock uncertainty                                      -0.150    1000.715                          

 Setup time                                              0.034    1000.749                          

 Data required time                                               1000.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.749                          
 Data arrival time                                                  11.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       989.142                          
====================================================================================================

====================================================================================================

Startpoint  : sync_vg_inst/y_act[2]/CLK (GTP_DFF_R)
Endpoint    : dram_ctrl_inst/dram_rd_addr[8]/D (GTP_DFF_CE)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.865
  Launch Clock Delay      :  0.865
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=83)       0.865       0.865         nt_pix_clk       
                                                                           r       sync_vg_inst/y_act[2]/CLK (GTP_DFF_R)

                                   tco                   0.329       1.194 r       sync_vg_inst/y_act[2]/Q (GTP_DFF_R)
                                   net (fanout=189)      1.726       2.920         y_act[2]         
                                                                                   dram_ctrl_inst/N294_mux4/I4 (GTP_LUT5)
                                   td                    0.271       3.191 f       dram_ctrl_inst/N294_mux4/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       3.655         dram_ctrl_inst/_N1713
                                                                                   dram_ctrl_inst/N294_mux10/I4 (GTP_LUT5)
                                   td                    0.185       3.840 r       dram_ctrl_inst/N294_mux10/Z (GTP_LUT5)
                                   net (fanout=5)        0.670       4.510         dram_ctrl_inst/N294
                                                                                   dram_ctrl_inst/N295/I0 (GTP_LUT3)
                                   td                    0.185       4.695 r       dram_ctrl_inst/N295/Z (GTP_LUT3)
                                   net (fanout=5)        0.670       5.365         dram_ctrl_inst/N295
                                                                                   dram_ctrl_inst/N1081/I2 (GTP_LUT5)
                                   td                    0.297       5.662 f       dram_ctrl_inst/N1081/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.267         dram_ctrl_inst/N1081
                                                                                   dram_ctrl_inst/N1096/I4 (GTP_LUT5)
                                   td                    0.185       6.452 r       dram_ctrl_inst/N1096/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.005         dram_ctrl_inst/N1096
                                                                                   dram_ctrl_inst/N1099/I2 (GTP_LUT3)
                                   td                    0.185       7.190 r       dram_ctrl_inst/N1099/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       7.795         dram_ctrl_inst/N1099
                                                                                   dram_ctrl_inst/N1114/I3 (GTP_LUT4)
                                   td                    0.185       7.980 r       dram_ctrl_inst/N1114/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       8.533         dram_ctrl_inst/N1114
                                                                                   dram_ctrl_inst/N1120_3/I4 (GTP_LUT5)
                                   td                    0.185       8.718 r       dram_ctrl_inst/N1120_3/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       9.323         dram_ctrl_inst/N1120
                                                                                   dram_ctrl_inst/N1144_4/I3 (GTP_LUT4)
                                   td                    0.185       9.508 r       dram_ctrl_inst/N1144_4/Z (GTP_LUT4)
                                   net (fanout=11)       0.771      10.279         dram_ctrl_inst/N1144
                                                                                   dram_ctrl_inst/N304_1_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.512 f       dram_ctrl_inst/N304_1_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.512         dram_ctrl_inst/_N9628
                                                                                   dram_ctrl_inst/N304_1_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.542 r       dram_ctrl_inst/N304_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.542         dram_ctrl_inst/_N9629
                                                                                   dram_ctrl_inst/N304_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.572 r       dram_ctrl_inst/N304_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.572         dram_ctrl_inst/_N9630
                                                                                   dram_ctrl_inst/N304_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.602 r       dram_ctrl_inst/N304_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.602         dram_ctrl_inst/_N9631
                                                                                   dram_ctrl_inst/N304_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.632 r       dram_ctrl_inst/N304_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.632         dram_ctrl_inst/_N9632
                                                                                   dram_ctrl_inst/N304_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.662 r       dram_ctrl_inst/N304_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.662         dram_ctrl_inst/_N9633
                                                                                   dram_ctrl_inst/N304_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.692 r       dram_ctrl_inst/N304_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.692         dram_ctrl_inst/_N9634
                                                                                   dram_ctrl_inst/N304_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.928 r       dram_ctrl_inst/N304_1_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      11.392         dram_ctrl_inst/_N14703
                                                                                   dram_ctrl_inst/N1071_or[8]_7/I4 (GTP_LUT5)
                                   td                    0.185      11.577 r       dram_ctrl_inst/N1071_or[8]_7/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      11.577         dram_ctrl_inst/N1071 [8]
                                                                           r       dram_ctrl_inst/dram_rd_addr[8]/D (GTP_DFF_CE)

 Data arrival time                                                  11.577         Logic Levels: 18 
                                                                                   Logic: 3.026ns(28.249%), Route: 7.686ns(71.751%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=83)       0.865    1000.865         nt_pix_clk       
                                                                           r       dram_ctrl_inst/dram_rd_addr[8]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1000.865                          
 clock uncertainty                                      -0.150    1000.715                          

 Setup time                                              0.034    1000.749                          

 Data required time                                               1000.749                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.749                          
 Data arrival time                                                  11.577                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       989.172                          
====================================================================================================

====================================================================================================

Startpoint  : dram_ctrl_inst/dram_rd_addr[2]/CLK (GTP_DFF_CE)
Endpoint    : dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRB[5] (GTP_DRM18K)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.182
  Launch Clock Delay      :  0.865
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=83)       0.865       0.865         nt_pix_clk       
                                                                           r       dram_ctrl_inst/dram_rd_addr[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       1.194 r       dram_ctrl_inst/dram_rd_addr[2]/Q (GTP_DFF_CE)
                                   net (fanout=4)        1.155       2.349         dram_rd_addr[2]  
                                                                           r       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRB[5] (GTP_DRM18K)

 Data arrival time                                                   2.349         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.170%), Route: 1.155ns(77.830%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=83)       0.865       0.865         nt_pix_clk       
                                                                                   dram_ctrl_inst/N254/I0 (GTP_LUT2)
                                   td                    0.250       1.115 r       dram_ctrl_inst/N254/Z (GTP_LUT2)
                                   net (fanout=2)        1.067       2.182         dram_rd_clk      
                                                                           r       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       2.182                          
 clock uncertainty                                       0.000       2.182                          

 Hold time                                              -0.018       2.164                          

 Data required time                                                  2.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.164                          
 Data arrival time                                                   2.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : dram_ctrl_inst/dram_rd_addr[3]/CLK (GTP_DFF_CE)
Endpoint    : dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRB[6] (GTP_DRM18K)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.182
  Launch Clock Delay      :  0.865
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=83)       0.865       0.865         nt_pix_clk       
                                                                           r       dram_ctrl_inst/dram_rd_addr[3]/CLK (GTP_DFF_CE)

                                   tco                   0.329       1.194 r       dram_ctrl_inst/dram_rd_addr[3]/Q (GTP_DFF_CE)
                                   net (fanout=4)        1.155       2.349         dram_rd_addr[3]  
                                                                           r       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRB[6] (GTP_DRM18K)

 Data arrival time                                                   2.349         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.170%), Route: 1.155ns(77.830%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=83)       0.865       0.865         nt_pix_clk       
                                                                                   dram_ctrl_inst/N254/I0 (GTP_LUT2)
                                   td                    0.250       1.115 r       dram_ctrl_inst/N254/Z (GTP_LUT2)
                                   net (fanout=2)        1.067       2.182         dram_rd_clk      
                                                                           r       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       2.182                          
 clock uncertainty                                       0.000       2.182                          

 Hold time                                              -0.018       2.164                          

 Data required time                                                  2.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.164                          
 Data arrival time                                                   2.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : dram_ctrl_inst/dram_rd_addr[4]/CLK (GTP_DFF_CE)
Endpoint    : dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRB[7] (GTP_DRM18K)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.182
  Launch Clock Delay      :  0.865
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=83)       0.865       0.865         nt_pix_clk       
                                                                           r       dram_ctrl_inst/dram_rd_addr[4]/CLK (GTP_DFF_CE)

                                   tco                   0.329       1.194 r       dram_ctrl_inst/dram_rd_addr[4]/Q (GTP_DFF_CE)
                                   net (fanout=4)        1.155       2.349         dram_rd_addr[4]  
                                                                           r       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/ADDRB[7] (GTP_DRM18K)

 Data arrival time                                                   2.349         Logic Levels: 0  
                                                                                   Logic: 0.329ns(22.170%), Route: 1.155ns(77.830%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT0 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=83)       0.865       0.865         nt_pix_clk       
                                                                                   dram_ctrl_inst/N254/I0 (GTP_LUT2)
                                   td                    0.250       1.115 r       dram_ctrl_inst/N254/Z (GTP_LUT2)
                                   net (fanout=2)        1.067       2.182         dram_rd_clk      
                                                                           r       dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       2.182                          
 clock uncertainty                                       0.000       2.182                          

 Hold time                                              -0.018       2.164                          

 Data required time                                                  2.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.164                          
 Data arrival time                                                   2.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop/u_udp/u_udp_tx/cur_state_6/CLK (GTP_DFF_C)
Endpoint    : eth_udp_loop/u_udp/u_udp_tx/check_buffer[19]/D (GTP_DFF_CE)
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.396
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.845       0.457 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=978)      1.939       2.396         gmii_tx_clk      
                                                                           r       eth_udp_loop/u_udp/u_udp_tx/cur_state_6/CLK (GTP_DFF_C)

                                   tco                   0.329       2.725 r       eth_udp_loop/u_udp/u_udp_tx/cur_state_6/Q (GTP_DFF_C)
                                   net (fanout=37)       0.963       3.688         eth_udp_loop/u_udp/u_udp_tx/cur_state_6
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N1174_1/ID (GTP_LUT5M)
                                   td                    0.265       3.953 f       eth_udp_loop/u_udp/u_udp_tx/N1174_1/Z (GTP_LUT5M)
                                   net (fanout=24)       0.870       4.823         eth_udp_loop/u_udp/u_udp_tx/_N20340
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N633_7/I1 (GTP_LUT5M)
                                   td                    0.300       5.123 f       eth_udp_loop/u_udp/u_udp_tx/N633_7/Z (GTP_LUT5M)
                                   net (fanout=9)        0.745       5.868         eth_udp_loop/u_udp/u_udp_tx/N633
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N979/I4 (GTP_LUT5)
                                   td                    0.185       6.053 r       eth_udp_loop/u_udp/u_udp_tx/N979/Z (GTP_LUT5)
                                   net (fanout=36)       0.958       7.011         eth_udp_loop/u_udp/u_udp_tx/N979
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_2[0]/I2 (GTP_LUT3)
                                   td                    0.185       7.196 r       eth_udp_loop/u_udp/u_udp_tx/N985_2[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       7.749         eth_udp_loop/u_udp/u_udp_tx/nb0 [0]
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_2/I1 (GTP_LUT5CARRY)
                                   td                    0.305       8.054 f       eth_udp_loop/u_udp/u_udp_tx/N985_5_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.054         eth_udp_loop/u_udp/u_udp_tx/_N9735
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.084 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.084         eth_udp_loop/u_udp/u_udp_tx/_N9736
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.114 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.114         eth_udp_loop/u_udp/u_udp_tx/_N9737
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.144 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.144         eth_udp_loop/u_udp/u_udp_tx/_N9738
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.174 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.174         eth_udp_loop/u_udp/u_udp_tx/_N9739
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.204 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.204         eth_udp_loop/u_udp/u_udp_tx/_N9740
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.234 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.234         eth_udp_loop/u_udp/u_udp_tx/_N9741
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.264 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.264         eth_udp_loop/u_udp/u_udp_tx/_N9742
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.294 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.294         eth_udp_loop/u_udp/u_udp_tx/_N9743
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.324 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.324         eth_udp_loop/u_udp/u_udp_tx/_N9744
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.354 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.354         eth_udp_loop/u_udp/u_udp_tx/_N9745
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.384 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.384         eth_udp_loop/u_udp/u_udp_tx/_N9746
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.414 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.414         eth_udp_loop/u_udp/u_udp_tx/_N9747
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.444 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.444         eth_udp_loop/u_udp/u_udp_tx/_N9748
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.474 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.474         eth_udp_loop/u_udp/u_udp_tx/_N9749
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.504 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.504         eth_udp_loop/u_udp/u_udp_tx/_N9750
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.534 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.534         eth_udp_loop/u_udp/u_udp_tx/_N9751
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.564 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.564         eth_udp_loop/u_udp/u_udp_tx/_N9752
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_20/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.800 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_20/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.800         eth_udp_loop/u_udp/u_udp_tx/N985 [19]
                                                                           r       eth_udp_loop/u_udp/u_udp_tx/check_buffer[19]/D (GTP_DFF_CE)

 Data arrival time                                                   8.800         Logic Levels: 23 
                                                                                   Logic: 2.315ns(36.149%), Route: 4.089ns(63.851%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_eth_rxc       
                                                                                   eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.845       8.457 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=978)      1.939      10.396         gmii_tx_clk      
                                                                           r       eth_udp_loop/u_udp/u_udp_tx/check_buffer[19]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      10.396                          
 clock uncertainty                                      -0.150      10.246                          

 Setup time                                              0.034      10.280                          

 Data required time                                                 10.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.280                          
 Data arrival time                                                   8.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.480                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop/u_arp/u_arp_rx/des_ip_t[0]/CLK (GTP_DFF_CE)
Endpoint    : eth_udp_loop/u_arp/u_arp_rx/skip_en/D (GTP_DFF_C)
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.396
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.845       0.457 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=978)      1.939       2.396         gmii_tx_clk      
                                                                           r       eth_udp_loop/u_arp/u_arp_rx/des_ip_t[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       2.725 r       eth_udp_loop/u_arp/u_arp_rx/des_ip_t[0]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       3.278         eth_udp_loop/u_arp/u_arp_rx/des_ip_t [0]
                                                                                   eth_udp_loop/u_arp/u_arp_rx/N447_39/I4 (GTP_LUT5)
                                   td                    0.300       3.578 f       eth_udp_loop/u_arp/u_arp_rx/N447_39/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       4.042         eth_udp_loop/u_arp/u_arp_rx/_N24748
                                                                                   eth_udp_loop/u_arp/u_arp_rx/N447_59/I4 (GTP_LUT5)
                                   td                    0.199       4.241 f       eth_udp_loop/u_arp/u_arp_rx/N447_59/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       4.705         eth_udp_loop/u_arp/u_arp_rx/_N24768
                                                                                   eth_udp_loop/u_arp/u_arp_rx/N447_63/I4 (GTP_LUT5)
                                   td                    0.189       4.894 f       eth_udp_loop/u_arp/u_arp_rx/N447_63/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       5.499         eth_udp_loop/u_arp/u_arp_rx/N447
                                                                                   eth_udp_loop/u_arp/u_arp_rx/N289_6/I2 (GTP_LUT3)
                                   td                    0.185       5.684 r       eth_udp_loop/u_arp/u_arp_rx/N289_6/Z (GTP_LUT3)
                                   net (fanout=123)      1.394       7.078         eth_udp_loop/u_arp/u_arp_rx/_N24889
                                                                                   eth_udp_loop/u_arp/u_arp_rx/N310_12/I0 (GTP_LUT5M)
                                   td                    0.258       7.336 f       eth_udp_loop/u_arp/u_arp_rx/N310_12/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       7.800         eth_udp_loop/u_arp/u_arp_rx/_N12766
                                                                                   eth_udp_loop/u_arp/u_arp_rx/N310_13/ID (GTP_LUT5M)
                                   td                    0.265       8.065 f       eth_udp_loop/u_arp/u_arp_rx/N310_13/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464       8.529         eth_udp_loop/u_arp/u_arp_rx/_N12767
                                                                                   eth_udp_loop/u_arp/u_arp_rx/N310_15/ID (GTP_LUT5M)
                                   td                    0.265       8.794 f       eth_udp_loop/u_arp/u_arp_rx/N310_15/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000       8.794         eth_udp_loop/u_arp/u_arp_rx/N310
                                                                           f       eth_udp_loop/u_arp/u_arp_rx/skip_en/D (GTP_DFF_C)

 Data arrival time                                                   8.794         Logic Levels: 7  
                                                                                   Logic: 1.990ns(31.103%), Route: 4.408ns(68.897%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_eth_rxc       
                                                                                   eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.845       8.457 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=978)      1.939      10.396         gmii_tx_clk      
                                                                           r       eth_udp_loop/u_arp/u_arp_rx/skip_en/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      10.396                          
 clock uncertainty                                      -0.150      10.246                          

 Setup time                                              0.034      10.280                          

 Data required time                                                 10.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.280                          
 Data arrival time                                                   8.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.486                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop/u_udp/u_udp_tx/cur_state_6/CLK (GTP_DFF_C)
Endpoint    : eth_udp_loop/u_udp/u_udp_tx/check_buffer[18]/D (GTP_DFF_CE)
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.396
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.845       0.457 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=978)      1.939       2.396         gmii_tx_clk      
                                                                           r       eth_udp_loop/u_udp/u_udp_tx/cur_state_6/CLK (GTP_DFF_C)

                                   tco                   0.329       2.725 r       eth_udp_loop/u_udp/u_udp_tx/cur_state_6/Q (GTP_DFF_C)
                                   net (fanout=37)       0.963       3.688         eth_udp_loop/u_udp/u_udp_tx/cur_state_6
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N1174_1/ID (GTP_LUT5M)
                                   td                    0.265       3.953 f       eth_udp_loop/u_udp/u_udp_tx/N1174_1/Z (GTP_LUT5M)
                                   net (fanout=24)       0.870       4.823         eth_udp_loop/u_udp/u_udp_tx/_N20340
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N633_7/I1 (GTP_LUT5M)
                                   td                    0.300       5.123 f       eth_udp_loop/u_udp/u_udp_tx/N633_7/Z (GTP_LUT5M)
                                   net (fanout=9)        0.745       5.868         eth_udp_loop/u_udp/u_udp_tx/N633
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N979/I4 (GTP_LUT5)
                                   td                    0.185       6.053 r       eth_udp_loop/u_udp/u_udp_tx/N979/Z (GTP_LUT5)
                                   net (fanout=36)       0.958       7.011         eth_udp_loop/u_udp/u_udp_tx/N979
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_2[0]/I2 (GTP_LUT3)
                                   td                    0.185       7.196 r       eth_udp_loop/u_udp/u_udp_tx/N985_2[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553       7.749         eth_udp_loop/u_udp/u_udp_tx/nb0 [0]
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_2/I1 (GTP_LUT5CARRY)
                                   td                    0.305       8.054 f       eth_udp_loop/u_udp/u_udp_tx/N985_5_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.054         eth_udp_loop/u_udp/u_udp_tx/_N9735
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.084 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.084         eth_udp_loop/u_udp/u_udp_tx/_N9736
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.114 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.114         eth_udp_loop/u_udp/u_udp_tx/_N9737
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.144 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.144         eth_udp_loop/u_udp/u_udp_tx/_N9738
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.174 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.174         eth_udp_loop/u_udp/u_udp_tx/_N9739
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.204 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.204         eth_udp_loop/u_udp/u_udp_tx/_N9740
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.234 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.234         eth_udp_loop/u_udp/u_udp_tx/_N9741
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.264 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.264         eth_udp_loop/u_udp/u_udp_tx/_N9742
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.294 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.294         eth_udp_loop/u_udp/u_udp_tx/_N9743
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.324 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.324         eth_udp_loop/u_udp/u_udp_tx/_N9744
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.354 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.354         eth_udp_loop/u_udp/u_udp_tx/_N9745
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.384 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.384         eth_udp_loop/u_udp/u_udp_tx/_N9746
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.414 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.414         eth_udp_loop/u_udp/u_udp_tx/_N9747
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.444 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.444         eth_udp_loop/u_udp/u_udp_tx/_N9748
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.474 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.474         eth_udp_loop/u_udp/u_udp_tx/_N9749
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.504 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.504         eth_udp_loop/u_udp/u_udp_tx/_N9750
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.534 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.534         eth_udp_loop/u_udp/u_udp_tx/_N9751
                                                                                   eth_udp_loop/u_udp/u_udp_tx/N985_5_19/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.770 r       eth_udp_loop/u_udp/u_udp_tx/N985_5_19/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.770         eth_udp_loop/u_udp/u_udp_tx/N985 [18]
                                                                           r       eth_udp_loop/u_udp/u_udp_tx/check_buffer[18]/D (GTP_DFF_CE)

 Data arrival time                                                   8.770         Logic Levels: 22 
                                                                                   Logic: 2.285ns(35.849%), Route: 4.089ns(64.151%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         8.000       8.000 r                        
 eth_rxc                                                 0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       8.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      10.302         nt_eth_rxc       
                                                                                   eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.845       8.457 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=978)      1.939      10.396         gmii_tx_clk      
                                                                           r       eth_udp_loop/u_udp/u_udp_tx/check_buffer[18]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      10.396                          
 clock uncertainty                                      -0.150      10.246                          

 Setup time                                              0.034      10.280                          

 Data required time                                                 10.280                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.280                          
 Data arrival time                                                   8.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.510                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop/u_udp/u_udp_rx/rec_data[0]/CLK (GTP_DFF_CE)
Endpoint    : eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.910
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.845       0.457 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=978)      1.939       2.396         gmii_tx_clk      
                                                                           r       eth_udp_loop/u_udp/u_udp_rx/rec_data[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       2.719 f       eth_udp_loop/u_udp/u_udp_rx/rec_data[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.978       3.697         eth_udp_loop/rec_data [0]
                                                                           f       eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   3.697         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.845       0.457 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=978)      2.453       2.910         gmii_tx_clk      
                                                                           r       eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.910                          
 clock uncertainty                                       0.000       2.910                          

 Hold time                                               0.137       3.047                          

 Data required time                                                  3.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.047                          
 Data arrival time                                                   3.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop/u_udp/u_udp_rx/rec_data[1]/CLK (GTP_DFF_CE)
Endpoint    : eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.910
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.845       0.457 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=978)      1.939       2.396         gmii_tx_clk      
                                                                           r       eth_udp_loop/u_udp/u_udp_rx/rec_data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       2.719 f       eth_udp_loop/u_udp/u_udp_rx/rec_data[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.978       3.697         eth_udp_loop/rec_data [1]
                                                                           f       eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   3.697         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.845       0.457 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=978)      2.453       2.910         gmii_tx_clk      
                                                                           r       eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.910                          
 clock uncertainty                                       0.000       2.910                          

 Hold time                                               0.137       3.047                          

 Data required time                                                  3.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.047                          
 Data arrival time                                                   3.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop/u_udp/u_udp_rx/rec_data[2]/CLK (GTP_DFF_CE)
Endpoint    : eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.910
  Launch Clock Delay      :  2.396
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.845       0.457 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=978)      1.939       2.396         gmii_tx_clk      
                                                                           r       eth_udp_loop/u_udp/u_udp_rx/rec_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323       2.719 f       eth_udp_loop/u_udp/u_udp_rx/rec_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.978       3.697         eth_udp_loop/rec_data [2]
                                                                           f       eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   3.697         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 eth_rxc                                                 0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxc       
                                                                                   eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.845       0.457 r       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=978)      2.453       2.910         gmii_tx_clk      
                                                                           r       eth_udp_loop/eth_rx_buf_inst/U_ipml_fifo_eth_rx_buf/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       2.910                          
 clock uncertainty                                       0.000       2.910                          

 Hold time                                               0.137       3.047                          

 Data required time                                                  3.047                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.047                          
 Data arrival time                                                   3.697                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[0]/CLK (GTP_DFF_CE)
Endpoint    : adc_fft_top_inst/fft_data_gen_inst/data_in_0_0/WE (GTP_RAM32X1DP)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.159
  Launch Clock Delay      :  1.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=106)      1.159       1.159         nt_ad_clk        
                                                                           r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       1.488 r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[0]/Q (GTP_DFF_CE)
                                   net (fanout=68)       1.119       2.607         adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [0]
                                                                                   adc_fft_top_inst/fft_data_gen_inst/N75_14/I4 (GTP_LUT5)
                                   td                    0.230       2.837 f       adc_fft_top_inst/fft_data_gen_inst/N75_14/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       3.301         adc_fft_top_inst/fft_data_gen_inst/_N23713
                                                                                   adc_fft_top_inst/fft_data_gen_inst/N75_16/I4 (GTP_LUT5)
                                   td                    0.185       3.486 r       adc_fft_top_inst/fft_data_gen_inst/N75_16/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       4.179         adc_fft_top_inst/fft_data_gen_inst/N75
                                                                                   adc_fft_top_inst/fft_data_gen_inst/N75_2/I0 (GTP_LUT5)
                                   td                    0.258       4.437 f       adc_fft_top_inst/fft_data_gen_inst/N75_2/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       5.078         adc_fft_top_inst/fft_data_gen_inst/_N20188
                                                                                   adc_fft_top_inst/fft_data_gen_inst/data_in_0_0_we/I2 (GTP_LUT3)
                                   td                    0.172       5.250 f       adc_fft_top_inst/fft_data_gen_inst/data_in_0_0_we/Z (GTP_LUT3)
                                   net (fanout=8)        0.730       5.980         adc_fft_top_inst/fft_data_gen_inst/_N10493
                                                                           f       adc_fft_top_inst/fft_data_gen_inst/data_in_0_0/WE (GTP_RAM32X1DP)

 Data arrival time                                                   5.980         Logic Levels: 4  
                                                                                   Logic: 1.174ns(24.352%), Route: 3.647ns(75.648%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_1_inst/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=106)      1.159    1001.159         nt_ad_clk        
                                                                           r       adc_fft_top_inst/fft_data_gen_inst/data_in_0_0/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000    1001.159                          
 clock uncertainty                                      -0.150    1001.009                          

 Setup time                                             -0.691    1000.318                          

 Data required time                                               1000.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.318                          
 Data arrival time                                                   5.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.338                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[0]/CLK (GTP_DFF_CE)
Endpoint    : adc_fft_top_inst/fft_data_gen_inst/data_in_0_1/WE (GTP_RAM32X1DP)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.159
  Launch Clock Delay      :  1.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=106)      1.159       1.159         nt_ad_clk        
                                                                           r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       1.488 r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[0]/Q (GTP_DFF_CE)
                                   net (fanout=68)       1.119       2.607         adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [0]
                                                                                   adc_fft_top_inst/fft_data_gen_inst/N75_14/I4 (GTP_LUT5)
                                   td                    0.230       2.837 f       adc_fft_top_inst/fft_data_gen_inst/N75_14/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       3.301         adc_fft_top_inst/fft_data_gen_inst/_N23713
                                                                                   adc_fft_top_inst/fft_data_gen_inst/N75_16/I4 (GTP_LUT5)
                                   td                    0.185       3.486 r       adc_fft_top_inst/fft_data_gen_inst/N75_16/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       4.179         adc_fft_top_inst/fft_data_gen_inst/N75
                                                                                   adc_fft_top_inst/fft_data_gen_inst/N75_2/I0 (GTP_LUT5)
                                   td                    0.258       4.437 f       adc_fft_top_inst/fft_data_gen_inst/N75_2/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       5.078         adc_fft_top_inst/fft_data_gen_inst/_N20188
                                                                                   adc_fft_top_inst/fft_data_gen_inst/data_in_0_0_we/I2 (GTP_LUT3)
                                   td                    0.172       5.250 f       adc_fft_top_inst/fft_data_gen_inst/data_in_0_0_we/Z (GTP_LUT3)
                                   net (fanout=8)        0.730       5.980         adc_fft_top_inst/fft_data_gen_inst/_N10493
                                                                           f       adc_fft_top_inst/fft_data_gen_inst/data_in_0_1/WE (GTP_RAM32X1DP)

 Data arrival time                                                   5.980         Logic Levels: 4  
                                                                                   Logic: 1.174ns(24.352%), Route: 3.647ns(75.648%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_1_inst/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=106)      1.159    1001.159         nt_ad_clk        
                                                                           r       adc_fft_top_inst/fft_data_gen_inst/data_in_0_1/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000    1001.159                          
 clock uncertainty                                      -0.150    1001.009                          

 Setup time                                             -0.691    1000.318                          

 Data required time                                               1000.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.318                          
 Data arrival time                                                   5.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.338                          
====================================================================================================

====================================================================================================

Startpoint  : adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[0]/CLK (GTP_DFF_CE)
Endpoint    : adc_fft_top_inst/fft_data_gen_inst/data_in_0_2/WE (GTP_RAM32X1DP)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.159
  Launch Clock Delay      :  1.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=106)      1.159       1.159         nt_ad_clk        
                                                                           r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       1.488 r       adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr[0]/Q (GTP_DFF_CE)
                                   net (fanout=68)       1.119       2.607         adc_fft_top_inst/fft_data_gen_inst/cnt_256_wr [0]
                                                                                   adc_fft_top_inst/fft_data_gen_inst/N75_14/I4 (GTP_LUT5)
                                   td                    0.230       2.837 f       adc_fft_top_inst/fft_data_gen_inst/N75_14/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       3.301         adc_fft_top_inst/fft_data_gen_inst/_N23713
                                                                                   adc_fft_top_inst/fft_data_gen_inst/N75_16/I4 (GTP_LUT5)
                                   td                    0.185       3.486 r       adc_fft_top_inst/fft_data_gen_inst/N75_16/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       4.179         adc_fft_top_inst/fft_data_gen_inst/N75
                                                                                   adc_fft_top_inst/fft_data_gen_inst/N75_2/I0 (GTP_LUT5)
                                   td                    0.258       4.437 f       adc_fft_top_inst/fft_data_gen_inst/N75_2/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       5.078         adc_fft_top_inst/fft_data_gen_inst/_N20188
                                                                                   adc_fft_top_inst/fft_data_gen_inst/data_in_0_0_we/I2 (GTP_LUT3)
                                   td                    0.172       5.250 f       adc_fft_top_inst/fft_data_gen_inst/data_in_0_0_we/Z (GTP_LUT3)
                                   net (fanout=8)        0.730       5.980         adc_fft_top_inst/fft_data_gen_inst/_N10493
                                                                           f       adc_fft_top_inst/fft_data_gen_inst/data_in_0_2/WE (GTP_RAM32X1DP)

 Data arrival time                                                   5.980         Logic Levels: 4  
                                                                                   Logic: 1.174ns(24.352%), Route: 3.647ns(75.648%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                      1000.000    1000.000 r                        
                                                         0.000    1000.000 r       pll_1_inst/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=106)      1.159    1001.159         nt_ad_clk        
                                                                           r       adc_fft_top_inst/fft_data_gen_inst/data_in_0_2/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000    1001.159                          
 clock uncertainty                                      -0.150    1001.009                          

 Setup time                                             -0.691    1000.318                          

 Data required time                                               1000.318                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.318                          
 Data arrival time                                                   5.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.338                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)
Endpoint    : ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.159
  Launch Clock Delay      :  1.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=106)      1.159       1.159         nt_ad_clk        
                                                                           r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       1.482 f       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       1.946         ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [0]
                                                                           f       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   1.946         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=106)      1.159       1.159         nt_ad_clk        
                                                                           r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.159                          
 clock uncertainty                                       0.000       1.159                          

 Hold time                                               0.047       1.206                          

 Data required time                                                  1.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.206                          
 Data arrival time                                                   1.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)
Endpoint    : ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.159
  Launch Clock Delay      :  1.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=106)      1.159       1.159         nt_ad_clk        
                                                                           r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       1.482 f       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       1.946         ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [1]
                                                                           f       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   1.946         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=106)      1.159       1.159         nt_ad_clk        
                                                                           r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.159                          
 clock uncertainty                                       0.000       1.159                          

 Hold time                                               0.047       1.206                          

 Data required time                                                  1.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.206                          
 Data arrival time                                                   1.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)
Endpoint    : ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)
Path Group  : pll_1|pll_1_inst/u_pll_e3/CLKOUT2
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.159
  Launch Clock Delay      :  1.159
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=106)      1.159       1.159         nt_ad_clk        
                                                                           r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       1.482 f       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       1.946         ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr1 [2]
                                                                           f       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   1.946         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pll_1|pll_1_inst/u_pll_e3/CLKOUT2 (rising edge)
                                                         0.000       0.000 r                        
                                                         0.000       0.000 r       pll_1_inst/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=106)      1.159       1.159         nt_ad_clk        
                                                                           r       ad_data_inst/U_ipml_fifo_fifo_eth/U_ipml_fifo_ctrl/wrptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       1.159                          
 clock uncertainty                                       0.000       1.159                          

 Hold time                                               0.047       1.206                          

 Data required time                                                  1.206                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.206                          
 Data arrival time                                                   1.946                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/P (GTP_DFF_P)
Path Group  : hsst_top|free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.771       5.515         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/I0 (GTP_LUT2)
                                   td                    0.177       5.692 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/Z (GTP_LUT2)
                                   net (fanout=20)       0.670       6.362         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
                                                                           f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/P (GTP_DFF_P)

 Data arrival time                                                   6.362         Logic Levels: 1  
                                                                                   Logic: 0.506ns(25.989%), Route: 1.441ns(74.011%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 free_clk                                                0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.000    1000.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008    1002.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196    1004.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLLPOWERDOWN/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.461                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/P (GTP_DFF_P)
Path Group  : hsst_top|free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.771       5.515         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/I0 (GTP_LUT2)
                                   td                    0.177       5.692 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/Z (GTP_LUT2)
                                   net (fanout=20)       0.670       6.362         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
                                                                           f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/P (GTP_DFF_P)

 Data arrival time                                                   6.362         Logic Levels: 1  
                                                                                   Logic: 0.506ns(25.989%), Route: 1.441ns(74.011%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 free_clk                                                0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.000    1000.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008    1002.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196    1004.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/P_PLL_RST/CLK (GTP_DFF_P)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.461                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/C (GTP_DFF_CE)
Path Group  : hsst_top|free_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=2)        0.771       5.515         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/I0 (GTP_LUT2)
                                   td                    0.177       5.692 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0/Z (GTP_LUT2)
                                   net (fanout=20)       0.670       6.362         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0
                                                                           f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.362         Logic Levels: 1  
                                                                                   Logic: 0.506ns(25.989%), Route: 1.441ns(74.011%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                      1000.000    1000.000 r                        
 free_clk                                                0.000    1000.000 r       free_clk (port)  
                                   net (fanout=1)        0.000    1000.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008    1002.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000    1002.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196    1004.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.542    1003.823                          

 Data required time                                               1003.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.823                          
 Data arrival time                                                   6.362                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.461                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/CLK (GTP_DFF_C)
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/C (GTP_DFF_C)
Path Group  : hsst_top|free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.744         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/o_pll_done_0
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7/I (GTP_INV)
                                   td                    0.000       4.744 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7/Z (GTP_INV)
                                   net (fanout=21)       0.713       5.457         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7
                                                                           f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/C (GTP_DFF_C)

 Data arrival time                                                   5.457         Logic Levels: 1  
                                                                                   Logic: 0.329ns(31.574%), Route: 0.713ns(68.426%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.293                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/CLK (GTP_DFF_C)
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[1]/C (GTP_DFF_C)
Path Group  : hsst_top|free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.744         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/o_pll_done_0
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7/I (GTP_INV)
                                   td                    0.000       4.744 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7/Z (GTP_INV)
                                   net (fanout=21)       0.713       5.457         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7
                                                                           f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[1]/C (GTP_DFF_C)

 Data arrival time                                                   5.457         Logic Levels: 1  
                                                                                   Logic: 0.329ns(31.574%), Route: 0.713ns(68.426%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.293                          
====================================================================================================

====================================================================================================

Startpoint  : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/CLK (GTP_DFF_C)
Endpoint    : hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/C (GTP_DFF_C)
Path Group  : hsst_top|free_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/o_pll_done/Q (GTP_DFF_C)
                                   net (fanout=2)        0.000       4.744         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/o_pll_done_0
                                                                                   hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7/I (GTP_INV)
                                   td                    0.000       4.744 f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7/Z (GTP_INV)
                                   net (fanout=21)       0.713       5.457         hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7
                                                                           f       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/C (GTP_DFF_C)

 Data arrival time                                                   5.457         Logic Levels: 1  
                                                                                   Logic: 0.329ns(31.574%), Route: 0.713ns(68.426%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|free_clk (rising edge)
                                                         0.000       0.000 r                        
 free_clk                                                0.000       0.000 r       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.219         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     2.196       4.415         free_clk_g       
                                                                           r       hsst_test_dut_top_inst/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.cntr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.457                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.293                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d1/CLK (GTP_DFF)
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : hsst_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/vs_pclk_d1/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       hdmi_tx_inst/vs_pclk_d1/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.297         hdmi_tx_inst/vs_pclk_d1
                                                                                   hdmi_tx_inst/N5/I1 (GTP_LUT2)
                                   td                    0.206       5.503 r       hdmi_tx_inst/N5/Z (GTP_LUT2)
                                   net (fanout=112)      1.462       6.965         hdmi_tx_inst/N5  
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.965         Logic Levels: 1  
                                                                                   Logic: 0.535ns(20.980%), Route: 2.015ns(79.020%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204    1004.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   6.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.282                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d1/CLK (GTP_DFF)
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : hsst_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/vs_pclk_d1/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       hdmi_tx_inst/vs_pclk_d1/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.297         hdmi_tx_inst/vs_pclk_d1
                                                                                   hdmi_tx_inst/N5/I1 (GTP_LUT2)
                                   td                    0.206       5.503 r       hdmi_tx_inst/N5/Z (GTP_LUT2)
                                   net (fanout=112)      1.462       6.965         hdmi_tx_inst/N5  
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.965         Logic Levels: 1  
                                                                                   Logic: 0.535ns(20.980%), Route: 2.015ns(79.020%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204    1004.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   6.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.282                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d1/CLK (GTP_DFF)
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : hsst_top|pixclk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/vs_pclk_d1/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       hdmi_tx_inst/vs_pclk_d1/Q (GTP_DFF)
                                   net (fanout=2)        0.553       5.297         hdmi_tx_inst/vs_pclk_d1
                                                                                   hdmi_tx_inst/N5/I1 (GTP_LUT2)
                                   td                    0.206       5.503 r       hdmi_tx_inst/N5/Z (GTP_LUT2)
                                   net (fanout=112)      1.462       6.965         hdmi_tx_inst/N5  
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   6.965         Logic Levels: 1  
                                                                                   Logic: 0.535ns(20.980%), Route: 2.015ns(79.020%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                      1000.000    1000.000 r                        
 pixclk_in                                               0.000    1000.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000    1000.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204    1004.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000    1004.415                          
 clock uncertainty                                      -0.050    1004.365                          

 Recovery time                                          -0.118    1004.247                          

 Data required time                                               1004.247                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.247                          
 Data arrival time                                                   6.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.282                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d2/CLK (GTP_DFF)
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : hsst_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/vs_pclk_d2/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       hdmi_tx_inst/vs_pclk_d2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         hdmi_tx_inst/vs_pclk_d2
                                                                                   hdmi_tx_inst/N5/I0 (GTP_LUT2)
                                   td                    0.226       5.428 f       hdmi_tx_inst/N5/Z (GTP_LUT2)
                                   net (fanout=112)      0.948       6.376         hdmi_tx_inst/N5  
                                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.376         Logic Levels: 1  
                                                                                   Logic: 0.549ns(27.996%), Route: 1.412ns(72.004%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.212                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d2/CLK (GTP_DFF)
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : hsst_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/vs_pclk_d2/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       hdmi_tx_inst/vs_pclk_d2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         hdmi_tx_inst/vs_pclk_d2
                                                                                   hdmi_tx_inst/N5/I0 (GTP_LUT2)
                                   td                    0.226       5.428 f       hdmi_tx_inst/N5/Z (GTP_LUT2)
                                   net (fanout=112)      0.948       6.376         hdmi_tx_inst/N5  
                                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.376         Logic Levels: 1  
                                                                                   Logic: 0.549ns(27.996%), Route: 1.412ns(72.004%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.212                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_tx_inst/vs_pclk_d2/CLK (GTP_DFF)
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : hsst_top|pixclk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/vs_pclk_d2/CLK (GTP_DFF)

                                   tco                   0.323       4.738 f       hdmi_tx_inst/vs_pclk_d2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.202         hdmi_tx_inst/vs_pclk_d2
                                                                                   hdmi_tx_inst/N5/I0 (GTP_LUT2)
                                   td                    0.226       5.428 f       hdmi_tx_inst/N5/Z (GTP_LUT2)
                                   net (fanout=112)      0.948       6.376         hdmi_tx_inst/N5  
                                                                           f       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.376         Logic Levels: 1  
                                                                                   Logic: 0.549ns(27.996%), Route: 1.412ns(72.004%)
----------------------------------------------------------------------------------------------------

 Clock hsst_top|pixclk_in (rising edge)
                                                         0.000       0.000 r                        
 pixclk_in                                               0.000       0.000 r       pixclk_in (port) 
                                   net (fanout=1)        0.000       0.000         pixclk_in        
                                                                                   pixclk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pixclk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=57)       3.204       4.415         nt_pixclk_in     
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   6.376                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.212                          
====================================================================================================

====================================================================================================

Startpoint  : free_clk (port)
Endpoint    : ad_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 free_clk                                                0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.320         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.320 f       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     3.919       6.239         free_clk_g       
                                                                                   pll_1_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.090       6.329 f       pll_1_inst/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=106)      1.786       8.115         nt_ad_clk        
                                                                                   ad_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.803      10.918 f       ad_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.918         ad_clk           
 ad_clk                                                                    f       ad_clk (port)    

 Data arrival time                                                  10.918         Logic Levels: 4  
                                                                                   Logic: 4.205ns(38.514%), Route: 6.713ns(61.486%)
====================================================================================================

====================================================================================================

Startpoint  : free_clk (port)
Endpoint    : pix_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 free_clk                                                0.000       0.000 f       free_clk (port)  
                                   net (fanout=1)        0.000       0.000         free_clk         
                                                                                   free_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       free_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=28)       1.008       2.320         nt_free_clk      
                                                                                   free_clk_ibufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.320 f       free_clk_ibufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=4537)     3.919       6.239         free_clk_g       
                                                                                   pll_1_inst/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       6.331 f       pll_1_inst/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=83)       1.492       7.823         nt_pix_clk       
                                                                                   pix_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.803      10.626 f       pix_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      10.626         pix_clk          
 pix_clk                                                                   f       pix_clk (port)   

 Data arrival time                                                  10.626         Logic Levels: 4  
                                                                                   Logic: 4.207ns(39.592%), Route: 6.419ns(60.408%)
====================================================================================================

====================================================================================================

Startpoint  : eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/RCLK (GTP_OSERDES)
Endpoint    : eth_tx_ctl (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 eth_rxc                                                 0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_eth_rxc       
                                                                                   eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                   -1.847       0.556 f       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=978)      2.566       3.122         gmii_tx_clk      
                                                                           f       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/RCLK (GTP_OSERDES)

                                   tco                   0.682       3.804 f       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       4.895         eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/stx_ctr
                                                                                   eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/I (GTP_OUTBUFT)
                                   td                    2.803       7.698 f       eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       7.698         eth_tx_ctl       
 eth_tx_ctl                                                                f       eth_tx_ctl (port)

 Data arrival time                                                   7.698         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[3] (port)
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 b_in[3]                                                 0.000       0.000 r       b_in[3] (port)   
                                   net (fanout=1)        0.000       0.000         b_in[3]          
                                                                                   b_in_ibuf[3]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       b_in_ibuf[3]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_b_in[3]       
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[4] (port)
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 b_in[4]                                                 0.000       0.000 r       b_in[4] (port)   
                                   net (fanout=1)        0.000       0.000         b_in[4]          
                                                                                   b_in_ibuf[4]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       b_in_ibuf[4]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_b_in[4]       
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

====================================================================================================

Startpoint  : b_in[5] (port)
Endpoint    : hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 b_in[5]                                                 0.000       0.000 r       b_in[5] (port)   
                                   net (fanout=1)        0.000       0.000         b_in[5]          
                                                                                   b_in_ibuf[5]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       b_in_ibuf[5]/O (GTP_INBUF)
                                   net (fanout=1)        0.978       2.189         nt_b_in[5]       
                                                                           r       hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   2.189         Logic Levels: 1  
                                                                                   Logic: 1.211ns(55.322%), Route: 0.978ns(44.678%)
====================================================================================================

{hsst_top|free_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           High Pulse Width                          adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK
 498.100     500.000         1.900           Low Pulse Width                           adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_0/WCLK
 498.100     500.000         1.900           High Pulse Width                          adc_fft_top_inst/u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_im_input_sreg/latency_larger_than_2.u_distram_sreg/u_distributed_shiftregister/u_distributed_sdpram/mem_1/WCLK
====================================================================================================

{pll_1|pll_1_inst/u_pll_e3/CLKOUT1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width                          ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/CLKA
 499.102     500.000         0.898           Low Pulse Width                           ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/CLKA
 499.102     500.000         0.898           Low Pulse Width                           ms72xx_ctl_inst/ms7200_ctl/N1219_1_concat_3/CLKB
====================================================================================================

{hsst_top|pixclk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           High Pulse Width                          hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 499.102     500.000         0.898           Low Pulse Width                           hdmi_tx_inst/fifo_4096_16i_32o_inst/U_ipml_fifo_fifo_4096_16i_32o/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width                          eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/RCLK
 2.483       4.000           1.517           Low Pulse Width                           eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/RCLK
 3.272       4.000           0.728           High Pulse Width                          eth_udp_loop/u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/SERCLK
====================================================================================================

{pll_1|pll_1_inst/u_pll_e3/CLKOUT0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.102     500.000         0.898           Low Pulse Width                           dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 499.102     500.000         0.898           High Pulse Width                          dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
 499.102     500.000         0.898           Low Pulse Width                           dram_16x512_inst/U_ipml_sdpram_dram_16x512/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB
====================================================================================================

{eth_rxc|eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width                          eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr1/RCLK
 2.483       4.000           1.517           Low Pulse Width                           eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr1/RCLK
 2.483       4.000           1.517           High Pulse Width                          eth_udp_loop/u_gmii_to_rgmii/u_rgmii_rx/igddr2/RCLK
====================================================================================================

{pll_1|pll_1_inst/u_pll_e3/CLKOUT2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 498.100     500.000         1.900           High Pulse Width                          adc_fft_top_inst/fft_data_gen_inst/data_in_0_0/WCLK
 498.100     500.000         1.900           Low Pulse Width                           adc_fft_top_inst/fft_data_gen_inst/data_in_0_0/WCLK
 498.100     500.000         1.900           High Pulse Width                          adc_fft_top_inst/fft_data_gen_inst/data_in_0_1/WCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                
+------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/compile/hsst_top_comp.adf               
|            | D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/pango_hsst_top.fdc                      
| Output     | D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/synthesize/hsst_top_syn.adf             
|            | D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/synthesize/hsst_top_syn.vm              
|            | D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/synthesize/hsst_top_controlsets.txt     
|            | D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/synthesize/snr.db                       
|            | D:/2345Downloads/finnal/hsst_test2/hsst_test2/pnr/example_design/synthesize/hsst_top.snr                 
+------------------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 436 MB
Total CPU  time to synthesize completion : 0h:0m:25s
Process Total CPU  time to synthesize completion : 0h:0m:25s
Total real time to synthesize completion : 0h:0m:32s
