// Seed: 1237127708
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input supply1 id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    input wor id_6,
    input wand id_7,
    output uwire id_8,
    input supply0 id_9
    , id_17,
    input uwire id_10,
    output wire id_11,
    output tri id_12,
    output uwire id_13,
    input wire id_14,
    input wor id_15
);
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 id_3,
    output uwire id_4,
    output uwire id_5
    , id_12,
    input supply0 id_6,
    input wire id_7,
    input wand id_8,
    input supply1 id_9,
    output tri0 id_10
);
  logic id_13 = id_9;
  wire  id_14;
  ;
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_9,
      id_4,
      id_9,
      id_2,
      id_7,
      id_8,
      id_4,
      id_9,
      id_9,
      id_10,
      id_10,
      id_0,
      id_8,
      id_1
  );
endmodule
