; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -vplan-vec-scenario="m4;v4;m4" \
; RUN: -disable-output -passes=vplan-vec \
; RUN: -print-after=vplan-vec\
; RUN: -vplan-enable-peeling  %s 2>&1 | FileCheck  %s

target datalayout = "e-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024"
target triple = "x86_64-unknown-linux-gnu"

define void @test_store(ptr nocapture %ary, i32 %c) {
; CHECK-LABEL: @test_store(
; CHECK-NEXT:  entry:
; CHECK-NEXT:    br label [[PEEL_CHECKZ26:%.*]]
; CHECK:       peel.checkz26:
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT:%.*]] = insertelement <4 x ptr> poison, ptr [[ARY:%.*]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT:%.*]] = shufflevector <4 x ptr> [[BROADCAST_SPLATINSERT]], <4 x ptr> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    [[TMP0:%.*]] = ptrtoint <4 x ptr> [[BROADCAST_SPLAT]] to <4 x i64>
; CHECK-NEXT:    [[DOTEXTRACT_0_:%.*]] = extractelement <4 x i64> [[TMP0]], i32 0
; CHECK-NEXT:    [[TMP1:%.*]] = udiv i64 [[DOTEXTRACT_0_]], 8
; CHECK-NEXT:    [[TMP2:%.*]] = mul i64 [[TMP1]], 3
; CHECK-NEXT:    [[TMP3:%.*]] = urem i64 [[TMP2]], 4
; CHECK-NEXT:    [[TMP4:%.*]] = icmp eq i64 0, [[TMP3]]
; CHECK-NEXT:    br i1 [[TMP4]], label [[MERGE_BLK24:%.*]], label [[PEEL_CHECKV27:%.*]]
; CHECK:       peel.checkv27:
; CHECK-NEXT:    [[TMP5:%.*]] = add i64 [[TMP3]], 4
; CHECK-NEXT:    [[TMP6:%.*]] = icmp ugt i64 [[TMP5]], 1024
; CHECK-NEXT:    br i1 [[TMP6]], label [[MERGE_BLK22:%.*]], label [[VPLANNEDBB:%.*]]
; CHECK:       VPlannedBB:
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT7:%.*]] = insertelement <4 x i32> poison, i32 [[C:%.*]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT8:%.*]] = shufflevector <4 x i32> [[BROADCAST_SPLATINSERT7]], <4 x i32> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB1:%.*]]
; CHECK:       VPlannedBB1:
; CHECK-NEXT:    [[TMP7:%.*]] = sub i64 [[TMP3]], 0
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT3:%.*]] = insertelement <4 x i64> poison, i64 [[TMP7]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT4:%.*]] = shufflevector <4 x i64> [[BROADCAST_SPLATINSERT3]], <4 x i64> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB2:%.*]]
; CHECK:       VPlannedBB2:
; CHECK-NEXT:    [[UNI_PHI:%.*]] = phi i64 [ 0, [[VPLANNEDBB1]] ], [ [[TMP14:%.*]], [[NEW_LATCH:%.*]] ]
; CHECK-NEXT:    [[VEC_PHI:%.*]] = phi <4 x i64> [ <i64 0, i64 1, i64 2, i64 3>, [[VPLANNEDBB1]] ], [ [[TMP13:%.*]], [[NEW_LATCH]] ]
; CHECK-NEXT:    [[TMP8:%.*]] = add nuw nsw <4 x i64> [[VEC_PHI]], zeroinitializer
; CHECK-NEXT:    [[DOTEXTRACT_0_6:%.*]] = extractelement <4 x i64> [[TMP8]], i32 0
; CHECK-NEXT:    [[TMP9:%.*]] = icmp ult <4 x i64> [[VEC_PHI]], [[BROADCAST_SPLAT4]]
; CHECK-NEXT:    br label [[VPLANNEDBB5:%.*]]
; CHECK:       VPlannedBB5:
; CHECK-NEXT:    [[SCALAR_GEP:%.*]] = getelementptr inbounds i64, ptr [[ARY]], i64 [[DOTEXTRACT_0_6]]
; CHECK-NEXT:    [[TMP10:%.*]] = sext <4 x i32> [[BROADCAST_SPLAT8]] to <4 x i64>
; CHECK-NEXT:    [[TMP11:%.*]] = add <4 x i64> [[TMP10]], [[TMP8]]
; CHECK-NEXT:    call void @llvm.masked.store.v4i64.p0(<4 x i64> [[TMP11]], ptr [[SCALAR_GEP]], i32 8, <4 x i1> [[TMP9]])
; CHECK-NEXT:    br label [[NEW_LATCH]]
; CHECK:       new_latch:
; CHECK-NEXT:    [[TMP13]] = add nuw nsw <4 x i64> [[VEC_PHI]], <i64 4, i64 4, i64 4, i64 4>
; CHECK-NEXT:    [[TMP14]] = add nuw nsw i64 [[UNI_PHI]], 4
; CHECK-NEXT:    [[TMP15:%.*]] = icmp ult <4 x i64> [[TMP13]], [[BROADCAST_SPLAT4]]
; CHECK-NEXT:    [[TMP16:%.*]] = bitcast <4 x i1> [[TMP15]] to i4
; CHECK-NEXT:    [[TMP17:%.*]] = icmp eq i4 [[TMP16]], 0
; CHECK-NEXT:    br i1 [[TMP17]], label [[VPLANNEDBB9:%.*]], label [[VPLANNEDBB2]]
; CHECK:       VPlannedBB9:
; CHECK-NEXT:    [[TMP18:%.*]] = mul i64 1, [[TMP3]]
; CHECK-NEXT:    [[TMP19:%.*]] = add i64 0, [[TMP18]]
; CHECK-NEXT:    br label [[VPLANNEDBB10:%.*]]
; CHECK:       VPlannedBB10:
; CHECK-NEXT:    br label [[MERGE_BLK24]]
; CHECK:       merge.blk24:
; CHECK-NEXT:    [[UNI_PHI11:%.*]] = phi i64 [ 0, [[PEEL_CHECKZ26]] ], [ [[TMP19]], [[VPLANNEDBB10]] ]
; CHECK-NEXT:    br label [[VPLANNEDBB12:%.*]]
; CHECK:       VPlannedBB12:
; CHECK-NEXT:    [[TMP20:%.*]] = add i64 [[UNI_PHI11]], 4
; CHECK-NEXT:    [[TMP21:%.*]] = icmp ugt i64 [[TMP20]], 1024
; CHECK-NEXT:    br i1 [[TMP21]], label [[MERGE_BLK22]], label [[VPLANNEDBB13:%.*]]
; CHECK:       VPlannedBB13:
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT19:%.*]] = insertelement <4 x i32> poison, i32 [[C]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT20:%.*]] = shufflevector <4 x i32> [[BROADCAST_SPLATINSERT19]], <4 x i32> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB14:%.*]]
; CHECK:       VPlannedBB14:
; CHECK-NEXT:    [[UNI_PHI11IND_START_BCAST_SPLATINSERT:%.*]] = insertelement <4 x i64> poison, i64 [[UNI_PHI11]], i64 0
; CHECK-NEXT:    [[UNI_PHI11IND_START_BCAST_SPLAT:%.*]] = shufflevector <4 x i64> [[UNI_PHI11IND_START_BCAST_SPLATINSERT]], <4 x i64> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    [[TMP22:%.*]] = add <4 x i64> [[UNI_PHI11IND_START_BCAST_SPLAT]], <i64 0, i64 1, i64 2, i64 3>
; CHECK-NEXT:    [[N_ADJST:%.*]] = sub nuw nsw i64 1024, [[UNI_PHI11]]
; CHECK-NEXT:    [[N_MOD_VF:%.*]] = urem i64 [[N_ADJST]], 4
; CHECK-NEXT:    [[N_VEC:%.*]] = sub nuw nsw i64 1024, [[N_MOD_VF]]
; CHECK-NEXT:    br label [[VECTOR_BODY:%.*]]
; CHECK:       vector.body:
; CHECK-NEXT:    [[UNI_PHI16:%.*]] = phi i64 [ [[UNI_PHI11]], [[VPLANNEDBB14]] ], [ [[TMP27:%.*]], [[VECTOR_BODY]] ]
; CHECK-NEXT:    [[VEC_PHI17:%.*]] = phi <4 x i64> [ [[TMP22]], [[VPLANNEDBB14]] ], [ [[TMP26:%.*]], [[VECTOR_BODY]] ]
; CHECK-NEXT:    [[SCALAR_GEP18:%.*]] = getelementptr inbounds i64, ptr [[ARY]], i64 [[UNI_PHI16]]
; CHECK-NEXT:    [[TMP23:%.*]] = sext <4 x i32> [[BROADCAST_SPLAT20]] to <4 x i64>
; CHECK-NEXT:    [[TMP24:%.*]] = add <4 x i64> [[TMP23]], [[VEC_PHI17]]
; CHECK-NEXT:    store <4 x i64> [[TMP24]], ptr [[SCALAR_GEP18]], align 8, !intel.preferred_alignment !0
; CHECK-NEXT:    [[TMP26]] = add nuw nsw <4 x i64> [[VEC_PHI17]], <i64 4, i64 4, i64 4, i64 4>
; CHECK-NEXT:    [[TMP27]] = add nuw nsw i64 [[UNI_PHI16]], 4
; CHECK-NEXT:    [[TMP28:%.*]] = icmp ult i64 [[TMP27]], [[N_VEC]]
; CHECK-NEXT:    br i1 [[TMP28]], label [[VECTOR_BODY]], label [[VPLANNEDBB21:%.*]], !llvm.loop [[LOOP1:![0-9]+]]
; CHECK:       VPlannedBB21:
; CHECK-NEXT:    [[TMP29:%.*]] = mul i64 1, [[N_VEC]]
; CHECK-NEXT:    [[TMP30:%.*]] = add i64 0, [[TMP29]]
; CHECK-NEXT:    br label [[VPLANNEDBB22:%.*]]
; CHECK:       VPlannedBB22:
; CHECK-NEXT:    br label [[VPLANNEDBB23:%.*]]
; CHECK:       VPlannedBB23:
; CHECK-NEXT:    [[TMP31:%.*]] = icmp eq i64 1024, [[N_VEC]]
; CHECK-NEXT:    br i1 [[TMP31]], label [[FINAL_MERGE:%.*]], label [[MERGE_BLK22]]
; CHECK:       merge.blk22:
; CHECK-NEXT:    [[UNI_PHI24:%.*]] = phi i64 [ [[TMP30]], [[VPLANNEDBB23]] ], [ 0, [[PEEL_CHECKV27]] ], [ [[UNI_PHI11]], [[VPLANNEDBB12]] ]
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT30:%.*]] = insertelement <4 x i64> poison, i64 [[UNI_PHI24]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT31:%.*]] = shufflevector <4 x i64> [[BROADCAST_SPLATINSERT30]], <4 x i64> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB25:%.*]]
; CHECK:       VPlannedBB25:
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT37:%.*]] = insertelement <4 x i32> poison, i32 [[C]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT38:%.*]] = shufflevector <4 x i32> [[BROADCAST_SPLATINSERT37]], <4 x i32> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB26:%.*]]
; CHECK:       VPlannedBB26:
; CHECK-NEXT:    [[TMP32:%.*]] = sub i64 1024, [[UNI_PHI24]]
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT32:%.*]] = insertelement <4 x i64> poison, i64 [[TMP32]], i64 0
; CHECK-NEXT:    [[BROADCAST_SPLAT33:%.*]] = shufflevector <4 x i64> [[BROADCAST_SPLATINSERT32]], <4 x i64> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB27:%.*]]
; CHECK:       VPlannedBB27:
; CHECK-NEXT:    [[UNI_PHI28:%.*]] = phi i64 [ 0, [[VPLANNEDBB26]] ], [ [[TMP39:%.*]], [[NEW_LATCH17:%.*]] ]
; CHECK-NEXT:    [[VEC_PHI29:%.*]] = phi <4 x i64> [ <i64 0, i64 1, i64 2, i64 3>, [[VPLANNEDBB26]] ], [ [[TMP38:%.*]], [[NEW_LATCH17]] ]
; CHECK-NEXT:    [[TMP33:%.*]] = add nuw nsw <4 x i64> [[VEC_PHI29]], [[BROADCAST_SPLAT31]]
; CHECK-NEXT:    [[DOTEXTRACT_0_35:%.*]] = extractelement <4 x i64> [[TMP33]], i32 0
; CHECK-NEXT:    [[TMP34:%.*]] = icmp ult <4 x i64> [[VEC_PHI29]], [[BROADCAST_SPLAT33]]
; CHECK-NEXT:    br label [[VPLANNEDBB34:%.*]]
; CHECK:       VPlannedBB34:
; CHECK-NEXT:    [[SCALAR_GEP36:%.*]] = getelementptr inbounds i64, ptr [[ARY]], i64 [[DOTEXTRACT_0_35]]
; CHECK-NEXT:    [[TMP35:%.*]] = sext <4 x i32> [[BROADCAST_SPLAT38]] to <4 x i64>
; CHECK-NEXT:    [[TMP36:%.*]] = add <4 x i64> [[TMP35]], [[TMP33]]
; CHECK-NEXT:    call void @llvm.masked.store.v4i64.p0(<4 x i64> [[TMP36]], ptr [[SCALAR_GEP36]], i32 8, <4 x i1> [[TMP34]])
; CHECK-NEXT:    br label [[NEW_LATCH17]]
; CHECK:       new_latch17:
; CHECK-NEXT:    [[TMP38]] = add nuw nsw <4 x i64> [[VEC_PHI29]], <i64 4, i64 4, i64 4, i64 4>
; CHECK-NEXT:    [[TMP39]] = add nuw nsw i64 [[UNI_PHI28]], 4
; CHECK-NEXT:    [[TMP40:%.*]] = icmp ult <4 x i64> [[TMP38]], [[BROADCAST_SPLAT33]]
; CHECK-NEXT:    [[TMP41:%.*]] = bitcast <4 x i1> [[TMP40]] to i4
; CHECK-NEXT:    [[TMP42:%.*]] = icmp eq i4 [[TMP41]], 0
; CHECK-NEXT:    br i1 [[TMP42]], label [[VPLANNEDBB39:%.*]], label [[VPLANNEDBB27]]
; CHECK:       VPlannedBB39:
; CHECK-NEXT:    br label [[VPLANNEDBB40:%.*]]
; CHECK:       VPlannedBB40:
; CHECK-NEXT:    br label [[FINAL_MERGE]]
; CHECK:       final.merge:
; CHECK-NEXT:    [[UNI_PHI41:%.*]] = phi i64 [ 1024, [[VPLANNEDBB40]] ], [ [[TMP30]], [[VPLANNEDBB23]] ]
; CHECK-NEXT:    br label [[FOR_END:%.*]]
; CHECK:       for.body:
; CHECK-NEXT:    [[INDVARS_IV:%.*]] = phi i64 [ [[INDVARS_IV_NEXT:%.*]], [[FOR_BODY:%.*]] ]
; CHECK-NEXT:    [[PTR:%.*]] = getelementptr inbounds i64, ptr [[ARY]], i64 [[INDVARS_IV]]
; CHECK-NEXT:    [[CC:%.*]] = sext i32 [[C]] to i64
; CHECK-NEXT:    [[ADD:%.*]] = add i64 [[CC]], [[INDVARS_IV]]
; CHECK-NEXT:    store i64 [[ADD]], ptr [[PTR]], align 8
; CHECK-NEXT:    [[INDVARS_IV_NEXT]] = add nuw nsw i64 [[INDVARS_IV]], 1
; CHECK-NEXT:    [[CMP:%.*]] = icmp ult i64 [[INDVARS_IV_NEXT]], 1024
; CHECK-NEXT:    br label [[FOR_BODY]]
; CHECK:       for.end:
; CHECK-NEXT:    ret void
;

entry:
  %entry.region = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"() ]
  br label %for.body

for.body:
  %indvars.iv = phi i64 [ 0, %entry ], [ %indvars.iv.next, %for.body ]
  %ptr = getelementptr inbounds i64, ptr %ary, i64 %indvars.iv
  %cc = sext i32 %c to i64
  %add = add i64 %cc, %indvars.iv
  store i64 %add, ptr %ptr, align 8
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %cmp = icmp ult i64 %indvars.iv.next, 1024
  br i1 %cmp, label %for.body, label %for.end

for.end:
  call void @llvm.directive.region.exit(token %entry.region) [ "DIR.OMP.END.SIMD"() ]
  ret void
}

declare token @llvm.directive.region.entry()
declare void @llvm.directive.region.exit(token)
