# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 134
set hasByteEnable 0
set MemName layer7_weights_labVr
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 5
set AddrRange 672
set AddrWd 10
set TrueReset 0
set IsROM 1
set ROMData { "00001" "00101" "11010" "00011" "00010" "00011" "11101" "11010" "00000" "00100" "00000" "11010" "00000" "11110" "11100" "11101" "11101" "00000" "11100" "00011" "11111" "00010" "00001" "11111" "00001" "00100" "00000" "00010" "11100" "00101" "11111" "00011" "00001" "00000" "11111" "11010" "11001" "00001" "11011" "11111" "11111" "11010" "00001" "11000" "00000" "00010" "00110" "00011" "00001" "11100" "00011" "11110" "11110" "11010" "00100" "00111" "00111" "00110" "11100" "00000" "11110" "00011" "11111" "11100" "00111" "11001" "00000" "00001" "11101" "11110" "00000" "11010" "11101" "00000" "11011" "00010" "00011" "00000" "00010" "00001" "11101" "00100" "00100" "00000" "00001" "11100" "11011" "00111" "11011" "11110" "00001" "11110" "00111" "00001" "00001" "11110" "00000" "00000" "00010" "00011" "00011" "00100" "11110" "00001" "11011" "11011" "11110" "11111" "00010" "00100" "11110" "00011" "11111" "11101" "11101" "00001" "11110" "00010" "11111" "11010" "00011" "11000" "11110" "11111" "11110" "00011" "11110" "11011" "11101" "00010" "11010" "00010" "00000" "11000" "00011" "11000" "00000" "00000" "00100" "00010" "00011" "11100" "11101" "00001" "00000" "11001" "11110" "11101" "00011" "11111" "11111" "00011" "00000" "00001" "11111" "00010" "11100" "11111" "11101" "00010" "00011" "11100" "11110" "00011" "00000" "00010" "11111" "11111" "11010" "11111" "00001" "11101" "00000" "00001" "11111" "00000" "10111" "11000" "00010" "11110" "00000" "11010" "11111" "00000" "00001" "00011" "11101" "00000" "11110" "11101" "00011" "11001" "00000" "11011" "00000" "11111" "00000" "00000" "00000" "11011" "11111" "11000" "11111" "11101" "11110" "00100" "00000" "00011" "11111" "00011" "11111" "00000" "10010" "11001" "11100" "00101" "11110" "11001" "11101" "11101" "11111" "11111" "00011" "11101" "11100" "00000" "00000" "11011" "11011" "00011" "00000" "00010" "00101" "00111" "00010" "11100" "00001" "00001" "00010" "11100" "00011" "01000" "11101" "00000" "11111" "11100" "00111" "00011" "11101" "11101" "00001" "11011" "11110" "11110" "11001" "00001" "11111" "11100" "00101" "11111" "11110" "00110" "00001" "00011" "00010" "00000" "00001" "11111" "00101" "00100" "00001" "11011" "00000" "00000" "00010" "00010" "00011" "00001" "11011" "11101" "00100" "11010" "11111" "00011" "11111" "11111" "00011" "11100" "00000" "00010" "10110" "00100" "11101" "01001" "00101" "11110" "11111" "00100" "00001" "11100" "00110" "00100" "00010" "00000" "00011" "00101" "11100" "11100" "11110" "11011" "00010" "00111" "11101" "11110" "11010" "00111" "11101" "00100" "00011" "00110" "11001" "11001" "00000" "00011" "11111" "11110" "11101" "00011" "00001" "00101" "11010" "11101" "11100" "11111" "00101" "11010" "11000" "11010" "00011" "11111" "11110" "11110" "11111" "11111" "00011" "00011" "11011" "11101" "00001" "01000" "11111" "00000" "00001" "11111" "11111" "11110" "00000" "11001" "00000" "11101" "11111" "11011" "11101" "00000" "11101" "00000" "00011" "00001" "00110" "11111" "11110" "11100" "00010" "11100" "11100" "00010" "11101" "00011" "00001" "11100" "00010" "11110" "00000" "11111" "11101" "00010" "00101" "11011" "11101" "11101" "00000" "11110" "11010" "11100" "11011" "00110" "00101" "11100" "11010" "11001" "00000" "00010" "00100" "11011" "00011" "11110" "00010" "11110" "11000" "11011" "11100" "01000" "11000" "11000" "11100" "11100" "00010" "00011" "00011" "11100" "11101" "00100" "11110" "10101" "11110" "00000" "11111" "00001" "11000" "11001" "00010" "11010" "00000" "11011" "00010" "11110" "00001" "00001" "11011" "11100" "11101" "11111" "11011" "00001" "11111" "11101" "11110" "11011" "11101" "11101" "11100" "11010" "10111" "00010" "00110" "11100" "11110" "11111" "00010" "00011" "00001" "00001" "11010" "00000" "00100" "11101" "00100" "11000" "11101" "11011" "11100" "10101" "00110" "00001" "11111" "00000" "00100" "11000" "00001" "11001" "00010" "00000" "00100" "00000" "11000" "11101" "11101" "00001" "00011" "11010" "10101" "00001" "11111" "11110" "00010" "11110" "00001" "11011" "11101" "11100" "00111" "00100" "11000" "00000" "11011" "11111" "11110" "11111" "00000" "10111" "00000" "11001" "00001" "00010" "11111" "00100" "11110" "11011" "00010" "11110" "11101" "11111" "00001" "00001" "00001" "11101" "11110" "01011" "11100" "11111" "11111" "00010" "00001" "11111" "00010" "00001" "00000" "11011" "00010" "11100" "11100" "11111" "00001" "11100" "00011" "11111" "11100" "00001" "11010" "11100" "11011" "00010" "00000" "00011" "00010" "11111" "11110" "11101" "00000" "00000" "00101" "11010" "11110" "00111" "00101" "11101" "11111" "00110" "11110" "11011" "11111" "00000" "11111" "00010" "11011" "00010" "11101" "00010" "00000" "00010" "11010" "11101" "00010" "00101" "00011" "00001" "00100" "01000" "00101" "11111" "11100" "11101" "00011" "11111" "11011" "00100" "00001" "00010" "00001" "00000" "11100" "11111" "00000" "00000" "00001" "00011" "00101" "11100" "11110" "00111" "11111" "11111" "11111" "00011" "11111" "00011" "00011" "00010" "00110" "11100" "11110" "00010" "11110" "11101" "00000" "00011" "00100" "11110" "00000" "11101" "11011" "11011" "11100" "11110" "11100" "00100" "01001" "01000" "00010" "11110" "11101" "11111" "11100" "00000" "11110" "00001" "11100" "11010" "00000" "00000" "00100" "00010" "00011" "11101" "11010" "11101" "00100" "00000" "00000" "11110" "11111" "11000" "11111" "11010" "00000" "11011" "00010" "00001" "00001" "00000" "11010" "00010" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 135
set hasByteEnable 0
set MemName layer7_biases_laybWr
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 3
set AddrRange 56
set AddrWd 6
set TrueReset 0
set IsROM 1
set ROMData { "111" "000" "111" "000" "000" "111" "000" "110" "110" "111" "000" "000" "011" "111" "111" "111" "111" "000" "000" "111" "111" "000" "111" "111" "001" "000" "111" "001" "000" "000" "111" "111" "000" "111" "111" "000" "111" "111" "000" "000" "111" "111" "111" "111" "111" "111" "110" "000" "010" "111" "111" "111" "111" "111" "000" "111" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 136
set hasByteEnable 0
set MemName layer7_img_channebZs
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 4
set AddrRange 768
set AddrWd 10
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 137
set hasByteEnable 0
set MemName layer7_img_channeb0s
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 1
set AddrRange 768
set AddrWd 10
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.566
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name corr6_out_V_valid_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_corr6_out_V_valid_V \
    op interface \
    ports { corr6_out_V_valid_V_dout { I 1 vector } corr6_out_V_valid_V_empty_n { I 1 bit } corr6_out_V_valid_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 139 \
    name corr6_out_V_data_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_corr6_out_V_data_V \
    op interface \
    ports { corr6_out_V_data_V_dout { I 12 vector } corr6_out_V_data_V_empty_n { I 1 bit } corr6_out_V_data_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 140 \
    name corr6_out_V_keep_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_corr6_out_V_keep_V \
    op interface \
    ports { corr6_out_V_keep_V_dout { I 4 vector } corr6_out_V_keep_V_empty_n { I 1 bit } corr6_out_V_keep_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 141 \
    name corr6_out_V_user_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_corr6_out_V_user_V \
    op interface \
    ports { corr6_out_V_user_V_dout { I 1 vector } corr6_out_V_user_V_empty_n { I 1 bit } corr6_out_V_user_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 142 \
    name corr6_out_V_last_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_corr6_out_V_last_V \
    op interface \
    ports { corr6_out_V_last_V_dout { I 1 vector } corr6_out_V_last_V_empty_n { I 1 bit } corr6_out_V_last_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 143 \
    name corr6_out_V_id_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_corr6_out_V_id_V \
    op interface \
    ports { corr6_out_V_id_V_dout { I 1 vector } corr6_out_V_id_V_empty_n { I 1 bit } corr6_out_V_id_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 144 \
    name corr6_out_V_dest_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_corr6_out_V_dest_V \
    op interface \
    ports { corr6_out_V_dest_V_dout { I 1 vector } corr6_out_V_dest_V_empty_n { I 1 bit } corr6_out_V_dest_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 145 \
    name corr7_out_V_valid_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_corr7_out_V_valid_V \
    op interface \
    ports { corr7_out_V_valid_V_din { O 1 vector } corr7_out_V_valid_V_full_n { I 1 bit } corr7_out_V_valid_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 146 \
    name corr7_out_V_data_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_corr7_out_V_data_V \
    op interface \
    ports { corr7_out_V_data_V_din { O 12 vector } corr7_out_V_data_V_full_n { I 1 bit } corr7_out_V_data_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 147 \
    name corr7_out_V_keep_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_corr7_out_V_keep_V \
    op interface \
    ports { corr7_out_V_keep_V_din { O 4 vector } corr7_out_V_keep_V_full_n { I 1 bit } corr7_out_V_keep_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 148 \
    name corr7_out_V_user_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_corr7_out_V_user_V \
    op interface \
    ports { corr7_out_V_user_V_din { O 1 vector } corr7_out_V_user_V_full_n { I 1 bit } corr7_out_V_user_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 149 \
    name corr7_out_V_last_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_corr7_out_V_last_V \
    op interface \
    ports { corr7_out_V_last_V_din { O 1 vector } corr7_out_V_last_V_full_n { I 1 bit } corr7_out_V_last_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 150 \
    name corr7_out_V_id_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_corr7_out_V_id_V \
    op interface \
    ports { corr7_out_V_id_V_din { O 1 vector } corr7_out_V_id_V_full_n { I 1 bit } corr7_out_V_id_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 151 \
    name corr7_out_V_dest_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_corr7_out_V_dest_V \
    op interface \
    ports { corr7_out_V_dest_V_din { O 1 vector } corr7_out_V_dest_V_full_n { I 1 bit } corr7_out_V_dest_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


