<profile>
<RunData>
  <RUN_TYPE>synth</RUN_TYPE>
  <VIVADO_VERSION>v.2023.1</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>3.663</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>3.663</CP_FINAL>
  <CP_ROUTE>NA</CP_ROUTE>
  <CP_SYNTH>3.663</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>6.337</SLACK_FINAL>
  <SLACK_ROUTE></SLACK_ROUTE>
  <SLACK_SYNTH>6.337</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>NA</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>6.337</WNS_FINAL>
  <WNS_ROUTE>NA</WNS_ROUTE>
  <WNS_SYNTH>6.337</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>2</BRAM>
    <CLB>0</CLB>
    <DSP>1</DSP>
    <FF>2666</FF>
    <LATCH>0</LATCH>
    <LUT>2337</LUT>
    <SRL>552</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>1934</BRAM>
    <CLB>0</CLB>
    <DSP>1968</DSP>
    <FF>1799680</FF>
    <LUT>899840</LUT>
    <URAM>463</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="mac" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="3">control_s_axi_U fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1 gmem_m_axi_U</SubModules>
    <Resources BRAM="2" DSP="1" FF="2666" LUT="2337" LogicLUT="1785" RAMB18="2" SRL="552"/>
    <LocalResources FF="637" LUT="286" LogicLUT="222" SRL="64"/>
  </RtlModule>
  <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="mac_control_s_axi" DEPTH="1" FILE_NAME="mac.v" ORIG_REF_NAME="mac_control_s_axi">
    <Resources FF="281" LUT="254" LogicLUT="254"/>
  </RtlModule>
  <RtlModule CELL="inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1" BINDMODULE="mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1" DEPTH="1" FILE_NAME="mac.v" ORIG_REF_NAME="mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1">
    <Resources DSP="1"/>
  </RtlModule>
  <RtlModule CELL="inst/gmem_m_axi_U" BINDMODULE="mac_gmem_m_axi" DEPTH="1" FILE_NAME="mac.v" ORIG_REF_NAME="mac_gmem_m_axi">
    <Resources BRAM="2" FF="1748" LUT="1797" LogicLUT="1309" RAMB18="2" SRL="488"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="3.370" DATAPATH_LOGIC_DELAY="2.916" DATAPATH_NET_DELAY="0.454" ENDPOINT_PIN="bd_0_i/hls_inst/inst/add_reg_385_reg[19]/D" LOGIC_LEVELS="8" MAX_FANOUT="1" SLACK="6.337" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[22]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[22]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1257"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/add_reg_385_reg[19]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1217"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.368" DATAPATH_LOGIC_DELAY="2.916" DATAPATH_NET_DELAY="0.452" ENDPOINT_PIN="bd_0_i/hls_inst/inst/add_reg_385_reg[27]/D" LOGIC_LEVELS="8" MAX_FANOUT="1" SLACK="6.339" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[22]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[22]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1257"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/add_reg_385_reg[27]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1217"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.367" DATAPATH_LOGIC_DELAY="2.916" DATAPATH_NET_DELAY="0.451" ENDPOINT_PIN="bd_0_i/hls_inst/inst/add_reg_385_reg[23]/D" LOGIC_LEVELS="8" MAX_FANOUT="1" SLACK="6.340" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[22]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[22]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1257"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/add_reg_385_reg[23]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1217"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.361" DATAPATH_LOGIC_DELAY="2.916" DATAPATH_NET_DELAY="0.445" ENDPOINT_PIN="bd_0_i/hls_inst/inst/add_reg_385_reg[24]/D" LOGIC_LEVELS="8" MAX_FANOUT="1" SLACK="6.346" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[22]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[22]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1257"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/add_reg_385_reg[24]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1217"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="3.359" DATAPATH_LOGIC_DELAY="2.916" DATAPATH_NET_DELAY="0.443" ENDPOINT_PIN="bd_0_i/hls_inst/inst/add_reg_385_reg[20]/D" LOGIC_LEVELS="8" MAX_FANOUT="1" SLACK="6.348" STARTPOINT_PIN="bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[22]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/gmem_addr_1_read_reg_375_reg[22]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1257"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INREG_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_INMUX_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE0_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_PIPEREG_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FPM_STAGE1_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_U1/mac_fmadd_32ns_32ns_32ns_32ns_32_1_primitive_dsp_1_ip_u/inst/i_synth/UFMA_OP.OP/i_prim/DSP_FP_ADDER_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSPFP32" LINE_NUMBER=""/>
    <CELL  NAME="bd_0_i/hls_inst/inst/add_reg_385_reg[20]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1217"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/mac_design_analysis_synth.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/mac_failfast_synth.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/mac_timing_synth.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/mac_timing_paths_synth.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/mac_utilization_synth.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/mac_utilization_hierarchical_synth.rpt"/>
</VivadoReportFiles>
</profile>
