
Traductor Morse Sonoro.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009684  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b1c  08009794  08009794  0000a794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a2b0  0800a2b0  0000c0dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a2b0  0800a2b0  0000b2b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a2b8  0800a2b8  0000c0dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a2b8  0800a2b8  0000b2b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a2bc  0800a2bc  0000b2bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000dc  20000000  0800a2c0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000058c  200000dc  0800a39c  0000c0dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000668  0800a39c  0000c668  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c0dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000138f9  00000000  00000000  0000c105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003ae4  00000000  00000000  0001f9fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001298  00000000  00000000  000234e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e60  00000000  00000000  00024780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001baea  00000000  00000000  000255e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c1a0  00000000  00000000  000410ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094b52  00000000  00000000  0005d26a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f1dbc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ba0  00000000  00000000  000f1e00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000f79a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200000dc 	.word	0x200000dc
 800012c:	00000000 	.word	0x00000000
 8000130:	0800977c 	.word	0x0800977c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200000e0 	.word	0x200000e0
 800014c:	0800977c 	.word	0x0800977c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__aeabi_d2f>:
 80008fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000900:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000904:	bf24      	itt	cs
 8000906:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800090a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800090e:	d90d      	bls.n	800092c <__aeabi_d2f+0x30>
 8000910:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000914:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000918:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800091c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000920:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000924:	bf08      	it	eq
 8000926:	f020 0001 	biceq.w	r0, r0, #1
 800092a:	4770      	bx	lr
 800092c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000930:	d121      	bne.n	8000976 <__aeabi_d2f+0x7a>
 8000932:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000936:	bfbc      	itt	lt
 8000938:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800093c:	4770      	bxlt	lr
 800093e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000942:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000946:	f1c2 0218 	rsb	r2, r2, #24
 800094a:	f1c2 0c20 	rsb	ip, r2, #32
 800094e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000952:	fa20 f002 	lsr.w	r0, r0, r2
 8000956:	bf18      	it	ne
 8000958:	f040 0001 	orrne.w	r0, r0, #1
 800095c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000960:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000964:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000968:	ea40 000c 	orr.w	r0, r0, ip
 800096c:	fa23 f302 	lsr.w	r3, r3, r2
 8000970:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000974:	e7cc      	b.n	8000910 <__aeabi_d2f+0x14>
 8000976:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800097a:	d107      	bne.n	800098c <__aeabi_d2f+0x90>
 800097c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000980:	bf1e      	ittt	ne
 8000982:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000986:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800098a:	4770      	bxne	lr
 800098c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000990:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000994:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_frsub>:
 800099c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80009a0:	e002      	b.n	80009a8 <__addsf3>
 80009a2:	bf00      	nop

080009a4 <__aeabi_fsub>:
 80009a4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080009a8 <__addsf3>:
 80009a8:	0042      	lsls	r2, r0, #1
 80009aa:	bf1f      	itttt	ne
 80009ac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009b0:	ea92 0f03 	teqne	r2, r3
 80009b4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009b8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009bc:	d06a      	beq.n	8000a94 <__addsf3+0xec>
 80009be:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009c2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009c6:	bfc1      	itttt	gt
 80009c8:	18d2      	addgt	r2, r2, r3
 80009ca:	4041      	eorgt	r1, r0
 80009cc:	4048      	eorgt	r0, r1
 80009ce:	4041      	eorgt	r1, r0
 80009d0:	bfb8      	it	lt
 80009d2:	425b      	neglt	r3, r3
 80009d4:	2b19      	cmp	r3, #25
 80009d6:	bf88      	it	hi
 80009d8:	4770      	bxhi	lr
 80009da:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80009de:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009e2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4240      	negne	r0, r0
 80009ea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009ee:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80009f2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80009f6:	bf18      	it	ne
 80009f8:	4249      	negne	r1, r1
 80009fa:	ea92 0f03 	teq	r2, r3
 80009fe:	d03f      	beq.n	8000a80 <__addsf3+0xd8>
 8000a00:	f1a2 0201 	sub.w	r2, r2, #1
 8000a04:	fa41 fc03 	asr.w	ip, r1, r3
 8000a08:	eb10 000c 	adds.w	r0, r0, ip
 8000a0c:	f1c3 0320 	rsb	r3, r3, #32
 8000a10:	fa01 f103 	lsl.w	r1, r1, r3
 8000a14:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a18:	d502      	bpl.n	8000a20 <__addsf3+0x78>
 8000a1a:	4249      	negs	r1, r1
 8000a1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a20:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a24:	d313      	bcc.n	8000a4e <__addsf3+0xa6>
 8000a26:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a2a:	d306      	bcc.n	8000a3a <__addsf3+0x92>
 8000a2c:	0840      	lsrs	r0, r0, #1
 8000a2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a32:	f102 0201 	add.w	r2, r2, #1
 8000a36:	2afe      	cmp	r2, #254	@ 0xfe
 8000a38:	d251      	bcs.n	8000ade <__addsf3+0x136>
 8000a3a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a42:	bf08      	it	eq
 8000a44:	f020 0001 	biceq.w	r0, r0, #1
 8000a48:	ea40 0003 	orr.w	r0, r0, r3
 8000a4c:	4770      	bx	lr
 8000a4e:	0049      	lsls	r1, r1, #1
 8000a50:	eb40 0000 	adc.w	r0, r0, r0
 8000a54:	3a01      	subs	r2, #1
 8000a56:	bf28      	it	cs
 8000a58:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a5c:	d2ed      	bcs.n	8000a3a <__addsf3+0x92>
 8000a5e:	fab0 fc80 	clz	ip, r0
 8000a62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a66:	ebb2 020c 	subs.w	r2, r2, ip
 8000a6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a6e:	bfaa      	itet	ge
 8000a70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a74:	4252      	neglt	r2, r2
 8000a76:	4318      	orrge	r0, r3
 8000a78:	bfbc      	itt	lt
 8000a7a:	40d0      	lsrlt	r0, r2
 8000a7c:	4318      	orrlt	r0, r3
 8000a7e:	4770      	bx	lr
 8000a80:	f092 0f00 	teq	r2, #0
 8000a84:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a88:	bf06      	itte	eq
 8000a8a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a8e:	3201      	addeq	r2, #1
 8000a90:	3b01      	subne	r3, #1
 8000a92:	e7b5      	b.n	8000a00 <__addsf3+0x58>
 8000a94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a9c:	bf18      	it	ne
 8000a9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa2:	d021      	beq.n	8000ae8 <__addsf3+0x140>
 8000aa4:	ea92 0f03 	teq	r2, r3
 8000aa8:	d004      	beq.n	8000ab4 <__addsf3+0x10c>
 8000aaa:	f092 0f00 	teq	r2, #0
 8000aae:	bf08      	it	eq
 8000ab0:	4608      	moveq	r0, r1
 8000ab2:	4770      	bx	lr
 8000ab4:	ea90 0f01 	teq	r0, r1
 8000ab8:	bf1c      	itt	ne
 8000aba:	2000      	movne	r0, #0
 8000abc:	4770      	bxne	lr
 8000abe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ac2:	d104      	bne.n	8000ace <__addsf3+0x126>
 8000ac4:	0040      	lsls	r0, r0, #1
 8000ac6:	bf28      	it	cs
 8000ac8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000acc:	4770      	bx	lr
 8000ace:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000ad2:	bf3c      	itt	cc
 8000ad4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ad8:	4770      	bxcc	lr
 8000ada:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ade:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ae2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae6:	4770      	bx	lr
 8000ae8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000aec:	bf16      	itet	ne
 8000aee:	4608      	movne	r0, r1
 8000af0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000af4:	4601      	movne	r1, r0
 8000af6:	0242      	lsls	r2, r0, #9
 8000af8:	bf06      	itte	eq
 8000afa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000afe:	ea90 0f01 	teqeq	r0, r1
 8000b02:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_ui2f>:
 8000b08:	f04f 0300 	mov.w	r3, #0
 8000b0c:	e004      	b.n	8000b18 <__aeabi_i2f+0x8>
 8000b0e:	bf00      	nop

08000b10 <__aeabi_i2f>:
 8000b10:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b14:	bf48      	it	mi
 8000b16:	4240      	negmi	r0, r0
 8000b18:	ea5f 0c00 	movs.w	ip, r0
 8000b1c:	bf08      	it	eq
 8000b1e:	4770      	bxeq	lr
 8000b20:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b24:	4601      	mov	r1, r0
 8000b26:	f04f 0000 	mov.w	r0, #0
 8000b2a:	e01c      	b.n	8000b66 <__aeabi_l2f+0x2a>

08000b2c <__aeabi_ul2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f04f 0300 	mov.w	r3, #0
 8000b38:	e00a      	b.n	8000b50 <__aeabi_l2f+0x14>
 8000b3a:	bf00      	nop

08000b3c <__aeabi_l2f>:
 8000b3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b40:	bf08      	it	eq
 8000b42:	4770      	bxeq	lr
 8000b44:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b48:	d502      	bpl.n	8000b50 <__aeabi_l2f+0x14>
 8000b4a:	4240      	negs	r0, r0
 8000b4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b50:	ea5f 0c01 	movs.w	ip, r1
 8000b54:	bf02      	ittt	eq
 8000b56:	4684      	moveq	ip, r0
 8000b58:	4601      	moveq	r1, r0
 8000b5a:	2000      	moveq	r0, #0
 8000b5c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000b60:	bf08      	it	eq
 8000b62:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000b66:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000b6a:	fabc f28c 	clz	r2, ip
 8000b6e:	3a08      	subs	r2, #8
 8000b70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b74:	db10      	blt.n	8000b98 <__aeabi_l2f+0x5c>
 8000b76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b7a:	4463      	add	r3, ip
 8000b7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b80:	f1c2 0220 	rsb	r2, r2, #32
 8000b84:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b88:	fa20 f202 	lsr.w	r2, r0, r2
 8000b8c:	eb43 0002 	adc.w	r0, r3, r2
 8000b90:	bf08      	it	eq
 8000b92:	f020 0001 	biceq.w	r0, r0, #1
 8000b96:	4770      	bx	lr
 8000b98:	f102 0220 	add.w	r2, r2, #32
 8000b9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ba0:	f1c2 0220 	rsb	r2, r2, #32
 8000ba4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ba8:	fa21 f202 	lsr.w	r2, r1, r2
 8000bac:	eb43 0002 	adc.w	r0, r3, r2
 8000bb0:	bf08      	it	eq
 8000bb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_fmul>:
 8000bb8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000bbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bc0:	bf1e      	ittt	ne
 8000bc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bc6:	ea92 0f0c 	teqne	r2, ip
 8000bca:	ea93 0f0c 	teqne	r3, ip
 8000bce:	d06f      	beq.n	8000cb0 <__aeabi_fmul+0xf8>
 8000bd0:	441a      	add	r2, r3
 8000bd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bd6:	0240      	lsls	r0, r0, #9
 8000bd8:	bf18      	it	ne
 8000bda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bde:	d01e      	beq.n	8000c1e <__aeabi_fmul+0x66>
 8000be0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000be4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000be8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bec:	fba0 3101 	umull	r3, r1, r0, r1
 8000bf0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000bf4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000bf8:	bf3e      	ittt	cc
 8000bfa:	0049      	lslcc	r1, r1, #1
 8000bfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000c00:	005b      	lslcc	r3, r3, #1
 8000c02:	ea40 0001 	orr.w	r0, r0, r1
 8000c06:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000c0a:	2afd      	cmp	r2, #253	@ 0xfd
 8000c0c:	d81d      	bhi.n	8000c4a <__aeabi_fmul+0x92>
 8000c0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c16:	bf08      	it	eq
 8000c18:	f020 0001 	biceq.w	r0, r0, #1
 8000c1c:	4770      	bx	lr
 8000c1e:	f090 0f00 	teq	r0, #0
 8000c22:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c26:	bf08      	it	eq
 8000c28:	0249      	lsleq	r1, r1, #9
 8000c2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c32:	3a7f      	subs	r2, #127	@ 0x7f
 8000c34:	bfc2      	ittt	gt
 8000c36:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000c3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c3e:	4770      	bxgt	lr
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	f04f 0300 	mov.w	r3, #0
 8000c48:	3a01      	subs	r2, #1
 8000c4a:	dc5d      	bgt.n	8000d08 <__aeabi_fmul+0x150>
 8000c4c:	f112 0f19 	cmn.w	r2, #25
 8000c50:	bfdc      	itt	le
 8000c52:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000c56:	4770      	bxle	lr
 8000c58:	f1c2 0200 	rsb	r2, r2, #0
 8000c5c:	0041      	lsls	r1, r0, #1
 8000c5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c62:	f1c2 0220 	rsb	r2, r2, #32
 8000c66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c6e:	f140 0000 	adc.w	r0, r0, #0
 8000c72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c76:	bf08      	it	eq
 8000c78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c7c:	4770      	bx	lr
 8000c7e:	f092 0f00 	teq	r2, #0
 8000c82:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c86:	bf02      	ittt	eq
 8000c88:	0040      	lsleq	r0, r0, #1
 8000c8a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c8e:	3a01      	subeq	r2, #1
 8000c90:	d0f9      	beq.n	8000c86 <__aeabi_fmul+0xce>
 8000c92:	ea40 000c 	orr.w	r0, r0, ip
 8000c96:	f093 0f00 	teq	r3, #0
 8000c9a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c9e:	bf02      	ittt	eq
 8000ca0:	0049      	lsleq	r1, r1, #1
 8000ca2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ca6:	3b01      	subeq	r3, #1
 8000ca8:	d0f9      	beq.n	8000c9e <__aeabi_fmul+0xe6>
 8000caa:	ea41 010c 	orr.w	r1, r1, ip
 8000cae:	e78f      	b.n	8000bd0 <__aeabi_fmul+0x18>
 8000cb0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000cb4:	ea92 0f0c 	teq	r2, ip
 8000cb8:	bf18      	it	ne
 8000cba:	ea93 0f0c 	teqne	r3, ip
 8000cbe:	d00a      	beq.n	8000cd6 <__aeabi_fmul+0x11e>
 8000cc0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000cc4:	bf18      	it	ne
 8000cc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000cca:	d1d8      	bne.n	8000c7e <__aeabi_fmul+0xc6>
 8000ccc:	ea80 0001 	eor.w	r0, r0, r1
 8000cd0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000cd4:	4770      	bx	lr
 8000cd6:	f090 0f00 	teq	r0, #0
 8000cda:	bf17      	itett	ne
 8000cdc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000ce0:	4608      	moveq	r0, r1
 8000ce2:	f091 0f00 	teqne	r1, #0
 8000ce6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000cea:	d014      	beq.n	8000d16 <__aeabi_fmul+0x15e>
 8000cec:	ea92 0f0c 	teq	r2, ip
 8000cf0:	d101      	bne.n	8000cf6 <__aeabi_fmul+0x13e>
 8000cf2:	0242      	lsls	r2, r0, #9
 8000cf4:	d10f      	bne.n	8000d16 <__aeabi_fmul+0x15e>
 8000cf6:	ea93 0f0c 	teq	r3, ip
 8000cfa:	d103      	bne.n	8000d04 <__aeabi_fmul+0x14c>
 8000cfc:	024b      	lsls	r3, r1, #9
 8000cfe:	bf18      	it	ne
 8000d00:	4608      	movne	r0, r1
 8000d02:	d108      	bne.n	8000d16 <__aeabi_fmul+0x15e>
 8000d04:	ea80 0001 	eor.w	r0, r0, r1
 8000d08:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000d0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d14:	4770      	bx	lr
 8000d16:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d1a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000d1e:	4770      	bx	lr

08000d20 <__aeabi_fdiv>:
 8000d20:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d28:	bf1e      	ittt	ne
 8000d2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d2e:	ea92 0f0c 	teqne	r2, ip
 8000d32:	ea93 0f0c 	teqne	r3, ip
 8000d36:	d069      	beq.n	8000e0c <__aeabi_fdiv+0xec>
 8000d38:	eba2 0203 	sub.w	r2, r2, r3
 8000d3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d40:	0249      	lsls	r1, r1, #9
 8000d42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d46:	d037      	beq.n	8000db8 <__aeabi_fdiv+0x98>
 8000d48:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d54:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	bf38      	it	cc
 8000d5c:	005b      	lslcc	r3, r3, #1
 8000d5e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000d62:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000d66:	428b      	cmp	r3, r1
 8000d68:	bf24      	itt	cs
 8000d6a:	1a5b      	subcs	r3, r3, r1
 8000d6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d74:	bf24      	itt	cs
 8000d76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d82:	bf24      	itt	cs
 8000d84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d90:	bf24      	itt	cs
 8000d92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d9a:	011b      	lsls	r3, r3, #4
 8000d9c:	bf18      	it	ne
 8000d9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000da2:	d1e0      	bne.n	8000d66 <__aeabi_fdiv+0x46>
 8000da4:	2afd      	cmp	r2, #253	@ 0xfd
 8000da6:	f63f af50 	bhi.w	8000c4a <__aeabi_fmul+0x92>
 8000daa:	428b      	cmp	r3, r1
 8000dac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000db0:	bf08      	it	eq
 8000db2:	f020 0001 	biceq.w	r0, r0, #1
 8000db6:	4770      	bx	lr
 8000db8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dbc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dc0:	327f      	adds	r2, #127	@ 0x7f
 8000dc2:	bfc2      	ittt	gt
 8000dc4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dcc:	4770      	bxgt	lr
 8000dce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd2:	f04f 0300 	mov.w	r3, #0
 8000dd6:	3a01      	subs	r2, #1
 8000dd8:	e737      	b.n	8000c4a <__aeabi_fmul+0x92>
 8000dda:	f092 0f00 	teq	r2, #0
 8000dde:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000de2:	bf02      	ittt	eq
 8000de4:	0040      	lsleq	r0, r0, #1
 8000de6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dea:	3a01      	subeq	r2, #1
 8000dec:	d0f9      	beq.n	8000de2 <__aeabi_fdiv+0xc2>
 8000dee:	ea40 000c 	orr.w	r0, r0, ip
 8000df2:	f093 0f00 	teq	r3, #0
 8000df6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dfa:	bf02      	ittt	eq
 8000dfc:	0049      	lsleq	r1, r1, #1
 8000dfe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e02:	3b01      	subeq	r3, #1
 8000e04:	d0f9      	beq.n	8000dfa <__aeabi_fdiv+0xda>
 8000e06:	ea41 010c 	orr.w	r1, r1, ip
 8000e0a:	e795      	b.n	8000d38 <__aeabi_fdiv+0x18>
 8000e0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e10:	ea92 0f0c 	teq	r2, ip
 8000e14:	d108      	bne.n	8000e28 <__aeabi_fdiv+0x108>
 8000e16:	0242      	lsls	r2, r0, #9
 8000e18:	f47f af7d 	bne.w	8000d16 <__aeabi_fmul+0x15e>
 8000e1c:	ea93 0f0c 	teq	r3, ip
 8000e20:	f47f af70 	bne.w	8000d04 <__aeabi_fmul+0x14c>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e776      	b.n	8000d16 <__aeabi_fmul+0x15e>
 8000e28:	ea93 0f0c 	teq	r3, ip
 8000e2c:	d104      	bne.n	8000e38 <__aeabi_fdiv+0x118>
 8000e2e:	024b      	lsls	r3, r1, #9
 8000e30:	f43f af4c 	beq.w	8000ccc <__aeabi_fmul+0x114>
 8000e34:	4608      	mov	r0, r1
 8000e36:	e76e      	b.n	8000d16 <__aeabi_fmul+0x15e>
 8000e38:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e3c:	bf18      	it	ne
 8000e3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e42:	d1ca      	bne.n	8000dda <__aeabi_fdiv+0xba>
 8000e44:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000e48:	f47f af5c 	bne.w	8000d04 <__aeabi_fmul+0x14c>
 8000e4c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000e50:	f47f af3c 	bne.w	8000ccc <__aeabi_fmul+0x114>
 8000e54:	e75f      	b.n	8000d16 <__aeabi_fmul+0x15e>
 8000e56:	bf00      	nop

08000e58 <__gesf2>:
 8000e58:	f04f 3cff 	mov.w	ip, #4294967295
 8000e5c:	e006      	b.n	8000e6c <__cmpsf2+0x4>
 8000e5e:	bf00      	nop

08000e60 <__lesf2>:
 8000e60:	f04f 0c01 	mov.w	ip, #1
 8000e64:	e002      	b.n	8000e6c <__cmpsf2+0x4>
 8000e66:	bf00      	nop

08000e68 <__cmpsf2>:
 8000e68:	f04f 0c01 	mov.w	ip, #1
 8000e6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e7c:	bf18      	it	ne
 8000e7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e82:	d011      	beq.n	8000ea8 <__cmpsf2+0x40>
 8000e84:	b001      	add	sp, #4
 8000e86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e8a:	bf18      	it	ne
 8000e8c:	ea90 0f01 	teqne	r0, r1
 8000e90:	bf58      	it	pl
 8000e92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e96:	bf88      	it	hi
 8000e98:	17c8      	asrhi	r0, r1, #31
 8000e9a:	bf38      	it	cc
 8000e9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000ea0:	bf18      	it	ne
 8000ea2:	f040 0001 	orrne.w	r0, r0, #1
 8000ea6:	4770      	bx	lr
 8000ea8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000eac:	d102      	bne.n	8000eb4 <__cmpsf2+0x4c>
 8000eae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000eb2:	d105      	bne.n	8000ec0 <__cmpsf2+0x58>
 8000eb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000eb8:	d1e4      	bne.n	8000e84 <__cmpsf2+0x1c>
 8000eba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000ebe:	d0e1      	beq.n	8000e84 <__cmpsf2+0x1c>
 8000ec0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <__aeabi_cfrcmple>:
 8000ec8:	4684      	mov	ip, r0
 8000eca:	4608      	mov	r0, r1
 8000ecc:	4661      	mov	r1, ip
 8000ece:	e7ff      	b.n	8000ed0 <__aeabi_cfcmpeq>

08000ed0 <__aeabi_cfcmpeq>:
 8000ed0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ed2:	f7ff ffc9 	bl	8000e68 <__cmpsf2>
 8000ed6:	2800      	cmp	r0, #0
 8000ed8:	bf48      	it	mi
 8000eda:	f110 0f00 	cmnmi.w	r0, #0
 8000ede:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ee0 <__aeabi_fcmpeq>:
 8000ee0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee4:	f7ff fff4 	bl	8000ed0 <__aeabi_cfcmpeq>
 8000ee8:	bf0c      	ite	eq
 8000eea:	2001      	moveq	r0, #1
 8000eec:	2000      	movne	r0, #0
 8000eee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_fcmplt>:
 8000ef4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ef8:	f7ff ffea 	bl	8000ed0 <__aeabi_cfcmpeq>
 8000efc:	bf34      	ite	cc
 8000efe:	2001      	movcc	r0, #1
 8000f00:	2000      	movcs	r0, #0
 8000f02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f06:	bf00      	nop

08000f08 <__aeabi_fcmple>:
 8000f08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f0c:	f7ff ffe0 	bl	8000ed0 <__aeabi_cfcmpeq>
 8000f10:	bf94      	ite	ls
 8000f12:	2001      	movls	r0, #1
 8000f14:	2000      	movhi	r0, #0
 8000f16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1a:	bf00      	nop

08000f1c <__aeabi_fcmpge>:
 8000f1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f20:	f7ff ffd2 	bl	8000ec8 <__aeabi_cfrcmple>
 8000f24:	bf94      	ite	ls
 8000f26:	2001      	movls	r0, #1
 8000f28:	2000      	movhi	r0, #0
 8000f2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f2e:	bf00      	nop

08000f30 <__aeabi_fcmpgt>:
 8000f30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f34:	f7ff ffc8 	bl	8000ec8 <__aeabi_cfrcmple>
 8000f38:	bf34      	ite	cc
 8000f3a:	2001      	movcc	r0, #1
 8000f3c:	2000      	movcs	r0, #0
 8000f3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f42:	bf00      	nop

08000f44 <__aeabi_f2iz>:
 8000f44:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f48:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f4c:	d30f      	bcc.n	8000f6e <__aeabi_f2iz+0x2a>
 8000f4e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f56:	d90d      	bls.n	8000f74 <__aeabi_f2iz+0x30>
 8000f58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f5c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f60:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f64:	fa23 f002 	lsr.w	r0, r3, r2
 8000f68:	bf18      	it	ne
 8000f6a:	4240      	negne	r0, r0
 8000f6c:	4770      	bx	lr
 8000f6e:	f04f 0000 	mov.w	r0, #0
 8000f72:	4770      	bx	lr
 8000f74:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f78:	d101      	bne.n	8000f7e <__aeabi_f2iz+0x3a>
 8000f7a:	0242      	lsls	r2, r0, #9
 8000f7c:	d105      	bne.n	8000f8a <__aeabi_f2iz+0x46>
 8000f7e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f82:	bf08      	it	eq
 8000f84:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f88:	4770      	bx	lr
 8000f8a:	f04f 0000 	mov.w	r0, #0
 8000f8e:	4770      	bx	lr

08000f90 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f96:	1d3b      	adds	r3, r7, #4
 8000f98:	2200      	movs	r2, #0
 8000f9a:	601a      	str	r2, [r3, #0]
 8000f9c:	605a      	str	r2, [r3, #4]
 8000f9e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000fa0:	4b18      	ldr	r3, [pc, #96]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fa2:	4a19      	ldr	r2, [pc, #100]	@ (8001008 <MX_ADC1_Init+0x78>)
 8000fa4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000fa6:	4b17      	ldr	r3, [pc, #92]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000fac:	4b15      	ldr	r3, [pc, #84]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fb2:	4b14      	ldr	r3, [pc, #80]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T2_CC2;
 8000fb8:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fba:	f44f 22c0 	mov.w	r2, #393216	@ 0x60000
 8000fbe:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fc0:	4b10      	ldr	r3, [pc, #64]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fcc:	480d      	ldr	r0, [pc, #52]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fce:	f000 fd03 	bl	80019d8 <HAL_ADC_Init>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000fd8:	f000 fa24 	bl	8001424 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000fe8:	1d3b      	adds	r3, r7, #4
 8000fea:	4619      	mov	r1, r3
 8000fec:	4805      	ldr	r0, [pc, #20]	@ (8001004 <MX_ADC1_Init+0x74>)
 8000fee:	f000 febb 	bl	8001d68 <HAL_ADC_ConfigChannel>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000ff8:	f000 fa14 	bl	8001424 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000ffc:	bf00      	nop
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	200000f8 	.word	0x200000f8
 8001008:	40012400 	.word	0x40012400

0800100c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b088      	sub	sp, #32
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001014:	f107 0310 	add.w	r3, r7, #16
 8001018:	2200      	movs	r2, #0
 800101a:	601a      	str	r2, [r3, #0]
 800101c:	605a      	str	r2, [r3, #4]
 800101e:	609a      	str	r2, [r3, #8]
 8001020:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	4a29      	ldr	r2, [pc, #164]	@ (80010cc <HAL_ADC_MspInit+0xc0>)
 8001028:	4293      	cmp	r3, r2
 800102a:	d14a      	bne.n	80010c2 <HAL_ADC_MspInit+0xb6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800102c:	4b28      	ldr	r3, [pc, #160]	@ (80010d0 <HAL_ADC_MspInit+0xc4>)
 800102e:	699b      	ldr	r3, [r3, #24]
 8001030:	4a27      	ldr	r2, [pc, #156]	@ (80010d0 <HAL_ADC_MspInit+0xc4>)
 8001032:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001036:	6193      	str	r3, [r2, #24]
 8001038:	4b25      	ldr	r3, [pc, #148]	@ (80010d0 <HAL_ADC_MspInit+0xc4>)
 800103a:	699b      	ldr	r3, [r3, #24]
 800103c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001040:	60fb      	str	r3, [r7, #12]
 8001042:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001044:	4b22      	ldr	r3, [pc, #136]	@ (80010d0 <HAL_ADC_MspInit+0xc4>)
 8001046:	699b      	ldr	r3, [r3, #24]
 8001048:	4a21      	ldr	r2, [pc, #132]	@ (80010d0 <HAL_ADC_MspInit+0xc4>)
 800104a:	f043 0304 	orr.w	r3, r3, #4
 800104e:	6193      	str	r3, [r2, #24]
 8001050:	4b1f      	ldr	r3, [pc, #124]	@ (80010d0 <HAL_ADC_MspInit+0xc4>)
 8001052:	699b      	ldr	r3, [r3, #24]
 8001054:	f003 0304 	and.w	r3, r3, #4
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = MIC_Pin;
 800105c:	2301      	movs	r3, #1
 800105e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001060:	2303      	movs	r3, #3
 8001062:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(MIC_GPIO_Port, &GPIO_InitStruct);
 8001064:	f107 0310 	add.w	r3, r7, #16
 8001068:	4619      	mov	r1, r3
 800106a:	481a      	ldr	r0, [pc, #104]	@ (80010d4 <HAL_ADC_MspInit+0xc8>)
 800106c:	f001 fc2c 	bl	80028c8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001070:	4b19      	ldr	r3, [pc, #100]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 8001072:	4a1a      	ldr	r2, [pc, #104]	@ (80010dc <HAL_ADC_MspInit+0xd0>)
 8001074:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001076:	4b18      	ldr	r3, [pc, #96]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 8001078:	2200      	movs	r2, #0
 800107a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800107c:	4b16      	ldr	r3, [pc, #88]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001082:	4b15      	ldr	r3, [pc, #84]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 8001084:	2280      	movs	r2, #128	@ 0x80
 8001086:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001088:	4b13      	ldr	r3, [pc, #76]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 800108a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800108e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001090:	4b11      	ldr	r3, [pc, #68]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 8001092:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001096:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001098:	4b0f      	ldr	r3, [pc, #60]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 800109a:	2200      	movs	r2, #0
 800109c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 800109e:	4b0e      	ldr	r3, [pc, #56]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 80010a0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80010a4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010a6:	480c      	ldr	r0, [pc, #48]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 80010a8:	f001 f96c 	bl	8002384 <HAL_DMA_Init>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 80010b2:	f000 f9b7 	bl	8001424 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4a07      	ldr	r2, [pc, #28]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 80010ba:	621a      	str	r2, [r3, #32]
 80010bc:	4a06      	ldr	r2, [pc, #24]	@ (80010d8 <HAL_ADC_MspInit+0xcc>)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010c2:	bf00      	nop
 80010c4:	3720      	adds	r7, #32
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	40012400 	.word	0x40012400
 80010d0:	40021000 	.word	0x40021000
 80010d4:	40010800 	.word	0x40010800
 80010d8:	20000128 	.word	0x20000128
 80010dc:	40020008 	.word	0x40020008

080010e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80010e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001118 <MX_DMA_Init+0x38>)
 80010e8:	695b      	ldr	r3, [r3, #20]
 80010ea:	4a0b      	ldr	r2, [pc, #44]	@ (8001118 <MX_DMA_Init+0x38>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	6153      	str	r3, [r2, #20]
 80010f2:	4b09      	ldr	r3, [pc, #36]	@ (8001118 <MX_DMA_Init+0x38>)
 80010f4:	695b      	ldr	r3, [r3, #20]
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	607b      	str	r3, [r7, #4]
 80010fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80010fe:	2200      	movs	r2, #0
 8001100:	2100      	movs	r1, #0
 8001102:	200b      	movs	r0, #11
 8001104:	f001 f901 	bl	800230a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001108:	200b      	movs	r0, #11
 800110a:	f001 f91a 	bl	8002342 <HAL_NVIC_EnableIRQ>

}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	40021000 	.word	0x40021000

0800111c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b088      	sub	sp, #32
 8001120:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001122:	f107 0310 	add.w	r3, r7, #16
 8001126:	2200      	movs	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
 800112a:	605a      	str	r2, [r3, #4]
 800112c:	609a      	str	r2, [r3, #8]
 800112e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001130:	4b49      	ldr	r3, [pc, #292]	@ (8001258 <MX_GPIO_Init+0x13c>)
 8001132:	699b      	ldr	r3, [r3, #24]
 8001134:	4a48      	ldr	r2, [pc, #288]	@ (8001258 <MX_GPIO_Init+0x13c>)
 8001136:	f043 0310 	orr.w	r3, r3, #16
 800113a:	6193      	str	r3, [r2, #24]
 800113c:	4b46      	ldr	r3, [pc, #280]	@ (8001258 <MX_GPIO_Init+0x13c>)
 800113e:	699b      	ldr	r3, [r3, #24]
 8001140:	f003 0310 	and.w	r3, r3, #16
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001148:	4b43      	ldr	r3, [pc, #268]	@ (8001258 <MX_GPIO_Init+0x13c>)
 800114a:	699b      	ldr	r3, [r3, #24]
 800114c:	4a42      	ldr	r2, [pc, #264]	@ (8001258 <MX_GPIO_Init+0x13c>)
 800114e:	f043 0320 	orr.w	r3, r3, #32
 8001152:	6193      	str	r3, [r2, #24]
 8001154:	4b40      	ldr	r3, [pc, #256]	@ (8001258 <MX_GPIO_Init+0x13c>)
 8001156:	699b      	ldr	r3, [r3, #24]
 8001158:	f003 0320 	and.w	r3, r3, #32
 800115c:	60bb      	str	r3, [r7, #8]
 800115e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001160:	4b3d      	ldr	r3, [pc, #244]	@ (8001258 <MX_GPIO_Init+0x13c>)
 8001162:	699b      	ldr	r3, [r3, #24]
 8001164:	4a3c      	ldr	r2, [pc, #240]	@ (8001258 <MX_GPIO_Init+0x13c>)
 8001166:	f043 0304 	orr.w	r3, r3, #4
 800116a:	6193      	str	r3, [r2, #24]
 800116c:	4b3a      	ldr	r3, [pc, #232]	@ (8001258 <MX_GPIO_Init+0x13c>)
 800116e:	699b      	ldr	r3, [r3, #24]
 8001170:	f003 0304 	and.w	r3, r3, #4
 8001174:	607b      	str	r3, [r7, #4]
 8001176:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001178:	4b37      	ldr	r3, [pc, #220]	@ (8001258 <MX_GPIO_Init+0x13c>)
 800117a:	699b      	ldr	r3, [r3, #24]
 800117c:	4a36      	ldr	r2, [pc, #216]	@ (8001258 <MX_GPIO_Init+0x13c>)
 800117e:	f043 0308 	orr.w	r3, r3, #8
 8001182:	6193      	str	r3, [r2, #24]
 8001184:	4b34      	ldr	r3, [pc, #208]	@ (8001258 <MX_GPIO_Init+0x13c>)
 8001186:	699b      	ldr	r3, [r3, #24]
 8001188:	f003 0308 	and.w	r3, r3, #8
 800118c:	603b      	str	r3, [r7, #0]
 800118e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_ERROR_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 8001190:	2200      	movs	r2, #0
 8001192:	21c0      	movs	r1, #192	@ 0xc0
 8001194:	4831      	ldr	r0, [pc, #196]	@ (800125c <MX_GPIO_Init+0x140>)
 8001196:	f001 fd32 	bl	8002bfe <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_TRANSMIT_Pin|LED_RECEIVE_Pin, GPIO_PIN_RESET);
 800119a:	2200      	movs	r2, #0
 800119c:	2130      	movs	r1, #48	@ 0x30
 800119e:	4830      	ldr	r0, [pc, #192]	@ (8001260 <MX_GPIO_Init+0x144>)
 80011a0:	f001 fd2d 	bl	8002bfe <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80011a4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011aa:	4b2e      	ldr	r3, [pc, #184]	@ (8001264 <MX_GPIO_Init+0x148>)
 80011ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ae:	2300      	movs	r3, #0
 80011b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011b2:	f107 0310 	add.w	r3, r7, #16
 80011b6:	4619      	mov	r1, r3
 80011b8:	482b      	ldr	r0, [pc, #172]	@ (8001268 <MX_GPIO_Init+0x14c>)
 80011ba:	f001 fb85 	bl	80028c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : VELOCITY1_Pin VELOCITY2_Pin BTN_INPUT_Pin */
  GPIO_InitStruct.Pin = VELOCITY1_Pin|VELOCITY2_Pin|BTN_INPUT_Pin;
 80011be:	2383      	movs	r3, #131	@ 0x83
 80011c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011c2:	2300      	movs	r3, #0
 80011c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011c6:	2302      	movs	r3, #2
 80011c8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011ca:	f107 0310 	add.w	r3, r7, #16
 80011ce:	4619      	mov	r1, r3
 80011d0:	4825      	ldr	r0, [pc, #148]	@ (8001268 <MX_GPIO_Init+0x14c>)
 80011d2:	f001 fb79 	bl	80028c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_ERROR_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = LED_ERROR_Pin|BUZZER_Pin;
 80011d6:	23c0      	movs	r3, #192	@ 0xc0
 80011d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011da:	2301      	movs	r3, #1
 80011dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011de:	2300      	movs	r3, #0
 80011e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011e2:	2302      	movs	r3, #2
 80011e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e6:	f107 0310 	add.w	r3, r7, #16
 80011ea:	4619      	mov	r1, r3
 80011ec:	481b      	ldr	r0, [pc, #108]	@ (800125c <MX_GPIO_Init+0x140>)
 80011ee:	f001 fb6b 	bl	80028c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VELOCITY3_Pin */
  GPIO_InitStruct.Pin = VELOCITY3_Pin;
 80011f2:	2301      	movs	r3, #1
 80011f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80011fa:	2302      	movs	r3, #2
 80011fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(VELOCITY3_GPIO_Port, &GPIO_InitStruct);
 80011fe:	f107 0310 	add.w	r3, r7, #16
 8001202:	4619      	mov	r1, r3
 8001204:	4816      	ldr	r0, [pc, #88]	@ (8001260 <MX_GPIO_Init+0x144>)
 8001206:	f001 fb5f 	bl	80028c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : UART1_STATUS_Pin */
  GPIO_InitStruct.Pin = UART1_STATUS_Pin;
 800120a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800120e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001214:	2300      	movs	r3, #0
 8001216:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(UART1_STATUS_GPIO_Port, &GPIO_InitStruct);
 8001218:	f107 0310 	add.w	r3, r7, #16
 800121c:	4619      	mov	r1, r3
 800121e:	4810      	ldr	r0, [pc, #64]	@ (8001260 <MX_GPIO_Init+0x144>)
 8001220:	f001 fb52 	bl	80028c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_TRANSMIT_Pin LED_RECEIVE_Pin */
  GPIO_InitStruct.Pin = LED_TRANSMIT_Pin|LED_RECEIVE_Pin;
 8001224:	2330      	movs	r3, #48	@ 0x30
 8001226:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001228:	2301      	movs	r3, #1
 800122a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122c:	2300      	movs	r3, #0
 800122e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001230:	2302      	movs	r3, #2
 8001232:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001234:	f107 0310 	add.w	r3, r7, #16
 8001238:	4619      	mov	r1, r3
 800123a:	4809      	ldr	r0, [pc, #36]	@ (8001260 <MX_GPIO_Init+0x144>)
 800123c:	f001 fb44 	bl	80028c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001240:	2200      	movs	r2, #0
 8001242:	2100      	movs	r1, #0
 8001244:	2028      	movs	r0, #40	@ 0x28
 8001246:	f001 f860 	bl	800230a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800124a:	2028      	movs	r0, #40	@ 0x28
 800124c:	f001 f879 	bl	8002342 <HAL_NVIC_EnableIRQ>

}
 8001250:	bf00      	nop
 8001252:	3720      	adds	r7, #32
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	40021000 	.word	0x40021000
 800125c:	40010800 	.word	0x40010800
 8001260:	40010c00 	.word	0x40010c00
 8001264:	10110000 	.word	0x10110000
 8001268:	40011000 	.word	0x40011000

0800126c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001270:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <MX_I2C1_Init+0x50>)
 8001272:	4a13      	ldr	r2, [pc, #76]	@ (80012c0 <MX_I2C1_Init+0x54>)
 8001274:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001276:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <MX_I2C1_Init+0x50>)
 8001278:	4a12      	ldr	r2, [pc, #72]	@ (80012c4 <MX_I2C1_Init+0x58>)
 800127a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800127c:	4b0f      	ldr	r3, [pc, #60]	@ (80012bc <MX_I2C1_Init+0x50>)
 800127e:	2200      	movs	r2, #0
 8001280:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001282:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <MX_I2C1_Init+0x50>)
 8001284:	2200      	movs	r2, #0
 8001286:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001288:	4b0c      	ldr	r3, [pc, #48]	@ (80012bc <MX_I2C1_Init+0x50>)
 800128a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800128e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001290:	4b0a      	ldr	r3, [pc, #40]	@ (80012bc <MX_I2C1_Init+0x50>)
 8001292:	2200      	movs	r2, #0
 8001294:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001296:	4b09      	ldr	r3, [pc, #36]	@ (80012bc <MX_I2C1_Init+0x50>)
 8001298:	2200      	movs	r2, #0
 800129a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800129c:	4b07      	ldr	r3, [pc, #28]	@ (80012bc <MX_I2C1_Init+0x50>)
 800129e:	2200      	movs	r2, #0
 80012a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012a2:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <MX_I2C1_Init+0x50>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012a8:	4804      	ldr	r0, [pc, #16]	@ (80012bc <MX_I2C1_Init+0x50>)
 80012aa:	f001 fce3 	bl	8002c74 <HAL_I2C_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012b4:	f000 f8b6 	bl	8001424 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012b8:	bf00      	nop
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	2000016c 	.word	0x2000016c
 80012c0:	40005400 	.word	0x40005400
 80012c4:	000186a0 	.word	0x000186a0

080012c8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012d0:	f107 0310 	add.w	r3, r7, #16
 80012d4:	2200      	movs	r2, #0
 80012d6:	601a      	str	r2, [r3, #0]
 80012d8:	605a      	str	r2, [r3, #4]
 80012da:	609a      	str	r2, [r3, #8]
 80012dc:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	4a15      	ldr	r2, [pc, #84]	@ (8001338 <HAL_I2C_MspInit+0x70>)
 80012e4:	4293      	cmp	r3, r2
 80012e6:	d123      	bne.n	8001330 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012e8:	4b14      	ldr	r3, [pc, #80]	@ (800133c <HAL_I2C_MspInit+0x74>)
 80012ea:	699b      	ldr	r3, [r3, #24]
 80012ec:	4a13      	ldr	r2, [pc, #76]	@ (800133c <HAL_I2C_MspInit+0x74>)
 80012ee:	f043 0308 	orr.w	r3, r3, #8
 80012f2:	6193      	str	r3, [r2, #24]
 80012f4:	4b11      	ldr	r3, [pc, #68]	@ (800133c <HAL_I2C_MspInit+0x74>)
 80012f6:	699b      	ldr	r3, [r3, #24]
 80012f8:	f003 0308 	and.w	r3, r3, #8
 80012fc:	60fb      	str	r3, [r7, #12]
 80012fe:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001300:	23c0      	movs	r3, #192	@ 0xc0
 8001302:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001304:	2312      	movs	r3, #18
 8001306:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001308:	2303      	movs	r3, #3
 800130a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800130c:	f107 0310 	add.w	r3, r7, #16
 8001310:	4619      	mov	r1, r3
 8001312:	480b      	ldr	r0, [pc, #44]	@ (8001340 <HAL_I2C_MspInit+0x78>)
 8001314:	f001 fad8 	bl	80028c8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001318:	4b08      	ldr	r3, [pc, #32]	@ (800133c <HAL_I2C_MspInit+0x74>)
 800131a:	69db      	ldr	r3, [r3, #28]
 800131c:	4a07      	ldr	r2, [pc, #28]	@ (800133c <HAL_I2C_MspInit+0x74>)
 800131e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001322:	61d3      	str	r3, [r2, #28]
 8001324:	4b05      	ldr	r3, [pc, #20]	@ (800133c <HAL_I2C_MspInit+0x74>)
 8001326:	69db      	ldr	r3, [r3, #28]
 8001328:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800132c:	60bb      	str	r3, [r7, #8]
 800132e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001330:	bf00      	nop
 8001332:	3720      	adds	r7, #32
 8001334:	46bd      	mov	sp, r7
 8001336:	bd80      	pop	{r7, pc}
 8001338:	40005400 	.word	0x40005400
 800133c:	40021000 	.word	0x40021000
 8001340:	40010c00 	.word	0x40010c00

08001344 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  #if (1 == LOGGER_CONFIG_USE_SEMIHOSTING)

  	  initialise_monitor_handles();
 8001348:	f006 fa9e 	bl	8007888 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800134c:	f000 fae2 	bl	8001914 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001350:	f000 f813 	bl	800137a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001354:	f7ff fee2 	bl	800111c <MX_GPIO_Init>
  MX_DMA_Init();
 8001358:	f7ff fec2 	bl	80010e0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800135c:	f000 fa0a 	bl	8001774 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001360:	f000 f9de 	bl	8001720 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001364:	f7ff fe14 	bl	8000f90 <MX_ADC1_Init>
  MX_TIM2_Init();
 8001368:	f000 f91a 	bl	80015a0 <MX_TIM2_Init>
  MX_I2C1_Init();
 800136c:	f7ff ff7e 	bl	800126c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  app_init();
 8001370:	f003 fec2 	bl	80050f8 <app_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	app_update();
 8001374:	f004 f844 	bl	8005400 <app_update>
 8001378:	e7fc      	b.n	8001374 <main+0x30>

0800137a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	b094      	sub	sp, #80	@ 0x50
 800137e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001380:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001384:	2228      	movs	r2, #40	@ 0x28
 8001386:	2100      	movs	r1, #0
 8001388:	4618      	mov	r0, r3
 800138a:	f006 fd04 	bl	8007d96 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800138e:	f107 0314 	add.w	r3, r7, #20
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
 800139a:	60da      	str	r2, [r3, #12]
 800139c:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	2200      	movs	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	605a      	str	r2, [r3, #4]
 80013a6:	609a      	str	r2, [r3, #8]
 80013a8:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013aa:	2302      	movs	r3, #2
 80013ac:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013ae:	2301      	movs	r3, #1
 80013b0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013b2:	2310      	movs	r3, #16
 80013b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013b6:	2302      	movs	r3, #2
 80013b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80013ba:	2300      	movs	r3, #0
 80013bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 80013be:	2300      	movs	r3, #0
 80013c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013c6:	4618      	mov	r0, r3
 80013c8:	f001 fd98 	bl	8002efc <HAL_RCC_OscConfig>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 80013d2:	f000 f827 	bl	8001424 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013d6:	230f      	movs	r3, #15
 80013d8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013da:	2302      	movs	r3, #2
 80013dc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80013e6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e8:	2300      	movs	r3, #0
 80013ea:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80013ec:	f107 0314 	add.w	r3, r7, #20
 80013f0:	2100      	movs	r1, #0
 80013f2:	4618      	mov	r0, r3
 80013f4:	f002 f804 	bl	8003400 <HAL_RCC_ClockConfig>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80013fe:	f000 f811 	bl	8001424 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001402:	2302      	movs	r3, #2
 8001404:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001406:	2300      	movs	r3, #0
 8001408:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800140a:	1d3b      	adds	r3, r7, #4
 800140c:	4618      	mov	r0, r3
 800140e:	f002 f985 	bl	800371c <HAL_RCCEx_PeriphCLKConfig>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001418:	f000 f804 	bl	8001424 <Error_Handler>
  }
}
 800141c:	bf00      	nop
 800141e:	3750      	adds	r7, #80	@ 0x50
 8001420:	46bd      	mov	sp, r7
 8001422:	bd80      	pop	{r7, pc}

08001424 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001428:	b672      	cpsid	i
}
 800142a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800142c:	bf00      	nop
 800142e:	e7fd      	b.n	800142c <Error_Handler+0x8>

08001430 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001430:	b480      	push	{r7}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001436:	4b15      	ldr	r3, [pc, #84]	@ (800148c <HAL_MspInit+0x5c>)
 8001438:	699b      	ldr	r3, [r3, #24]
 800143a:	4a14      	ldr	r2, [pc, #80]	@ (800148c <HAL_MspInit+0x5c>)
 800143c:	f043 0301 	orr.w	r3, r3, #1
 8001440:	6193      	str	r3, [r2, #24]
 8001442:	4b12      	ldr	r3, [pc, #72]	@ (800148c <HAL_MspInit+0x5c>)
 8001444:	699b      	ldr	r3, [r3, #24]
 8001446:	f003 0301 	and.w	r3, r3, #1
 800144a:	60bb      	str	r3, [r7, #8]
 800144c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800144e:	4b0f      	ldr	r3, [pc, #60]	@ (800148c <HAL_MspInit+0x5c>)
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	4a0e      	ldr	r2, [pc, #56]	@ (800148c <HAL_MspInit+0x5c>)
 8001454:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001458:	61d3      	str	r3, [r2, #28]
 800145a:	4b0c      	ldr	r3, [pc, #48]	@ (800148c <HAL_MspInit+0x5c>)
 800145c:	69db      	ldr	r3, [r3, #28]
 800145e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001462:	607b      	str	r3, [r7, #4]
 8001464:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001466:	4b0a      	ldr	r3, [pc, #40]	@ (8001490 <HAL_MspInit+0x60>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	60fb      	str	r3, [r7, #12]
 800146c:	68fb      	ldr	r3, [r7, #12]
 800146e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001472:	60fb      	str	r3, [r7, #12]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	4a04      	ldr	r2, [pc, #16]	@ (8001490 <HAL_MspInit+0x60>)
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001482:	bf00      	nop
 8001484:	3714      	adds	r7, #20
 8001486:	46bd      	mov	sp, r7
 8001488:	bc80      	pop	{r7}
 800148a:	4770      	bx	lr
 800148c:	40021000 	.word	0x40021000
 8001490:	40010000 	.word	0x40010000

08001494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <NMI_Handler+0x4>

0800149c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014a0:	bf00      	nop
 80014a2:	e7fd      	b.n	80014a0 <HardFault_Handler+0x4>

080014a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <MemManage_Handler+0x4>

080014ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014b0:	bf00      	nop
 80014b2:	e7fd      	b.n	80014b0 <BusFault_Handler+0x4>

080014b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b8:	bf00      	nop
 80014ba:	e7fd      	b.n	80014b8 <UsageFault_Handler+0x4>

080014bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bc80      	pop	{r7}
 80014c6:	4770      	bx	lr

080014c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bc80      	pop	{r7}
 80014d2:	4770      	bx	lr

080014d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014d8:	bf00      	nop
 80014da:	46bd      	mov	sp, r7
 80014dc:	bc80      	pop	{r7}
 80014de:	4770      	bx	lr

080014e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014e4:	f000 fa5c 	bl	80019a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  	HAL_SYSTICK_IRQHandler();
 80014e8:	f000 ff45 	bl	8002376 <HAL_SYSTICK_IRQHandler>

  /* USER CODE END SysTick_IRQn 1 */
}
 80014ec:	bf00      	nop
 80014ee:	bd80      	pop	{r7, pc}

080014f0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80014f4:	4802      	ldr	r0, [pc, #8]	@ (8001500 <DMA1_Channel1_IRQHandler+0x10>)
 80014f6:	f001 f8b3 	bl	8002660 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80014fa:	bf00      	nop
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop
 8001500:	20000128 	.word	0x20000128

08001504 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001508:	4802      	ldr	r0, [pc, #8]	@ (8001514 <USART1_IRQHandler+0x10>)
 800150a:	f003 f88b 	bl	8004624 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800150e:	bf00      	nop
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	2000020c 	.word	0x2000020c

08001518 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800151c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001520:	f001 fb86 	bl	8002c30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}

08001528 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b086      	sub	sp, #24
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001530:	4a14      	ldr	r2, [pc, #80]	@ (8001584 <_sbrk+0x5c>)
 8001532:	4b15      	ldr	r3, [pc, #84]	@ (8001588 <_sbrk+0x60>)
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800153c:	4b13      	ldr	r3, [pc, #76]	@ (800158c <_sbrk+0x64>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d102      	bne.n	800154a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001544:	4b11      	ldr	r3, [pc, #68]	@ (800158c <_sbrk+0x64>)
 8001546:	4a12      	ldr	r2, [pc, #72]	@ (8001590 <_sbrk+0x68>)
 8001548:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800154a:	4b10      	ldr	r3, [pc, #64]	@ (800158c <_sbrk+0x64>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	4413      	add	r3, r2
 8001552:	693a      	ldr	r2, [r7, #16]
 8001554:	429a      	cmp	r2, r3
 8001556:	d207      	bcs.n	8001568 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001558:	f006 fc6c 	bl	8007e34 <__errno>
 800155c:	4603      	mov	r3, r0
 800155e:	220c      	movs	r2, #12
 8001560:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001562:	f04f 33ff 	mov.w	r3, #4294967295
 8001566:	e009      	b.n	800157c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001568:	4b08      	ldr	r3, [pc, #32]	@ (800158c <_sbrk+0x64>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800156e:	4b07      	ldr	r3, [pc, #28]	@ (800158c <_sbrk+0x64>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	4413      	add	r3, r2
 8001576:	4a05      	ldr	r2, [pc, #20]	@ (800158c <_sbrk+0x64>)
 8001578:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800157a:	68fb      	ldr	r3, [r7, #12]
}
 800157c:	4618      	mov	r0, r3
 800157e:	3718      	adds	r7, #24
 8001580:	46bd      	mov	sp, r7
 8001582:	bd80      	pop	{r7, pc}
 8001584:	20005000 	.word	0x20005000
 8001588:	00000400 	.word	0x00000400
 800158c:	200001c0 	.word	0x200001c0
 8001590:	20000668 	.word	0x20000668

08001594 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001598:	bf00      	nop
 800159a:	46bd      	mov	sp, r7
 800159c:	bc80      	pop	{r7}
 800159e:	4770      	bx	lr

080015a0 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b08e      	sub	sp, #56	@ 0x38
 80015a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015a6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80015aa:	2200      	movs	r2, #0
 80015ac:	601a      	str	r2, [r3, #0]
 80015ae:	605a      	str	r2, [r3, #4]
 80015b0:	609a      	str	r2, [r3, #8]
 80015b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015b4:	f107 0320 	add.w	r3, r7, #32
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]
 80015bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015be:	1d3b      	adds	r3, r7, #4
 80015c0:	2200      	movs	r2, #0
 80015c2:	601a      	str	r2, [r3, #0]
 80015c4:	605a      	str	r2, [r3, #4]
 80015c6:	609a      	str	r2, [r3, #8]
 80015c8:	60da      	str	r2, [r3, #12]
 80015ca:	611a      	str	r2, [r3, #16]
 80015cc:	615a      	str	r2, [r3, #20]
 80015ce:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80015d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001684 <MX_TIM2_Init+0xe4>)
 80015d2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80015d6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7;
 80015d8:	4b2a      	ldr	r3, [pc, #168]	@ (8001684 <MX_TIM2_Init+0xe4>)
 80015da:	2207      	movs	r2, #7
 80015dc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015de:	4b29      	ldr	r3, [pc, #164]	@ (8001684 <MX_TIM2_Init+0xe4>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80015e4:	4b27      	ldr	r3, [pc, #156]	@ (8001684 <MX_TIM2_Init+0xe4>)
 80015e6:	2263      	movs	r2, #99	@ 0x63
 80015e8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015ea:	4b26      	ldr	r3, [pc, #152]	@ (8001684 <MX_TIM2_Init+0xe4>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80015f0:	4b24      	ldr	r3, [pc, #144]	@ (8001684 <MX_TIM2_Init+0xe4>)
 80015f2:	2280      	movs	r2, #128	@ 0x80
 80015f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80015f6:	4823      	ldr	r0, [pc, #140]	@ (8001684 <MX_TIM2_Init+0xe4>)
 80015f8:	f002 f946 	bl	8003888 <HAL_TIM_Base_Init>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d001      	beq.n	8001606 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8001602:	f7ff ff0f 	bl	8001424 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001606:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800160a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800160c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001610:	4619      	mov	r1, r3
 8001612:	481c      	ldr	r0, [pc, #112]	@ (8001684 <MX_TIM2_Init+0xe4>)
 8001614:	f002 fb30 	bl	8003c78 <HAL_TIM_ConfigClockSource>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 800161e:	f7ff ff01 	bl	8001424 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001622:	4818      	ldr	r0, [pc, #96]	@ (8001684 <MX_TIM2_Init+0xe4>)
 8001624:	f002 f9d2 	bl	80039cc <HAL_TIM_OC_Init>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 800162e:	f7ff fef9 	bl	8001424 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001632:	2320      	movs	r3, #32
 8001634:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001636:	2300      	movs	r3, #0
 8001638:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800163a:	f107 0320 	add.w	r3, r7, #32
 800163e:	4619      	mov	r1, r3
 8001640:	4810      	ldr	r0, [pc, #64]	@ (8001684 <MX_TIM2_Init+0xe4>)
 8001642:	f002 fe91 	bl	8004368 <HAL_TIMEx_MasterConfigSynchronization>
 8001646:	4603      	mov	r3, r0
 8001648:	2b00      	cmp	r3, #0
 800164a:	d001      	beq.n	8001650 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 800164c:	f7ff feea 	bl	8001424 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001650:	2330      	movs	r3, #48	@ 0x30
 8001652:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 99;
 8001654:	2363      	movs	r3, #99	@ 0x63
 8001656:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001658:	2300      	movs	r3, #0
 800165a:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800165c:	2300      	movs	r3, #0
 800165e:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001660:	1d3b      	adds	r3, r7, #4
 8001662:	2204      	movs	r2, #4
 8001664:	4619      	mov	r1, r3
 8001666:	4807      	ldr	r0, [pc, #28]	@ (8001684 <MX_TIM2_Init+0xe4>)
 8001668:	f002 faaa 	bl	8003bc0 <HAL_TIM_OC_ConfigChannel>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001672:	f7ff fed7 	bl	8001424 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001676:	4803      	ldr	r0, [pc, #12]	@ (8001684 <MX_TIM2_Init+0xe4>)
 8001678:	f000 f822 	bl	80016c0 <HAL_TIM_MspPostInit>

}
 800167c:	bf00      	nop
 800167e:	3738      	adds	r7, #56	@ 0x38
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	200001c4 	.word	0x200001c4

08001688 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001688:	b480      	push	{r7}
 800168a:	b085      	sub	sp, #20
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001698:	d10b      	bne.n	80016b2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800169a:	4b08      	ldr	r3, [pc, #32]	@ (80016bc <HAL_TIM_Base_MspInit+0x34>)
 800169c:	69db      	ldr	r3, [r3, #28]
 800169e:	4a07      	ldr	r2, [pc, #28]	@ (80016bc <HAL_TIM_Base_MspInit+0x34>)
 80016a0:	f043 0301 	orr.w	r3, r3, #1
 80016a4:	61d3      	str	r3, [r2, #28]
 80016a6:	4b05      	ldr	r3, [pc, #20]	@ (80016bc <HAL_TIM_Base_MspInit+0x34>)
 80016a8:	69db      	ldr	r3, [r3, #28]
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	60fb      	str	r3, [r7, #12]
 80016b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80016b2:	bf00      	nop
 80016b4:	3714      	adds	r7, #20
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bc80      	pop	{r7}
 80016ba:	4770      	bx	lr
 80016bc:	40021000 	.word	0x40021000

080016c0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b088      	sub	sp, #32
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c8:	f107 0310 	add.w	r3, r7, #16
 80016cc:	2200      	movs	r2, #0
 80016ce:	601a      	str	r2, [r3, #0]
 80016d0:	605a      	str	r2, [r3, #4]
 80016d2:	609a      	str	r2, [r3, #8]
 80016d4:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80016de:	d117      	bne.n	8001710 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e0:	4b0d      	ldr	r3, [pc, #52]	@ (8001718 <HAL_TIM_MspPostInit+0x58>)
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	4a0c      	ldr	r2, [pc, #48]	@ (8001718 <HAL_TIM_MspPostInit+0x58>)
 80016e6:	f043 0304 	orr.w	r3, r3, #4
 80016ea:	6193      	str	r3, [r2, #24]
 80016ec:	4b0a      	ldr	r3, [pc, #40]	@ (8001718 <HAL_TIM_MspPostInit+0x58>)
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	f003 0304 	and.w	r3, r3, #4
 80016f4:	60fb      	str	r3, [r7, #12]
 80016f6:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80016f8:	2302      	movs	r3, #2
 80016fa:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016fc:	2302      	movs	r3, #2
 80016fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001700:	2302      	movs	r3, #2
 8001702:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	4619      	mov	r1, r3
 800170a:	4804      	ldr	r0, [pc, #16]	@ (800171c <HAL_TIM_MspPostInit+0x5c>)
 800170c:	f001 f8dc 	bl	80028c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001710:	bf00      	nop
 8001712:	3720      	adds	r7, #32
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40021000 	.word	0x40021000
 800171c:	40010800 	.word	0x40010800

08001720 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001724:	4b11      	ldr	r3, [pc, #68]	@ (800176c <MX_USART1_UART_Init+0x4c>)
 8001726:	4a12      	ldr	r2, [pc, #72]	@ (8001770 <MX_USART1_UART_Init+0x50>)
 8001728:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800172a:	4b10      	ldr	r3, [pc, #64]	@ (800176c <MX_USART1_UART_Init+0x4c>)
 800172c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001730:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001732:	4b0e      	ldr	r3, [pc, #56]	@ (800176c <MX_USART1_UART_Init+0x4c>)
 8001734:	2200      	movs	r2, #0
 8001736:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001738:	4b0c      	ldr	r3, [pc, #48]	@ (800176c <MX_USART1_UART_Init+0x4c>)
 800173a:	2200      	movs	r2, #0
 800173c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800173e:	4b0b      	ldr	r3, [pc, #44]	@ (800176c <MX_USART1_UART_Init+0x4c>)
 8001740:	2200      	movs	r2, #0
 8001742:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001744:	4b09      	ldr	r3, [pc, #36]	@ (800176c <MX_USART1_UART_Init+0x4c>)
 8001746:	220c      	movs	r2, #12
 8001748:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800174a:	4b08      	ldr	r3, [pc, #32]	@ (800176c <MX_USART1_UART_Init+0x4c>)
 800174c:	2200      	movs	r2, #0
 800174e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001750:	4b06      	ldr	r3, [pc, #24]	@ (800176c <MX_USART1_UART_Init+0x4c>)
 8001752:	2200      	movs	r2, #0
 8001754:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001756:	4805      	ldr	r0, [pc, #20]	@ (800176c <MX_USART1_UART_Init+0x4c>)
 8001758:	f002 fe64 	bl	8004424 <HAL_UART_Init>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001762:	f7ff fe5f 	bl	8001424 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	2000020c 	.word	0x2000020c
 8001770:	40013800 	.word	0x40013800

08001774 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001778:	4b11      	ldr	r3, [pc, #68]	@ (80017c0 <MX_USART2_UART_Init+0x4c>)
 800177a:	4a12      	ldr	r2, [pc, #72]	@ (80017c4 <MX_USART2_UART_Init+0x50>)
 800177c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800177e:	4b10      	ldr	r3, [pc, #64]	@ (80017c0 <MX_USART2_UART_Init+0x4c>)
 8001780:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001784:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001786:	4b0e      	ldr	r3, [pc, #56]	@ (80017c0 <MX_USART2_UART_Init+0x4c>)
 8001788:	2200      	movs	r2, #0
 800178a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800178c:	4b0c      	ldr	r3, [pc, #48]	@ (80017c0 <MX_USART2_UART_Init+0x4c>)
 800178e:	2200      	movs	r2, #0
 8001790:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001792:	4b0b      	ldr	r3, [pc, #44]	@ (80017c0 <MX_USART2_UART_Init+0x4c>)
 8001794:	2200      	movs	r2, #0
 8001796:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001798:	4b09      	ldr	r3, [pc, #36]	@ (80017c0 <MX_USART2_UART_Init+0x4c>)
 800179a:	220c      	movs	r2, #12
 800179c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800179e:	4b08      	ldr	r3, [pc, #32]	@ (80017c0 <MX_USART2_UART_Init+0x4c>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017a4:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <MX_USART2_UART_Init+0x4c>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017aa:	4805      	ldr	r0, [pc, #20]	@ (80017c0 <MX_USART2_UART_Init+0x4c>)
 80017ac:	f002 fe3a 	bl	8004424 <HAL_UART_Init>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80017b6:	f7ff fe35 	bl	8001424 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017ba:	bf00      	nop
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000254 	.word	0x20000254
 80017c4:	40004400 	.word	0x40004400

080017c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b08a      	sub	sp, #40	@ 0x28
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d0:	f107 0318 	add.w	r3, r7, #24
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4a35      	ldr	r2, [pc, #212]	@ (80018b8 <HAL_UART_MspInit+0xf0>)
 80017e4:	4293      	cmp	r3, r2
 80017e6:	d13a      	bne.n	800185e <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80017e8:	4b34      	ldr	r3, [pc, #208]	@ (80018bc <HAL_UART_MspInit+0xf4>)
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	4a33      	ldr	r2, [pc, #204]	@ (80018bc <HAL_UART_MspInit+0xf4>)
 80017ee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017f2:	6193      	str	r3, [r2, #24]
 80017f4:	4b31      	ldr	r3, [pc, #196]	@ (80018bc <HAL_UART_MspInit+0xf4>)
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017fc:	617b      	str	r3, [r7, #20]
 80017fe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001800:	4b2e      	ldr	r3, [pc, #184]	@ (80018bc <HAL_UART_MspInit+0xf4>)
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	4a2d      	ldr	r2, [pc, #180]	@ (80018bc <HAL_UART_MspInit+0xf4>)
 8001806:	f043 0304 	orr.w	r3, r3, #4
 800180a:	6193      	str	r3, [r2, #24]
 800180c:	4b2b      	ldr	r3, [pc, #172]	@ (80018bc <HAL_UART_MspInit+0xf4>)
 800180e:	699b      	ldr	r3, [r3, #24]
 8001810:	f003 0304 	and.w	r3, r3, #4
 8001814:	613b      	str	r3, [r7, #16]
 8001816:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = UART1_TX_Pin;
 8001818:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800181c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800181e:	2302      	movs	r3, #2
 8001820:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001822:	2303      	movs	r3, #3
 8001824:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(UART1_TX_GPIO_Port, &GPIO_InitStruct);
 8001826:	f107 0318 	add.w	r3, r7, #24
 800182a:	4619      	mov	r1, r3
 800182c:	4824      	ldr	r0, [pc, #144]	@ (80018c0 <HAL_UART_MspInit+0xf8>)
 800182e:	f001 f84b 	bl	80028c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = UART1_RX_Pin;
 8001832:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001836:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001838:	2300      	movs	r3, #0
 800183a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(UART1_RX_GPIO_Port, &GPIO_InitStruct);
 8001840:	f107 0318 	add.w	r3, r7, #24
 8001844:	4619      	mov	r1, r3
 8001846:	481e      	ldr	r0, [pc, #120]	@ (80018c0 <HAL_UART_MspInit+0xf8>)
 8001848:	f001 f83e 	bl	80028c8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800184c:	2200      	movs	r2, #0
 800184e:	2100      	movs	r1, #0
 8001850:	2025      	movs	r0, #37	@ 0x25
 8001852:	f000 fd5a 	bl	800230a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001856:	2025      	movs	r0, #37	@ 0x25
 8001858:	f000 fd73 	bl	8002342 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800185c:	e028      	b.n	80018b0 <HAL_UART_MspInit+0xe8>
  else if(uartHandle->Instance==USART2)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a18      	ldr	r2, [pc, #96]	@ (80018c4 <HAL_UART_MspInit+0xfc>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d123      	bne.n	80018b0 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001868:	4b14      	ldr	r3, [pc, #80]	@ (80018bc <HAL_UART_MspInit+0xf4>)
 800186a:	69db      	ldr	r3, [r3, #28]
 800186c:	4a13      	ldr	r2, [pc, #76]	@ (80018bc <HAL_UART_MspInit+0xf4>)
 800186e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001872:	61d3      	str	r3, [r2, #28]
 8001874:	4b11      	ldr	r3, [pc, #68]	@ (80018bc <HAL_UART_MspInit+0xf4>)
 8001876:	69db      	ldr	r3, [r3, #28]
 8001878:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800187c:	60fb      	str	r3, [r7, #12]
 800187e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001880:	4b0e      	ldr	r3, [pc, #56]	@ (80018bc <HAL_UART_MspInit+0xf4>)
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	4a0d      	ldr	r2, [pc, #52]	@ (80018bc <HAL_UART_MspInit+0xf4>)
 8001886:	f043 0304 	orr.w	r3, r3, #4
 800188a:	6193      	str	r3, [r2, #24]
 800188c:	4b0b      	ldr	r3, [pc, #44]	@ (80018bc <HAL_UART_MspInit+0xf4>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	f003 0304 	and.w	r3, r3, #4
 8001894:	60bb      	str	r3, [r7, #8]
 8001896:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = UART2_TX2_Pin|UART2_RX_Pin;
 8001898:	230c      	movs	r3, #12
 800189a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800189c:	2302      	movs	r3, #2
 800189e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a0:	2302      	movs	r3, #2
 80018a2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a4:	f107 0318 	add.w	r3, r7, #24
 80018a8:	4619      	mov	r1, r3
 80018aa:	4805      	ldr	r0, [pc, #20]	@ (80018c0 <HAL_UART_MspInit+0xf8>)
 80018ac:	f001 f80c 	bl	80028c8 <HAL_GPIO_Init>
}
 80018b0:	bf00      	nop
 80018b2:	3728      	adds	r7, #40	@ 0x28
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	40013800 	.word	0x40013800
 80018bc:	40021000 	.word	0x40021000
 80018c0:	40010800 	.word	0x40010800
 80018c4:	40004400 	.word	0x40004400

080018c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018c8:	f7ff fe64 	bl	8001594 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018cc:	480b      	ldr	r0, [pc, #44]	@ (80018fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80018ce:	490c      	ldr	r1, [pc, #48]	@ (8001900 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80018d0:	4a0c      	ldr	r2, [pc, #48]	@ (8001904 <LoopFillZerobss+0x16>)
  movs r3, #0
 80018d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018d4:	e002      	b.n	80018dc <LoopCopyDataInit>

080018d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018da:	3304      	adds	r3, #4

080018dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018e0:	d3f9      	bcc.n	80018d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018e2:	4a09      	ldr	r2, [pc, #36]	@ (8001908 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80018e4:	4c09      	ldr	r4, [pc, #36]	@ (800190c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018e8:	e001      	b.n	80018ee <LoopFillZerobss>

080018ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018ec:	3204      	adds	r2, #4

080018ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018f0:	d3fb      	bcc.n	80018ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018f2:	f006 faa5 	bl	8007e40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80018f6:	f7ff fd25 	bl	8001344 <main>
  bx lr
 80018fa:	4770      	bx	lr
  ldr r0, =_sdata
 80018fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001900:	200000dc 	.word	0x200000dc
  ldr r2, =_sidata
 8001904:	0800a2c0 	.word	0x0800a2c0
  ldr r2, =_sbss
 8001908:	200000dc 	.word	0x200000dc
  ldr r4, =_ebss
 800190c:	20000668 	.word	0x20000668

08001910 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001910:	e7fe      	b.n	8001910 <ADC1_2_IRQHandler>
	...

08001914 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001918:	4b08      	ldr	r3, [pc, #32]	@ (800193c <HAL_Init+0x28>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a07      	ldr	r2, [pc, #28]	@ (800193c <HAL_Init+0x28>)
 800191e:	f043 0310 	orr.w	r3, r3, #16
 8001922:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001924:	2003      	movs	r0, #3
 8001926:	f000 fce5 	bl	80022f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800192a:	2000      	movs	r0, #0
 800192c:	f000 f808 	bl	8001940 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001930:	f7ff fd7e 	bl	8001430 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40022000 	.word	0x40022000

08001940 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001948:	4b12      	ldr	r3, [pc, #72]	@ (8001994 <HAL_InitTick+0x54>)
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	4b12      	ldr	r3, [pc, #72]	@ (8001998 <HAL_InitTick+0x58>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	4619      	mov	r1, r3
 8001952:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001956:	fbb3 f3f1 	udiv	r3, r3, r1
 800195a:	fbb2 f3f3 	udiv	r3, r2, r3
 800195e:	4618      	mov	r0, r3
 8001960:	f000 fcfd 	bl	800235e <HAL_SYSTICK_Config>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e00e      	b.n	800198c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2b0f      	cmp	r3, #15
 8001972:	d80a      	bhi.n	800198a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001974:	2200      	movs	r2, #0
 8001976:	6879      	ldr	r1, [r7, #4]
 8001978:	f04f 30ff 	mov.w	r0, #4294967295
 800197c:	f000 fcc5 	bl	800230a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001980:	4a06      	ldr	r2, [pc, #24]	@ (800199c <HAL_InitTick+0x5c>)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001986:	2300      	movs	r3, #0
 8001988:	e000      	b.n	800198c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
}
 800198c:	4618      	mov	r0, r3
 800198e:	3708      	adds	r7, #8
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	20000000 	.word	0x20000000
 8001998:	20000008 	.word	0x20000008
 800199c:	20000004 	.word	0x20000004

080019a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019a4:	4b05      	ldr	r3, [pc, #20]	@ (80019bc <HAL_IncTick+0x1c>)
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	461a      	mov	r2, r3
 80019aa:	4b05      	ldr	r3, [pc, #20]	@ (80019c0 <HAL_IncTick+0x20>)
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4413      	add	r3, r2
 80019b0:	4a03      	ldr	r2, [pc, #12]	@ (80019c0 <HAL_IncTick+0x20>)
 80019b2:	6013      	str	r3, [r2, #0]
}
 80019b4:	bf00      	nop
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bc80      	pop	{r7}
 80019ba:	4770      	bx	lr
 80019bc:	20000008 	.word	0x20000008
 80019c0:	2000029c 	.word	0x2000029c

080019c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  return uwTick;
 80019c8:	4b02      	ldr	r3, [pc, #8]	@ (80019d4 <HAL_GetTick+0x10>)
 80019ca:	681b      	ldr	r3, [r3, #0]
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bc80      	pop	{r7}
 80019d2:	4770      	bx	lr
 80019d4:	2000029c 	.word	0x2000029c

080019d8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019e0:	2300      	movs	r3, #0
 80019e2:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80019e4:	2300      	movs	r3, #0
 80019e6:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80019e8:	2300      	movs	r3, #0
 80019ea:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80019ec:	2300      	movs	r3, #0
 80019ee:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d101      	bne.n	80019fa <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e0be      	b.n	8001b78 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d109      	bne.n	8001a1c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2200      	movs	r2, #0
 8001a12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001a16:	6878      	ldr	r0, [r7, #4]
 8001a18:	f7ff faf8 	bl	800100c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001a1c:	6878      	ldr	r0, [r7, #4]
 8001a1e:	f000 faf5 	bl	800200c <ADC_ConversionStop_Disable>
 8001a22:	4603      	mov	r3, r0
 8001a24:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a2a:	f003 0310 	and.w	r3, r3, #16
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	f040 8099 	bne.w	8001b66 <HAL_ADC_Init+0x18e>
 8001a34:	7dfb      	ldrb	r3, [r7, #23]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	f040 8095 	bne.w	8001b66 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a40:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001a44:	f023 0302 	bic.w	r3, r3, #2
 8001a48:	f043 0202 	orr.w	r2, r3, #2
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a58:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	7b1b      	ldrb	r3, [r3, #12]
 8001a5e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001a60:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001a62:	68ba      	ldr	r2, [r7, #8]
 8001a64:	4313      	orrs	r3, r2
 8001a66:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001a70:	d003      	beq.n	8001a7a <HAL_ADC_Init+0xa2>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	2b01      	cmp	r3, #1
 8001a78:	d102      	bne.n	8001a80 <HAL_ADC_Init+0xa8>
 8001a7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a7e:	e000      	b.n	8001a82 <HAL_ADC_Init+0xaa>
 8001a80:	2300      	movs	r3, #0
 8001a82:	693a      	ldr	r2, [r7, #16]
 8001a84:	4313      	orrs	r3, r2
 8001a86:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	7d1b      	ldrb	r3, [r3, #20]
 8001a8c:	2b01      	cmp	r3, #1
 8001a8e:	d119      	bne.n	8001ac4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	7b1b      	ldrb	r3, [r3, #12]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d109      	bne.n	8001aac <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	699b      	ldr	r3, [r3, #24]
 8001a9c:	3b01      	subs	r3, #1
 8001a9e:	035a      	lsls	r2, r3, #13
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001aa8:	613b      	str	r3, [r7, #16]
 8001aaa:	e00b      	b.n	8001ac4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab0:	f043 0220 	orr.w	r2, r3, #32
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001abc:	f043 0201 	orr.w	r2, r3, #1
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	693a      	ldr	r2, [r7, #16]
 8001ad4:	430a      	orrs	r2, r1
 8001ad6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	689a      	ldr	r2, [r3, #8]
 8001ade:	4b28      	ldr	r3, [pc, #160]	@ (8001b80 <HAL_ADC_Init+0x1a8>)
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	687a      	ldr	r2, [r7, #4]
 8001ae4:	6812      	ldr	r2, [r2, #0]
 8001ae6:	68b9      	ldr	r1, [r7, #8]
 8001ae8:	430b      	orrs	r3, r1
 8001aea:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001af4:	d003      	beq.n	8001afe <HAL_ADC_Init+0x126>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d104      	bne.n	8001b08 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	691b      	ldr	r3, [r3, #16]
 8001b02:	3b01      	subs	r3, #1
 8001b04:	051b      	lsls	r3, r3, #20
 8001b06:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b0e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	68fa      	ldr	r2, [r7, #12]
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	689a      	ldr	r2, [r3, #8]
 8001b22:	4b18      	ldr	r3, [pc, #96]	@ (8001b84 <HAL_ADC_Init+0x1ac>)
 8001b24:	4013      	ands	r3, r2
 8001b26:	68ba      	ldr	r2, [r7, #8]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d10b      	bne.n	8001b44 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	2200      	movs	r2, #0
 8001b30:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b36:	f023 0303 	bic.w	r3, r3, #3
 8001b3a:	f043 0201 	orr.w	r2, r3, #1
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b42:	e018      	b.n	8001b76 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b48:	f023 0312 	bic.w	r3, r3, #18
 8001b4c:	f043 0210 	orr.w	r2, r3, #16
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b58:	f043 0201 	orr.w	r2, r3, #1
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001b60:	2301      	movs	r3, #1
 8001b62:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001b64:	e007      	b.n	8001b76 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b6a:	f043 0210 	orr.w	r2, r3, #16
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001b76:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3718      	adds	r7, #24
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	ffe1f7fd 	.word	0xffe1f7fd
 8001b84:	ff1f0efe 	.word	0xff1f0efe

08001b88 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	b086      	sub	sp, #24
 8001b8c:	af00      	add	r7, sp, #0
 8001b8e:	60f8      	str	r0, [r7, #12]
 8001b90:	60b9      	str	r1, [r7, #8]
 8001b92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b94:	2300      	movs	r3, #0
 8001b96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4a64      	ldr	r2, [pc, #400]	@ (8001d30 <HAL_ADC_Start_DMA+0x1a8>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d004      	beq.n	8001bac <HAL_ADC_Start_DMA+0x24>
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a63      	ldr	r2, [pc, #396]	@ (8001d34 <HAL_ADC_Start_DMA+0x1ac>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d106      	bne.n	8001bba <HAL_ADC_Start_DMA+0x32>
 8001bac:	4b60      	ldr	r3, [pc, #384]	@ (8001d30 <HAL_ADC_Start_DMA+0x1a8>)
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	f040 80b3 	bne.w	8001d20 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001bc0:	2b01      	cmp	r3, #1
 8001bc2:	d101      	bne.n	8001bc8 <HAL_ADC_Start_DMA+0x40>
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	e0ae      	b.n	8001d26 <HAL_ADC_Start_DMA+0x19e>
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001bd0:	68f8      	ldr	r0, [r7, #12]
 8001bd2:	f000 f9c1 	bl	8001f58 <ADC_Enable>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001bda:	7dfb      	ldrb	r3, [r7, #23]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f040 809a 	bne.w	8001d16 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001be6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001bea:	f023 0301 	bic.w	r3, r3, #1
 8001bee:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a4e      	ldr	r2, [pc, #312]	@ (8001d34 <HAL_ADC_Start_DMA+0x1ac>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d105      	bne.n	8001c0c <HAL_ADC_Start_DMA+0x84>
 8001c00:	4b4b      	ldr	r3, [pc, #300]	@ (8001d30 <HAL_ADC_Start_DMA+0x1a8>)
 8001c02:	685b      	ldr	r3, [r3, #4]
 8001c04:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d115      	bne.n	8001c38 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c10:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d026      	beq.n	8001c74 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c2a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c2e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001c36:	e01d      	b.n	8001c74 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c3c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4a39      	ldr	r2, [pc, #228]	@ (8001d30 <HAL_ADC_Start_DMA+0x1a8>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d004      	beq.n	8001c58 <HAL_ADC_Start_DMA+0xd0>
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4a38      	ldr	r2, [pc, #224]	@ (8001d34 <HAL_ADC_Start_DMA+0x1ac>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	d10d      	bne.n	8001c74 <HAL_ADC_Start_DMA+0xec>
 8001c58:	4b35      	ldr	r3, [pc, #212]	@ (8001d30 <HAL_ADC_Start_DMA+0x1a8>)
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d007      	beq.n	8001c74 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c68:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001c6c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c78:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d006      	beq.n	8001c8e <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c84:	f023 0206 	bic.w	r2, r3, #6
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001c8c:	e002      	b.n	8001c94 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2200      	movs	r2, #0
 8001c92:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	2200      	movs	r2, #0
 8001c98:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	6a1b      	ldr	r3, [r3, #32]
 8001ca0:	4a25      	ldr	r2, [pc, #148]	@ (8001d38 <HAL_ADC_Start_DMA+0x1b0>)
 8001ca2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	6a1b      	ldr	r3, [r3, #32]
 8001ca8:	4a24      	ldr	r2, [pc, #144]	@ (8001d3c <HAL_ADC_Start_DMA+0x1b4>)
 8001caa:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	6a1b      	ldr	r3, [r3, #32]
 8001cb0:	4a23      	ldr	r2, [pc, #140]	@ (8001d40 <HAL_ADC_Start_DMA+0x1b8>)
 8001cb2:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f06f 0202 	mvn.w	r2, #2
 8001cbc:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	689a      	ldr	r2, [r3, #8]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ccc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	6a18      	ldr	r0, [r3, #32]
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	334c      	adds	r3, #76	@ 0x4c
 8001cd8:	4619      	mov	r1, r3
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	f000 fbab 	bl	8002438 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	689b      	ldr	r3, [r3, #8]
 8001ce8:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001cec:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001cf0:	d108      	bne.n	8001d04 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	689a      	ldr	r2, [r3, #8]
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001d00:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001d02:	e00f      	b.n	8001d24 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	689a      	ldr	r2, [r3, #8]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001d12:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8001d14:	e006      	b.n	8001d24 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	2200      	movs	r2, #0
 8001d1a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8001d1e:	e001      	b.n	8001d24 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001d20:	2301      	movs	r3, #1
 8001d22:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001d24:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3718      	adds	r7, #24
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	40012400 	.word	0x40012400
 8001d34:	40012800 	.word	0x40012800
 8001d38:	0800208f 	.word	0x0800208f
 8001d3c:	0800210b 	.word	0x0800210b
 8001d40:	08002127 	.word	0x08002127

08001d44 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b083      	sub	sp, #12
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001d4c:	bf00      	nop
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bc80      	pop	{r7}
 8001d54:	4770      	bx	lr

08001d56 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d56:	b480      	push	{r7}
 8001d58:	b083      	sub	sp, #12
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001d5e:	bf00      	nop
 8001d60:	370c      	adds	r7, #12
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bc80      	pop	{r7}
 8001d66:	4770      	bx	lr

08001d68 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8001d68:	b480      	push	{r7}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
 8001d70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d72:	2300      	movs	r3, #0
 8001d74:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8001d76:	2300      	movs	r3, #0
 8001d78:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d101      	bne.n	8001d88 <HAL_ADC_ConfigChannel+0x20>
 8001d84:	2302      	movs	r3, #2
 8001d86:	e0dc      	b.n	8001f42 <HAL_ADC_ConfigChannel+0x1da>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	2b06      	cmp	r3, #6
 8001d96:	d81c      	bhi.n	8001dd2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	685a      	ldr	r2, [r3, #4]
 8001da2:	4613      	mov	r3, r2
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	4413      	add	r3, r2
 8001da8:	3b05      	subs	r3, #5
 8001daa:	221f      	movs	r2, #31
 8001dac:	fa02 f303 	lsl.w	r3, r2, r3
 8001db0:	43db      	mvns	r3, r3
 8001db2:	4019      	ands	r1, r3
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	6818      	ldr	r0, [r3, #0]
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685a      	ldr	r2, [r3, #4]
 8001dbc:	4613      	mov	r3, r2
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	4413      	add	r3, r2
 8001dc2:	3b05      	subs	r3, #5
 8001dc4:	fa00 f203 	lsl.w	r2, r0, r3
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	430a      	orrs	r2, r1
 8001dce:	635a      	str	r2, [r3, #52]	@ 0x34
 8001dd0:	e03c      	b.n	8001e4c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	2b0c      	cmp	r3, #12
 8001dd8:	d81c      	bhi.n	8001e14 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685a      	ldr	r2, [r3, #4]
 8001de4:	4613      	mov	r3, r2
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	4413      	add	r3, r2
 8001dea:	3b23      	subs	r3, #35	@ 0x23
 8001dec:	221f      	movs	r2, #31
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	43db      	mvns	r3, r3
 8001df4:	4019      	ands	r1, r3
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	6818      	ldr	r0, [r3, #0]
 8001dfa:	683b      	ldr	r3, [r7, #0]
 8001dfc:	685a      	ldr	r2, [r3, #4]
 8001dfe:	4613      	mov	r3, r2
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	4413      	add	r3, r2
 8001e04:	3b23      	subs	r3, #35	@ 0x23
 8001e06:	fa00 f203 	lsl.w	r2, r0, r3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e12:	e01b      	b.n	8001e4c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685a      	ldr	r2, [r3, #4]
 8001e1e:	4613      	mov	r3, r2
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	4413      	add	r3, r2
 8001e24:	3b41      	subs	r3, #65	@ 0x41
 8001e26:	221f      	movs	r2, #31
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	43db      	mvns	r3, r3
 8001e2e:	4019      	ands	r1, r3
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	6818      	ldr	r0, [r3, #0]
 8001e34:	683b      	ldr	r3, [r7, #0]
 8001e36:	685a      	ldr	r2, [r3, #4]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	009b      	lsls	r3, r3, #2
 8001e3c:	4413      	add	r3, r2
 8001e3e:	3b41      	subs	r3, #65	@ 0x41
 8001e40:	fa00 f203 	lsl.w	r2, r0, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	430a      	orrs	r2, r1
 8001e4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2b09      	cmp	r3, #9
 8001e52:	d91c      	bls.n	8001e8e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	68d9      	ldr	r1, [r3, #12]
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	4613      	mov	r3, r2
 8001e60:	005b      	lsls	r3, r3, #1
 8001e62:	4413      	add	r3, r2
 8001e64:	3b1e      	subs	r3, #30
 8001e66:	2207      	movs	r2, #7
 8001e68:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6c:	43db      	mvns	r3, r3
 8001e6e:	4019      	ands	r1, r3
 8001e70:	683b      	ldr	r3, [r7, #0]
 8001e72:	6898      	ldr	r0, [r3, #8]
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	4613      	mov	r3, r2
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	4413      	add	r3, r2
 8001e7e:	3b1e      	subs	r3, #30
 8001e80:	fa00 f203 	lsl.w	r2, r0, r3
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	430a      	orrs	r2, r1
 8001e8a:	60da      	str	r2, [r3, #12]
 8001e8c:	e019      	b.n	8001ec2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	6919      	ldr	r1, [r3, #16]
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	4413      	add	r3, r2
 8001e9e:	2207      	movs	r2, #7
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	4019      	ands	r1, r3
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	6898      	ldr	r0, [r3, #8]
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	4613      	mov	r3, r2
 8001eb2:	005b      	lsls	r3, r3, #1
 8001eb4:	4413      	add	r3, r2
 8001eb6:	fa00 f203 	lsl.w	r2, r0, r3
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2b10      	cmp	r3, #16
 8001ec8:	d003      	beq.n	8001ed2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001ece:	2b11      	cmp	r3, #17
 8001ed0:	d132      	bne.n	8001f38 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a1d      	ldr	r2, [pc, #116]	@ (8001f4c <HAL_ADC_ConfigChannel+0x1e4>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d125      	bne.n	8001f28 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d126      	bne.n	8001f38 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	689a      	ldr	r2, [r3, #8]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8001ef8:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	2b10      	cmp	r3, #16
 8001f00:	d11a      	bne.n	8001f38 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001f02:	4b13      	ldr	r3, [pc, #76]	@ (8001f50 <HAL_ADC_ConfigChannel+0x1e8>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a13      	ldr	r2, [pc, #76]	@ (8001f54 <HAL_ADC_ConfigChannel+0x1ec>)
 8001f08:	fba2 2303 	umull	r2, r3, r2, r3
 8001f0c:	0c9a      	lsrs	r2, r3, #18
 8001f0e:	4613      	mov	r3, r2
 8001f10:	009b      	lsls	r3, r3, #2
 8001f12:	4413      	add	r3, r2
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f18:	e002      	b.n	8001f20 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	3b01      	subs	r3, #1
 8001f1e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d1f9      	bne.n	8001f1a <HAL_ADC_ConfigChannel+0x1b2>
 8001f26:	e007      	b.n	8001f38 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f2c:	f043 0220 	orr.w	r2, r3, #32
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f42:	4618      	mov	r0, r3
 8001f44:	3714      	adds	r7, #20
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bc80      	pop	{r7}
 8001f4a:	4770      	bx	lr
 8001f4c:	40012400 	.word	0x40012400
 8001f50:	20000000 	.word	0x20000000
 8001f54:	431bde83 	.word	0x431bde83

08001f58 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b084      	sub	sp, #16
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001f60:	2300      	movs	r3, #0
 8001f62:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001f64:	2300      	movs	r3, #0
 8001f66:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	f003 0301 	and.w	r3, r3, #1
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d040      	beq.n	8001ff8 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	689a      	ldr	r2, [r3, #8]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f042 0201 	orr.w	r2, r2, #1
 8001f84:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001f86:	4b1f      	ldr	r3, [pc, #124]	@ (8002004 <ADC_Enable+0xac>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a1f      	ldr	r2, [pc, #124]	@ (8002008 <ADC_Enable+0xb0>)
 8001f8c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f90:	0c9b      	lsrs	r3, r3, #18
 8001f92:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f94:	e002      	b.n	8001f9c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	3b01      	subs	r3, #1
 8001f9a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d1f9      	bne.n	8001f96 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001fa2:	f7ff fd0f 	bl	80019c4 <HAL_GetTick>
 8001fa6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001fa8:	e01f      	b.n	8001fea <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001faa:	f7ff fd0b 	bl	80019c4 <HAL_GetTick>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d918      	bls.n	8001fea <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f003 0301 	and.w	r3, r3, #1
 8001fc2:	2b01      	cmp	r3, #1
 8001fc4:	d011      	beq.n	8001fea <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fca:	f043 0210 	orr.w	r2, r3, #16
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd6:	f043 0201 	orr.w	r2, r3, #1
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	e007      	b.n	8001ffa <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	f003 0301 	and.w	r3, r3, #1
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d1d8      	bne.n	8001faa <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001ff8:	2300      	movs	r3, #0
}
 8001ffa:	4618      	mov	r0, r3
 8001ffc:	3710      	adds	r7, #16
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20000000 	.word	0x20000000
 8002008:	431bde83 	.word	0x431bde83

0800200c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b084      	sub	sp, #16
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002014:	2300      	movs	r3, #0
 8002016:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	f003 0301 	and.w	r3, r3, #1
 8002022:	2b01      	cmp	r3, #1
 8002024:	d12e      	bne.n	8002084 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	689a      	ldr	r2, [r3, #8]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f022 0201 	bic.w	r2, r2, #1
 8002034:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002036:	f7ff fcc5 	bl	80019c4 <HAL_GetTick>
 800203a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800203c:	e01b      	b.n	8002076 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800203e:	f7ff fcc1 	bl	80019c4 <HAL_GetTick>
 8002042:	4602      	mov	r2, r0
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	1ad3      	subs	r3, r2, r3
 8002048:	2b02      	cmp	r3, #2
 800204a:	d914      	bls.n	8002076 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f003 0301 	and.w	r3, r3, #1
 8002056:	2b01      	cmp	r3, #1
 8002058:	d10d      	bne.n	8002076 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800205e:	f043 0210 	orr.w	r2, r3, #16
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800206a:	f043 0201 	orr.w	r2, r3, #1
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002072:	2301      	movs	r3, #1
 8002074:	e007      	b.n	8002086 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f003 0301 	and.w	r3, r3, #1
 8002080:	2b01      	cmp	r3, #1
 8002082:	d0dc      	beq.n	800203e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3710      	adds	r7, #16
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}

0800208e <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800208e:	b580      	push	{r7, lr}
 8002090:	b084      	sub	sp, #16
 8002092:	af00      	add	r7, sp, #0
 8002094:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800209a:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d127      	bne.n	80020f8 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020ac:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80020be:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80020c2:	d115      	bne.n	80020f0 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d111      	bne.n	80020f0 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020dc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d105      	bne.n	80020f0 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e8:	f043 0201 	orr.w	r2, r3, #1
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80020f0:	68f8      	ldr	r0, [r7, #12]
 80020f2:	f004 fc1f 	bl	8006934 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80020f6:	e004      	b.n	8002102 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	6a1b      	ldr	r3, [r3, #32]
 80020fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	4798      	blx	r3
}
 8002102:	bf00      	nop
 8002104:	3710      	adds	r7, #16
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b084      	sub	sp, #16
 800210e:	af00      	add	r7, sp, #0
 8002110:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002116:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002118:	68f8      	ldr	r0, [r7, #12]
 800211a:	f7ff fe13 	bl	8001d44 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800211e:	bf00      	nop
 8002120:	3710      	adds	r7, #16
 8002122:	46bd      	mov	sp, r7
 8002124:	bd80      	pop	{r7, pc}

08002126 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002126:	b580      	push	{r7, lr}
 8002128:	b084      	sub	sp, #16
 800212a:	af00      	add	r7, sp, #0
 800212c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002132:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002138:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002144:	f043 0204 	orr.w	r2, r3, #4
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800214c:	68f8      	ldr	r0, [r7, #12]
 800214e:	f7ff fe02 	bl	8001d56 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002152:	bf00      	nop
 8002154:	3710      	adds	r7, #16
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}
	...

0800215c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800215c:	b480      	push	{r7}
 800215e:	b085      	sub	sp, #20
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	f003 0307 	and.w	r3, r3, #7
 800216a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800216c:	4b0c      	ldr	r3, [pc, #48]	@ (80021a0 <__NVIC_SetPriorityGrouping+0x44>)
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002172:	68ba      	ldr	r2, [r7, #8]
 8002174:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002178:	4013      	ands	r3, r2
 800217a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002180:	68bb      	ldr	r3, [r7, #8]
 8002182:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002184:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002188:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800218c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800218e:	4a04      	ldr	r2, [pc, #16]	@ (80021a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	60d3      	str	r3, [r2, #12]
}
 8002194:	bf00      	nop
 8002196:	3714      	adds	r7, #20
 8002198:	46bd      	mov	sp, r7
 800219a:	bc80      	pop	{r7}
 800219c:	4770      	bx	lr
 800219e:	bf00      	nop
 80021a0:	e000ed00 	.word	0xe000ed00

080021a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021a8:	4b04      	ldr	r3, [pc, #16]	@ (80021bc <__NVIC_GetPriorityGrouping+0x18>)
 80021aa:	68db      	ldr	r3, [r3, #12]
 80021ac:	0a1b      	lsrs	r3, r3, #8
 80021ae:	f003 0307 	and.w	r3, r3, #7
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bc80      	pop	{r7}
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	e000ed00 	.word	0xe000ed00

080021c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b083      	sub	sp, #12
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	4603      	mov	r3, r0
 80021c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	db0b      	blt.n	80021ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021d2:	79fb      	ldrb	r3, [r7, #7]
 80021d4:	f003 021f 	and.w	r2, r3, #31
 80021d8:	4906      	ldr	r1, [pc, #24]	@ (80021f4 <__NVIC_EnableIRQ+0x34>)
 80021da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021de:	095b      	lsrs	r3, r3, #5
 80021e0:	2001      	movs	r0, #1
 80021e2:	fa00 f202 	lsl.w	r2, r0, r2
 80021e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80021ea:	bf00      	nop
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bc80      	pop	{r7}
 80021f2:	4770      	bx	lr
 80021f4:	e000e100 	.word	0xe000e100

080021f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b083      	sub	sp, #12
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	4603      	mov	r3, r0
 8002200:	6039      	str	r1, [r7, #0]
 8002202:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002208:	2b00      	cmp	r3, #0
 800220a:	db0a      	blt.n	8002222 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	b2da      	uxtb	r2, r3
 8002210:	490c      	ldr	r1, [pc, #48]	@ (8002244 <__NVIC_SetPriority+0x4c>)
 8002212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002216:	0112      	lsls	r2, r2, #4
 8002218:	b2d2      	uxtb	r2, r2
 800221a:	440b      	add	r3, r1
 800221c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002220:	e00a      	b.n	8002238 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	b2da      	uxtb	r2, r3
 8002226:	4908      	ldr	r1, [pc, #32]	@ (8002248 <__NVIC_SetPriority+0x50>)
 8002228:	79fb      	ldrb	r3, [r7, #7]
 800222a:	f003 030f 	and.w	r3, r3, #15
 800222e:	3b04      	subs	r3, #4
 8002230:	0112      	lsls	r2, r2, #4
 8002232:	b2d2      	uxtb	r2, r2
 8002234:	440b      	add	r3, r1
 8002236:	761a      	strb	r2, [r3, #24]
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	bc80      	pop	{r7}
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	e000e100 	.word	0xe000e100
 8002248:	e000ed00 	.word	0xe000ed00

0800224c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800224c:	b480      	push	{r7}
 800224e:	b089      	sub	sp, #36	@ 0x24
 8002250:	af00      	add	r7, sp, #0
 8002252:	60f8      	str	r0, [r7, #12]
 8002254:	60b9      	str	r1, [r7, #8]
 8002256:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f003 0307 	and.w	r3, r3, #7
 800225e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002260:	69fb      	ldr	r3, [r7, #28]
 8002262:	f1c3 0307 	rsb	r3, r3, #7
 8002266:	2b04      	cmp	r3, #4
 8002268:	bf28      	it	cs
 800226a:	2304      	movcs	r3, #4
 800226c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800226e:	69fb      	ldr	r3, [r7, #28]
 8002270:	3304      	adds	r3, #4
 8002272:	2b06      	cmp	r3, #6
 8002274:	d902      	bls.n	800227c <NVIC_EncodePriority+0x30>
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	3b03      	subs	r3, #3
 800227a:	e000      	b.n	800227e <NVIC_EncodePriority+0x32>
 800227c:	2300      	movs	r3, #0
 800227e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002280:	f04f 32ff 	mov.w	r2, #4294967295
 8002284:	69bb      	ldr	r3, [r7, #24]
 8002286:	fa02 f303 	lsl.w	r3, r2, r3
 800228a:	43da      	mvns	r2, r3
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	401a      	ands	r2, r3
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002294:	f04f 31ff 	mov.w	r1, #4294967295
 8002298:	697b      	ldr	r3, [r7, #20]
 800229a:	fa01 f303 	lsl.w	r3, r1, r3
 800229e:	43d9      	mvns	r1, r3
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022a4:	4313      	orrs	r3, r2
         );
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3724      	adds	r7, #36	@ 0x24
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bc80      	pop	{r7}
 80022ae:	4770      	bx	lr

080022b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3b01      	subs	r3, #1
 80022bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022c0:	d301      	bcc.n	80022c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022c2:	2301      	movs	r3, #1
 80022c4:	e00f      	b.n	80022e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022c6:	4a0a      	ldr	r2, [pc, #40]	@ (80022f0 <SysTick_Config+0x40>)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	3b01      	subs	r3, #1
 80022cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022ce:	210f      	movs	r1, #15
 80022d0:	f04f 30ff 	mov.w	r0, #4294967295
 80022d4:	f7ff ff90 	bl	80021f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022d8:	4b05      	ldr	r3, [pc, #20]	@ (80022f0 <SysTick_Config+0x40>)
 80022da:	2200      	movs	r2, #0
 80022dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022de:	4b04      	ldr	r3, [pc, #16]	@ (80022f0 <SysTick_Config+0x40>)
 80022e0:	2207      	movs	r2, #7
 80022e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022e4:	2300      	movs	r3, #0
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	e000e010 	.word	0xe000e010

080022f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b082      	sub	sp, #8
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022fc:	6878      	ldr	r0, [r7, #4]
 80022fe:	f7ff ff2d 	bl	800215c <__NVIC_SetPriorityGrouping>
}
 8002302:	bf00      	nop
 8002304:	3708      	adds	r7, #8
 8002306:	46bd      	mov	sp, r7
 8002308:	bd80      	pop	{r7, pc}

0800230a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800230a:	b580      	push	{r7, lr}
 800230c:	b086      	sub	sp, #24
 800230e:	af00      	add	r7, sp, #0
 8002310:	4603      	mov	r3, r0
 8002312:	60b9      	str	r1, [r7, #8]
 8002314:	607a      	str	r2, [r7, #4]
 8002316:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002318:	2300      	movs	r3, #0
 800231a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800231c:	f7ff ff42 	bl	80021a4 <__NVIC_GetPriorityGrouping>
 8002320:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	68b9      	ldr	r1, [r7, #8]
 8002326:	6978      	ldr	r0, [r7, #20]
 8002328:	f7ff ff90 	bl	800224c <NVIC_EncodePriority>
 800232c:	4602      	mov	r2, r0
 800232e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002332:	4611      	mov	r1, r2
 8002334:	4618      	mov	r0, r3
 8002336:	f7ff ff5f 	bl	80021f8 <__NVIC_SetPriority>
}
 800233a:	bf00      	nop
 800233c:	3718      	adds	r7, #24
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002342:	b580      	push	{r7, lr}
 8002344:	b082      	sub	sp, #8
 8002346:	af00      	add	r7, sp, #0
 8002348:	4603      	mov	r3, r0
 800234a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800234c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002350:	4618      	mov	r0, r3
 8002352:	f7ff ff35 	bl	80021c0 <__NVIC_EnableIRQ>
}
 8002356:	bf00      	nop
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b082      	sub	sp, #8
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f7ff ffa2 	bl	80022b0 <SysTick_Config>
 800236c:	4603      	mov	r3, r0
}
 800236e:	4618      	mov	r0, r3
 8002370:	3708      	adds	r7, #8
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002376:	b580      	push	{r7, lr}
 8002378:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800237a:	f003 f8c3 	bl	8005504 <HAL_SYSTICK_Callback>
}
 800237e:	bf00      	nop
 8002380:	bd80      	pop	{r7, pc}
	...

08002384 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002384:	b480      	push	{r7}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800238c:	2300      	movs	r3, #0
 800238e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e043      	b.n	8002422 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	461a      	mov	r2, r3
 80023a0:	4b22      	ldr	r3, [pc, #136]	@ (800242c <HAL_DMA_Init+0xa8>)
 80023a2:	4413      	add	r3, r2
 80023a4:	4a22      	ldr	r2, [pc, #136]	@ (8002430 <HAL_DMA_Init+0xac>)
 80023a6:	fba2 2303 	umull	r2, r3, r2, r3
 80023aa:	091b      	lsrs	r3, r3, #4
 80023ac:	009a      	lsls	r2, r3, #2
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a1f      	ldr	r2, [pc, #124]	@ (8002434 <HAL_DMA_Init+0xb0>)
 80023b6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2202      	movs	r2, #2
 80023bc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80023ce:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80023d2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80023dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	695b      	ldr	r3, [r3, #20]
 80023ee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80023fc:	68fa      	ldr	r2, [r7, #12]
 80023fe:	4313      	orrs	r3, r2
 8002400:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68fa      	ldr	r2, [r7, #12]
 8002408:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2200      	movs	r2, #0
 800240e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2201      	movs	r2, #1
 8002414:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002420:	2300      	movs	r3, #0
}
 8002422:	4618      	mov	r0, r3
 8002424:	3714      	adds	r7, #20
 8002426:	46bd      	mov	sp, r7
 8002428:	bc80      	pop	{r7}
 800242a:	4770      	bx	lr
 800242c:	bffdfff8 	.word	0xbffdfff8
 8002430:	cccccccd 	.word	0xcccccccd
 8002434:	40020000 	.word	0x40020000

08002438 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b086      	sub	sp, #24
 800243c:	af00      	add	r7, sp, #0
 800243e:	60f8      	str	r0, [r7, #12]
 8002440:	60b9      	str	r1, [r7, #8]
 8002442:	607a      	str	r2, [r7, #4]
 8002444:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002446:	2300      	movs	r3, #0
 8002448:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002450:	2b01      	cmp	r3, #1
 8002452:	d101      	bne.n	8002458 <HAL_DMA_Start_IT+0x20>
 8002454:	2302      	movs	r3, #2
 8002456:	e04b      	b.n	80024f0 <HAL_DMA_Start_IT+0xb8>
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2201      	movs	r2, #1
 800245c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002466:	b2db      	uxtb	r3, r3
 8002468:	2b01      	cmp	r3, #1
 800246a:	d13a      	bne.n	80024e2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2202      	movs	r2, #2
 8002470:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2200      	movs	r2, #0
 8002478:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	681a      	ldr	r2, [r3, #0]
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f022 0201 	bic.w	r2, r2, #1
 8002488:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	68b9      	ldr	r1, [r7, #8]
 8002490:	68f8      	ldr	r0, [r7, #12]
 8002492:	f000 f9eb 	bl	800286c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800249a:	2b00      	cmp	r3, #0
 800249c:	d008      	beq.n	80024b0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f042 020e 	orr.w	r2, r2, #14
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	e00f      	b.n	80024d0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f022 0204 	bic.w	r2, r2, #4
 80024be:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	681a      	ldr	r2, [r3, #0]
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f042 020a 	orr.w	r2, r2, #10
 80024ce:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f042 0201 	orr.w	r2, r2, #1
 80024de:	601a      	str	r2, [r3, #0]
 80024e0:	e005      	b.n	80024ee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2200      	movs	r2, #0
 80024e6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80024ea:	2302      	movs	r3, #2
 80024ec:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80024ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3718      	adds	r7, #24
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002500:	2300      	movs	r3, #0
 8002502:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800250a:	b2db      	uxtb	r3, r3
 800250c:	2b02      	cmp	r3, #2
 800250e:	d008      	beq.n	8002522 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2204      	movs	r2, #4
 8002514:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2200      	movs	r2, #0
 800251a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800251e:	2301      	movs	r3, #1
 8002520:	e020      	b.n	8002564 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f022 020e 	bic.w	r2, r2, #14
 8002530:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 0201 	bic.w	r2, r2, #1
 8002540:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800254a:	2101      	movs	r1, #1
 800254c:	fa01 f202 	lsl.w	r2, r1, r2
 8002550:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2201      	movs	r2, #1
 8002556:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002562:	7bfb      	ldrb	r3, [r7, #15]
}
 8002564:	4618      	mov	r0, r3
 8002566:	3714      	adds	r7, #20
 8002568:	46bd      	mov	sp, r7
 800256a:	bc80      	pop	{r7}
 800256c:	4770      	bx	lr
	...

08002570 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002578:	2300      	movs	r3, #0
 800257a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d005      	beq.n	8002594 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2204      	movs	r2, #4
 800258c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	73fb      	strb	r3, [r7, #15]
 8002592:	e051      	b.n	8002638 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f022 020e 	bic.w	r2, r2, #14
 80025a2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 0201 	bic.w	r2, r2, #1
 80025b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a22      	ldr	r2, [pc, #136]	@ (8002644 <HAL_DMA_Abort_IT+0xd4>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d029      	beq.n	8002612 <HAL_DMA_Abort_IT+0xa2>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a21      	ldr	r2, [pc, #132]	@ (8002648 <HAL_DMA_Abort_IT+0xd8>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d022      	beq.n	800260e <HAL_DMA_Abort_IT+0x9e>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a1f      	ldr	r2, [pc, #124]	@ (800264c <HAL_DMA_Abort_IT+0xdc>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d01a      	beq.n	8002608 <HAL_DMA_Abort_IT+0x98>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002650 <HAL_DMA_Abort_IT+0xe0>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d012      	beq.n	8002602 <HAL_DMA_Abort_IT+0x92>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a1c      	ldr	r2, [pc, #112]	@ (8002654 <HAL_DMA_Abort_IT+0xe4>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d00a      	beq.n	80025fc <HAL_DMA_Abort_IT+0x8c>
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4a1b      	ldr	r2, [pc, #108]	@ (8002658 <HAL_DMA_Abort_IT+0xe8>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d102      	bne.n	80025f6 <HAL_DMA_Abort_IT+0x86>
 80025f0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80025f4:	e00e      	b.n	8002614 <HAL_DMA_Abort_IT+0xa4>
 80025f6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80025fa:	e00b      	b.n	8002614 <HAL_DMA_Abort_IT+0xa4>
 80025fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002600:	e008      	b.n	8002614 <HAL_DMA_Abort_IT+0xa4>
 8002602:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002606:	e005      	b.n	8002614 <HAL_DMA_Abort_IT+0xa4>
 8002608:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800260c:	e002      	b.n	8002614 <HAL_DMA_Abort_IT+0xa4>
 800260e:	2310      	movs	r3, #16
 8002610:	e000      	b.n	8002614 <HAL_DMA_Abort_IT+0xa4>
 8002612:	2301      	movs	r3, #1
 8002614:	4a11      	ldr	r2, [pc, #68]	@ (800265c <HAL_DMA_Abort_IT+0xec>)
 8002616:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	2201      	movs	r2, #1
 800261c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	2200      	movs	r2, #0
 8002624:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800262c:	2b00      	cmp	r3, #0
 800262e:	d003      	beq.n	8002638 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002634:	6878      	ldr	r0, [r7, #4]
 8002636:	4798      	blx	r3
    } 
  }
  return status;
 8002638:	7bfb      	ldrb	r3, [r7, #15]
}
 800263a:	4618      	mov	r0, r3
 800263c:	3710      	adds	r7, #16
 800263e:	46bd      	mov	sp, r7
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	40020008 	.word	0x40020008
 8002648:	4002001c 	.word	0x4002001c
 800264c:	40020030 	.word	0x40020030
 8002650:	40020044 	.word	0x40020044
 8002654:	40020058 	.word	0x40020058
 8002658:	4002006c 	.word	0x4002006c
 800265c:	40020000 	.word	0x40020000

08002660 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267c:	2204      	movs	r2, #4
 800267e:	409a      	lsls	r2, r3
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	4013      	ands	r3, r2
 8002684:	2b00      	cmp	r3, #0
 8002686:	d04f      	beq.n	8002728 <HAL_DMA_IRQHandler+0xc8>
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	f003 0304 	and.w	r3, r3, #4
 800268e:	2b00      	cmp	r3, #0
 8002690:	d04a      	beq.n	8002728 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0320 	and.w	r3, r3, #32
 800269c:	2b00      	cmp	r3, #0
 800269e:	d107      	bne.n	80026b0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	681a      	ldr	r2, [r3, #0]
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f022 0204 	bic.w	r2, r2, #4
 80026ae:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a66      	ldr	r2, [pc, #408]	@ (8002850 <HAL_DMA_IRQHandler+0x1f0>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d029      	beq.n	800270e <HAL_DMA_IRQHandler+0xae>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a65      	ldr	r2, [pc, #404]	@ (8002854 <HAL_DMA_IRQHandler+0x1f4>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d022      	beq.n	800270a <HAL_DMA_IRQHandler+0xaa>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a63      	ldr	r2, [pc, #396]	@ (8002858 <HAL_DMA_IRQHandler+0x1f8>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d01a      	beq.n	8002704 <HAL_DMA_IRQHandler+0xa4>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a62      	ldr	r2, [pc, #392]	@ (800285c <HAL_DMA_IRQHandler+0x1fc>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d012      	beq.n	80026fe <HAL_DMA_IRQHandler+0x9e>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a60      	ldr	r2, [pc, #384]	@ (8002860 <HAL_DMA_IRQHandler+0x200>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d00a      	beq.n	80026f8 <HAL_DMA_IRQHandler+0x98>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a5f      	ldr	r2, [pc, #380]	@ (8002864 <HAL_DMA_IRQHandler+0x204>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d102      	bne.n	80026f2 <HAL_DMA_IRQHandler+0x92>
 80026ec:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80026f0:	e00e      	b.n	8002710 <HAL_DMA_IRQHandler+0xb0>
 80026f2:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80026f6:	e00b      	b.n	8002710 <HAL_DMA_IRQHandler+0xb0>
 80026f8:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80026fc:	e008      	b.n	8002710 <HAL_DMA_IRQHandler+0xb0>
 80026fe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002702:	e005      	b.n	8002710 <HAL_DMA_IRQHandler+0xb0>
 8002704:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002708:	e002      	b.n	8002710 <HAL_DMA_IRQHandler+0xb0>
 800270a:	2340      	movs	r3, #64	@ 0x40
 800270c:	e000      	b.n	8002710 <HAL_DMA_IRQHandler+0xb0>
 800270e:	2304      	movs	r3, #4
 8002710:	4a55      	ldr	r2, [pc, #340]	@ (8002868 <HAL_DMA_IRQHandler+0x208>)
 8002712:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002718:	2b00      	cmp	r3, #0
 800271a:	f000 8094 	beq.w	8002846 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002726:	e08e      	b.n	8002846 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800272c:	2202      	movs	r2, #2
 800272e:	409a      	lsls	r2, r3
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	4013      	ands	r3, r2
 8002734:	2b00      	cmp	r3, #0
 8002736:	d056      	beq.n	80027e6 <HAL_DMA_IRQHandler+0x186>
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	f003 0302 	and.w	r3, r3, #2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d051      	beq.n	80027e6 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f003 0320 	and.w	r3, r3, #32
 800274c:	2b00      	cmp	r3, #0
 800274e:	d10b      	bne.n	8002768 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	681a      	ldr	r2, [r3, #0]
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f022 020a 	bic.w	r2, r2, #10
 800275e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a38      	ldr	r2, [pc, #224]	@ (8002850 <HAL_DMA_IRQHandler+0x1f0>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d029      	beq.n	80027c6 <HAL_DMA_IRQHandler+0x166>
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a37      	ldr	r2, [pc, #220]	@ (8002854 <HAL_DMA_IRQHandler+0x1f4>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d022      	beq.n	80027c2 <HAL_DMA_IRQHandler+0x162>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a35      	ldr	r2, [pc, #212]	@ (8002858 <HAL_DMA_IRQHandler+0x1f8>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d01a      	beq.n	80027bc <HAL_DMA_IRQHandler+0x15c>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a34      	ldr	r2, [pc, #208]	@ (800285c <HAL_DMA_IRQHandler+0x1fc>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d012      	beq.n	80027b6 <HAL_DMA_IRQHandler+0x156>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a32      	ldr	r2, [pc, #200]	@ (8002860 <HAL_DMA_IRQHandler+0x200>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d00a      	beq.n	80027b0 <HAL_DMA_IRQHandler+0x150>
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4a31      	ldr	r2, [pc, #196]	@ (8002864 <HAL_DMA_IRQHandler+0x204>)
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d102      	bne.n	80027aa <HAL_DMA_IRQHandler+0x14a>
 80027a4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80027a8:	e00e      	b.n	80027c8 <HAL_DMA_IRQHandler+0x168>
 80027aa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80027ae:	e00b      	b.n	80027c8 <HAL_DMA_IRQHandler+0x168>
 80027b0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80027b4:	e008      	b.n	80027c8 <HAL_DMA_IRQHandler+0x168>
 80027b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80027ba:	e005      	b.n	80027c8 <HAL_DMA_IRQHandler+0x168>
 80027bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027c0:	e002      	b.n	80027c8 <HAL_DMA_IRQHandler+0x168>
 80027c2:	2320      	movs	r3, #32
 80027c4:	e000      	b.n	80027c8 <HAL_DMA_IRQHandler+0x168>
 80027c6:	2302      	movs	r3, #2
 80027c8:	4a27      	ldr	r2, [pc, #156]	@ (8002868 <HAL_DMA_IRQHandler+0x208>)
 80027ca:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d034      	beq.n	8002846 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e0:	6878      	ldr	r0, [r7, #4]
 80027e2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80027e4:	e02f      	b.n	8002846 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ea:	2208      	movs	r2, #8
 80027ec:	409a      	lsls	r2, r3
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	4013      	ands	r3, r2
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d028      	beq.n	8002848 <HAL_DMA_IRQHandler+0x1e8>
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	f003 0308 	and.w	r3, r3, #8
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d023      	beq.n	8002848 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	f022 020e 	bic.w	r2, r2, #14
 800280e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002818:	2101      	movs	r1, #1
 800281a:	fa01 f202 	lsl.w	r2, r1, r2
 800281e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2201      	movs	r2, #1
 800282a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800283a:	2b00      	cmp	r3, #0
 800283c:	d004      	beq.n	8002848 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	4798      	blx	r3
    }
  }
  return;
 8002846:	bf00      	nop
 8002848:	bf00      	nop
}
 800284a:	3710      	adds	r7, #16
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	40020008 	.word	0x40020008
 8002854:	4002001c 	.word	0x4002001c
 8002858:	40020030 	.word	0x40020030
 800285c:	40020044 	.word	0x40020044
 8002860:	40020058 	.word	0x40020058
 8002864:	4002006c 	.word	0x4002006c
 8002868:	40020000 	.word	0x40020000

0800286c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	60f8      	str	r0, [r7, #12]
 8002874:	60b9      	str	r1, [r7, #8]
 8002876:	607a      	str	r2, [r7, #4]
 8002878:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002882:	2101      	movs	r1, #1
 8002884:	fa01 f202 	lsl.w	r2, r1, r2
 8002888:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	683a      	ldr	r2, [r7, #0]
 8002890:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	2b10      	cmp	r3, #16
 8002898:	d108      	bne.n	80028ac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	68ba      	ldr	r2, [r7, #8]
 80028a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80028aa:	e007      	b.n	80028bc <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	68ba      	ldr	r2, [r7, #8]
 80028b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	60da      	str	r2, [r3, #12]
}
 80028bc:	bf00      	nop
 80028be:	3714      	adds	r7, #20
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bc80      	pop	{r7}
 80028c4:	4770      	bx	lr
	...

080028c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b08b      	sub	sp, #44	@ 0x2c
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
 80028d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028d2:	2300      	movs	r3, #0
 80028d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80028d6:	2300      	movs	r3, #0
 80028d8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028da:	e169      	b.n	8002bb0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80028dc:	2201      	movs	r2, #1
 80028de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	69fa      	ldr	r2, [r7, #28]
 80028ec:	4013      	ands	r3, r2
 80028ee:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	f040 8158 	bne.w	8002baa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	4a9a      	ldr	r2, [pc, #616]	@ (8002b68 <HAL_GPIO_Init+0x2a0>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d05e      	beq.n	80029c2 <HAL_GPIO_Init+0xfa>
 8002904:	4a98      	ldr	r2, [pc, #608]	@ (8002b68 <HAL_GPIO_Init+0x2a0>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d875      	bhi.n	80029f6 <HAL_GPIO_Init+0x12e>
 800290a:	4a98      	ldr	r2, [pc, #608]	@ (8002b6c <HAL_GPIO_Init+0x2a4>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d058      	beq.n	80029c2 <HAL_GPIO_Init+0xfa>
 8002910:	4a96      	ldr	r2, [pc, #600]	@ (8002b6c <HAL_GPIO_Init+0x2a4>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d86f      	bhi.n	80029f6 <HAL_GPIO_Init+0x12e>
 8002916:	4a96      	ldr	r2, [pc, #600]	@ (8002b70 <HAL_GPIO_Init+0x2a8>)
 8002918:	4293      	cmp	r3, r2
 800291a:	d052      	beq.n	80029c2 <HAL_GPIO_Init+0xfa>
 800291c:	4a94      	ldr	r2, [pc, #592]	@ (8002b70 <HAL_GPIO_Init+0x2a8>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d869      	bhi.n	80029f6 <HAL_GPIO_Init+0x12e>
 8002922:	4a94      	ldr	r2, [pc, #592]	@ (8002b74 <HAL_GPIO_Init+0x2ac>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d04c      	beq.n	80029c2 <HAL_GPIO_Init+0xfa>
 8002928:	4a92      	ldr	r2, [pc, #584]	@ (8002b74 <HAL_GPIO_Init+0x2ac>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d863      	bhi.n	80029f6 <HAL_GPIO_Init+0x12e>
 800292e:	4a92      	ldr	r2, [pc, #584]	@ (8002b78 <HAL_GPIO_Init+0x2b0>)
 8002930:	4293      	cmp	r3, r2
 8002932:	d046      	beq.n	80029c2 <HAL_GPIO_Init+0xfa>
 8002934:	4a90      	ldr	r2, [pc, #576]	@ (8002b78 <HAL_GPIO_Init+0x2b0>)
 8002936:	4293      	cmp	r3, r2
 8002938:	d85d      	bhi.n	80029f6 <HAL_GPIO_Init+0x12e>
 800293a:	2b12      	cmp	r3, #18
 800293c:	d82a      	bhi.n	8002994 <HAL_GPIO_Init+0xcc>
 800293e:	2b12      	cmp	r3, #18
 8002940:	d859      	bhi.n	80029f6 <HAL_GPIO_Init+0x12e>
 8002942:	a201      	add	r2, pc, #4	@ (adr r2, 8002948 <HAL_GPIO_Init+0x80>)
 8002944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002948:	080029c3 	.word	0x080029c3
 800294c:	0800299d 	.word	0x0800299d
 8002950:	080029af 	.word	0x080029af
 8002954:	080029f1 	.word	0x080029f1
 8002958:	080029f7 	.word	0x080029f7
 800295c:	080029f7 	.word	0x080029f7
 8002960:	080029f7 	.word	0x080029f7
 8002964:	080029f7 	.word	0x080029f7
 8002968:	080029f7 	.word	0x080029f7
 800296c:	080029f7 	.word	0x080029f7
 8002970:	080029f7 	.word	0x080029f7
 8002974:	080029f7 	.word	0x080029f7
 8002978:	080029f7 	.word	0x080029f7
 800297c:	080029f7 	.word	0x080029f7
 8002980:	080029f7 	.word	0x080029f7
 8002984:	080029f7 	.word	0x080029f7
 8002988:	080029f7 	.word	0x080029f7
 800298c:	080029a5 	.word	0x080029a5
 8002990:	080029b9 	.word	0x080029b9
 8002994:	4a79      	ldr	r2, [pc, #484]	@ (8002b7c <HAL_GPIO_Init+0x2b4>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d013      	beq.n	80029c2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800299a:	e02c      	b.n	80029f6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	623b      	str	r3, [r7, #32]
          break;
 80029a2:	e029      	b.n	80029f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	3304      	adds	r3, #4
 80029aa:	623b      	str	r3, [r7, #32]
          break;
 80029ac:	e024      	b.n	80029f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	3308      	adds	r3, #8
 80029b4:	623b      	str	r3, [r7, #32]
          break;
 80029b6:	e01f      	b.n	80029f8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	330c      	adds	r3, #12
 80029be:	623b      	str	r3, [r7, #32]
          break;
 80029c0:	e01a      	b.n	80029f8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80029c2:	683b      	ldr	r3, [r7, #0]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d102      	bne.n	80029d0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80029ca:	2304      	movs	r3, #4
 80029cc:	623b      	str	r3, [r7, #32]
          break;
 80029ce:	e013      	b.n	80029f8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	689b      	ldr	r3, [r3, #8]
 80029d4:	2b01      	cmp	r3, #1
 80029d6:	d105      	bne.n	80029e4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029d8:	2308      	movs	r3, #8
 80029da:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	69fa      	ldr	r2, [r7, #28]
 80029e0:	611a      	str	r2, [r3, #16]
          break;
 80029e2:	e009      	b.n	80029f8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029e4:	2308      	movs	r3, #8
 80029e6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	69fa      	ldr	r2, [r7, #28]
 80029ec:	615a      	str	r2, [r3, #20]
          break;
 80029ee:	e003      	b.n	80029f8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80029f0:	2300      	movs	r3, #0
 80029f2:	623b      	str	r3, [r7, #32]
          break;
 80029f4:	e000      	b.n	80029f8 <HAL_GPIO_Init+0x130>
          break;
 80029f6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	2bff      	cmp	r3, #255	@ 0xff
 80029fc:	d801      	bhi.n	8002a02 <HAL_GPIO_Init+0x13a>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	e001      	b.n	8002a06 <HAL_GPIO_Init+0x13e>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	3304      	adds	r3, #4
 8002a06:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	2bff      	cmp	r3, #255	@ 0xff
 8002a0c:	d802      	bhi.n	8002a14 <HAL_GPIO_Init+0x14c>
 8002a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	e002      	b.n	8002a1a <HAL_GPIO_Init+0x152>
 8002a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a16:	3b08      	subs	r3, #8
 8002a18:	009b      	lsls	r3, r3, #2
 8002a1a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	210f      	movs	r1, #15
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	fa01 f303 	lsl.w	r3, r1, r3
 8002a28:	43db      	mvns	r3, r3
 8002a2a:	401a      	ands	r2, r3
 8002a2c:	6a39      	ldr	r1, [r7, #32]
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	fa01 f303 	lsl.w	r3, r1, r3
 8002a34:	431a      	orrs	r2, r3
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	f000 80b1 	beq.w	8002baa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a48:	4b4d      	ldr	r3, [pc, #308]	@ (8002b80 <HAL_GPIO_Init+0x2b8>)
 8002a4a:	699b      	ldr	r3, [r3, #24]
 8002a4c:	4a4c      	ldr	r2, [pc, #304]	@ (8002b80 <HAL_GPIO_Init+0x2b8>)
 8002a4e:	f043 0301 	orr.w	r3, r3, #1
 8002a52:	6193      	str	r3, [r2, #24]
 8002a54:	4b4a      	ldr	r3, [pc, #296]	@ (8002b80 <HAL_GPIO_Init+0x2b8>)
 8002a56:	699b      	ldr	r3, [r3, #24]
 8002a58:	f003 0301 	and.w	r3, r3, #1
 8002a5c:	60bb      	str	r3, [r7, #8]
 8002a5e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a60:	4a48      	ldr	r2, [pc, #288]	@ (8002b84 <HAL_GPIO_Init+0x2bc>)
 8002a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a64:	089b      	lsrs	r3, r3, #2
 8002a66:	3302      	adds	r3, #2
 8002a68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a6c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a70:	f003 0303 	and.w	r3, r3, #3
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	220f      	movs	r2, #15
 8002a78:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7c:	43db      	mvns	r3, r3
 8002a7e:	68fa      	ldr	r2, [r7, #12]
 8002a80:	4013      	ands	r3, r2
 8002a82:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	4a40      	ldr	r2, [pc, #256]	@ (8002b88 <HAL_GPIO_Init+0x2c0>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d013      	beq.n	8002ab4 <HAL_GPIO_Init+0x1ec>
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	4a3f      	ldr	r2, [pc, #252]	@ (8002b8c <HAL_GPIO_Init+0x2c4>)
 8002a90:	4293      	cmp	r3, r2
 8002a92:	d00d      	beq.n	8002ab0 <HAL_GPIO_Init+0x1e8>
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	4a3e      	ldr	r2, [pc, #248]	@ (8002b90 <HAL_GPIO_Init+0x2c8>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d007      	beq.n	8002aac <HAL_GPIO_Init+0x1e4>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	4a3d      	ldr	r2, [pc, #244]	@ (8002b94 <HAL_GPIO_Init+0x2cc>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d101      	bne.n	8002aa8 <HAL_GPIO_Init+0x1e0>
 8002aa4:	2303      	movs	r3, #3
 8002aa6:	e006      	b.n	8002ab6 <HAL_GPIO_Init+0x1ee>
 8002aa8:	2304      	movs	r3, #4
 8002aaa:	e004      	b.n	8002ab6 <HAL_GPIO_Init+0x1ee>
 8002aac:	2302      	movs	r3, #2
 8002aae:	e002      	b.n	8002ab6 <HAL_GPIO_Init+0x1ee>
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	e000      	b.n	8002ab6 <HAL_GPIO_Init+0x1ee>
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002ab8:	f002 0203 	and.w	r2, r2, #3
 8002abc:	0092      	lsls	r2, r2, #2
 8002abe:	4093      	lsls	r3, r2
 8002ac0:	68fa      	ldr	r2, [r7, #12]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002ac6:	492f      	ldr	r1, [pc, #188]	@ (8002b84 <HAL_GPIO_Init+0x2bc>)
 8002ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aca:	089b      	lsrs	r3, r3, #2
 8002acc:	3302      	adds	r3, #2
 8002ace:	68fa      	ldr	r2, [r7, #12]
 8002ad0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d006      	beq.n	8002aee <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002ae0:	4b2d      	ldr	r3, [pc, #180]	@ (8002b98 <HAL_GPIO_Init+0x2d0>)
 8002ae2:	689a      	ldr	r2, [r3, #8]
 8002ae4:	492c      	ldr	r1, [pc, #176]	@ (8002b98 <HAL_GPIO_Init+0x2d0>)
 8002ae6:	69bb      	ldr	r3, [r7, #24]
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	608b      	str	r3, [r1, #8]
 8002aec:	e006      	b.n	8002afc <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002aee:	4b2a      	ldr	r3, [pc, #168]	@ (8002b98 <HAL_GPIO_Init+0x2d0>)
 8002af0:	689a      	ldr	r2, [r3, #8]
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	43db      	mvns	r3, r3
 8002af6:	4928      	ldr	r1, [pc, #160]	@ (8002b98 <HAL_GPIO_Init+0x2d0>)
 8002af8:	4013      	ands	r3, r2
 8002afa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d006      	beq.n	8002b16 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002b08:	4b23      	ldr	r3, [pc, #140]	@ (8002b98 <HAL_GPIO_Init+0x2d0>)
 8002b0a:	68da      	ldr	r2, [r3, #12]
 8002b0c:	4922      	ldr	r1, [pc, #136]	@ (8002b98 <HAL_GPIO_Init+0x2d0>)
 8002b0e:	69bb      	ldr	r3, [r7, #24]
 8002b10:	4313      	orrs	r3, r2
 8002b12:	60cb      	str	r3, [r1, #12]
 8002b14:	e006      	b.n	8002b24 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002b16:	4b20      	ldr	r3, [pc, #128]	@ (8002b98 <HAL_GPIO_Init+0x2d0>)
 8002b18:	68da      	ldr	r2, [r3, #12]
 8002b1a:	69bb      	ldr	r3, [r7, #24]
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	491e      	ldr	r1, [pc, #120]	@ (8002b98 <HAL_GPIO_Init+0x2d0>)
 8002b20:	4013      	ands	r3, r2
 8002b22:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d006      	beq.n	8002b3e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b30:	4b19      	ldr	r3, [pc, #100]	@ (8002b98 <HAL_GPIO_Init+0x2d0>)
 8002b32:	685a      	ldr	r2, [r3, #4]
 8002b34:	4918      	ldr	r1, [pc, #96]	@ (8002b98 <HAL_GPIO_Init+0x2d0>)
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	604b      	str	r3, [r1, #4]
 8002b3c:	e006      	b.n	8002b4c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b3e:	4b16      	ldr	r3, [pc, #88]	@ (8002b98 <HAL_GPIO_Init+0x2d0>)
 8002b40:	685a      	ldr	r2, [r3, #4]
 8002b42:	69bb      	ldr	r3, [r7, #24]
 8002b44:	43db      	mvns	r3, r3
 8002b46:	4914      	ldr	r1, [pc, #80]	@ (8002b98 <HAL_GPIO_Init+0x2d0>)
 8002b48:	4013      	ands	r3, r2
 8002b4a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d021      	beq.n	8002b9c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b58:	4b0f      	ldr	r3, [pc, #60]	@ (8002b98 <HAL_GPIO_Init+0x2d0>)
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	490e      	ldr	r1, [pc, #56]	@ (8002b98 <HAL_GPIO_Init+0x2d0>)
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	600b      	str	r3, [r1, #0]
 8002b64:	e021      	b.n	8002baa <HAL_GPIO_Init+0x2e2>
 8002b66:	bf00      	nop
 8002b68:	10320000 	.word	0x10320000
 8002b6c:	10310000 	.word	0x10310000
 8002b70:	10220000 	.word	0x10220000
 8002b74:	10210000 	.word	0x10210000
 8002b78:	10120000 	.word	0x10120000
 8002b7c:	10110000 	.word	0x10110000
 8002b80:	40021000 	.word	0x40021000
 8002b84:	40010000 	.word	0x40010000
 8002b88:	40010800 	.word	0x40010800
 8002b8c:	40010c00 	.word	0x40010c00
 8002b90:	40011000 	.word	0x40011000
 8002b94:	40011400 	.word	0x40011400
 8002b98:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002bcc <HAL_GPIO_Init+0x304>)
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	43db      	mvns	r3, r3
 8002ba4:	4909      	ldr	r1, [pc, #36]	@ (8002bcc <HAL_GPIO_Init+0x304>)
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bac:	3301      	adds	r3, #1
 8002bae:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bb0:	683b      	ldr	r3, [r7, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb6:	fa22 f303 	lsr.w	r3, r2, r3
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	f47f ae8e 	bne.w	80028dc <HAL_GPIO_Init+0x14>
  }
}
 8002bc0:	bf00      	nop
 8002bc2:	bf00      	nop
 8002bc4:	372c      	adds	r7, #44	@ 0x2c
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bc80      	pop	{r7}
 8002bca:	4770      	bx	lr
 8002bcc:	40010400 	.word	0x40010400

08002bd0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002bd0:	b480      	push	{r7}
 8002bd2:	b085      	sub	sp, #20
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
 8002bd8:	460b      	mov	r3, r1
 8002bda:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	689a      	ldr	r2, [r3, #8]
 8002be0:	887b      	ldrh	r3, [r7, #2]
 8002be2:	4013      	ands	r3, r2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d002      	beq.n	8002bee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002be8:	2301      	movs	r3, #1
 8002bea:	73fb      	strb	r3, [r7, #15]
 8002bec:	e001      	b.n	8002bf2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3714      	adds	r7, #20
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr

08002bfe <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b083      	sub	sp, #12
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
 8002c06:	460b      	mov	r3, r1
 8002c08:	807b      	strh	r3, [r7, #2]
 8002c0a:	4613      	mov	r3, r2
 8002c0c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c0e:	787b      	ldrb	r3, [r7, #1]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d003      	beq.n	8002c1c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c14:	887a      	ldrh	r2, [r7, #2]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002c1a:	e003      	b.n	8002c24 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002c1c:	887b      	ldrh	r3, [r7, #2]
 8002c1e:	041a      	lsls	r2, r3, #16
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	611a      	str	r2, [r3, #16]
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bc80      	pop	{r7}
 8002c2c:	4770      	bx	lr
	...

08002c30 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b082      	sub	sp, #8
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	4603      	mov	r3, r0
 8002c38:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002c3a:	4b08      	ldr	r3, [pc, #32]	@ (8002c5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c3c:	695a      	ldr	r2, [r3, #20]
 8002c3e:	88fb      	ldrh	r3, [r7, #6]
 8002c40:	4013      	ands	r3, r2
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d006      	beq.n	8002c54 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c46:	4a05      	ldr	r2, [pc, #20]	@ (8002c5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c48:	88fb      	ldrh	r3, [r7, #6]
 8002c4a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c4c:	88fb      	ldrh	r3, [r7, #6]
 8002c4e:	4618      	mov	r0, r3
 8002c50:	f000 f806 	bl	8002c60 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c54:	bf00      	nop
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}
 8002c5c:	40010400 	.word	0x40010400

08002c60 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b083      	sub	sp, #12
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	4603      	mov	r3, r0
 8002c68:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002c6a:	bf00      	nop
 8002c6c:	370c      	adds	r7, #12
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bc80      	pop	{r7}
 8002c72:	4770      	bx	lr

08002c74 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d101      	bne.n	8002c86 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e12b      	b.n	8002ede <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d106      	bne.n	8002ca0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f7fe fb14 	bl	80012c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2224      	movs	r2, #36	@ 0x24
 8002ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f022 0201 	bic.w	r2, r2, #1
 8002cb6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002cc6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002cd6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002cd8:	f000 fcda 	bl	8003690 <HAL_RCC_GetPCLK1Freq>
 8002cdc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	4a81      	ldr	r2, [pc, #516]	@ (8002ee8 <HAL_I2C_Init+0x274>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d807      	bhi.n	8002cf8 <HAL_I2C_Init+0x84>
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	4a80      	ldr	r2, [pc, #512]	@ (8002eec <HAL_I2C_Init+0x278>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	bf94      	ite	ls
 8002cf0:	2301      	movls	r3, #1
 8002cf2:	2300      	movhi	r3, #0
 8002cf4:	b2db      	uxtb	r3, r3
 8002cf6:	e006      	b.n	8002d06 <HAL_I2C_Init+0x92>
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	4a7d      	ldr	r2, [pc, #500]	@ (8002ef0 <HAL_I2C_Init+0x27c>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	bf94      	ite	ls
 8002d00:	2301      	movls	r3, #1
 8002d02:	2300      	movhi	r3, #0
 8002d04:	b2db      	uxtb	r3, r3
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e0e7      	b.n	8002ede <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	4a78      	ldr	r2, [pc, #480]	@ (8002ef4 <HAL_I2C_Init+0x280>)
 8002d12:	fba2 2303 	umull	r2, r3, r2, r3
 8002d16:	0c9b      	lsrs	r3, r3, #18
 8002d18:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68ba      	ldr	r2, [r7, #8]
 8002d2a:	430a      	orrs	r2, r1
 8002d2c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	6a1b      	ldr	r3, [r3, #32]
 8002d34:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	4a6a      	ldr	r2, [pc, #424]	@ (8002ee8 <HAL_I2C_Init+0x274>)
 8002d3e:	4293      	cmp	r3, r2
 8002d40:	d802      	bhi.n	8002d48 <HAL_I2C_Init+0xd4>
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	3301      	adds	r3, #1
 8002d46:	e009      	b.n	8002d5c <HAL_I2C_Init+0xe8>
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002d4e:	fb02 f303 	mul.w	r3, r2, r3
 8002d52:	4a69      	ldr	r2, [pc, #420]	@ (8002ef8 <HAL_I2C_Init+0x284>)
 8002d54:	fba2 2303 	umull	r2, r3, r2, r3
 8002d58:	099b      	lsrs	r3, r3, #6
 8002d5a:	3301      	adds	r3, #1
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	6812      	ldr	r2, [r2, #0]
 8002d60:	430b      	orrs	r3, r1
 8002d62:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	69db      	ldr	r3, [r3, #28]
 8002d6a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002d6e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	685b      	ldr	r3, [r3, #4]
 8002d76:	495c      	ldr	r1, [pc, #368]	@ (8002ee8 <HAL_I2C_Init+0x274>)
 8002d78:	428b      	cmp	r3, r1
 8002d7a:	d819      	bhi.n	8002db0 <HAL_I2C_Init+0x13c>
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	1e59      	subs	r1, r3, #1
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	005b      	lsls	r3, r3, #1
 8002d86:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d8a:	1c59      	adds	r1, r3, #1
 8002d8c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002d90:	400b      	ands	r3, r1
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d00a      	beq.n	8002dac <HAL_I2C_Init+0x138>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	1e59      	subs	r1, r3, #1
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	685b      	ldr	r3, [r3, #4]
 8002d9e:	005b      	lsls	r3, r3, #1
 8002da0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002da4:	3301      	adds	r3, #1
 8002da6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002daa:	e051      	b.n	8002e50 <HAL_I2C_Init+0x1dc>
 8002dac:	2304      	movs	r3, #4
 8002dae:	e04f      	b.n	8002e50 <HAL_I2C_Init+0x1dc>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d111      	bne.n	8002ddc <HAL_I2C_Init+0x168>
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	1e58      	subs	r0, r3, #1
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6859      	ldr	r1, [r3, #4]
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	005b      	lsls	r3, r3, #1
 8002dc4:	440b      	add	r3, r1
 8002dc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dca:	3301      	adds	r3, #1
 8002dcc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	bf0c      	ite	eq
 8002dd4:	2301      	moveq	r3, #1
 8002dd6:	2300      	movne	r3, #0
 8002dd8:	b2db      	uxtb	r3, r3
 8002dda:	e012      	b.n	8002e02 <HAL_I2C_Init+0x18e>
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	1e58      	subs	r0, r3, #1
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6859      	ldr	r1, [r3, #4]
 8002de4:	460b      	mov	r3, r1
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	440b      	add	r3, r1
 8002dea:	0099      	lsls	r1, r3, #2
 8002dec:	440b      	add	r3, r1
 8002dee:	fbb0 f3f3 	udiv	r3, r0, r3
 8002df2:	3301      	adds	r3, #1
 8002df4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	bf0c      	ite	eq
 8002dfc:	2301      	moveq	r3, #1
 8002dfe:	2300      	movne	r3, #0
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <HAL_I2C_Init+0x196>
 8002e06:	2301      	movs	r3, #1
 8002e08:	e022      	b.n	8002e50 <HAL_I2C_Init+0x1dc>
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	689b      	ldr	r3, [r3, #8]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d10e      	bne.n	8002e30 <HAL_I2C_Init+0x1bc>
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	1e58      	subs	r0, r3, #1
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6859      	ldr	r1, [r3, #4]
 8002e1a:	460b      	mov	r3, r1
 8002e1c:	005b      	lsls	r3, r3, #1
 8002e1e:	440b      	add	r3, r1
 8002e20:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e24:	3301      	adds	r3, #1
 8002e26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e2e:	e00f      	b.n	8002e50 <HAL_I2C_Init+0x1dc>
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	1e58      	subs	r0, r3, #1
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6859      	ldr	r1, [r3, #4]
 8002e38:	460b      	mov	r3, r1
 8002e3a:	009b      	lsls	r3, r3, #2
 8002e3c:	440b      	add	r3, r1
 8002e3e:	0099      	lsls	r1, r3, #2
 8002e40:	440b      	add	r3, r1
 8002e42:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e46:	3301      	adds	r3, #1
 8002e48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e4c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e50:	6879      	ldr	r1, [r7, #4]
 8002e52:	6809      	ldr	r1, [r1, #0]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	69da      	ldr	r2, [r3, #28]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6a1b      	ldr	r3, [r3, #32]
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	430a      	orrs	r2, r1
 8002e72:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	689b      	ldr	r3, [r3, #8]
 8002e7a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002e7e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002e82:	687a      	ldr	r2, [r7, #4]
 8002e84:	6911      	ldr	r1, [r2, #16]
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	68d2      	ldr	r2, [r2, #12]
 8002e8a:	4311      	orrs	r1, r2
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	6812      	ldr	r2, [r2, #0]
 8002e90:	430b      	orrs	r3, r1
 8002e92:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	695a      	ldr	r2, [r3, #20]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	699b      	ldr	r3, [r3, #24]
 8002ea6:	431a      	orrs	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	430a      	orrs	r2, r1
 8002eae:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	681a      	ldr	r2, [r3, #0]
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f042 0201 	orr.w	r2, r2, #1
 8002ebe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2220      	movs	r2, #32
 8002eca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002edc:	2300      	movs	r3, #0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	000186a0 	.word	0x000186a0
 8002eec:	001e847f 	.word	0x001e847f
 8002ef0:	003d08ff 	.word	0x003d08ff
 8002ef4:	431bde83 	.word	0x431bde83
 8002ef8:	10624dd3 	.word	0x10624dd3

08002efc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b086      	sub	sp, #24
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d101      	bne.n	8002f0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	e272      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	f000 8087 	beq.w	800302a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f1c:	4b92      	ldr	r3, [pc, #584]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f003 030c 	and.w	r3, r3, #12
 8002f24:	2b04      	cmp	r3, #4
 8002f26:	d00c      	beq.n	8002f42 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f28:	4b8f      	ldr	r3, [pc, #572]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	f003 030c 	and.w	r3, r3, #12
 8002f30:	2b08      	cmp	r3, #8
 8002f32:	d112      	bne.n	8002f5a <HAL_RCC_OscConfig+0x5e>
 8002f34:	4b8c      	ldr	r3, [pc, #560]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f40:	d10b      	bne.n	8002f5a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f42:	4b89      	ldr	r3, [pc, #548]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d06c      	beq.n	8003028 <HAL_RCC_OscConfig+0x12c>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d168      	bne.n	8003028 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f56:	2301      	movs	r3, #1
 8002f58:	e24c      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f62:	d106      	bne.n	8002f72 <HAL_RCC_OscConfig+0x76>
 8002f64:	4b80      	ldr	r3, [pc, #512]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a7f      	ldr	r2, [pc, #508]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002f6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f6e:	6013      	str	r3, [r2, #0]
 8002f70:	e02e      	b.n	8002fd0 <HAL_RCC_OscConfig+0xd4>
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d10c      	bne.n	8002f94 <HAL_RCC_OscConfig+0x98>
 8002f7a:	4b7b      	ldr	r3, [pc, #492]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4a7a      	ldr	r2, [pc, #488]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002f80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f84:	6013      	str	r3, [r2, #0]
 8002f86:	4b78      	ldr	r3, [pc, #480]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4a77      	ldr	r2, [pc, #476]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002f8c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f90:	6013      	str	r3, [r2, #0]
 8002f92:	e01d      	b.n	8002fd0 <HAL_RCC_OscConfig+0xd4>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f9c:	d10c      	bne.n	8002fb8 <HAL_RCC_OscConfig+0xbc>
 8002f9e:	4b72      	ldr	r3, [pc, #456]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	4a71      	ldr	r2, [pc, #452]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002fa4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002fa8:	6013      	str	r3, [r2, #0]
 8002faa:	4b6f      	ldr	r3, [pc, #444]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a6e      	ldr	r2, [pc, #440]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002fb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fb4:	6013      	str	r3, [r2, #0]
 8002fb6:	e00b      	b.n	8002fd0 <HAL_RCC_OscConfig+0xd4>
 8002fb8:	4b6b      	ldr	r3, [pc, #428]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a6a      	ldr	r2, [pc, #424]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002fbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fc2:	6013      	str	r3, [r2, #0]
 8002fc4:	4b68      	ldr	r3, [pc, #416]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a67      	ldr	r2, [pc, #412]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002fca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d013      	beq.n	8003000 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fd8:	f7fe fcf4 	bl	80019c4 <HAL_GetTick>
 8002fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fde:	e008      	b.n	8002ff2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fe0:	f7fe fcf0 	bl	80019c4 <HAL_GetTick>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	1ad3      	subs	r3, r2, r3
 8002fea:	2b64      	cmp	r3, #100	@ 0x64
 8002fec:	d901      	bls.n	8002ff2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002fee:	2303      	movs	r3, #3
 8002ff0:	e200      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ff2:	4b5d      	ldr	r3, [pc, #372]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d0f0      	beq.n	8002fe0 <HAL_RCC_OscConfig+0xe4>
 8002ffe:	e014      	b.n	800302a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003000:	f7fe fce0 	bl	80019c4 <HAL_GetTick>
 8003004:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003006:	e008      	b.n	800301a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003008:	f7fe fcdc 	bl	80019c4 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	2b64      	cmp	r3, #100	@ 0x64
 8003014:	d901      	bls.n	800301a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003016:	2303      	movs	r3, #3
 8003018:	e1ec      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800301a:	4b53      	ldr	r3, [pc, #332]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d1f0      	bne.n	8003008 <HAL_RCC_OscConfig+0x10c>
 8003026:	e000      	b.n	800302a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003028:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0302 	and.w	r3, r3, #2
 8003032:	2b00      	cmp	r3, #0
 8003034:	d063      	beq.n	80030fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003036:	4b4c      	ldr	r3, [pc, #304]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8003038:	685b      	ldr	r3, [r3, #4]
 800303a:	f003 030c 	and.w	r3, r3, #12
 800303e:	2b00      	cmp	r3, #0
 8003040:	d00b      	beq.n	800305a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003042:	4b49      	ldr	r3, [pc, #292]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f003 030c 	and.w	r3, r3, #12
 800304a:	2b08      	cmp	r3, #8
 800304c:	d11c      	bne.n	8003088 <HAL_RCC_OscConfig+0x18c>
 800304e:	4b46      	ldr	r3, [pc, #280]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d116      	bne.n	8003088 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800305a:	4b43      	ldr	r3, [pc, #268]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0302 	and.w	r3, r3, #2
 8003062:	2b00      	cmp	r3, #0
 8003064:	d005      	beq.n	8003072 <HAL_RCC_OscConfig+0x176>
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	2b01      	cmp	r3, #1
 800306c:	d001      	beq.n	8003072 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e1c0      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003072:	4b3d      	ldr	r3, [pc, #244]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	00db      	lsls	r3, r3, #3
 8003080:	4939      	ldr	r1, [pc, #228]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8003082:	4313      	orrs	r3, r2
 8003084:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003086:	e03a      	b.n	80030fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	691b      	ldr	r3, [r3, #16]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d020      	beq.n	80030d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003090:	4b36      	ldr	r3, [pc, #216]	@ (800316c <HAL_RCC_OscConfig+0x270>)
 8003092:	2201      	movs	r2, #1
 8003094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003096:	f7fe fc95 	bl	80019c4 <HAL_GetTick>
 800309a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800309c:	e008      	b.n	80030b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800309e:	f7fe fc91 	bl	80019c4 <HAL_GetTick>
 80030a2:	4602      	mov	r2, r0
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	1ad3      	subs	r3, r2, r3
 80030a8:	2b02      	cmp	r3, #2
 80030aa:	d901      	bls.n	80030b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80030ac:	2303      	movs	r3, #3
 80030ae:	e1a1      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030b0:	4b2d      	ldr	r3, [pc, #180]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0302 	and.w	r3, r3, #2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d0f0      	beq.n	800309e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030bc:	4b2a      	ldr	r3, [pc, #168]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	695b      	ldr	r3, [r3, #20]
 80030c8:	00db      	lsls	r3, r3, #3
 80030ca:	4927      	ldr	r1, [pc, #156]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 80030cc:	4313      	orrs	r3, r2
 80030ce:	600b      	str	r3, [r1, #0]
 80030d0:	e015      	b.n	80030fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030d2:	4b26      	ldr	r3, [pc, #152]	@ (800316c <HAL_RCC_OscConfig+0x270>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d8:	f7fe fc74 	bl	80019c4 <HAL_GetTick>
 80030dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030de:	e008      	b.n	80030f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030e0:	f7fe fc70 	bl	80019c4 <HAL_GetTick>
 80030e4:	4602      	mov	r2, r0
 80030e6:	693b      	ldr	r3, [r7, #16]
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	2b02      	cmp	r3, #2
 80030ec:	d901      	bls.n	80030f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030ee:	2303      	movs	r3, #3
 80030f0:	e180      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0302 	and.w	r3, r3, #2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d1f0      	bne.n	80030e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0308 	and.w	r3, r3, #8
 8003106:	2b00      	cmp	r3, #0
 8003108:	d03a      	beq.n	8003180 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	699b      	ldr	r3, [r3, #24]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d019      	beq.n	8003146 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003112:	4b17      	ldr	r3, [pc, #92]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8003114:	2201      	movs	r2, #1
 8003116:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003118:	f7fe fc54 	bl	80019c4 <HAL_GetTick>
 800311c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800311e:	e008      	b.n	8003132 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003120:	f7fe fc50 	bl	80019c4 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	2b02      	cmp	r3, #2
 800312c:	d901      	bls.n	8003132 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800312e:	2303      	movs	r3, #3
 8003130:	e160      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003132:	4b0d      	ldr	r3, [pc, #52]	@ (8003168 <HAL_RCC_OscConfig+0x26c>)
 8003134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003136:	f003 0302 	and.w	r3, r3, #2
 800313a:	2b00      	cmp	r3, #0
 800313c:	d0f0      	beq.n	8003120 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800313e:	2001      	movs	r0, #1
 8003140:	f000 face 	bl	80036e0 <RCC_Delay>
 8003144:	e01c      	b.n	8003180 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003146:	4b0a      	ldr	r3, [pc, #40]	@ (8003170 <HAL_RCC_OscConfig+0x274>)
 8003148:	2200      	movs	r2, #0
 800314a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800314c:	f7fe fc3a 	bl	80019c4 <HAL_GetTick>
 8003150:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003152:	e00f      	b.n	8003174 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003154:	f7fe fc36 	bl	80019c4 <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	2b02      	cmp	r3, #2
 8003160:	d908      	bls.n	8003174 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e146      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
 8003166:	bf00      	nop
 8003168:	40021000 	.word	0x40021000
 800316c:	42420000 	.word	0x42420000
 8003170:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003174:	4b92      	ldr	r3, [pc, #584]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003176:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003178:	f003 0302 	and.w	r3, r3, #2
 800317c:	2b00      	cmp	r3, #0
 800317e:	d1e9      	bne.n	8003154 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0304 	and.w	r3, r3, #4
 8003188:	2b00      	cmp	r3, #0
 800318a:	f000 80a6 	beq.w	80032da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800318e:	2300      	movs	r3, #0
 8003190:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003192:	4b8b      	ldr	r3, [pc, #556]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d10d      	bne.n	80031ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800319e:	4b88      	ldr	r3, [pc, #544]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	4a87      	ldr	r2, [pc, #540]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 80031a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031a8:	61d3      	str	r3, [r2, #28]
 80031aa:	4b85      	ldr	r3, [pc, #532]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031b2:	60bb      	str	r3, [r7, #8]
 80031b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031b6:	2301      	movs	r3, #1
 80031b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ba:	4b82      	ldr	r3, [pc, #520]	@ (80033c4 <HAL_RCC_OscConfig+0x4c8>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d118      	bne.n	80031f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031c6:	4b7f      	ldr	r3, [pc, #508]	@ (80033c4 <HAL_RCC_OscConfig+0x4c8>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a7e      	ldr	r2, [pc, #504]	@ (80033c4 <HAL_RCC_OscConfig+0x4c8>)
 80031cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031d2:	f7fe fbf7 	bl	80019c4 <HAL_GetTick>
 80031d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d8:	e008      	b.n	80031ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031da:	f7fe fbf3 	bl	80019c4 <HAL_GetTick>
 80031de:	4602      	mov	r2, r0
 80031e0:	693b      	ldr	r3, [r7, #16]
 80031e2:	1ad3      	subs	r3, r2, r3
 80031e4:	2b64      	cmp	r3, #100	@ 0x64
 80031e6:	d901      	bls.n	80031ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031e8:	2303      	movs	r3, #3
 80031ea:	e103      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ec:	4b75      	ldr	r3, [pc, #468]	@ (80033c4 <HAL_RCC_OscConfig+0x4c8>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d0f0      	beq.n	80031da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	68db      	ldr	r3, [r3, #12]
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d106      	bne.n	800320e <HAL_RCC_OscConfig+0x312>
 8003200:	4b6f      	ldr	r3, [pc, #444]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003202:	6a1b      	ldr	r3, [r3, #32]
 8003204:	4a6e      	ldr	r2, [pc, #440]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003206:	f043 0301 	orr.w	r3, r3, #1
 800320a:	6213      	str	r3, [r2, #32]
 800320c:	e02d      	b.n	800326a <HAL_RCC_OscConfig+0x36e>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	2b00      	cmp	r3, #0
 8003214:	d10c      	bne.n	8003230 <HAL_RCC_OscConfig+0x334>
 8003216:	4b6a      	ldr	r3, [pc, #424]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003218:	6a1b      	ldr	r3, [r3, #32]
 800321a:	4a69      	ldr	r2, [pc, #420]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 800321c:	f023 0301 	bic.w	r3, r3, #1
 8003220:	6213      	str	r3, [r2, #32]
 8003222:	4b67      	ldr	r3, [pc, #412]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003224:	6a1b      	ldr	r3, [r3, #32]
 8003226:	4a66      	ldr	r2, [pc, #408]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003228:	f023 0304 	bic.w	r3, r3, #4
 800322c:	6213      	str	r3, [r2, #32]
 800322e:	e01c      	b.n	800326a <HAL_RCC_OscConfig+0x36e>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	68db      	ldr	r3, [r3, #12]
 8003234:	2b05      	cmp	r3, #5
 8003236:	d10c      	bne.n	8003252 <HAL_RCC_OscConfig+0x356>
 8003238:	4b61      	ldr	r3, [pc, #388]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 800323a:	6a1b      	ldr	r3, [r3, #32]
 800323c:	4a60      	ldr	r2, [pc, #384]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 800323e:	f043 0304 	orr.w	r3, r3, #4
 8003242:	6213      	str	r3, [r2, #32]
 8003244:	4b5e      	ldr	r3, [pc, #376]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003246:	6a1b      	ldr	r3, [r3, #32]
 8003248:	4a5d      	ldr	r2, [pc, #372]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 800324a:	f043 0301 	orr.w	r3, r3, #1
 800324e:	6213      	str	r3, [r2, #32]
 8003250:	e00b      	b.n	800326a <HAL_RCC_OscConfig+0x36e>
 8003252:	4b5b      	ldr	r3, [pc, #364]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003254:	6a1b      	ldr	r3, [r3, #32]
 8003256:	4a5a      	ldr	r2, [pc, #360]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003258:	f023 0301 	bic.w	r3, r3, #1
 800325c:	6213      	str	r3, [r2, #32]
 800325e:	4b58      	ldr	r3, [pc, #352]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003260:	6a1b      	ldr	r3, [r3, #32]
 8003262:	4a57      	ldr	r2, [pc, #348]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003264:	f023 0304 	bic.w	r3, r3, #4
 8003268:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d015      	beq.n	800329e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003272:	f7fe fba7 	bl	80019c4 <HAL_GetTick>
 8003276:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003278:	e00a      	b.n	8003290 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800327a:	f7fe fba3 	bl	80019c4 <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003288:	4293      	cmp	r3, r2
 800328a:	d901      	bls.n	8003290 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800328c:	2303      	movs	r3, #3
 800328e:	e0b1      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003290:	4b4b      	ldr	r3, [pc, #300]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003292:	6a1b      	ldr	r3, [r3, #32]
 8003294:	f003 0302 	and.w	r3, r3, #2
 8003298:	2b00      	cmp	r3, #0
 800329a:	d0ee      	beq.n	800327a <HAL_RCC_OscConfig+0x37e>
 800329c:	e014      	b.n	80032c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800329e:	f7fe fb91 	bl	80019c4 <HAL_GetTick>
 80032a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032a4:	e00a      	b.n	80032bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032a6:	f7fe fb8d 	bl	80019c4 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d901      	bls.n	80032bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e09b      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032bc:	4b40      	ldr	r3, [pc, #256]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 80032be:	6a1b      	ldr	r3, [r3, #32]
 80032c0:	f003 0302 	and.w	r3, r3, #2
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d1ee      	bne.n	80032a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032c8:	7dfb      	ldrb	r3, [r7, #23]
 80032ca:	2b01      	cmp	r3, #1
 80032cc:	d105      	bne.n	80032da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ce:	4b3c      	ldr	r3, [pc, #240]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 80032d0:	69db      	ldr	r3, [r3, #28]
 80032d2:	4a3b      	ldr	r2, [pc, #236]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 80032d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	69db      	ldr	r3, [r3, #28]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	f000 8087 	beq.w	80033f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032e4:	4b36      	ldr	r3, [pc, #216]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 80032e6:	685b      	ldr	r3, [r3, #4]
 80032e8:	f003 030c 	and.w	r3, r3, #12
 80032ec:	2b08      	cmp	r3, #8
 80032ee:	d061      	beq.n	80033b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	69db      	ldr	r3, [r3, #28]
 80032f4:	2b02      	cmp	r3, #2
 80032f6:	d146      	bne.n	8003386 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032f8:	4b33      	ldr	r3, [pc, #204]	@ (80033c8 <HAL_RCC_OscConfig+0x4cc>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032fe:	f7fe fb61 	bl	80019c4 <HAL_GetTick>
 8003302:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003304:	e008      	b.n	8003318 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003306:	f7fe fb5d 	bl	80019c4 <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	2b02      	cmp	r3, #2
 8003312:	d901      	bls.n	8003318 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e06d      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003318:	4b29      	ldr	r3, [pc, #164]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d1f0      	bne.n	8003306 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a1b      	ldr	r3, [r3, #32]
 8003328:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800332c:	d108      	bne.n	8003340 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800332e:	4b24      	ldr	r3, [pc, #144]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	4921      	ldr	r1, [pc, #132]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 800333c:	4313      	orrs	r3, r2
 800333e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003340:	4b1f      	ldr	r3, [pc, #124]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6a19      	ldr	r1, [r3, #32]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003350:	430b      	orrs	r3, r1
 8003352:	491b      	ldr	r1, [pc, #108]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 8003354:	4313      	orrs	r3, r2
 8003356:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003358:	4b1b      	ldr	r3, [pc, #108]	@ (80033c8 <HAL_RCC_OscConfig+0x4cc>)
 800335a:	2201      	movs	r2, #1
 800335c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800335e:	f7fe fb31 	bl	80019c4 <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003366:	f7fe fb2d 	bl	80019c4 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e03d      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003378:	4b11      	ldr	r3, [pc, #68]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d0f0      	beq.n	8003366 <HAL_RCC_OscConfig+0x46a>
 8003384:	e035      	b.n	80033f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003386:	4b10      	ldr	r3, [pc, #64]	@ (80033c8 <HAL_RCC_OscConfig+0x4cc>)
 8003388:	2200      	movs	r2, #0
 800338a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800338c:	f7fe fb1a 	bl	80019c4 <HAL_GetTick>
 8003390:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003392:	e008      	b.n	80033a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003394:	f7fe fb16 	bl	80019c4 <HAL_GetTick>
 8003398:	4602      	mov	r2, r0
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	1ad3      	subs	r3, r2, r3
 800339e:	2b02      	cmp	r3, #2
 80033a0:	d901      	bls.n	80033a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80033a2:	2303      	movs	r3, #3
 80033a4:	e026      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033a6:	4b06      	ldr	r3, [pc, #24]	@ (80033c0 <HAL_RCC_OscConfig+0x4c4>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d1f0      	bne.n	8003394 <HAL_RCC_OscConfig+0x498>
 80033b2:	e01e      	b.n	80033f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	69db      	ldr	r3, [r3, #28]
 80033b8:	2b01      	cmp	r3, #1
 80033ba:	d107      	bne.n	80033cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80033bc:	2301      	movs	r3, #1
 80033be:	e019      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
 80033c0:	40021000 	.word	0x40021000
 80033c4:	40007000 	.word	0x40007000
 80033c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033cc:	4b0b      	ldr	r3, [pc, #44]	@ (80033fc <HAL_RCC_OscConfig+0x500>)
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a1b      	ldr	r3, [r3, #32]
 80033dc:	429a      	cmp	r2, r3
 80033de:	d106      	bne.n	80033ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d001      	beq.n	80033f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e000      	b.n	80033f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80033f2:	2300      	movs	r3, #0
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3718      	adds	r7, #24
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	40021000 	.word	0x40021000

08003400 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d101      	bne.n	8003414 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e0d0      	b.n	80035b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003414:	4b6a      	ldr	r3, [pc, #424]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0307 	and.w	r3, r3, #7
 800341c:	683a      	ldr	r2, [r7, #0]
 800341e:	429a      	cmp	r2, r3
 8003420:	d910      	bls.n	8003444 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003422:	4b67      	ldr	r3, [pc, #412]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f023 0207 	bic.w	r2, r3, #7
 800342a:	4965      	ldr	r1, [pc, #404]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c0>)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	4313      	orrs	r3, r2
 8003430:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003432:	4b63      	ldr	r3, [pc, #396]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0307 	and.w	r3, r3, #7
 800343a:	683a      	ldr	r2, [r7, #0]
 800343c:	429a      	cmp	r2, r3
 800343e:	d001      	beq.n	8003444 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e0b8      	b.n	80035b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0302 	and.w	r3, r3, #2
 800344c:	2b00      	cmp	r3, #0
 800344e:	d020      	beq.n	8003492 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f003 0304 	and.w	r3, r3, #4
 8003458:	2b00      	cmp	r3, #0
 800345a:	d005      	beq.n	8003468 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800345c:	4b59      	ldr	r3, [pc, #356]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	4a58      	ldr	r2, [pc, #352]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003462:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003466:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f003 0308 	and.w	r3, r3, #8
 8003470:	2b00      	cmp	r3, #0
 8003472:	d005      	beq.n	8003480 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003474:	4b53      	ldr	r3, [pc, #332]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003476:	685b      	ldr	r3, [r3, #4]
 8003478:	4a52      	ldr	r2, [pc, #328]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 800347a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800347e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003480:	4b50      	ldr	r3, [pc, #320]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003482:	685b      	ldr	r3, [r3, #4]
 8003484:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	689b      	ldr	r3, [r3, #8]
 800348c:	494d      	ldr	r1, [pc, #308]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 800348e:	4313      	orrs	r3, r2
 8003490:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0301 	and.w	r3, r3, #1
 800349a:	2b00      	cmp	r3, #0
 800349c:	d040      	beq.n	8003520 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	2b01      	cmp	r3, #1
 80034a4:	d107      	bne.n	80034b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034a6:	4b47      	ldr	r3, [pc, #284]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d115      	bne.n	80034de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e07f      	b.n	80035b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d107      	bne.n	80034ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034be:	4b41      	ldr	r3, [pc, #260]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d109      	bne.n	80034de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e073      	b.n	80035b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ce:	4b3d      	ldr	r3, [pc, #244]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 0302 	and.w	r3, r3, #2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e06b      	b.n	80035b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034de:	4b39      	ldr	r3, [pc, #228]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 80034e0:	685b      	ldr	r3, [r3, #4]
 80034e2:	f023 0203 	bic.w	r2, r3, #3
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	4936      	ldr	r1, [pc, #216]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 80034ec:	4313      	orrs	r3, r2
 80034ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034f0:	f7fe fa68 	bl	80019c4 <HAL_GetTick>
 80034f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034f6:	e00a      	b.n	800350e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034f8:	f7fe fa64 	bl	80019c4 <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003506:	4293      	cmp	r3, r2
 8003508:	d901      	bls.n	800350e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800350a:	2303      	movs	r3, #3
 800350c:	e053      	b.n	80035b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800350e:	4b2d      	ldr	r3, [pc, #180]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	f003 020c 	and.w	r2, r3, #12
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	429a      	cmp	r2, r3
 800351e:	d1eb      	bne.n	80034f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003520:	4b27      	ldr	r3, [pc, #156]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0307 	and.w	r3, r3, #7
 8003528:	683a      	ldr	r2, [r7, #0]
 800352a:	429a      	cmp	r2, r3
 800352c:	d210      	bcs.n	8003550 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800352e:	4b24      	ldr	r3, [pc, #144]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f023 0207 	bic.w	r2, r3, #7
 8003536:	4922      	ldr	r1, [pc, #136]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003538:	683b      	ldr	r3, [r7, #0]
 800353a:	4313      	orrs	r3, r2
 800353c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800353e:	4b20      	ldr	r3, [pc, #128]	@ (80035c0 <HAL_RCC_ClockConfig+0x1c0>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0307 	and.w	r3, r3, #7
 8003546:	683a      	ldr	r2, [r7, #0]
 8003548:	429a      	cmp	r2, r3
 800354a:	d001      	beq.n	8003550 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e032      	b.n	80035b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0304 	and.w	r3, r3, #4
 8003558:	2b00      	cmp	r3, #0
 800355a:	d008      	beq.n	800356e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800355c:	4b19      	ldr	r3, [pc, #100]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	68db      	ldr	r3, [r3, #12]
 8003568:	4916      	ldr	r1, [pc, #88]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 800356a:	4313      	orrs	r3, r2
 800356c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0308 	and.w	r3, r3, #8
 8003576:	2b00      	cmp	r3, #0
 8003578:	d009      	beq.n	800358e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800357a:	4b12      	ldr	r3, [pc, #72]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	691b      	ldr	r3, [r3, #16]
 8003586:	00db      	lsls	r3, r3, #3
 8003588:	490e      	ldr	r1, [pc, #56]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 800358a:	4313      	orrs	r3, r2
 800358c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800358e:	f000 f821 	bl	80035d4 <HAL_RCC_GetSysClockFreq>
 8003592:	4602      	mov	r2, r0
 8003594:	4b0b      	ldr	r3, [pc, #44]	@ (80035c4 <HAL_RCC_ClockConfig+0x1c4>)
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	091b      	lsrs	r3, r3, #4
 800359a:	f003 030f 	and.w	r3, r3, #15
 800359e:	490a      	ldr	r1, [pc, #40]	@ (80035c8 <HAL_RCC_ClockConfig+0x1c8>)
 80035a0:	5ccb      	ldrb	r3, [r1, r3]
 80035a2:	fa22 f303 	lsr.w	r3, r2, r3
 80035a6:	4a09      	ldr	r2, [pc, #36]	@ (80035cc <HAL_RCC_ClockConfig+0x1cc>)
 80035a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035aa:	4b09      	ldr	r3, [pc, #36]	@ (80035d0 <HAL_RCC_ClockConfig+0x1d0>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4618      	mov	r0, r3
 80035b0:	f7fe f9c6 	bl	8001940 <HAL_InitTick>

  return HAL_OK;
 80035b4:	2300      	movs	r3, #0
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3710      	adds	r7, #16
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	40022000 	.word	0x40022000
 80035c4:	40021000 	.word	0x40021000
 80035c8:	08009d3c 	.word	0x08009d3c
 80035cc:	20000000 	.word	0x20000000
 80035d0:	20000004 	.word	0x20000004

080035d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b087      	sub	sp, #28
 80035d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035da:	2300      	movs	r3, #0
 80035dc:	60fb      	str	r3, [r7, #12]
 80035de:	2300      	movs	r3, #0
 80035e0:	60bb      	str	r3, [r7, #8]
 80035e2:	2300      	movs	r3, #0
 80035e4:	617b      	str	r3, [r7, #20]
 80035e6:	2300      	movs	r3, #0
 80035e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80035ea:	2300      	movs	r3, #0
 80035ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035ee:	4b1e      	ldr	r3, [pc, #120]	@ (8003668 <HAL_RCC_GetSysClockFreq+0x94>)
 80035f0:	685b      	ldr	r3, [r3, #4]
 80035f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f003 030c 	and.w	r3, r3, #12
 80035fa:	2b04      	cmp	r3, #4
 80035fc:	d002      	beq.n	8003604 <HAL_RCC_GetSysClockFreq+0x30>
 80035fe:	2b08      	cmp	r3, #8
 8003600:	d003      	beq.n	800360a <HAL_RCC_GetSysClockFreq+0x36>
 8003602:	e027      	b.n	8003654 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003604:	4b19      	ldr	r3, [pc, #100]	@ (800366c <HAL_RCC_GetSysClockFreq+0x98>)
 8003606:	613b      	str	r3, [r7, #16]
      break;
 8003608:	e027      	b.n	800365a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	0c9b      	lsrs	r3, r3, #18
 800360e:	f003 030f 	and.w	r3, r3, #15
 8003612:	4a17      	ldr	r2, [pc, #92]	@ (8003670 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003614:	5cd3      	ldrb	r3, [r2, r3]
 8003616:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d010      	beq.n	8003644 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003622:	4b11      	ldr	r3, [pc, #68]	@ (8003668 <HAL_RCC_GetSysClockFreq+0x94>)
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	0c5b      	lsrs	r3, r3, #17
 8003628:	f003 0301 	and.w	r3, r3, #1
 800362c:	4a11      	ldr	r2, [pc, #68]	@ (8003674 <HAL_RCC_GetSysClockFreq+0xa0>)
 800362e:	5cd3      	ldrb	r3, [r2, r3]
 8003630:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a0d      	ldr	r2, [pc, #52]	@ (800366c <HAL_RCC_GetSysClockFreq+0x98>)
 8003636:	fb03 f202 	mul.w	r2, r3, r2
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003640:	617b      	str	r3, [r7, #20]
 8003642:	e004      	b.n	800364e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	4a0c      	ldr	r2, [pc, #48]	@ (8003678 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003648:	fb02 f303 	mul.w	r3, r2, r3
 800364c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	613b      	str	r3, [r7, #16]
      break;
 8003652:	e002      	b.n	800365a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003654:	4b05      	ldr	r3, [pc, #20]	@ (800366c <HAL_RCC_GetSysClockFreq+0x98>)
 8003656:	613b      	str	r3, [r7, #16]
      break;
 8003658:	bf00      	nop
    }
  }
  return sysclockfreq;
 800365a:	693b      	ldr	r3, [r7, #16]
}
 800365c:	4618      	mov	r0, r3
 800365e:	371c      	adds	r7, #28
 8003660:	46bd      	mov	sp, r7
 8003662:	bc80      	pop	{r7}
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	40021000 	.word	0x40021000
 800366c:	007a1200 	.word	0x007a1200
 8003670:	08009d54 	.word	0x08009d54
 8003674:	08009d64 	.word	0x08009d64
 8003678:	003d0900 	.word	0x003d0900

0800367c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800367c:	b480      	push	{r7}
 800367e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003680:	4b02      	ldr	r3, [pc, #8]	@ (800368c <HAL_RCC_GetHCLKFreq+0x10>)
 8003682:	681b      	ldr	r3, [r3, #0]
}
 8003684:	4618      	mov	r0, r3
 8003686:	46bd      	mov	sp, r7
 8003688:	bc80      	pop	{r7}
 800368a:	4770      	bx	lr
 800368c:	20000000 	.word	0x20000000

08003690 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003694:	f7ff fff2 	bl	800367c <HAL_RCC_GetHCLKFreq>
 8003698:	4602      	mov	r2, r0
 800369a:	4b05      	ldr	r3, [pc, #20]	@ (80036b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	0a1b      	lsrs	r3, r3, #8
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	4903      	ldr	r1, [pc, #12]	@ (80036b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036a6:	5ccb      	ldrb	r3, [r1, r3]
 80036a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036ac:	4618      	mov	r0, r3
 80036ae:	bd80      	pop	{r7, pc}
 80036b0:	40021000 	.word	0x40021000
 80036b4:	08009d4c 	.word	0x08009d4c

080036b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036bc:	f7ff ffde 	bl	800367c <HAL_RCC_GetHCLKFreq>
 80036c0:	4602      	mov	r2, r0
 80036c2:	4b05      	ldr	r3, [pc, #20]	@ (80036d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	0adb      	lsrs	r3, r3, #11
 80036c8:	f003 0307 	and.w	r3, r3, #7
 80036cc:	4903      	ldr	r1, [pc, #12]	@ (80036dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80036ce:	5ccb      	ldrb	r3, [r1, r3]
 80036d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	40021000 	.word	0x40021000
 80036dc:	08009d4c 	.word	0x08009d4c

080036e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80036e0:	b480      	push	{r7}
 80036e2:	b085      	sub	sp, #20
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80036e8:	4b0a      	ldr	r3, [pc, #40]	@ (8003714 <RCC_Delay+0x34>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a0a      	ldr	r2, [pc, #40]	@ (8003718 <RCC_Delay+0x38>)
 80036ee:	fba2 2303 	umull	r2, r3, r2, r3
 80036f2:	0a5b      	lsrs	r3, r3, #9
 80036f4:	687a      	ldr	r2, [r7, #4]
 80036f6:	fb02 f303 	mul.w	r3, r2, r3
 80036fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80036fc:	bf00      	nop
  }
  while (Delay --);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	1e5a      	subs	r2, r3, #1
 8003702:	60fa      	str	r2, [r7, #12]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d1f9      	bne.n	80036fc <RCC_Delay+0x1c>
}
 8003708:	bf00      	nop
 800370a:	bf00      	nop
 800370c:	3714      	adds	r7, #20
 800370e:	46bd      	mov	sp, r7
 8003710:	bc80      	pop	{r7}
 8003712:	4770      	bx	lr
 8003714:	20000000 	.word	0x20000000
 8003718:	10624dd3 	.word	0x10624dd3

0800371c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b086      	sub	sp, #24
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003724:	2300      	movs	r3, #0
 8003726:	613b      	str	r3, [r7, #16]
 8003728:	2300      	movs	r3, #0
 800372a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0301 	and.w	r3, r3, #1
 8003734:	2b00      	cmp	r3, #0
 8003736:	d07d      	beq.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003738:	2300      	movs	r3, #0
 800373a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800373c:	4b4f      	ldr	r3, [pc, #316]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800373e:	69db      	ldr	r3, [r3, #28]
 8003740:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d10d      	bne.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003748:	4b4c      	ldr	r3, [pc, #304]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800374a:	69db      	ldr	r3, [r3, #28]
 800374c:	4a4b      	ldr	r2, [pc, #300]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800374e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003752:	61d3      	str	r3, [r2, #28]
 8003754:	4b49      	ldr	r3, [pc, #292]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003756:	69db      	ldr	r3, [r3, #28]
 8003758:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800375c:	60bb      	str	r3, [r7, #8]
 800375e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003760:	2301      	movs	r3, #1
 8003762:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003764:	4b46      	ldr	r3, [pc, #280]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800376c:	2b00      	cmp	r3, #0
 800376e:	d118      	bne.n	80037a2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003770:	4b43      	ldr	r3, [pc, #268]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a42      	ldr	r2, [pc, #264]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003776:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800377a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800377c:	f7fe f922 	bl	80019c4 <HAL_GetTick>
 8003780:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003782:	e008      	b.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003784:	f7fe f91e 	bl	80019c4 <HAL_GetTick>
 8003788:	4602      	mov	r2, r0
 800378a:	693b      	ldr	r3, [r7, #16]
 800378c:	1ad3      	subs	r3, r2, r3
 800378e:	2b64      	cmp	r3, #100	@ 0x64
 8003790:	d901      	bls.n	8003796 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003792:	2303      	movs	r3, #3
 8003794:	e06d      	b.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003796:	4b3a      	ldr	r3, [pc, #232]	@ (8003880 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d0f0      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80037a2:	4b36      	ldr	r3, [pc, #216]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037a4:	6a1b      	ldr	r3, [r3, #32]
 80037a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037aa:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d02e      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80037ba:	68fa      	ldr	r2, [r7, #12]
 80037bc:	429a      	cmp	r2, r3
 80037be:	d027      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80037c0:	4b2e      	ldr	r3, [pc, #184]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037c2:	6a1b      	ldr	r3, [r3, #32]
 80037c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037c8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80037ca:	4b2e      	ldr	r3, [pc, #184]	@ (8003884 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037cc:	2201      	movs	r2, #1
 80037ce:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80037d0:	4b2c      	ldr	r3, [pc, #176]	@ (8003884 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80037d6:	4a29      	ldr	r2, [pc, #164]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d014      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037e6:	f7fe f8ed 	bl	80019c4 <HAL_GetTick>
 80037ea:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80037ec:	e00a      	b.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80037ee:	f7fe f8e9 	bl	80019c4 <HAL_GetTick>
 80037f2:	4602      	mov	r2, r0
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	1ad3      	subs	r3, r2, r3
 80037f8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d901      	bls.n	8003804 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	e036      	b.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003804:	4b1d      	ldr	r3, [pc, #116]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003806:	6a1b      	ldr	r3, [r3, #32]
 8003808:	f003 0302 	and.w	r3, r3, #2
 800380c:	2b00      	cmp	r3, #0
 800380e:	d0ee      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003810:	4b1a      	ldr	r3, [pc, #104]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003812:	6a1b      	ldr	r3, [r3, #32]
 8003814:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	4917      	ldr	r1, [pc, #92]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800381e:	4313      	orrs	r3, r2
 8003820:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003822:	7dfb      	ldrb	r3, [r7, #23]
 8003824:	2b01      	cmp	r3, #1
 8003826:	d105      	bne.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003828:	4b14      	ldr	r3, [pc, #80]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800382a:	69db      	ldr	r3, [r3, #28]
 800382c:	4a13      	ldr	r2, [pc, #76]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800382e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003832:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 0302 	and.w	r3, r3, #2
 800383c:	2b00      	cmp	r3, #0
 800383e:	d008      	beq.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003840:	4b0e      	ldr	r3, [pc, #56]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	490b      	ldr	r1, [pc, #44]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800384e:	4313      	orrs	r3, r2
 8003850:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 0310 	and.w	r3, r3, #16
 800385a:	2b00      	cmp	r3, #0
 800385c:	d008      	beq.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800385e:	4b07      	ldr	r3, [pc, #28]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003860:	685b      	ldr	r3, [r3, #4]
 8003862:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	4904      	ldr	r1, [pc, #16]	@ (800387c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800386c:	4313      	orrs	r3, r2
 800386e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003870:	2300      	movs	r3, #0
}
 8003872:	4618      	mov	r0, r3
 8003874:	3718      	adds	r7, #24
 8003876:	46bd      	mov	sp, r7
 8003878:	bd80      	pop	{r7, pc}
 800387a:	bf00      	nop
 800387c:	40021000 	.word	0x40021000
 8003880:	40007000 	.word	0x40007000
 8003884:	42420440 	.word	0x42420440

08003888 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b082      	sub	sp, #8
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d101      	bne.n	800389a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e041      	b.n	800391e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d106      	bne.n	80038b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2200      	movs	r2, #0
 80038aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f7fd feea 	bl	8001688 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2202      	movs	r2, #2
 80038b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	3304      	adds	r3, #4
 80038c4:	4619      	mov	r1, r3
 80038c6:	4610      	mov	r0, r2
 80038c8:	f000 fa9e 	bl	8003e08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2201      	movs	r2, #1
 80038e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2201      	movs	r2, #1
 8003908:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2201      	movs	r2, #1
 8003910:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800391c:	2300      	movs	r3, #0
}
 800391e:	4618      	mov	r0, r3
 8003920:	3708      	adds	r7, #8
 8003922:	46bd      	mov	sp, r7
 8003924:	bd80      	pop	{r7, pc}
	...

08003928 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003928:	b480      	push	{r7}
 800392a:	b085      	sub	sp, #20
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003936:	b2db      	uxtb	r3, r3
 8003938:	2b01      	cmp	r3, #1
 800393a:	d001      	beq.n	8003940 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e03a      	b.n	80039b6 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2202      	movs	r2, #2
 8003944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	68da      	ldr	r2, [r3, #12]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f042 0201 	orr.w	r2, r2, #1
 8003956:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a18      	ldr	r2, [pc, #96]	@ (80039c0 <HAL_TIM_Base_Start_IT+0x98>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d00e      	beq.n	8003980 <HAL_TIM_Base_Start_IT+0x58>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800396a:	d009      	beq.n	8003980 <HAL_TIM_Base_Start_IT+0x58>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a14      	ldr	r2, [pc, #80]	@ (80039c4 <HAL_TIM_Base_Start_IT+0x9c>)
 8003972:	4293      	cmp	r3, r2
 8003974:	d004      	beq.n	8003980 <HAL_TIM_Base_Start_IT+0x58>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a13      	ldr	r2, [pc, #76]	@ (80039c8 <HAL_TIM_Base_Start_IT+0xa0>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d111      	bne.n	80039a4 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	f003 0307 	and.w	r3, r3, #7
 800398a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2b06      	cmp	r3, #6
 8003990:	d010      	beq.n	80039b4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f042 0201 	orr.w	r2, r2, #1
 80039a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039a2:	e007      	b.n	80039b4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f042 0201 	orr.w	r2, r2, #1
 80039b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3714      	adds	r7, #20
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bc80      	pop	{r7}
 80039be:	4770      	bx	lr
 80039c0:	40012c00 	.word	0x40012c00
 80039c4:	40000400 	.word	0x40000400
 80039c8:	40000800 	.word	0x40000800

080039cc <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b082      	sub	sp, #8
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d101      	bne.n	80039de <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80039da:	2301      	movs	r3, #1
 80039dc:	e041      	b.n	8003a62 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d106      	bne.n	80039f8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 f839 	bl	8003a6a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2202      	movs	r2, #2
 80039fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	3304      	adds	r3, #4
 8003a08:	4619      	mov	r1, r3
 8003a0a:	4610      	mov	r0, r2
 8003a0c:	f000 f9fc 	bl	8003e08 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	3708      	adds	r7, #8
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}

08003a6a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003a6a:	b480      	push	{r7}
 8003a6c:	b083      	sub	sp, #12
 8003a6e:	af00      	add	r7, sp, #0
 8003a70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003a72:	bf00      	nop
 8003a74:	370c      	adds	r7, #12
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bc80      	pop	{r7}
 8003a7a:	4770      	bx	lr

08003a7c <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003a86:	683b      	ldr	r3, [r7, #0]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d109      	bne.n	8003aa0 <HAL_TIM_OC_Start+0x24>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	bf14      	ite	ne
 8003a98:	2301      	movne	r3, #1
 8003a9a:	2300      	moveq	r3, #0
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	e022      	b.n	8003ae6 <HAL_TIM_OC_Start+0x6a>
 8003aa0:	683b      	ldr	r3, [r7, #0]
 8003aa2:	2b04      	cmp	r3, #4
 8003aa4:	d109      	bne.n	8003aba <HAL_TIM_OC_Start+0x3e>
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	bf14      	ite	ne
 8003ab2:	2301      	movne	r3, #1
 8003ab4:	2300      	moveq	r3, #0
 8003ab6:	b2db      	uxtb	r3, r3
 8003ab8:	e015      	b.n	8003ae6 <HAL_TIM_OC_Start+0x6a>
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	2b08      	cmp	r3, #8
 8003abe:	d109      	bne.n	8003ad4 <HAL_TIM_OC_Start+0x58>
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	bf14      	ite	ne
 8003acc:	2301      	movne	r3, #1
 8003ace:	2300      	moveq	r3, #0
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	e008      	b.n	8003ae6 <HAL_TIM_OC_Start+0x6a>
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ada:	b2db      	uxtb	r3, r3
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	bf14      	ite	ne
 8003ae0:	2301      	movne	r3, #1
 8003ae2:	2300      	moveq	r3, #0
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d001      	beq.n	8003aee <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e05e      	b.n	8003bac <HAL_TIM_OC_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d104      	bne.n	8003afe <HAL_TIM_OC_Start+0x82>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	2202      	movs	r2, #2
 8003af8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003afc:	e013      	b.n	8003b26 <HAL_TIM_OC_Start+0xaa>
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	2b04      	cmp	r3, #4
 8003b02:	d104      	bne.n	8003b0e <HAL_TIM_OC_Start+0x92>
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2202      	movs	r2, #2
 8003b08:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b0c:	e00b      	b.n	8003b26 <HAL_TIM_OC_Start+0xaa>
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	2b08      	cmp	r3, #8
 8003b12:	d104      	bne.n	8003b1e <HAL_TIM_OC_Start+0xa2>
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2202      	movs	r2, #2
 8003b18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b1c:	e003      	b.n	8003b26 <HAL_TIM_OC_Start+0xaa>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2202      	movs	r2, #2
 8003b22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	6839      	ldr	r1, [r7, #0]
 8003b2e:	4618      	mov	r0, r3
 8003b30:	f000 fbf6 	bl	8004320 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a1e      	ldr	r2, [pc, #120]	@ (8003bb4 <HAL_TIM_OC_Start+0x138>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d107      	bne.n	8003b4e <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b4c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a18      	ldr	r2, [pc, #96]	@ (8003bb4 <HAL_TIM_OC_Start+0x138>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d00e      	beq.n	8003b76 <HAL_TIM_OC_Start+0xfa>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b60:	d009      	beq.n	8003b76 <HAL_TIM_OC_Start+0xfa>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	4a14      	ldr	r2, [pc, #80]	@ (8003bb8 <HAL_TIM_OC_Start+0x13c>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d004      	beq.n	8003b76 <HAL_TIM_OC_Start+0xfa>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a12      	ldr	r2, [pc, #72]	@ (8003bbc <HAL_TIM_OC_Start+0x140>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d111      	bne.n	8003b9a <HAL_TIM_OC_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	689b      	ldr	r3, [r3, #8]
 8003b7c:	f003 0307 	and.w	r3, r3, #7
 8003b80:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	2b06      	cmp	r3, #6
 8003b86:	d010      	beq.n	8003baa <HAL_TIM_OC_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f042 0201 	orr.w	r2, r2, #1
 8003b96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b98:	e007      	b.n	8003baa <HAL_TIM_OC_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f042 0201 	orr.w	r2, r2, #1
 8003ba8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003baa:	2300      	movs	r3, #0
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3710      	adds	r7, #16
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40012c00 	.word	0x40012c00
 8003bb8:	40000400 	.word	0x40000400
 8003bbc:	40000800 	.word	0x40000800

08003bc0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b086      	sub	sp, #24
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d101      	bne.n	8003bde <HAL_TIM_OC_ConfigChannel+0x1e>
 8003bda:	2302      	movs	r3, #2
 8003bdc:	e048      	b.n	8003c70 <HAL_TIM_OC_ConfigChannel+0xb0>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	2201      	movs	r2, #1
 8003be2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2b0c      	cmp	r3, #12
 8003bea:	d839      	bhi.n	8003c60 <HAL_TIM_OC_ConfigChannel+0xa0>
 8003bec:	a201      	add	r2, pc, #4	@ (adr r2, 8003bf4 <HAL_TIM_OC_ConfigChannel+0x34>)
 8003bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bf2:	bf00      	nop
 8003bf4:	08003c29 	.word	0x08003c29
 8003bf8:	08003c61 	.word	0x08003c61
 8003bfc:	08003c61 	.word	0x08003c61
 8003c00:	08003c61 	.word	0x08003c61
 8003c04:	08003c37 	.word	0x08003c37
 8003c08:	08003c61 	.word	0x08003c61
 8003c0c:	08003c61 	.word	0x08003c61
 8003c10:	08003c61 	.word	0x08003c61
 8003c14:	08003c45 	.word	0x08003c45
 8003c18:	08003c61 	.word	0x08003c61
 8003c1c:	08003c61 	.word	0x08003c61
 8003c20:	08003c61 	.word	0x08003c61
 8003c24:	08003c53 	.word	0x08003c53
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68b9      	ldr	r1, [r7, #8]
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f000 f958 	bl	8003ee4 <TIM_OC1_SetConfig>
      break;
 8003c34:	e017      	b.n	8003c66 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68b9      	ldr	r1, [r7, #8]
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f000 f9b7 	bl	8003fb0 <TIM_OC2_SetConfig>
      break;
 8003c42:	e010      	b.n	8003c66 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	68b9      	ldr	r1, [r7, #8]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f000 fa1a 	bl	8004084 <TIM_OC3_SetConfig>
      break;
 8003c50:	e009      	b.n	8003c66 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	68b9      	ldr	r1, [r7, #8]
 8003c58:	4618      	mov	r0, r3
 8003c5a:	f000 fa7d 	bl	8004158 <TIM_OC4_SetConfig>
      break;
 8003c5e:	e002      	b.n	8003c66 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	75fb      	strb	r3, [r7, #23]
      break;
 8003c64:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003c6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3718      	adds	r7, #24
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b084      	sub	sp, #16
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c82:	2300      	movs	r3, #0
 8003c84:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d101      	bne.n	8003c94 <HAL_TIM_ConfigClockSource+0x1c>
 8003c90:	2302      	movs	r3, #2
 8003c92:	e0b4      	b.n	8003dfe <HAL_TIM_ConfigClockSource+0x186>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2202      	movs	r2, #2
 8003ca0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003cb2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003cba:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68ba      	ldr	r2, [r7, #8]
 8003cc2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003ccc:	d03e      	beq.n	8003d4c <HAL_TIM_ConfigClockSource+0xd4>
 8003cce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003cd2:	f200 8087 	bhi.w	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003cda:	f000 8086 	beq.w	8003dea <HAL_TIM_ConfigClockSource+0x172>
 8003cde:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ce2:	d87f      	bhi.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003ce4:	2b70      	cmp	r3, #112	@ 0x70
 8003ce6:	d01a      	beq.n	8003d1e <HAL_TIM_ConfigClockSource+0xa6>
 8003ce8:	2b70      	cmp	r3, #112	@ 0x70
 8003cea:	d87b      	bhi.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cec:	2b60      	cmp	r3, #96	@ 0x60
 8003cee:	d050      	beq.n	8003d92 <HAL_TIM_ConfigClockSource+0x11a>
 8003cf0:	2b60      	cmp	r3, #96	@ 0x60
 8003cf2:	d877      	bhi.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cf4:	2b50      	cmp	r3, #80	@ 0x50
 8003cf6:	d03c      	beq.n	8003d72 <HAL_TIM_ConfigClockSource+0xfa>
 8003cf8:	2b50      	cmp	r3, #80	@ 0x50
 8003cfa:	d873      	bhi.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003cfc:	2b40      	cmp	r3, #64	@ 0x40
 8003cfe:	d058      	beq.n	8003db2 <HAL_TIM_ConfigClockSource+0x13a>
 8003d00:	2b40      	cmp	r3, #64	@ 0x40
 8003d02:	d86f      	bhi.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003d04:	2b30      	cmp	r3, #48	@ 0x30
 8003d06:	d064      	beq.n	8003dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8003d08:	2b30      	cmp	r3, #48	@ 0x30
 8003d0a:	d86b      	bhi.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003d0c:	2b20      	cmp	r3, #32
 8003d0e:	d060      	beq.n	8003dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8003d10:	2b20      	cmp	r3, #32
 8003d12:	d867      	bhi.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d05c      	beq.n	8003dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8003d18:	2b10      	cmp	r3, #16
 8003d1a:	d05a      	beq.n	8003dd2 <HAL_TIM_ConfigClockSource+0x15a>
 8003d1c:	e062      	b.n	8003de4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d2e:	f000 fad8 	bl	80042e2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003d40:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	68ba      	ldr	r2, [r7, #8]
 8003d48:	609a      	str	r2, [r3, #8]
      break;
 8003d4a:	e04f      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003d5c:	f000 fac1 	bl	80042e2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	689a      	ldr	r2, [r3, #8]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d6e:	609a      	str	r2, [r3, #8]
      break;
 8003d70:	e03c      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d7a:	683b      	ldr	r3, [r7, #0]
 8003d7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003d7e:	461a      	mov	r2, r3
 8003d80:	f000 fa38 	bl	80041f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	2150      	movs	r1, #80	@ 0x50
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f000 fa8f 	bl	80042ae <TIM_ITRx_SetConfig>
      break;
 8003d90:	e02c      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003d9e:	461a      	mov	r2, r3
 8003da0:	f000 fa56 	bl	8004250 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	2160      	movs	r1, #96	@ 0x60
 8003daa:	4618      	mov	r0, r3
 8003dac:	f000 fa7f 	bl	80042ae <TIM_ITRx_SetConfig>
      break;
 8003db0:	e01c      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	f000 fa18 	bl	80041f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	2140      	movs	r1, #64	@ 0x40
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f000 fa6f 	bl	80042ae <TIM_ITRx_SetConfig>
      break;
 8003dd0:	e00c      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	4619      	mov	r1, r3
 8003ddc:	4610      	mov	r0, r2
 8003dde:	f000 fa66 	bl	80042ae <TIM_ITRx_SetConfig>
      break;
 8003de2:	e003      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	73fb      	strb	r3, [r7, #15]
      break;
 8003de8:	e000      	b.n	8003dec <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003dea:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003dfc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dfe:	4618      	mov	r0, r3
 8003e00:	3710      	adds	r7, #16
 8003e02:	46bd      	mov	sp, r7
 8003e04:	bd80      	pop	{r7, pc}
	...

08003e08 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b085      	sub	sp, #20
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	6078      	str	r0, [r7, #4]
 8003e10:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a2f      	ldr	r2, [pc, #188]	@ (8003ed8 <TIM_Base_SetConfig+0xd0>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	d00b      	beq.n	8003e38 <TIM_Base_SetConfig+0x30>
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e26:	d007      	beq.n	8003e38 <TIM_Base_SetConfig+0x30>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	4a2c      	ldr	r2, [pc, #176]	@ (8003edc <TIM_Base_SetConfig+0xd4>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d003      	beq.n	8003e38 <TIM_Base_SetConfig+0x30>
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	4a2b      	ldr	r2, [pc, #172]	@ (8003ee0 <TIM_Base_SetConfig+0xd8>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d108      	bne.n	8003e4a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	68fa      	ldr	r2, [r7, #12]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a22      	ldr	r2, [pc, #136]	@ (8003ed8 <TIM_Base_SetConfig+0xd0>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d00b      	beq.n	8003e6a <TIM_Base_SetConfig+0x62>
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e58:	d007      	beq.n	8003e6a <TIM_Base_SetConfig+0x62>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	4a1f      	ldr	r2, [pc, #124]	@ (8003edc <TIM_Base_SetConfig+0xd4>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d003      	beq.n	8003e6a <TIM_Base_SetConfig+0x62>
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	4a1e      	ldr	r2, [pc, #120]	@ (8003ee0 <TIM_Base_SetConfig+0xd8>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d108      	bne.n	8003e7c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	68fa      	ldr	r2, [r7, #12]
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e82:	683b      	ldr	r3, [r7, #0]
 8003e84:	695b      	ldr	r3, [r3, #20]
 8003e86:	4313      	orrs	r3, r2
 8003e88:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	689a      	ldr	r2, [r3, #8]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	4a0d      	ldr	r2, [pc, #52]	@ (8003ed8 <TIM_Base_SetConfig+0xd0>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d103      	bne.n	8003eb0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ea8:	683b      	ldr	r3, [r7, #0]
 8003eaa:	691a      	ldr	r2, [r3, #16]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	f003 0301 	and.w	r3, r3, #1
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d005      	beq.n	8003ece <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	691b      	ldr	r3, [r3, #16]
 8003ec6:	f023 0201 	bic.w	r2, r3, #1
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	611a      	str	r2, [r3, #16]
  }
}
 8003ece:	bf00      	nop
 8003ed0:	3714      	adds	r7, #20
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bc80      	pop	{r7}
 8003ed6:	4770      	bx	lr
 8003ed8:	40012c00 	.word	0x40012c00
 8003edc:	40000400 	.word	0x40000400
 8003ee0:	40000800 	.word	0x40000800

08003ee4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b087      	sub	sp, #28
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6a1b      	ldr	r3, [r3, #32]
 8003ef2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a1b      	ldr	r3, [r3, #32]
 8003ef8:	f023 0201 	bic.w	r2, r3, #1
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	699b      	ldr	r3, [r3, #24]
 8003f0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f023 0303 	bic.w	r3, r3, #3
 8003f1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68fa      	ldr	r2, [r7, #12]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f26:	697b      	ldr	r3, [r7, #20]
 8003f28:	f023 0302 	bic.w	r3, r3, #2
 8003f2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	697a      	ldr	r2, [r7, #20]
 8003f34:	4313      	orrs	r3, r2
 8003f36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a1c      	ldr	r2, [pc, #112]	@ (8003fac <TIM_OC1_SetConfig+0xc8>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d10c      	bne.n	8003f5a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	f023 0308 	bic.w	r3, r3, #8
 8003f46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	697a      	ldr	r2, [r7, #20]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	f023 0304 	bic.w	r3, r3, #4
 8003f58:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a13      	ldr	r2, [pc, #76]	@ (8003fac <TIM_OC1_SetConfig+0xc8>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d111      	bne.n	8003f86 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003f70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	695b      	ldr	r3, [r3, #20]
 8003f76:	693a      	ldr	r2, [r7, #16]
 8003f78:	4313      	orrs	r3, r2
 8003f7a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	699b      	ldr	r3, [r3, #24]
 8003f80:	693a      	ldr	r2, [r7, #16]
 8003f82:	4313      	orrs	r3, r2
 8003f84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	693a      	ldr	r2, [r7, #16]
 8003f8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	68fa      	ldr	r2, [r7, #12]
 8003f90:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	685a      	ldr	r2, [r3, #4]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	697a      	ldr	r2, [r7, #20]
 8003f9e:	621a      	str	r2, [r3, #32]
}
 8003fa0:	bf00      	nop
 8003fa2:	371c      	adds	r7, #28
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bc80      	pop	{r7}
 8003fa8:	4770      	bx	lr
 8003faa:	bf00      	nop
 8003fac:	40012c00 	.word	0x40012c00

08003fb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b087      	sub	sp, #28
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
 8003fb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a1b      	ldr	r3, [r3, #32]
 8003fbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a1b      	ldr	r3, [r3, #32]
 8003fc4:	f023 0210 	bic.w	r2, r3, #16
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	699b      	ldr	r3, [r3, #24]
 8003fd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003fde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003fe6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	021b      	lsls	r3, r3, #8
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003ff4:	697b      	ldr	r3, [r7, #20]
 8003ff6:	f023 0320 	bic.w	r3, r3, #32
 8003ffa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	011b      	lsls	r3, r3, #4
 8004002:	697a      	ldr	r2, [r7, #20]
 8004004:	4313      	orrs	r3, r2
 8004006:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	4a1d      	ldr	r2, [pc, #116]	@ (8004080 <TIM_OC2_SetConfig+0xd0>)
 800400c:	4293      	cmp	r3, r2
 800400e:	d10d      	bne.n	800402c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004010:	697b      	ldr	r3, [r7, #20]
 8004012:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004016:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004018:	683b      	ldr	r3, [r7, #0]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	011b      	lsls	r3, r3, #4
 800401e:	697a      	ldr	r2, [r7, #20]
 8004020:	4313      	orrs	r3, r2
 8004022:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800402a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a14      	ldr	r2, [pc, #80]	@ (8004080 <TIM_OC2_SetConfig+0xd0>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d113      	bne.n	800405c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800403a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004042:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	695b      	ldr	r3, [r3, #20]
 8004048:	009b      	lsls	r3, r3, #2
 800404a:	693a      	ldr	r2, [r7, #16]
 800404c:	4313      	orrs	r3, r2
 800404e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	699b      	ldr	r3, [r3, #24]
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	693a      	ldr	r2, [r7, #16]
 8004058:	4313      	orrs	r3, r2
 800405a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	693a      	ldr	r2, [r7, #16]
 8004060:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	68fa      	ldr	r2, [r7, #12]
 8004066:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	685a      	ldr	r2, [r3, #4]
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	697a      	ldr	r2, [r7, #20]
 8004074:	621a      	str	r2, [r3, #32]
}
 8004076:	bf00      	nop
 8004078:	371c      	adds	r7, #28
 800407a:	46bd      	mov	sp, r7
 800407c:	bc80      	pop	{r7}
 800407e:	4770      	bx	lr
 8004080:	40012c00 	.word	0x40012c00

08004084 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004084:	b480      	push	{r7}
 8004086:	b087      	sub	sp, #28
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a1b      	ldr	r3, [r3, #32]
 8004092:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6a1b      	ldr	r3, [r3, #32]
 8004098:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	69db      	ldr	r3, [r3, #28]
 80040aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	f023 0303 	bic.w	r3, r3, #3
 80040ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68fa      	ldr	r2, [r7, #12]
 80040c2:	4313      	orrs	r3, r2
 80040c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80040c6:	697b      	ldr	r3, [r7, #20]
 80040c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80040cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	021b      	lsls	r3, r3, #8
 80040d4:	697a      	ldr	r2, [r7, #20]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a1d      	ldr	r2, [pc, #116]	@ (8004154 <TIM_OC3_SetConfig+0xd0>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d10d      	bne.n	80040fe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80040e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	021b      	lsls	r3, r3, #8
 80040f0:	697a      	ldr	r2, [r7, #20]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80040fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4a14      	ldr	r2, [pc, #80]	@ (8004154 <TIM_OC3_SetConfig+0xd0>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d113      	bne.n	800412e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800410c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004114:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	011b      	lsls	r3, r3, #4
 800411c:	693a      	ldr	r2, [r7, #16]
 800411e:	4313      	orrs	r3, r2
 8004120:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	699b      	ldr	r3, [r3, #24]
 8004126:	011b      	lsls	r3, r3, #4
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	4313      	orrs	r3, r2
 800412c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	693a      	ldr	r2, [r7, #16]
 8004132:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	685a      	ldr	r2, [r3, #4]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	697a      	ldr	r2, [r7, #20]
 8004146:	621a      	str	r2, [r3, #32]
}
 8004148:	bf00      	nop
 800414a:	371c      	adds	r7, #28
 800414c:	46bd      	mov	sp, r7
 800414e:	bc80      	pop	{r7}
 8004150:	4770      	bx	lr
 8004152:	bf00      	nop
 8004154:	40012c00 	.word	0x40012c00

08004158 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004158:	b480      	push	{r7}
 800415a:	b087      	sub	sp, #28
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
 8004160:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6a1b      	ldr	r3, [r3, #32]
 8004166:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	6a1b      	ldr	r3, [r3, #32]
 800416c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	69db      	ldr	r3, [r3, #28]
 800417e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004186:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800418e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	021b      	lsls	r3, r3, #8
 8004196:	68fa      	ldr	r2, [r7, #12]
 8004198:	4313      	orrs	r3, r2
 800419a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80041a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	031b      	lsls	r3, r3, #12
 80041aa:	693a      	ldr	r2, [r7, #16]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	4a0f      	ldr	r2, [pc, #60]	@ (80041f0 <TIM_OC4_SetConfig+0x98>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d109      	bne.n	80041cc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80041be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	695b      	ldr	r3, [r3, #20]
 80041c4:	019b      	lsls	r3, r3, #6
 80041c6:	697a      	ldr	r2, [r7, #20]
 80041c8:	4313      	orrs	r3, r2
 80041ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	697a      	ldr	r2, [r7, #20]
 80041d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	68fa      	ldr	r2, [r7, #12]
 80041d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685a      	ldr	r2, [r3, #4]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	693a      	ldr	r2, [r7, #16]
 80041e4:	621a      	str	r2, [r3, #32]
}
 80041e6:	bf00      	nop
 80041e8:	371c      	adds	r7, #28
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bc80      	pop	{r7}
 80041ee:	4770      	bx	lr
 80041f0:	40012c00 	.word	0x40012c00

080041f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041f4:	b480      	push	{r7}
 80041f6:	b087      	sub	sp, #28
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	60f8      	str	r0, [r7, #12]
 80041fc:	60b9      	str	r1, [r7, #8]
 80041fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6a1b      	ldr	r3, [r3, #32]
 8004204:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6a1b      	ldr	r3, [r3, #32]
 800420a:	f023 0201 	bic.w	r2, r3, #1
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	699b      	ldr	r3, [r3, #24]
 8004216:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800421e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	011b      	lsls	r3, r3, #4
 8004224:	693a      	ldr	r2, [r7, #16]
 8004226:	4313      	orrs	r3, r2
 8004228:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	f023 030a 	bic.w	r3, r3, #10
 8004230:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004232:	697a      	ldr	r2, [r7, #20]
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	4313      	orrs	r3, r2
 8004238:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	693a      	ldr	r2, [r7, #16]
 800423e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	697a      	ldr	r2, [r7, #20]
 8004244:	621a      	str	r2, [r3, #32]
}
 8004246:	bf00      	nop
 8004248:	371c      	adds	r7, #28
 800424a:	46bd      	mov	sp, r7
 800424c:	bc80      	pop	{r7}
 800424e:	4770      	bx	lr

08004250 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004250:	b480      	push	{r7}
 8004252:	b087      	sub	sp, #28
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	6a1b      	ldr	r3, [r3, #32]
 8004260:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	6a1b      	ldr	r3, [r3, #32]
 8004266:	f023 0210 	bic.w	r2, r3, #16
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800427a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	031b      	lsls	r3, r3, #12
 8004280:	693a      	ldr	r2, [r7, #16]
 8004282:	4313      	orrs	r3, r2
 8004284:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004286:	697b      	ldr	r3, [r7, #20]
 8004288:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800428c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	011b      	lsls	r3, r3, #4
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	4313      	orrs	r3, r2
 8004296:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	693a      	ldr	r2, [r7, #16]
 800429c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	621a      	str	r2, [r3, #32]
}
 80042a4:	bf00      	nop
 80042a6:	371c      	adds	r7, #28
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bc80      	pop	{r7}
 80042ac:	4770      	bx	lr

080042ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042ae:	b480      	push	{r7}
 80042b0:	b085      	sub	sp, #20
 80042b2:	af00      	add	r7, sp, #0
 80042b4:	6078      	str	r0, [r7, #4]
 80042b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80042c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80042c6:	683a      	ldr	r2, [r7, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	f043 0307 	orr.w	r3, r3, #7
 80042d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	68fa      	ldr	r2, [r7, #12]
 80042d6:	609a      	str	r2, [r3, #8]
}
 80042d8:	bf00      	nop
 80042da:	3714      	adds	r7, #20
 80042dc:	46bd      	mov	sp, r7
 80042de:	bc80      	pop	{r7}
 80042e0:	4770      	bx	lr

080042e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80042e2:	b480      	push	{r7}
 80042e4:	b087      	sub	sp, #28
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	60f8      	str	r0, [r7, #12]
 80042ea:	60b9      	str	r1, [r7, #8]
 80042ec:	607a      	str	r2, [r7, #4]
 80042ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80042fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	021a      	lsls	r2, r3, #8
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	431a      	orrs	r2, r3
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	4313      	orrs	r3, r2
 800430a:	697a      	ldr	r2, [r7, #20]
 800430c:	4313      	orrs	r3, r2
 800430e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	609a      	str	r2, [r3, #8]
}
 8004316:	bf00      	nop
 8004318:	371c      	adds	r7, #28
 800431a:	46bd      	mov	sp, r7
 800431c:	bc80      	pop	{r7}
 800431e:	4770      	bx	lr

08004320 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004320:	b480      	push	{r7}
 8004322:	b087      	sub	sp, #28
 8004324:	af00      	add	r7, sp, #0
 8004326:	60f8      	str	r0, [r7, #12]
 8004328:	60b9      	str	r1, [r7, #8]
 800432a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	f003 031f 	and.w	r3, r3, #31
 8004332:	2201      	movs	r2, #1
 8004334:	fa02 f303 	lsl.w	r3, r2, r3
 8004338:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6a1a      	ldr	r2, [r3, #32]
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	43db      	mvns	r3, r3
 8004342:	401a      	ands	r2, r3
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6a1a      	ldr	r2, [r3, #32]
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	f003 031f 	and.w	r3, r3, #31
 8004352:	6879      	ldr	r1, [r7, #4]
 8004354:	fa01 f303 	lsl.w	r3, r1, r3
 8004358:	431a      	orrs	r2, r3
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	621a      	str	r2, [r3, #32]
}
 800435e:	bf00      	nop
 8004360:	371c      	adds	r7, #28
 8004362:	46bd      	mov	sp, r7
 8004364:	bc80      	pop	{r7}
 8004366:	4770      	bx	lr

08004368 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004368:	b480      	push	{r7}
 800436a:	b085      	sub	sp, #20
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004378:	2b01      	cmp	r3, #1
 800437a:	d101      	bne.n	8004380 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800437c:	2302      	movs	r3, #2
 800437e:	e046      	b.n	800440e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2201      	movs	r2, #1
 8004384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2202      	movs	r2, #2
 800438c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	68fa      	ldr	r2, [r7, #12]
 80043ae:	4313      	orrs	r3, r2
 80043b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	68fa      	ldr	r2, [r7, #12]
 80043b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4a16      	ldr	r2, [pc, #88]	@ (8004418 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80043c0:	4293      	cmp	r3, r2
 80043c2:	d00e      	beq.n	80043e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043cc:	d009      	beq.n	80043e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a12      	ldr	r2, [pc, #72]	@ (800441c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80043d4:	4293      	cmp	r3, r2
 80043d6:	d004      	beq.n	80043e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a10      	ldr	r2, [pc, #64]	@ (8004420 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d10c      	bne.n	80043fc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	68ba      	ldr	r2, [r7, #8]
 80043fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2201      	movs	r2, #1
 8004400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800440c:	2300      	movs	r3, #0
}
 800440e:	4618      	mov	r0, r3
 8004410:	3714      	adds	r7, #20
 8004412:	46bd      	mov	sp, r7
 8004414:	bc80      	pop	{r7}
 8004416:	4770      	bx	lr
 8004418:	40012c00 	.word	0x40012c00
 800441c:	40000400 	.word	0x40000400
 8004420:	40000800 	.word	0x40000800

08004424 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b082      	sub	sp, #8
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d101      	bne.n	8004436 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004432:	2301      	movs	r3, #1
 8004434:	e042      	b.n	80044bc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800443c:	b2db      	uxtb	r3, r3
 800443e:	2b00      	cmp	r3, #0
 8004440:	d106      	bne.n	8004450 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2200      	movs	r2, #0
 8004446:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	f7fd f9bc 	bl	80017c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2224      	movs	r2, #36	@ 0x24
 8004454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	68da      	ldr	r2, [r3, #12]
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004466:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	f000 fdb7 	bl	8004fdc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	691a      	ldr	r2, [r3, #16]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800447c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	695a      	ldr	r2, [r3, #20]
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800448c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	68da      	ldr	r2, [r3, #12]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800449c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2220      	movs	r2, #32
 80044a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2220      	movs	r2, #32
 80044b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80044ba:	2300      	movs	r3, #0
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3708      	adds	r7, #8
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bd80      	pop	{r7, pc}

080044c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b08a      	sub	sp, #40	@ 0x28
 80044c8:	af02      	add	r7, sp, #8
 80044ca:	60f8      	str	r0, [r7, #12]
 80044cc:	60b9      	str	r1, [r7, #8]
 80044ce:	603b      	str	r3, [r7, #0]
 80044d0:	4613      	mov	r3, r2
 80044d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044d4:	2300      	movs	r3, #0
 80044d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044de:	b2db      	uxtb	r3, r3
 80044e0:	2b20      	cmp	r3, #32
 80044e2:	d175      	bne.n	80045d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d002      	beq.n	80044f0 <HAL_UART_Transmit+0x2c>
 80044ea:	88fb      	ldrh	r3, [r7, #6]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d101      	bne.n	80044f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e06e      	b.n	80045d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	2200      	movs	r2, #0
 80044f8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2221      	movs	r2, #33	@ 0x21
 80044fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004502:	f7fd fa5f 	bl	80019c4 <HAL_GetTick>
 8004506:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	88fa      	ldrh	r2, [r7, #6]
 800450c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	88fa      	ldrh	r2, [r7, #6]
 8004512:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800451c:	d108      	bne.n	8004530 <HAL_UART_Transmit+0x6c>
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	691b      	ldr	r3, [r3, #16]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d104      	bne.n	8004530 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004526:	2300      	movs	r3, #0
 8004528:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	61bb      	str	r3, [r7, #24]
 800452e:	e003      	b.n	8004538 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004534:	2300      	movs	r3, #0
 8004536:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004538:	e02e      	b.n	8004598 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	9300      	str	r3, [sp, #0]
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	2200      	movs	r2, #0
 8004542:	2180      	movs	r1, #128	@ 0x80
 8004544:	68f8      	ldr	r0, [r7, #12]
 8004546:	f000 fb1c 	bl	8004b82 <UART_WaitOnFlagUntilTimeout>
 800454a:	4603      	mov	r3, r0
 800454c:	2b00      	cmp	r3, #0
 800454e:	d005      	beq.n	800455c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2220      	movs	r2, #32
 8004554:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004558:	2303      	movs	r3, #3
 800455a:	e03a      	b.n	80045d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d10b      	bne.n	800457a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004562:	69bb      	ldr	r3, [r7, #24]
 8004564:	881b      	ldrh	r3, [r3, #0]
 8004566:	461a      	mov	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004570:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004572:	69bb      	ldr	r3, [r7, #24]
 8004574:	3302      	adds	r3, #2
 8004576:	61bb      	str	r3, [r7, #24]
 8004578:	e007      	b.n	800458a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	781a      	ldrb	r2, [r3, #0]
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004584:	69fb      	ldr	r3, [r7, #28]
 8004586:	3301      	adds	r3, #1
 8004588:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800458e:	b29b      	uxth	r3, r3
 8004590:	3b01      	subs	r3, #1
 8004592:	b29a      	uxth	r2, r3
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800459c:	b29b      	uxth	r3, r3
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1cb      	bne.n	800453a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	9300      	str	r3, [sp, #0]
 80045a6:	697b      	ldr	r3, [r7, #20]
 80045a8:	2200      	movs	r2, #0
 80045aa:	2140      	movs	r1, #64	@ 0x40
 80045ac:	68f8      	ldr	r0, [r7, #12]
 80045ae:	f000 fae8 	bl	8004b82 <UART_WaitOnFlagUntilTimeout>
 80045b2:	4603      	mov	r3, r0
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d005      	beq.n	80045c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2220      	movs	r2, #32
 80045bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80045c0:	2303      	movs	r3, #3
 80045c2:	e006      	b.n	80045d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2220      	movs	r2, #32
 80045c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80045cc:	2300      	movs	r3, #0
 80045ce:	e000      	b.n	80045d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80045d0:	2302      	movs	r3, #2
  }
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3720      	adds	r7, #32
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}

080045da <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80045da:	b580      	push	{r7, lr}
 80045dc:	b084      	sub	sp, #16
 80045de:	af00      	add	r7, sp, #0
 80045e0:	60f8      	str	r0, [r7, #12]
 80045e2:	60b9      	str	r1, [r7, #8]
 80045e4:	4613      	mov	r3, r2
 80045e6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	2b20      	cmp	r3, #32
 80045f2:	d112      	bne.n	800461a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80045f4:	68bb      	ldr	r3, [r7, #8]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d002      	beq.n	8004600 <HAL_UART_Receive_IT+0x26>
 80045fa:	88fb      	ldrh	r3, [r7, #6]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d101      	bne.n	8004604 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e00b      	b.n	800461c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800460a:	88fb      	ldrh	r3, [r7, #6]
 800460c:	461a      	mov	r2, r3
 800460e:	68b9      	ldr	r1, [r7, #8]
 8004610:	68f8      	ldr	r0, [r7, #12]
 8004612:	f000 fb0f 	bl	8004c34 <UART_Start_Receive_IT>
 8004616:	4603      	mov	r3, r0
 8004618:	e000      	b.n	800461c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800461a:	2302      	movs	r3, #2
  }
}
 800461c:	4618      	mov	r0, r3
 800461e:	3710      	adds	r7, #16
 8004620:	46bd      	mov	sp, r7
 8004622:	bd80      	pop	{r7, pc}

08004624 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b0ba      	sub	sp, #232	@ 0xe8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	695b      	ldr	r3, [r3, #20]
 8004646:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800464a:	2300      	movs	r3, #0
 800464c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004650:	2300      	movs	r3, #0
 8004652:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800465a:	f003 030f 	and.w	r3, r3, #15
 800465e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004662:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10f      	bne.n	800468a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800466a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800466e:	f003 0320 	and.w	r3, r3, #32
 8004672:	2b00      	cmp	r3, #0
 8004674:	d009      	beq.n	800468a <HAL_UART_IRQHandler+0x66>
 8004676:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800467a:	f003 0320 	and.w	r3, r3, #32
 800467e:	2b00      	cmp	r3, #0
 8004680:	d003      	beq.n	800468a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f000 fbec 	bl	8004e60 <UART_Receive_IT>
      return;
 8004688:	e25b      	b.n	8004b42 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800468a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800468e:	2b00      	cmp	r3, #0
 8004690:	f000 80de 	beq.w	8004850 <HAL_UART_IRQHandler+0x22c>
 8004694:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004698:	f003 0301 	and.w	r3, r3, #1
 800469c:	2b00      	cmp	r3, #0
 800469e:	d106      	bne.n	80046ae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80046a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046a4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	f000 80d1 	beq.w	8004850 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80046ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046b2:	f003 0301 	and.w	r3, r3, #1
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d00b      	beq.n	80046d2 <HAL_UART_IRQHandler+0xae>
 80046ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d005      	beq.n	80046d2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ca:	f043 0201 	orr.w	r2, r3, #1
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046d6:	f003 0304 	and.w	r3, r3, #4
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00b      	beq.n	80046f6 <HAL_UART_IRQHandler+0xd2>
 80046de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d005      	beq.n	80046f6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ee:	f043 0202 	orr.w	r2, r3, #2
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046fa:	f003 0302 	and.w	r3, r3, #2
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d00b      	beq.n	800471a <HAL_UART_IRQHandler+0xf6>
 8004702:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004706:	f003 0301 	and.w	r3, r3, #1
 800470a:	2b00      	cmp	r3, #0
 800470c:	d005      	beq.n	800471a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004712:	f043 0204 	orr.w	r2, r3, #4
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800471a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800471e:	f003 0308 	and.w	r3, r3, #8
 8004722:	2b00      	cmp	r3, #0
 8004724:	d011      	beq.n	800474a <HAL_UART_IRQHandler+0x126>
 8004726:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800472a:	f003 0320 	and.w	r3, r3, #32
 800472e:	2b00      	cmp	r3, #0
 8004730:	d105      	bne.n	800473e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004732:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004736:	f003 0301 	and.w	r3, r3, #1
 800473a:	2b00      	cmp	r3, #0
 800473c:	d005      	beq.n	800474a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004742:	f043 0208 	orr.w	r2, r3, #8
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800474e:	2b00      	cmp	r3, #0
 8004750:	f000 81f2 	beq.w	8004b38 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004758:	f003 0320 	and.w	r3, r3, #32
 800475c:	2b00      	cmp	r3, #0
 800475e:	d008      	beq.n	8004772 <HAL_UART_IRQHandler+0x14e>
 8004760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004764:	f003 0320 	and.w	r3, r3, #32
 8004768:	2b00      	cmp	r3, #0
 800476a:	d002      	beq.n	8004772 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 fb77 	bl	8004e60 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	695b      	ldr	r3, [r3, #20]
 8004778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800477c:	2b00      	cmp	r3, #0
 800477e:	bf14      	ite	ne
 8004780:	2301      	movne	r3, #1
 8004782:	2300      	moveq	r3, #0
 8004784:	b2db      	uxtb	r3, r3
 8004786:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800478e:	f003 0308 	and.w	r3, r3, #8
 8004792:	2b00      	cmp	r3, #0
 8004794:	d103      	bne.n	800479e <HAL_UART_IRQHandler+0x17a>
 8004796:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800479a:	2b00      	cmp	r3, #0
 800479c:	d04f      	beq.n	800483e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f000 fa81 	bl	8004ca6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d041      	beq.n	8004836 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	3314      	adds	r3, #20
 80047b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80047c0:	e853 3f00 	ldrex	r3, [r3]
 80047c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80047c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80047cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	3314      	adds	r3, #20
 80047da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80047de:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80047e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047e6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80047ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80047ee:	e841 2300 	strex	r3, r2, [r1]
 80047f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80047f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d1d9      	bne.n	80047b2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004802:	2b00      	cmp	r3, #0
 8004804:	d013      	beq.n	800482e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800480a:	4a7e      	ldr	r2, [pc, #504]	@ (8004a04 <HAL_UART_IRQHandler+0x3e0>)
 800480c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004812:	4618      	mov	r0, r3
 8004814:	f7fd feac 	bl	8002570 <HAL_DMA_Abort_IT>
 8004818:	4603      	mov	r3, r0
 800481a:	2b00      	cmp	r3, #0
 800481c:	d016      	beq.n	800484c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004822:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004828:	4610      	mov	r0, r2
 800482a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800482c:	e00e      	b.n	800484c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f000 f993 	bl	8004b5a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004834:	e00a      	b.n	800484c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004836:	6878      	ldr	r0, [r7, #4]
 8004838:	f000 f98f 	bl	8004b5a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800483c:	e006      	b.n	800484c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f000 f98b 	bl	8004b5a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800484a:	e175      	b.n	8004b38 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800484c:	bf00      	nop
    return;
 800484e:	e173      	b.n	8004b38 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004854:	2b01      	cmp	r3, #1
 8004856:	f040 814f 	bne.w	8004af8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800485a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800485e:	f003 0310 	and.w	r3, r3, #16
 8004862:	2b00      	cmp	r3, #0
 8004864:	f000 8148 	beq.w	8004af8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800486c:	f003 0310 	and.w	r3, r3, #16
 8004870:	2b00      	cmp	r3, #0
 8004872:	f000 8141 	beq.w	8004af8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004876:	2300      	movs	r3, #0
 8004878:	60bb      	str	r3, [r7, #8]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	60bb      	str	r3, [r7, #8]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	60bb      	str	r3, [r7, #8]
 800488a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	695b      	ldr	r3, [r3, #20]
 8004892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004896:	2b00      	cmp	r3, #0
 8004898:	f000 80b6 	beq.w	8004a08 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80048a8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	f000 8145 	beq.w	8004b3c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80048b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80048ba:	429a      	cmp	r2, r3
 80048bc:	f080 813e 	bcs.w	8004b3c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80048c6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048cc:	699b      	ldr	r3, [r3, #24]
 80048ce:	2b20      	cmp	r3, #32
 80048d0:	f000 8088 	beq.w	80049e4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	330c      	adds	r3, #12
 80048da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048de:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80048e2:	e853 3f00 	ldrex	r3, [r3]
 80048e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80048ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80048ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80048f2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	330c      	adds	r3, #12
 80048fc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004900:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004904:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004908:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800490c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004910:	e841 2300 	strex	r3, r2, [r1]
 8004914:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004918:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800491c:	2b00      	cmp	r3, #0
 800491e:	d1d9      	bne.n	80048d4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	3314      	adds	r3, #20
 8004926:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004928:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800492a:	e853 3f00 	ldrex	r3, [r3]
 800492e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004930:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004932:	f023 0301 	bic.w	r3, r3, #1
 8004936:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	3314      	adds	r3, #20
 8004940:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004944:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004948:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800494a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800494c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004950:	e841 2300 	strex	r3, r2, [r1]
 8004954:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004956:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004958:	2b00      	cmp	r3, #0
 800495a:	d1e1      	bne.n	8004920 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	3314      	adds	r3, #20
 8004962:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004964:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004966:	e853 3f00 	ldrex	r3, [r3]
 800496a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800496c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800496e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004972:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	3314      	adds	r3, #20
 800497c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004980:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004982:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004984:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004986:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004988:	e841 2300 	strex	r3, r2, [r1]
 800498c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800498e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1e3      	bne.n	800495c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2220      	movs	r2, #32
 8004998:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	330c      	adds	r3, #12
 80049a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049ac:	e853 3f00 	ldrex	r3, [r3]
 80049b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80049b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049b4:	f023 0310 	bic.w	r3, r3, #16
 80049b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	330c      	adds	r3, #12
 80049c2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80049c6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80049c8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80049cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80049ce:	e841 2300 	strex	r3, r2, [r1]
 80049d2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80049d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d1e3      	bne.n	80049a2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049de:	4618      	mov	r0, r3
 80049e0:	f7fd fd8a 	bl	80024f8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2202      	movs	r2, #2
 80049e8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	b29b      	uxth	r3, r3
 80049f8:	4619      	mov	r1, r3
 80049fa:	6878      	ldr	r0, [r7, #4]
 80049fc:	f000 f8b6 	bl	8004b6c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a00:	e09c      	b.n	8004b3c <HAL_UART_IRQHandler+0x518>
 8004a02:	bf00      	nop
 8004a04:	08004d6b 	.word	0x08004d6b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a10:	b29b      	uxth	r3, r3
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a1c:	b29b      	uxth	r3, r3
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	f000 808e 	beq.w	8004b40 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004a24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	f000 8089 	beq.w	8004b40 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	330c      	adds	r3, #12
 8004a34:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a38:	e853 3f00 	ldrex	r3, [r3]
 8004a3c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a44:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	330c      	adds	r3, #12
 8004a4e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004a52:	647a      	str	r2, [r7, #68]	@ 0x44
 8004a54:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a56:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004a58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a5a:	e841 2300 	strex	r3, r2, [r1]
 8004a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d1e3      	bne.n	8004a2e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	3314      	adds	r3, #20
 8004a6c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a70:	e853 3f00 	ldrex	r3, [r3]
 8004a74:	623b      	str	r3, [r7, #32]
   return(result);
 8004a76:	6a3b      	ldr	r3, [r7, #32]
 8004a78:	f023 0301 	bic.w	r3, r3, #1
 8004a7c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	3314      	adds	r3, #20
 8004a86:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004a8a:	633a      	str	r2, [r7, #48]	@ 0x30
 8004a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004a90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a92:	e841 2300 	strex	r3, r2, [r1]
 8004a96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d1e3      	bne.n	8004a66 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	330c      	adds	r3, #12
 8004ab2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab4:	693b      	ldr	r3, [r7, #16]
 8004ab6:	e853 3f00 	ldrex	r3, [r3]
 8004aba:	60fb      	str	r3, [r7, #12]
   return(result);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f023 0310 	bic.w	r3, r3, #16
 8004ac2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	330c      	adds	r3, #12
 8004acc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004ad0:	61fa      	str	r2, [r7, #28]
 8004ad2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ad4:	69b9      	ldr	r1, [r7, #24]
 8004ad6:	69fa      	ldr	r2, [r7, #28]
 8004ad8:	e841 2300 	strex	r3, r2, [r1]
 8004adc:	617b      	str	r3, [r7, #20]
   return(result);
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d1e3      	bne.n	8004aac <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004aea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004aee:	4619      	mov	r1, r3
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f000 f83b 	bl	8004b6c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004af6:	e023      	b.n	8004b40 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004afc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d009      	beq.n	8004b18 <HAL_UART_IRQHandler+0x4f4>
 8004b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d003      	beq.n	8004b18 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004b10:	6878      	ldr	r0, [r7, #4]
 8004b12:	f000 f93e 	bl	8004d92 <UART_Transmit_IT>
    return;
 8004b16:	e014      	b.n	8004b42 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d00e      	beq.n	8004b42 <HAL_UART_IRQHandler+0x51e>
 8004b24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d008      	beq.n	8004b42 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f000 f97d 	bl	8004e30 <UART_EndTransmit_IT>
    return;
 8004b36:	e004      	b.n	8004b42 <HAL_UART_IRQHandler+0x51e>
    return;
 8004b38:	bf00      	nop
 8004b3a:	e002      	b.n	8004b42 <HAL_UART_IRQHandler+0x51e>
      return;
 8004b3c:	bf00      	nop
 8004b3e:	e000      	b.n	8004b42 <HAL_UART_IRQHandler+0x51e>
      return;
 8004b40:	bf00      	nop
  }
}
 8004b42:	37e8      	adds	r7, #232	@ 0xe8
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}

08004b48 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004b50:	bf00      	nop
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	bc80      	pop	{r7}
 8004b58:	4770      	bx	lr

08004b5a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b5a:	b480      	push	{r7}
 8004b5c:	b083      	sub	sp, #12
 8004b5e:	af00      	add	r7, sp, #0
 8004b60:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004b62:	bf00      	nop
 8004b64:	370c      	adds	r7, #12
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bc80      	pop	{r7}
 8004b6a:	4770      	bx	lr

08004b6c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	460b      	mov	r3, r1
 8004b76:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004b78:	bf00      	nop
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	bc80      	pop	{r7}
 8004b80:	4770      	bx	lr

08004b82 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004b82:	b580      	push	{r7, lr}
 8004b84:	b086      	sub	sp, #24
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	60f8      	str	r0, [r7, #12]
 8004b8a:	60b9      	str	r1, [r7, #8]
 8004b8c:	603b      	str	r3, [r7, #0]
 8004b8e:	4613      	mov	r3, r2
 8004b90:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b92:	e03b      	b.n	8004c0c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b94:	6a3b      	ldr	r3, [r7, #32]
 8004b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b9a:	d037      	beq.n	8004c0c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b9c:	f7fc ff12 	bl	80019c4 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	6a3a      	ldr	r2, [r7, #32]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d302      	bcc.n	8004bb2 <UART_WaitOnFlagUntilTimeout+0x30>
 8004bac:	6a3b      	ldr	r3, [r7, #32]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d101      	bne.n	8004bb6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004bb2:	2303      	movs	r3, #3
 8004bb4:	e03a      	b.n	8004c2c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68db      	ldr	r3, [r3, #12]
 8004bbc:	f003 0304 	and.w	r3, r3, #4
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d023      	beq.n	8004c0c <UART_WaitOnFlagUntilTimeout+0x8a>
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	2b80      	cmp	r3, #128	@ 0x80
 8004bc8:	d020      	beq.n	8004c0c <UART_WaitOnFlagUntilTimeout+0x8a>
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	2b40      	cmp	r3, #64	@ 0x40
 8004bce:	d01d      	beq.n	8004c0c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0308 	and.w	r3, r3, #8
 8004bda:	2b08      	cmp	r3, #8
 8004bdc:	d116      	bne.n	8004c0c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004bde:	2300      	movs	r3, #0
 8004be0:	617b      	str	r3, [r7, #20]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	617b      	str	r3, [r7, #20]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	617b      	str	r3, [r7, #20]
 8004bf2:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f000 f856 	bl	8004ca6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2208      	movs	r2, #8
 8004bfe:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e00f      	b.n	8004c2c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	68bb      	ldr	r3, [r7, #8]
 8004c14:	4013      	ands	r3, r2
 8004c16:	68ba      	ldr	r2, [r7, #8]
 8004c18:	429a      	cmp	r2, r3
 8004c1a:	bf0c      	ite	eq
 8004c1c:	2301      	moveq	r3, #1
 8004c1e:	2300      	movne	r3, #0
 8004c20:	b2db      	uxtb	r3, r3
 8004c22:	461a      	mov	r2, r3
 8004c24:	79fb      	ldrb	r3, [r7, #7]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d0b4      	beq.n	8004b94 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3718      	adds	r7, #24
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b085      	sub	sp, #20
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	4613      	mov	r3, r2
 8004c40:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	68ba      	ldr	r2, [r7, #8]
 8004c46:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	88fa      	ldrh	r2, [r7, #6]
 8004c4c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	88fa      	ldrh	r2, [r7, #6]
 8004c52:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2200      	movs	r2, #0
 8004c58:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2222      	movs	r2, #34	@ 0x22
 8004c5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d007      	beq.n	8004c7a <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	68da      	ldr	r2, [r3, #12]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c78:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	695a      	ldr	r2, [r3, #20]
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f042 0201 	orr.w	r2, r2, #1
 8004c88:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	68da      	ldr	r2, [r3, #12]
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f042 0220 	orr.w	r2, r2, #32
 8004c98:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3714      	adds	r7, #20
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bc80      	pop	{r7}
 8004ca4:	4770      	bx	lr

08004ca6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ca6:	b480      	push	{r7}
 8004ca8:	b095      	sub	sp, #84	@ 0x54
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	330c      	adds	r3, #12
 8004cb4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cb6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cb8:	e853 3f00 	ldrex	r3, [r3]
 8004cbc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004cbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cc0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004cc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	330c      	adds	r3, #12
 8004ccc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004cce:	643a      	str	r2, [r7, #64]	@ 0x40
 8004cd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004cd4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004cd6:	e841 2300 	strex	r3, r2, [r1]
 8004cda:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004cdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d1e5      	bne.n	8004cae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	3314      	adds	r3, #20
 8004ce8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cea:	6a3b      	ldr	r3, [r7, #32]
 8004cec:	e853 3f00 	ldrex	r3, [r3]
 8004cf0:	61fb      	str	r3, [r7, #28]
   return(result);
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	f023 0301 	bic.w	r3, r3, #1
 8004cf8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	3314      	adds	r3, #20
 8004d00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d04:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d0a:	e841 2300 	strex	r3, r2, [r1]
 8004d0e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d1e5      	bne.n	8004ce2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d119      	bne.n	8004d52 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	330c      	adds	r3, #12
 8004d24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	e853 3f00 	ldrex	r3, [r3]
 8004d2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	f023 0310 	bic.w	r3, r3, #16
 8004d34:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	330c      	adds	r3, #12
 8004d3c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d3e:	61ba      	str	r2, [r7, #24]
 8004d40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d42:	6979      	ldr	r1, [r7, #20]
 8004d44:	69ba      	ldr	r2, [r7, #24]
 8004d46:	e841 2300 	strex	r3, r2, [r1]
 8004d4a:	613b      	str	r3, [r7, #16]
   return(result);
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d1e5      	bne.n	8004d1e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2220      	movs	r2, #32
 8004d56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004d60:	bf00      	nop
 8004d62:	3754      	adds	r7, #84	@ 0x54
 8004d64:	46bd      	mov	sp, r7
 8004d66:	bc80      	pop	{r7}
 8004d68:	4770      	bx	lr

08004d6a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d6a:	b580      	push	{r7, lr}
 8004d6c:	b084      	sub	sp, #16
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d76:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2200      	movs	r2, #0
 8004d82:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004d84:	68f8      	ldr	r0, [r7, #12]
 8004d86:	f7ff fee8 	bl	8004b5a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004d8a:	bf00      	nop
 8004d8c:	3710      	adds	r7, #16
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004d92:	b480      	push	{r7}
 8004d94:	b085      	sub	sp, #20
 8004d96:	af00      	add	r7, sp, #0
 8004d98:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	2b21      	cmp	r3, #33	@ 0x21
 8004da4:	d13e      	bne.n	8004e24 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dae:	d114      	bne.n	8004dda <UART_Transmit_IT+0x48>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	691b      	ldr	r3, [r3, #16]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d110      	bne.n	8004dda <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a1b      	ldr	r3, [r3, #32]
 8004dbc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	881b      	ldrh	r3, [r3, #0]
 8004dc2:	461a      	mov	r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004dcc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a1b      	ldr	r3, [r3, #32]
 8004dd2:	1c9a      	adds	r2, r3, #2
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	621a      	str	r2, [r3, #32]
 8004dd8:	e008      	b.n	8004dec <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a1b      	ldr	r3, [r3, #32]
 8004dde:	1c59      	adds	r1, r3, #1
 8004de0:	687a      	ldr	r2, [r7, #4]
 8004de2:	6211      	str	r1, [r2, #32]
 8004de4:	781a      	ldrb	r2, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	3b01      	subs	r3, #1
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	687a      	ldr	r2, [r7, #4]
 8004df8:	4619      	mov	r1, r3
 8004dfa:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d10f      	bne.n	8004e20 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	68da      	ldr	r2, [r3, #12]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e0e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68da      	ldr	r2, [r3, #12]
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e1e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e20:	2300      	movs	r3, #0
 8004e22:	e000      	b.n	8004e26 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004e24:	2302      	movs	r3, #2
  }
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3714      	adds	r7, #20
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bc80      	pop	{r7}
 8004e2e:	4770      	bx	lr

08004e30 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b082      	sub	sp, #8
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	68da      	ldr	r2, [r3, #12]
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e46:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2220      	movs	r2, #32
 8004e4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e50:	6878      	ldr	r0, [r7, #4]
 8004e52:	f7ff fe79 	bl	8004b48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e56:	2300      	movs	r3, #0
}
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3708      	adds	r7, #8
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}

08004e60 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b08c      	sub	sp, #48	@ 0x30
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e6e:	b2db      	uxtb	r3, r3
 8004e70:	2b22      	cmp	r3, #34	@ 0x22
 8004e72:	f040 80ae 	bne.w	8004fd2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e7e:	d117      	bne.n	8004eb0 <UART_Receive_IT+0x50>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	691b      	ldr	r3, [r3, #16]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d113      	bne.n	8004eb0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004e88:	2300      	movs	r3, #0
 8004e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e90:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e9e:	b29a      	uxth	r2, r3
 8004ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ea2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ea8:	1c9a      	adds	r2, r3, #2
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	629a      	str	r2, [r3, #40]	@ 0x28
 8004eae:	e026      	b.n	8004efe <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004ec2:	d007      	beq.n	8004ed4 <UART_Receive_IT+0x74>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d10a      	bne.n	8004ee2 <UART_Receive_IT+0x82>
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	691b      	ldr	r3, [r3, #16]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d106      	bne.n	8004ee2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	b2da      	uxtb	r2, r3
 8004edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ede:	701a      	strb	r2, [r3, #0]
 8004ee0:	e008      	b.n	8004ef4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004eee:	b2da      	uxtb	r2, r3
 8004ef0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ef2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ef8:	1c5a      	adds	r2, r3, #1
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004f02:	b29b      	uxth	r3, r3
 8004f04:	3b01      	subs	r3, #1
 8004f06:	b29b      	uxth	r3, r3
 8004f08:	687a      	ldr	r2, [r7, #4]
 8004f0a:	4619      	mov	r1, r3
 8004f0c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d15d      	bne.n	8004fce <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	68da      	ldr	r2, [r3, #12]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f022 0220 	bic.w	r2, r2, #32
 8004f20:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	68da      	ldr	r2, [r3, #12]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f30:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	695a      	ldr	r2, [r3, #20]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f022 0201 	bic.w	r2, r2, #1
 8004f40:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2220      	movs	r2, #32
 8004f46:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d135      	bne.n	8004fc4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	330c      	adds	r3, #12
 8004f64:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f66:	697b      	ldr	r3, [r7, #20]
 8004f68:	e853 3f00 	ldrex	r3, [r3]
 8004f6c:	613b      	str	r3, [r7, #16]
   return(result);
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	f023 0310 	bic.w	r3, r3, #16
 8004f74:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	330c      	adds	r3, #12
 8004f7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f7e:	623a      	str	r2, [r7, #32]
 8004f80:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f82:	69f9      	ldr	r1, [r7, #28]
 8004f84:	6a3a      	ldr	r2, [r7, #32]
 8004f86:	e841 2300 	strex	r3, r2, [r1]
 8004f8a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f8c:	69bb      	ldr	r3, [r7, #24]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d1e5      	bne.n	8004f5e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0310 	and.w	r3, r3, #16
 8004f9c:	2b10      	cmp	r3, #16
 8004f9e:	d10a      	bne.n	8004fb6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	60fb      	str	r3, [r7, #12]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	60fb      	str	r3, [r7, #12]
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	60fb      	str	r3, [r7, #12]
 8004fb4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004fba:	4619      	mov	r1, r3
 8004fbc:	6878      	ldr	r0, [r7, #4]
 8004fbe:	f7ff fdd5 	bl	8004b6c <HAL_UARTEx_RxEventCallback>
 8004fc2:	e002      	b.n	8004fca <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f001 f945 	bl	8006254 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004fca:	2300      	movs	r3, #0
 8004fcc:	e002      	b.n	8004fd4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	e000      	b.n	8004fd4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004fd2:	2302      	movs	r3, #2
  }
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3730      	adds	r7, #48	@ 0x30
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}

08004fdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	b084      	sub	sp, #16
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	68da      	ldr	r2, [r3, #12]
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	430a      	orrs	r2, r1
 8004ff8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	689a      	ldr	r2, [r3, #8]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	691b      	ldr	r3, [r3, #16]
 8005002:	431a      	orrs	r2, r3
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	695b      	ldr	r3, [r3, #20]
 8005008:	4313      	orrs	r3, r2
 800500a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005016:	f023 030c 	bic.w	r3, r3, #12
 800501a:	687a      	ldr	r2, [r7, #4]
 800501c:	6812      	ldr	r2, [r2, #0]
 800501e:	68b9      	ldr	r1, [r7, #8]
 8005020:	430b      	orrs	r3, r1
 8005022:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	695b      	ldr	r3, [r3, #20]
 800502a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	699a      	ldr	r2, [r3, #24]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	430a      	orrs	r2, r1
 8005038:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	4a2c      	ldr	r2, [pc, #176]	@ (80050f0 <UART_SetConfig+0x114>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d103      	bne.n	800504c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005044:	f7fe fb38 	bl	80036b8 <HAL_RCC_GetPCLK2Freq>
 8005048:	60f8      	str	r0, [r7, #12]
 800504a:	e002      	b.n	8005052 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800504c:	f7fe fb20 	bl	8003690 <HAL_RCC_GetPCLK1Freq>
 8005050:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005052:	68fa      	ldr	r2, [r7, #12]
 8005054:	4613      	mov	r3, r2
 8005056:	009b      	lsls	r3, r3, #2
 8005058:	4413      	add	r3, r2
 800505a:	009a      	lsls	r2, r3, #2
 800505c:	441a      	add	r2, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	009b      	lsls	r3, r3, #2
 8005064:	fbb2 f3f3 	udiv	r3, r2, r3
 8005068:	4a22      	ldr	r2, [pc, #136]	@ (80050f4 <UART_SetConfig+0x118>)
 800506a:	fba2 2303 	umull	r2, r3, r2, r3
 800506e:	095b      	lsrs	r3, r3, #5
 8005070:	0119      	lsls	r1, r3, #4
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	4613      	mov	r3, r2
 8005076:	009b      	lsls	r3, r3, #2
 8005078:	4413      	add	r3, r2
 800507a:	009a      	lsls	r2, r3, #2
 800507c:	441a      	add	r2, r3
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	fbb2 f2f3 	udiv	r2, r2, r3
 8005088:	4b1a      	ldr	r3, [pc, #104]	@ (80050f4 <UART_SetConfig+0x118>)
 800508a:	fba3 0302 	umull	r0, r3, r3, r2
 800508e:	095b      	lsrs	r3, r3, #5
 8005090:	2064      	movs	r0, #100	@ 0x64
 8005092:	fb00 f303 	mul.w	r3, r0, r3
 8005096:	1ad3      	subs	r3, r2, r3
 8005098:	011b      	lsls	r3, r3, #4
 800509a:	3332      	adds	r3, #50	@ 0x32
 800509c:	4a15      	ldr	r2, [pc, #84]	@ (80050f4 <UART_SetConfig+0x118>)
 800509e:	fba2 2303 	umull	r2, r3, r2, r3
 80050a2:	095b      	lsrs	r3, r3, #5
 80050a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80050a8:	4419      	add	r1, r3
 80050aa:	68fa      	ldr	r2, [r7, #12]
 80050ac:	4613      	mov	r3, r2
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	4413      	add	r3, r2
 80050b2:	009a      	lsls	r2, r3, #2
 80050b4:	441a      	add	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	685b      	ldr	r3, [r3, #4]
 80050ba:	009b      	lsls	r3, r3, #2
 80050bc:	fbb2 f2f3 	udiv	r2, r2, r3
 80050c0:	4b0c      	ldr	r3, [pc, #48]	@ (80050f4 <UART_SetConfig+0x118>)
 80050c2:	fba3 0302 	umull	r0, r3, r3, r2
 80050c6:	095b      	lsrs	r3, r3, #5
 80050c8:	2064      	movs	r0, #100	@ 0x64
 80050ca:	fb00 f303 	mul.w	r3, r0, r3
 80050ce:	1ad3      	subs	r3, r2, r3
 80050d0:	011b      	lsls	r3, r3, #4
 80050d2:	3332      	adds	r3, #50	@ 0x32
 80050d4:	4a07      	ldr	r2, [pc, #28]	@ (80050f4 <UART_SetConfig+0x118>)
 80050d6:	fba2 2303 	umull	r2, r3, r2, r3
 80050da:	095b      	lsrs	r3, r3, #5
 80050dc:	f003 020f 	and.w	r2, r3, #15
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	440a      	add	r2, r1
 80050e6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80050e8:	bf00      	nop
 80050ea:	3710      	adds	r7, #16
 80050ec:	46bd      	mov	sp, r7
 80050ee:	bd80      	pop	{r7, pc}
 80050f0:	40013800 	.word	0x40013800
 80050f4:	51eb851f 	.word	0x51eb851f

080050f8 <app_init>:

task_dta_t task_dta_list[TASK_QTY];

/********************** external functions definition ************************/
void app_init(void)
{
 80050f8:	b590      	push	{r4, r7, lr}
 80050fa:	b085      	sub	sp, #20
 80050fc:	af02      	add	r7, sp, #8
	uint32_t index;

	/* Print out: Application Initialized */
	LOGGER_INFO(" ");
 80050fe:	b672      	cpsid	i
 8005100:	4b8e      	ldr	r3, [pc, #568]	@ (800533c <app_init+0x244>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a8e      	ldr	r2, [pc, #568]	@ (8005340 <app_init+0x248>)
 8005106:	213f      	movs	r1, #63	@ 0x3f
 8005108:	4618      	mov	r0, r3
 800510a:	f002 fdcb 	bl	8007ca4 <sniprintf>
 800510e:	4603      	mov	r3, r0
 8005110:	4a8c      	ldr	r2, [pc, #560]	@ (8005344 <app_init+0x24c>)
 8005112:	6013      	str	r3, [r2, #0]
 8005114:	4b89      	ldr	r3, [pc, #548]	@ (800533c <app_init+0x244>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4618      	mov	r0, r3
 800511a:	f000 fa23 	bl	8005564 <logger_log_print_>
 800511e:	b662      	cpsie	i
 8005120:	b672      	cpsid	i
 8005122:	4b86      	ldr	r3, [pc, #536]	@ (800533c <app_init+0x244>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	4a88      	ldr	r2, [pc, #544]	@ (8005348 <app_init+0x250>)
 8005128:	213f      	movs	r1, #63	@ 0x3f
 800512a:	4618      	mov	r0, r3
 800512c:	f002 fdba 	bl	8007ca4 <sniprintf>
 8005130:	4603      	mov	r3, r0
 8005132:	4a84      	ldr	r2, [pc, #528]	@ (8005344 <app_init+0x24c>)
 8005134:	6013      	str	r3, [r2, #0]
 8005136:	4b81      	ldr	r3, [pc, #516]	@ (800533c <app_init+0x244>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4618      	mov	r0, r3
 800513c:	f000 fa12 	bl	8005564 <logger_log_print_>
 8005140:	b662      	cpsie	i
 8005142:	b672      	cpsid	i
 8005144:	4b7d      	ldr	r3, [pc, #500]	@ (800533c <app_init+0x244>)
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	4a80      	ldr	r2, [pc, #512]	@ (800534c <app_init+0x254>)
 800514a:	213f      	movs	r1, #63	@ 0x3f
 800514c:	4618      	mov	r0, r3
 800514e:	f002 fda9 	bl	8007ca4 <sniprintf>
 8005152:	4603      	mov	r3, r0
 8005154:	4a7b      	ldr	r2, [pc, #492]	@ (8005344 <app_init+0x24c>)
 8005156:	6013      	str	r3, [r2, #0]
 8005158:	4b78      	ldr	r3, [pc, #480]	@ (800533c <app_init+0x244>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	4618      	mov	r0, r3
 800515e:	f000 fa01 	bl	8005564 <logger_log_print_>
 8005162:	b662      	cpsie	i
	LOGGER_INFO("%s is running - Tick [mS] = %lu", GET_NAME(app_init), HAL_GetTick());
 8005164:	b672      	cpsid	i
 8005166:	4b75      	ldr	r3, [pc, #468]	@ (800533c <app_init+0x244>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a75      	ldr	r2, [pc, #468]	@ (8005340 <app_init+0x248>)
 800516c:	213f      	movs	r1, #63	@ 0x3f
 800516e:	4618      	mov	r0, r3
 8005170:	f002 fd98 	bl	8007ca4 <sniprintf>
 8005174:	4603      	mov	r3, r0
 8005176:	4a73      	ldr	r2, [pc, #460]	@ (8005344 <app_init+0x24c>)
 8005178:	6013      	str	r3, [r2, #0]
 800517a:	4b70      	ldr	r3, [pc, #448]	@ (800533c <app_init+0x244>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4618      	mov	r0, r3
 8005180:	f000 f9f0 	bl	8005564 <logger_log_print_>
 8005184:	b662      	cpsie	i
 8005186:	b672      	cpsid	i
 8005188:	4b6c      	ldr	r3, [pc, #432]	@ (800533c <app_init+0x244>)
 800518a:	681c      	ldr	r4, [r3, #0]
 800518c:	f7fc fc1a 	bl	80019c4 <HAL_GetTick>
 8005190:	4603      	mov	r3, r0
 8005192:	9300      	str	r3, [sp, #0]
 8005194:	4b6e      	ldr	r3, [pc, #440]	@ (8005350 <app_init+0x258>)
 8005196:	4a6f      	ldr	r2, [pc, #444]	@ (8005354 <app_init+0x25c>)
 8005198:	213f      	movs	r1, #63	@ 0x3f
 800519a:	4620      	mov	r0, r4
 800519c:	f002 fd82 	bl	8007ca4 <sniprintf>
 80051a0:	4603      	mov	r3, r0
 80051a2:	4a68      	ldr	r2, [pc, #416]	@ (8005344 <app_init+0x24c>)
 80051a4:	6013      	str	r3, [r2, #0]
 80051a6:	4b65      	ldr	r3, [pc, #404]	@ (800533c <app_init+0x244>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4618      	mov	r0, r3
 80051ac:	f000 f9da 	bl	8005564 <logger_log_print_>
 80051b0:	b662      	cpsie	i
 80051b2:	b672      	cpsid	i
 80051b4:	4b61      	ldr	r3, [pc, #388]	@ (800533c <app_init+0x244>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4a64      	ldr	r2, [pc, #400]	@ (800534c <app_init+0x254>)
 80051ba:	213f      	movs	r1, #63	@ 0x3f
 80051bc:	4618      	mov	r0, r3
 80051be:	f002 fd71 	bl	8007ca4 <sniprintf>
 80051c2:	4603      	mov	r3, r0
 80051c4:	4a5f      	ldr	r2, [pc, #380]	@ (8005344 <app_init+0x24c>)
 80051c6:	6013      	str	r3, [r2, #0]
 80051c8:	4b5c      	ldr	r3, [pc, #368]	@ (800533c <app_init+0x244>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4618      	mov	r0, r3
 80051ce:	f000 f9c9 	bl	8005564 <logger_log_print_>
 80051d2:	b662      	cpsie	i

	LOGGER_INFO(p_sys);
 80051d4:	b672      	cpsid	i
 80051d6:	4b59      	ldr	r3, [pc, #356]	@ (800533c <app_init+0x244>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a59      	ldr	r2, [pc, #356]	@ (8005340 <app_init+0x248>)
 80051dc:	213f      	movs	r1, #63	@ 0x3f
 80051de:	4618      	mov	r0, r3
 80051e0:	f002 fd60 	bl	8007ca4 <sniprintf>
 80051e4:	4603      	mov	r3, r0
 80051e6:	4a57      	ldr	r2, [pc, #348]	@ (8005344 <app_init+0x24c>)
 80051e8:	6013      	str	r3, [r2, #0]
 80051ea:	4b54      	ldr	r3, [pc, #336]	@ (800533c <app_init+0x244>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4618      	mov	r0, r3
 80051f0:	f000 f9b8 	bl	8005564 <logger_log_print_>
 80051f4:	b662      	cpsie	i
 80051f6:	b672      	cpsid	i
 80051f8:	4b50      	ldr	r3, [pc, #320]	@ (800533c <app_init+0x244>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a56      	ldr	r2, [pc, #344]	@ (8005358 <app_init+0x260>)
 80051fe:	6812      	ldr	r2, [r2, #0]
 8005200:	213f      	movs	r1, #63	@ 0x3f
 8005202:	4618      	mov	r0, r3
 8005204:	f002 fd4e 	bl	8007ca4 <sniprintf>
 8005208:	4603      	mov	r3, r0
 800520a:	4a4e      	ldr	r2, [pc, #312]	@ (8005344 <app_init+0x24c>)
 800520c:	6013      	str	r3, [r2, #0]
 800520e:	4b4b      	ldr	r3, [pc, #300]	@ (800533c <app_init+0x244>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	4618      	mov	r0, r3
 8005214:	f000 f9a6 	bl	8005564 <logger_log_print_>
 8005218:	b662      	cpsie	i
 800521a:	b672      	cpsid	i
 800521c:	4b47      	ldr	r3, [pc, #284]	@ (800533c <app_init+0x244>)
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4a4a      	ldr	r2, [pc, #296]	@ (800534c <app_init+0x254>)
 8005222:	213f      	movs	r1, #63	@ 0x3f
 8005224:	4618      	mov	r0, r3
 8005226:	f002 fd3d 	bl	8007ca4 <sniprintf>
 800522a:	4603      	mov	r3, r0
 800522c:	4a45      	ldr	r2, [pc, #276]	@ (8005344 <app_init+0x24c>)
 800522e:	6013      	str	r3, [r2, #0]
 8005230:	4b42      	ldr	r3, [pc, #264]	@ (800533c <app_init+0x244>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4618      	mov	r0, r3
 8005236:	f000 f995 	bl	8005564 <logger_log_print_>
 800523a:	b662      	cpsie	i
	LOGGER_INFO(p_app);
 800523c:	b672      	cpsid	i
 800523e:	4b3f      	ldr	r3, [pc, #252]	@ (800533c <app_init+0x244>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a3f      	ldr	r2, [pc, #252]	@ (8005340 <app_init+0x248>)
 8005244:	213f      	movs	r1, #63	@ 0x3f
 8005246:	4618      	mov	r0, r3
 8005248:	f002 fd2c 	bl	8007ca4 <sniprintf>
 800524c:	4603      	mov	r3, r0
 800524e:	4a3d      	ldr	r2, [pc, #244]	@ (8005344 <app_init+0x24c>)
 8005250:	6013      	str	r3, [r2, #0]
 8005252:	4b3a      	ldr	r3, [pc, #232]	@ (800533c <app_init+0x244>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4618      	mov	r0, r3
 8005258:	f000 f984 	bl	8005564 <logger_log_print_>
 800525c:	b662      	cpsie	i
 800525e:	b672      	cpsid	i
 8005260:	4b36      	ldr	r3, [pc, #216]	@ (800533c <app_init+0x244>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a3d      	ldr	r2, [pc, #244]	@ (800535c <app_init+0x264>)
 8005266:	6812      	ldr	r2, [r2, #0]
 8005268:	213f      	movs	r1, #63	@ 0x3f
 800526a:	4618      	mov	r0, r3
 800526c:	f002 fd1a 	bl	8007ca4 <sniprintf>
 8005270:	4603      	mov	r3, r0
 8005272:	4a34      	ldr	r2, [pc, #208]	@ (8005344 <app_init+0x24c>)
 8005274:	6013      	str	r3, [r2, #0]
 8005276:	4b31      	ldr	r3, [pc, #196]	@ (800533c <app_init+0x244>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	4618      	mov	r0, r3
 800527c:	f000 f972 	bl	8005564 <logger_log_print_>
 8005280:	b662      	cpsie	i
 8005282:	b672      	cpsid	i
 8005284:	4b2d      	ldr	r3, [pc, #180]	@ (800533c <app_init+0x244>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a30      	ldr	r2, [pc, #192]	@ (800534c <app_init+0x254>)
 800528a:	213f      	movs	r1, #63	@ 0x3f
 800528c:	4618      	mov	r0, r3
 800528e:	f002 fd09 	bl	8007ca4 <sniprintf>
 8005292:	4603      	mov	r3, r0
 8005294:	4a2b      	ldr	r2, [pc, #172]	@ (8005344 <app_init+0x24c>)
 8005296:	6013      	str	r3, [r2, #0]
 8005298:	4b28      	ldr	r3, [pc, #160]	@ (800533c <app_init+0x244>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	4618      	mov	r0, r3
 800529e:	f000 f961 	bl	8005564 <logger_log_print_>
 80052a2:	b662      	cpsie	i

	/* Init & Print out: Application execution counter */
	g_app_cnt = G_APP_CNT_INI;
 80052a4:	4b2e      	ldr	r3, [pc, #184]	@ (8005360 <app_init+0x268>)
 80052a6:	2200      	movs	r2, #0
 80052a8:	601a      	str	r2, [r3, #0]
	LOGGER_INFO(" %s = %lu", GET_NAME(g_app_cnt), g_app_cnt);
 80052aa:	b672      	cpsid	i
 80052ac:	4b23      	ldr	r3, [pc, #140]	@ (800533c <app_init+0x244>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a23      	ldr	r2, [pc, #140]	@ (8005340 <app_init+0x248>)
 80052b2:	213f      	movs	r1, #63	@ 0x3f
 80052b4:	4618      	mov	r0, r3
 80052b6:	f002 fcf5 	bl	8007ca4 <sniprintf>
 80052ba:	4603      	mov	r3, r0
 80052bc:	4a21      	ldr	r2, [pc, #132]	@ (8005344 <app_init+0x24c>)
 80052be:	6013      	str	r3, [r2, #0]
 80052c0:	4b1e      	ldr	r3, [pc, #120]	@ (800533c <app_init+0x244>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4618      	mov	r0, r3
 80052c6:	f000 f94d 	bl	8005564 <logger_log_print_>
 80052ca:	b662      	cpsie	i
 80052cc:	b672      	cpsid	i
 80052ce:	4b1b      	ldr	r3, [pc, #108]	@ (800533c <app_init+0x244>)
 80052d0:	6818      	ldr	r0, [r3, #0]
 80052d2:	4b23      	ldr	r3, [pc, #140]	@ (8005360 <app_init+0x268>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	9300      	str	r3, [sp, #0]
 80052d8:	4b22      	ldr	r3, [pc, #136]	@ (8005364 <app_init+0x26c>)
 80052da:	4a23      	ldr	r2, [pc, #140]	@ (8005368 <app_init+0x270>)
 80052dc:	213f      	movs	r1, #63	@ 0x3f
 80052de:	f002 fce1 	bl	8007ca4 <sniprintf>
 80052e2:	4603      	mov	r3, r0
 80052e4:	4a17      	ldr	r2, [pc, #92]	@ (8005344 <app_init+0x24c>)
 80052e6:	6013      	str	r3, [r2, #0]
 80052e8:	4b14      	ldr	r3, [pc, #80]	@ (800533c <app_init+0x244>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4618      	mov	r0, r3
 80052ee:	f000 f939 	bl	8005564 <logger_log_print_>
 80052f2:	b662      	cpsie	i
 80052f4:	b672      	cpsid	i
 80052f6:	4b11      	ldr	r3, [pc, #68]	@ (800533c <app_init+0x244>)
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a14      	ldr	r2, [pc, #80]	@ (800534c <app_init+0x254>)
 80052fc:	213f      	movs	r1, #63	@ 0x3f
 80052fe:	4618      	mov	r0, r3
 8005300:	f002 fcd0 	bl	8007ca4 <sniprintf>
 8005304:	4603      	mov	r3, r0
 8005306:	4a0f      	ldr	r2, [pc, #60]	@ (8005344 <app_init+0x24c>)
 8005308:	6013      	str	r3, [r2, #0]
 800530a:	4b0c      	ldr	r3, [pc, #48]	@ (800533c <app_init+0x244>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4618      	mov	r0, r3
 8005310:	f000 f928 	bl	8005564 <logger_log_print_>
 8005314:	b662      	cpsie	i
/*!< DWT Cycle Counter register */
/*!< CYCCNTENA bit in DWT_CONTROL register */
static inline void cycle_counter_init(void) __attribute__((always_inline));
static inline void cycle_counter_init(void)
{
	 CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;/* enable DWT hardware */
 8005316:	4b15      	ldr	r3, [pc, #84]	@ (800536c <app_init+0x274>)
 8005318:	68db      	ldr	r3, [r3, #12]
 800531a:	4a14      	ldr	r2, [pc, #80]	@ (800536c <app_init+0x274>)
 800531c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005320:	60d3      	str	r3, [r2, #12]
	 DWT->CYCCNT = 0;								/* reset cycle counter */
 8005322:	4b13      	ldr	r3, [pc, #76]	@ (8005370 <app_init+0x278>)
 8005324:	2200      	movs	r2, #0
 8005326:	605a      	str	r2, [r3, #4]
	 DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;			/* start counting */
 8005328:	4b11      	ldr	r3, [pc, #68]	@ (8005370 <app_init+0x278>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a10      	ldr	r2, [pc, #64]	@ (8005370 <app_init+0x278>)
 800532e:	f043 0301 	orr.w	r3, r3, #1
 8005332:	6013      	str	r3, [r2, #0]
}
 8005334:	bf00      	nop

	/* Init Cycle Counter */
	cycle_counter_init();

    /* Go through the task arrays */
	for (index = 0; TASK_QTY > index; index++)
 8005336:	2300      	movs	r3, #0
 8005338:	607b      	str	r3, [r7, #4]
 800533a:	e036      	b.n	80053aa <app_init+0x2b2>
 800533c:	08009da4 	.word	0x08009da4
 8005340:	080097d8 	.word	0x080097d8
 8005344:	20000300 	.word	0x20000300
 8005348:	080097e0 	.word	0x080097e0
 800534c:	080097e4 	.word	0x080097e4
 8005350:	080097e8 	.word	0x080097e8
 8005354:	080097f4 	.word	0x080097f4
 8005358:	2000000c 	.word	0x2000000c
 800535c:	20000010 	.word	0x20000010
 8005360:	200002a0 	.word	0x200002a0
 8005364:	08009814 	.word	0x08009814
 8005368:	08009820 	.word	0x08009820
 800536c:	e000edf0 	.word	0xe000edf0
 8005370:	e0001000 	.word	0xe0001000
	{
		/* Run task_x_init */
		(*task_cfg_list[index].task_init)(task_cfg_list[index].parameters);
 8005374:	491a      	ldr	r1, [pc, #104]	@ (80053e0 <app_init+0x2e8>)
 8005376:	687a      	ldr	r2, [r7, #4]
 8005378:	4613      	mov	r3, r2
 800537a:	005b      	lsls	r3, r3, #1
 800537c:	4413      	add	r3, r2
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	440b      	add	r3, r1
 8005382:	6819      	ldr	r1, [r3, #0]
 8005384:	4816      	ldr	r0, [pc, #88]	@ (80053e0 <app_init+0x2e8>)
 8005386:	687a      	ldr	r2, [r7, #4]
 8005388:	4613      	mov	r3, r2
 800538a:	005b      	lsls	r3, r3, #1
 800538c:	4413      	add	r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	4403      	add	r3, r0
 8005392:	3308      	adds	r3, #8
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4618      	mov	r0, r3
 8005398:	4788      	blx	r1

		/* Init variables */
		task_dta_list[index].WCET = TASK_X_WCET_INI;
 800539a:	4a12      	ldr	r2, [pc, #72]	@ (80053e4 <app_init+0x2ec>)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2100      	movs	r1, #0
 80053a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (index = 0; TASK_QTY > index; index++)
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	3301      	adds	r3, #1
 80053a8:	607b      	str	r3, [r7, #4]
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2b04      	cmp	r3, #4
 80053ae:	d9e1      	bls.n	8005374 <app_init+0x27c>
	}

	/* Protect shared resource */
	__asm("CPSID i");	/* disable interrupts */
 80053b0:	b672      	cpsid	i
	/* Init Tick Counter */
	g_app_tick_cnt = G_APP_TICK_CNT_INI;
 80053b2:	4b0d      	ldr	r3, [pc, #52]	@ (80053e8 <app_init+0x2f0>)
 80053b4:	2200      	movs	r2, #0
 80053b6:	601a      	str	r2, [r3, #0]

	g_task_sensor_tick_cnt = G_APP_TICK_CNT_INI;
 80053b8:	4b0c      	ldr	r3, [pc, #48]	@ (80053ec <app_init+0x2f4>)
 80053ba:	2200      	movs	r2, #0
 80053bc:	601a      	str	r2, [r3, #0]

	g_task_hc05_tick_cnt = G_APP_TICK_CNT_INI;
 80053be:	4b0c      	ldr	r3, [pc, #48]	@ (80053f0 <app_init+0x2f8>)
 80053c0:	2200      	movs	r2, #0
 80053c2:	601a      	str	r2, [r3, #0]

	g_task_mic_tick_cnt = G_APP_TICK_CNT_INI;
 80053c4:	4b0b      	ldr	r3, [pc, #44]	@ (80053f4 <app_init+0x2fc>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	601a      	str	r2, [r3, #0]

	g_task_system_tick_cnt = G_APP_TICK_CNT_INI;
 80053ca:	4b0b      	ldr	r3, [pc, #44]	@ (80053f8 <app_init+0x300>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	601a      	str	r2, [r3, #0]

	g_task_GPIO_output_tick_cnt = G_APP_TICK_CNT_INI;
 80053d0:	4b0a      	ldr	r3, [pc, #40]	@ (80053fc <app_init+0x304>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	601a      	str	r2, [r3, #0]
    __asm("CPSIE i");	/* enable interrupts */
 80053d6:	b662      	cpsie	i
}
 80053d8:	bf00      	nop
 80053da:	370c      	adds	r7, #12
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd90      	pop	{r4, r7, pc}
 80053e0:	08009d68 	.word	0x08009d68
 80053e4:	200002ac 	.word	0x200002ac
 80053e8:	200002a8 	.word	0x200002a8
 80053ec:	20000448 	.word	0x20000448
 80053f0:	20000310 	.word	0x20000310
 80053f4:	20000420 	.word	0x20000420
 80053f8:	20000450 	.word	0x20000450
 80053fc:	20000308 	.word	0x20000308

08005400 <app_update>:

void app_update(void)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b084      	sub	sp, #16
 8005404:	af00      	add	r7, sp, #0
	uint32_t index;
	bool b_time_update_required = false;
 8005406:	2300      	movs	r3, #0
 8005408:	72fb      	strb	r3, [r7, #11]
	uint32_t cycle_counter_time_us;

	/* Protect shared resource */
	__asm("CPSID i");	/* disable interrupts */
 800540a:	b672      	cpsid	i
    if (G_APP_TICK_CNT_INI < g_app_tick_cnt)
 800540c:	4b35      	ldr	r3, [pc, #212]	@ (80054e4 <app_update+0xe4>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d006      	beq.n	8005422 <app_update+0x22>
    {
		/* Update Tick Counter */
    	g_app_tick_cnt--;
 8005414:	4b33      	ldr	r3, [pc, #204]	@ (80054e4 <app_update+0xe4>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	3b01      	subs	r3, #1
 800541a:	4a32      	ldr	r2, [pc, #200]	@ (80054e4 <app_update+0xe4>)
 800541c:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 800541e:	2301      	movs	r3, #1
 8005420:	72fb      	strb	r3, [r7, #11]
    }
    __asm("CPSIE i");	/* enable interrupts */
 8005422:	b662      	cpsie	i

	/* Check if it's time to run tasks */
    while (b_time_update_required)
 8005424:	e055      	b.n	80054d2 <app_update+0xd2>
    {
    	/* Update App Counter */
    	g_app_cnt++;
 8005426:	4b30      	ldr	r3, [pc, #192]	@ (80054e8 <app_update+0xe8>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	3301      	adds	r3, #1
 800542c:	4a2e      	ldr	r2, [pc, #184]	@ (80054e8 <app_update+0xe8>)
 800542e:	6013      	str	r3, [r2, #0]
    	g_app_runtime_us = 0;
 8005430:	4b2e      	ldr	r3, [pc, #184]	@ (80054ec <app_update+0xec>)
 8005432:	2200      	movs	r2, #0
 8005434:	601a      	str	r2, [r3, #0]

		/* Go through the task arrays */
		for (index = 0; TASK_QTY > index; index++)
 8005436:	2300      	movs	r3, #0
 8005438:	60fb      	str	r3, [r7, #12]
 800543a:	e037      	b.n	80054ac <app_update+0xac>
/* reset cycle counter */
/*!< DWT Cycle Counter register */
static inline void cycle_counter_reset(void) __attribute__((always_inline));
static inline void cycle_counter_reset(void)
{
	DWT->CYCCNT = 0;
 800543c:	4b2c      	ldr	r3, [pc, #176]	@ (80054f0 <app_update+0xf0>)
 800543e:	2200      	movs	r2, #0
 8005440:	605a      	str	r2, [r3, #4]
}
 8005442:	bf00      	nop
		{
			cycle_counter_reset();

    		/* Run task_x_update */
			(*task_cfg_list[index].task_update)(task_cfg_list[index].parameters);
 8005444:	492b      	ldr	r1, [pc, #172]	@ (80054f4 <app_update+0xf4>)
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	4613      	mov	r3, r2
 800544a:	005b      	lsls	r3, r3, #1
 800544c:	4413      	add	r3, r2
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	440b      	add	r3, r1
 8005452:	3304      	adds	r3, #4
 8005454:	6819      	ldr	r1, [r3, #0]
 8005456:	4827      	ldr	r0, [pc, #156]	@ (80054f4 <app_update+0xf4>)
 8005458:	68fa      	ldr	r2, [r7, #12]
 800545a:	4613      	mov	r3, r2
 800545c:	005b      	lsls	r3, r3, #1
 800545e:	4413      	add	r3, r2
 8005460:	009b      	lsls	r3, r3, #2
 8005462:	4403      	add	r3, r0
 8005464:	3308      	adds	r3, #8
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4618      	mov	r0, r3
 800546a:	4788      	blx	r1
}

static inline uint32_t cycle_counter_get_time_us(void) __attribute__((always_inline));
static inline uint32_t cycle_counter_get_time_us(void)
{
	return (DWT->CYCCNT / (SystemCoreClock / 1000000));
 800546c:	4b20      	ldr	r3, [pc, #128]	@ (80054f0 <app_update+0xf0>)
 800546e:	685a      	ldr	r2, [r3, #4]
 8005470:	4b21      	ldr	r3, [pc, #132]	@ (80054f8 <app_update+0xf8>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4921      	ldr	r1, [pc, #132]	@ (80054fc <app_update+0xfc>)
 8005476:	fba1 1303 	umull	r1, r3, r1, r3
 800547a:	0c9b      	lsrs	r3, r3, #18
 800547c:	fbb2 f3f3 	udiv	r3, r2, r3

			cycle_counter_time_us = cycle_counter_get_time_us();
 8005480:	607b      	str	r3, [r7, #4]

			/* Update variables */
			g_app_runtime_us += cycle_counter_time_us;
 8005482:	4b1a      	ldr	r3, [pc, #104]	@ (80054ec <app_update+0xec>)
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	4413      	add	r3, r2
 800548a:	4a18      	ldr	r2, [pc, #96]	@ (80054ec <app_update+0xec>)
 800548c:	6013      	str	r3, [r2, #0]

			if (task_dta_list[index].WCET < cycle_counter_time_us)
 800548e:	4a1c      	ldr	r2, [pc, #112]	@ (8005500 <app_update+0x100>)
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	429a      	cmp	r2, r3
 800549a:	d904      	bls.n	80054a6 <app_update+0xa6>
			{
				task_dta_list[index].WCET = cycle_counter_time_us;
 800549c:	4918      	ldr	r1, [pc, #96]	@ (8005500 <app_update+0x100>)
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	687a      	ldr	r2, [r7, #4]
 80054a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (index = 0; TASK_QTY > index; index++)
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	3301      	adds	r3, #1
 80054aa:	60fb      	str	r3, [r7, #12]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	2b04      	cmp	r3, #4
 80054b0:	d9c4      	bls.n	800543c <app_update+0x3c>
			}
		}

		/* Protect shared resource */
		__asm("CPSID i");	/* disable interrupts */
 80054b2:	b672      	cpsid	i
		if (G_APP_TICK_CNT_INI < g_app_tick_cnt)
 80054b4:	4b0b      	ldr	r3, [pc, #44]	@ (80054e4 <app_update+0xe4>)
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d007      	beq.n	80054cc <app_update+0xcc>
		{
			/* Update Tick Counter */
			g_app_tick_cnt--;
 80054bc:	4b09      	ldr	r3, [pc, #36]	@ (80054e4 <app_update+0xe4>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	3b01      	subs	r3, #1
 80054c2:	4a08      	ldr	r2, [pc, #32]	@ (80054e4 <app_update+0xe4>)
 80054c4:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 80054c6:	2301      	movs	r3, #1
 80054c8:	72fb      	strb	r3, [r7, #11]
 80054ca:	e001      	b.n	80054d0 <app_update+0xd0>
		}
		else
		{
			b_time_update_required = false;
 80054cc:	2300      	movs	r3, #0
 80054ce:	72fb      	strb	r3, [r7, #11]
		}
		__asm("CPSIE i");	/* enable interrupts */
 80054d0:	b662      	cpsie	i
    while (b_time_update_required)
 80054d2:	7afb      	ldrb	r3, [r7, #11]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1a6      	bne.n	8005426 <app_update+0x26>
	}
}
 80054d8:	bf00      	nop
 80054da:	bf00      	nop
 80054dc:	3710      	adds	r7, #16
 80054de:	46bd      	mov	sp, r7
 80054e0:	bd80      	pop	{r7, pc}
 80054e2:	bf00      	nop
 80054e4:	200002a8 	.word	0x200002a8
 80054e8:	200002a0 	.word	0x200002a0
 80054ec:	200002a4 	.word	0x200002a4
 80054f0:	e0001000 	.word	0xe0001000
 80054f4:	08009d68 	.word	0x08009d68
 80054f8:	20000000 	.word	0x20000000
 80054fc:	431bde83 	.word	0x431bde83
 8005500:	200002ac 	.word	0x200002ac

08005504 <HAL_SYSTICK_Callback>:

void HAL_SYSTICK_Callback(void)
{
 8005504:	b480      	push	{r7}
 8005506:	af00      	add	r7, sp, #0
	/* Update Tick Counter */
	g_app_tick_cnt++;
 8005508:	4b10      	ldr	r3, [pc, #64]	@ (800554c <HAL_SYSTICK_Callback+0x48>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	3301      	adds	r3, #1
 800550e:	4a0f      	ldr	r2, [pc, #60]	@ (800554c <HAL_SYSTICK_Callback+0x48>)
 8005510:	6013      	str	r3, [r2, #0]

	g_task_sensor_tick_cnt++;
 8005512:	4b0f      	ldr	r3, [pc, #60]	@ (8005550 <HAL_SYSTICK_Callback+0x4c>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	3301      	adds	r3, #1
 8005518:	4a0d      	ldr	r2, [pc, #52]	@ (8005550 <HAL_SYSTICK_Callback+0x4c>)
 800551a:	6013      	str	r3, [r2, #0]

	g_task_hc05_tick_cnt++;
 800551c:	4b0d      	ldr	r3, [pc, #52]	@ (8005554 <HAL_SYSTICK_Callback+0x50>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	3301      	adds	r3, #1
 8005522:	4a0c      	ldr	r2, [pc, #48]	@ (8005554 <HAL_SYSTICK_Callback+0x50>)
 8005524:	6013      	str	r3, [r2, #0]

	g_task_mic_tick_cnt++;
 8005526:	4b0c      	ldr	r3, [pc, #48]	@ (8005558 <HAL_SYSTICK_Callback+0x54>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	3301      	adds	r3, #1
 800552c:	4a0a      	ldr	r2, [pc, #40]	@ (8005558 <HAL_SYSTICK_Callback+0x54>)
 800552e:	6013      	str	r3, [r2, #0]

	g_task_system_tick_cnt++;
 8005530:	4b0a      	ldr	r3, [pc, #40]	@ (800555c <HAL_SYSTICK_Callback+0x58>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	3301      	adds	r3, #1
 8005536:	4a09      	ldr	r2, [pc, #36]	@ (800555c <HAL_SYSTICK_Callback+0x58>)
 8005538:	6013      	str	r3, [r2, #0]

	g_task_GPIO_output_tick_cnt++;
 800553a:	4b09      	ldr	r3, [pc, #36]	@ (8005560 <HAL_SYSTICK_Callback+0x5c>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	3301      	adds	r3, #1
 8005540:	4a07      	ldr	r2, [pc, #28]	@ (8005560 <HAL_SYSTICK_Callback+0x5c>)
 8005542:	6013      	str	r3, [r2, #0]
}
 8005544:	bf00      	nop
 8005546:	46bd      	mov	sp, r7
 8005548:	bc80      	pop	{r7}
 800554a:	4770      	bx	lr
 800554c:	200002a8 	.word	0x200002a8
 8005550:	20000448 	.word	0x20000448
 8005554:	20000310 	.word	0x20000310
 8005558:	20000420 	.word	0x20000420
 800555c:	20000450 	.word	0x20000450
 8005560:	20000308 	.word	0x20000308

08005564 <logger_log_print_>:

/********************** external functions definition ************************/

#if 1 == LOGGER_CONFIG_USE_SEMIHOSTING
void logger_log_print_(char* const msg)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b082      	sub	sp, #8
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
	printf(msg);
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	f002 fb87 	bl	8007c80 <iprintf>
	fflush(stdout);
 8005572:	4b05      	ldr	r3, [pc, #20]	@ (8005588 <logger_log_print_+0x24>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	4618      	mov	r0, r3
 800557a:	f002 faab 	bl	8007ad4 <fflush>
}
 800557e:	bf00      	nop
 8005580:	3708      	adds	r7, #8
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	2000008c 	.word	0x2000008c

0800558c <task_GPIO_output_init>:
uint32_t g_task_GPIO_output_cnt;
volatile uint32_t g_task_GPIO_output_tick_cnt;

/********************** external functions definition ************************/
void task_GPIO_output_init(void *parameters)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b08e      	sub	sp, #56	@ 0x38
 8005590:	af08      	add	r7, sp, #32
 8005592:	6078      	str	r0, [r7, #4]
	task_GPIO_output_st_t state;
	task_GPIO_output_ev_t event;
	bool b_event;

	/* Print out: Task Initialized */
	LOGGER_INFO(" ");
 8005594:	b672      	cpsid	i
 8005596:	4ba2      	ldr	r3, [pc, #648]	@ (8005820 <task_GPIO_output_init+0x294>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4aa2      	ldr	r2, [pc, #648]	@ (8005824 <task_GPIO_output_init+0x298>)
 800559c:	213f      	movs	r1, #63	@ 0x3f
 800559e:	4618      	mov	r0, r3
 80055a0:	f002 fb80 	bl	8007ca4 <sniprintf>
 80055a4:	4603      	mov	r3, r0
 80055a6:	4aa0      	ldr	r2, [pc, #640]	@ (8005828 <task_GPIO_output_init+0x29c>)
 80055a8:	6013      	str	r3, [r2, #0]
 80055aa:	4b9d      	ldr	r3, [pc, #628]	@ (8005820 <task_GPIO_output_init+0x294>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4618      	mov	r0, r3
 80055b0:	f7ff ffd8 	bl	8005564 <logger_log_print_>
 80055b4:	b662      	cpsie	i
 80055b6:	b672      	cpsid	i
 80055b8:	4b99      	ldr	r3, [pc, #612]	@ (8005820 <task_GPIO_output_init+0x294>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	4a9b      	ldr	r2, [pc, #620]	@ (800582c <task_GPIO_output_init+0x2a0>)
 80055be:	213f      	movs	r1, #63	@ 0x3f
 80055c0:	4618      	mov	r0, r3
 80055c2:	f002 fb6f 	bl	8007ca4 <sniprintf>
 80055c6:	4603      	mov	r3, r0
 80055c8:	4a97      	ldr	r2, [pc, #604]	@ (8005828 <task_GPIO_output_init+0x29c>)
 80055ca:	6013      	str	r3, [r2, #0]
 80055cc:	4b94      	ldr	r3, [pc, #592]	@ (8005820 <task_GPIO_output_init+0x294>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4618      	mov	r0, r3
 80055d2:	f7ff ffc7 	bl	8005564 <logger_log_print_>
 80055d6:	b662      	cpsie	i
 80055d8:	b672      	cpsid	i
 80055da:	4b91      	ldr	r3, [pc, #580]	@ (8005820 <task_GPIO_output_init+0x294>)
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	4a94      	ldr	r2, [pc, #592]	@ (8005830 <task_GPIO_output_init+0x2a4>)
 80055e0:	213f      	movs	r1, #63	@ 0x3f
 80055e2:	4618      	mov	r0, r3
 80055e4:	f002 fb5e 	bl	8007ca4 <sniprintf>
 80055e8:	4603      	mov	r3, r0
 80055ea:	4a8f      	ldr	r2, [pc, #572]	@ (8005828 <task_GPIO_output_init+0x29c>)
 80055ec:	6013      	str	r3, [r2, #0]
 80055ee:	4b8c      	ldr	r3, [pc, #560]	@ (8005820 <task_GPIO_output_init+0x294>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4618      	mov	r0, r3
 80055f4:	f7ff ffb6 	bl	8005564 <logger_log_print_>
 80055f8:	b662      	cpsie	i
	LOGGER_INFO("  %s is running - %s", GET_NAME(task_GPIO_output_init), p_task_GPIO_output);
 80055fa:	b672      	cpsid	i
 80055fc:	4b88      	ldr	r3, [pc, #544]	@ (8005820 <task_GPIO_output_init+0x294>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	4a88      	ldr	r2, [pc, #544]	@ (8005824 <task_GPIO_output_init+0x298>)
 8005602:	213f      	movs	r1, #63	@ 0x3f
 8005604:	4618      	mov	r0, r3
 8005606:	f002 fb4d 	bl	8007ca4 <sniprintf>
 800560a:	4603      	mov	r3, r0
 800560c:	4a86      	ldr	r2, [pc, #536]	@ (8005828 <task_GPIO_output_init+0x29c>)
 800560e:	6013      	str	r3, [r2, #0]
 8005610:	4b83      	ldr	r3, [pc, #524]	@ (8005820 <task_GPIO_output_init+0x294>)
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	4618      	mov	r0, r3
 8005616:	f7ff ffa5 	bl	8005564 <logger_log_print_>
 800561a:	b662      	cpsie	i
 800561c:	b672      	cpsid	i
 800561e:	4b80      	ldr	r3, [pc, #512]	@ (8005820 <task_GPIO_output_init+0x294>)
 8005620:	6818      	ldr	r0, [r3, #0]
 8005622:	4b84      	ldr	r3, [pc, #528]	@ (8005834 <task_GPIO_output_init+0x2a8>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	9300      	str	r3, [sp, #0]
 8005628:	4b83      	ldr	r3, [pc, #524]	@ (8005838 <task_GPIO_output_init+0x2ac>)
 800562a:	4a84      	ldr	r2, [pc, #528]	@ (800583c <task_GPIO_output_init+0x2b0>)
 800562c:	213f      	movs	r1, #63	@ 0x3f
 800562e:	f002 fb39 	bl	8007ca4 <sniprintf>
 8005632:	4603      	mov	r3, r0
 8005634:	4a7c      	ldr	r2, [pc, #496]	@ (8005828 <task_GPIO_output_init+0x29c>)
 8005636:	6013      	str	r3, [r2, #0]
 8005638:	4b79      	ldr	r3, [pc, #484]	@ (8005820 <task_GPIO_output_init+0x294>)
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	4618      	mov	r0, r3
 800563e:	f7ff ff91 	bl	8005564 <logger_log_print_>
 8005642:	b662      	cpsie	i
 8005644:	b672      	cpsid	i
 8005646:	4b76      	ldr	r3, [pc, #472]	@ (8005820 <task_GPIO_output_init+0x294>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a79      	ldr	r2, [pc, #484]	@ (8005830 <task_GPIO_output_init+0x2a4>)
 800564c:	213f      	movs	r1, #63	@ 0x3f
 800564e:	4618      	mov	r0, r3
 8005650:	f002 fb28 	bl	8007ca4 <sniprintf>
 8005654:	4603      	mov	r3, r0
 8005656:	4a74      	ldr	r2, [pc, #464]	@ (8005828 <task_GPIO_output_init+0x29c>)
 8005658:	6013      	str	r3, [r2, #0]
 800565a:	4b71      	ldr	r3, [pc, #452]	@ (8005820 <task_GPIO_output_init+0x294>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	4618      	mov	r0, r3
 8005660:	f7ff ff80 	bl	8005564 <logger_log_print_>
 8005664:	b662      	cpsie	i
	LOGGER_INFO("  %s is a %s", GET_NAME(task_GPIO_output), p_task_GPIO_output_);
 8005666:	b672      	cpsid	i
 8005668:	4b6d      	ldr	r3, [pc, #436]	@ (8005820 <task_GPIO_output_init+0x294>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a6d      	ldr	r2, [pc, #436]	@ (8005824 <task_GPIO_output_init+0x298>)
 800566e:	213f      	movs	r1, #63	@ 0x3f
 8005670:	4618      	mov	r0, r3
 8005672:	f002 fb17 	bl	8007ca4 <sniprintf>
 8005676:	4603      	mov	r3, r0
 8005678:	4a6b      	ldr	r2, [pc, #428]	@ (8005828 <task_GPIO_output_init+0x29c>)
 800567a:	6013      	str	r3, [r2, #0]
 800567c:	4b68      	ldr	r3, [pc, #416]	@ (8005820 <task_GPIO_output_init+0x294>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4618      	mov	r0, r3
 8005682:	f7ff ff6f 	bl	8005564 <logger_log_print_>
 8005686:	b662      	cpsie	i
 8005688:	b672      	cpsid	i
 800568a:	4b65      	ldr	r3, [pc, #404]	@ (8005820 <task_GPIO_output_init+0x294>)
 800568c:	6818      	ldr	r0, [r3, #0]
 800568e:	4b6c      	ldr	r3, [pc, #432]	@ (8005840 <task_GPIO_output_init+0x2b4>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	9300      	str	r3, [sp, #0]
 8005694:	4b6b      	ldr	r3, [pc, #428]	@ (8005844 <task_GPIO_output_init+0x2b8>)
 8005696:	4a6c      	ldr	r2, [pc, #432]	@ (8005848 <task_GPIO_output_init+0x2bc>)
 8005698:	213f      	movs	r1, #63	@ 0x3f
 800569a:	f002 fb03 	bl	8007ca4 <sniprintf>
 800569e:	4603      	mov	r3, r0
 80056a0:	4a61      	ldr	r2, [pc, #388]	@ (8005828 <task_GPIO_output_init+0x29c>)
 80056a2:	6013      	str	r3, [r2, #0]
 80056a4:	4b5e      	ldr	r3, [pc, #376]	@ (8005820 <task_GPIO_output_init+0x294>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	4618      	mov	r0, r3
 80056aa:	f7ff ff5b 	bl	8005564 <logger_log_print_>
 80056ae:	b662      	cpsie	i
 80056b0:	b672      	cpsid	i
 80056b2:	4b5b      	ldr	r3, [pc, #364]	@ (8005820 <task_GPIO_output_init+0x294>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	4a5e      	ldr	r2, [pc, #376]	@ (8005830 <task_GPIO_output_init+0x2a4>)
 80056b8:	213f      	movs	r1, #63	@ 0x3f
 80056ba:	4618      	mov	r0, r3
 80056bc:	f002 faf2 	bl	8007ca4 <sniprintf>
 80056c0:	4603      	mov	r3, r0
 80056c2:	4a59      	ldr	r2, [pc, #356]	@ (8005828 <task_GPIO_output_init+0x29c>)
 80056c4:	6013      	str	r3, [r2, #0]
 80056c6:	4b56      	ldr	r3, [pc, #344]	@ (8005820 <task_GPIO_output_init+0x294>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7ff ff4a 	bl	8005564 <logger_log_print_>
 80056d0:	b662      	cpsie	i

	/* Init & Print out: Task execution counter */
	g_task_GPIO_output_cnt = G_TASK_ACT_CNT_INIT;
 80056d2:	4b5e      	ldr	r3, [pc, #376]	@ (800584c <task_GPIO_output_init+0x2c0>)
 80056d4:	2200      	movs	r2, #0
 80056d6:	601a      	str	r2, [r3, #0]
	LOGGER_INFO("   %s = %lu", GET_NAME(g_task_GPIO_output_cnt), g_task_GPIO_output_cnt);
 80056d8:	b672      	cpsid	i
 80056da:	4b51      	ldr	r3, [pc, #324]	@ (8005820 <task_GPIO_output_init+0x294>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	4a51      	ldr	r2, [pc, #324]	@ (8005824 <task_GPIO_output_init+0x298>)
 80056e0:	213f      	movs	r1, #63	@ 0x3f
 80056e2:	4618      	mov	r0, r3
 80056e4:	f002 fade 	bl	8007ca4 <sniprintf>
 80056e8:	4603      	mov	r3, r0
 80056ea:	4a4f      	ldr	r2, [pc, #316]	@ (8005828 <task_GPIO_output_init+0x29c>)
 80056ec:	6013      	str	r3, [r2, #0]
 80056ee:	4b4c      	ldr	r3, [pc, #304]	@ (8005820 <task_GPIO_output_init+0x294>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	4618      	mov	r0, r3
 80056f4:	f7ff ff36 	bl	8005564 <logger_log_print_>
 80056f8:	b662      	cpsie	i
 80056fa:	b672      	cpsid	i
 80056fc:	4b48      	ldr	r3, [pc, #288]	@ (8005820 <task_GPIO_output_init+0x294>)
 80056fe:	6818      	ldr	r0, [r3, #0]
 8005700:	4b52      	ldr	r3, [pc, #328]	@ (800584c <task_GPIO_output_init+0x2c0>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	9300      	str	r3, [sp, #0]
 8005706:	4b52      	ldr	r3, [pc, #328]	@ (8005850 <task_GPIO_output_init+0x2c4>)
 8005708:	4a52      	ldr	r2, [pc, #328]	@ (8005854 <task_GPIO_output_init+0x2c8>)
 800570a:	213f      	movs	r1, #63	@ 0x3f
 800570c:	f002 faca 	bl	8007ca4 <sniprintf>
 8005710:	4603      	mov	r3, r0
 8005712:	4a45      	ldr	r2, [pc, #276]	@ (8005828 <task_GPIO_output_init+0x29c>)
 8005714:	6013      	str	r3, [r2, #0]
 8005716:	4b42      	ldr	r3, [pc, #264]	@ (8005820 <task_GPIO_output_init+0x294>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	4618      	mov	r0, r3
 800571c:	f7ff ff22 	bl	8005564 <logger_log_print_>
 8005720:	b662      	cpsie	i
 8005722:	b672      	cpsid	i
 8005724:	4b3e      	ldr	r3, [pc, #248]	@ (8005820 <task_GPIO_output_init+0x294>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	4a41      	ldr	r2, [pc, #260]	@ (8005830 <task_GPIO_output_init+0x2a4>)
 800572a:	213f      	movs	r1, #63	@ 0x3f
 800572c:	4618      	mov	r0, r3
 800572e:	f002 fab9 	bl	8007ca4 <sniprintf>
 8005732:	4603      	mov	r3, r0
 8005734:	4a3c      	ldr	r2, [pc, #240]	@ (8005828 <task_GPIO_output_init+0x29c>)
 8005736:	6013      	str	r3, [r2, #0]
 8005738:	4b39      	ldr	r3, [pc, #228]	@ (8005820 <task_GPIO_output_init+0x294>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4618      	mov	r0, r3
 800573e:	f7ff ff11 	bl	8005564 <logger_log_print_>
 8005742:	b662      	cpsie	i

	for (index = 0; GPIO_OUTPUT_DTA_QTY > index; index++)
 8005744:	2300      	movs	r3, #0
 8005746:	617b      	str	r3, [r7, #20]
 8005748:	e0c3      	b.n	80058d2 <task_GPIO_output_init+0x346>
	{
		/* Update Task Actuator Configuration & Data Pointer */
		p_task_GPIO_output_cfg = &task_GPIO_output_cfg_list[index];
 800574a:	697a      	ldr	r2, [r7, #20]
 800574c:	4613      	mov	r3, r2
 800574e:	009b      	lsls	r3, r3, #2
 8005750:	4413      	add	r3, r2
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	4a40      	ldr	r2, [pc, #256]	@ (8005858 <task_GPIO_output_init+0x2cc>)
 8005756:	4413      	add	r3, r2
 8005758:	613b      	str	r3, [r7, #16]
		p_task_GPIO_output_dta = &task_GPIO_output_dta_list[index];
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	00db      	lsls	r3, r3, #3
 800575e:	4a3f      	ldr	r2, [pc, #252]	@ (800585c <task_GPIO_output_init+0x2d0>)
 8005760:	4413      	add	r3, r2
 8005762:	60fb      	str	r3, [r7, #12]

		/* Init & Print out: Index & Task execution FSM */
		state = ST_GPIO_XX_OFF;
 8005764:	2300      	movs	r3, #0
 8005766:	72fb      	strb	r3, [r7, #11]
		p_task_GPIO_output_dta->state = state;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	7afa      	ldrb	r2, [r7, #11]
 800576c:	711a      	strb	r2, [r3, #4]

		event = EV_GPIO_XX_OFF;
 800576e:	2300      	movs	r3, #0
 8005770:	72bb      	strb	r3, [r7, #10]
		p_task_GPIO_output_dta->event = event;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	7aba      	ldrb	r2, [r7, #10]
 8005776:	715a      	strb	r2, [r3, #5]

		b_event = false;
 8005778:	2300      	movs	r3, #0
 800577a:	727b      	strb	r3, [r7, #9]
		p_task_GPIO_output_dta->flag = b_event;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	7a7a      	ldrb	r2, [r7, #9]
 8005780:	719a      	strb	r2, [r3, #6]

		LOGGER_INFO(" ");
 8005782:	b672      	cpsid	i
 8005784:	4b26      	ldr	r3, [pc, #152]	@ (8005820 <task_GPIO_output_init+0x294>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a26      	ldr	r2, [pc, #152]	@ (8005824 <task_GPIO_output_init+0x298>)
 800578a:	213f      	movs	r1, #63	@ 0x3f
 800578c:	4618      	mov	r0, r3
 800578e:	f002 fa89 	bl	8007ca4 <sniprintf>
 8005792:	4603      	mov	r3, r0
 8005794:	4a24      	ldr	r2, [pc, #144]	@ (8005828 <task_GPIO_output_init+0x29c>)
 8005796:	6013      	str	r3, [r2, #0]
 8005798:	4b21      	ldr	r3, [pc, #132]	@ (8005820 <task_GPIO_output_init+0x294>)
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4618      	mov	r0, r3
 800579e:	f7ff fee1 	bl	8005564 <logger_log_print_>
 80057a2:	b662      	cpsie	i
 80057a4:	b672      	cpsid	i
 80057a6:	4b1e      	ldr	r3, [pc, #120]	@ (8005820 <task_GPIO_output_init+0x294>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a20      	ldr	r2, [pc, #128]	@ (800582c <task_GPIO_output_init+0x2a0>)
 80057ac:	213f      	movs	r1, #63	@ 0x3f
 80057ae:	4618      	mov	r0, r3
 80057b0:	f002 fa78 	bl	8007ca4 <sniprintf>
 80057b4:	4603      	mov	r3, r0
 80057b6:	4a1c      	ldr	r2, [pc, #112]	@ (8005828 <task_GPIO_output_init+0x29c>)
 80057b8:	6013      	str	r3, [r2, #0]
 80057ba:	4b19      	ldr	r3, [pc, #100]	@ (8005820 <task_GPIO_output_init+0x294>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4618      	mov	r0, r3
 80057c0:	f7ff fed0 	bl	8005564 <logger_log_print_>
 80057c4:	b662      	cpsie	i
 80057c6:	b672      	cpsid	i
 80057c8:	4b15      	ldr	r3, [pc, #84]	@ (8005820 <task_GPIO_output_init+0x294>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	4a18      	ldr	r2, [pc, #96]	@ (8005830 <task_GPIO_output_init+0x2a4>)
 80057ce:	213f      	movs	r1, #63	@ 0x3f
 80057d0:	4618      	mov	r0, r3
 80057d2:	f002 fa67 	bl	8007ca4 <sniprintf>
 80057d6:	4603      	mov	r3, r0
 80057d8:	4a13      	ldr	r2, [pc, #76]	@ (8005828 <task_GPIO_output_init+0x29c>)
 80057da:	6013      	str	r3, [r2, #0]
 80057dc:	4b10      	ldr	r3, [pc, #64]	@ (8005820 <task_GPIO_output_init+0x294>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	4618      	mov	r0, r3
 80057e2:	f7ff febf 	bl	8005564 <logger_log_print_>
 80057e6:	b662      	cpsie	i
		LOGGER_INFO("   %s = %lu   %s = %lu   %s = %lu   %s = %s",
 80057e8:	b672      	cpsid	i
 80057ea:	4b0d      	ldr	r3, [pc, #52]	@ (8005820 <task_GPIO_output_init+0x294>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a0d      	ldr	r2, [pc, #52]	@ (8005824 <task_GPIO_output_init+0x298>)
 80057f0:	213f      	movs	r1, #63	@ 0x3f
 80057f2:	4618      	mov	r0, r3
 80057f4:	f002 fa56 	bl	8007ca4 <sniprintf>
 80057f8:	4603      	mov	r3, r0
 80057fa:	4a0b      	ldr	r2, [pc, #44]	@ (8005828 <task_GPIO_output_init+0x29c>)
 80057fc:	6013      	str	r3, [r2, #0]
 80057fe:	4b08      	ldr	r3, [pc, #32]	@ (8005820 <task_GPIO_output_init+0x294>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	4618      	mov	r0, r3
 8005804:	f7ff feae 	bl	8005564 <logger_log_print_>
 8005808:	b662      	cpsie	i
 800580a:	b672      	cpsid	i
 800580c:	4b04      	ldr	r3, [pc, #16]	@ (8005820 <task_GPIO_output_init+0x294>)
 800580e:	6818      	ldr	r0, [r3, #0]
 8005810:	7afb      	ldrb	r3, [r7, #11]
 8005812:	7aba      	ldrb	r2, [r7, #10]
 8005814:	7a79      	ldrb	r1, [r7, #9]
 8005816:	2900      	cmp	r1, #0
 8005818:	d024      	beq.n	8005864 <task_GPIO_output_init+0x2d8>
 800581a:	4911      	ldr	r1, [pc, #68]	@ (8005860 <task_GPIO_output_init+0x2d4>)
 800581c:	e023      	b.n	8005866 <task_GPIO_output_init+0x2da>
 800581e:	bf00      	nop
 8005820:	08009da4 	.word	0x08009da4
 8005824:	08009874 	.word	0x08009874
 8005828:	20000300 	.word	0x20000300
 800582c:	0800987c 	.word	0x0800987c
 8005830:	08009880 	.word	0x08009880
 8005834:	20000034 	.word	0x20000034
 8005838:	08009884 	.word	0x08009884
 800583c:	0800989c 	.word	0x0800989c
 8005840:	20000038 	.word	0x20000038
 8005844:	080098b4 	.word	0x080098b4
 8005848:	080098c8 	.word	0x080098c8
 800584c:	20000304 	.word	0x20000304
 8005850:	080098d8 	.word	0x080098d8
 8005854:	080098f0 	.word	0x080098f0
 8005858:	08009da8 	.word	0x08009da8
 800585c:	20000014 	.word	0x20000014
 8005860:	080098fc 	.word	0x080098fc
 8005864:	491f      	ldr	r1, [pc, #124]	@ (80058e4 <task_GPIO_output_init+0x358>)
 8005866:	9106      	str	r1, [sp, #24]
 8005868:	491f      	ldr	r1, [pc, #124]	@ (80058e8 <task_GPIO_output_init+0x35c>)
 800586a:	9105      	str	r1, [sp, #20]
 800586c:	9204      	str	r2, [sp, #16]
 800586e:	4a1f      	ldr	r2, [pc, #124]	@ (80058ec <task_GPIO_output_init+0x360>)
 8005870:	9203      	str	r2, [sp, #12]
 8005872:	9302      	str	r3, [sp, #8]
 8005874:	4b1e      	ldr	r3, [pc, #120]	@ (80058f0 <task_GPIO_output_init+0x364>)
 8005876:	9301      	str	r3, [sp, #4]
 8005878:	697b      	ldr	r3, [r7, #20]
 800587a:	9300      	str	r3, [sp, #0]
 800587c:	4b1d      	ldr	r3, [pc, #116]	@ (80058f4 <task_GPIO_output_init+0x368>)
 800587e:	4a1e      	ldr	r2, [pc, #120]	@ (80058f8 <task_GPIO_output_init+0x36c>)
 8005880:	213f      	movs	r1, #63	@ 0x3f
 8005882:	f002 fa0f 	bl	8007ca4 <sniprintf>
 8005886:	4603      	mov	r3, r0
 8005888:	4a1c      	ldr	r2, [pc, #112]	@ (80058fc <task_GPIO_output_init+0x370>)
 800588a:	6013      	str	r3, [r2, #0]
 800588c:	4b1c      	ldr	r3, [pc, #112]	@ (8005900 <task_GPIO_output_init+0x374>)
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	4618      	mov	r0, r3
 8005892:	f7ff fe67 	bl	8005564 <logger_log_print_>
 8005896:	b662      	cpsie	i
 8005898:	b672      	cpsid	i
 800589a:	4b19      	ldr	r3, [pc, #100]	@ (8005900 <task_GPIO_output_init+0x374>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a19      	ldr	r2, [pc, #100]	@ (8005904 <task_GPIO_output_init+0x378>)
 80058a0:	213f      	movs	r1, #63	@ 0x3f
 80058a2:	4618      	mov	r0, r3
 80058a4:	f002 f9fe 	bl	8007ca4 <sniprintf>
 80058a8:	4603      	mov	r3, r0
 80058aa:	4a14      	ldr	r2, [pc, #80]	@ (80058fc <task_GPIO_output_init+0x370>)
 80058ac:	6013      	str	r3, [r2, #0]
 80058ae:	4b14      	ldr	r3, [pc, #80]	@ (8005900 <task_GPIO_output_init+0x374>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4618      	mov	r0, r3
 80058b4:	f7ff fe56 	bl	8005564 <logger_log_print_>
 80058b8:	b662      	cpsie	i
					 GET_NAME(index), index,
					 GET_NAME(state), (uint32_t)state,
					 GET_NAME(event), (uint32_t)event,
					 GET_NAME(b_event), (b_event ? "true" : "false"));

		HAL_GPIO_WritePin(p_task_GPIO_output_cfg->gpio_port, p_task_GPIO_output_cfg->pin, p_task_GPIO_output_cfg->GPIO_off);
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	6858      	ldr	r0, [r3, #4]
 80058be:	693b      	ldr	r3, [r7, #16]
 80058c0:	8919      	ldrh	r1, [r3, #8]
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	7adb      	ldrb	r3, [r3, #11]
 80058c6:	461a      	mov	r2, r3
 80058c8:	f7fd f999 	bl	8002bfe <HAL_GPIO_WritePin>
	for (index = 0; GPIO_OUTPUT_DTA_QTY > index; index++)
 80058cc:	697b      	ldr	r3, [r7, #20]
 80058ce:	3301      	adds	r3, #1
 80058d0:	617b      	str	r3, [r7, #20]
 80058d2:	697b      	ldr	r3, [r7, #20]
 80058d4:	2b03      	cmp	r3, #3
 80058d6:	f67f af38 	bls.w	800574a <task_GPIO_output_init+0x1be>
	}
}
 80058da:	bf00      	nop
 80058dc:	bf00      	nop
 80058de:	3718      	adds	r7, #24
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}
 80058e4:	08009904 	.word	0x08009904
 80058e8:	08009940 	.word	0x08009940
 80058ec:	08009948 	.word	0x08009948
 80058f0:	08009950 	.word	0x08009950
 80058f4:	0800990c 	.word	0x0800990c
 80058f8:	08009914 	.word	0x08009914
 80058fc:	20000300 	.word	0x20000300
 8005900:	08009da4 	.word	0x08009da4
 8005904:	08009880 	.word	0x08009880

08005908 <task_GPIO_output_update>:

void task_GPIO_output_update(void *parameters)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b084      	sub	sp, #16
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
	bool b_time_update_required = false;
 8005910:	2300      	movs	r3, #0
 8005912:	73fb      	strb	r3, [r7, #15]

	/* Protect shared resource */
	__asm("CPSID i");	/* disable interrupts*/
 8005914:	b672      	cpsid	i
    if (G_TASK_ACT_TICK_CNT_INI < g_task_GPIO_output_tick_cnt)
 8005916:	4b16      	ldr	r3, [pc, #88]	@ (8005970 <task_GPIO_output_update+0x68>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d006      	beq.n	800592c <task_GPIO_output_update+0x24>
    {
		/* Update Tick Counter */
    	g_task_GPIO_output_tick_cnt--;
 800591e:	4b14      	ldr	r3, [pc, #80]	@ (8005970 <task_GPIO_output_update+0x68>)
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	3b01      	subs	r3, #1
 8005924:	4a12      	ldr	r2, [pc, #72]	@ (8005970 <task_GPIO_output_update+0x68>)
 8005926:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 8005928:	2301      	movs	r3, #1
 800592a:	73fb      	strb	r3, [r7, #15]
    }
    __asm("CPSIE i");	/* enable interrupts */
 800592c:	b662      	cpsie	i

    while (b_time_update_required)
 800592e:	e016      	b.n	800595e <task_GPIO_output_update+0x56>
    {
		/* Update Task Counter */
		g_task_GPIO_output_cnt++;
 8005930:	4b10      	ldr	r3, [pc, #64]	@ (8005974 <task_GPIO_output_update+0x6c>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	3301      	adds	r3, #1
 8005936:	4a0f      	ldr	r2, [pc, #60]	@ (8005974 <task_GPIO_output_update+0x6c>)
 8005938:	6013      	str	r3, [r2, #0]

		/* Run Task Statechart */
    	task_GPIO_output_statechart();
 800593a:	f000 f81d 	bl	8005978 <task_GPIO_output_statechart>

    	/* Protect shared resource */
		__asm("CPSID i");	/* disable interrupts */
 800593e:	b672      	cpsid	i
		if (G_TASK_ACT_TICK_CNT_INI < g_task_GPIO_output_tick_cnt)
 8005940:	4b0b      	ldr	r3, [pc, #44]	@ (8005970 <task_GPIO_output_update+0x68>)
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	2b00      	cmp	r3, #0
 8005946:	d007      	beq.n	8005958 <task_GPIO_output_update+0x50>
		{
			/* Update Tick Counter */
			g_task_GPIO_output_tick_cnt--;
 8005948:	4b09      	ldr	r3, [pc, #36]	@ (8005970 <task_GPIO_output_update+0x68>)
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	3b01      	subs	r3, #1
 800594e:	4a08      	ldr	r2, [pc, #32]	@ (8005970 <task_GPIO_output_update+0x68>)
 8005950:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 8005952:	2301      	movs	r3, #1
 8005954:	73fb      	strb	r3, [r7, #15]
 8005956:	e001      	b.n	800595c <task_GPIO_output_update+0x54>
		}
		else
		{
			b_time_update_required = false;
 8005958:	2300      	movs	r3, #0
 800595a:	73fb      	strb	r3, [r7, #15]
		}
		__asm("CPSIE i");	/* enable interrupts */
 800595c:	b662      	cpsie	i
    while (b_time_update_required)
 800595e:	7bfb      	ldrb	r3, [r7, #15]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d1e5      	bne.n	8005930 <task_GPIO_output_update+0x28>
    }
}
 8005964:	bf00      	nop
 8005966:	bf00      	nop
 8005968:	3710      	adds	r7, #16
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
 800596e:	bf00      	nop
 8005970:	20000308 	.word	0x20000308
 8005974:	20000304 	.word	0x20000304

08005978 <task_GPIO_output_statechart>:

void task_GPIO_output_statechart(void)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b084      	sub	sp, #16
 800597c:	af00      	add	r7, sp, #0
	uint32_t index;
	const task_GPIO_output_cfg_t *p_task_GPIO_output_cfg;
	task_GPIO_output_dta_t *p_task_GPIO_output_dta;

	for (index = 0; GPIO_OUTPUT_DTA_QTY > index; index++)
 800597e:	2300      	movs	r3, #0
 8005980:	60fb      	str	r3, [r7, #12]
 8005982:	e176      	b.n	8005c72 <task_GPIO_output_statechart+0x2fa>
	{
		/* Update Task Actuator Configuration & Data Pointer */
		p_task_GPIO_output_cfg = &task_GPIO_output_cfg_list[index];
 8005984:	68fa      	ldr	r2, [r7, #12]
 8005986:	4613      	mov	r3, r2
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	4413      	add	r3, r2
 800598c:	009b      	lsls	r3, r3, #2
 800598e:	4a7d      	ldr	r2, [pc, #500]	@ (8005b84 <task_GPIO_output_statechart+0x20c>)
 8005990:	4413      	add	r3, r2
 8005992:	60bb      	str	r3, [r7, #8]
		p_task_GPIO_output_dta = &task_GPIO_output_dta_list[index];
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	00db      	lsls	r3, r3, #3
 8005998:	4a7b      	ldr	r2, [pc, #492]	@ (8005b88 <task_GPIO_output_statechart+0x210>)
 800599a:	4413      	add	r3, r2
 800599c:	607b      	str	r3, [r7, #4]

		switch (p_task_GPIO_output_dta->state)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	791b      	ldrb	r3, [r3, #4]
 80059a2:	2b04      	cmp	r3, #4
 80059a4:	f200 814e 	bhi.w	8005c44 <task_GPIO_output_statechart+0x2cc>
 80059a8:	a201      	add	r2, pc, #4	@ (adr r2, 80059b0 <task_GPIO_output_statechart+0x38>)
 80059aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ae:	bf00      	nop
 80059b0:	080059c5 	.word	0x080059c5
 80059b4:	08005a65 	.word	0x08005a65
 80059b8:	08005acf 	.word	0x08005acf
 80059bc:	08005b71 	.word	0x08005b71
 80059c0:	08005c17 	.word	0x08005c17
		{
			case ST_GPIO_XX_OFF:

				if ((true == p_task_GPIO_output_dta->flag) && (EV_GPIO_XX_ON == p_task_GPIO_output_dta->event))
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	799b      	ldrb	r3, [r3, #6]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d012      	beq.n	80059f2 <task_GPIO_output_statechart+0x7a>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	795b      	ldrb	r3, [r3, #5]
 80059d0:	2b01      	cmp	r3, #1
 80059d2:	d10e      	bne.n	80059f2 <task_GPIO_output_statechart+0x7a>
				{
					p_task_GPIO_output_dta->flag = false;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2200      	movs	r2, #0
 80059d8:	719a      	strb	r2, [r3, #6]
					HAL_GPIO_WritePin(p_task_GPIO_output_cfg->gpio_port, p_task_GPIO_output_cfg->pin, p_task_GPIO_output_cfg->GPIO_on);
 80059da:	68bb      	ldr	r3, [r7, #8]
 80059dc:	6858      	ldr	r0, [r3, #4]
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	8919      	ldrh	r1, [r3, #8]
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	7a9b      	ldrb	r3, [r3, #10]
 80059e6:	461a      	mov	r2, r3
 80059e8:	f7fd f909 	bl	8002bfe <HAL_GPIO_WritePin>
					p_task_GPIO_output_dta->state = ST_GPIO_XX_ON;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	711a      	strb	r2, [r3, #4]
				}

				if ((true == p_task_GPIO_output_dta->flag) && (EV_GPIO_XX_BLINK == p_task_GPIO_output_dta->event))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	799b      	ldrb	r3, [r3, #6]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d016      	beq.n	8005a28 <task_GPIO_output_statechart+0xb0>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	795b      	ldrb	r3, [r3, #5]
 80059fe:	2b03      	cmp	r3, #3
 8005a00:	d112      	bne.n	8005a28 <task_GPIO_output_statechart+0xb0>
				{
					p_task_GPIO_output_dta->flag = false;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	719a      	strb	r2, [r3, #6]
					p_task_GPIO_output_dta->tick = p_task_GPIO_output_cfg->tick_blink;
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	68da      	ldr	r2, [r3, #12]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(p_task_GPIO_output_cfg->gpio_port, p_task_GPIO_output_cfg->pin, p_task_GPIO_output_cfg->GPIO_on);
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	6858      	ldr	r0, [r3, #4]
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	8919      	ldrh	r1, [r3, #8]
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	7a9b      	ldrb	r3, [r3, #10]
 8005a1c:	461a      	mov	r2, r3
 8005a1e:	f7fd f8ee 	bl	8002bfe <HAL_GPIO_WritePin>
					p_task_GPIO_output_dta->state = ST_GPIO_XX_BLINK_ON;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2202      	movs	r2, #2
 8005a26:	711a      	strb	r2, [r3, #4]
				}

				if ((true == p_task_GPIO_output_dta->flag) && (EV_GPIO_XX_PULSE == p_task_GPIO_output_dta->event))
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	799b      	ldrb	r3, [r3, #6]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f000 8116 	beq.w	8005c5e <task_GPIO_output_statechart+0x2e6>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	795b      	ldrb	r3, [r3, #5]
 8005a36:	2b04      	cmp	r3, #4
 8005a38:	f040 8111 	bne.w	8005c5e <task_GPIO_output_statechart+0x2e6>
				{
					p_task_GPIO_output_dta->flag = false;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	719a      	strb	r2, [r3, #6]
					p_task_GPIO_output_dta->tick = p_task_GPIO_output_cfg->tick_pulse;
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	691a      	ldr	r2, [r3, #16]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(p_task_GPIO_output_cfg->gpio_port, p_task_GPIO_output_cfg->pin, p_task_GPIO_output_cfg->GPIO_on);
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	6858      	ldr	r0, [r3, #4]
 8005a4e:	68bb      	ldr	r3, [r7, #8]
 8005a50:	8919      	ldrh	r1, [r3, #8]
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	7a9b      	ldrb	r3, [r3, #10]
 8005a56:	461a      	mov	r2, r3
 8005a58:	f7fd f8d1 	bl	8002bfe <HAL_GPIO_WritePin>
					p_task_GPIO_output_dta->state = ST_GPIO_XX_PULSE;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2204      	movs	r2, #4
 8005a60:	711a      	strb	r2, [r3, #4]
				}

				break;
 8005a62:	e0fc      	b.n	8005c5e <task_GPIO_output_statechart+0x2e6>

			case ST_GPIO_XX_ON:

				if ((true == p_task_GPIO_output_dta->flag) && (EV_GPIO_XX_OFF == p_task_GPIO_output_dta->event))
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	799b      	ldrb	r3, [r3, #6]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d012      	beq.n	8005a92 <task_GPIO_output_statechart+0x11a>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	795b      	ldrb	r3, [r3, #5]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d10e      	bne.n	8005a92 <task_GPIO_output_statechart+0x11a>
				{
					p_task_GPIO_output_dta->flag = false;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	719a      	strb	r2, [r3, #6]
					HAL_GPIO_WritePin(p_task_GPIO_output_cfg->gpio_port, p_task_GPIO_output_cfg->pin, p_task_GPIO_output_cfg->GPIO_off);
 8005a7a:	68bb      	ldr	r3, [r7, #8]
 8005a7c:	6858      	ldr	r0, [r3, #4]
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	8919      	ldrh	r1, [r3, #8]
 8005a82:	68bb      	ldr	r3, [r7, #8]
 8005a84:	7adb      	ldrb	r3, [r3, #11]
 8005a86:	461a      	mov	r2, r3
 8005a88:	f7fd f8b9 	bl	8002bfe <HAL_GPIO_WritePin>
					p_task_GPIO_output_dta->state = ST_GPIO_XX_OFF;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2200      	movs	r2, #0
 8005a90:	711a      	strb	r2, [r3, #4]
				}

				if ((true == p_task_GPIO_output_dta->flag) && (EV_GPIO_XX_BLINK == p_task_GPIO_output_dta->event))
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	799b      	ldrb	r3, [r3, #6]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	f000 80e3 	beq.w	8005c62 <task_GPIO_output_statechart+0x2ea>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	795b      	ldrb	r3, [r3, #5]
 8005aa0:	2b03      	cmp	r3, #3
 8005aa2:	f040 80de 	bne.w	8005c62 <task_GPIO_output_statechart+0x2ea>
				{
					p_task_GPIO_output_dta->flag = false;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	719a      	strb	r2, [r3, #6]
					p_task_GPIO_output_dta->tick = p_task_GPIO_output_cfg->tick_blink;
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	68da      	ldr	r2, [r3, #12]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(p_task_GPIO_output_cfg->gpio_port, p_task_GPIO_output_cfg->pin, p_task_GPIO_output_cfg->GPIO_on);
 8005ab4:	68bb      	ldr	r3, [r7, #8]
 8005ab6:	6858      	ldr	r0, [r3, #4]
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	8919      	ldrh	r1, [r3, #8]
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	7a9b      	ldrb	r3, [r3, #10]
 8005ac0:	461a      	mov	r2, r3
 8005ac2:	f7fd f89c 	bl	8002bfe <HAL_GPIO_WritePin>
					p_task_GPIO_output_dta->state = ST_GPIO_XX_BLINK_ON;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2202      	movs	r2, #2
 8005aca:	711a      	strb	r2, [r3, #4]
				}

				break;
 8005acc:	e0c9      	b.n	8005c62 <task_GPIO_output_statechart+0x2ea>

			case ST_GPIO_XX_BLINK_ON:

				if(p_task_GPIO_output_dta->tick > DEL_GPIO_XX_MIN){
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d005      	beq.n	8005ae2 <task_GPIO_output_statechart+0x16a>
					p_task_GPIO_output_dta->tick --;
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	1e5a      	subs	r2, r3, #1
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	601a      	str	r2, [r3, #0]
 8005ae0:	e00f      	b.n	8005b02 <task_GPIO_output_statechart+0x18a>
				}else{
					p_task_GPIO_output_dta->tick = p_task_GPIO_output_cfg->tick_blink;
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	68da      	ldr	r2, [r3, #12]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(p_task_GPIO_output_cfg->gpio_port, p_task_GPIO_output_cfg->pin, p_task_GPIO_output_cfg->GPIO_off);
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	6858      	ldr	r0, [r3, #4]
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	8919      	ldrh	r1, [r3, #8]
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	7adb      	ldrb	r3, [r3, #11]
 8005af6:	461a      	mov	r2, r3
 8005af8:	f7fd f881 	bl	8002bfe <HAL_GPIO_WritePin>
					p_task_GPIO_output_dta->state = ST_GPIO_XX_BLINK_OFF;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2203      	movs	r2, #3
 8005b00:	711a      	strb	r2, [r3, #4]
				}

				if ((true == p_task_GPIO_output_dta->flag) && (EV_GPIO_XX_ON == p_task_GPIO_output_dta->event))
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	799b      	ldrb	r3, [r3, #6]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d015      	beq.n	8005b36 <task_GPIO_output_statechart+0x1be>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	795b      	ldrb	r3, [r3, #5]
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d111      	bne.n	8005b36 <task_GPIO_output_statechart+0x1be>
				{
					p_task_GPIO_output_dta->flag = false;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	719a      	strb	r2, [r3, #6]
					p_task_GPIO_output_dta->tick = DEL_GPIO_XX_MIN;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(p_task_GPIO_output_cfg->gpio_port, p_task_GPIO_output_cfg->pin, p_task_GPIO_output_cfg->GPIO_on);
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	6858      	ldr	r0, [r3, #4]
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	8919      	ldrh	r1, [r3, #8]
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	7a9b      	ldrb	r3, [r3, #10]
 8005b2a:	461a      	mov	r2, r3
 8005b2c:	f7fd f867 	bl	8002bfe <HAL_GPIO_WritePin>
					p_task_GPIO_output_dta->state = ST_GPIO_XX_ON;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2201      	movs	r2, #1
 8005b34:	711a      	strb	r2, [r3, #4]
				}
				if ((true == p_task_GPIO_output_dta->flag) && (EV_GPIO_XX_OFF == p_task_GPIO_output_dta->event))
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	799b      	ldrb	r3, [r3, #6]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	f000 8093 	beq.w	8005c66 <task_GPIO_output_statechart+0x2ee>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	795b      	ldrb	r3, [r3, #5]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	f040 808e 	bne.w	8005c66 <task_GPIO_output_statechart+0x2ee>
				{
					p_task_GPIO_output_dta->flag = false;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	719a      	strb	r2, [r3, #6]
					p_task_GPIO_output_dta->tick = DEL_GPIO_XX_MIN;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2200      	movs	r2, #0
 8005b54:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(p_task_GPIO_output_cfg->gpio_port, p_task_GPIO_output_cfg->pin, p_task_GPIO_output_cfg->GPIO_off);
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	6858      	ldr	r0, [r3, #4]
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	8919      	ldrh	r1, [r3, #8]
 8005b5e:	68bb      	ldr	r3, [r7, #8]
 8005b60:	7adb      	ldrb	r3, [r3, #11]
 8005b62:	461a      	mov	r2, r3
 8005b64:	f7fd f84b 	bl	8002bfe <HAL_GPIO_WritePin>
					p_task_GPIO_output_dta->state = ST_GPIO_XX_OFF;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	711a      	strb	r2, [r3, #4]
				}

				break;
 8005b6e:	e07a      	b.n	8005c66 <task_GPIO_output_statechart+0x2ee>


			case ST_GPIO_XX_BLINK_OFF:

				if(p_task_GPIO_output_dta->tick > DEL_GPIO_XX_MIN){
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d009      	beq.n	8005b8c <task_GPIO_output_statechart+0x214>
					p_task_GPIO_output_dta->tick --;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	1e5a      	subs	r2, r3, #1
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	601a      	str	r2, [r3, #0]
 8005b82:	e013      	b.n	8005bac <task_GPIO_output_statechart+0x234>
 8005b84:	08009da8 	.word	0x08009da8
 8005b88:	20000014 	.word	0x20000014
				}else{
					p_task_GPIO_output_dta->tick = p_task_GPIO_output_cfg->tick_blink;
 8005b8c:	68bb      	ldr	r3, [r7, #8]
 8005b8e:	68da      	ldr	r2, [r3, #12]
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(p_task_GPIO_output_cfg->gpio_port, p_task_GPIO_output_cfg->pin, p_task_GPIO_output_cfg->GPIO_on);
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	6858      	ldr	r0, [r3, #4]
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	8919      	ldrh	r1, [r3, #8]
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	7a9b      	ldrb	r3, [r3, #10]
 8005ba0:	461a      	mov	r2, r3
 8005ba2:	f7fd f82c 	bl	8002bfe <HAL_GPIO_WritePin>
					p_task_GPIO_output_dta->state = ST_GPIO_XX_BLINK_ON;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2202      	movs	r2, #2
 8005baa:	711a      	strb	r2, [r3, #4]
				}

				if ((true == p_task_GPIO_output_dta->flag) && (EV_GPIO_XX_ON == p_task_GPIO_output_dta->event))
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	799b      	ldrb	r3, [r3, #6]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d015      	beq.n	8005be0 <task_GPIO_output_statechart+0x268>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	795b      	ldrb	r3, [r3, #5]
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d111      	bne.n	8005be0 <task_GPIO_output_statechart+0x268>
				{
					p_task_GPIO_output_dta->flag = false;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	719a      	strb	r2, [r3, #6]
					p_task_GPIO_output_dta->tick = DEL_GPIO_XX_MIN;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(p_task_GPIO_output_cfg->gpio_port, p_task_GPIO_output_cfg->pin, p_task_GPIO_output_cfg->GPIO_on);
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	6858      	ldr	r0, [r3, #4]
 8005bcc:	68bb      	ldr	r3, [r7, #8]
 8005bce:	8919      	ldrh	r1, [r3, #8]
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	7a9b      	ldrb	r3, [r3, #10]
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	f7fd f812 	bl	8002bfe <HAL_GPIO_WritePin>
					p_task_GPIO_output_dta->state = ST_GPIO_XX_ON;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2201      	movs	r2, #1
 8005bde:	711a      	strb	r2, [r3, #4]
				}
				if ((true == p_task_GPIO_output_dta->flag) && (EV_GPIO_XX_OFF == p_task_GPIO_output_dta->event))
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	799b      	ldrb	r3, [r3, #6]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d040      	beq.n	8005c6a <task_GPIO_output_statechart+0x2f2>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	795b      	ldrb	r3, [r3, #5]
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d13c      	bne.n	8005c6a <task_GPIO_output_statechart+0x2f2>
				{
					p_task_GPIO_output_dta->flag = false;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	719a      	strb	r2, [r3, #6]
					p_task_GPIO_output_dta->tick = DEL_GPIO_XX_MIN;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	601a      	str	r2, [r3, #0]
					HAL_GPIO_WritePin(p_task_GPIO_output_cfg->gpio_port, p_task_GPIO_output_cfg->pin, p_task_GPIO_output_cfg->GPIO_off);
 8005bfc:	68bb      	ldr	r3, [r7, #8]
 8005bfe:	6858      	ldr	r0, [r3, #4]
 8005c00:	68bb      	ldr	r3, [r7, #8]
 8005c02:	8919      	ldrh	r1, [r3, #8]
 8005c04:	68bb      	ldr	r3, [r7, #8]
 8005c06:	7adb      	ldrb	r3, [r3, #11]
 8005c08:	461a      	mov	r2, r3
 8005c0a:	f7fc fff8 	bl	8002bfe <HAL_GPIO_WritePin>
					p_task_GPIO_output_dta->state = ST_GPIO_XX_OFF;
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2200      	movs	r2, #0
 8005c12:	711a      	strb	r2, [r3, #4]
				}

				break;
 8005c14:	e029      	b.n	8005c6a <task_GPIO_output_statechart+0x2f2>

			case ST_GPIO_XX_PULSE:

				if(p_task_GPIO_output_dta->tick > DEL_GPIO_XX_MIN){
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d005      	beq.n	8005c2a <task_GPIO_output_statechart+0x2b2>
					p_task_GPIO_output_dta->tick --;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	1e5a      	subs	r2, r3, #1
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	601a      	str	r2, [r3, #0]
				{
					HAL_GPIO_WritePin(p_task_GPIO_output_cfg->gpio_port, p_task_GPIO_output_cfg->pin, p_task_GPIO_output_cfg->GPIO_off);
					p_task_GPIO_output_dta->state = ST_GPIO_XX_OFF;
				}

				break;
 8005c28:	e020      	b.n	8005c6c <task_GPIO_output_statechart+0x2f4>
					HAL_GPIO_WritePin(p_task_GPIO_output_cfg->gpio_port, p_task_GPIO_output_cfg->pin, p_task_GPIO_output_cfg->GPIO_off);
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	6858      	ldr	r0, [r3, #4]
 8005c2e:	68bb      	ldr	r3, [r7, #8]
 8005c30:	8919      	ldrh	r1, [r3, #8]
 8005c32:	68bb      	ldr	r3, [r7, #8]
 8005c34:	7adb      	ldrb	r3, [r3, #11]
 8005c36:	461a      	mov	r2, r3
 8005c38:	f7fc ffe1 	bl	8002bfe <HAL_GPIO_WritePin>
					p_task_GPIO_output_dta->state = ST_GPIO_XX_OFF;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2200      	movs	r2, #0
 8005c40:	711a      	strb	r2, [r3, #4]
				break;
 8005c42:	e013      	b.n	8005c6c <task_GPIO_output_statechart+0x2f4>

			default:

				p_task_GPIO_output_dta->tick  = DEL_GPIO_XX_MIN;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2200      	movs	r2, #0
 8005c48:	601a      	str	r2, [r3, #0]
				p_task_GPIO_output_dta->state = ST_GPIO_XX_OFF;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	711a      	strb	r2, [r3, #4]
				p_task_GPIO_output_dta->event = EV_GPIO_XX_OFF;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2200      	movs	r2, #0
 8005c54:	715a      	strb	r2, [r3, #5]
				p_task_GPIO_output_dta->flag = false;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2200      	movs	r2, #0
 8005c5a:	719a      	strb	r2, [r3, #6]

				break;
 8005c5c:	e006      	b.n	8005c6c <task_GPIO_output_statechart+0x2f4>
				break;
 8005c5e:	bf00      	nop
 8005c60:	e004      	b.n	8005c6c <task_GPIO_output_statechart+0x2f4>
				break;
 8005c62:	bf00      	nop
 8005c64:	e002      	b.n	8005c6c <task_GPIO_output_statechart+0x2f4>
				break;
 8005c66:	bf00      	nop
 8005c68:	e000      	b.n	8005c6c <task_GPIO_output_statechart+0x2f4>
				break;
 8005c6a:	bf00      	nop
	for (index = 0; GPIO_OUTPUT_DTA_QTY > index; index++)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	3301      	adds	r3, #1
 8005c70:	60fb      	str	r3, [r7, #12]
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	2b03      	cmp	r3, #3
 8005c76:	f67f ae85 	bls.w	8005984 <task_GPIO_output_statechart+0xc>
		}
	}
}
 8005c7a:	bf00      	nop
 8005c7c:	bf00      	nop
 8005c7e:	3710      	adds	r7, #16
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <task_hc05_init>:
uint32_t g_task_hc05_cnt;
volatile uint32_t g_task_hc05_tick_cnt;

/********************** external functions definition ************************/
void task_hc05_init(void *parameters)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b08c      	sub	sp, #48	@ 0x30
 8005c88:	af06      	add	r7, sp, #24
 8005c8a:	6078      	str	r0, [r7, #4]
	const task_hc05_cfg_t *p_task_hc05_cfg;
	task_hc05_st_t state;
	task_hc05_ev_t event;

	/* Print out: Task Initialized */
	LOGGER_INFO(" ");
 8005c8c:	b672      	cpsid	i
 8005c8e:	4b6e      	ldr	r3, [pc, #440]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	4a6e      	ldr	r2, [pc, #440]	@ (8005e4c <task_hc05_init+0x1c8>)
 8005c94:	213f      	movs	r1, #63	@ 0x3f
 8005c96:	4618      	mov	r0, r3
 8005c98:	f002 f804 	bl	8007ca4 <sniprintf>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	4a6c      	ldr	r2, [pc, #432]	@ (8005e50 <task_hc05_init+0x1cc>)
 8005ca0:	6013      	str	r3, [r2, #0]
 8005ca2:	4b69      	ldr	r3, [pc, #420]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	f7ff fc5c 	bl	8005564 <logger_log_print_>
 8005cac:	b662      	cpsie	i
 8005cae:	b672      	cpsid	i
 8005cb0:	4b65      	ldr	r3, [pc, #404]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a67      	ldr	r2, [pc, #412]	@ (8005e54 <task_hc05_init+0x1d0>)
 8005cb6:	213f      	movs	r1, #63	@ 0x3f
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f001 fff3 	bl	8007ca4 <sniprintf>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	4a63      	ldr	r2, [pc, #396]	@ (8005e50 <task_hc05_init+0x1cc>)
 8005cc2:	6013      	str	r3, [r2, #0]
 8005cc4:	4b60      	ldr	r3, [pc, #384]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f7ff fc4b 	bl	8005564 <logger_log_print_>
 8005cce:	b662      	cpsie	i
 8005cd0:	b672      	cpsid	i
 8005cd2:	4b5d      	ldr	r3, [pc, #372]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a60      	ldr	r2, [pc, #384]	@ (8005e58 <task_hc05_init+0x1d4>)
 8005cd8:	213f      	movs	r1, #63	@ 0x3f
 8005cda:	4618      	mov	r0, r3
 8005cdc:	f001 ffe2 	bl	8007ca4 <sniprintf>
 8005ce0:	4603      	mov	r3, r0
 8005ce2:	4a5b      	ldr	r2, [pc, #364]	@ (8005e50 <task_hc05_init+0x1cc>)
 8005ce4:	6013      	str	r3, [r2, #0]
 8005ce6:	4b58      	ldr	r3, [pc, #352]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4618      	mov	r0, r3
 8005cec:	f7ff fc3a 	bl	8005564 <logger_log_print_>
 8005cf0:	b662      	cpsie	i
	LOGGER_INFO("  %s is running - %s", GET_NAME(task_hc05_init), p_task_hc05);
 8005cf2:	b672      	cpsid	i
 8005cf4:	4b54      	ldr	r3, [pc, #336]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a54      	ldr	r2, [pc, #336]	@ (8005e4c <task_hc05_init+0x1c8>)
 8005cfa:	213f      	movs	r1, #63	@ 0x3f
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f001 ffd1 	bl	8007ca4 <sniprintf>
 8005d02:	4603      	mov	r3, r0
 8005d04:	4a52      	ldr	r2, [pc, #328]	@ (8005e50 <task_hc05_init+0x1cc>)
 8005d06:	6013      	str	r3, [r2, #0]
 8005d08:	4b4f      	ldr	r3, [pc, #316]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f7ff fc29 	bl	8005564 <logger_log_print_>
 8005d12:	b662      	cpsie	i
 8005d14:	b672      	cpsid	i
 8005d16:	4b4c      	ldr	r3, [pc, #304]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005d18:	6818      	ldr	r0, [r3, #0]
 8005d1a:	4b50      	ldr	r3, [pc, #320]	@ (8005e5c <task_hc05_init+0x1d8>)
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	9300      	str	r3, [sp, #0]
 8005d20:	4b4f      	ldr	r3, [pc, #316]	@ (8005e60 <task_hc05_init+0x1dc>)
 8005d22:	4a50      	ldr	r2, [pc, #320]	@ (8005e64 <task_hc05_init+0x1e0>)
 8005d24:	213f      	movs	r1, #63	@ 0x3f
 8005d26:	f001 ffbd 	bl	8007ca4 <sniprintf>
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	4a48      	ldr	r2, [pc, #288]	@ (8005e50 <task_hc05_init+0x1cc>)
 8005d2e:	6013      	str	r3, [r2, #0]
 8005d30:	4b45      	ldr	r3, [pc, #276]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4618      	mov	r0, r3
 8005d36:	f7ff fc15 	bl	8005564 <logger_log_print_>
 8005d3a:	b662      	cpsie	i
 8005d3c:	b672      	cpsid	i
 8005d3e:	4b42      	ldr	r3, [pc, #264]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a45      	ldr	r2, [pc, #276]	@ (8005e58 <task_hc05_init+0x1d4>)
 8005d44:	213f      	movs	r1, #63	@ 0x3f
 8005d46:	4618      	mov	r0, r3
 8005d48:	f001 ffac 	bl	8007ca4 <sniprintf>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	4a40      	ldr	r2, [pc, #256]	@ (8005e50 <task_hc05_init+0x1cc>)
 8005d50:	6013      	str	r3, [r2, #0]
 8005d52:	4b3d      	ldr	r3, [pc, #244]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4618      	mov	r0, r3
 8005d58:	f7ff fc04 	bl	8005564 <logger_log_print_>
 8005d5c:	b662      	cpsie	i
	LOGGER_INFO("  %s is a %s", GET_NAME(task_hc05), p_task_hc05_);
 8005d5e:	b672      	cpsid	i
 8005d60:	4b39      	ldr	r3, [pc, #228]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a39      	ldr	r2, [pc, #228]	@ (8005e4c <task_hc05_init+0x1c8>)
 8005d66:	213f      	movs	r1, #63	@ 0x3f
 8005d68:	4618      	mov	r0, r3
 8005d6a:	f001 ff9b 	bl	8007ca4 <sniprintf>
 8005d6e:	4603      	mov	r3, r0
 8005d70:	4a37      	ldr	r2, [pc, #220]	@ (8005e50 <task_hc05_init+0x1cc>)
 8005d72:	6013      	str	r3, [r2, #0]
 8005d74:	4b34      	ldr	r3, [pc, #208]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f7ff fbf3 	bl	8005564 <logger_log_print_>
 8005d7e:	b662      	cpsie	i
 8005d80:	b672      	cpsid	i
 8005d82:	4b31      	ldr	r3, [pc, #196]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005d84:	6818      	ldr	r0, [r3, #0]
 8005d86:	4b38      	ldr	r3, [pc, #224]	@ (8005e68 <task_hc05_init+0x1e4>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	9300      	str	r3, [sp, #0]
 8005d8c:	4b37      	ldr	r3, [pc, #220]	@ (8005e6c <task_hc05_init+0x1e8>)
 8005d8e:	4a38      	ldr	r2, [pc, #224]	@ (8005e70 <task_hc05_init+0x1ec>)
 8005d90:	213f      	movs	r1, #63	@ 0x3f
 8005d92:	f001 ff87 	bl	8007ca4 <sniprintf>
 8005d96:	4603      	mov	r3, r0
 8005d98:	4a2d      	ldr	r2, [pc, #180]	@ (8005e50 <task_hc05_init+0x1cc>)
 8005d9a:	6013      	str	r3, [r2, #0]
 8005d9c:	4b2a      	ldr	r3, [pc, #168]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4618      	mov	r0, r3
 8005da2:	f7ff fbdf 	bl	8005564 <logger_log_print_>
 8005da6:	b662      	cpsie	i
 8005da8:	b672      	cpsid	i
 8005daa:	4b27      	ldr	r3, [pc, #156]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a2a      	ldr	r2, [pc, #168]	@ (8005e58 <task_hc05_init+0x1d4>)
 8005db0:	213f      	movs	r1, #63	@ 0x3f
 8005db2:	4618      	mov	r0, r3
 8005db4:	f001 ff76 	bl	8007ca4 <sniprintf>
 8005db8:	4603      	mov	r3, r0
 8005dba:	4a25      	ldr	r2, [pc, #148]	@ (8005e50 <task_hc05_init+0x1cc>)
 8005dbc:	6013      	str	r3, [r2, #0]
 8005dbe:	4b22      	ldr	r3, [pc, #136]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7ff fbce 	bl	8005564 <logger_log_print_>
 8005dc8:	b662      	cpsie	i

	/* Init & Print out: Task execution counter */
	g_task_hc05_cnt = G_TASK_HC05_CNT_INIT;
 8005dca:	4b2a      	ldr	r3, [pc, #168]	@ (8005e74 <task_hc05_init+0x1f0>)
 8005dcc:	2200      	movs	r2, #0
 8005dce:	601a      	str	r2, [r3, #0]
	LOGGER_INFO("   %s = %lu", GET_NAME(g_task_hc05_cnt), g_task_hc05_cnt);
 8005dd0:	b672      	cpsid	i
 8005dd2:	4b1d      	ldr	r3, [pc, #116]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4a1d      	ldr	r2, [pc, #116]	@ (8005e4c <task_hc05_init+0x1c8>)
 8005dd8:	213f      	movs	r1, #63	@ 0x3f
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f001 ff62 	bl	8007ca4 <sniprintf>
 8005de0:	4603      	mov	r3, r0
 8005de2:	4a1b      	ldr	r2, [pc, #108]	@ (8005e50 <task_hc05_init+0x1cc>)
 8005de4:	6013      	str	r3, [r2, #0]
 8005de6:	4b18      	ldr	r3, [pc, #96]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4618      	mov	r0, r3
 8005dec:	f7ff fbba 	bl	8005564 <logger_log_print_>
 8005df0:	b662      	cpsie	i
 8005df2:	b672      	cpsid	i
 8005df4:	4b14      	ldr	r3, [pc, #80]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005df6:	6818      	ldr	r0, [r3, #0]
 8005df8:	4b1e      	ldr	r3, [pc, #120]	@ (8005e74 <task_hc05_init+0x1f0>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	9300      	str	r3, [sp, #0]
 8005dfe:	4b1e      	ldr	r3, [pc, #120]	@ (8005e78 <task_hc05_init+0x1f4>)
 8005e00:	4a1e      	ldr	r2, [pc, #120]	@ (8005e7c <task_hc05_init+0x1f8>)
 8005e02:	213f      	movs	r1, #63	@ 0x3f
 8005e04:	f001 ff4e 	bl	8007ca4 <sniprintf>
 8005e08:	4603      	mov	r3, r0
 8005e0a:	4a11      	ldr	r2, [pc, #68]	@ (8005e50 <task_hc05_init+0x1cc>)
 8005e0c:	6013      	str	r3, [r2, #0]
 8005e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	4618      	mov	r0, r3
 8005e14:	f7ff fba6 	bl	8005564 <logger_log_print_>
 8005e18:	b662      	cpsie	i
 8005e1a:	b672      	cpsid	i
 8005e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a0d      	ldr	r2, [pc, #52]	@ (8005e58 <task_hc05_init+0x1d4>)
 8005e22:	213f      	movs	r1, #63	@ 0x3f
 8005e24:	4618      	mov	r0, r3
 8005e26:	f001 ff3d 	bl	8007ca4 <sniprintf>
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	4a08      	ldr	r2, [pc, #32]	@ (8005e50 <task_hc05_init+0x1cc>)
 8005e2e:	6013      	str	r3, [r2, #0]
 8005e30:	4b05      	ldr	r3, [pc, #20]	@ (8005e48 <task_hc05_init+0x1c4>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4618      	mov	r0, r3
 8005e36:	f7ff fb95 	bl	8005564 <logger_log_print_>
 8005e3a:	b662      	cpsie	i

	init_queue_messages_task_HC05();
 8005e3c:	f000 fa44 	bl	80062c8 <init_queue_messages_task_HC05>

	for (index = 0; HC05_DTA_QTY > index; index++)
 8005e40:	2300      	movs	r3, #0
 8005e42:	617b      	str	r3, [r7, #20]
 8005e44:	e0b7      	b.n	8005fb6 <task_hc05_init+0x332>
 8005e46:	bf00      	nop
 8005e48:	08009da4 	.word	0x08009da4
 8005e4c:	0800999c 	.word	0x0800999c
 8005e50:	20000300 	.word	0x20000300
 8005e54:	080099a4 	.word	0x080099a4
 8005e58:	080099a8 	.word	0x080099a8
 8005e5c:	20000048 	.word	0x20000048
 8005e60:	080099ac 	.word	0x080099ac
 8005e64:	080099bc 	.word	0x080099bc
 8005e68:	2000004c 	.word	0x2000004c
 8005e6c:	080099d4 	.word	0x080099d4
 8005e70:	080099e0 	.word	0x080099e0
 8005e74:	2000030c 	.word	0x2000030c
 8005e78:	080099f0 	.word	0x080099f0
 8005e7c:	08009a00 	.word	0x08009a00
	{
		/* Update Task HC05 Data Pointer */
		p_task_hc05_dta = &task_hc05_dta_list[index];
 8005e80:	697a      	ldr	r2, [r7, #20]
 8005e82:	4613      	mov	r3, r2
 8005e84:	005b      	lsls	r3, r3, #1
 8005e86:	4413      	add	r3, r2
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	4a4f      	ldr	r2, [pc, #316]	@ (8005fc8 <task_hc05_init+0x344>)
 8005e8c:	4413      	add	r3, r2
 8005e8e:	613b      	str	r3, [r7, #16]
		p_task_hc05_cfg = &task_hc05_cfg_list[index];
 8005e90:	697a      	ldr	r2, [r7, #20]
 8005e92:	4613      	mov	r3, r2
 8005e94:	00db      	lsls	r3, r3, #3
 8005e96:	4413      	add	r3, r2
 8005e98:	009b      	lsls	r3, r3, #2
 8005e9a:	4a4c      	ldr	r2, [pc, #304]	@ (8005fcc <task_hc05_init+0x348>)
 8005e9c:	4413      	add	r3, r2
 8005e9e:	60fb      	str	r3, [r7, #12]

		/* Init & Print out: Index & Task execution FSM */
		state = ST_HC05_DISCONNECTED;
 8005ea0:	2302      	movs	r3, #2
 8005ea2:	72fb      	strb	r3, [r7, #11]
		p_task_hc05_dta->state = state;
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	7afa      	ldrb	r2, [r7, #11]
 8005ea8:	711a      	strb	r2, [r3, #4]

		event = EV_HC05_DISCONNECTED;
 8005eaa:	2303      	movs	r3, #3
 8005eac:	72bb      	strb	r3, [r7, #10]
		p_task_hc05_dta->event = event;
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	7aba      	ldrb	r2, [r7, #10]
 8005eb2:	715a      	strb	r2, [r3, #5]

		p_task_hc05_dta->rx_flag = 0;
 8005eb4:	693b      	ldr	r3, [r7, #16]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	71da      	strb	r2, [r3, #7]
		p_task_hc05_dta->tx_flag = 0;
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	2200      	movs	r2, #0
 8005ebe:	719a      	strb	r2, [r3, #6]

		HAL_UART_Receive_IT(p_task_hc05_cfg->uart, &p_task_hc05_dta->rx_buffer, 1);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	6858      	ldr	r0, [r3, #4]
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	3309      	adds	r3, #9
 8005ec8:	2201      	movs	r2, #1
 8005eca:	4619      	mov	r1, r3
 8005ecc:	f7fe fb85 	bl	80045da <HAL_UART_Receive_IT>

		LOGGER_INFO(" ");
 8005ed0:	b672      	cpsid	i
 8005ed2:	4b3f      	ldr	r3, [pc, #252]	@ (8005fd0 <task_hc05_init+0x34c>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4a3f      	ldr	r2, [pc, #252]	@ (8005fd4 <task_hc05_init+0x350>)
 8005ed8:	213f      	movs	r1, #63	@ 0x3f
 8005eda:	4618      	mov	r0, r3
 8005edc:	f001 fee2 	bl	8007ca4 <sniprintf>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	4a3d      	ldr	r2, [pc, #244]	@ (8005fd8 <task_hc05_init+0x354>)
 8005ee4:	6013      	str	r3, [r2, #0]
 8005ee6:	4b3a      	ldr	r3, [pc, #232]	@ (8005fd0 <task_hc05_init+0x34c>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4618      	mov	r0, r3
 8005eec:	f7ff fb3a 	bl	8005564 <logger_log_print_>
 8005ef0:	b662      	cpsie	i
 8005ef2:	b672      	cpsid	i
 8005ef4:	4b36      	ldr	r3, [pc, #216]	@ (8005fd0 <task_hc05_init+0x34c>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a38      	ldr	r2, [pc, #224]	@ (8005fdc <task_hc05_init+0x358>)
 8005efa:	213f      	movs	r1, #63	@ 0x3f
 8005efc:	4618      	mov	r0, r3
 8005efe:	f001 fed1 	bl	8007ca4 <sniprintf>
 8005f02:	4603      	mov	r3, r0
 8005f04:	4a34      	ldr	r2, [pc, #208]	@ (8005fd8 <task_hc05_init+0x354>)
 8005f06:	6013      	str	r3, [r2, #0]
 8005f08:	4b31      	ldr	r3, [pc, #196]	@ (8005fd0 <task_hc05_init+0x34c>)
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	f7ff fb29 	bl	8005564 <logger_log_print_>
 8005f12:	b662      	cpsie	i
 8005f14:	b672      	cpsid	i
 8005f16:	4b2e      	ldr	r3, [pc, #184]	@ (8005fd0 <task_hc05_init+0x34c>)
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	4a31      	ldr	r2, [pc, #196]	@ (8005fe0 <task_hc05_init+0x35c>)
 8005f1c:	213f      	movs	r1, #63	@ 0x3f
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f001 fec0 	bl	8007ca4 <sniprintf>
 8005f24:	4603      	mov	r3, r0
 8005f26:	4a2c      	ldr	r2, [pc, #176]	@ (8005fd8 <task_hc05_init+0x354>)
 8005f28:	6013      	str	r3, [r2, #0]
 8005f2a:	4b29      	ldr	r3, [pc, #164]	@ (8005fd0 <task_hc05_init+0x34c>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4618      	mov	r0, r3
 8005f30:	f7ff fb18 	bl	8005564 <logger_log_print_>
 8005f34:	b662      	cpsie	i
		LOGGER_INFO("   %s = %lu   %s = %lu   %s = %lu",
 8005f36:	b672      	cpsid	i
 8005f38:	4b25      	ldr	r3, [pc, #148]	@ (8005fd0 <task_hc05_init+0x34c>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a25      	ldr	r2, [pc, #148]	@ (8005fd4 <task_hc05_init+0x350>)
 8005f3e:	213f      	movs	r1, #63	@ 0x3f
 8005f40:	4618      	mov	r0, r3
 8005f42:	f001 feaf 	bl	8007ca4 <sniprintf>
 8005f46:	4603      	mov	r3, r0
 8005f48:	4a23      	ldr	r2, [pc, #140]	@ (8005fd8 <task_hc05_init+0x354>)
 8005f4a:	6013      	str	r3, [r2, #0]
 8005f4c:	4b20      	ldr	r3, [pc, #128]	@ (8005fd0 <task_hc05_init+0x34c>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4618      	mov	r0, r3
 8005f52:	f7ff fb07 	bl	8005564 <logger_log_print_>
 8005f56:	b662      	cpsie	i
 8005f58:	b672      	cpsid	i
 8005f5a:	4b1d      	ldr	r3, [pc, #116]	@ (8005fd0 <task_hc05_init+0x34c>)
 8005f5c:	6818      	ldr	r0, [r3, #0]
 8005f5e:	7afb      	ldrb	r3, [r7, #11]
 8005f60:	7aba      	ldrb	r2, [r7, #10]
 8005f62:	9204      	str	r2, [sp, #16]
 8005f64:	4a1f      	ldr	r2, [pc, #124]	@ (8005fe4 <task_hc05_init+0x360>)
 8005f66:	9203      	str	r2, [sp, #12]
 8005f68:	9302      	str	r3, [sp, #8]
 8005f6a:	4b1f      	ldr	r3, [pc, #124]	@ (8005fe8 <task_hc05_init+0x364>)
 8005f6c:	9301      	str	r3, [sp, #4]
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	9300      	str	r3, [sp, #0]
 8005f72:	4b1e      	ldr	r3, [pc, #120]	@ (8005fec <task_hc05_init+0x368>)
 8005f74:	4a1e      	ldr	r2, [pc, #120]	@ (8005ff0 <task_hc05_init+0x36c>)
 8005f76:	213f      	movs	r1, #63	@ 0x3f
 8005f78:	f001 fe94 	bl	8007ca4 <sniprintf>
 8005f7c:	4603      	mov	r3, r0
 8005f7e:	4a16      	ldr	r2, [pc, #88]	@ (8005fd8 <task_hc05_init+0x354>)
 8005f80:	6013      	str	r3, [r2, #0]
 8005f82:	4b13      	ldr	r3, [pc, #76]	@ (8005fd0 <task_hc05_init+0x34c>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4618      	mov	r0, r3
 8005f88:	f7ff faec 	bl	8005564 <logger_log_print_>
 8005f8c:	b662      	cpsie	i
 8005f8e:	b672      	cpsid	i
 8005f90:	4b0f      	ldr	r3, [pc, #60]	@ (8005fd0 <task_hc05_init+0x34c>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	4a12      	ldr	r2, [pc, #72]	@ (8005fe0 <task_hc05_init+0x35c>)
 8005f96:	213f      	movs	r1, #63	@ 0x3f
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f001 fe83 	bl	8007ca4 <sniprintf>
 8005f9e:	4603      	mov	r3, r0
 8005fa0:	4a0d      	ldr	r2, [pc, #52]	@ (8005fd8 <task_hc05_init+0x354>)
 8005fa2:	6013      	str	r3, [r2, #0]
 8005fa4:	4b0a      	ldr	r3, [pc, #40]	@ (8005fd0 <task_hc05_init+0x34c>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f7ff fadb 	bl	8005564 <logger_log_print_>
 8005fae:	b662      	cpsie	i
	for (index = 0; HC05_DTA_QTY > index; index++)
 8005fb0:	697b      	ldr	r3, [r7, #20]
 8005fb2:	3301      	adds	r3, #1
 8005fb4:	617b      	str	r3, [r7, #20]
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	f43f af61 	beq.w	8005e80 <task_hc05_init+0x1fc>
				    GET_NAME(index), index,
					GET_NAME(state), (uint32_t)state,
					GET_NAME(event), (uint32_t)event);
	}
}
 8005fbe:	bf00      	nop
 8005fc0:	bf00      	nop
 8005fc2:	3718      	adds	r7, #24
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	2000003c 	.word	0x2000003c
 8005fcc:	08009df8 	.word	0x08009df8
 8005fd0:	08009da4 	.word	0x08009da4
 8005fd4:	0800999c 	.word	0x0800999c
 8005fd8:	20000300 	.word	0x20000300
 8005fdc:	080099a4 	.word	0x080099a4
 8005fe0:	080099a8 	.word	0x080099a8
 8005fe4:	08009a38 	.word	0x08009a38
 8005fe8:	08009a40 	.word	0x08009a40
 8005fec:	08009a0c 	.word	0x08009a0c
 8005ff0:	08009a14 	.word	0x08009a14

08005ff4 <task_hc05_update>:

void task_hc05_update(void *parameters)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b084      	sub	sp, #16
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
	bool b_time_update_required = false;
 8005ffc:	2300      	movs	r3, #0
 8005ffe:	73fb      	strb	r3, [r7, #15]

	/* Protect shared resource */
	__asm("CPSID i");	/* disable interrupts */
 8006000:	b672      	cpsid	i
    if (G_TASK_HC05_TICK_CNT_INI < g_task_hc05_tick_cnt)
 8006002:	4b16      	ldr	r3, [pc, #88]	@ (800605c <task_hc05_update+0x68>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d006      	beq.n	8006018 <task_hc05_update+0x24>
    {
		/* Update Tick Counter */
    	g_task_hc05_tick_cnt--;
 800600a:	4b14      	ldr	r3, [pc, #80]	@ (800605c <task_hc05_update+0x68>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	3b01      	subs	r3, #1
 8006010:	4a12      	ldr	r2, [pc, #72]	@ (800605c <task_hc05_update+0x68>)
 8006012:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 8006014:	2301      	movs	r3, #1
 8006016:	73fb      	strb	r3, [r7, #15]
    }
    __asm("CPSIE i");	/* enable interrupts */
 8006018:	b662      	cpsie	i

    while (b_time_update_required)
 800601a:	e016      	b.n	800604a <task_hc05_update+0x56>
    {
		/* Update Task Counter */
		g_task_hc05_cnt++;
 800601c:	4b10      	ldr	r3, [pc, #64]	@ (8006060 <task_hc05_update+0x6c>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	3301      	adds	r3, #1
 8006022:	4a0f      	ldr	r2, [pc, #60]	@ (8006060 <task_hc05_update+0x6c>)
 8006024:	6013      	str	r3, [r2, #0]

		/* Run Task HC05 Statechart */
    	task_hc05_statechart();
 8006026:	f000 f81d 	bl	8006064 <task_hc05_statechart>

    	/* Protect shared resource */
		__asm("CPSID i");	/* disable interrupts */
 800602a:	b672      	cpsid	i
		if (G_TASK_HC05_TICK_CNT_INI < g_task_hc05_tick_cnt)
 800602c:	4b0b      	ldr	r3, [pc, #44]	@ (800605c <task_hc05_update+0x68>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d007      	beq.n	8006044 <task_hc05_update+0x50>
		{
			/* Update Tick Counter */
			g_task_hc05_tick_cnt--;
 8006034:	4b09      	ldr	r3, [pc, #36]	@ (800605c <task_hc05_update+0x68>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	3b01      	subs	r3, #1
 800603a:	4a08      	ldr	r2, [pc, #32]	@ (800605c <task_hc05_update+0x68>)
 800603c:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 800603e:	2301      	movs	r3, #1
 8006040:	73fb      	strb	r3, [r7, #15]
 8006042:	e001      	b.n	8006048 <task_hc05_update+0x54>
		}
		else
		{
			b_time_update_required = false;
 8006044:	2300      	movs	r3, #0
 8006046:	73fb      	strb	r3, [r7, #15]
		}
		__asm("CPSIE i");	/* enable interrupts */
 8006048:	b662      	cpsie	i
    while (b_time_update_required)
 800604a:	7bfb      	ldrb	r3, [r7, #15]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d1e5      	bne.n	800601c <task_hc05_update+0x28>
    }
}
 8006050:	bf00      	nop
 8006052:	bf00      	nop
 8006054:	3710      	adds	r7, #16
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	20000310 	.word	0x20000310
 8006060:	2000030c 	.word	0x2000030c

08006064 <task_hc05_statechart>:

/********************** internal functions definition ************************/
void task_hc05_statechart(void)
{
 8006064:	b590      	push	{r4, r7, lr}
 8006066:	b085      	sub	sp, #20
 8006068:	af00      	add	r7, sp, #0
	uint32_t index;
	const task_hc05_cfg_t *p_task_hc05_cfg;
	task_hc05_dta_t *p_task_hc05_dta;

	for (index = 0; HC05_DTA_QTY > index; index++)
 800606a:	2300      	movs	r3, #0
 800606c:	60fb      	str	r3, [r7, #12]
 800606e:	e0e3      	b.n	8006238 <task_hc05_statechart+0x1d4>
	{
		/* Update Task HC05 Configuration & Data Pointer */
		p_task_hc05_cfg = &task_hc05_cfg_list[index];
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	4613      	mov	r3, r2
 8006074:	00db      	lsls	r3, r3, #3
 8006076:	4413      	add	r3, r2
 8006078:	009b      	lsls	r3, r3, #2
 800607a:	4a74      	ldr	r2, [pc, #464]	@ (800624c <task_hc05_statechart+0x1e8>)
 800607c:	4413      	add	r3, r2
 800607e:	60bb      	str	r3, [r7, #8]
		p_task_hc05_dta = &task_hc05_dta_list[index];
 8006080:	68fa      	ldr	r2, [r7, #12]
 8006082:	4613      	mov	r3, r2
 8006084:	005b      	lsls	r3, r3, #1
 8006086:	4413      	add	r3, r2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	4a71      	ldr	r2, [pc, #452]	@ (8006250 <task_hc05_statechart+0x1ec>)
 800608c:	4413      	add	r3, r2
 800608e:	607b      	str	r3, [r7, #4]

		if(any_tx_message_task_HC05()){
 8006090:	f000 f97e 	bl	8006390 <any_tx_message_task_HC05>
 8006094:	4603      	mov	r3, r0
 8006096:	2b00      	cmp	r3, #0
 8006098:	d002      	beq.n	80060a0 <task_hc05_statechart+0x3c>
			p_task_hc05_dta->tx_flag = 1;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2201      	movs	r2, #1
 800609e:	719a      	strb	r2, [r3, #6]
		}


		if (p_task_hc05_cfg->connected == HAL_GPIO_ReadPin(p_task_hc05_cfg->pin_status_port, p_task_hc05_cfg->pin_status))
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	7f9c      	ldrb	r4, [r3, #30]
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	699a      	ldr	r2, [r3, #24]
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	8b9b      	ldrh	r3, [r3, #28]
 80060ac:	4619      	mov	r1, r3
 80060ae:	4610      	mov	r0, r2
 80060b0:	f7fc fd8e 	bl	8002bd0 <HAL_GPIO_ReadPin>
 80060b4:	4603      	mov	r3, r0
 80060b6:	429c      	cmp	r4, r3
 80060b8:	d123      	bne.n	8006102 <task_hc05_statechart+0x9e>
		{
			if(p_task_hc05_dta->rx_flag != 0 && p_task_hc05_dta->tx_flag != 0)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	79db      	ldrb	r3, [r3, #7]
 80060be:	b2db      	uxtb	r3, r3
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d008      	beq.n	80060d6 <task_hc05_statechart+0x72>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	799b      	ldrb	r3, [r3, #6]
 80060c8:	b2db      	uxtb	r3, r3
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d003      	beq.n	80060d6 <task_hc05_statechart+0x72>
				p_task_hc05_dta->event = EV_HC05_FULLDUPLEX;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2202      	movs	r2, #2
 80060d2:	715a      	strb	r2, [r3, #5]
 80060d4:	e018      	b.n	8006108 <task_hc05_statechart+0xa4>
			else if(p_task_hc05_dta->rx_flag != 0)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	79db      	ldrb	r3, [r3, #7]
 80060da:	b2db      	uxtb	r3, r3
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d003      	beq.n	80060e8 <task_hc05_statechart+0x84>
				p_task_hc05_dta->event = EV_HC05_RX_BUFFER;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2200      	movs	r2, #0
 80060e4:	715a      	strb	r2, [r3, #5]
 80060e6:	e00f      	b.n	8006108 <task_hc05_statechart+0xa4>
			else if(p_task_hc05_dta->tx_flag)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	799b      	ldrb	r3, [r3, #6]
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d003      	beq.n	80060fa <task_hc05_statechart+0x96>
				p_task_hc05_dta->event = EV_HC05_TX_BUFFER;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2201      	movs	r2, #1
 80060f6:	715a      	strb	r2, [r3, #5]
 80060f8:	e006      	b.n	8006108 <task_hc05_statechart+0xa4>
			else
				p_task_hc05_dta->event = EV_HC05_CONNECTED;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2204      	movs	r2, #4
 80060fe:	715a      	strb	r2, [r3, #5]
 8006100:	e002      	b.n	8006108 <task_hc05_statechart+0xa4>
		}
		else
		{
			p_task_hc05_dta->event = EV_HC05_DISCONNECTED;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2203      	movs	r2, #3
 8006106:	715a      	strb	r2, [r3, #5]
		}


		switch (p_task_hc05_dta->state)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	791b      	ldrb	r3, [r3, #4]
 800610c:	2b04      	cmp	r3, #4
 800610e:	d87d      	bhi.n	800620c <task_hc05_statechart+0x1a8>
 8006110:	a201      	add	r2, pc, #4	@ (adr r2, 8006118 <task_hc05_statechart+0xb4>)
 8006112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006116:	bf00      	nop
 8006118:	080061c5 	.word	0x080061c5
 800611c:	0800619b 	.word	0x0800619b
 8006120:	0800612d 	.word	0x0800612d
 8006124:	0800615d 	.word	0x0800615d
 8006128:	08006221 	.word	0x08006221
		{
			case ST_HC05_DISCONNECTED:
				if(p_task_hc05_dta->event == EV_HC05_CONNECTED)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	795b      	ldrb	r3, [r3, #5]
 8006130:	2b04      	cmp	r3, #4
 8006132:	d103      	bne.n	800613c <task_hc05_statechart+0xd8>
					p_task_hc05_dta->state = ST_HC05_CONNECTED;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2203      	movs	r2, #3
 8006138:	711a      	strb	r2, [r3, #4]
				else if (p_task_hc05_dta->event == EV_HC05_RX_BUFFER)
					p_task_hc05_dta->state = ST_HC05_RECEIVING;
				else if (p_task_hc05_dta->event == EV_HC05_TX_BUFFER)
					p_task_hc05_dta->state = ST_HC05_SENDING;
			break;
 800613a:	e073      	b.n	8006224 <task_hc05_statechart+0x1c0>
				else if (p_task_hc05_dta->event == EV_HC05_RX_BUFFER)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	795b      	ldrb	r3, [r3, #5]
 8006140:	2b00      	cmp	r3, #0
 8006142:	d103      	bne.n	800614c <task_hc05_statechart+0xe8>
					p_task_hc05_dta->state = ST_HC05_RECEIVING;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	711a      	strb	r2, [r3, #4]
			break;
 800614a:	e06b      	b.n	8006224 <task_hc05_statechart+0x1c0>
				else if (p_task_hc05_dta->event == EV_HC05_TX_BUFFER)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	795b      	ldrb	r3, [r3, #5]
 8006150:	2b01      	cmp	r3, #1
 8006152:	d167      	bne.n	8006224 <task_hc05_statechart+0x1c0>
					p_task_hc05_dta->state = ST_HC05_SENDING;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	711a      	strb	r2, [r3, #4]
			break;
 800615a:	e063      	b.n	8006224 <task_hc05_statechart+0x1c0>

			case ST_HC05_CONNECTED:

				if(p_task_hc05_dta->event == EV_HC05_FULLDUPLEX){
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	795b      	ldrb	r3, [r3, #5]
 8006160:	2b02      	cmp	r3, #2
 8006162:	d103      	bne.n	800616c <task_hc05_statechart+0x108>
					if(HC05_ALLOW_FULLDUPLEX)
						p_task_hc05_dta->state = ST_HC05_RECEIVING;
					else
						p_task_hc05_dta->state = ST_HC05_ERROR;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2204      	movs	r2, #4
 8006168:	711a      	strb	r2, [r3, #4]
 800616a:	e00e      	b.n	800618a <task_hc05_statechart+0x126>
				}
				else if (p_task_hc05_dta->event == EV_HC05_RX_BUFFER)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	795b      	ldrb	r3, [r3, #5]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d103      	bne.n	800617c <task_hc05_statechart+0x118>
					p_task_hc05_dta->state = ST_HC05_RECEIVING;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	711a      	strb	r2, [r3, #4]
 800617a:	e006      	b.n	800618a <task_hc05_statechart+0x126>
				else if (p_task_hc05_dta->event == EV_HC05_TX_BUFFER)
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	795b      	ldrb	r3, [r3, #5]
 8006180:	2b01      	cmp	r3, #1
 8006182:	d102      	bne.n	800618a <task_hc05_statechart+0x126>
					p_task_hc05_dta->state = ST_HC05_SENDING;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	711a      	strb	r2, [r3, #4]

				if(p_task_hc05_dta->event == EV_HC05_DISCONNECTED)
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	795b      	ldrb	r3, [r3, #5]
 800618e:	2b03      	cmp	r3, #3
 8006190:	d14a      	bne.n	8006228 <task_hc05_statechart+0x1c4>
					p_task_hc05_dta->state = ST_HC05_DISCONNECTED;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2202      	movs	r2, #2
 8006196:	711a      	strb	r2, [r3, #4]
			break;
 8006198:	e046      	b.n	8006228 <task_hc05_statechart+0x1c4>

			case ST_HC05_RECEIVING:
				p_task_hc05_dta->rx_flag = 0;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	71da      	strb	r2, [r3, #7]

				//RX_BUFFER NOT EMPTY

				p_task_hc05_dta->state = ST_HC05_CONNECTED;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2203      	movs	r2, #3
 80061a4:	711a      	strb	r2, [r3, #4]
				if(p_task_hc05_dta->event == EV_HC05_TX_BUFFER)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	795b      	ldrb	r3, [r3, #5]
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	d102      	bne.n	80061b4 <task_hc05_statechart+0x150>
					p_task_hc05_dta->state = ST_HC05_SENDING;
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	2200      	movs	r2, #0
 80061b2:	711a      	strb	r2, [r3, #4]
				if(p_task_hc05_dta->event == EV_HC05_DISCONNECTED)
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	795b      	ldrb	r3, [r3, #5]
 80061b8:	2b03      	cmp	r3, #3
 80061ba:	d137      	bne.n	800622c <task_hc05_statechart+0x1c8>
					p_task_hc05_dta->state = ST_HC05_DISCONNECTED;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2202      	movs	r2, #2
 80061c0:	711a      	strb	r2, [r3, #4]
			break;
 80061c2:	e033      	b.n	800622c <task_hc05_statechart+0x1c8>

			case ST_HC05_SENDING:

				//TX BUFFER NOT EMPTY
				p_task_hc05_dta->tx_buffer = get_tx_message_task_HC05();
 80061c4:	f000 f8be 	bl	8006344 <get_tx_message_task_HC05>
 80061c8:	4603      	mov	r3, r0
 80061ca:	461a      	mov	r2, r3
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	721a      	strb	r2, [r3, #8]

				HAL_UART_Transmit(p_task_hc05_cfg->uart, &p_task_hc05_dta->tx_buffer, 1, HC05_TIMEOUT);
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	6858      	ldr	r0, [r3, #4]
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	f103 0108 	add.w	r1, r3, #8
 80061da:	230a      	movs	r3, #10
 80061dc:	2201      	movs	r2, #1
 80061de:	f7fe f971 	bl	80044c4 <HAL_UART_Transmit>
				p_task_hc05_dta->tx_flag = 0;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	719a      	strb	r2, [r3, #6]

				p_task_hc05_dta->state = ST_HC05_CONNECTED;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2203      	movs	r2, #3
 80061ec:	711a      	strb	r2, [r3, #4]
				if(p_task_hc05_dta->event == EV_HC05_RX_BUFFER)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	795b      	ldrb	r3, [r3, #5]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d102      	bne.n	80061fc <task_hc05_statechart+0x198>
					p_task_hc05_dta->state = ST_HC05_RECEIVING;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2201      	movs	r2, #1
 80061fa:	711a      	strb	r2, [r3, #4]
				if(p_task_hc05_dta->event == EV_HC05_DISCONNECTED)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	795b      	ldrb	r3, [r3, #5]
 8006200:	2b03      	cmp	r3, #3
 8006202:	d115      	bne.n	8006230 <task_hc05_statechart+0x1cc>
					p_task_hc05_dta->state = ST_HC05_DISCONNECTED;
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	2202      	movs	r2, #2
 8006208:	711a      	strb	r2, [r3, #4]
			break;
 800620a:	e011      	b.n	8006230 <task_hc05_statechart+0x1cc>
			case ST_HC05_ERROR:
			break;

			default:

				p_task_hc05_dta->tick  = DEL_HC05_MIN;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2200      	movs	r2, #0
 8006210:	601a      	str	r2, [r3, #0]
				p_task_hc05_dta->state = ST_HC05_ERROR;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2204      	movs	r2, #4
 8006216:	711a      	strb	r2, [r3, #4]
				p_task_hc05_dta->event = EV_HC05_DISCONNECTED;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2203      	movs	r2, #3
 800621c:	715a      	strb	r2, [r3, #5]

				break;
 800621e:	e008      	b.n	8006232 <task_hc05_statechart+0x1ce>
			break;
 8006220:	bf00      	nop
 8006222:	e006      	b.n	8006232 <task_hc05_statechart+0x1ce>
			break;
 8006224:	bf00      	nop
 8006226:	e004      	b.n	8006232 <task_hc05_statechart+0x1ce>
			break;
 8006228:	bf00      	nop
 800622a:	e002      	b.n	8006232 <task_hc05_statechart+0x1ce>
			break;
 800622c:	bf00      	nop
 800622e:	e000      	b.n	8006232 <task_hc05_statechart+0x1ce>
			break;
 8006230:	bf00      	nop
	for (index = 0; HC05_DTA_QTY > index; index++)
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	3301      	adds	r3, #1
 8006236:	60fb      	str	r3, [r7, #12]
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	2b00      	cmp	r3, #0
 800623c:	f43f af18 	beq.w	8006070 <task_hc05_statechart+0xc>
		}
	}
}
 8006240:	bf00      	nop
 8006242:	bf00      	nop
 8006244:	3714      	adds	r7, #20
 8006246:	46bd      	mov	sp, r7
 8006248:	bd90      	pop	{r4, r7, pc}
 800624a:	bf00      	nop
 800624c:	08009df8 	.word	0x08009df8
 8006250:	2000003c 	.word	0x2000003c

08006254 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8006254:	b580      	push	{r7, lr}
 8006256:	b086      	sub	sp, #24
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
	uint32_t index;
	task_hc05_dta_t *p_task_hc05_dta;
	const task_hc05_cfg_t *p_task_hc05_cfg;

	for (index = 0; HC05_DTA_QTY > index; index++)
 800625c:	2300      	movs	r3, #0
 800625e:	617b      	str	r3, [r7, #20]
 8006260:	e025      	b.n	80062ae <HAL_UART_RxCpltCallback+0x5a>
	{
		p_task_hc05_dta = &task_hc05_dta_list[index];
 8006262:	697a      	ldr	r2, [r7, #20]
 8006264:	4613      	mov	r3, r2
 8006266:	005b      	lsls	r3, r3, #1
 8006268:	4413      	add	r3, r2
 800626a:	009b      	lsls	r3, r3, #2
 800626c:	4a14      	ldr	r2, [pc, #80]	@ (80062c0 <HAL_UART_RxCpltCallback+0x6c>)
 800626e:	4413      	add	r3, r2
 8006270:	613b      	str	r3, [r7, #16]
		p_task_hc05_cfg = &task_hc05_cfg_list[index];
 8006272:	697a      	ldr	r2, [r7, #20]
 8006274:	4613      	mov	r3, r2
 8006276:	00db      	lsls	r3, r3, #3
 8006278:	4413      	add	r3, r2
 800627a:	009b      	lsls	r3, r3, #2
 800627c:	4a11      	ldr	r2, [pc, #68]	@ (80062c4 <HAL_UART_RxCpltCallback+0x70>)
 800627e:	4413      	add	r3, r2
 8006280:	60fb      	str	r3, [r7, #12]
		if(huart->Instance == p_task_hc05_cfg->uart->Instance){
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681a      	ldr	r2, [r3, #0]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	429a      	cmp	r2, r3
 800628e:	d10b      	bne.n	80062a8 <HAL_UART_RxCpltCallback+0x54>
			p_task_hc05_dta->rx_flag = 1;
 8006290:	693b      	ldr	r3, [r7, #16]
 8006292:	2201      	movs	r2, #1
 8006294:	71da      	strb	r2, [r3, #7]
			HAL_UART_Receive_IT(p_task_hc05_cfg->uart, &p_task_hc05_dta->rx_buffer, 1);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	6858      	ldr	r0, [r3, #4]
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	3309      	adds	r3, #9
 800629e:	2201      	movs	r2, #1
 80062a0:	4619      	mov	r1, r3
 80062a2:	f7fe f99a 	bl	80045da <HAL_UART_Receive_IT>
			break;
 80062a6:	e006      	b.n	80062b6 <HAL_UART_RxCpltCallback+0x62>
	for (index = 0; HC05_DTA_QTY > index; index++)
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	3301      	adds	r3, #1
 80062ac:	617b      	str	r3, [r7, #20]
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d0d6      	beq.n	8006262 <HAL_UART_RxCpltCallback+0xe>
		}
	}
}
 80062b4:	bf00      	nop
 80062b6:	bf00      	nop
 80062b8:	3718      	adds	r7, #24
 80062ba:	46bd      	mov	sp, r7
 80062bc:	bd80      	pop	{r7, pc}
 80062be:	bf00      	nop
 80062c0:	2000003c 	.word	0x2000003c
 80062c4:	08009df8 	.word	0x08009df8

080062c8 <init_queue_messages_task_HC05>:

/********************** external data declaration ****************************/

/********************** external functions definition ************************/
void init_queue_messages_task_HC05(void)
{
 80062c8:	b480      	push	{r7}
 80062ca:	b083      	sub	sp, #12
 80062cc:	af00      	add	r7, sp, #0
	uint32_t i;

	tx_queue_task_hc05.head = 0;
 80062ce:	4b1b      	ldr	r3, [pc, #108]	@ (800633c <init_queue_messages_task_HC05+0x74>)
 80062d0:	2200      	movs	r2, #0
 80062d2:	601a      	str	r2, [r3, #0]
	tx_queue_task_hc05.tail = 0;
 80062d4:	4b19      	ldr	r3, [pc, #100]	@ (800633c <init_queue_messages_task_HC05+0x74>)
 80062d6:	2200      	movs	r2, #0
 80062d8:	605a      	str	r2, [r3, #4]
	tx_queue_task_hc05.count = 0;
 80062da:	4b18      	ldr	r3, [pc, #96]	@ (800633c <init_queue_messages_task_HC05+0x74>)
 80062dc:	2200      	movs	r2, #0
 80062de:	609a      	str	r2, [r3, #8]

	for (i = 0; i < MAX_MESSAGES; i++)
 80062e0:	2300      	movs	r3, #0
 80062e2:	607b      	str	r3, [r7, #4]
 80062e4:	e008      	b.n	80062f8 <init_queue_messages_task_HC05+0x30>
		tx_queue_task_hc05.queue[i] = MESSAGE_UNDEFINED;
 80062e6:	4a15      	ldr	r2, [pc, #84]	@ (800633c <init_queue_messages_task_HC05+0x74>)
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	4413      	add	r3, r2
 80062ec:	330c      	adds	r3, #12
 80062ee:	2200      	movs	r2, #0
 80062f0:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < MAX_MESSAGES; i++)
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	3301      	adds	r3, #1
 80062f6:	607b      	str	r3, [r7, #4]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2b0f      	cmp	r3, #15
 80062fc:	d9f3      	bls.n	80062e6 <init_queue_messages_task_HC05+0x1e>

	rx_queue_task_hc05.head = 0;
 80062fe:	4b10      	ldr	r3, [pc, #64]	@ (8006340 <init_queue_messages_task_HC05+0x78>)
 8006300:	2200      	movs	r2, #0
 8006302:	601a      	str	r2, [r3, #0]
	rx_queue_task_hc05.tail = 0;
 8006304:	4b0e      	ldr	r3, [pc, #56]	@ (8006340 <init_queue_messages_task_HC05+0x78>)
 8006306:	2200      	movs	r2, #0
 8006308:	605a      	str	r2, [r3, #4]
	rx_queue_task_hc05.count = 0;
 800630a:	4b0d      	ldr	r3, [pc, #52]	@ (8006340 <init_queue_messages_task_HC05+0x78>)
 800630c:	2200      	movs	r2, #0
 800630e:	609a      	str	r2, [r3, #8]

	for (i = 0; i < MAX_MESSAGES; i++)
 8006310:	2300      	movs	r3, #0
 8006312:	607b      	str	r3, [r7, #4]
 8006314:	e008      	b.n	8006328 <init_queue_messages_task_HC05+0x60>
		rx_queue_task_hc05.queue[i] = MESSAGE_UNDEFINED;
 8006316:	4a0a      	ldr	r2, [pc, #40]	@ (8006340 <init_queue_messages_task_HC05+0x78>)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4413      	add	r3, r2
 800631c:	330c      	adds	r3, #12
 800631e:	2200      	movs	r2, #0
 8006320:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < MAX_MESSAGES; i++)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	3301      	adds	r3, #1
 8006326:	607b      	str	r3, [r7, #4]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2b0f      	cmp	r3, #15
 800632c:	d9f3      	bls.n	8006316 <init_queue_messages_task_HC05+0x4e>
}
 800632e:	bf00      	nop
 8006330:	bf00      	nop
 8006332:	370c      	adds	r7, #12
 8006334:	46bd      	mov	sp, r7
 8006336:	bc80      	pop	{r7}
 8006338:	4770      	bx	lr
 800633a:	bf00      	nop
 800633c:	20000314 	.word	0x20000314
 8006340:	20000330 	.word	0x20000330

08006344 <get_tx_message_task_HC05>:
	if (MAX_MESSAGES == rx_queue_task_hc05.head)
		rx_queue_task_hc05.head = 0;
}

char get_tx_message_task_HC05(void)
{
 8006344:	b480      	push	{r7}
 8006346:	b083      	sub	sp, #12
 8006348:	af00      	add	r7, sp, #0
	char message;

	tx_queue_task_hc05.count--;
 800634a:	4b10      	ldr	r3, [pc, #64]	@ (800638c <get_tx_message_task_HC05+0x48>)
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	3b01      	subs	r3, #1
 8006350:	4a0e      	ldr	r2, [pc, #56]	@ (800638c <get_tx_message_task_HC05+0x48>)
 8006352:	6093      	str	r3, [r2, #8]
	message = tx_queue_task_hc05.queue[tx_queue_task_hc05.tail];
 8006354:	4b0d      	ldr	r3, [pc, #52]	@ (800638c <get_tx_message_task_HC05+0x48>)
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	4a0c      	ldr	r2, [pc, #48]	@ (800638c <get_tx_message_task_HC05+0x48>)
 800635a:	4413      	add	r3, r2
 800635c:	7b1b      	ldrb	r3, [r3, #12]
 800635e:	71fb      	strb	r3, [r7, #7]
	tx_queue_task_hc05.queue[tx_queue_task_hc05.tail++] = MESSAGE_UNDEFINED;
 8006360:	4b0a      	ldr	r3, [pc, #40]	@ (800638c <get_tx_message_task_HC05+0x48>)
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	1c5a      	adds	r2, r3, #1
 8006366:	4909      	ldr	r1, [pc, #36]	@ (800638c <get_tx_message_task_HC05+0x48>)
 8006368:	604a      	str	r2, [r1, #4]
 800636a:	4a08      	ldr	r2, [pc, #32]	@ (800638c <get_tx_message_task_HC05+0x48>)
 800636c:	4413      	add	r3, r2
 800636e:	2200      	movs	r2, #0
 8006370:	731a      	strb	r2, [r3, #12]

	if (MAX_MESSAGES == tx_queue_task_hc05.tail)
 8006372:	4b06      	ldr	r3, [pc, #24]	@ (800638c <get_tx_message_task_HC05+0x48>)
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	2b10      	cmp	r3, #16
 8006378:	d102      	bne.n	8006380 <get_tx_message_task_HC05+0x3c>
		tx_queue_task_hc05.tail = 0;
 800637a:	4b04      	ldr	r3, [pc, #16]	@ (800638c <get_tx_message_task_HC05+0x48>)
 800637c:	2200      	movs	r2, #0
 800637e:	605a      	str	r2, [r3, #4]

	return message;
 8006380:	79fb      	ldrb	r3, [r7, #7]
}
 8006382:	4618      	mov	r0, r3
 8006384:	370c      	adds	r7, #12
 8006386:	46bd      	mov	sp, r7
 8006388:	bc80      	pop	{r7}
 800638a:	4770      	bx	lr
 800638c:	20000314 	.word	0x20000314

08006390 <any_tx_message_task_HC05>:

	return message;
}

bool any_tx_message_task_HC05(void)
{
 8006390:	b480      	push	{r7}
 8006392:	af00      	add	r7, sp, #0
  return (tx_queue_task_hc05.head != tx_queue_task_hc05.tail);
 8006394:	4b06      	ldr	r3, [pc, #24]	@ (80063b0 <any_tx_message_task_HC05+0x20>)
 8006396:	681a      	ldr	r2, [r3, #0]
 8006398:	4b05      	ldr	r3, [pc, #20]	@ (80063b0 <any_tx_message_task_HC05+0x20>)
 800639a:	685b      	ldr	r3, [r3, #4]
 800639c:	429a      	cmp	r2, r3
 800639e:	bf14      	ite	ne
 80063a0:	2301      	movne	r3, #1
 80063a2:	2300      	moveq	r3, #0
 80063a4:	b2db      	uxtb	r3, r3
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	46bd      	mov	sp, r7
 80063aa:	bc80      	pop	{r7}
 80063ac:	4770      	bx	lr
 80063ae:	bf00      	nop
 80063b0:	20000314 	.word	0x20000314

080063b4 <task_mic_init>:
uint32_t g_task_mic_cnt;
volatile uint32_t g_task_mic_tick_cnt;

/********************** external functions definition ************************/
void task_mic_init(void *parameters)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b08c      	sub	sp, #48	@ 0x30
 80063b8:	af06      	add	r7, sp, #24
 80063ba:	6078      	str	r0, [r7, #4]
	const task_mic_cfg_t *p_task_mic_cfg;
	task_mic_st_t state;
	task_mic_ev_t event;

	/* Print out: Task Initialized */
	LOGGER_INFO(" ");
 80063bc:	b672      	cpsid	i
 80063be:	4b6d      	ldr	r3, [pc, #436]	@ (8006574 <task_mic_init+0x1c0>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	4a6d      	ldr	r2, [pc, #436]	@ (8006578 <task_mic_init+0x1c4>)
 80063c4:	213f      	movs	r1, #63	@ 0x3f
 80063c6:	4618      	mov	r0, r3
 80063c8:	f001 fc6c 	bl	8007ca4 <sniprintf>
 80063cc:	4603      	mov	r3, r0
 80063ce:	4a6b      	ldr	r2, [pc, #428]	@ (800657c <task_mic_init+0x1c8>)
 80063d0:	6013      	str	r3, [r2, #0]
 80063d2:	4b68      	ldr	r3, [pc, #416]	@ (8006574 <task_mic_init+0x1c0>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4618      	mov	r0, r3
 80063d8:	f7ff f8c4 	bl	8005564 <logger_log_print_>
 80063dc:	b662      	cpsie	i
 80063de:	b672      	cpsid	i
 80063e0:	4b64      	ldr	r3, [pc, #400]	@ (8006574 <task_mic_init+0x1c0>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a66      	ldr	r2, [pc, #408]	@ (8006580 <task_mic_init+0x1cc>)
 80063e6:	213f      	movs	r1, #63	@ 0x3f
 80063e8:	4618      	mov	r0, r3
 80063ea:	f001 fc5b 	bl	8007ca4 <sniprintf>
 80063ee:	4603      	mov	r3, r0
 80063f0:	4a62      	ldr	r2, [pc, #392]	@ (800657c <task_mic_init+0x1c8>)
 80063f2:	6013      	str	r3, [r2, #0]
 80063f4:	4b5f      	ldr	r3, [pc, #380]	@ (8006574 <task_mic_init+0x1c0>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	4618      	mov	r0, r3
 80063fa:	f7ff f8b3 	bl	8005564 <logger_log_print_>
 80063fe:	b662      	cpsie	i
 8006400:	b672      	cpsid	i
 8006402:	4b5c      	ldr	r3, [pc, #368]	@ (8006574 <task_mic_init+0x1c0>)
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	4a5f      	ldr	r2, [pc, #380]	@ (8006584 <task_mic_init+0x1d0>)
 8006408:	213f      	movs	r1, #63	@ 0x3f
 800640a:	4618      	mov	r0, r3
 800640c:	f001 fc4a 	bl	8007ca4 <sniprintf>
 8006410:	4603      	mov	r3, r0
 8006412:	4a5a      	ldr	r2, [pc, #360]	@ (800657c <task_mic_init+0x1c8>)
 8006414:	6013      	str	r3, [r2, #0]
 8006416:	4b57      	ldr	r3, [pc, #348]	@ (8006574 <task_mic_init+0x1c0>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	4618      	mov	r0, r3
 800641c:	f7ff f8a2 	bl	8005564 <logger_log_print_>
 8006420:	b662      	cpsie	i
	LOGGER_INFO("  %s is running - %s", GET_NAME(task_mic_init), p_task_mic);
 8006422:	b672      	cpsid	i
 8006424:	4b53      	ldr	r3, [pc, #332]	@ (8006574 <task_mic_init+0x1c0>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a53      	ldr	r2, [pc, #332]	@ (8006578 <task_mic_init+0x1c4>)
 800642a:	213f      	movs	r1, #63	@ 0x3f
 800642c:	4618      	mov	r0, r3
 800642e:	f001 fc39 	bl	8007ca4 <sniprintf>
 8006432:	4603      	mov	r3, r0
 8006434:	4a51      	ldr	r2, [pc, #324]	@ (800657c <task_mic_init+0x1c8>)
 8006436:	6013      	str	r3, [r2, #0]
 8006438:	4b4e      	ldr	r3, [pc, #312]	@ (8006574 <task_mic_init+0x1c0>)
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4618      	mov	r0, r3
 800643e:	f7ff f891 	bl	8005564 <logger_log_print_>
 8006442:	b662      	cpsie	i
 8006444:	b672      	cpsid	i
 8006446:	4b4b      	ldr	r3, [pc, #300]	@ (8006574 <task_mic_init+0x1c0>)
 8006448:	6818      	ldr	r0, [r3, #0]
 800644a:	4b4f      	ldr	r3, [pc, #316]	@ (8006588 <task_mic_init+0x1d4>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	9300      	str	r3, [sp, #0]
 8006450:	4b4e      	ldr	r3, [pc, #312]	@ (800658c <task_mic_init+0x1d8>)
 8006452:	4a4f      	ldr	r2, [pc, #316]	@ (8006590 <task_mic_init+0x1dc>)
 8006454:	213f      	movs	r1, #63	@ 0x3f
 8006456:	f001 fc25 	bl	8007ca4 <sniprintf>
 800645a:	4603      	mov	r3, r0
 800645c:	4a47      	ldr	r2, [pc, #284]	@ (800657c <task_mic_init+0x1c8>)
 800645e:	6013      	str	r3, [r2, #0]
 8006460:	4b44      	ldr	r3, [pc, #272]	@ (8006574 <task_mic_init+0x1c0>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4618      	mov	r0, r3
 8006466:	f7ff f87d 	bl	8005564 <logger_log_print_>
 800646a:	b662      	cpsie	i
 800646c:	b672      	cpsid	i
 800646e:	4b41      	ldr	r3, [pc, #260]	@ (8006574 <task_mic_init+0x1c0>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	4a44      	ldr	r2, [pc, #272]	@ (8006584 <task_mic_init+0x1d0>)
 8006474:	213f      	movs	r1, #63	@ 0x3f
 8006476:	4618      	mov	r0, r3
 8006478:	f001 fc14 	bl	8007ca4 <sniprintf>
 800647c:	4603      	mov	r3, r0
 800647e:	4a3f      	ldr	r2, [pc, #252]	@ (800657c <task_mic_init+0x1c8>)
 8006480:	6013      	str	r3, [r2, #0]
 8006482:	4b3c      	ldr	r3, [pc, #240]	@ (8006574 <task_mic_init+0x1c0>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	4618      	mov	r0, r3
 8006488:	f7ff f86c 	bl	8005564 <logger_log_print_>
 800648c:	b662      	cpsie	i
	LOGGER_INFO("  %s is a %s", GET_NAME(task_mic), p_task_mic_);
 800648e:	b672      	cpsid	i
 8006490:	4b38      	ldr	r3, [pc, #224]	@ (8006574 <task_mic_init+0x1c0>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a38      	ldr	r2, [pc, #224]	@ (8006578 <task_mic_init+0x1c4>)
 8006496:	213f      	movs	r1, #63	@ 0x3f
 8006498:	4618      	mov	r0, r3
 800649a:	f001 fc03 	bl	8007ca4 <sniprintf>
 800649e:	4603      	mov	r3, r0
 80064a0:	4a36      	ldr	r2, [pc, #216]	@ (800657c <task_mic_init+0x1c8>)
 80064a2:	6013      	str	r3, [r2, #0]
 80064a4:	4b33      	ldr	r3, [pc, #204]	@ (8006574 <task_mic_init+0x1c0>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4618      	mov	r0, r3
 80064aa:	f7ff f85b 	bl	8005564 <logger_log_print_>
 80064ae:	b662      	cpsie	i
 80064b0:	b672      	cpsid	i
 80064b2:	4b30      	ldr	r3, [pc, #192]	@ (8006574 <task_mic_init+0x1c0>)
 80064b4:	6818      	ldr	r0, [r3, #0]
 80064b6:	4b37      	ldr	r3, [pc, #220]	@ (8006594 <task_mic_init+0x1e0>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	9300      	str	r3, [sp, #0]
 80064bc:	4b36      	ldr	r3, [pc, #216]	@ (8006598 <task_mic_init+0x1e4>)
 80064be:	4a37      	ldr	r2, [pc, #220]	@ (800659c <task_mic_init+0x1e8>)
 80064c0:	213f      	movs	r1, #63	@ 0x3f
 80064c2:	f001 fbef 	bl	8007ca4 <sniprintf>
 80064c6:	4603      	mov	r3, r0
 80064c8:	4a2c      	ldr	r2, [pc, #176]	@ (800657c <task_mic_init+0x1c8>)
 80064ca:	6013      	str	r3, [r2, #0]
 80064cc:	4b29      	ldr	r3, [pc, #164]	@ (8006574 <task_mic_init+0x1c0>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4618      	mov	r0, r3
 80064d2:	f7ff f847 	bl	8005564 <logger_log_print_>
 80064d6:	b662      	cpsie	i
 80064d8:	b672      	cpsid	i
 80064da:	4b26      	ldr	r3, [pc, #152]	@ (8006574 <task_mic_init+0x1c0>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a29      	ldr	r2, [pc, #164]	@ (8006584 <task_mic_init+0x1d0>)
 80064e0:	213f      	movs	r1, #63	@ 0x3f
 80064e2:	4618      	mov	r0, r3
 80064e4:	f001 fbde 	bl	8007ca4 <sniprintf>
 80064e8:	4603      	mov	r3, r0
 80064ea:	4a24      	ldr	r2, [pc, #144]	@ (800657c <task_mic_init+0x1c8>)
 80064ec:	6013      	str	r3, [r2, #0]
 80064ee:	4b21      	ldr	r3, [pc, #132]	@ (8006574 <task_mic_init+0x1c0>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4618      	mov	r0, r3
 80064f4:	f7ff f836 	bl	8005564 <logger_log_print_>
 80064f8:	b662      	cpsie	i

	/* Init & Print out: Task execution counter */
	g_task_mic_cnt = G_TASK_SEN_CNT_INIT;
 80064fa:	4b29      	ldr	r3, [pc, #164]	@ (80065a0 <task_mic_init+0x1ec>)
 80064fc:	2200      	movs	r2, #0
 80064fe:	601a      	str	r2, [r3, #0]
	LOGGER_INFO("   %s = %lu", GET_NAME(g_task_mic_cnt), g_task_mic_cnt);
 8006500:	b672      	cpsid	i
 8006502:	4b1c      	ldr	r3, [pc, #112]	@ (8006574 <task_mic_init+0x1c0>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a1c      	ldr	r2, [pc, #112]	@ (8006578 <task_mic_init+0x1c4>)
 8006508:	213f      	movs	r1, #63	@ 0x3f
 800650a:	4618      	mov	r0, r3
 800650c:	f001 fbca 	bl	8007ca4 <sniprintf>
 8006510:	4603      	mov	r3, r0
 8006512:	4a1a      	ldr	r2, [pc, #104]	@ (800657c <task_mic_init+0x1c8>)
 8006514:	6013      	str	r3, [r2, #0]
 8006516:	4b17      	ldr	r3, [pc, #92]	@ (8006574 <task_mic_init+0x1c0>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4618      	mov	r0, r3
 800651c:	f7ff f822 	bl	8005564 <logger_log_print_>
 8006520:	b662      	cpsie	i
 8006522:	b672      	cpsid	i
 8006524:	4b13      	ldr	r3, [pc, #76]	@ (8006574 <task_mic_init+0x1c0>)
 8006526:	6818      	ldr	r0, [r3, #0]
 8006528:	4b1d      	ldr	r3, [pc, #116]	@ (80065a0 <task_mic_init+0x1ec>)
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	9300      	str	r3, [sp, #0]
 800652e:	4b1d      	ldr	r3, [pc, #116]	@ (80065a4 <task_mic_init+0x1f0>)
 8006530:	4a1d      	ldr	r2, [pc, #116]	@ (80065a8 <task_mic_init+0x1f4>)
 8006532:	213f      	movs	r1, #63	@ 0x3f
 8006534:	f001 fbb6 	bl	8007ca4 <sniprintf>
 8006538:	4603      	mov	r3, r0
 800653a:	4a10      	ldr	r2, [pc, #64]	@ (800657c <task_mic_init+0x1c8>)
 800653c:	6013      	str	r3, [r2, #0]
 800653e:	4b0d      	ldr	r3, [pc, #52]	@ (8006574 <task_mic_init+0x1c0>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4618      	mov	r0, r3
 8006544:	f7ff f80e 	bl	8005564 <logger_log_print_>
 8006548:	b662      	cpsie	i
 800654a:	b672      	cpsid	i
 800654c:	4b09      	ldr	r3, [pc, #36]	@ (8006574 <task_mic_init+0x1c0>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4a0c      	ldr	r2, [pc, #48]	@ (8006584 <task_mic_init+0x1d0>)
 8006552:	213f      	movs	r1, #63	@ 0x3f
 8006554:	4618      	mov	r0, r3
 8006556:	f001 fba5 	bl	8007ca4 <sniprintf>
 800655a:	4603      	mov	r3, r0
 800655c:	4a07      	ldr	r2, [pc, #28]	@ (800657c <task_mic_init+0x1c8>)
 800655e:	6013      	str	r3, [r2, #0]
 8006560:	4b04      	ldr	r3, [pc, #16]	@ (8006574 <task_mic_init+0x1c0>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4618      	mov	r0, r3
 8006566:	f7fe fffd 	bl	8005564 <logger_log_print_>
 800656a:	b662      	cpsie	i

	for (index = 0; MIC_DTA_QTY > index; index++)
 800656c:	2300      	movs	r3, #0
 800656e:	617b      	str	r3, [r7, #20]
 8006570:	e0bb      	b.n	80066ea <task_mic_init+0x336>
 8006572:	bf00      	nop
 8006574:	08009da4 	.word	0x08009da4
 8006578:	08009a90 	.word	0x08009a90
 800657c:	20000300 	.word	0x20000300
 8006580:	08009a98 	.word	0x08009a98
 8006584:	08009a9c 	.word	0x08009a9c
 8006588:	20000050 	.word	0x20000050
 800658c:	08009aa0 	.word	0x08009aa0
 8006590:	08009ab0 	.word	0x08009ab0
 8006594:	20000054 	.word	0x20000054
 8006598:	08009ac8 	.word	0x08009ac8
 800659c:	08009ad4 	.word	0x08009ad4
 80065a0:	2000041c 	.word	0x2000041c
 80065a4:	08009ae4 	.word	0x08009ae4
 80065a8:	08009af4 	.word	0x08009af4
	{
		/* Update Task Sensor Data Pointer */
		p_task_mic_dta = &task_mic_dta_list[index];
 80065ac:	697b      	ldr	r3, [r7, #20]
 80065ae:	22d0      	movs	r2, #208	@ 0xd0
 80065b0:	fb02 f303 	mul.w	r3, r2, r3
 80065b4:	4a51      	ldr	r2, [pc, #324]	@ (80066fc <task_mic_init+0x348>)
 80065b6:	4413      	add	r3, r2
 80065b8:	613b      	str	r3, [r7, #16]
		p_task_mic_cfg = &task_mic_cfg_list[index];
 80065ba:	697a      	ldr	r2, [r7, #20]
 80065bc:	4613      	mov	r3, r2
 80065be:	005b      	lsls	r3, r3, #1
 80065c0:	4413      	add	r3, r2
 80065c2:	00db      	lsls	r3, r3, #3
 80065c4:	4a4e      	ldr	r2, [pc, #312]	@ (8006700 <task_mic_init+0x34c>)
 80065c6:	4413      	add	r3, r2
 80065c8:	60fb      	str	r3, [r7, #12]

		/* Init & Print out: Index & Task execution FSM */
		state = ST_ADC_XX_BUSY;
 80065ca:	2300      	movs	r3, #0
 80065cc:	72fb      	strb	r3, [r7, #11]
		p_task_mic_dta->state = state;
 80065ce:	693b      	ldr	r3, [r7, #16]
 80065d0:	7afa      	ldrb	r2, [r7, #11]
 80065d2:	711a      	strb	r2, [r3, #4]

		event = EV_ADC_XX_BUSY;
 80065d4:	2300      	movs	r3, #0
 80065d6:	72bb      	strb	r3, [r7, #10]
		p_task_mic_dta->event = event;
 80065d8:	693b      	ldr	r3, [r7, #16]
 80065da:	7aba      	ldrb	r2, [r7, #10]
 80065dc:	715a      	strb	r2, [r3, #5]

		HAL_TIM_Base_Start_IT(p_task_mic_cfg->timer);
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	4618      	mov	r0, r3
 80065e4:	f7fd f9a0 	bl	8003928 <HAL_TIM_Base_Start_IT>
		HAL_TIM_OC_Start(p_task_mic_cfg->timer, TIM_CHANNEL_2);
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	2104      	movs	r1, #4
 80065ee:	4618      	mov	r0, r3
 80065f0:	f7fd fa44 	bl	8003a7c <HAL_TIM_OC_Start>

		//HAL_ADC_Start_IT(p_task_mic_cfg->adc);
		HAL_ADC_Start_DMA(p_task_mic_cfg->adc,
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	6858      	ldr	r0, [r3, #4]
		                  (uint32_t *)p_task_mic_dta->adc_batch,
 80065f8:	693b      	ldr	r3, [r7, #16]
 80065fa:	3306      	adds	r3, #6
		HAL_ADC_Start_DMA(p_task_mic_cfg->adc,
 80065fc:	2264      	movs	r2, #100	@ 0x64
 80065fe:	4619      	mov	r1, r3
 8006600:	f7fb fac2 	bl	8001b88 <HAL_ADC_Start_DMA>
						  ADC_BATCH_SIZE);

		LOGGER_INFO(" ");
 8006604:	b672      	cpsid	i
 8006606:	4b3f      	ldr	r3, [pc, #252]	@ (8006704 <task_mic_init+0x350>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a3f      	ldr	r2, [pc, #252]	@ (8006708 <task_mic_init+0x354>)
 800660c:	213f      	movs	r1, #63	@ 0x3f
 800660e:	4618      	mov	r0, r3
 8006610:	f001 fb48 	bl	8007ca4 <sniprintf>
 8006614:	4603      	mov	r3, r0
 8006616:	4a3d      	ldr	r2, [pc, #244]	@ (800670c <task_mic_init+0x358>)
 8006618:	6013      	str	r3, [r2, #0]
 800661a:	4b3a      	ldr	r3, [pc, #232]	@ (8006704 <task_mic_init+0x350>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4618      	mov	r0, r3
 8006620:	f7fe ffa0 	bl	8005564 <logger_log_print_>
 8006624:	b662      	cpsie	i
 8006626:	b672      	cpsid	i
 8006628:	4b36      	ldr	r3, [pc, #216]	@ (8006704 <task_mic_init+0x350>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a38      	ldr	r2, [pc, #224]	@ (8006710 <task_mic_init+0x35c>)
 800662e:	213f      	movs	r1, #63	@ 0x3f
 8006630:	4618      	mov	r0, r3
 8006632:	f001 fb37 	bl	8007ca4 <sniprintf>
 8006636:	4603      	mov	r3, r0
 8006638:	4a34      	ldr	r2, [pc, #208]	@ (800670c <task_mic_init+0x358>)
 800663a:	6013      	str	r3, [r2, #0]
 800663c:	4b31      	ldr	r3, [pc, #196]	@ (8006704 <task_mic_init+0x350>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4618      	mov	r0, r3
 8006642:	f7fe ff8f 	bl	8005564 <logger_log_print_>
 8006646:	b662      	cpsie	i
 8006648:	b672      	cpsid	i
 800664a:	4b2e      	ldr	r3, [pc, #184]	@ (8006704 <task_mic_init+0x350>)
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	4a31      	ldr	r2, [pc, #196]	@ (8006714 <task_mic_init+0x360>)
 8006650:	213f      	movs	r1, #63	@ 0x3f
 8006652:	4618      	mov	r0, r3
 8006654:	f001 fb26 	bl	8007ca4 <sniprintf>
 8006658:	4603      	mov	r3, r0
 800665a:	4a2c      	ldr	r2, [pc, #176]	@ (800670c <task_mic_init+0x358>)
 800665c:	6013      	str	r3, [r2, #0]
 800665e:	4b29      	ldr	r3, [pc, #164]	@ (8006704 <task_mic_init+0x350>)
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4618      	mov	r0, r3
 8006664:	f7fe ff7e 	bl	8005564 <logger_log_print_>
 8006668:	b662      	cpsie	i
		LOGGER_INFO("   %s = %lu   %s = %lu   %s = %lu",
 800666a:	b672      	cpsid	i
 800666c:	4b25      	ldr	r3, [pc, #148]	@ (8006704 <task_mic_init+0x350>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a25      	ldr	r2, [pc, #148]	@ (8006708 <task_mic_init+0x354>)
 8006672:	213f      	movs	r1, #63	@ 0x3f
 8006674:	4618      	mov	r0, r3
 8006676:	f001 fb15 	bl	8007ca4 <sniprintf>
 800667a:	4603      	mov	r3, r0
 800667c:	4a23      	ldr	r2, [pc, #140]	@ (800670c <task_mic_init+0x358>)
 800667e:	6013      	str	r3, [r2, #0]
 8006680:	4b20      	ldr	r3, [pc, #128]	@ (8006704 <task_mic_init+0x350>)
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4618      	mov	r0, r3
 8006686:	f7fe ff6d 	bl	8005564 <logger_log_print_>
 800668a:	b662      	cpsie	i
 800668c:	b672      	cpsid	i
 800668e:	4b1d      	ldr	r3, [pc, #116]	@ (8006704 <task_mic_init+0x350>)
 8006690:	6818      	ldr	r0, [r3, #0]
 8006692:	7afb      	ldrb	r3, [r7, #11]
 8006694:	7aba      	ldrb	r2, [r7, #10]
 8006696:	9204      	str	r2, [sp, #16]
 8006698:	4a1f      	ldr	r2, [pc, #124]	@ (8006718 <task_mic_init+0x364>)
 800669a:	9203      	str	r2, [sp, #12]
 800669c:	9302      	str	r3, [sp, #8]
 800669e:	4b1f      	ldr	r3, [pc, #124]	@ (800671c <task_mic_init+0x368>)
 80066a0:	9301      	str	r3, [sp, #4]
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	9300      	str	r3, [sp, #0]
 80066a6:	4b1e      	ldr	r3, [pc, #120]	@ (8006720 <task_mic_init+0x36c>)
 80066a8:	4a1e      	ldr	r2, [pc, #120]	@ (8006724 <task_mic_init+0x370>)
 80066aa:	213f      	movs	r1, #63	@ 0x3f
 80066ac:	f001 fafa 	bl	8007ca4 <sniprintf>
 80066b0:	4603      	mov	r3, r0
 80066b2:	4a16      	ldr	r2, [pc, #88]	@ (800670c <task_mic_init+0x358>)
 80066b4:	6013      	str	r3, [r2, #0]
 80066b6:	4b13      	ldr	r3, [pc, #76]	@ (8006704 <task_mic_init+0x350>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4618      	mov	r0, r3
 80066bc:	f7fe ff52 	bl	8005564 <logger_log_print_>
 80066c0:	b662      	cpsie	i
 80066c2:	b672      	cpsid	i
 80066c4:	4b0f      	ldr	r3, [pc, #60]	@ (8006704 <task_mic_init+0x350>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a12      	ldr	r2, [pc, #72]	@ (8006714 <task_mic_init+0x360>)
 80066ca:	213f      	movs	r1, #63	@ 0x3f
 80066cc:	4618      	mov	r0, r3
 80066ce:	f001 fae9 	bl	8007ca4 <sniprintf>
 80066d2:	4603      	mov	r3, r0
 80066d4:	4a0d      	ldr	r2, [pc, #52]	@ (800670c <task_mic_init+0x358>)
 80066d6:	6013      	str	r3, [r2, #0]
 80066d8:	4b0a      	ldr	r3, [pc, #40]	@ (8006704 <task_mic_init+0x350>)
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4618      	mov	r0, r3
 80066de:	f7fe ff41 	bl	8005564 <logger_log_print_>
 80066e2:	b662      	cpsie	i
	for (index = 0; MIC_DTA_QTY > index; index++)
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	3301      	adds	r3, #1
 80066e8:	617b      	str	r3, [r7, #20]
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	f43f af5d 	beq.w	80065ac <task_mic_init+0x1f8>
				    GET_NAME(index), index,
					GET_NAME(state), (uint32_t)state,
					GET_NAME(event), (uint32_t)event);
	}
}
 80066f2:	bf00      	nop
 80066f4:	bf00      	nop
 80066f6:	3718      	adds	r7, #24
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}
 80066fc:	2000034c 	.word	0x2000034c
 8006700:	08009e1c 	.word	0x08009e1c
 8006704:	08009da4 	.word	0x08009da4
 8006708:	08009a90 	.word	0x08009a90
 800670c:	20000300 	.word	0x20000300
 8006710:	08009a98 	.word	0x08009a98
 8006714:	08009a9c 	.word	0x08009a9c
 8006718:	08009b2c 	.word	0x08009b2c
 800671c:	08009b34 	.word	0x08009b34
 8006720:	08009b00 	.word	0x08009b00
 8006724:	08009b08 	.word	0x08009b08

08006728 <task_mic_update>:

void task_mic_update(void *parameters)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
	bool b_time_update_required = false;
 8006730:	2300      	movs	r3, #0
 8006732:	73fb      	strb	r3, [r7, #15]

	/* Protect shared resource */
	__asm("CPSID i");	/* disable interrupts */
 8006734:	b672      	cpsid	i
    if (G_TASK_SEN_TICK_CNT_INI < g_task_mic_tick_cnt)
 8006736:	4b16      	ldr	r3, [pc, #88]	@ (8006790 <task_mic_update+0x68>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	2b00      	cmp	r3, #0
 800673c:	d006      	beq.n	800674c <task_mic_update+0x24>
    {
		/* Update Tick Counter */
    	g_task_mic_tick_cnt--;
 800673e:	4b14      	ldr	r3, [pc, #80]	@ (8006790 <task_mic_update+0x68>)
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	3b01      	subs	r3, #1
 8006744:	4a12      	ldr	r2, [pc, #72]	@ (8006790 <task_mic_update+0x68>)
 8006746:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 8006748:	2301      	movs	r3, #1
 800674a:	73fb      	strb	r3, [r7, #15]
    }
    __asm("CPSIE i");	/* enable interrupts */
 800674c:	b662      	cpsie	i

    while (b_time_update_required)
 800674e:	e016      	b.n	800677e <task_mic_update+0x56>
    {
		/* Update Task Counter */
		g_task_mic_cnt++;
 8006750:	4b10      	ldr	r3, [pc, #64]	@ (8006794 <task_mic_update+0x6c>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	3301      	adds	r3, #1
 8006756:	4a0f      	ldr	r2, [pc, #60]	@ (8006794 <task_mic_update+0x6c>)
 8006758:	6013      	str	r3, [r2, #0]

		/* Run Task Sensor Statechart */
    	task_mic_statechart();
 800675a:	f000 f81d 	bl	8006798 <task_mic_statechart>

    	/* Protect shared resource */
		__asm("CPSID i");	/* disable interrupts */
 800675e:	b672      	cpsid	i
		if (G_TASK_SEN_TICK_CNT_INI < g_task_mic_tick_cnt)
 8006760:	4b0b      	ldr	r3, [pc, #44]	@ (8006790 <task_mic_update+0x68>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d007      	beq.n	8006778 <task_mic_update+0x50>
		{
			/* Update Tick Counter */
			g_task_mic_tick_cnt--;
 8006768:	4b09      	ldr	r3, [pc, #36]	@ (8006790 <task_mic_update+0x68>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	3b01      	subs	r3, #1
 800676e:	4a08      	ldr	r2, [pc, #32]	@ (8006790 <task_mic_update+0x68>)
 8006770:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 8006772:	2301      	movs	r3, #1
 8006774:	73fb      	strb	r3, [r7, #15]
 8006776:	e001      	b.n	800677c <task_mic_update+0x54>
		}
		else
		{
			b_time_update_required = false;
 8006778:	2300      	movs	r3, #0
 800677a:	73fb      	strb	r3, [r7, #15]
		}
		__asm("CPSIE i");	/* enable interrupts */
 800677c:	b662      	cpsie	i
    while (b_time_update_required)
 800677e:	7bfb      	ldrb	r3, [r7, #15]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d1e5      	bne.n	8006750 <task_mic_update+0x28>
    }
}
 8006784:	bf00      	nop
 8006786:	bf00      	nop
 8006788:	3710      	adds	r7, #16
 800678a:	46bd      	mov	sp, r7
 800678c:	bd80      	pop	{r7, pc}
 800678e:	bf00      	nop
 8006790:	20000420 	.word	0x20000420
 8006794:	2000041c 	.word	0x2000041c

08006798 <task_mic_statechart>:

void task_mic_statechart(void)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b0ba      	sub	sp, #232	@ 0xe8
 800679c:	af00      	add	r7, sp, #0
	uint32_t index;
	const task_mic_cfg_t *p_task_mic_cfg;
	task_mic_dta_t *p_task_mic_dta;

	for (index = 0; MIC_DTA_QTY > index; index++)
 800679e:	2300      	movs	r3, #0
 80067a0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80067a4:	e0b1      	b.n	800690a <task_mic_statechart+0x172>
	{
		/* Update Task Sensor Configuration & Data Pointer */
		p_task_mic_cfg = &task_mic_cfg_list[index];
 80067a6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80067aa:	4613      	mov	r3, r2
 80067ac:	005b      	lsls	r3, r3, #1
 80067ae:	4413      	add	r3, r2
 80067b0:	00db      	lsls	r3, r3, #3
 80067b2:	4a5b      	ldr	r2, [pc, #364]	@ (8006920 <task_mic_statechart+0x188>)
 80067b4:	4413      	add	r3, r2
 80067b6:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
		p_task_mic_dta = &task_mic_dta_list[index];
 80067ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067be:	22d0      	movs	r2, #208	@ 0xd0
 80067c0:	fb02 f303 	mul.w	r3, r2, r3
 80067c4:	4a57      	ldr	r2, [pc, #348]	@ (8006924 <task_mic_statechart+0x18c>)
 80067c6:	4413      	add	r3, r2
 80067c8:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

		if (p_task_mic_dta->adc_ready)
 80067cc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80067d0:	f893 30ce 	ldrb.w	r3, [r3, #206]	@ 0xce
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d004      	beq.n	80067e4 <task_mic_statechart+0x4c>
		{
			p_task_mic_dta->event =	EV_ADC_XX_READY;
 80067da:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80067de:	2201      	movs	r2, #1
 80067e0:	715a      	strb	r2, [r3, #5]
 80067e2:	e003      	b.n	80067ec <task_mic_statechart+0x54>
		}
		else
		{
			p_task_mic_dta->event =	EV_ADC_XX_BUSY;
 80067e4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80067e8:	2200      	movs	r2, #0
 80067ea:	715a      	strb	r2, [r3, #5]
		}

		switch (p_task_mic_dta->state)
 80067ec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80067f0:	791b      	ldrb	r3, [r3, #4]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d002      	beq.n	80067fc <task_mic_statechart+0x64>
 80067f6:	2b01      	cmp	r3, #1
 80067f8:	d00a      	beq.n	8006810 <task_mic_statechart+0x78>
 80067fa:	e081      	b.n	8006900 <task_mic_statechart+0x168>
		{
			case ST_ADC_XX_BUSY:
				if(p_task_mic_dta->event == EV_ADC_XX_READY)
 80067fc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006800:	795b      	ldrb	r3, [r3, #5]
 8006802:	2b01      	cmp	r3, #1
 8006804:	d17b      	bne.n	80068fe <task_mic_statechart+0x166>
					p_task_mic_dta->state = ST_ADC_XX_READY;
 8006806:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800680a:	2201      	movs	r2, #1
 800680c:	711a      	strb	r2, [r3, #4]
				break;
 800680e:	e076      	b.n	80068fe <task_mic_statechart+0x166>

			case ST_ADC_XX_READY:

				float energy = 0.0f;
 8006810:	f04f 0300 	mov.w	r3, #0
 8006814:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
				int16_t x[ADC_BATCH_SIZE];
				int32_t mean = 0;
 8006818:	2300      	movs	r3, #0
 800681a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

				//Getting rid of DC
				for (int i = 0; i < ADC_BATCH_SIZE; i++)
 800681e:	2300      	movs	r3, #0
 8006820:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006824:	e011      	b.n	800684a <task_mic_statechart+0xb2>
				    mean += p_task_mic_dta->adc_batch[i];
 8006826:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800682a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800682e:	005b      	lsls	r3, r3, #1
 8006830:	4413      	add	r3, r2
 8006832:	88db      	ldrh	r3, [r3, #6]
 8006834:	461a      	mov	r2, r3
 8006836:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800683a:	4413      	add	r3, r2
 800683c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
				for (int i = 0; i < ADC_BATCH_SIZE; i++)
 8006840:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006844:	3301      	adds	r3, #1
 8006846:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800684a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800684e:	2b63      	cmp	r3, #99	@ 0x63
 8006850:	dde9      	ble.n	8006826 <task_mic_statechart+0x8e>
				mean /= ADC_BATCH_SIZE;
 8006852:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006856:	4a34      	ldr	r2, [pc, #208]	@ (8006928 <task_mic_statechart+0x190>)
 8006858:	fb82 1203 	smull	r1, r2, r2, r3
 800685c:	1152      	asrs	r2, r2, #5
 800685e:	17db      	asrs	r3, r3, #31
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

				for (int i = 0; i < ADC_BATCH_SIZE; i++)
 8006866:	2300      	movs	r3, #0
 8006868:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800686c:	e018      	b.n	80068a0 <task_mic_statechart+0x108>
				    x[i] = (int16_t)(p_task_mic_dta->adc_batch[i] - mean);
 800686e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006872:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006876:	005b      	lsls	r3, r3, #1
 8006878:	4413      	add	r3, r2
 800687a:	88da      	ldrh	r2, [r3, #6]
 800687c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006880:	b29b      	uxth	r3, r3
 8006882:	1ad3      	subs	r3, r2, r3
 8006884:	b29b      	uxth	r3, r3
 8006886:	b21a      	sxth	r2, r3
 8006888:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800688c:	005b      	lsls	r3, r3, #1
 800688e:	33e8      	adds	r3, #232	@ 0xe8
 8006890:	443b      	add	r3, r7
 8006892:	f823 2ce8 	strh.w	r2, [r3, #-232]
				for (int i = 0; i < ADC_BATCH_SIZE; i++)
 8006896:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800689a:	3301      	adds	r3, #1
 800689c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80068a0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80068a4:	2b63      	cmp	r3, #99	@ 0x63
 80068a6:	dde2      	ble.n	800686e <task_mic_statechart+0xd6>

				//Getting energy in the 3 to 5khz band
				for (int i = 0; i < NUM_TONES; i++)
 80068a8:	2300      	movs	r3, #0
 80068aa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068ae:	e017      	b.n	80068e0 <task_mic_statechart+0x148>
				{
				    energy += goertzel_energy(x, ADC_BATCH_SIZE, target_freqs[i], FS);
 80068b0:	4a1e      	ldr	r2, [pc, #120]	@ (800692c <task_mic_statechart+0x194>)
 80068b2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80068b6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80068ba:	4638      	mov	r0, r7
 80068bc:	4b1c      	ldr	r3, [pc, #112]	@ (8006930 <task_mic_statechart+0x198>)
 80068be:	2164      	movs	r1, #100	@ 0x64
 80068c0:	f000 f872 	bl	80069a8 <goertzel_energy>
 80068c4:	4603      	mov	r3, r0
 80068c6:	4619      	mov	r1, r3
 80068c8:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 80068cc:	f7fa f86c 	bl	80009a8 <__addsf3>
 80068d0:	4603      	mov	r3, r0
 80068d2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
				for (int i = 0; i < NUM_TONES; i++)
 80068d6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80068da:	3301      	adds	r3, #1
 80068dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068e0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80068e4:	2b02      	cmp	r3, #2
 80068e6:	dde3      	ble.n	80068b0 <task_mic_statechart+0x118>
				} else {
					//NEGATIVE RESPONSE

				}

				p_task_mic_dta->adc_ready = 0;
 80068e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80068ec:	2200      	movs	r2, #0
 80068ee:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
				p_task_mic_dta->state = ST_ADC_XX_BUSY;
 80068f2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80068f6:	2200      	movs	r2, #0
 80068f8:	711a      	strb	r2, [r3, #4]
				__asm("CPSIE i");
 80068fa:	b662      	cpsie	i
				break;
 80068fc:	e000      	b.n	8006900 <task_mic_statechart+0x168>
				break;
 80068fe:	bf00      	nop
	for (index = 0; MIC_DTA_QTY > index; index++)
 8006900:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006904:	3301      	adds	r3, #1
 8006906:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800690a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800690e:	2b00      	cmp	r3, #0
 8006910:	f43f af49 	beq.w	80067a6 <task_mic_statechart+0xe>


		}
	}
}
 8006914:	bf00      	nop
 8006916:	bf00      	nop
 8006918:	37e8      	adds	r7, #232	@ 0xe8
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}
 800691e:	bf00      	nop
 8006920:	08009e1c 	.word	0x08009e1c
 8006924:	2000034c 	.word	0x2000034c
 8006928:	51eb851f 	.word	0x51eb851f
 800692c:	08009e34 	.word	0x08009e34
 8006930:	461c4000 	.word	0x461c4000

08006934 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b086      	sub	sp, #24
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
	uint32_t index;
	task_mic_dta_t *p_task_mic_dta;
	const task_mic_cfg_t *p_task_mic_cfg;

	for (index = 0; MIC_DTA_QTY > index; index++)
 800693c:	2300      	movs	r3, #0
 800693e:	617b      	str	r3, [r7, #20]
 8006940:	e025      	b.n	800698e <HAL_ADC_ConvCpltCallback+0x5a>
	{
		p_task_mic_dta = &task_mic_dta_list[index];
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	22d0      	movs	r2, #208	@ 0xd0
 8006946:	fb02 f303 	mul.w	r3, r2, r3
 800694a:	4a15      	ldr	r2, [pc, #84]	@ (80069a0 <HAL_ADC_ConvCpltCallback+0x6c>)
 800694c:	4413      	add	r3, r2
 800694e:	613b      	str	r3, [r7, #16]
		p_task_mic_cfg = &task_mic_cfg_list[index];
 8006950:	697a      	ldr	r2, [r7, #20]
 8006952:	4613      	mov	r3, r2
 8006954:	005b      	lsls	r3, r3, #1
 8006956:	4413      	add	r3, r2
 8006958:	00db      	lsls	r3, r3, #3
 800695a:	4a12      	ldr	r2, [pc, #72]	@ (80069a4 <HAL_ADC_ConvCpltCallback+0x70>)
 800695c:	4413      	add	r3, r2
 800695e:	60fb      	str	r3, [r7, #12]
		if(hadc->Instance == p_task_mic_cfg->adc->Instance){
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681a      	ldr	r2, [r3, #0]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	429a      	cmp	r2, r3
 800696c:	d10c      	bne.n	8006988 <HAL_ADC_ConvCpltCallback+0x54>
			p_task_mic_dta->adc_ready = 1;
 800696e:	693b      	ldr	r3, [r7, #16]
 8006970:	2201      	movs	r2, #1
 8006972:	f883 20ce 	strb.w	r2, [r3, #206]	@ 0xce
			HAL_ADC_Start_DMA(p_task_mic_cfg->adc,
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	6858      	ldr	r0, [r3, #4]
			                  (uint32_t *)p_task_mic_dta->adc_batch,
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	3306      	adds	r3, #6
			HAL_ADC_Start_DMA(p_task_mic_cfg->adc,
 800697e:	2264      	movs	r2, #100	@ 0x64
 8006980:	4619      	mov	r1, r3
 8006982:	f7fb f901 	bl	8001b88 <HAL_ADC_Start_DMA>
							  ADC_BATCH_SIZE);
			break;
 8006986:	e006      	b.n	8006996 <HAL_ADC_ConvCpltCallback+0x62>
	for (index = 0; MIC_DTA_QTY > index; index++)
 8006988:	697b      	ldr	r3, [r7, #20]
 800698a:	3301      	adds	r3, #1
 800698c:	617b      	str	r3, [r7, #20]
 800698e:	697b      	ldr	r3, [r7, #20]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d0d6      	beq.n	8006942 <HAL_ADC_ConvCpltCallback+0xe>
		}
	}
}
 8006994:	bf00      	nop
 8006996:	bf00      	nop
 8006998:	3718      	adds	r7, #24
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}
 800699e:	bf00      	nop
 80069a0:	2000034c 	.word	0x2000034c
 80069a4:	08009e1c 	.word	0x08009e1c

080069a8 <goertzel_energy>:


float goertzel_energy(const int16_t *x, int N, float freq, float fs)
{
 80069a8:	b5b0      	push	{r4, r5, r7, lr}
 80069aa:	b08c      	sub	sp, #48	@ 0x30
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	60f8      	str	r0, [r7, #12]
 80069b0:	60b9      	str	r1, [r7, #8]
 80069b2:	607a      	str	r2, [r7, #4]
 80069b4:	603b      	str	r3, [r7, #0]
    float s0 = 0.0f;
 80069b6:	f04f 0300 	mov.w	r3, #0
 80069ba:	623b      	str	r3, [r7, #32]
    float s1 = 0.0f;
 80069bc:	f04f 0300 	mov.w	r3, #0
 80069c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    float s2 = 0.0f;
 80069c2:	f04f 0300 	mov.w	r3, #0
 80069c6:	62bb      	str	r3, [r7, #40]	@ 0x28

    float k = (N * freq) / fs;
 80069c8:	68b8      	ldr	r0, [r7, #8]
 80069ca:	f7fa f8a1 	bl	8000b10 <__aeabi_i2f>
 80069ce:	4603      	mov	r3, r0
 80069d0:	6879      	ldr	r1, [r7, #4]
 80069d2:	4618      	mov	r0, r3
 80069d4:	f7fa f8f0 	bl	8000bb8 <__aeabi_fmul>
 80069d8:	4603      	mov	r3, r0
 80069da:	6839      	ldr	r1, [r7, #0]
 80069dc:	4618      	mov	r0, r3
 80069de:	f7fa f99f 	bl	8000d20 <__aeabi_fdiv>
 80069e2:	4603      	mov	r3, r0
 80069e4:	61fb      	str	r3, [r7, #28]
    float w = 2.0f * M_PI * k / N;
 80069e6:	69f8      	ldr	r0, [r7, #28]
 80069e8:	f7f9 fd1e 	bl	8000428 <__aeabi_f2d>
 80069ec:	a338      	add	r3, pc, #224	@ (adr r3, 8006ad0 <goertzel_energy+0x128>)
 80069ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f2:	f7f9 fd71 	bl	80004d8 <__aeabi_dmul>
 80069f6:	4602      	mov	r2, r0
 80069f8:	460b      	mov	r3, r1
 80069fa:	4614      	mov	r4, r2
 80069fc:	461d      	mov	r5, r3
 80069fe:	68b8      	ldr	r0, [r7, #8]
 8006a00:	f7f9 fd00 	bl	8000404 <__aeabi_i2d>
 8006a04:	4602      	mov	r2, r0
 8006a06:	460b      	mov	r3, r1
 8006a08:	4620      	mov	r0, r4
 8006a0a:	4629      	mov	r1, r5
 8006a0c:	f7f9 fe8e 	bl	800072c <__aeabi_ddiv>
 8006a10:	4602      	mov	r2, r0
 8006a12:	460b      	mov	r3, r1
 8006a14:	4610      	mov	r0, r2
 8006a16:	4619      	mov	r1, r3
 8006a18:	f7f9 ff70 	bl	80008fc <__aeabi_d2f>
 8006a1c:	4603      	mov	r3, r0
 8006a1e:	61bb      	str	r3, [r7, #24]
    float coeff = 2.0f * cosf(w);
 8006a20:	69b8      	ldr	r0, [r7, #24]
 8006a22:	f002 f8e7 	bl	8008bf4 <cosf>
 8006a26:	4603      	mov	r3, r0
 8006a28:	4619      	mov	r1, r3
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	f7f9 ffbc 	bl	80009a8 <__addsf3>
 8006a30:	4603      	mov	r3, r0
 8006a32:	617b      	str	r3, [r7, #20]

    for (int i = 0; i < N; i++)
 8006a34:	2300      	movs	r3, #0
 8006a36:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a38:	e020      	b.n	8006a7c <goertzel_energy+0xd4>
    {
        s0 = x[i] + coeff * s1 - s2;
 8006a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a3c:	005b      	lsls	r3, r3, #1
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	4413      	add	r3, r2
 8006a42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a46:	4618      	mov	r0, r3
 8006a48:	f7fa f862 	bl	8000b10 <__aeabi_i2f>
 8006a4c:	4604      	mov	r4, r0
 8006a4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a50:	6978      	ldr	r0, [r7, #20]
 8006a52:	f7fa f8b1 	bl	8000bb8 <__aeabi_fmul>
 8006a56:	4603      	mov	r3, r0
 8006a58:	4619      	mov	r1, r3
 8006a5a:	4620      	mov	r0, r4
 8006a5c:	f7f9 ffa4 	bl	80009a8 <__addsf3>
 8006a60:	4603      	mov	r3, r0
 8006a62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a64:	4618      	mov	r0, r3
 8006a66:	f7f9 ff9d 	bl	80009a4 <__aeabi_fsub>
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	623b      	str	r3, [r7, #32]
        s2 = s1;
 8006a6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a70:	62bb      	str	r3, [r7, #40]	@ 0x28
        s1 = s0;
 8006a72:	6a3b      	ldr	r3, [r7, #32]
 8006a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (int i = 0; i < N; i++)
 8006a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a78:	3301      	adds	r3, #1
 8006a7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a7c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	429a      	cmp	r2, r3
 8006a82:	dbda      	blt.n	8006a3a <goertzel_energy+0x92>
    }

    return s1*s1 + s2*s2 - coeff*s1*s2;
 8006a84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a86:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006a88:	f7fa f896 	bl	8000bb8 <__aeabi_fmul>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	461c      	mov	r4, r3
 8006a90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006a92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a94:	f7fa f890 	bl	8000bb8 <__aeabi_fmul>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	4619      	mov	r1, r3
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	f7f9 ff83 	bl	80009a8 <__addsf3>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	461c      	mov	r4, r3
 8006aa6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006aa8:	6978      	ldr	r0, [r7, #20]
 8006aaa:	f7fa f885 	bl	8000bb8 <__aeabi_fmul>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	f7fa f880 	bl	8000bb8 <__aeabi_fmul>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	4619      	mov	r1, r3
 8006abc:	4620      	mov	r0, r4
 8006abe:	f7f9 ff71 	bl	80009a4 <__aeabi_fsub>
 8006ac2:	4603      	mov	r3, r0
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3730      	adds	r7, #48	@ 0x30
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bdb0      	pop	{r4, r5, r7, pc}
 8006acc:	f3af 8000 	nop.w
 8006ad0:	54442d18 	.word	0x54442d18
 8006ad4:	401921fb 	.word	0x401921fb

08006ad8 <task_sensor_init>:
uint32_t g_task_sensor_cnt;
volatile uint32_t g_task_sensor_tick_cnt;

/********************** external functions definition ************************/
void task_sensor_init(void *parameters)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b08c      	sub	sp, #48	@ 0x30
 8006adc:	af06      	add	r7, sp, #24
 8006ade:	6078      	str	r0, [r7, #4]
	task_sensor_dta_t *p_task_sensor_dta;
	task_sensor_st_t state;
	task_sensor_ev_t event;

	/* Print out: Task Initialized */
	LOGGER_INFO(" ");
 8006ae0:	b672      	cpsid	i
 8006ae2:	4b6d      	ldr	r3, [pc, #436]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	4a6d      	ldr	r2, [pc, #436]	@ (8006c9c <task_sensor_init+0x1c4>)
 8006ae8:	213f      	movs	r1, #63	@ 0x3f
 8006aea:	4618      	mov	r0, r3
 8006aec:	f001 f8da 	bl	8007ca4 <sniprintf>
 8006af0:	4603      	mov	r3, r0
 8006af2:	4a6b      	ldr	r2, [pc, #428]	@ (8006ca0 <task_sensor_init+0x1c8>)
 8006af4:	6013      	str	r3, [r2, #0]
 8006af6:	4b68      	ldr	r3, [pc, #416]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4618      	mov	r0, r3
 8006afc:	f7fe fd32 	bl	8005564 <logger_log_print_>
 8006b00:	b662      	cpsie	i
 8006b02:	b672      	cpsid	i
 8006b04:	4b64      	ldr	r3, [pc, #400]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	4a66      	ldr	r2, [pc, #408]	@ (8006ca4 <task_sensor_init+0x1cc>)
 8006b0a:	213f      	movs	r1, #63	@ 0x3f
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	f001 f8c9 	bl	8007ca4 <sniprintf>
 8006b12:	4603      	mov	r3, r0
 8006b14:	4a62      	ldr	r2, [pc, #392]	@ (8006ca0 <task_sensor_init+0x1c8>)
 8006b16:	6013      	str	r3, [r2, #0]
 8006b18:	4b5f      	ldr	r3, [pc, #380]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	f7fe fd21 	bl	8005564 <logger_log_print_>
 8006b22:	b662      	cpsie	i
 8006b24:	b672      	cpsid	i
 8006b26:	4b5c      	ldr	r3, [pc, #368]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a5f      	ldr	r2, [pc, #380]	@ (8006ca8 <task_sensor_init+0x1d0>)
 8006b2c:	213f      	movs	r1, #63	@ 0x3f
 8006b2e:	4618      	mov	r0, r3
 8006b30:	f001 f8b8 	bl	8007ca4 <sniprintf>
 8006b34:	4603      	mov	r3, r0
 8006b36:	4a5a      	ldr	r2, [pc, #360]	@ (8006ca0 <task_sensor_init+0x1c8>)
 8006b38:	6013      	str	r3, [r2, #0]
 8006b3a:	4b57      	ldr	r3, [pc, #348]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4618      	mov	r0, r3
 8006b40:	f7fe fd10 	bl	8005564 <logger_log_print_>
 8006b44:	b662      	cpsie	i
	LOGGER_INFO("  %s is running - %s", GET_NAME(task_sensor_init), p_task_sensor);
 8006b46:	b672      	cpsid	i
 8006b48:	4b53      	ldr	r3, [pc, #332]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a53      	ldr	r2, [pc, #332]	@ (8006c9c <task_sensor_init+0x1c4>)
 8006b4e:	213f      	movs	r1, #63	@ 0x3f
 8006b50:	4618      	mov	r0, r3
 8006b52:	f001 f8a7 	bl	8007ca4 <sniprintf>
 8006b56:	4603      	mov	r3, r0
 8006b58:	4a51      	ldr	r2, [pc, #324]	@ (8006ca0 <task_sensor_init+0x1c8>)
 8006b5a:	6013      	str	r3, [r2, #0]
 8006b5c:	4b4e      	ldr	r3, [pc, #312]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4618      	mov	r0, r3
 8006b62:	f7fe fcff 	bl	8005564 <logger_log_print_>
 8006b66:	b662      	cpsie	i
 8006b68:	b672      	cpsid	i
 8006b6a:	4b4b      	ldr	r3, [pc, #300]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006b6c:	6818      	ldr	r0, [r3, #0]
 8006b6e:	4b4f      	ldr	r3, [pc, #316]	@ (8006cac <task_sensor_init+0x1d4>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	9300      	str	r3, [sp, #0]
 8006b74:	4b4e      	ldr	r3, [pc, #312]	@ (8006cb0 <task_sensor_init+0x1d8>)
 8006b76:	4a4f      	ldr	r2, [pc, #316]	@ (8006cb4 <task_sensor_init+0x1dc>)
 8006b78:	213f      	movs	r1, #63	@ 0x3f
 8006b7a:	f001 f893 	bl	8007ca4 <sniprintf>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	4a47      	ldr	r2, [pc, #284]	@ (8006ca0 <task_sensor_init+0x1c8>)
 8006b82:	6013      	str	r3, [r2, #0]
 8006b84:	4b44      	ldr	r3, [pc, #272]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4618      	mov	r0, r3
 8006b8a:	f7fe fceb 	bl	8005564 <logger_log_print_>
 8006b8e:	b662      	cpsie	i
 8006b90:	b672      	cpsid	i
 8006b92:	4b41      	ldr	r3, [pc, #260]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a44      	ldr	r2, [pc, #272]	@ (8006ca8 <task_sensor_init+0x1d0>)
 8006b98:	213f      	movs	r1, #63	@ 0x3f
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	f001 f882 	bl	8007ca4 <sniprintf>
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	4a3f      	ldr	r2, [pc, #252]	@ (8006ca0 <task_sensor_init+0x1c8>)
 8006ba4:	6013      	str	r3, [r2, #0]
 8006ba6:	4b3c      	ldr	r3, [pc, #240]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4618      	mov	r0, r3
 8006bac:	f7fe fcda 	bl	8005564 <logger_log_print_>
 8006bb0:	b662      	cpsie	i
	LOGGER_INFO("  %s is a %s", GET_NAME(task_sensor), p_task_sensor_);
 8006bb2:	b672      	cpsid	i
 8006bb4:	4b38      	ldr	r3, [pc, #224]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a38      	ldr	r2, [pc, #224]	@ (8006c9c <task_sensor_init+0x1c4>)
 8006bba:	213f      	movs	r1, #63	@ 0x3f
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f001 f871 	bl	8007ca4 <sniprintf>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	4a36      	ldr	r2, [pc, #216]	@ (8006ca0 <task_sensor_init+0x1c8>)
 8006bc6:	6013      	str	r3, [r2, #0]
 8006bc8:	4b33      	ldr	r3, [pc, #204]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4618      	mov	r0, r3
 8006bce:	f7fe fcc9 	bl	8005564 <logger_log_print_>
 8006bd2:	b662      	cpsie	i
 8006bd4:	b672      	cpsid	i
 8006bd6:	4b30      	ldr	r3, [pc, #192]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006bd8:	6818      	ldr	r0, [r3, #0]
 8006bda:	4b37      	ldr	r3, [pc, #220]	@ (8006cb8 <task_sensor_init+0x1e0>)
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	9300      	str	r3, [sp, #0]
 8006be0:	4b36      	ldr	r3, [pc, #216]	@ (8006cbc <task_sensor_init+0x1e4>)
 8006be2:	4a37      	ldr	r2, [pc, #220]	@ (8006cc0 <task_sensor_init+0x1e8>)
 8006be4:	213f      	movs	r1, #63	@ 0x3f
 8006be6:	f001 f85d 	bl	8007ca4 <sniprintf>
 8006bea:	4603      	mov	r3, r0
 8006bec:	4a2c      	ldr	r2, [pc, #176]	@ (8006ca0 <task_sensor_init+0x1c8>)
 8006bee:	6013      	str	r3, [r2, #0]
 8006bf0:	4b29      	ldr	r3, [pc, #164]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	f7fe fcb5 	bl	8005564 <logger_log_print_>
 8006bfa:	b662      	cpsie	i
 8006bfc:	b672      	cpsid	i
 8006bfe:	4b26      	ldr	r3, [pc, #152]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4a29      	ldr	r2, [pc, #164]	@ (8006ca8 <task_sensor_init+0x1d0>)
 8006c04:	213f      	movs	r1, #63	@ 0x3f
 8006c06:	4618      	mov	r0, r3
 8006c08:	f001 f84c 	bl	8007ca4 <sniprintf>
 8006c0c:	4603      	mov	r3, r0
 8006c0e:	4a24      	ldr	r2, [pc, #144]	@ (8006ca0 <task_sensor_init+0x1c8>)
 8006c10:	6013      	str	r3, [r2, #0]
 8006c12:	4b21      	ldr	r3, [pc, #132]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	4618      	mov	r0, r3
 8006c18:	f7fe fca4 	bl	8005564 <logger_log_print_>
 8006c1c:	b662      	cpsie	i

	/* Init & Print out: Task execution counter */
	g_task_sensor_cnt = G_TASK_SEN_CNT_INIT;
 8006c1e:	4b29      	ldr	r3, [pc, #164]	@ (8006cc4 <task_sensor_init+0x1ec>)
 8006c20:	2200      	movs	r2, #0
 8006c22:	601a      	str	r2, [r3, #0]
	LOGGER_INFO("   %s = %lu", GET_NAME(g_task_sensor_cnt), g_task_sensor_cnt);
 8006c24:	b672      	cpsid	i
 8006c26:	4b1c      	ldr	r3, [pc, #112]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a1c      	ldr	r2, [pc, #112]	@ (8006c9c <task_sensor_init+0x1c4>)
 8006c2c:	213f      	movs	r1, #63	@ 0x3f
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f001 f838 	bl	8007ca4 <sniprintf>
 8006c34:	4603      	mov	r3, r0
 8006c36:	4a1a      	ldr	r2, [pc, #104]	@ (8006ca0 <task_sensor_init+0x1c8>)
 8006c38:	6013      	str	r3, [r2, #0]
 8006c3a:	4b17      	ldr	r3, [pc, #92]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f7fe fc90 	bl	8005564 <logger_log_print_>
 8006c44:	b662      	cpsie	i
 8006c46:	b672      	cpsid	i
 8006c48:	4b13      	ldr	r3, [pc, #76]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006c4a:	6818      	ldr	r0, [r3, #0]
 8006c4c:	4b1d      	ldr	r3, [pc, #116]	@ (8006cc4 <task_sensor_init+0x1ec>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	9300      	str	r3, [sp, #0]
 8006c52:	4b1d      	ldr	r3, [pc, #116]	@ (8006cc8 <task_sensor_init+0x1f0>)
 8006c54:	4a1d      	ldr	r2, [pc, #116]	@ (8006ccc <task_sensor_init+0x1f4>)
 8006c56:	213f      	movs	r1, #63	@ 0x3f
 8006c58:	f001 f824 	bl	8007ca4 <sniprintf>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	4a10      	ldr	r2, [pc, #64]	@ (8006ca0 <task_sensor_init+0x1c8>)
 8006c60:	6013      	str	r3, [r2, #0]
 8006c62:	4b0d      	ldr	r3, [pc, #52]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4618      	mov	r0, r3
 8006c68:	f7fe fc7c 	bl	8005564 <logger_log_print_>
 8006c6c:	b662      	cpsie	i
 8006c6e:	b672      	cpsid	i
 8006c70:	4b09      	ldr	r3, [pc, #36]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a0c      	ldr	r2, [pc, #48]	@ (8006ca8 <task_sensor_init+0x1d0>)
 8006c76:	213f      	movs	r1, #63	@ 0x3f
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f001 f813 	bl	8007ca4 <sniprintf>
 8006c7e:	4603      	mov	r3, r0
 8006c80:	4a07      	ldr	r2, [pc, #28]	@ (8006ca0 <task_sensor_init+0x1c8>)
 8006c82:	6013      	str	r3, [r2, #0]
 8006c84:	4b04      	ldr	r3, [pc, #16]	@ (8006c98 <task_sensor_init+0x1c0>)
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f7fe fc6b 	bl	8005564 <logger_log_print_>
 8006c8e:	b662      	cpsie	i

	for (index = 0; SENSOR_DTA_QTY > index; index++)
 8006c90:	2300      	movs	r3, #0
 8006c92:	617b      	str	r3, [r7, #20]
 8006c94:	e09e      	b.n	8006dd4 <task_sensor_init+0x2fc>
 8006c96:	bf00      	nop
 8006c98:	08009da4 	.word	0x08009da4
 8006c9c:	08009b80 	.word	0x08009b80
 8006ca0:	20000300 	.word	0x20000300
 8006ca4:	08009b88 	.word	0x08009b88
 8006ca8:	08009b8c 	.word	0x08009b8c
 8006cac:	20000058 	.word	0x20000058
 8006cb0:	08009b90 	.word	0x08009b90
 8006cb4:	08009ba4 	.word	0x08009ba4
 8006cb8:	2000005c 	.word	0x2000005c
 8006cbc:	08009bbc 	.word	0x08009bbc
 8006cc0:	08009bc8 	.word	0x08009bc8
 8006cc4:	20000444 	.word	0x20000444
 8006cc8:	08009bd8 	.word	0x08009bd8
 8006ccc:	08009bec 	.word	0x08009bec
	{
		/* Update Task Sensor Data Pointer */
		p_task_sensor_dta = &task_sensor_dta_list[index];
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	00db      	lsls	r3, r3, #3
 8006cd4:	4a44      	ldr	r2, [pc, #272]	@ (8006de8 <task_sensor_init+0x310>)
 8006cd6:	4413      	add	r3, r2
 8006cd8:	613b      	str	r3, [r7, #16]

		/* Init & Print out: Index & Task execution FSM */
		state = ST_BTN_XX_UP;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	73fb      	strb	r3, [r7, #15]
		p_task_sensor_dta->state = state;
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	7bfa      	ldrb	r2, [r7, #15]
 8006ce2:	711a      	strb	r2, [r3, #4]

		event = EV_BTN_XX_UP;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	73bb      	strb	r3, [r7, #14]
		p_task_sensor_dta->event = event;
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	7bba      	ldrb	r2, [r7, #14]
 8006cec:	715a      	strb	r2, [r3, #5]

		LOGGER_INFO(" ");
 8006cee:	b672      	cpsid	i
 8006cf0:	4b3e      	ldr	r3, [pc, #248]	@ (8006dec <task_sensor_init+0x314>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a3e      	ldr	r2, [pc, #248]	@ (8006df0 <task_sensor_init+0x318>)
 8006cf6:	213f      	movs	r1, #63	@ 0x3f
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f000 ffd3 	bl	8007ca4 <sniprintf>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	4a3c      	ldr	r2, [pc, #240]	@ (8006df4 <task_sensor_init+0x31c>)
 8006d02:	6013      	str	r3, [r2, #0]
 8006d04:	4b39      	ldr	r3, [pc, #228]	@ (8006dec <task_sensor_init+0x314>)
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4618      	mov	r0, r3
 8006d0a:	f7fe fc2b 	bl	8005564 <logger_log_print_>
 8006d0e:	b662      	cpsie	i
 8006d10:	b672      	cpsid	i
 8006d12:	4b36      	ldr	r3, [pc, #216]	@ (8006dec <task_sensor_init+0x314>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a38      	ldr	r2, [pc, #224]	@ (8006df8 <task_sensor_init+0x320>)
 8006d18:	213f      	movs	r1, #63	@ 0x3f
 8006d1a:	4618      	mov	r0, r3
 8006d1c:	f000 ffc2 	bl	8007ca4 <sniprintf>
 8006d20:	4603      	mov	r3, r0
 8006d22:	4a34      	ldr	r2, [pc, #208]	@ (8006df4 <task_sensor_init+0x31c>)
 8006d24:	6013      	str	r3, [r2, #0]
 8006d26:	4b31      	ldr	r3, [pc, #196]	@ (8006dec <task_sensor_init+0x314>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f7fe fc1a 	bl	8005564 <logger_log_print_>
 8006d30:	b662      	cpsie	i
 8006d32:	b672      	cpsid	i
 8006d34:	4b2d      	ldr	r3, [pc, #180]	@ (8006dec <task_sensor_init+0x314>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a30      	ldr	r2, [pc, #192]	@ (8006dfc <task_sensor_init+0x324>)
 8006d3a:	213f      	movs	r1, #63	@ 0x3f
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	f000 ffb1 	bl	8007ca4 <sniprintf>
 8006d42:	4603      	mov	r3, r0
 8006d44:	4a2b      	ldr	r2, [pc, #172]	@ (8006df4 <task_sensor_init+0x31c>)
 8006d46:	6013      	str	r3, [r2, #0]
 8006d48:	4b28      	ldr	r3, [pc, #160]	@ (8006dec <task_sensor_init+0x314>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f7fe fc09 	bl	8005564 <logger_log_print_>
 8006d52:	b662      	cpsie	i
		LOGGER_INFO("   %s = %lu   %s = %lu   %s = %lu",
 8006d54:	b672      	cpsid	i
 8006d56:	4b25      	ldr	r3, [pc, #148]	@ (8006dec <task_sensor_init+0x314>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4a25      	ldr	r2, [pc, #148]	@ (8006df0 <task_sensor_init+0x318>)
 8006d5c:	213f      	movs	r1, #63	@ 0x3f
 8006d5e:	4618      	mov	r0, r3
 8006d60:	f000 ffa0 	bl	8007ca4 <sniprintf>
 8006d64:	4603      	mov	r3, r0
 8006d66:	4a23      	ldr	r2, [pc, #140]	@ (8006df4 <task_sensor_init+0x31c>)
 8006d68:	6013      	str	r3, [r2, #0]
 8006d6a:	4b20      	ldr	r3, [pc, #128]	@ (8006dec <task_sensor_init+0x314>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	4618      	mov	r0, r3
 8006d70:	f7fe fbf8 	bl	8005564 <logger_log_print_>
 8006d74:	b662      	cpsie	i
 8006d76:	b672      	cpsid	i
 8006d78:	4b1c      	ldr	r3, [pc, #112]	@ (8006dec <task_sensor_init+0x314>)
 8006d7a:	6818      	ldr	r0, [r3, #0]
 8006d7c:	7bfb      	ldrb	r3, [r7, #15]
 8006d7e:	7bba      	ldrb	r2, [r7, #14]
 8006d80:	9204      	str	r2, [sp, #16]
 8006d82:	4a1f      	ldr	r2, [pc, #124]	@ (8006e00 <task_sensor_init+0x328>)
 8006d84:	9203      	str	r2, [sp, #12]
 8006d86:	9302      	str	r3, [sp, #8]
 8006d88:	4b1e      	ldr	r3, [pc, #120]	@ (8006e04 <task_sensor_init+0x32c>)
 8006d8a:	9301      	str	r3, [sp, #4]
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	9300      	str	r3, [sp, #0]
 8006d90:	4b1d      	ldr	r3, [pc, #116]	@ (8006e08 <task_sensor_init+0x330>)
 8006d92:	4a1e      	ldr	r2, [pc, #120]	@ (8006e0c <task_sensor_init+0x334>)
 8006d94:	213f      	movs	r1, #63	@ 0x3f
 8006d96:	f000 ff85 	bl	8007ca4 <sniprintf>
 8006d9a:	4603      	mov	r3, r0
 8006d9c:	4a15      	ldr	r2, [pc, #84]	@ (8006df4 <task_sensor_init+0x31c>)
 8006d9e:	6013      	str	r3, [r2, #0]
 8006da0:	4b12      	ldr	r3, [pc, #72]	@ (8006dec <task_sensor_init+0x314>)
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4618      	mov	r0, r3
 8006da6:	f7fe fbdd 	bl	8005564 <logger_log_print_>
 8006daa:	b662      	cpsie	i
 8006dac:	b672      	cpsid	i
 8006dae:	4b0f      	ldr	r3, [pc, #60]	@ (8006dec <task_sensor_init+0x314>)
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a12      	ldr	r2, [pc, #72]	@ (8006dfc <task_sensor_init+0x324>)
 8006db4:	213f      	movs	r1, #63	@ 0x3f
 8006db6:	4618      	mov	r0, r3
 8006db8:	f000 ff74 	bl	8007ca4 <sniprintf>
 8006dbc:	4603      	mov	r3, r0
 8006dbe:	4a0d      	ldr	r2, [pc, #52]	@ (8006df4 <task_sensor_init+0x31c>)
 8006dc0:	6013      	str	r3, [r2, #0]
 8006dc2:	4b0a      	ldr	r3, [pc, #40]	@ (8006dec <task_sensor_init+0x314>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4618      	mov	r0, r3
 8006dc8:	f7fe fbcc 	bl	8005564 <logger_log_print_>
 8006dcc:	b662      	cpsie	i
	for (index = 0; SENSOR_DTA_QTY > index; index++)
 8006dce:	697b      	ldr	r3, [r7, #20]
 8006dd0:	3301      	adds	r3, #1
 8006dd2:	617b      	str	r3, [r7, #20]
 8006dd4:	697b      	ldr	r3, [r7, #20]
 8006dd6:	2b03      	cmp	r3, #3
 8006dd8:	f67f af7a 	bls.w	8006cd0 <task_sensor_init+0x1f8>
				    GET_NAME(index), index,
					GET_NAME(state), (uint32_t)state,
					GET_NAME(event), (uint32_t)event);
	}
}
 8006ddc:	bf00      	nop
 8006dde:	bf00      	nop
 8006de0:	3718      	adds	r7, #24
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
 8006de6:	bf00      	nop
 8006de8:	20000424 	.word	0x20000424
 8006dec:	08009da4 	.word	0x08009da4
 8006df0:	08009b80 	.word	0x08009b80
 8006df4:	20000300 	.word	0x20000300
 8006df8:	08009b88 	.word	0x08009b88
 8006dfc:	08009b8c 	.word	0x08009b8c
 8006e00:	08009c24 	.word	0x08009c24
 8006e04:	08009c2c 	.word	0x08009c2c
 8006e08:	08009bf8 	.word	0x08009bf8
 8006e0c:	08009c00 	.word	0x08009c00

08006e10 <task_sensor_update>:

void task_sensor_update(void *parameters)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
	bool b_time_update_required = false;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	73fb      	strb	r3, [r7, #15]

	/* Protect shared resource */
	__asm("CPSID i");	/* disable interrupts */
 8006e1c:	b672      	cpsid	i
    if (G_TASK_SEN_TICK_CNT_INI < g_task_sensor_tick_cnt)
 8006e1e:	4b16      	ldr	r3, [pc, #88]	@ (8006e78 <task_sensor_update+0x68>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d006      	beq.n	8006e34 <task_sensor_update+0x24>
    {
		/* Update Tick Counter */
    	g_task_sensor_tick_cnt--;
 8006e26:	4b14      	ldr	r3, [pc, #80]	@ (8006e78 <task_sensor_update+0x68>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	3b01      	subs	r3, #1
 8006e2c:	4a12      	ldr	r2, [pc, #72]	@ (8006e78 <task_sensor_update+0x68>)
 8006e2e:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 8006e30:	2301      	movs	r3, #1
 8006e32:	73fb      	strb	r3, [r7, #15]
    }
    __asm("CPSIE i");	/* enable interrupts */
 8006e34:	b662      	cpsie	i

    while (b_time_update_required)
 8006e36:	e016      	b.n	8006e66 <task_sensor_update+0x56>
    {
		/* Update Task Counter */
		g_task_sensor_cnt++;
 8006e38:	4b10      	ldr	r3, [pc, #64]	@ (8006e7c <task_sensor_update+0x6c>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	3301      	adds	r3, #1
 8006e3e:	4a0f      	ldr	r2, [pc, #60]	@ (8006e7c <task_sensor_update+0x6c>)
 8006e40:	6013      	str	r3, [r2, #0]

		/* Run Task Sensor Statechart */
    	task_sensor_statechart();
 8006e42:	f000 f81d 	bl	8006e80 <task_sensor_statechart>

    	/* Protect shared resource */
		__asm("CPSID i");	/* disable interrupts */
 8006e46:	b672      	cpsid	i
		if (G_TASK_SEN_TICK_CNT_INI < g_task_sensor_tick_cnt)
 8006e48:	4b0b      	ldr	r3, [pc, #44]	@ (8006e78 <task_sensor_update+0x68>)
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d007      	beq.n	8006e60 <task_sensor_update+0x50>
		{
			/* Update Tick Counter */
			g_task_sensor_tick_cnt--;
 8006e50:	4b09      	ldr	r3, [pc, #36]	@ (8006e78 <task_sensor_update+0x68>)
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	3b01      	subs	r3, #1
 8006e56:	4a08      	ldr	r2, [pc, #32]	@ (8006e78 <task_sensor_update+0x68>)
 8006e58:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	73fb      	strb	r3, [r7, #15]
 8006e5e:	e001      	b.n	8006e64 <task_sensor_update+0x54>
		}
		else
		{
			b_time_update_required = false;
 8006e60:	2300      	movs	r3, #0
 8006e62:	73fb      	strb	r3, [r7, #15]
		}
		__asm("CPSIE i");	/* enable interrupts */
 8006e64:	b662      	cpsie	i
    while (b_time_update_required)
 8006e66:	7bfb      	ldrb	r3, [r7, #15]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d1e5      	bne.n	8006e38 <task_sensor_update+0x28>
    }
}
 8006e6c:	bf00      	nop
 8006e6e:	bf00      	nop
 8006e70:	3710      	adds	r7, #16
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd80      	pop	{r7, pc}
 8006e76:	bf00      	nop
 8006e78:	20000448 	.word	0x20000448
 8006e7c:	20000444 	.word	0x20000444

08006e80 <task_sensor_statechart>:

void task_sensor_statechart(void)
{
 8006e80:	b590      	push	{r4, r7, lr}
 8006e82:	b085      	sub	sp, #20
 8006e84:	af00      	add	r7, sp, #0
	uint32_t index;
	const task_sensor_cfg_t *p_task_sensor_cfg;
	task_sensor_dta_t *p_task_sensor_dta;

	for (index = 0; SENSOR_DTA_QTY > index; index++)
 8006e86:	2300      	movs	r3, #0
 8006e88:	60fb      	str	r3, [r7, #12]
 8006e8a:	e085      	b.n	8006f98 <task_sensor_statechart+0x118>
	{
		/* Update Task Sensor Configuration & Data Pointer */
		p_task_sensor_cfg = &task_sensor_cfg_list[index];
 8006e8c:	68fa      	ldr	r2, [r7, #12]
 8006e8e:	4613      	mov	r3, r2
 8006e90:	009b      	lsls	r3, r3, #2
 8006e92:	4413      	add	r3, r2
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	4a45      	ldr	r2, [pc, #276]	@ (8006fac <task_sensor_statechart+0x12c>)
 8006e98:	4413      	add	r3, r2
 8006e9a:	60bb      	str	r3, [r7, #8]
		p_task_sensor_dta = &task_sensor_dta_list[index];
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	00db      	lsls	r3, r3, #3
 8006ea0:	4a43      	ldr	r2, [pc, #268]	@ (8006fb0 <task_sensor_statechart+0x130>)
 8006ea2:	4413      	add	r3, r2
 8006ea4:	607b      	str	r3, [r7, #4]

		if (p_task_sensor_cfg->pressed == HAL_GPIO_ReadPin(p_task_sensor_cfg->gpio_port, p_task_sensor_cfg->pin))
 8006ea6:	68bb      	ldr	r3, [r7, #8]
 8006ea8:	7a9c      	ldrb	r4, [r3, #10]
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	685a      	ldr	r2, [r3, #4]
 8006eae:	68bb      	ldr	r3, [r7, #8]
 8006eb0:	891b      	ldrh	r3, [r3, #8]
 8006eb2:	4619      	mov	r1, r3
 8006eb4:	4610      	mov	r0, r2
 8006eb6:	f7fb fe8b 	bl	8002bd0 <HAL_GPIO_ReadPin>
 8006eba:	4603      	mov	r3, r0
 8006ebc:	429c      	cmp	r4, r3
 8006ebe:	d103      	bne.n	8006ec8 <task_sensor_statechart+0x48>
		{
			p_task_sensor_dta->event =	EV_BTN_XX_DOWN;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2201      	movs	r2, #1
 8006ec4:	715a      	strb	r2, [r3, #5]
 8006ec6:	e002      	b.n	8006ece <task_sensor_statechart+0x4e>
		}
		else
		{
			p_task_sensor_dta->event =	EV_BTN_XX_UP;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	715a      	strb	r2, [r3, #5]
		}

		switch (p_task_sensor_dta->state)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	791b      	ldrb	r3, [r3, #4]
 8006ed2:	2b03      	cmp	r3, #3
 8006ed4:	d84c      	bhi.n	8006f70 <task_sensor_statechart+0xf0>
 8006ed6:	a201      	add	r2, pc, #4	@ (adr r2, 8006edc <task_sensor_statechart+0x5c>)
 8006ed8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006edc:	08006eed 	.word	0x08006eed
 8006ee0:	08006f05 	.word	0x08006f05
 8006ee4:	08006f2f 	.word	0x08006f2f
 8006ee8:	08006f47 	.word	0x08006f47
		{
			case ST_BTN_XX_UP:

				if (EV_BTN_XX_DOWN == p_task_sensor_dta->event)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	795b      	ldrb	r3, [r3, #5]
 8006ef0:	2b01      	cmp	r3, #1
 8006ef2:	d147      	bne.n	8006f84 <task_sensor_statechart+0x104>
				{
					p_task_sensor_dta->tick = p_task_sensor_cfg->tick_max;
 8006ef4:	68bb      	ldr	r3, [r7, #8]
 8006ef6:	68da      	ldr	r2, [r3, #12]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	601a      	str	r2, [r3, #0]
					p_task_sensor_dta->state = ST_BTN_XX_FALLING;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2201      	movs	r2, #1
 8006f00:	711a      	strb	r2, [r3, #4]
				}

				break;
 8006f02:	e03f      	b.n	8006f84 <task_sensor_statechart+0x104>

			case ST_BTN_XX_FALLING:

				p_task_sensor_dta->tick--;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	1e5a      	subs	r2, r3, #1
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	601a      	str	r2, [r3, #0]
				if (DEL_BTN_XX_MIN == p_task_sensor_dta->tick)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d138      	bne.n	8006f88 <task_sensor_statechart+0x108>
				{
					if (EV_BTN_XX_DOWN == p_task_sensor_dta->event)
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	795b      	ldrb	r3, [r3, #5]
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d103      	bne.n	8006f26 <task_sensor_statechart+0xa6>
					{
						//SIGNAL FELL

						p_task_sensor_dta->state = ST_BTN_XX_DOWN;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2202      	movs	r2, #2
 8006f22:	711a      	strb	r2, [r3, #4]
					{
						p_task_sensor_dta->state = ST_BTN_XX_UP;
					}
				}

				break;
 8006f24:	e030      	b.n	8006f88 <task_sensor_statechart+0x108>
						p_task_sensor_dta->state = ST_BTN_XX_UP;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	711a      	strb	r2, [r3, #4]
				break;
 8006f2c:	e02c      	b.n	8006f88 <task_sensor_statechart+0x108>

			case ST_BTN_XX_DOWN:

				if (EV_BTN_XX_UP == p_task_sensor_dta->event)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	795b      	ldrb	r3, [r3, #5]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d12a      	bne.n	8006f8c <task_sensor_statechart+0x10c>
				{
					p_task_sensor_dta->state = ST_BTN_XX_RISING;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2203      	movs	r2, #3
 8006f3a:	711a      	strb	r2, [r3, #4]
					p_task_sensor_dta->tick = p_task_sensor_cfg->tick_max;
 8006f3c:	68bb      	ldr	r3, [r7, #8]
 8006f3e:	68da      	ldr	r2, [r3, #12]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	601a      	str	r2, [r3, #0]
				}

				break;
 8006f44:	e022      	b.n	8006f8c <task_sensor_statechart+0x10c>

			case ST_BTN_XX_RISING:

				p_task_sensor_dta->tick--;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	1e5a      	subs	r2, r3, #1
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	601a      	str	r2, [r3, #0]
				if (DEL_BTN_XX_MIN == p_task_sensor_dta->tick)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d11b      	bne.n	8006f90 <task_sensor_statechart+0x110>
				{
					if (EV_BTN_XX_UP == p_task_sensor_dta->event)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	795b      	ldrb	r3, [r3, #5]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d103      	bne.n	8006f68 <task_sensor_statechart+0xe8>
					{
						//SIGNAL ROSE

						p_task_sensor_dta->state = ST_BTN_XX_UP;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2200      	movs	r2, #0
 8006f64:	711a      	strb	r2, [r3, #4]
					{
						p_task_sensor_dta->state = ST_BTN_XX_DOWN;
					}
				}

				break;
 8006f66:	e013      	b.n	8006f90 <task_sensor_statechart+0x110>
						p_task_sensor_dta->state = ST_BTN_XX_DOWN;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2202      	movs	r2, #2
 8006f6c:	711a      	strb	r2, [r3, #4]
				break;
 8006f6e:	e00f      	b.n	8006f90 <task_sensor_statechart+0x110>

			default:

				p_task_sensor_dta->tick  = DEL_BTN_XX_MIN;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2200      	movs	r2, #0
 8006f74:	601a      	str	r2, [r3, #0]
				p_task_sensor_dta->state = ST_BTN_XX_UP;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	711a      	strb	r2, [r3, #4]
				p_task_sensor_dta->event = EV_BTN_XX_UP;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2200      	movs	r2, #0
 8006f80:	715a      	strb	r2, [r3, #5]

				break;
 8006f82:	e006      	b.n	8006f92 <task_sensor_statechart+0x112>
				break;
 8006f84:	bf00      	nop
 8006f86:	e004      	b.n	8006f92 <task_sensor_statechart+0x112>
				break;
 8006f88:	bf00      	nop
 8006f8a:	e002      	b.n	8006f92 <task_sensor_statechart+0x112>
				break;
 8006f8c:	bf00      	nop
 8006f8e:	e000      	b.n	8006f92 <task_sensor_statechart+0x112>
				break;
 8006f90:	bf00      	nop
	for (index = 0; SENSOR_DTA_QTY > index; index++)
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	3301      	adds	r3, #1
 8006f96:	60fb      	str	r3, [r7, #12]
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2b03      	cmp	r3, #3
 8006f9c:	f67f af76 	bls.w	8006e8c <task_sensor_statechart+0xc>
		}
	}
}
 8006fa0:	bf00      	nop
 8006fa2:	bf00      	nop
 8006fa4:	3714      	adds	r7, #20
 8006fa6:	46bd      	mov	sp, r7
 8006fa8:	bd90      	pop	{r4, r7, pc}
 8006faa:	bf00      	nop
 8006fac:	08009e40 	.word	0x08009e40
 8006fb0:	20000424 	.word	0x20000424

08006fb4 <task_system_init>:
uint32_t g_task_system_cnt;
volatile uint32_t g_task_system_tick_cnt;

/********************** external functions definition ************************/
void task_system_init(void *parameters)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b08a      	sub	sp, #40	@ 0x28
 8006fb8:	af06      	add	r7, sp, #24
 8006fba:	6078      	str	r0, [r7, #4]
	task_system_st_t	state;
	task_system_ev_t	event;
	bool b_event;

	/* Print out: Task Initialized */
	LOGGER_INFO(" ");
 8006fbc:	b672      	cpsid	i
 8006fbe:	4b9c      	ldr	r3, [pc, #624]	@ (8007230 <task_system_init+0x27c>)
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	4a9c      	ldr	r2, [pc, #624]	@ (8007234 <task_system_init+0x280>)
 8006fc4:	213f      	movs	r1, #63	@ 0x3f
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f000 fe6c 	bl	8007ca4 <sniprintf>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	4a9a      	ldr	r2, [pc, #616]	@ (8007238 <task_system_init+0x284>)
 8006fd0:	6013      	str	r3, [r2, #0]
 8006fd2:	4b97      	ldr	r3, [pc, #604]	@ (8007230 <task_system_init+0x27c>)
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f7fe fac4 	bl	8005564 <logger_log_print_>
 8006fdc:	b662      	cpsie	i
 8006fde:	b672      	cpsid	i
 8006fe0:	4b93      	ldr	r3, [pc, #588]	@ (8007230 <task_system_init+0x27c>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a95      	ldr	r2, [pc, #596]	@ (800723c <task_system_init+0x288>)
 8006fe6:	213f      	movs	r1, #63	@ 0x3f
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f000 fe5b 	bl	8007ca4 <sniprintf>
 8006fee:	4603      	mov	r3, r0
 8006ff0:	4a91      	ldr	r2, [pc, #580]	@ (8007238 <task_system_init+0x284>)
 8006ff2:	6013      	str	r3, [r2, #0]
 8006ff4:	4b8e      	ldr	r3, [pc, #568]	@ (8007230 <task_system_init+0x27c>)
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4618      	mov	r0, r3
 8006ffa:	f7fe fab3 	bl	8005564 <logger_log_print_>
 8006ffe:	b662      	cpsie	i
 8007000:	b672      	cpsid	i
 8007002:	4b8b      	ldr	r3, [pc, #556]	@ (8007230 <task_system_init+0x27c>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4a8e      	ldr	r2, [pc, #568]	@ (8007240 <task_system_init+0x28c>)
 8007008:	213f      	movs	r1, #63	@ 0x3f
 800700a:	4618      	mov	r0, r3
 800700c:	f000 fe4a 	bl	8007ca4 <sniprintf>
 8007010:	4603      	mov	r3, r0
 8007012:	4a89      	ldr	r2, [pc, #548]	@ (8007238 <task_system_init+0x284>)
 8007014:	6013      	str	r3, [r2, #0]
 8007016:	4b86      	ldr	r3, [pc, #536]	@ (8007230 <task_system_init+0x27c>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4618      	mov	r0, r3
 800701c:	f7fe faa2 	bl	8005564 <logger_log_print_>
 8007020:	b662      	cpsie	i
	LOGGER_INFO("  %s is running - %s", GET_NAME(task_system_init), p_task_system);
 8007022:	b672      	cpsid	i
 8007024:	4b82      	ldr	r3, [pc, #520]	@ (8007230 <task_system_init+0x27c>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a82      	ldr	r2, [pc, #520]	@ (8007234 <task_system_init+0x280>)
 800702a:	213f      	movs	r1, #63	@ 0x3f
 800702c:	4618      	mov	r0, r3
 800702e:	f000 fe39 	bl	8007ca4 <sniprintf>
 8007032:	4603      	mov	r3, r0
 8007034:	4a80      	ldr	r2, [pc, #512]	@ (8007238 <task_system_init+0x284>)
 8007036:	6013      	str	r3, [r2, #0]
 8007038:	4b7d      	ldr	r3, [pc, #500]	@ (8007230 <task_system_init+0x27c>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4618      	mov	r0, r3
 800703e:	f7fe fa91 	bl	8005564 <logger_log_print_>
 8007042:	b662      	cpsie	i
 8007044:	b672      	cpsid	i
 8007046:	4b7a      	ldr	r3, [pc, #488]	@ (8007230 <task_system_init+0x27c>)
 8007048:	6818      	ldr	r0, [r3, #0]
 800704a:	4b7e      	ldr	r3, [pc, #504]	@ (8007244 <task_system_init+0x290>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	9300      	str	r3, [sp, #0]
 8007050:	4b7d      	ldr	r3, [pc, #500]	@ (8007248 <task_system_init+0x294>)
 8007052:	4a7e      	ldr	r2, [pc, #504]	@ (800724c <task_system_init+0x298>)
 8007054:	213f      	movs	r1, #63	@ 0x3f
 8007056:	f000 fe25 	bl	8007ca4 <sniprintf>
 800705a:	4603      	mov	r3, r0
 800705c:	4a76      	ldr	r2, [pc, #472]	@ (8007238 <task_system_init+0x284>)
 800705e:	6013      	str	r3, [r2, #0]
 8007060:	4b73      	ldr	r3, [pc, #460]	@ (8007230 <task_system_init+0x27c>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4618      	mov	r0, r3
 8007066:	f7fe fa7d 	bl	8005564 <logger_log_print_>
 800706a:	b662      	cpsie	i
 800706c:	b672      	cpsid	i
 800706e:	4b70      	ldr	r3, [pc, #448]	@ (8007230 <task_system_init+0x27c>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a73      	ldr	r2, [pc, #460]	@ (8007240 <task_system_init+0x28c>)
 8007074:	213f      	movs	r1, #63	@ 0x3f
 8007076:	4618      	mov	r0, r3
 8007078:	f000 fe14 	bl	8007ca4 <sniprintf>
 800707c:	4603      	mov	r3, r0
 800707e:	4a6e      	ldr	r2, [pc, #440]	@ (8007238 <task_system_init+0x284>)
 8007080:	6013      	str	r3, [r2, #0]
 8007082:	4b6b      	ldr	r3, [pc, #428]	@ (8007230 <task_system_init+0x27c>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4618      	mov	r0, r3
 8007088:	f7fe fa6c 	bl	8005564 <logger_log_print_>
 800708c:	b662      	cpsie	i
	LOGGER_INFO("  %s is a %s", GET_NAME(task_system), p_task_system_);
 800708e:	b672      	cpsid	i
 8007090:	4b67      	ldr	r3, [pc, #412]	@ (8007230 <task_system_init+0x27c>)
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	4a67      	ldr	r2, [pc, #412]	@ (8007234 <task_system_init+0x280>)
 8007096:	213f      	movs	r1, #63	@ 0x3f
 8007098:	4618      	mov	r0, r3
 800709a:	f000 fe03 	bl	8007ca4 <sniprintf>
 800709e:	4603      	mov	r3, r0
 80070a0:	4a65      	ldr	r2, [pc, #404]	@ (8007238 <task_system_init+0x284>)
 80070a2:	6013      	str	r3, [r2, #0]
 80070a4:	4b62      	ldr	r3, [pc, #392]	@ (8007230 <task_system_init+0x27c>)
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	4618      	mov	r0, r3
 80070aa:	f7fe fa5b 	bl	8005564 <logger_log_print_>
 80070ae:	b662      	cpsie	i
 80070b0:	b672      	cpsid	i
 80070b2:	4b5f      	ldr	r3, [pc, #380]	@ (8007230 <task_system_init+0x27c>)
 80070b4:	6818      	ldr	r0, [r3, #0]
 80070b6:	4b66      	ldr	r3, [pc, #408]	@ (8007250 <task_system_init+0x29c>)
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	9300      	str	r3, [sp, #0]
 80070bc:	4b65      	ldr	r3, [pc, #404]	@ (8007254 <task_system_init+0x2a0>)
 80070be:	4a66      	ldr	r2, [pc, #408]	@ (8007258 <task_system_init+0x2a4>)
 80070c0:	213f      	movs	r1, #63	@ 0x3f
 80070c2:	f000 fdef 	bl	8007ca4 <sniprintf>
 80070c6:	4603      	mov	r3, r0
 80070c8:	4a5b      	ldr	r2, [pc, #364]	@ (8007238 <task_system_init+0x284>)
 80070ca:	6013      	str	r3, [r2, #0]
 80070cc:	4b58      	ldr	r3, [pc, #352]	@ (8007230 <task_system_init+0x27c>)
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4618      	mov	r0, r3
 80070d2:	f7fe fa47 	bl	8005564 <logger_log_print_>
 80070d6:	b662      	cpsie	i
 80070d8:	b672      	cpsid	i
 80070da:	4b55      	ldr	r3, [pc, #340]	@ (8007230 <task_system_init+0x27c>)
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	4a58      	ldr	r2, [pc, #352]	@ (8007240 <task_system_init+0x28c>)
 80070e0:	213f      	movs	r1, #63	@ 0x3f
 80070e2:	4618      	mov	r0, r3
 80070e4:	f000 fdde 	bl	8007ca4 <sniprintf>
 80070e8:	4603      	mov	r3, r0
 80070ea:	4a53      	ldr	r2, [pc, #332]	@ (8007238 <task_system_init+0x284>)
 80070ec:	6013      	str	r3, [r2, #0]
 80070ee:	4b50      	ldr	r3, [pc, #320]	@ (8007230 <task_system_init+0x27c>)
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	4618      	mov	r0, r3
 80070f4:	f7fe fa36 	bl	8005564 <logger_log_print_>
 80070f8:	b662      	cpsie	i

	/* Init & Print out: Task execution counter */
	g_task_system_cnt = G_TASK_SYS_CNT_INI;
 80070fa:	4b58      	ldr	r3, [pc, #352]	@ (800725c <task_system_init+0x2a8>)
 80070fc:	2200      	movs	r2, #0
 80070fe:	601a      	str	r2, [r3, #0]
	LOGGER_INFO("   %s = %lu", GET_NAME(g_task_system_cnt), g_task_system_cnt);
 8007100:	b672      	cpsid	i
 8007102:	4b4b      	ldr	r3, [pc, #300]	@ (8007230 <task_system_init+0x27c>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a4b      	ldr	r2, [pc, #300]	@ (8007234 <task_system_init+0x280>)
 8007108:	213f      	movs	r1, #63	@ 0x3f
 800710a:	4618      	mov	r0, r3
 800710c:	f000 fdca 	bl	8007ca4 <sniprintf>
 8007110:	4603      	mov	r3, r0
 8007112:	4a49      	ldr	r2, [pc, #292]	@ (8007238 <task_system_init+0x284>)
 8007114:	6013      	str	r3, [r2, #0]
 8007116:	4b46      	ldr	r3, [pc, #280]	@ (8007230 <task_system_init+0x27c>)
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	4618      	mov	r0, r3
 800711c:	f7fe fa22 	bl	8005564 <logger_log_print_>
 8007120:	b662      	cpsie	i
 8007122:	b672      	cpsid	i
 8007124:	4b42      	ldr	r3, [pc, #264]	@ (8007230 <task_system_init+0x27c>)
 8007126:	6818      	ldr	r0, [r3, #0]
 8007128:	4b4c      	ldr	r3, [pc, #304]	@ (800725c <task_system_init+0x2a8>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	9300      	str	r3, [sp, #0]
 800712e:	4b4c      	ldr	r3, [pc, #304]	@ (8007260 <task_system_init+0x2ac>)
 8007130:	4a4c      	ldr	r2, [pc, #304]	@ (8007264 <task_system_init+0x2b0>)
 8007132:	213f      	movs	r1, #63	@ 0x3f
 8007134:	f000 fdb6 	bl	8007ca4 <sniprintf>
 8007138:	4603      	mov	r3, r0
 800713a:	4a3f      	ldr	r2, [pc, #252]	@ (8007238 <task_system_init+0x284>)
 800713c:	6013      	str	r3, [r2, #0]
 800713e:	4b3c      	ldr	r3, [pc, #240]	@ (8007230 <task_system_init+0x27c>)
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	4618      	mov	r0, r3
 8007144:	f7fe fa0e 	bl	8005564 <logger_log_print_>
 8007148:	b662      	cpsie	i
 800714a:	b672      	cpsid	i
 800714c:	4b38      	ldr	r3, [pc, #224]	@ (8007230 <task_system_init+0x27c>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a3b      	ldr	r2, [pc, #236]	@ (8007240 <task_system_init+0x28c>)
 8007152:	213f      	movs	r1, #63	@ 0x3f
 8007154:	4618      	mov	r0, r3
 8007156:	f000 fda5 	bl	8007ca4 <sniprintf>
 800715a:	4603      	mov	r3, r0
 800715c:	4a36      	ldr	r2, [pc, #216]	@ (8007238 <task_system_init+0x284>)
 800715e:	6013      	str	r3, [r2, #0]
 8007160:	4b33      	ldr	r3, [pc, #204]	@ (8007230 <task_system_init+0x27c>)
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4618      	mov	r0, r3
 8007166:	f7fe f9fd 	bl	8005564 <logger_log_print_>
 800716a:	b662      	cpsie	i

	init_queue_event_task_system();
 800716c:	f000 f912 	bl	8007394 <init_queue_event_task_system>

	/* Update Task Actuator Configuration & Data Pointer */
	p_task_system_dta = &task_system_dta;
 8007170:	4b3d      	ldr	r3, [pc, #244]	@ (8007268 <task_system_init+0x2b4>)
 8007172:	60fb      	str	r3, [r7, #12]

	/* Init & Print out: Task execution FSM */
	state = ST_SYS_RECEIVING;
 8007174:	2300      	movs	r3, #0
 8007176:	72fb      	strb	r3, [r7, #11]
	p_task_system_dta->state = state;
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	7afa      	ldrb	r2, [r7, #11]
 800717c:	711a      	strb	r2, [r3, #4]

	event = EV_SYS_IDLE;
 800717e:	2300      	movs	r3, #0
 8007180:	72bb      	strb	r3, [r7, #10]
	p_task_system_dta->event = event;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	7aba      	ldrb	r2, [r7, #10]
 8007186:	715a      	strb	r2, [r3, #5]

	b_event = false;
 8007188:	2300      	movs	r3, #0
 800718a:	727b      	strb	r3, [r7, #9]
	p_task_system_dta->flag = b_event;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	7a7a      	ldrb	r2, [r7, #9]
 8007190:	735a      	strb	r2, [r3, #13]

	LOGGER_INFO(" ");
 8007192:	b672      	cpsid	i
 8007194:	4b26      	ldr	r3, [pc, #152]	@ (8007230 <task_system_init+0x27c>)
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a26      	ldr	r2, [pc, #152]	@ (8007234 <task_system_init+0x280>)
 800719a:	213f      	movs	r1, #63	@ 0x3f
 800719c:	4618      	mov	r0, r3
 800719e:	f000 fd81 	bl	8007ca4 <sniprintf>
 80071a2:	4603      	mov	r3, r0
 80071a4:	4a24      	ldr	r2, [pc, #144]	@ (8007238 <task_system_init+0x284>)
 80071a6:	6013      	str	r3, [r2, #0]
 80071a8:	4b21      	ldr	r3, [pc, #132]	@ (8007230 <task_system_init+0x27c>)
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	4618      	mov	r0, r3
 80071ae:	f7fe f9d9 	bl	8005564 <logger_log_print_>
 80071b2:	b662      	cpsie	i
 80071b4:	b672      	cpsid	i
 80071b6:	4b1e      	ldr	r3, [pc, #120]	@ (8007230 <task_system_init+0x27c>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	4a20      	ldr	r2, [pc, #128]	@ (800723c <task_system_init+0x288>)
 80071bc:	213f      	movs	r1, #63	@ 0x3f
 80071be:	4618      	mov	r0, r3
 80071c0:	f000 fd70 	bl	8007ca4 <sniprintf>
 80071c4:	4603      	mov	r3, r0
 80071c6:	4a1c      	ldr	r2, [pc, #112]	@ (8007238 <task_system_init+0x284>)
 80071c8:	6013      	str	r3, [r2, #0]
 80071ca:	4b19      	ldr	r3, [pc, #100]	@ (8007230 <task_system_init+0x27c>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4618      	mov	r0, r3
 80071d0:	f7fe f9c8 	bl	8005564 <logger_log_print_>
 80071d4:	b662      	cpsie	i
 80071d6:	b672      	cpsid	i
 80071d8:	4b15      	ldr	r3, [pc, #84]	@ (8007230 <task_system_init+0x27c>)
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a18      	ldr	r2, [pc, #96]	@ (8007240 <task_system_init+0x28c>)
 80071de:	213f      	movs	r1, #63	@ 0x3f
 80071e0:	4618      	mov	r0, r3
 80071e2:	f000 fd5f 	bl	8007ca4 <sniprintf>
 80071e6:	4603      	mov	r3, r0
 80071e8:	4a13      	ldr	r2, [pc, #76]	@ (8007238 <task_system_init+0x284>)
 80071ea:	6013      	str	r3, [r2, #0]
 80071ec:	4b10      	ldr	r3, [pc, #64]	@ (8007230 <task_system_init+0x27c>)
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4618      	mov	r0, r3
 80071f2:	f7fe f9b7 	bl	8005564 <logger_log_print_>
 80071f6:	b662      	cpsie	i
	LOGGER_INFO("   %s = %lu   %s = %lu   %s = %s",
 80071f8:	b672      	cpsid	i
 80071fa:	4b0d      	ldr	r3, [pc, #52]	@ (8007230 <task_system_init+0x27c>)
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a0d      	ldr	r2, [pc, #52]	@ (8007234 <task_system_init+0x280>)
 8007200:	213f      	movs	r1, #63	@ 0x3f
 8007202:	4618      	mov	r0, r3
 8007204:	f000 fd4e 	bl	8007ca4 <sniprintf>
 8007208:	4603      	mov	r3, r0
 800720a:	4a0b      	ldr	r2, [pc, #44]	@ (8007238 <task_system_init+0x284>)
 800720c:	6013      	str	r3, [r2, #0]
 800720e:	4b08      	ldr	r3, [pc, #32]	@ (8007230 <task_system_init+0x27c>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4618      	mov	r0, r3
 8007214:	f7fe f9a6 	bl	8005564 <logger_log_print_>
 8007218:	b662      	cpsie	i
 800721a:	b672      	cpsid	i
 800721c:	4b04      	ldr	r3, [pc, #16]	@ (8007230 <task_system_init+0x27c>)
 800721e:	6818      	ldr	r0, [r3, #0]
 8007220:	7afb      	ldrb	r3, [r7, #11]
 8007222:	7aba      	ldrb	r2, [r7, #10]
 8007224:	7a79      	ldrb	r1, [r7, #9]
 8007226:	2900      	cmp	r1, #0
 8007228:	d022      	beq.n	8007270 <task_system_init+0x2bc>
 800722a:	4910      	ldr	r1, [pc, #64]	@ (800726c <task_system_init+0x2b8>)
 800722c:	e021      	b.n	8007272 <task_system_init+0x2be>
 800722e:	bf00      	nop
 8007230:	08009da4 	.word	0x08009da4
 8007234:	08009c78 	.word	0x08009c78
 8007238:	20000300 	.word	0x20000300
 800723c:	08009c80 	.word	0x08009c80
 8007240:	08009c84 	.word	0x08009c84
 8007244:	20000070 	.word	0x20000070
 8007248:	08009c88 	.word	0x08009c88
 800724c:	08009c9c 	.word	0x08009c9c
 8007250:	20000074 	.word	0x20000074
 8007254:	08009cb4 	.word	0x08009cb4
 8007258:	08009cc0 	.word	0x08009cc0
 800725c:	2000044c 	.word	0x2000044c
 8007260:	08009cd0 	.word	0x08009cd0
 8007264:	08009ce4 	.word	0x08009ce4
 8007268:	20000060 	.word	0x20000060
 800726c:	08009cf0 	.word	0x08009cf0
 8007270:	4915      	ldr	r1, [pc, #84]	@ (80072c8 <task_system_init+0x314>)
 8007272:	9104      	str	r1, [sp, #16]
 8007274:	4915      	ldr	r1, [pc, #84]	@ (80072cc <task_system_init+0x318>)
 8007276:	9103      	str	r1, [sp, #12]
 8007278:	9202      	str	r2, [sp, #8]
 800727a:	4a15      	ldr	r2, [pc, #84]	@ (80072d0 <task_system_init+0x31c>)
 800727c:	9201      	str	r2, [sp, #4]
 800727e:	9300      	str	r3, [sp, #0]
 8007280:	4b14      	ldr	r3, [pc, #80]	@ (80072d4 <task_system_init+0x320>)
 8007282:	4a15      	ldr	r2, [pc, #84]	@ (80072d8 <task_system_init+0x324>)
 8007284:	213f      	movs	r1, #63	@ 0x3f
 8007286:	f000 fd0d 	bl	8007ca4 <sniprintf>
 800728a:	4603      	mov	r3, r0
 800728c:	4a13      	ldr	r2, [pc, #76]	@ (80072dc <task_system_init+0x328>)
 800728e:	6013      	str	r3, [r2, #0]
 8007290:	4b13      	ldr	r3, [pc, #76]	@ (80072e0 <task_system_init+0x32c>)
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	4618      	mov	r0, r3
 8007296:	f7fe f965 	bl	8005564 <logger_log_print_>
 800729a:	b662      	cpsie	i
 800729c:	b672      	cpsid	i
 800729e:	4b10      	ldr	r3, [pc, #64]	@ (80072e0 <task_system_init+0x32c>)
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a10      	ldr	r2, [pc, #64]	@ (80072e4 <task_system_init+0x330>)
 80072a4:	213f      	movs	r1, #63	@ 0x3f
 80072a6:	4618      	mov	r0, r3
 80072a8:	f000 fcfc 	bl	8007ca4 <sniprintf>
 80072ac:	4603      	mov	r3, r0
 80072ae:	4a0b      	ldr	r2, [pc, #44]	@ (80072dc <task_system_init+0x328>)
 80072b0:	6013      	str	r3, [r2, #0]
 80072b2:	4b0b      	ldr	r3, [pc, #44]	@ (80072e0 <task_system_init+0x32c>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4618      	mov	r0, r3
 80072b8:	f7fe f954 	bl	8005564 <logger_log_print_>
 80072bc:	b662      	cpsie	i
				 GET_NAME(state), (uint32_t)state,
				 GET_NAME(event), (uint32_t)event,
				 GET_NAME(b_event), (b_event ? "true" : "false"));
}
 80072be:	bf00      	nop
 80072c0:	3710      	adds	r7, #16
 80072c2:	46bd      	mov	sp, r7
 80072c4:	bd80      	pop	{r7, pc}
 80072c6:	bf00      	nop
 80072c8:	08009cf8 	.word	0x08009cf8
 80072cc:	08009d2c 	.word	0x08009d2c
 80072d0:	08009d34 	.word	0x08009d34
 80072d4:	08009d00 	.word	0x08009d00
 80072d8:	08009d08 	.word	0x08009d08
 80072dc:	20000300 	.word	0x20000300
 80072e0:	08009da4 	.word	0x08009da4
 80072e4:	08009c84 	.word	0x08009c84

080072e8 <task_system_update>:

void task_system_update(void *parameters)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b084      	sub	sp, #16
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
	bool b_time_update_required = false;
 80072f0:	2300      	movs	r3, #0
 80072f2:	73fb      	strb	r3, [r7, #15]

	/* Protect shared resource */
	__asm("CPSID i");	/* disable interrupts */
 80072f4:	b672      	cpsid	i
    if (G_TASK_SYS_TICK_CNT_INI < g_task_system_tick_cnt)
 80072f6:	4b16      	ldr	r3, [pc, #88]	@ (8007350 <task_system_update+0x68>)
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d006      	beq.n	800730c <task_system_update+0x24>
    {
		/* Update Tick Counter */
    	g_task_system_tick_cnt--;
 80072fe:	4b14      	ldr	r3, [pc, #80]	@ (8007350 <task_system_update+0x68>)
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	3b01      	subs	r3, #1
 8007304:	4a12      	ldr	r2, [pc, #72]	@ (8007350 <task_system_update+0x68>)
 8007306:	6013      	str	r3, [r2, #0]
    	b_time_update_required = true;
 8007308:	2301      	movs	r3, #1
 800730a:	73fb      	strb	r3, [r7, #15]
    }
    __asm("CPSIE i");	/* enable interrupts */
 800730c:	b662      	cpsie	i

    while (b_time_update_required)
 800730e:	e016      	b.n	800733e <task_system_update+0x56>
    {
		/* Update Task Counter */
		g_task_system_cnt++;
 8007310:	4b10      	ldr	r3, [pc, #64]	@ (8007354 <task_system_update+0x6c>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	3301      	adds	r3, #1
 8007316:	4a0f      	ldr	r2, [pc, #60]	@ (8007354 <task_system_update+0x6c>)
 8007318:	6013      	str	r3, [r2, #0]

		/* Run Task Statechart */
    	task_system_statechart();
 800731a:	f000 f81d 	bl	8007358 <task_system_statechart>

    	/* Protect shared resource */
		__asm("CPSID i");	/* disable interrupts */
 800731e:	b672      	cpsid	i
		if (G_TASK_SYS_TICK_CNT_INI < g_task_system_tick_cnt)
 8007320:	4b0b      	ldr	r3, [pc, #44]	@ (8007350 <task_system_update+0x68>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d007      	beq.n	8007338 <task_system_update+0x50>
		{
			/* Update Tick Counter */
			g_task_system_tick_cnt--;
 8007328:	4b09      	ldr	r3, [pc, #36]	@ (8007350 <task_system_update+0x68>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	3b01      	subs	r3, #1
 800732e:	4a08      	ldr	r2, [pc, #32]	@ (8007350 <task_system_update+0x68>)
 8007330:	6013      	str	r3, [r2, #0]
			b_time_update_required = true;
 8007332:	2301      	movs	r3, #1
 8007334:	73fb      	strb	r3, [r7, #15]
 8007336:	e001      	b.n	800733c <task_system_update+0x54>
		}
		else
		{
			b_time_update_required = false;
 8007338:	2300      	movs	r3, #0
 800733a:	73fb      	strb	r3, [r7, #15]
		}
		__asm("CPSIE i");	/* enable interrupts */
 800733c:	b662      	cpsie	i
    while (b_time_update_required)
 800733e:	7bfb      	ldrb	r3, [r7, #15]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d1e5      	bne.n	8007310 <task_system_update+0x28>
    }
}
 8007344:	bf00      	nop
 8007346:	bf00      	nop
 8007348:	3710      	adds	r7, #16
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
 800734e:	bf00      	nop
 8007350:	20000450 	.word	0x20000450
 8007354:	2000044c 	.word	0x2000044c

08007358 <task_system_statechart>:

void task_system_statechart(void)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b082      	sub	sp, #8
 800735c:	af00      	add	r7, sp, #0
	task_system_dta_t *p_task_system_dta;

	/* Update Task System Data Pointer */
	p_task_system_dta = &task_system_dta;
 800735e:	4b0c      	ldr	r3, [pc, #48]	@ (8007390 <task_system_statechart+0x38>)
 8007360:	607b      	str	r3, [r7, #4]

	if (true == any_event_task_system())
 8007362:	f000 f861 	bl	8007428 <any_event_task_system>
 8007366:	4603      	mov	r3, r0
 8007368:	2b00      	cmp	r3, #0
 800736a:	d008      	beq.n	800737e <task_system_statechart+0x26>
	{
		p_task_system_dta->flag = true;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2201      	movs	r2, #1
 8007370:	735a      	strb	r2, [r3, #13]
		p_task_system_dta->event = get_event_task_system();
 8007372:	f000 f833 	bl	80073dc <get_event_task_system>
 8007376:	4603      	mov	r3, r0
 8007378:	461a      	mov	r2, r3
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	715a      	strb	r2, [r3, #5]
	}

	switch (p_task_system_dta->state)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	791b      	ldrb	r3, [r3, #4]
 8007382:	2b00      	cmp	r3, #0

			break;
		case ST_SYS_TRANSMITTING:

		default:
			break;
 8007384:	bf00      	nop
	}
}
 8007386:	bf00      	nop
 8007388:	3708      	adds	r7, #8
 800738a:	46bd      	mov	sp, r7
 800738c:	bd80      	pop	{r7, pc}
 800738e:	bf00      	nop
 8007390:	20000060 	.word	0x20000060

08007394 <init_queue_event_task_system>:

/********************** external data declaration ****************************/

/********************** external functions definition ************************/
void init_queue_event_task_system(void)
{
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
	uint32_t i;

	queue_task_system.head = 0;
 800739a:	4b0f      	ldr	r3, [pc, #60]	@ (80073d8 <init_queue_event_task_system+0x44>)
 800739c:	2200      	movs	r2, #0
 800739e:	601a      	str	r2, [r3, #0]
	queue_task_system.tail = 0;
 80073a0:	4b0d      	ldr	r3, [pc, #52]	@ (80073d8 <init_queue_event_task_system+0x44>)
 80073a2:	2200      	movs	r2, #0
 80073a4:	605a      	str	r2, [r3, #4]
	queue_task_system.count = 0;
 80073a6:	4b0c      	ldr	r3, [pc, #48]	@ (80073d8 <init_queue_event_task_system+0x44>)
 80073a8:	2200      	movs	r2, #0
 80073aa:	609a      	str	r2, [r3, #8]

	for (i = 0; i < MAX_EVENTS; i++)
 80073ac:	2300      	movs	r3, #0
 80073ae:	607b      	str	r3, [r7, #4]
 80073b0:	e008      	b.n	80073c4 <init_queue_event_task_system+0x30>
		queue_task_system.queue[i] = EVENT_UNDEFINED;
 80073b2:	4a09      	ldr	r2, [pc, #36]	@ (80073d8 <init_queue_event_task_system+0x44>)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4413      	add	r3, r2
 80073b8:	330c      	adds	r3, #12
 80073ba:	22ff      	movs	r2, #255	@ 0xff
 80073bc:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < MAX_EVENTS; i++)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	3301      	adds	r3, #1
 80073c2:	607b      	str	r3, [r7, #4]
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2b0f      	cmp	r3, #15
 80073c8:	d9f3      	bls.n	80073b2 <init_queue_event_task_system+0x1e>
}
 80073ca:	bf00      	nop
 80073cc:	bf00      	nop
 80073ce:	370c      	adds	r7, #12
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bc80      	pop	{r7}
 80073d4:	4770      	bx	lr
 80073d6:	bf00      	nop
 80073d8:	20000454 	.word	0x20000454

080073dc <get_event_task_system>:
	if (MAX_MESSAGES == queue_rx_system.head)
		queue_rx_system.head = 0;
}

task_system_ev_t get_event_task_system(void)
{
 80073dc:	b480      	push	{r7}
 80073de:	b083      	sub	sp, #12
 80073e0:	af00      	add	r7, sp, #0
	task_system_ev_t event;

	queue_task_system.count--;
 80073e2:	4b10      	ldr	r3, [pc, #64]	@ (8007424 <get_event_task_system+0x48>)
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	3b01      	subs	r3, #1
 80073e8:	4a0e      	ldr	r2, [pc, #56]	@ (8007424 <get_event_task_system+0x48>)
 80073ea:	6093      	str	r3, [r2, #8]
	event = queue_task_system.queue[queue_task_system.tail];
 80073ec:	4b0d      	ldr	r3, [pc, #52]	@ (8007424 <get_event_task_system+0x48>)
 80073ee:	685b      	ldr	r3, [r3, #4]
 80073f0:	4a0c      	ldr	r2, [pc, #48]	@ (8007424 <get_event_task_system+0x48>)
 80073f2:	4413      	add	r3, r2
 80073f4:	7b1b      	ldrb	r3, [r3, #12]
 80073f6:	71fb      	strb	r3, [r7, #7]
	queue_task_system.queue[queue_task_system.tail++] = EVENT_UNDEFINED;
 80073f8:	4b0a      	ldr	r3, [pc, #40]	@ (8007424 <get_event_task_system+0x48>)
 80073fa:	685b      	ldr	r3, [r3, #4]
 80073fc:	1c5a      	adds	r2, r3, #1
 80073fe:	4909      	ldr	r1, [pc, #36]	@ (8007424 <get_event_task_system+0x48>)
 8007400:	604a      	str	r2, [r1, #4]
 8007402:	4a08      	ldr	r2, [pc, #32]	@ (8007424 <get_event_task_system+0x48>)
 8007404:	4413      	add	r3, r2
 8007406:	22ff      	movs	r2, #255	@ 0xff
 8007408:	731a      	strb	r2, [r3, #12]

	if (MAX_EVENTS == queue_task_system.tail)
 800740a:	4b06      	ldr	r3, [pc, #24]	@ (8007424 <get_event_task_system+0x48>)
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	2b10      	cmp	r3, #16
 8007410:	d102      	bne.n	8007418 <get_event_task_system+0x3c>
		queue_task_system.tail = 0;
 8007412:	4b04      	ldr	r3, [pc, #16]	@ (8007424 <get_event_task_system+0x48>)
 8007414:	2200      	movs	r2, #0
 8007416:	605a      	str	r2, [r3, #4]

	return event;
 8007418:	79fb      	ldrb	r3, [r7, #7]
}
 800741a:	4618      	mov	r0, r3
 800741c:	370c      	adds	r7, #12
 800741e:	46bd      	mov	sp, r7
 8007420:	bc80      	pop	{r7}
 8007422:	4770      	bx	lr
 8007424:	20000454 	.word	0x20000454

08007428 <any_event_task_system>:

	return message;
}

bool any_event_task_system(void)
{
 8007428:	b480      	push	{r7}
 800742a:	af00      	add	r7, sp, #0
  return (queue_task_system.head != queue_task_system.tail);
 800742c:	4b06      	ldr	r3, [pc, #24]	@ (8007448 <any_event_task_system+0x20>)
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	4b05      	ldr	r3, [pc, #20]	@ (8007448 <any_event_task_system+0x20>)
 8007432:	685b      	ldr	r3, [r3, #4]
 8007434:	429a      	cmp	r2, r3
 8007436:	bf14      	ite	ne
 8007438:	2301      	movne	r3, #1
 800743a:	2300      	moveq	r3, #0
 800743c:	b2db      	uxtb	r3, r3
}
 800743e:	4618      	mov	r0, r3
 8007440:	46bd      	mov	sp, r7
 8007442:	bc80      	pop	{r7}
 8007444:	4770      	bx	lr
 8007446:	bf00      	nop
 8007448:	20000454 	.word	0x20000454

0800744c <findslot>:
 800744c:	4b0a      	ldr	r3, [pc, #40]	@ (8007478 <findslot+0x2c>)
 800744e:	b510      	push	{r4, lr}
 8007450:	4604      	mov	r4, r0
 8007452:	6818      	ldr	r0, [r3, #0]
 8007454:	b118      	cbz	r0, 800745e <findslot+0x12>
 8007456:	6a03      	ldr	r3, [r0, #32]
 8007458:	b90b      	cbnz	r3, 800745e <findslot+0x12>
 800745a:	f000 fbdb 	bl	8007c14 <__sinit>
 800745e:	2c13      	cmp	r4, #19
 8007460:	d807      	bhi.n	8007472 <findslot+0x26>
 8007462:	4806      	ldr	r0, [pc, #24]	@ (800747c <findslot+0x30>)
 8007464:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8007468:	3201      	adds	r2, #1
 800746a:	d002      	beq.n	8007472 <findslot+0x26>
 800746c:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8007470:	bd10      	pop	{r4, pc}
 8007472:	2000      	movs	r0, #0
 8007474:	e7fc      	b.n	8007470 <findslot+0x24>
 8007476:	bf00      	nop
 8007478:	2000008c 	.word	0x2000008c
 800747c:	2000047c 	.word	0x2000047c

08007480 <error>:
 8007480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007482:	4604      	mov	r4, r0
 8007484:	f000 fcd6 	bl	8007e34 <__errno>
 8007488:	2613      	movs	r6, #19
 800748a:	4605      	mov	r5, r0
 800748c:	2700      	movs	r7, #0
 800748e:	4630      	mov	r0, r6
 8007490:	4639      	mov	r1, r7
 8007492:	beab      	bkpt	0x00ab
 8007494:	4606      	mov	r6, r0
 8007496:	4620      	mov	r0, r4
 8007498:	602e      	str	r6, [r5, #0]
 800749a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800749c <checkerror>:
 800749c:	1c43      	adds	r3, r0, #1
 800749e:	d101      	bne.n	80074a4 <checkerror+0x8>
 80074a0:	f7ff bfee 	b.w	8007480 <error>
 80074a4:	4770      	bx	lr

080074a6 <_swiread>:
 80074a6:	b530      	push	{r4, r5, lr}
 80074a8:	b085      	sub	sp, #20
 80074aa:	2406      	movs	r4, #6
 80074ac:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80074b0:	9203      	str	r2, [sp, #12]
 80074b2:	ad01      	add	r5, sp, #4
 80074b4:	4620      	mov	r0, r4
 80074b6:	4629      	mov	r1, r5
 80074b8:	beab      	bkpt	0x00ab
 80074ba:	4604      	mov	r4, r0
 80074bc:	4620      	mov	r0, r4
 80074be:	f7ff ffed 	bl	800749c <checkerror>
 80074c2:	b005      	add	sp, #20
 80074c4:	bd30      	pop	{r4, r5, pc}

080074c6 <_read>:
 80074c6:	b570      	push	{r4, r5, r6, lr}
 80074c8:	460e      	mov	r6, r1
 80074ca:	4614      	mov	r4, r2
 80074cc:	f7ff ffbe 	bl	800744c <findslot>
 80074d0:	4605      	mov	r5, r0
 80074d2:	b930      	cbnz	r0, 80074e2 <_read+0x1c>
 80074d4:	f000 fcae 	bl	8007e34 <__errno>
 80074d8:	2309      	movs	r3, #9
 80074da:	6003      	str	r3, [r0, #0]
 80074dc:	f04f 30ff 	mov.w	r0, #4294967295
 80074e0:	bd70      	pop	{r4, r5, r6, pc}
 80074e2:	4622      	mov	r2, r4
 80074e4:	4631      	mov	r1, r6
 80074e6:	6800      	ldr	r0, [r0, #0]
 80074e8:	f7ff ffdd 	bl	80074a6 <_swiread>
 80074ec:	1c43      	adds	r3, r0, #1
 80074ee:	d0f5      	beq.n	80074dc <_read+0x16>
 80074f0:	686b      	ldr	r3, [r5, #4]
 80074f2:	1a20      	subs	r0, r4, r0
 80074f4:	4403      	add	r3, r0
 80074f6:	606b      	str	r3, [r5, #4]
 80074f8:	e7f2      	b.n	80074e0 <_read+0x1a>

080074fa <_swilseek>:
 80074fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80074fc:	460c      	mov	r4, r1
 80074fe:	4616      	mov	r6, r2
 8007500:	f7ff ffa4 	bl	800744c <findslot>
 8007504:	4605      	mov	r5, r0
 8007506:	b940      	cbnz	r0, 800751a <_swilseek+0x20>
 8007508:	f000 fc94 	bl	8007e34 <__errno>
 800750c:	2309      	movs	r3, #9
 800750e:	6003      	str	r3, [r0, #0]
 8007510:	f04f 34ff 	mov.w	r4, #4294967295
 8007514:	4620      	mov	r0, r4
 8007516:	b003      	add	sp, #12
 8007518:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800751a:	2e02      	cmp	r6, #2
 800751c:	d903      	bls.n	8007526 <_swilseek+0x2c>
 800751e:	f000 fc89 	bl	8007e34 <__errno>
 8007522:	2316      	movs	r3, #22
 8007524:	e7f3      	b.n	800750e <_swilseek+0x14>
 8007526:	2e01      	cmp	r6, #1
 8007528:	d112      	bne.n	8007550 <_swilseek+0x56>
 800752a:	6843      	ldr	r3, [r0, #4]
 800752c:	18e4      	adds	r4, r4, r3
 800752e:	d4f6      	bmi.n	800751e <_swilseek+0x24>
 8007530:	682b      	ldr	r3, [r5, #0]
 8007532:	260a      	movs	r6, #10
 8007534:	466f      	mov	r7, sp
 8007536:	e9cd 3400 	strd	r3, r4, [sp]
 800753a:	4630      	mov	r0, r6
 800753c:	4639      	mov	r1, r7
 800753e:	beab      	bkpt	0x00ab
 8007540:	4606      	mov	r6, r0
 8007542:	4630      	mov	r0, r6
 8007544:	f7ff ffaa 	bl	800749c <checkerror>
 8007548:	2800      	cmp	r0, #0
 800754a:	dbe1      	blt.n	8007510 <_swilseek+0x16>
 800754c:	606c      	str	r4, [r5, #4]
 800754e:	e7e1      	b.n	8007514 <_swilseek+0x1a>
 8007550:	2e02      	cmp	r6, #2
 8007552:	6803      	ldr	r3, [r0, #0]
 8007554:	d1ec      	bne.n	8007530 <_swilseek+0x36>
 8007556:	260c      	movs	r6, #12
 8007558:	466f      	mov	r7, sp
 800755a:	9300      	str	r3, [sp, #0]
 800755c:	4630      	mov	r0, r6
 800755e:	4639      	mov	r1, r7
 8007560:	beab      	bkpt	0x00ab
 8007562:	4606      	mov	r6, r0
 8007564:	4630      	mov	r0, r6
 8007566:	f7ff ff99 	bl	800749c <checkerror>
 800756a:	1c43      	adds	r3, r0, #1
 800756c:	d0d0      	beq.n	8007510 <_swilseek+0x16>
 800756e:	4404      	add	r4, r0
 8007570:	e7de      	b.n	8007530 <_swilseek+0x36>

08007572 <_lseek>:
 8007572:	f7ff bfc2 	b.w	80074fa <_swilseek>

08007576 <_swiwrite>:
 8007576:	b530      	push	{r4, r5, lr}
 8007578:	b085      	sub	sp, #20
 800757a:	2405      	movs	r4, #5
 800757c:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8007580:	9203      	str	r2, [sp, #12]
 8007582:	ad01      	add	r5, sp, #4
 8007584:	4620      	mov	r0, r4
 8007586:	4629      	mov	r1, r5
 8007588:	beab      	bkpt	0x00ab
 800758a:	4604      	mov	r4, r0
 800758c:	4620      	mov	r0, r4
 800758e:	f7ff ff85 	bl	800749c <checkerror>
 8007592:	b005      	add	sp, #20
 8007594:	bd30      	pop	{r4, r5, pc}

08007596 <_write>:
 8007596:	b570      	push	{r4, r5, r6, lr}
 8007598:	460e      	mov	r6, r1
 800759a:	4615      	mov	r5, r2
 800759c:	f7ff ff56 	bl	800744c <findslot>
 80075a0:	4604      	mov	r4, r0
 80075a2:	b930      	cbnz	r0, 80075b2 <_write+0x1c>
 80075a4:	f000 fc46 	bl	8007e34 <__errno>
 80075a8:	2309      	movs	r3, #9
 80075aa:	6003      	str	r3, [r0, #0]
 80075ac:	f04f 30ff 	mov.w	r0, #4294967295
 80075b0:	bd70      	pop	{r4, r5, r6, pc}
 80075b2:	462a      	mov	r2, r5
 80075b4:	4631      	mov	r1, r6
 80075b6:	6800      	ldr	r0, [r0, #0]
 80075b8:	f7ff ffdd 	bl	8007576 <_swiwrite>
 80075bc:	1e03      	subs	r3, r0, #0
 80075be:	dbf5      	blt.n	80075ac <_write+0x16>
 80075c0:	6862      	ldr	r2, [r4, #4]
 80075c2:	1ae8      	subs	r0, r5, r3
 80075c4:	4402      	add	r2, r0
 80075c6:	42ab      	cmp	r3, r5
 80075c8:	6062      	str	r2, [r4, #4]
 80075ca:	d1f1      	bne.n	80075b0 <_write+0x1a>
 80075cc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80075d0:	2000      	movs	r0, #0
 80075d2:	f7ff bf55 	b.w	8007480 <error>

080075d6 <_swiclose>:
 80075d6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80075d8:	2402      	movs	r4, #2
 80075da:	9001      	str	r0, [sp, #4]
 80075dc:	ad01      	add	r5, sp, #4
 80075de:	4620      	mov	r0, r4
 80075e0:	4629      	mov	r1, r5
 80075e2:	beab      	bkpt	0x00ab
 80075e4:	4604      	mov	r4, r0
 80075e6:	4620      	mov	r0, r4
 80075e8:	f7ff ff58 	bl	800749c <checkerror>
 80075ec:	b003      	add	sp, #12
 80075ee:	bd30      	pop	{r4, r5, pc}

080075f0 <_close>:
 80075f0:	b538      	push	{r3, r4, r5, lr}
 80075f2:	4605      	mov	r5, r0
 80075f4:	f7ff ff2a 	bl	800744c <findslot>
 80075f8:	4604      	mov	r4, r0
 80075fa:	b930      	cbnz	r0, 800760a <_close+0x1a>
 80075fc:	f000 fc1a 	bl	8007e34 <__errno>
 8007600:	2309      	movs	r3, #9
 8007602:	6003      	str	r3, [r0, #0]
 8007604:	f04f 30ff 	mov.w	r0, #4294967295
 8007608:	bd38      	pop	{r3, r4, r5, pc}
 800760a:	3d01      	subs	r5, #1
 800760c:	2d01      	cmp	r5, #1
 800760e:	d809      	bhi.n	8007624 <_close+0x34>
 8007610:	4b09      	ldr	r3, [pc, #36]	@ (8007638 <_close+0x48>)
 8007612:	689a      	ldr	r2, [r3, #8]
 8007614:	691b      	ldr	r3, [r3, #16]
 8007616:	429a      	cmp	r2, r3
 8007618:	d104      	bne.n	8007624 <_close+0x34>
 800761a:	f04f 33ff 	mov.w	r3, #4294967295
 800761e:	6003      	str	r3, [r0, #0]
 8007620:	2000      	movs	r0, #0
 8007622:	e7f1      	b.n	8007608 <_close+0x18>
 8007624:	6820      	ldr	r0, [r4, #0]
 8007626:	f7ff ffd6 	bl	80075d6 <_swiclose>
 800762a:	2800      	cmp	r0, #0
 800762c:	d1ec      	bne.n	8007608 <_close+0x18>
 800762e:	f04f 33ff 	mov.w	r3, #4294967295
 8007632:	6023      	str	r3, [r4, #0]
 8007634:	e7e8      	b.n	8007608 <_close+0x18>
 8007636:	bf00      	nop
 8007638:	2000047c 	.word	0x2000047c

0800763c <_swistat>:
 800763c:	b570      	push	{r4, r5, r6, lr}
 800763e:	460c      	mov	r4, r1
 8007640:	f7ff ff04 	bl	800744c <findslot>
 8007644:	4605      	mov	r5, r0
 8007646:	b930      	cbnz	r0, 8007656 <_swistat+0x1a>
 8007648:	f000 fbf4 	bl	8007e34 <__errno>
 800764c:	2309      	movs	r3, #9
 800764e:	6003      	str	r3, [r0, #0]
 8007650:	f04f 30ff 	mov.w	r0, #4294967295
 8007654:	bd70      	pop	{r4, r5, r6, pc}
 8007656:	6863      	ldr	r3, [r4, #4]
 8007658:	260c      	movs	r6, #12
 800765a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800765e:	6063      	str	r3, [r4, #4]
 8007660:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007664:	64a3      	str	r3, [r4, #72]	@ 0x48
 8007666:	4630      	mov	r0, r6
 8007668:	4629      	mov	r1, r5
 800766a:	beab      	bkpt	0x00ab
 800766c:	4605      	mov	r5, r0
 800766e:	4628      	mov	r0, r5
 8007670:	f7ff ff14 	bl	800749c <checkerror>
 8007674:	1c43      	adds	r3, r0, #1
 8007676:	d0eb      	beq.n	8007650 <_swistat+0x14>
 8007678:	6120      	str	r0, [r4, #16]
 800767a:	2000      	movs	r0, #0
 800767c:	e7ea      	b.n	8007654 <_swistat+0x18>

0800767e <_fstat>:
 800767e:	460b      	mov	r3, r1
 8007680:	b510      	push	{r4, lr}
 8007682:	2100      	movs	r1, #0
 8007684:	4604      	mov	r4, r0
 8007686:	2258      	movs	r2, #88	@ 0x58
 8007688:	4618      	mov	r0, r3
 800768a:	f000 fb84 	bl	8007d96 <memset>
 800768e:	4601      	mov	r1, r0
 8007690:	4620      	mov	r0, r4
 8007692:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007696:	f7ff bfd1 	b.w	800763c <_swistat>

0800769a <_stat>:
 800769a:	b538      	push	{r3, r4, r5, lr}
 800769c:	460d      	mov	r5, r1
 800769e:	4604      	mov	r4, r0
 80076a0:	2258      	movs	r2, #88	@ 0x58
 80076a2:	2100      	movs	r1, #0
 80076a4:	4628      	mov	r0, r5
 80076a6:	f000 fb76 	bl	8007d96 <memset>
 80076aa:	4620      	mov	r0, r4
 80076ac:	2100      	movs	r1, #0
 80076ae:	f000 f811 	bl	80076d4 <_swiopen>
 80076b2:	1c43      	adds	r3, r0, #1
 80076b4:	4604      	mov	r4, r0
 80076b6:	d00b      	beq.n	80076d0 <_stat+0x36>
 80076b8:	686b      	ldr	r3, [r5, #4]
 80076ba:	4629      	mov	r1, r5
 80076bc:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80076c0:	606b      	str	r3, [r5, #4]
 80076c2:	f7ff ffbb 	bl	800763c <_swistat>
 80076c6:	4605      	mov	r5, r0
 80076c8:	4620      	mov	r0, r4
 80076ca:	f7ff ff91 	bl	80075f0 <_close>
 80076ce:	462c      	mov	r4, r5
 80076d0:	4620      	mov	r0, r4
 80076d2:	bd38      	pop	{r3, r4, r5, pc}

080076d4 <_swiopen>:
 80076d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80076d8:	4607      	mov	r7, r0
 80076da:	460e      	mov	r6, r1
 80076dc:	2400      	movs	r4, #0
 80076de:	f8df 90a4 	ldr.w	r9, [pc, #164]	@ 8007784 <_swiopen+0xb0>
 80076e2:	b096      	sub	sp, #88	@ 0x58
 80076e4:	f859 3034 	ldr.w	r3, [r9, r4, lsl #3]
 80076e8:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 80076ec:	3301      	adds	r3, #1
 80076ee:	d032      	beq.n	8007756 <_swiopen+0x82>
 80076f0:	3401      	adds	r4, #1
 80076f2:	2c14      	cmp	r4, #20
 80076f4:	d1f6      	bne.n	80076e4 <_swiopen+0x10>
 80076f6:	f000 fb9d 	bl	8007e34 <__errno>
 80076fa:	2318      	movs	r3, #24
 80076fc:	e03a      	b.n	8007774 <_swiopen+0xa0>
 80076fe:	f240 6301 	movw	r3, #1537	@ 0x601
 8007702:	f3c6 4500 	ubfx	r5, r6, #16, #1
 8007706:	07b2      	lsls	r2, r6, #30
 8007708:	bf48      	it	mi
 800770a:	f045 0502 	orrmi.w	r5, r5, #2
 800770e:	421e      	tst	r6, r3
 8007710:	bf18      	it	ne
 8007712:	f045 0504 	orrne.w	r5, r5, #4
 8007716:	0733      	lsls	r3, r6, #28
 8007718:	bf48      	it	mi
 800771a:	f025 0504 	bicmi.w	r5, r5, #4
 800771e:	4638      	mov	r0, r7
 8007720:	bf48      	it	mi
 8007722:	f045 0508 	orrmi.w	r5, r5, #8
 8007726:	9700      	str	r7, [sp, #0]
 8007728:	f7f8 fd12 	bl	8000150 <strlen>
 800772c:	e9cd 5001 	strd	r5, r0, [sp, #4]
 8007730:	2501      	movs	r5, #1
 8007732:	4628      	mov	r0, r5
 8007734:	4651      	mov	r1, sl
 8007736:	beab      	bkpt	0x00ab
 8007738:	4605      	mov	r5, r0
 800773a:	2d00      	cmp	r5, #0
 800773c:	db06      	blt.n	800774c <_swiopen+0x78>
 800773e:	2300      	movs	r3, #0
 8007740:	44c8      	add	r8, r9
 8007742:	f849 5034 	str.w	r5, [r9, r4, lsl #3]
 8007746:	f8c8 3004 	str.w	r3, [r8, #4]
 800774a:	e016      	b.n	800777a <_swiopen+0xa6>
 800774c:	4628      	mov	r0, r5
 800774e:	f7ff fe97 	bl	8007480 <error>
 8007752:	4604      	mov	r4, r0
 8007754:	e011      	b.n	800777a <_swiopen+0xa6>
 8007756:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 800775a:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 800775e:	46ea      	mov	sl, sp
 8007760:	d1cd      	bne.n	80076fe <_swiopen+0x2a>
 8007762:	4651      	mov	r1, sl
 8007764:	4638      	mov	r0, r7
 8007766:	f7ff ff98 	bl	800769a <_stat>
 800776a:	3001      	adds	r0, #1
 800776c:	d0c7      	beq.n	80076fe <_swiopen+0x2a>
 800776e:	f000 fb61 	bl	8007e34 <__errno>
 8007772:	2311      	movs	r3, #17
 8007774:	f04f 34ff 	mov.w	r4, #4294967295
 8007778:	6003      	str	r3, [r0, #0]
 800777a:	4620      	mov	r0, r4
 800777c:	b016      	add	sp, #88	@ 0x58
 800777e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007782:	bf00      	nop
 8007784:	2000047c 	.word	0x2000047c

08007788 <_get_semihosting_exts>:
 8007788:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800778c:	4606      	mov	r6, r0
 800778e:	460f      	mov	r7, r1
 8007790:	4829      	ldr	r0, [pc, #164]	@ (8007838 <_get_semihosting_exts+0xb0>)
 8007792:	2100      	movs	r1, #0
 8007794:	4615      	mov	r5, r2
 8007796:	f7ff ff9d 	bl	80076d4 <_swiopen>
 800779a:	4604      	mov	r4, r0
 800779c:	462a      	mov	r2, r5
 800779e:	2100      	movs	r1, #0
 80077a0:	4630      	mov	r0, r6
 80077a2:	f000 faf8 	bl	8007d96 <memset>
 80077a6:	1c63      	adds	r3, r4, #1
 80077a8:	d014      	beq.n	80077d4 <_get_semihosting_exts+0x4c>
 80077aa:	4620      	mov	r0, r4
 80077ac:	f7ff fe4e 	bl	800744c <findslot>
 80077b0:	f04f 080c 	mov.w	r8, #12
 80077b4:	4681      	mov	r9, r0
 80077b6:	4640      	mov	r0, r8
 80077b8:	4649      	mov	r1, r9
 80077ba:	beab      	bkpt	0x00ab
 80077bc:	4680      	mov	r8, r0
 80077be:	4640      	mov	r0, r8
 80077c0:	f7ff fe6c 	bl	800749c <checkerror>
 80077c4:	2803      	cmp	r0, #3
 80077c6:	dd02      	ble.n	80077ce <_get_semihosting_exts+0x46>
 80077c8:	1ec3      	subs	r3, r0, #3
 80077ca:	42ab      	cmp	r3, r5
 80077cc:	dc07      	bgt.n	80077de <_get_semihosting_exts+0x56>
 80077ce:	4620      	mov	r0, r4
 80077d0:	f7ff ff0e 	bl	80075f0 <_close>
 80077d4:	f04f 30ff 	mov.w	r0, #4294967295
 80077d8:	b003      	add	sp, #12
 80077da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80077de:	2204      	movs	r2, #4
 80077e0:	4620      	mov	r0, r4
 80077e2:	eb0d 0102 	add.w	r1, sp, r2
 80077e6:	f7ff fe6e 	bl	80074c6 <_read>
 80077ea:	2803      	cmp	r0, #3
 80077ec:	ddef      	ble.n	80077ce <_get_semihosting_exts+0x46>
 80077ee:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80077f2:	2b53      	cmp	r3, #83	@ 0x53
 80077f4:	d1eb      	bne.n	80077ce <_get_semihosting_exts+0x46>
 80077f6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80077fa:	2b48      	cmp	r3, #72	@ 0x48
 80077fc:	d1e7      	bne.n	80077ce <_get_semihosting_exts+0x46>
 80077fe:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8007802:	2b46      	cmp	r3, #70	@ 0x46
 8007804:	d1e3      	bne.n	80077ce <_get_semihosting_exts+0x46>
 8007806:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800780a:	2b42      	cmp	r3, #66	@ 0x42
 800780c:	d1df      	bne.n	80077ce <_get_semihosting_exts+0x46>
 800780e:	2201      	movs	r2, #1
 8007810:	4639      	mov	r1, r7
 8007812:	4620      	mov	r0, r4
 8007814:	f7ff fe71 	bl	80074fa <_swilseek>
 8007818:	2800      	cmp	r0, #0
 800781a:	dbd8      	blt.n	80077ce <_get_semihosting_exts+0x46>
 800781c:	462a      	mov	r2, r5
 800781e:	4631      	mov	r1, r6
 8007820:	4620      	mov	r0, r4
 8007822:	f7ff fe50 	bl	80074c6 <_read>
 8007826:	4605      	mov	r5, r0
 8007828:	4620      	mov	r0, r4
 800782a:	f7ff fee1 	bl	80075f0 <_close>
 800782e:	4628      	mov	r0, r5
 8007830:	f7ff fe34 	bl	800749c <checkerror>
 8007834:	e7d0      	b.n	80077d8 <_get_semihosting_exts+0x50>
 8007836:	bf00      	nop
 8007838:	08009e90 	.word	0x08009e90

0800783c <initialise_semihosting_exts>:
 800783c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800783e:	2100      	movs	r1, #0
 8007840:	2201      	movs	r2, #1
 8007842:	4d09      	ldr	r5, [pc, #36]	@ (8007868 <initialise_semihosting_exts+0x2c>)
 8007844:	4c09      	ldr	r4, [pc, #36]	@ (800786c <initialise_semihosting_exts+0x30>)
 8007846:	a801      	add	r0, sp, #4
 8007848:	6029      	str	r1, [r5, #0]
 800784a:	6022      	str	r2, [r4, #0]
 800784c:	f7ff ff9c 	bl	8007788 <_get_semihosting_exts>
 8007850:	2800      	cmp	r0, #0
 8007852:	dd07      	ble.n	8007864 <initialise_semihosting_exts+0x28>
 8007854:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007858:	f003 0201 	and.w	r2, r3, #1
 800785c:	f003 0302 	and.w	r3, r3, #2
 8007860:	602a      	str	r2, [r5, #0]
 8007862:	6023      	str	r3, [r4, #0]
 8007864:	b003      	add	sp, #12
 8007866:	bd30      	pop	{r4, r5, pc}
 8007868:	2000007c 	.word	0x2000007c
 800786c:	20000078 	.word	0x20000078

08007870 <_has_ext_stdout_stderr>:
 8007870:	b510      	push	{r4, lr}
 8007872:	4c04      	ldr	r4, [pc, #16]	@ (8007884 <_has_ext_stdout_stderr+0x14>)
 8007874:	6823      	ldr	r3, [r4, #0]
 8007876:	2b00      	cmp	r3, #0
 8007878:	da01      	bge.n	800787e <_has_ext_stdout_stderr+0xe>
 800787a:	f7ff ffdf 	bl	800783c <initialise_semihosting_exts>
 800787e:	6820      	ldr	r0, [r4, #0]
 8007880:	bd10      	pop	{r4, pc}
 8007882:	bf00      	nop
 8007884:	20000078 	.word	0x20000078

08007888 <initialise_monitor_handles>:
 8007888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800788c:	2303      	movs	r3, #3
 800788e:	2400      	movs	r4, #0
 8007890:	f8df 90a0 	ldr.w	r9, [pc, #160]	@ 8007934 <initialise_monitor_handles+0xac>
 8007894:	b085      	sub	sp, #20
 8007896:	f8cd 9004 	str.w	r9, [sp, #4]
 800789a:	af01      	add	r7, sp, #4
 800789c:	9303      	str	r3, [sp, #12]
 800789e:	2501      	movs	r5, #1
 80078a0:	9402      	str	r4, [sp, #8]
 80078a2:	4628      	mov	r0, r5
 80078a4:	4639      	mov	r1, r7
 80078a6:	beab      	bkpt	0x00ab
 80078a8:	4605      	mov	r5, r0
 80078aa:	f04f 32ff 	mov.w	r2, #4294967295
 80078ae:	f8df 8088 	ldr.w	r8, [pc, #136]	@ 8007938 <initialise_monitor_handles+0xb0>
 80078b2:	4623      	mov	r3, r4
 80078b4:	4c21      	ldr	r4, [pc, #132]	@ (800793c <initialise_monitor_handles+0xb4>)
 80078b6:	f8c8 5000 	str.w	r5, [r8]
 80078ba:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 80078be:	3301      	adds	r3, #1
 80078c0:	2b14      	cmp	r3, #20
 80078c2:	d1fa      	bne.n	80078ba <initialise_monitor_handles+0x32>
 80078c4:	f7ff ffd4 	bl	8007870 <_has_ext_stdout_stderr>
 80078c8:	4d1d      	ldr	r5, [pc, #116]	@ (8007940 <initialise_monitor_handles+0xb8>)
 80078ca:	b1d0      	cbz	r0, 8007902 <initialise_monitor_handles+0x7a>
 80078cc:	f04f 0a03 	mov.w	sl, #3
 80078d0:	2304      	movs	r3, #4
 80078d2:	f8cd 9004 	str.w	r9, [sp, #4]
 80078d6:	2601      	movs	r6, #1
 80078d8:	f8cd a00c 	str.w	sl, [sp, #12]
 80078dc:	9302      	str	r3, [sp, #8]
 80078de:	4630      	mov	r0, r6
 80078e0:	4639      	mov	r1, r7
 80078e2:	beab      	bkpt	0x00ab
 80078e4:	4683      	mov	fp, r0
 80078e6:	4b17      	ldr	r3, [pc, #92]	@ (8007944 <initialise_monitor_handles+0xbc>)
 80078e8:	f8cd 9004 	str.w	r9, [sp, #4]
 80078ec:	f8c3 b000 	str.w	fp, [r3]
 80078f0:	2308      	movs	r3, #8
 80078f2:	f8cd a00c 	str.w	sl, [sp, #12]
 80078f6:	9302      	str	r3, [sp, #8]
 80078f8:	4630      	mov	r0, r6
 80078fa:	4639      	mov	r1, r7
 80078fc:	beab      	bkpt	0x00ab
 80078fe:	4606      	mov	r6, r0
 8007900:	602e      	str	r6, [r5, #0]
 8007902:	2600      	movs	r6, #0
 8007904:	682b      	ldr	r3, [r5, #0]
 8007906:	6066      	str	r6, [r4, #4]
 8007908:	3301      	adds	r3, #1
 800790a:	bf02      	ittt	eq
 800790c:	4b0d      	ldreq	r3, [pc, #52]	@ (8007944 <initialise_monitor_handles+0xbc>)
 800790e:	681b      	ldreq	r3, [r3, #0]
 8007910:	602b      	streq	r3, [r5, #0]
 8007912:	f8d8 3000 	ldr.w	r3, [r8]
 8007916:	6023      	str	r3, [r4, #0]
 8007918:	f7ff ffaa 	bl	8007870 <_has_ext_stdout_stderr>
 800791c:	b130      	cbz	r0, 800792c <initialise_monitor_handles+0xa4>
 800791e:	4b09      	ldr	r3, [pc, #36]	@ (8007944 <initialise_monitor_handles+0xbc>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8007926:	682b      	ldr	r3, [r5, #0]
 8007928:	e9c4 3604 	strd	r3, r6, [r4, #16]
 800792c:	b005      	add	sp, #20
 800792e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007932:	bf00      	nop
 8007934:	08009ea6 	.word	0x08009ea6
 8007938:	20000478 	.word	0x20000478
 800793c:	2000047c 	.word	0x2000047c
 8007940:	20000470 	.word	0x20000470
 8007944:	20000474 	.word	0x20000474

08007948 <_isatty>:
 8007948:	b570      	push	{r4, r5, r6, lr}
 800794a:	f7ff fd7f 	bl	800744c <findslot>
 800794e:	2409      	movs	r4, #9
 8007950:	4605      	mov	r5, r0
 8007952:	b920      	cbnz	r0, 800795e <_isatty+0x16>
 8007954:	f000 fa6e 	bl	8007e34 <__errno>
 8007958:	6004      	str	r4, [r0, #0]
 800795a:	2000      	movs	r0, #0
 800795c:	bd70      	pop	{r4, r5, r6, pc}
 800795e:	4620      	mov	r0, r4
 8007960:	4629      	mov	r1, r5
 8007962:	beab      	bkpt	0x00ab
 8007964:	4604      	mov	r4, r0
 8007966:	2c01      	cmp	r4, #1
 8007968:	4620      	mov	r0, r4
 800796a:	d0f7      	beq.n	800795c <_isatty+0x14>
 800796c:	f000 fa62 	bl	8007e34 <__errno>
 8007970:	2513      	movs	r5, #19
 8007972:	4604      	mov	r4, r0
 8007974:	2600      	movs	r6, #0
 8007976:	4628      	mov	r0, r5
 8007978:	4631      	mov	r1, r6
 800797a:	beab      	bkpt	0x00ab
 800797c:	4605      	mov	r5, r0
 800797e:	6025      	str	r5, [r4, #0]
 8007980:	e7eb      	b.n	800795a <_isatty+0x12>
	...

08007984 <__sflush_r>:
 8007984:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800798a:	0716      	lsls	r6, r2, #28
 800798c:	4605      	mov	r5, r0
 800798e:	460c      	mov	r4, r1
 8007990:	d454      	bmi.n	8007a3c <__sflush_r+0xb8>
 8007992:	684b      	ldr	r3, [r1, #4]
 8007994:	2b00      	cmp	r3, #0
 8007996:	dc02      	bgt.n	800799e <__sflush_r+0x1a>
 8007998:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800799a:	2b00      	cmp	r3, #0
 800799c:	dd48      	ble.n	8007a30 <__sflush_r+0xac>
 800799e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80079a0:	2e00      	cmp	r6, #0
 80079a2:	d045      	beq.n	8007a30 <__sflush_r+0xac>
 80079a4:	2300      	movs	r3, #0
 80079a6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80079aa:	682f      	ldr	r7, [r5, #0]
 80079ac:	6a21      	ldr	r1, [r4, #32]
 80079ae:	602b      	str	r3, [r5, #0]
 80079b0:	d030      	beq.n	8007a14 <__sflush_r+0x90>
 80079b2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80079b4:	89a3      	ldrh	r3, [r4, #12]
 80079b6:	0759      	lsls	r1, r3, #29
 80079b8:	d505      	bpl.n	80079c6 <__sflush_r+0x42>
 80079ba:	6863      	ldr	r3, [r4, #4]
 80079bc:	1ad2      	subs	r2, r2, r3
 80079be:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80079c0:	b10b      	cbz	r3, 80079c6 <__sflush_r+0x42>
 80079c2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80079c4:	1ad2      	subs	r2, r2, r3
 80079c6:	2300      	movs	r3, #0
 80079c8:	4628      	mov	r0, r5
 80079ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80079cc:	6a21      	ldr	r1, [r4, #32]
 80079ce:	47b0      	blx	r6
 80079d0:	1c43      	adds	r3, r0, #1
 80079d2:	89a3      	ldrh	r3, [r4, #12]
 80079d4:	d106      	bne.n	80079e4 <__sflush_r+0x60>
 80079d6:	6829      	ldr	r1, [r5, #0]
 80079d8:	291d      	cmp	r1, #29
 80079da:	d82b      	bhi.n	8007a34 <__sflush_r+0xb0>
 80079dc:	4a28      	ldr	r2, [pc, #160]	@ (8007a80 <__sflush_r+0xfc>)
 80079de:	40ca      	lsrs	r2, r1
 80079e0:	07d6      	lsls	r6, r2, #31
 80079e2:	d527      	bpl.n	8007a34 <__sflush_r+0xb0>
 80079e4:	2200      	movs	r2, #0
 80079e6:	6062      	str	r2, [r4, #4]
 80079e8:	6922      	ldr	r2, [r4, #16]
 80079ea:	04d9      	lsls	r1, r3, #19
 80079ec:	6022      	str	r2, [r4, #0]
 80079ee:	d504      	bpl.n	80079fa <__sflush_r+0x76>
 80079f0:	1c42      	adds	r2, r0, #1
 80079f2:	d101      	bne.n	80079f8 <__sflush_r+0x74>
 80079f4:	682b      	ldr	r3, [r5, #0]
 80079f6:	b903      	cbnz	r3, 80079fa <__sflush_r+0x76>
 80079f8:	6560      	str	r0, [r4, #84]	@ 0x54
 80079fa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80079fc:	602f      	str	r7, [r5, #0]
 80079fe:	b1b9      	cbz	r1, 8007a30 <__sflush_r+0xac>
 8007a00:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a04:	4299      	cmp	r1, r3
 8007a06:	d002      	beq.n	8007a0e <__sflush_r+0x8a>
 8007a08:	4628      	mov	r0, r5
 8007a0a:	f000 fa41 	bl	8007e90 <_free_r>
 8007a0e:	2300      	movs	r3, #0
 8007a10:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a12:	e00d      	b.n	8007a30 <__sflush_r+0xac>
 8007a14:	2301      	movs	r3, #1
 8007a16:	4628      	mov	r0, r5
 8007a18:	47b0      	blx	r6
 8007a1a:	4602      	mov	r2, r0
 8007a1c:	1c50      	adds	r0, r2, #1
 8007a1e:	d1c9      	bne.n	80079b4 <__sflush_r+0x30>
 8007a20:	682b      	ldr	r3, [r5, #0]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d0c6      	beq.n	80079b4 <__sflush_r+0x30>
 8007a26:	2b1d      	cmp	r3, #29
 8007a28:	d001      	beq.n	8007a2e <__sflush_r+0xaa>
 8007a2a:	2b16      	cmp	r3, #22
 8007a2c:	d11d      	bne.n	8007a6a <__sflush_r+0xe6>
 8007a2e:	602f      	str	r7, [r5, #0]
 8007a30:	2000      	movs	r0, #0
 8007a32:	e021      	b.n	8007a78 <__sflush_r+0xf4>
 8007a34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a38:	b21b      	sxth	r3, r3
 8007a3a:	e01a      	b.n	8007a72 <__sflush_r+0xee>
 8007a3c:	690f      	ldr	r7, [r1, #16]
 8007a3e:	2f00      	cmp	r7, #0
 8007a40:	d0f6      	beq.n	8007a30 <__sflush_r+0xac>
 8007a42:	0793      	lsls	r3, r2, #30
 8007a44:	bf18      	it	ne
 8007a46:	2300      	movne	r3, #0
 8007a48:	680e      	ldr	r6, [r1, #0]
 8007a4a:	bf08      	it	eq
 8007a4c:	694b      	ldreq	r3, [r1, #20]
 8007a4e:	1bf6      	subs	r6, r6, r7
 8007a50:	600f      	str	r7, [r1, #0]
 8007a52:	608b      	str	r3, [r1, #8]
 8007a54:	2e00      	cmp	r6, #0
 8007a56:	ddeb      	ble.n	8007a30 <__sflush_r+0xac>
 8007a58:	4633      	mov	r3, r6
 8007a5a:	463a      	mov	r2, r7
 8007a5c:	4628      	mov	r0, r5
 8007a5e:	6a21      	ldr	r1, [r4, #32]
 8007a60:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007a64:	47e0      	blx	ip
 8007a66:	2800      	cmp	r0, #0
 8007a68:	dc07      	bgt.n	8007a7a <__sflush_r+0xf6>
 8007a6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007a6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007a72:	f04f 30ff 	mov.w	r0, #4294967295
 8007a76:	81a3      	strh	r3, [r4, #12]
 8007a78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007a7a:	4407      	add	r7, r0
 8007a7c:	1a36      	subs	r6, r6, r0
 8007a7e:	e7e9      	b.n	8007a54 <__sflush_r+0xd0>
 8007a80:	20400001 	.word	0x20400001

08007a84 <_fflush_r>:
 8007a84:	b538      	push	{r3, r4, r5, lr}
 8007a86:	690b      	ldr	r3, [r1, #16]
 8007a88:	4605      	mov	r5, r0
 8007a8a:	460c      	mov	r4, r1
 8007a8c:	b913      	cbnz	r3, 8007a94 <_fflush_r+0x10>
 8007a8e:	2500      	movs	r5, #0
 8007a90:	4628      	mov	r0, r5
 8007a92:	bd38      	pop	{r3, r4, r5, pc}
 8007a94:	b118      	cbz	r0, 8007a9e <_fflush_r+0x1a>
 8007a96:	6a03      	ldr	r3, [r0, #32]
 8007a98:	b90b      	cbnz	r3, 8007a9e <_fflush_r+0x1a>
 8007a9a:	f000 f8bb 	bl	8007c14 <__sinit>
 8007a9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d0f3      	beq.n	8007a8e <_fflush_r+0xa>
 8007aa6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007aa8:	07d0      	lsls	r0, r2, #31
 8007aaa:	d404      	bmi.n	8007ab6 <_fflush_r+0x32>
 8007aac:	0599      	lsls	r1, r3, #22
 8007aae:	d402      	bmi.n	8007ab6 <_fflush_r+0x32>
 8007ab0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ab2:	f000 f9ea 	bl	8007e8a <__retarget_lock_acquire_recursive>
 8007ab6:	4628      	mov	r0, r5
 8007ab8:	4621      	mov	r1, r4
 8007aba:	f7ff ff63 	bl	8007984 <__sflush_r>
 8007abe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007ac0:	4605      	mov	r5, r0
 8007ac2:	07da      	lsls	r2, r3, #31
 8007ac4:	d4e4      	bmi.n	8007a90 <_fflush_r+0xc>
 8007ac6:	89a3      	ldrh	r3, [r4, #12]
 8007ac8:	059b      	lsls	r3, r3, #22
 8007aca:	d4e1      	bmi.n	8007a90 <_fflush_r+0xc>
 8007acc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007ace:	f000 f9dd 	bl	8007e8c <__retarget_lock_release_recursive>
 8007ad2:	e7dd      	b.n	8007a90 <_fflush_r+0xc>

08007ad4 <fflush>:
 8007ad4:	4601      	mov	r1, r0
 8007ad6:	b920      	cbnz	r0, 8007ae2 <fflush+0xe>
 8007ad8:	4a04      	ldr	r2, [pc, #16]	@ (8007aec <fflush+0x18>)
 8007ada:	4905      	ldr	r1, [pc, #20]	@ (8007af0 <fflush+0x1c>)
 8007adc:	4805      	ldr	r0, [pc, #20]	@ (8007af4 <fflush+0x20>)
 8007ade:	f000 b8b1 	b.w	8007c44 <_fwalk_sglue>
 8007ae2:	4b05      	ldr	r3, [pc, #20]	@ (8007af8 <fflush+0x24>)
 8007ae4:	6818      	ldr	r0, [r3, #0]
 8007ae6:	f7ff bfcd 	b.w	8007a84 <_fflush_r>
 8007aea:	bf00      	nop
 8007aec:	20000080 	.word	0x20000080
 8007af0:	08007a85 	.word	0x08007a85
 8007af4:	20000090 	.word	0x20000090
 8007af8:	2000008c 	.word	0x2000008c

08007afc <std>:
 8007afc:	2300      	movs	r3, #0
 8007afe:	b510      	push	{r4, lr}
 8007b00:	4604      	mov	r4, r0
 8007b02:	e9c0 3300 	strd	r3, r3, [r0]
 8007b06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b0a:	6083      	str	r3, [r0, #8]
 8007b0c:	8181      	strh	r1, [r0, #12]
 8007b0e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007b10:	81c2      	strh	r2, [r0, #14]
 8007b12:	6183      	str	r3, [r0, #24]
 8007b14:	4619      	mov	r1, r3
 8007b16:	2208      	movs	r2, #8
 8007b18:	305c      	adds	r0, #92	@ 0x5c
 8007b1a:	f000 f93c 	bl	8007d96 <memset>
 8007b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8007b54 <std+0x58>)
 8007b20:	6224      	str	r4, [r4, #32]
 8007b22:	6263      	str	r3, [r4, #36]	@ 0x24
 8007b24:	4b0c      	ldr	r3, [pc, #48]	@ (8007b58 <std+0x5c>)
 8007b26:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007b28:	4b0c      	ldr	r3, [pc, #48]	@ (8007b5c <std+0x60>)
 8007b2a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007b2c:	4b0c      	ldr	r3, [pc, #48]	@ (8007b60 <std+0x64>)
 8007b2e:	6323      	str	r3, [r4, #48]	@ 0x30
 8007b30:	4b0c      	ldr	r3, [pc, #48]	@ (8007b64 <std+0x68>)
 8007b32:	429c      	cmp	r4, r3
 8007b34:	d006      	beq.n	8007b44 <std+0x48>
 8007b36:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007b3a:	4294      	cmp	r4, r2
 8007b3c:	d002      	beq.n	8007b44 <std+0x48>
 8007b3e:	33d0      	adds	r3, #208	@ 0xd0
 8007b40:	429c      	cmp	r4, r3
 8007b42:	d105      	bne.n	8007b50 <std+0x54>
 8007b44:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007b48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b4c:	f000 b99c 	b.w	8007e88 <__retarget_lock_init_recursive>
 8007b50:	bd10      	pop	{r4, pc}
 8007b52:	bf00      	nop
 8007b54:	08007d11 	.word	0x08007d11
 8007b58:	08007d33 	.word	0x08007d33
 8007b5c:	08007d6b 	.word	0x08007d6b
 8007b60:	08007d8f 	.word	0x08007d8f
 8007b64:	2000051c 	.word	0x2000051c

08007b68 <stdio_exit_handler>:
 8007b68:	4a02      	ldr	r2, [pc, #8]	@ (8007b74 <stdio_exit_handler+0xc>)
 8007b6a:	4903      	ldr	r1, [pc, #12]	@ (8007b78 <stdio_exit_handler+0x10>)
 8007b6c:	4803      	ldr	r0, [pc, #12]	@ (8007b7c <stdio_exit_handler+0x14>)
 8007b6e:	f000 b869 	b.w	8007c44 <_fwalk_sglue>
 8007b72:	bf00      	nop
 8007b74:	20000080 	.word	0x20000080
 8007b78:	08007a85 	.word	0x08007a85
 8007b7c:	20000090 	.word	0x20000090

08007b80 <cleanup_stdio>:
 8007b80:	6841      	ldr	r1, [r0, #4]
 8007b82:	4b0c      	ldr	r3, [pc, #48]	@ (8007bb4 <cleanup_stdio+0x34>)
 8007b84:	b510      	push	{r4, lr}
 8007b86:	4299      	cmp	r1, r3
 8007b88:	4604      	mov	r4, r0
 8007b8a:	d001      	beq.n	8007b90 <cleanup_stdio+0x10>
 8007b8c:	f7ff ff7a 	bl	8007a84 <_fflush_r>
 8007b90:	68a1      	ldr	r1, [r4, #8]
 8007b92:	4b09      	ldr	r3, [pc, #36]	@ (8007bb8 <cleanup_stdio+0x38>)
 8007b94:	4299      	cmp	r1, r3
 8007b96:	d002      	beq.n	8007b9e <cleanup_stdio+0x1e>
 8007b98:	4620      	mov	r0, r4
 8007b9a:	f7ff ff73 	bl	8007a84 <_fflush_r>
 8007b9e:	68e1      	ldr	r1, [r4, #12]
 8007ba0:	4b06      	ldr	r3, [pc, #24]	@ (8007bbc <cleanup_stdio+0x3c>)
 8007ba2:	4299      	cmp	r1, r3
 8007ba4:	d004      	beq.n	8007bb0 <cleanup_stdio+0x30>
 8007ba6:	4620      	mov	r0, r4
 8007ba8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bac:	f7ff bf6a 	b.w	8007a84 <_fflush_r>
 8007bb0:	bd10      	pop	{r4, pc}
 8007bb2:	bf00      	nop
 8007bb4:	2000051c 	.word	0x2000051c
 8007bb8:	20000584 	.word	0x20000584
 8007bbc:	200005ec 	.word	0x200005ec

08007bc0 <global_stdio_init.part.0>:
 8007bc0:	b510      	push	{r4, lr}
 8007bc2:	4b0b      	ldr	r3, [pc, #44]	@ (8007bf0 <global_stdio_init.part.0+0x30>)
 8007bc4:	4c0b      	ldr	r4, [pc, #44]	@ (8007bf4 <global_stdio_init.part.0+0x34>)
 8007bc6:	4a0c      	ldr	r2, [pc, #48]	@ (8007bf8 <global_stdio_init.part.0+0x38>)
 8007bc8:	4620      	mov	r0, r4
 8007bca:	601a      	str	r2, [r3, #0]
 8007bcc:	2104      	movs	r1, #4
 8007bce:	2200      	movs	r2, #0
 8007bd0:	f7ff ff94 	bl	8007afc <std>
 8007bd4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007bd8:	2201      	movs	r2, #1
 8007bda:	2109      	movs	r1, #9
 8007bdc:	f7ff ff8e 	bl	8007afc <std>
 8007be0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007be4:	2202      	movs	r2, #2
 8007be6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bea:	2112      	movs	r1, #18
 8007bec:	f7ff bf86 	b.w	8007afc <std>
 8007bf0:	20000654 	.word	0x20000654
 8007bf4:	2000051c 	.word	0x2000051c
 8007bf8:	08007b69 	.word	0x08007b69

08007bfc <__sfp_lock_acquire>:
 8007bfc:	4801      	ldr	r0, [pc, #4]	@ (8007c04 <__sfp_lock_acquire+0x8>)
 8007bfe:	f000 b944 	b.w	8007e8a <__retarget_lock_acquire_recursive>
 8007c02:	bf00      	nop
 8007c04:	2000065d 	.word	0x2000065d

08007c08 <__sfp_lock_release>:
 8007c08:	4801      	ldr	r0, [pc, #4]	@ (8007c10 <__sfp_lock_release+0x8>)
 8007c0a:	f000 b93f 	b.w	8007e8c <__retarget_lock_release_recursive>
 8007c0e:	bf00      	nop
 8007c10:	2000065d 	.word	0x2000065d

08007c14 <__sinit>:
 8007c14:	b510      	push	{r4, lr}
 8007c16:	4604      	mov	r4, r0
 8007c18:	f7ff fff0 	bl	8007bfc <__sfp_lock_acquire>
 8007c1c:	6a23      	ldr	r3, [r4, #32]
 8007c1e:	b11b      	cbz	r3, 8007c28 <__sinit+0x14>
 8007c20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c24:	f7ff bff0 	b.w	8007c08 <__sfp_lock_release>
 8007c28:	4b04      	ldr	r3, [pc, #16]	@ (8007c3c <__sinit+0x28>)
 8007c2a:	6223      	str	r3, [r4, #32]
 8007c2c:	4b04      	ldr	r3, [pc, #16]	@ (8007c40 <__sinit+0x2c>)
 8007c2e:	681b      	ldr	r3, [r3, #0]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d1f5      	bne.n	8007c20 <__sinit+0xc>
 8007c34:	f7ff ffc4 	bl	8007bc0 <global_stdio_init.part.0>
 8007c38:	e7f2      	b.n	8007c20 <__sinit+0xc>
 8007c3a:	bf00      	nop
 8007c3c:	08007b81 	.word	0x08007b81
 8007c40:	20000654 	.word	0x20000654

08007c44 <_fwalk_sglue>:
 8007c44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c48:	4607      	mov	r7, r0
 8007c4a:	4688      	mov	r8, r1
 8007c4c:	4614      	mov	r4, r2
 8007c4e:	2600      	movs	r6, #0
 8007c50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007c54:	f1b9 0901 	subs.w	r9, r9, #1
 8007c58:	d505      	bpl.n	8007c66 <_fwalk_sglue+0x22>
 8007c5a:	6824      	ldr	r4, [r4, #0]
 8007c5c:	2c00      	cmp	r4, #0
 8007c5e:	d1f7      	bne.n	8007c50 <_fwalk_sglue+0xc>
 8007c60:	4630      	mov	r0, r6
 8007c62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007c66:	89ab      	ldrh	r3, [r5, #12]
 8007c68:	2b01      	cmp	r3, #1
 8007c6a:	d907      	bls.n	8007c7c <_fwalk_sglue+0x38>
 8007c6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007c70:	3301      	adds	r3, #1
 8007c72:	d003      	beq.n	8007c7c <_fwalk_sglue+0x38>
 8007c74:	4629      	mov	r1, r5
 8007c76:	4638      	mov	r0, r7
 8007c78:	47c0      	blx	r8
 8007c7a:	4306      	orrs	r6, r0
 8007c7c:	3568      	adds	r5, #104	@ 0x68
 8007c7e:	e7e9      	b.n	8007c54 <_fwalk_sglue+0x10>

08007c80 <iprintf>:
 8007c80:	b40f      	push	{r0, r1, r2, r3}
 8007c82:	b507      	push	{r0, r1, r2, lr}
 8007c84:	4906      	ldr	r1, [pc, #24]	@ (8007ca0 <iprintf+0x20>)
 8007c86:	ab04      	add	r3, sp, #16
 8007c88:	6808      	ldr	r0, [r1, #0]
 8007c8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007c8e:	6881      	ldr	r1, [r0, #8]
 8007c90:	9301      	str	r3, [sp, #4]
 8007c92:	f000 fb73 	bl	800837c <_vfiprintf_r>
 8007c96:	b003      	add	sp, #12
 8007c98:	f85d eb04 	ldr.w	lr, [sp], #4
 8007c9c:	b004      	add	sp, #16
 8007c9e:	4770      	bx	lr
 8007ca0:	2000008c 	.word	0x2000008c

08007ca4 <sniprintf>:
 8007ca4:	b40c      	push	{r2, r3}
 8007ca6:	b530      	push	{r4, r5, lr}
 8007ca8:	4b18      	ldr	r3, [pc, #96]	@ (8007d0c <sniprintf+0x68>)
 8007caa:	1e0c      	subs	r4, r1, #0
 8007cac:	681d      	ldr	r5, [r3, #0]
 8007cae:	b09d      	sub	sp, #116	@ 0x74
 8007cb0:	da08      	bge.n	8007cc4 <sniprintf+0x20>
 8007cb2:	238b      	movs	r3, #139	@ 0x8b
 8007cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8007cb8:	602b      	str	r3, [r5, #0]
 8007cba:	b01d      	add	sp, #116	@ 0x74
 8007cbc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007cc0:	b002      	add	sp, #8
 8007cc2:	4770      	bx	lr
 8007cc4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007cc8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007ccc:	f04f 0300 	mov.w	r3, #0
 8007cd0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007cd2:	bf0c      	ite	eq
 8007cd4:	4623      	moveq	r3, r4
 8007cd6:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007cda:	9304      	str	r3, [sp, #16]
 8007cdc:	9307      	str	r3, [sp, #28]
 8007cde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007ce2:	9002      	str	r0, [sp, #8]
 8007ce4:	9006      	str	r0, [sp, #24]
 8007ce6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007cea:	4628      	mov	r0, r5
 8007cec:	ab21      	add	r3, sp, #132	@ 0x84
 8007cee:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007cf0:	a902      	add	r1, sp, #8
 8007cf2:	9301      	str	r3, [sp, #4]
 8007cf4:	f000 fa1e 	bl	8008134 <_svfiprintf_r>
 8007cf8:	1c43      	adds	r3, r0, #1
 8007cfa:	bfbc      	itt	lt
 8007cfc:	238b      	movlt	r3, #139	@ 0x8b
 8007cfe:	602b      	strlt	r3, [r5, #0]
 8007d00:	2c00      	cmp	r4, #0
 8007d02:	d0da      	beq.n	8007cba <sniprintf+0x16>
 8007d04:	2200      	movs	r2, #0
 8007d06:	9b02      	ldr	r3, [sp, #8]
 8007d08:	701a      	strb	r2, [r3, #0]
 8007d0a:	e7d6      	b.n	8007cba <sniprintf+0x16>
 8007d0c:	2000008c 	.word	0x2000008c

08007d10 <__sread>:
 8007d10:	b510      	push	{r4, lr}
 8007d12:	460c      	mov	r4, r1
 8007d14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d18:	f000 f868 	bl	8007dec <_read_r>
 8007d1c:	2800      	cmp	r0, #0
 8007d1e:	bfab      	itete	ge
 8007d20:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007d22:	89a3      	ldrhlt	r3, [r4, #12]
 8007d24:	181b      	addge	r3, r3, r0
 8007d26:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007d2a:	bfac      	ite	ge
 8007d2c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007d2e:	81a3      	strhlt	r3, [r4, #12]
 8007d30:	bd10      	pop	{r4, pc}

08007d32 <__swrite>:
 8007d32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d36:	461f      	mov	r7, r3
 8007d38:	898b      	ldrh	r3, [r1, #12]
 8007d3a:	4605      	mov	r5, r0
 8007d3c:	05db      	lsls	r3, r3, #23
 8007d3e:	460c      	mov	r4, r1
 8007d40:	4616      	mov	r6, r2
 8007d42:	d505      	bpl.n	8007d50 <__swrite+0x1e>
 8007d44:	2302      	movs	r3, #2
 8007d46:	2200      	movs	r2, #0
 8007d48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d4c:	f000 f83c 	bl	8007dc8 <_lseek_r>
 8007d50:	89a3      	ldrh	r3, [r4, #12]
 8007d52:	4632      	mov	r2, r6
 8007d54:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d58:	81a3      	strh	r3, [r4, #12]
 8007d5a:	4628      	mov	r0, r5
 8007d5c:	463b      	mov	r3, r7
 8007d5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d66:	f000 b853 	b.w	8007e10 <_write_r>

08007d6a <__sseek>:
 8007d6a:	b510      	push	{r4, lr}
 8007d6c:	460c      	mov	r4, r1
 8007d6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d72:	f000 f829 	bl	8007dc8 <_lseek_r>
 8007d76:	1c43      	adds	r3, r0, #1
 8007d78:	89a3      	ldrh	r3, [r4, #12]
 8007d7a:	bf15      	itete	ne
 8007d7c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007d7e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007d82:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007d86:	81a3      	strheq	r3, [r4, #12]
 8007d88:	bf18      	it	ne
 8007d8a:	81a3      	strhne	r3, [r4, #12]
 8007d8c:	bd10      	pop	{r4, pc}

08007d8e <__sclose>:
 8007d8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d92:	f000 b809 	b.w	8007da8 <_close_r>

08007d96 <memset>:
 8007d96:	4603      	mov	r3, r0
 8007d98:	4402      	add	r2, r0
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	d100      	bne.n	8007da0 <memset+0xa>
 8007d9e:	4770      	bx	lr
 8007da0:	f803 1b01 	strb.w	r1, [r3], #1
 8007da4:	e7f9      	b.n	8007d9a <memset+0x4>
	...

08007da8 <_close_r>:
 8007da8:	b538      	push	{r3, r4, r5, lr}
 8007daa:	2300      	movs	r3, #0
 8007dac:	4d05      	ldr	r5, [pc, #20]	@ (8007dc4 <_close_r+0x1c>)
 8007dae:	4604      	mov	r4, r0
 8007db0:	4608      	mov	r0, r1
 8007db2:	602b      	str	r3, [r5, #0]
 8007db4:	f7ff fc1c 	bl	80075f0 <_close>
 8007db8:	1c43      	adds	r3, r0, #1
 8007dba:	d102      	bne.n	8007dc2 <_close_r+0x1a>
 8007dbc:	682b      	ldr	r3, [r5, #0]
 8007dbe:	b103      	cbz	r3, 8007dc2 <_close_r+0x1a>
 8007dc0:	6023      	str	r3, [r4, #0]
 8007dc2:	bd38      	pop	{r3, r4, r5, pc}
 8007dc4:	20000658 	.word	0x20000658

08007dc8 <_lseek_r>:
 8007dc8:	b538      	push	{r3, r4, r5, lr}
 8007dca:	4604      	mov	r4, r0
 8007dcc:	4608      	mov	r0, r1
 8007dce:	4611      	mov	r1, r2
 8007dd0:	2200      	movs	r2, #0
 8007dd2:	4d05      	ldr	r5, [pc, #20]	@ (8007de8 <_lseek_r+0x20>)
 8007dd4:	602a      	str	r2, [r5, #0]
 8007dd6:	461a      	mov	r2, r3
 8007dd8:	f7ff fbcb 	bl	8007572 <_lseek>
 8007ddc:	1c43      	adds	r3, r0, #1
 8007dde:	d102      	bne.n	8007de6 <_lseek_r+0x1e>
 8007de0:	682b      	ldr	r3, [r5, #0]
 8007de2:	b103      	cbz	r3, 8007de6 <_lseek_r+0x1e>
 8007de4:	6023      	str	r3, [r4, #0]
 8007de6:	bd38      	pop	{r3, r4, r5, pc}
 8007de8:	20000658 	.word	0x20000658

08007dec <_read_r>:
 8007dec:	b538      	push	{r3, r4, r5, lr}
 8007dee:	4604      	mov	r4, r0
 8007df0:	4608      	mov	r0, r1
 8007df2:	4611      	mov	r1, r2
 8007df4:	2200      	movs	r2, #0
 8007df6:	4d05      	ldr	r5, [pc, #20]	@ (8007e0c <_read_r+0x20>)
 8007df8:	602a      	str	r2, [r5, #0]
 8007dfa:	461a      	mov	r2, r3
 8007dfc:	f7ff fb63 	bl	80074c6 <_read>
 8007e00:	1c43      	adds	r3, r0, #1
 8007e02:	d102      	bne.n	8007e0a <_read_r+0x1e>
 8007e04:	682b      	ldr	r3, [r5, #0]
 8007e06:	b103      	cbz	r3, 8007e0a <_read_r+0x1e>
 8007e08:	6023      	str	r3, [r4, #0]
 8007e0a:	bd38      	pop	{r3, r4, r5, pc}
 8007e0c:	20000658 	.word	0x20000658

08007e10 <_write_r>:
 8007e10:	b538      	push	{r3, r4, r5, lr}
 8007e12:	4604      	mov	r4, r0
 8007e14:	4608      	mov	r0, r1
 8007e16:	4611      	mov	r1, r2
 8007e18:	2200      	movs	r2, #0
 8007e1a:	4d05      	ldr	r5, [pc, #20]	@ (8007e30 <_write_r+0x20>)
 8007e1c:	602a      	str	r2, [r5, #0]
 8007e1e:	461a      	mov	r2, r3
 8007e20:	f7ff fbb9 	bl	8007596 <_write>
 8007e24:	1c43      	adds	r3, r0, #1
 8007e26:	d102      	bne.n	8007e2e <_write_r+0x1e>
 8007e28:	682b      	ldr	r3, [r5, #0]
 8007e2a:	b103      	cbz	r3, 8007e2e <_write_r+0x1e>
 8007e2c:	6023      	str	r3, [r4, #0]
 8007e2e:	bd38      	pop	{r3, r4, r5, pc}
 8007e30:	20000658 	.word	0x20000658

08007e34 <__errno>:
 8007e34:	4b01      	ldr	r3, [pc, #4]	@ (8007e3c <__errno+0x8>)
 8007e36:	6818      	ldr	r0, [r3, #0]
 8007e38:	4770      	bx	lr
 8007e3a:	bf00      	nop
 8007e3c:	2000008c 	.word	0x2000008c

08007e40 <__libc_init_array>:
 8007e40:	b570      	push	{r4, r5, r6, lr}
 8007e42:	2600      	movs	r6, #0
 8007e44:	4d0c      	ldr	r5, [pc, #48]	@ (8007e78 <__libc_init_array+0x38>)
 8007e46:	4c0d      	ldr	r4, [pc, #52]	@ (8007e7c <__libc_init_array+0x3c>)
 8007e48:	1b64      	subs	r4, r4, r5
 8007e4a:	10a4      	asrs	r4, r4, #2
 8007e4c:	42a6      	cmp	r6, r4
 8007e4e:	d109      	bne.n	8007e64 <__libc_init_array+0x24>
 8007e50:	f001 fc94 	bl	800977c <_init>
 8007e54:	2600      	movs	r6, #0
 8007e56:	4d0a      	ldr	r5, [pc, #40]	@ (8007e80 <__libc_init_array+0x40>)
 8007e58:	4c0a      	ldr	r4, [pc, #40]	@ (8007e84 <__libc_init_array+0x44>)
 8007e5a:	1b64      	subs	r4, r4, r5
 8007e5c:	10a4      	asrs	r4, r4, #2
 8007e5e:	42a6      	cmp	r6, r4
 8007e60:	d105      	bne.n	8007e6e <__libc_init_array+0x2e>
 8007e62:	bd70      	pop	{r4, r5, r6, pc}
 8007e64:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e68:	4798      	blx	r3
 8007e6a:	3601      	adds	r6, #1
 8007e6c:	e7ee      	b.n	8007e4c <__libc_init_array+0xc>
 8007e6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e72:	4798      	blx	r3
 8007e74:	3601      	adds	r6, #1
 8007e76:	e7f2      	b.n	8007e5e <__libc_init_array+0x1e>
 8007e78:	0800a2b8 	.word	0x0800a2b8
 8007e7c:	0800a2b8 	.word	0x0800a2b8
 8007e80:	0800a2b8 	.word	0x0800a2b8
 8007e84:	0800a2bc 	.word	0x0800a2bc

08007e88 <__retarget_lock_init_recursive>:
 8007e88:	4770      	bx	lr

08007e8a <__retarget_lock_acquire_recursive>:
 8007e8a:	4770      	bx	lr

08007e8c <__retarget_lock_release_recursive>:
 8007e8c:	4770      	bx	lr
	...

08007e90 <_free_r>:
 8007e90:	b538      	push	{r3, r4, r5, lr}
 8007e92:	4605      	mov	r5, r0
 8007e94:	2900      	cmp	r1, #0
 8007e96:	d040      	beq.n	8007f1a <_free_r+0x8a>
 8007e98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e9c:	1f0c      	subs	r4, r1, #4
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	bfb8      	it	lt
 8007ea2:	18e4      	addlt	r4, r4, r3
 8007ea4:	f000 f8de 	bl	8008064 <__malloc_lock>
 8007ea8:	4a1c      	ldr	r2, [pc, #112]	@ (8007f1c <_free_r+0x8c>)
 8007eaa:	6813      	ldr	r3, [r2, #0]
 8007eac:	b933      	cbnz	r3, 8007ebc <_free_r+0x2c>
 8007eae:	6063      	str	r3, [r4, #4]
 8007eb0:	6014      	str	r4, [r2, #0]
 8007eb2:	4628      	mov	r0, r5
 8007eb4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007eb8:	f000 b8da 	b.w	8008070 <__malloc_unlock>
 8007ebc:	42a3      	cmp	r3, r4
 8007ebe:	d908      	bls.n	8007ed2 <_free_r+0x42>
 8007ec0:	6820      	ldr	r0, [r4, #0]
 8007ec2:	1821      	adds	r1, r4, r0
 8007ec4:	428b      	cmp	r3, r1
 8007ec6:	bf01      	itttt	eq
 8007ec8:	6819      	ldreq	r1, [r3, #0]
 8007eca:	685b      	ldreq	r3, [r3, #4]
 8007ecc:	1809      	addeq	r1, r1, r0
 8007ece:	6021      	streq	r1, [r4, #0]
 8007ed0:	e7ed      	b.n	8007eae <_free_r+0x1e>
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	b10b      	cbz	r3, 8007edc <_free_r+0x4c>
 8007ed8:	42a3      	cmp	r3, r4
 8007eda:	d9fa      	bls.n	8007ed2 <_free_r+0x42>
 8007edc:	6811      	ldr	r1, [r2, #0]
 8007ede:	1850      	adds	r0, r2, r1
 8007ee0:	42a0      	cmp	r0, r4
 8007ee2:	d10b      	bne.n	8007efc <_free_r+0x6c>
 8007ee4:	6820      	ldr	r0, [r4, #0]
 8007ee6:	4401      	add	r1, r0
 8007ee8:	1850      	adds	r0, r2, r1
 8007eea:	4283      	cmp	r3, r0
 8007eec:	6011      	str	r1, [r2, #0]
 8007eee:	d1e0      	bne.n	8007eb2 <_free_r+0x22>
 8007ef0:	6818      	ldr	r0, [r3, #0]
 8007ef2:	685b      	ldr	r3, [r3, #4]
 8007ef4:	4408      	add	r0, r1
 8007ef6:	6010      	str	r0, [r2, #0]
 8007ef8:	6053      	str	r3, [r2, #4]
 8007efa:	e7da      	b.n	8007eb2 <_free_r+0x22>
 8007efc:	d902      	bls.n	8007f04 <_free_r+0x74>
 8007efe:	230c      	movs	r3, #12
 8007f00:	602b      	str	r3, [r5, #0]
 8007f02:	e7d6      	b.n	8007eb2 <_free_r+0x22>
 8007f04:	6820      	ldr	r0, [r4, #0]
 8007f06:	1821      	adds	r1, r4, r0
 8007f08:	428b      	cmp	r3, r1
 8007f0a:	bf01      	itttt	eq
 8007f0c:	6819      	ldreq	r1, [r3, #0]
 8007f0e:	685b      	ldreq	r3, [r3, #4]
 8007f10:	1809      	addeq	r1, r1, r0
 8007f12:	6021      	streq	r1, [r4, #0]
 8007f14:	6063      	str	r3, [r4, #4]
 8007f16:	6054      	str	r4, [r2, #4]
 8007f18:	e7cb      	b.n	8007eb2 <_free_r+0x22>
 8007f1a:	bd38      	pop	{r3, r4, r5, pc}
 8007f1c:	20000664 	.word	0x20000664

08007f20 <sbrk_aligned>:
 8007f20:	b570      	push	{r4, r5, r6, lr}
 8007f22:	4e0f      	ldr	r6, [pc, #60]	@ (8007f60 <sbrk_aligned+0x40>)
 8007f24:	460c      	mov	r4, r1
 8007f26:	6831      	ldr	r1, [r6, #0]
 8007f28:	4605      	mov	r5, r0
 8007f2a:	b911      	cbnz	r1, 8007f32 <sbrk_aligned+0x12>
 8007f2c:	f000 fd7c 	bl	8008a28 <_sbrk_r>
 8007f30:	6030      	str	r0, [r6, #0]
 8007f32:	4621      	mov	r1, r4
 8007f34:	4628      	mov	r0, r5
 8007f36:	f000 fd77 	bl	8008a28 <_sbrk_r>
 8007f3a:	1c43      	adds	r3, r0, #1
 8007f3c:	d103      	bne.n	8007f46 <sbrk_aligned+0x26>
 8007f3e:	f04f 34ff 	mov.w	r4, #4294967295
 8007f42:	4620      	mov	r0, r4
 8007f44:	bd70      	pop	{r4, r5, r6, pc}
 8007f46:	1cc4      	adds	r4, r0, #3
 8007f48:	f024 0403 	bic.w	r4, r4, #3
 8007f4c:	42a0      	cmp	r0, r4
 8007f4e:	d0f8      	beq.n	8007f42 <sbrk_aligned+0x22>
 8007f50:	1a21      	subs	r1, r4, r0
 8007f52:	4628      	mov	r0, r5
 8007f54:	f000 fd68 	bl	8008a28 <_sbrk_r>
 8007f58:	3001      	adds	r0, #1
 8007f5a:	d1f2      	bne.n	8007f42 <sbrk_aligned+0x22>
 8007f5c:	e7ef      	b.n	8007f3e <sbrk_aligned+0x1e>
 8007f5e:	bf00      	nop
 8007f60:	20000660 	.word	0x20000660

08007f64 <_malloc_r>:
 8007f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f68:	1ccd      	adds	r5, r1, #3
 8007f6a:	f025 0503 	bic.w	r5, r5, #3
 8007f6e:	3508      	adds	r5, #8
 8007f70:	2d0c      	cmp	r5, #12
 8007f72:	bf38      	it	cc
 8007f74:	250c      	movcc	r5, #12
 8007f76:	2d00      	cmp	r5, #0
 8007f78:	4606      	mov	r6, r0
 8007f7a:	db01      	blt.n	8007f80 <_malloc_r+0x1c>
 8007f7c:	42a9      	cmp	r1, r5
 8007f7e:	d904      	bls.n	8007f8a <_malloc_r+0x26>
 8007f80:	230c      	movs	r3, #12
 8007f82:	6033      	str	r3, [r6, #0]
 8007f84:	2000      	movs	r0, #0
 8007f86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008060 <_malloc_r+0xfc>
 8007f8e:	f000 f869 	bl	8008064 <__malloc_lock>
 8007f92:	f8d8 3000 	ldr.w	r3, [r8]
 8007f96:	461c      	mov	r4, r3
 8007f98:	bb44      	cbnz	r4, 8007fec <_malloc_r+0x88>
 8007f9a:	4629      	mov	r1, r5
 8007f9c:	4630      	mov	r0, r6
 8007f9e:	f7ff ffbf 	bl	8007f20 <sbrk_aligned>
 8007fa2:	1c43      	adds	r3, r0, #1
 8007fa4:	4604      	mov	r4, r0
 8007fa6:	d158      	bne.n	800805a <_malloc_r+0xf6>
 8007fa8:	f8d8 4000 	ldr.w	r4, [r8]
 8007fac:	4627      	mov	r7, r4
 8007fae:	2f00      	cmp	r7, #0
 8007fb0:	d143      	bne.n	800803a <_malloc_r+0xd6>
 8007fb2:	2c00      	cmp	r4, #0
 8007fb4:	d04b      	beq.n	800804e <_malloc_r+0xea>
 8007fb6:	6823      	ldr	r3, [r4, #0]
 8007fb8:	4639      	mov	r1, r7
 8007fba:	4630      	mov	r0, r6
 8007fbc:	eb04 0903 	add.w	r9, r4, r3
 8007fc0:	f000 fd32 	bl	8008a28 <_sbrk_r>
 8007fc4:	4581      	cmp	r9, r0
 8007fc6:	d142      	bne.n	800804e <_malloc_r+0xea>
 8007fc8:	6821      	ldr	r1, [r4, #0]
 8007fca:	4630      	mov	r0, r6
 8007fcc:	1a6d      	subs	r5, r5, r1
 8007fce:	4629      	mov	r1, r5
 8007fd0:	f7ff ffa6 	bl	8007f20 <sbrk_aligned>
 8007fd4:	3001      	adds	r0, #1
 8007fd6:	d03a      	beq.n	800804e <_malloc_r+0xea>
 8007fd8:	6823      	ldr	r3, [r4, #0]
 8007fda:	442b      	add	r3, r5
 8007fdc:	6023      	str	r3, [r4, #0]
 8007fde:	f8d8 3000 	ldr.w	r3, [r8]
 8007fe2:	685a      	ldr	r2, [r3, #4]
 8007fe4:	bb62      	cbnz	r2, 8008040 <_malloc_r+0xdc>
 8007fe6:	f8c8 7000 	str.w	r7, [r8]
 8007fea:	e00f      	b.n	800800c <_malloc_r+0xa8>
 8007fec:	6822      	ldr	r2, [r4, #0]
 8007fee:	1b52      	subs	r2, r2, r5
 8007ff0:	d420      	bmi.n	8008034 <_malloc_r+0xd0>
 8007ff2:	2a0b      	cmp	r2, #11
 8007ff4:	d917      	bls.n	8008026 <_malloc_r+0xc2>
 8007ff6:	1961      	adds	r1, r4, r5
 8007ff8:	42a3      	cmp	r3, r4
 8007ffa:	6025      	str	r5, [r4, #0]
 8007ffc:	bf18      	it	ne
 8007ffe:	6059      	strne	r1, [r3, #4]
 8008000:	6863      	ldr	r3, [r4, #4]
 8008002:	bf08      	it	eq
 8008004:	f8c8 1000 	streq.w	r1, [r8]
 8008008:	5162      	str	r2, [r4, r5]
 800800a:	604b      	str	r3, [r1, #4]
 800800c:	4630      	mov	r0, r6
 800800e:	f000 f82f 	bl	8008070 <__malloc_unlock>
 8008012:	f104 000b 	add.w	r0, r4, #11
 8008016:	1d23      	adds	r3, r4, #4
 8008018:	f020 0007 	bic.w	r0, r0, #7
 800801c:	1ac2      	subs	r2, r0, r3
 800801e:	bf1c      	itt	ne
 8008020:	1a1b      	subne	r3, r3, r0
 8008022:	50a3      	strne	r3, [r4, r2]
 8008024:	e7af      	b.n	8007f86 <_malloc_r+0x22>
 8008026:	6862      	ldr	r2, [r4, #4]
 8008028:	42a3      	cmp	r3, r4
 800802a:	bf0c      	ite	eq
 800802c:	f8c8 2000 	streq.w	r2, [r8]
 8008030:	605a      	strne	r2, [r3, #4]
 8008032:	e7eb      	b.n	800800c <_malloc_r+0xa8>
 8008034:	4623      	mov	r3, r4
 8008036:	6864      	ldr	r4, [r4, #4]
 8008038:	e7ae      	b.n	8007f98 <_malloc_r+0x34>
 800803a:	463c      	mov	r4, r7
 800803c:	687f      	ldr	r7, [r7, #4]
 800803e:	e7b6      	b.n	8007fae <_malloc_r+0x4a>
 8008040:	461a      	mov	r2, r3
 8008042:	685b      	ldr	r3, [r3, #4]
 8008044:	42a3      	cmp	r3, r4
 8008046:	d1fb      	bne.n	8008040 <_malloc_r+0xdc>
 8008048:	2300      	movs	r3, #0
 800804a:	6053      	str	r3, [r2, #4]
 800804c:	e7de      	b.n	800800c <_malloc_r+0xa8>
 800804e:	230c      	movs	r3, #12
 8008050:	4630      	mov	r0, r6
 8008052:	6033      	str	r3, [r6, #0]
 8008054:	f000 f80c 	bl	8008070 <__malloc_unlock>
 8008058:	e794      	b.n	8007f84 <_malloc_r+0x20>
 800805a:	6005      	str	r5, [r0, #0]
 800805c:	e7d6      	b.n	800800c <_malloc_r+0xa8>
 800805e:	bf00      	nop
 8008060:	20000664 	.word	0x20000664

08008064 <__malloc_lock>:
 8008064:	4801      	ldr	r0, [pc, #4]	@ (800806c <__malloc_lock+0x8>)
 8008066:	f7ff bf10 	b.w	8007e8a <__retarget_lock_acquire_recursive>
 800806a:	bf00      	nop
 800806c:	2000065c 	.word	0x2000065c

08008070 <__malloc_unlock>:
 8008070:	4801      	ldr	r0, [pc, #4]	@ (8008078 <__malloc_unlock+0x8>)
 8008072:	f7ff bf0b 	b.w	8007e8c <__retarget_lock_release_recursive>
 8008076:	bf00      	nop
 8008078:	2000065c 	.word	0x2000065c

0800807c <__ssputs_r>:
 800807c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008080:	461f      	mov	r7, r3
 8008082:	688e      	ldr	r6, [r1, #8]
 8008084:	4682      	mov	sl, r0
 8008086:	42be      	cmp	r6, r7
 8008088:	460c      	mov	r4, r1
 800808a:	4690      	mov	r8, r2
 800808c:	680b      	ldr	r3, [r1, #0]
 800808e:	d82d      	bhi.n	80080ec <__ssputs_r+0x70>
 8008090:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008094:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008098:	d026      	beq.n	80080e8 <__ssputs_r+0x6c>
 800809a:	6965      	ldr	r5, [r4, #20]
 800809c:	6909      	ldr	r1, [r1, #16]
 800809e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80080a2:	eba3 0901 	sub.w	r9, r3, r1
 80080a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80080aa:	1c7b      	adds	r3, r7, #1
 80080ac:	444b      	add	r3, r9
 80080ae:	106d      	asrs	r5, r5, #1
 80080b0:	429d      	cmp	r5, r3
 80080b2:	bf38      	it	cc
 80080b4:	461d      	movcc	r5, r3
 80080b6:	0553      	lsls	r3, r2, #21
 80080b8:	d527      	bpl.n	800810a <__ssputs_r+0x8e>
 80080ba:	4629      	mov	r1, r5
 80080bc:	f7ff ff52 	bl	8007f64 <_malloc_r>
 80080c0:	4606      	mov	r6, r0
 80080c2:	b360      	cbz	r0, 800811e <__ssputs_r+0xa2>
 80080c4:	464a      	mov	r2, r9
 80080c6:	6921      	ldr	r1, [r4, #16]
 80080c8:	f000 fccc 	bl	8008a64 <memcpy>
 80080cc:	89a3      	ldrh	r3, [r4, #12]
 80080ce:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80080d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080d6:	81a3      	strh	r3, [r4, #12]
 80080d8:	6126      	str	r6, [r4, #16]
 80080da:	444e      	add	r6, r9
 80080dc:	6026      	str	r6, [r4, #0]
 80080de:	463e      	mov	r6, r7
 80080e0:	6165      	str	r5, [r4, #20]
 80080e2:	eba5 0509 	sub.w	r5, r5, r9
 80080e6:	60a5      	str	r5, [r4, #8]
 80080e8:	42be      	cmp	r6, r7
 80080ea:	d900      	bls.n	80080ee <__ssputs_r+0x72>
 80080ec:	463e      	mov	r6, r7
 80080ee:	4632      	mov	r2, r6
 80080f0:	4641      	mov	r1, r8
 80080f2:	6820      	ldr	r0, [r4, #0]
 80080f4:	f000 fc7e 	bl	80089f4 <memmove>
 80080f8:	2000      	movs	r0, #0
 80080fa:	68a3      	ldr	r3, [r4, #8]
 80080fc:	1b9b      	subs	r3, r3, r6
 80080fe:	60a3      	str	r3, [r4, #8]
 8008100:	6823      	ldr	r3, [r4, #0]
 8008102:	4433      	add	r3, r6
 8008104:	6023      	str	r3, [r4, #0]
 8008106:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800810a:	462a      	mov	r2, r5
 800810c:	f000 fcb8 	bl	8008a80 <_realloc_r>
 8008110:	4606      	mov	r6, r0
 8008112:	2800      	cmp	r0, #0
 8008114:	d1e0      	bne.n	80080d8 <__ssputs_r+0x5c>
 8008116:	4650      	mov	r0, sl
 8008118:	6921      	ldr	r1, [r4, #16]
 800811a:	f7ff feb9 	bl	8007e90 <_free_r>
 800811e:	230c      	movs	r3, #12
 8008120:	f8ca 3000 	str.w	r3, [sl]
 8008124:	89a3      	ldrh	r3, [r4, #12]
 8008126:	f04f 30ff 	mov.w	r0, #4294967295
 800812a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800812e:	81a3      	strh	r3, [r4, #12]
 8008130:	e7e9      	b.n	8008106 <__ssputs_r+0x8a>
	...

08008134 <_svfiprintf_r>:
 8008134:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008138:	4698      	mov	r8, r3
 800813a:	898b      	ldrh	r3, [r1, #12]
 800813c:	4607      	mov	r7, r0
 800813e:	061b      	lsls	r3, r3, #24
 8008140:	460d      	mov	r5, r1
 8008142:	4614      	mov	r4, r2
 8008144:	b09d      	sub	sp, #116	@ 0x74
 8008146:	d510      	bpl.n	800816a <_svfiprintf_r+0x36>
 8008148:	690b      	ldr	r3, [r1, #16]
 800814a:	b973      	cbnz	r3, 800816a <_svfiprintf_r+0x36>
 800814c:	2140      	movs	r1, #64	@ 0x40
 800814e:	f7ff ff09 	bl	8007f64 <_malloc_r>
 8008152:	6028      	str	r0, [r5, #0]
 8008154:	6128      	str	r0, [r5, #16]
 8008156:	b930      	cbnz	r0, 8008166 <_svfiprintf_r+0x32>
 8008158:	230c      	movs	r3, #12
 800815a:	603b      	str	r3, [r7, #0]
 800815c:	f04f 30ff 	mov.w	r0, #4294967295
 8008160:	b01d      	add	sp, #116	@ 0x74
 8008162:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008166:	2340      	movs	r3, #64	@ 0x40
 8008168:	616b      	str	r3, [r5, #20]
 800816a:	2300      	movs	r3, #0
 800816c:	9309      	str	r3, [sp, #36]	@ 0x24
 800816e:	2320      	movs	r3, #32
 8008170:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008174:	2330      	movs	r3, #48	@ 0x30
 8008176:	f04f 0901 	mov.w	r9, #1
 800817a:	f8cd 800c 	str.w	r8, [sp, #12]
 800817e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008318 <_svfiprintf_r+0x1e4>
 8008182:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008186:	4623      	mov	r3, r4
 8008188:	469a      	mov	sl, r3
 800818a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800818e:	b10a      	cbz	r2, 8008194 <_svfiprintf_r+0x60>
 8008190:	2a25      	cmp	r2, #37	@ 0x25
 8008192:	d1f9      	bne.n	8008188 <_svfiprintf_r+0x54>
 8008194:	ebba 0b04 	subs.w	fp, sl, r4
 8008198:	d00b      	beq.n	80081b2 <_svfiprintf_r+0x7e>
 800819a:	465b      	mov	r3, fp
 800819c:	4622      	mov	r2, r4
 800819e:	4629      	mov	r1, r5
 80081a0:	4638      	mov	r0, r7
 80081a2:	f7ff ff6b 	bl	800807c <__ssputs_r>
 80081a6:	3001      	adds	r0, #1
 80081a8:	f000 80a7 	beq.w	80082fa <_svfiprintf_r+0x1c6>
 80081ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081ae:	445a      	add	r2, fp
 80081b0:	9209      	str	r2, [sp, #36]	@ 0x24
 80081b2:	f89a 3000 	ldrb.w	r3, [sl]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	f000 809f 	beq.w	80082fa <_svfiprintf_r+0x1c6>
 80081bc:	2300      	movs	r3, #0
 80081be:	f04f 32ff 	mov.w	r2, #4294967295
 80081c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081c6:	f10a 0a01 	add.w	sl, sl, #1
 80081ca:	9304      	str	r3, [sp, #16]
 80081cc:	9307      	str	r3, [sp, #28]
 80081ce:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80081d2:	931a      	str	r3, [sp, #104]	@ 0x68
 80081d4:	4654      	mov	r4, sl
 80081d6:	2205      	movs	r2, #5
 80081d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081dc:	484e      	ldr	r0, [pc, #312]	@ (8008318 <_svfiprintf_r+0x1e4>)
 80081de:	f000 fc33 	bl	8008a48 <memchr>
 80081e2:	9a04      	ldr	r2, [sp, #16]
 80081e4:	b9d8      	cbnz	r0, 800821e <_svfiprintf_r+0xea>
 80081e6:	06d0      	lsls	r0, r2, #27
 80081e8:	bf44      	itt	mi
 80081ea:	2320      	movmi	r3, #32
 80081ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081f0:	0711      	lsls	r1, r2, #28
 80081f2:	bf44      	itt	mi
 80081f4:	232b      	movmi	r3, #43	@ 0x2b
 80081f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081fa:	f89a 3000 	ldrb.w	r3, [sl]
 80081fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8008200:	d015      	beq.n	800822e <_svfiprintf_r+0xfa>
 8008202:	4654      	mov	r4, sl
 8008204:	2000      	movs	r0, #0
 8008206:	f04f 0c0a 	mov.w	ip, #10
 800820a:	9a07      	ldr	r2, [sp, #28]
 800820c:	4621      	mov	r1, r4
 800820e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008212:	3b30      	subs	r3, #48	@ 0x30
 8008214:	2b09      	cmp	r3, #9
 8008216:	d94b      	bls.n	80082b0 <_svfiprintf_r+0x17c>
 8008218:	b1b0      	cbz	r0, 8008248 <_svfiprintf_r+0x114>
 800821a:	9207      	str	r2, [sp, #28]
 800821c:	e014      	b.n	8008248 <_svfiprintf_r+0x114>
 800821e:	eba0 0308 	sub.w	r3, r0, r8
 8008222:	fa09 f303 	lsl.w	r3, r9, r3
 8008226:	4313      	orrs	r3, r2
 8008228:	46a2      	mov	sl, r4
 800822a:	9304      	str	r3, [sp, #16]
 800822c:	e7d2      	b.n	80081d4 <_svfiprintf_r+0xa0>
 800822e:	9b03      	ldr	r3, [sp, #12]
 8008230:	1d19      	adds	r1, r3, #4
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	9103      	str	r1, [sp, #12]
 8008236:	2b00      	cmp	r3, #0
 8008238:	bfbb      	ittet	lt
 800823a:	425b      	neglt	r3, r3
 800823c:	f042 0202 	orrlt.w	r2, r2, #2
 8008240:	9307      	strge	r3, [sp, #28]
 8008242:	9307      	strlt	r3, [sp, #28]
 8008244:	bfb8      	it	lt
 8008246:	9204      	strlt	r2, [sp, #16]
 8008248:	7823      	ldrb	r3, [r4, #0]
 800824a:	2b2e      	cmp	r3, #46	@ 0x2e
 800824c:	d10a      	bne.n	8008264 <_svfiprintf_r+0x130>
 800824e:	7863      	ldrb	r3, [r4, #1]
 8008250:	2b2a      	cmp	r3, #42	@ 0x2a
 8008252:	d132      	bne.n	80082ba <_svfiprintf_r+0x186>
 8008254:	9b03      	ldr	r3, [sp, #12]
 8008256:	3402      	adds	r4, #2
 8008258:	1d1a      	adds	r2, r3, #4
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	9203      	str	r2, [sp, #12]
 800825e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008262:	9305      	str	r3, [sp, #20]
 8008264:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800831c <_svfiprintf_r+0x1e8>
 8008268:	2203      	movs	r2, #3
 800826a:	4650      	mov	r0, sl
 800826c:	7821      	ldrb	r1, [r4, #0]
 800826e:	f000 fbeb 	bl	8008a48 <memchr>
 8008272:	b138      	cbz	r0, 8008284 <_svfiprintf_r+0x150>
 8008274:	2240      	movs	r2, #64	@ 0x40
 8008276:	9b04      	ldr	r3, [sp, #16]
 8008278:	eba0 000a 	sub.w	r0, r0, sl
 800827c:	4082      	lsls	r2, r0
 800827e:	4313      	orrs	r3, r2
 8008280:	3401      	adds	r4, #1
 8008282:	9304      	str	r3, [sp, #16]
 8008284:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008288:	2206      	movs	r2, #6
 800828a:	4825      	ldr	r0, [pc, #148]	@ (8008320 <_svfiprintf_r+0x1ec>)
 800828c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008290:	f000 fbda 	bl	8008a48 <memchr>
 8008294:	2800      	cmp	r0, #0
 8008296:	d036      	beq.n	8008306 <_svfiprintf_r+0x1d2>
 8008298:	4b22      	ldr	r3, [pc, #136]	@ (8008324 <_svfiprintf_r+0x1f0>)
 800829a:	bb1b      	cbnz	r3, 80082e4 <_svfiprintf_r+0x1b0>
 800829c:	9b03      	ldr	r3, [sp, #12]
 800829e:	3307      	adds	r3, #7
 80082a0:	f023 0307 	bic.w	r3, r3, #7
 80082a4:	3308      	adds	r3, #8
 80082a6:	9303      	str	r3, [sp, #12]
 80082a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082aa:	4433      	add	r3, r6
 80082ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80082ae:	e76a      	b.n	8008186 <_svfiprintf_r+0x52>
 80082b0:	460c      	mov	r4, r1
 80082b2:	2001      	movs	r0, #1
 80082b4:	fb0c 3202 	mla	r2, ip, r2, r3
 80082b8:	e7a8      	b.n	800820c <_svfiprintf_r+0xd8>
 80082ba:	2300      	movs	r3, #0
 80082bc:	f04f 0c0a 	mov.w	ip, #10
 80082c0:	4619      	mov	r1, r3
 80082c2:	3401      	adds	r4, #1
 80082c4:	9305      	str	r3, [sp, #20]
 80082c6:	4620      	mov	r0, r4
 80082c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082cc:	3a30      	subs	r2, #48	@ 0x30
 80082ce:	2a09      	cmp	r2, #9
 80082d0:	d903      	bls.n	80082da <_svfiprintf_r+0x1a6>
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d0c6      	beq.n	8008264 <_svfiprintf_r+0x130>
 80082d6:	9105      	str	r1, [sp, #20]
 80082d8:	e7c4      	b.n	8008264 <_svfiprintf_r+0x130>
 80082da:	4604      	mov	r4, r0
 80082dc:	2301      	movs	r3, #1
 80082de:	fb0c 2101 	mla	r1, ip, r1, r2
 80082e2:	e7f0      	b.n	80082c6 <_svfiprintf_r+0x192>
 80082e4:	ab03      	add	r3, sp, #12
 80082e6:	9300      	str	r3, [sp, #0]
 80082e8:	462a      	mov	r2, r5
 80082ea:	4638      	mov	r0, r7
 80082ec:	4b0e      	ldr	r3, [pc, #56]	@ (8008328 <_svfiprintf_r+0x1f4>)
 80082ee:	a904      	add	r1, sp, #16
 80082f0:	f3af 8000 	nop.w
 80082f4:	1c42      	adds	r2, r0, #1
 80082f6:	4606      	mov	r6, r0
 80082f8:	d1d6      	bne.n	80082a8 <_svfiprintf_r+0x174>
 80082fa:	89ab      	ldrh	r3, [r5, #12]
 80082fc:	065b      	lsls	r3, r3, #25
 80082fe:	f53f af2d 	bmi.w	800815c <_svfiprintf_r+0x28>
 8008302:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008304:	e72c      	b.n	8008160 <_svfiprintf_r+0x2c>
 8008306:	ab03      	add	r3, sp, #12
 8008308:	9300      	str	r3, [sp, #0]
 800830a:	462a      	mov	r2, r5
 800830c:	4638      	mov	r0, r7
 800830e:	4b06      	ldr	r3, [pc, #24]	@ (8008328 <_svfiprintf_r+0x1f4>)
 8008310:	a904      	add	r1, sp, #16
 8008312:	f000 f9bd 	bl	8008690 <_printf_i>
 8008316:	e7ed      	b.n	80082f4 <_svfiprintf_r+0x1c0>
 8008318:	08009eaa 	.word	0x08009eaa
 800831c:	08009eb0 	.word	0x08009eb0
 8008320:	08009eb4 	.word	0x08009eb4
 8008324:	00000000 	.word	0x00000000
 8008328:	0800807d 	.word	0x0800807d

0800832c <__sfputc_r>:
 800832c:	6893      	ldr	r3, [r2, #8]
 800832e:	b410      	push	{r4}
 8008330:	3b01      	subs	r3, #1
 8008332:	2b00      	cmp	r3, #0
 8008334:	6093      	str	r3, [r2, #8]
 8008336:	da07      	bge.n	8008348 <__sfputc_r+0x1c>
 8008338:	6994      	ldr	r4, [r2, #24]
 800833a:	42a3      	cmp	r3, r4
 800833c:	db01      	blt.n	8008342 <__sfputc_r+0x16>
 800833e:	290a      	cmp	r1, #10
 8008340:	d102      	bne.n	8008348 <__sfputc_r+0x1c>
 8008342:	bc10      	pop	{r4}
 8008344:	f000 bac2 	b.w	80088cc <__swbuf_r>
 8008348:	6813      	ldr	r3, [r2, #0]
 800834a:	1c58      	adds	r0, r3, #1
 800834c:	6010      	str	r0, [r2, #0]
 800834e:	7019      	strb	r1, [r3, #0]
 8008350:	4608      	mov	r0, r1
 8008352:	bc10      	pop	{r4}
 8008354:	4770      	bx	lr

08008356 <__sfputs_r>:
 8008356:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008358:	4606      	mov	r6, r0
 800835a:	460f      	mov	r7, r1
 800835c:	4614      	mov	r4, r2
 800835e:	18d5      	adds	r5, r2, r3
 8008360:	42ac      	cmp	r4, r5
 8008362:	d101      	bne.n	8008368 <__sfputs_r+0x12>
 8008364:	2000      	movs	r0, #0
 8008366:	e007      	b.n	8008378 <__sfputs_r+0x22>
 8008368:	463a      	mov	r2, r7
 800836a:	4630      	mov	r0, r6
 800836c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008370:	f7ff ffdc 	bl	800832c <__sfputc_r>
 8008374:	1c43      	adds	r3, r0, #1
 8008376:	d1f3      	bne.n	8008360 <__sfputs_r+0xa>
 8008378:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800837c <_vfiprintf_r>:
 800837c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008380:	460d      	mov	r5, r1
 8008382:	4614      	mov	r4, r2
 8008384:	4698      	mov	r8, r3
 8008386:	4606      	mov	r6, r0
 8008388:	b09d      	sub	sp, #116	@ 0x74
 800838a:	b118      	cbz	r0, 8008394 <_vfiprintf_r+0x18>
 800838c:	6a03      	ldr	r3, [r0, #32]
 800838e:	b90b      	cbnz	r3, 8008394 <_vfiprintf_r+0x18>
 8008390:	f7ff fc40 	bl	8007c14 <__sinit>
 8008394:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008396:	07d9      	lsls	r1, r3, #31
 8008398:	d405      	bmi.n	80083a6 <_vfiprintf_r+0x2a>
 800839a:	89ab      	ldrh	r3, [r5, #12]
 800839c:	059a      	lsls	r2, r3, #22
 800839e:	d402      	bmi.n	80083a6 <_vfiprintf_r+0x2a>
 80083a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083a2:	f7ff fd72 	bl	8007e8a <__retarget_lock_acquire_recursive>
 80083a6:	89ab      	ldrh	r3, [r5, #12]
 80083a8:	071b      	lsls	r3, r3, #28
 80083aa:	d501      	bpl.n	80083b0 <_vfiprintf_r+0x34>
 80083ac:	692b      	ldr	r3, [r5, #16]
 80083ae:	b99b      	cbnz	r3, 80083d8 <_vfiprintf_r+0x5c>
 80083b0:	4629      	mov	r1, r5
 80083b2:	4630      	mov	r0, r6
 80083b4:	f000 fac8 	bl	8008948 <__swsetup_r>
 80083b8:	b170      	cbz	r0, 80083d8 <_vfiprintf_r+0x5c>
 80083ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083bc:	07dc      	lsls	r4, r3, #31
 80083be:	d504      	bpl.n	80083ca <_vfiprintf_r+0x4e>
 80083c0:	f04f 30ff 	mov.w	r0, #4294967295
 80083c4:	b01d      	add	sp, #116	@ 0x74
 80083c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083ca:	89ab      	ldrh	r3, [r5, #12]
 80083cc:	0598      	lsls	r0, r3, #22
 80083ce:	d4f7      	bmi.n	80083c0 <_vfiprintf_r+0x44>
 80083d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083d2:	f7ff fd5b 	bl	8007e8c <__retarget_lock_release_recursive>
 80083d6:	e7f3      	b.n	80083c0 <_vfiprintf_r+0x44>
 80083d8:	2300      	movs	r3, #0
 80083da:	9309      	str	r3, [sp, #36]	@ 0x24
 80083dc:	2320      	movs	r3, #32
 80083de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80083e2:	2330      	movs	r3, #48	@ 0x30
 80083e4:	f04f 0901 	mov.w	r9, #1
 80083e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80083ec:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8008598 <_vfiprintf_r+0x21c>
 80083f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80083f4:	4623      	mov	r3, r4
 80083f6:	469a      	mov	sl, r3
 80083f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083fc:	b10a      	cbz	r2, 8008402 <_vfiprintf_r+0x86>
 80083fe:	2a25      	cmp	r2, #37	@ 0x25
 8008400:	d1f9      	bne.n	80083f6 <_vfiprintf_r+0x7a>
 8008402:	ebba 0b04 	subs.w	fp, sl, r4
 8008406:	d00b      	beq.n	8008420 <_vfiprintf_r+0xa4>
 8008408:	465b      	mov	r3, fp
 800840a:	4622      	mov	r2, r4
 800840c:	4629      	mov	r1, r5
 800840e:	4630      	mov	r0, r6
 8008410:	f7ff ffa1 	bl	8008356 <__sfputs_r>
 8008414:	3001      	adds	r0, #1
 8008416:	f000 80a7 	beq.w	8008568 <_vfiprintf_r+0x1ec>
 800841a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800841c:	445a      	add	r2, fp
 800841e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008420:	f89a 3000 	ldrb.w	r3, [sl]
 8008424:	2b00      	cmp	r3, #0
 8008426:	f000 809f 	beq.w	8008568 <_vfiprintf_r+0x1ec>
 800842a:	2300      	movs	r3, #0
 800842c:	f04f 32ff 	mov.w	r2, #4294967295
 8008430:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008434:	f10a 0a01 	add.w	sl, sl, #1
 8008438:	9304      	str	r3, [sp, #16]
 800843a:	9307      	str	r3, [sp, #28]
 800843c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008440:	931a      	str	r3, [sp, #104]	@ 0x68
 8008442:	4654      	mov	r4, sl
 8008444:	2205      	movs	r2, #5
 8008446:	f814 1b01 	ldrb.w	r1, [r4], #1
 800844a:	4853      	ldr	r0, [pc, #332]	@ (8008598 <_vfiprintf_r+0x21c>)
 800844c:	f000 fafc 	bl	8008a48 <memchr>
 8008450:	9a04      	ldr	r2, [sp, #16]
 8008452:	b9d8      	cbnz	r0, 800848c <_vfiprintf_r+0x110>
 8008454:	06d1      	lsls	r1, r2, #27
 8008456:	bf44      	itt	mi
 8008458:	2320      	movmi	r3, #32
 800845a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800845e:	0713      	lsls	r3, r2, #28
 8008460:	bf44      	itt	mi
 8008462:	232b      	movmi	r3, #43	@ 0x2b
 8008464:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008468:	f89a 3000 	ldrb.w	r3, [sl]
 800846c:	2b2a      	cmp	r3, #42	@ 0x2a
 800846e:	d015      	beq.n	800849c <_vfiprintf_r+0x120>
 8008470:	4654      	mov	r4, sl
 8008472:	2000      	movs	r0, #0
 8008474:	f04f 0c0a 	mov.w	ip, #10
 8008478:	9a07      	ldr	r2, [sp, #28]
 800847a:	4621      	mov	r1, r4
 800847c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008480:	3b30      	subs	r3, #48	@ 0x30
 8008482:	2b09      	cmp	r3, #9
 8008484:	d94b      	bls.n	800851e <_vfiprintf_r+0x1a2>
 8008486:	b1b0      	cbz	r0, 80084b6 <_vfiprintf_r+0x13a>
 8008488:	9207      	str	r2, [sp, #28]
 800848a:	e014      	b.n	80084b6 <_vfiprintf_r+0x13a>
 800848c:	eba0 0308 	sub.w	r3, r0, r8
 8008490:	fa09 f303 	lsl.w	r3, r9, r3
 8008494:	4313      	orrs	r3, r2
 8008496:	46a2      	mov	sl, r4
 8008498:	9304      	str	r3, [sp, #16]
 800849a:	e7d2      	b.n	8008442 <_vfiprintf_r+0xc6>
 800849c:	9b03      	ldr	r3, [sp, #12]
 800849e:	1d19      	adds	r1, r3, #4
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	9103      	str	r1, [sp, #12]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	bfbb      	ittet	lt
 80084a8:	425b      	neglt	r3, r3
 80084aa:	f042 0202 	orrlt.w	r2, r2, #2
 80084ae:	9307      	strge	r3, [sp, #28]
 80084b0:	9307      	strlt	r3, [sp, #28]
 80084b2:	bfb8      	it	lt
 80084b4:	9204      	strlt	r2, [sp, #16]
 80084b6:	7823      	ldrb	r3, [r4, #0]
 80084b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80084ba:	d10a      	bne.n	80084d2 <_vfiprintf_r+0x156>
 80084bc:	7863      	ldrb	r3, [r4, #1]
 80084be:	2b2a      	cmp	r3, #42	@ 0x2a
 80084c0:	d132      	bne.n	8008528 <_vfiprintf_r+0x1ac>
 80084c2:	9b03      	ldr	r3, [sp, #12]
 80084c4:	3402      	adds	r4, #2
 80084c6:	1d1a      	adds	r2, r3, #4
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	9203      	str	r2, [sp, #12]
 80084cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084d0:	9305      	str	r3, [sp, #20]
 80084d2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800859c <_vfiprintf_r+0x220>
 80084d6:	2203      	movs	r2, #3
 80084d8:	4650      	mov	r0, sl
 80084da:	7821      	ldrb	r1, [r4, #0]
 80084dc:	f000 fab4 	bl	8008a48 <memchr>
 80084e0:	b138      	cbz	r0, 80084f2 <_vfiprintf_r+0x176>
 80084e2:	2240      	movs	r2, #64	@ 0x40
 80084e4:	9b04      	ldr	r3, [sp, #16]
 80084e6:	eba0 000a 	sub.w	r0, r0, sl
 80084ea:	4082      	lsls	r2, r0
 80084ec:	4313      	orrs	r3, r2
 80084ee:	3401      	adds	r4, #1
 80084f0:	9304      	str	r3, [sp, #16]
 80084f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084f6:	2206      	movs	r2, #6
 80084f8:	4829      	ldr	r0, [pc, #164]	@ (80085a0 <_vfiprintf_r+0x224>)
 80084fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80084fe:	f000 faa3 	bl	8008a48 <memchr>
 8008502:	2800      	cmp	r0, #0
 8008504:	d03f      	beq.n	8008586 <_vfiprintf_r+0x20a>
 8008506:	4b27      	ldr	r3, [pc, #156]	@ (80085a4 <_vfiprintf_r+0x228>)
 8008508:	bb1b      	cbnz	r3, 8008552 <_vfiprintf_r+0x1d6>
 800850a:	9b03      	ldr	r3, [sp, #12]
 800850c:	3307      	adds	r3, #7
 800850e:	f023 0307 	bic.w	r3, r3, #7
 8008512:	3308      	adds	r3, #8
 8008514:	9303      	str	r3, [sp, #12]
 8008516:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008518:	443b      	add	r3, r7
 800851a:	9309      	str	r3, [sp, #36]	@ 0x24
 800851c:	e76a      	b.n	80083f4 <_vfiprintf_r+0x78>
 800851e:	460c      	mov	r4, r1
 8008520:	2001      	movs	r0, #1
 8008522:	fb0c 3202 	mla	r2, ip, r2, r3
 8008526:	e7a8      	b.n	800847a <_vfiprintf_r+0xfe>
 8008528:	2300      	movs	r3, #0
 800852a:	f04f 0c0a 	mov.w	ip, #10
 800852e:	4619      	mov	r1, r3
 8008530:	3401      	adds	r4, #1
 8008532:	9305      	str	r3, [sp, #20]
 8008534:	4620      	mov	r0, r4
 8008536:	f810 2b01 	ldrb.w	r2, [r0], #1
 800853a:	3a30      	subs	r2, #48	@ 0x30
 800853c:	2a09      	cmp	r2, #9
 800853e:	d903      	bls.n	8008548 <_vfiprintf_r+0x1cc>
 8008540:	2b00      	cmp	r3, #0
 8008542:	d0c6      	beq.n	80084d2 <_vfiprintf_r+0x156>
 8008544:	9105      	str	r1, [sp, #20]
 8008546:	e7c4      	b.n	80084d2 <_vfiprintf_r+0x156>
 8008548:	4604      	mov	r4, r0
 800854a:	2301      	movs	r3, #1
 800854c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008550:	e7f0      	b.n	8008534 <_vfiprintf_r+0x1b8>
 8008552:	ab03      	add	r3, sp, #12
 8008554:	9300      	str	r3, [sp, #0]
 8008556:	462a      	mov	r2, r5
 8008558:	4630      	mov	r0, r6
 800855a:	4b13      	ldr	r3, [pc, #76]	@ (80085a8 <_vfiprintf_r+0x22c>)
 800855c:	a904      	add	r1, sp, #16
 800855e:	f3af 8000 	nop.w
 8008562:	4607      	mov	r7, r0
 8008564:	1c78      	adds	r0, r7, #1
 8008566:	d1d6      	bne.n	8008516 <_vfiprintf_r+0x19a>
 8008568:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800856a:	07d9      	lsls	r1, r3, #31
 800856c:	d405      	bmi.n	800857a <_vfiprintf_r+0x1fe>
 800856e:	89ab      	ldrh	r3, [r5, #12]
 8008570:	059a      	lsls	r2, r3, #22
 8008572:	d402      	bmi.n	800857a <_vfiprintf_r+0x1fe>
 8008574:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008576:	f7ff fc89 	bl	8007e8c <__retarget_lock_release_recursive>
 800857a:	89ab      	ldrh	r3, [r5, #12]
 800857c:	065b      	lsls	r3, r3, #25
 800857e:	f53f af1f 	bmi.w	80083c0 <_vfiprintf_r+0x44>
 8008582:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008584:	e71e      	b.n	80083c4 <_vfiprintf_r+0x48>
 8008586:	ab03      	add	r3, sp, #12
 8008588:	9300      	str	r3, [sp, #0]
 800858a:	462a      	mov	r2, r5
 800858c:	4630      	mov	r0, r6
 800858e:	4b06      	ldr	r3, [pc, #24]	@ (80085a8 <_vfiprintf_r+0x22c>)
 8008590:	a904      	add	r1, sp, #16
 8008592:	f000 f87d 	bl	8008690 <_printf_i>
 8008596:	e7e4      	b.n	8008562 <_vfiprintf_r+0x1e6>
 8008598:	08009eaa 	.word	0x08009eaa
 800859c:	08009eb0 	.word	0x08009eb0
 80085a0:	08009eb4 	.word	0x08009eb4
 80085a4:	00000000 	.word	0x00000000
 80085a8:	08008357 	.word	0x08008357

080085ac <_printf_common>:
 80085ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085b0:	4616      	mov	r6, r2
 80085b2:	4698      	mov	r8, r3
 80085b4:	688a      	ldr	r2, [r1, #8]
 80085b6:	690b      	ldr	r3, [r1, #16]
 80085b8:	4607      	mov	r7, r0
 80085ba:	4293      	cmp	r3, r2
 80085bc:	bfb8      	it	lt
 80085be:	4613      	movlt	r3, r2
 80085c0:	6033      	str	r3, [r6, #0]
 80085c2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80085c6:	460c      	mov	r4, r1
 80085c8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80085cc:	b10a      	cbz	r2, 80085d2 <_printf_common+0x26>
 80085ce:	3301      	adds	r3, #1
 80085d0:	6033      	str	r3, [r6, #0]
 80085d2:	6823      	ldr	r3, [r4, #0]
 80085d4:	0699      	lsls	r1, r3, #26
 80085d6:	bf42      	ittt	mi
 80085d8:	6833      	ldrmi	r3, [r6, #0]
 80085da:	3302      	addmi	r3, #2
 80085dc:	6033      	strmi	r3, [r6, #0]
 80085de:	6825      	ldr	r5, [r4, #0]
 80085e0:	f015 0506 	ands.w	r5, r5, #6
 80085e4:	d106      	bne.n	80085f4 <_printf_common+0x48>
 80085e6:	f104 0a19 	add.w	sl, r4, #25
 80085ea:	68e3      	ldr	r3, [r4, #12]
 80085ec:	6832      	ldr	r2, [r6, #0]
 80085ee:	1a9b      	subs	r3, r3, r2
 80085f0:	42ab      	cmp	r3, r5
 80085f2:	dc2b      	bgt.n	800864c <_printf_common+0xa0>
 80085f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80085f8:	6822      	ldr	r2, [r4, #0]
 80085fa:	3b00      	subs	r3, #0
 80085fc:	bf18      	it	ne
 80085fe:	2301      	movne	r3, #1
 8008600:	0692      	lsls	r2, r2, #26
 8008602:	d430      	bmi.n	8008666 <_printf_common+0xba>
 8008604:	4641      	mov	r1, r8
 8008606:	4638      	mov	r0, r7
 8008608:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800860c:	47c8      	blx	r9
 800860e:	3001      	adds	r0, #1
 8008610:	d023      	beq.n	800865a <_printf_common+0xae>
 8008612:	6823      	ldr	r3, [r4, #0]
 8008614:	6922      	ldr	r2, [r4, #16]
 8008616:	f003 0306 	and.w	r3, r3, #6
 800861a:	2b04      	cmp	r3, #4
 800861c:	bf14      	ite	ne
 800861e:	2500      	movne	r5, #0
 8008620:	6833      	ldreq	r3, [r6, #0]
 8008622:	f04f 0600 	mov.w	r6, #0
 8008626:	bf08      	it	eq
 8008628:	68e5      	ldreq	r5, [r4, #12]
 800862a:	f104 041a 	add.w	r4, r4, #26
 800862e:	bf08      	it	eq
 8008630:	1aed      	subeq	r5, r5, r3
 8008632:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008636:	bf08      	it	eq
 8008638:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800863c:	4293      	cmp	r3, r2
 800863e:	bfc4      	itt	gt
 8008640:	1a9b      	subgt	r3, r3, r2
 8008642:	18ed      	addgt	r5, r5, r3
 8008644:	42b5      	cmp	r5, r6
 8008646:	d11a      	bne.n	800867e <_printf_common+0xd2>
 8008648:	2000      	movs	r0, #0
 800864a:	e008      	b.n	800865e <_printf_common+0xb2>
 800864c:	2301      	movs	r3, #1
 800864e:	4652      	mov	r2, sl
 8008650:	4641      	mov	r1, r8
 8008652:	4638      	mov	r0, r7
 8008654:	47c8      	blx	r9
 8008656:	3001      	adds	r0, #1
 8008658:	d103      	bne.n	8008662 <_printf_common+0xb6>
 800865a:	f04f 30ff 	mov.w	r0, #4294967295
 800865e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008662:	3501      	adds	r5, #1
 8008664:	e7c1      	b.n	80085ea <_printf_common+0x3e>
 8008666:	2030      	movs	r0, #48	@ 0x30
 8008668:	18e1      	adds	r1, r4, r3
 800866a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800866e:	1c5a      	adds	r2, r3, #1
 8008670:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008674:	4422      	add	r2, r4
 8008676:	3302      	adds	r3, #2
 8008678:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800867c:	e7c2      	b.n	8008604 <_printf_common+0x58>
 800867e:	2301      	movs	r3, #1
 8008680:	4622      	mov	r2, r4
 8008682:	4641      	mov	r1, r8
 8008684:	4638      	mov	r0, r7
 8008686:	47c8      	blx	r9
 8008688:	3001      	adds	r0, #1
 800868a:	d0e6      	beq.n	800865a <_printf_common+0xae>
 800868c:	3601      	adds	r6, #1
 800868e:	e7d9      	b.n	8008644 <_printf_common+0x98>

08008690 <_printf_i>:
 8008690:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008694:	7e0f      	ldrb	r7, [r1, #24]
 8008696:	4691      	mov	r9, r2
 8008698:	2f78      	cmp	r7, #120	@ 0x78
 800869a:	4680      	mov	r8, r0
 800869c:	460c      	mov	r4, r1
 800869e:	469a      	mov	sl, r3
 80086a0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80086a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80086a6:	d807      	bhi.n	80086b8 <_printf_i+0x28>
 80086a8:	2f62      	cmp	r7, #98	@ 0x62
 80086aa:	d80a      	bhi.n	80086c2 <_printf_i+0x32>
 80086ac:	2f00      	cmp	r7, #0
 80086ae:	f000 80d1 	beq.w	8008854 <_printf_i+0x1c4>
 80086b2:	2f58      	cmp	r7, #88	@ 0x58
 80086b4:	f000 80b8 	beq.w	8008828 <_printf_i+0x198>
 80086b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80086c0:	e03a      	b.n	8008738 <_printf_i+0xa8>
 80086c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80086c6:	2b15      	cmp	r3, #21
 80086c8:	d8f6      	bhi.n	80086b8 <_printf_i+0x28>
 80086ca:	a101      	add	r1, pc, #4	@ (adr r1, 80086d0 <_printf_i+0x40>)
 80086cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80086d0:	08008729 	.word	0x08008729
 80086d4:	0800873d 	.word	0x0800873d
 80086d8:	080086b9 	.word	0x080086b9
 80086dc:	080086b9 	.word	0x080086b9
 80086e0:	080086b9 	.word	0x080086b9
 80086e4:	080086b9 	.word	0x080086b9
 80086e8:	0800873d 	.word	0x0800873d
 80086ec:	080086b9 	.word	0x080086b9
 80086f0:	080086b9 	.word	0x080086b9
 80086f4:	080086b9 	.word	0x080086b9
 80086f8:	080086b9 	.word	0x080086b9
 80086fc:	0800883b 	.word	0x0800883b
 8008700:	08008767 	.word	0x08008767
 8008704:	080087f5 	.word	0x080087f5
 8008708:	080086b9 	.word	0x080086b9
 800870c:	080086b9 	.word	0x080086b9
 8008710:	0800885d 	.word	0x0800885d
 8008714:	080086b9 	.word	0x080086b9
 8008718:	08008767 	.word	0x08008767
 800871c:	080086b9 	.word	0x080086b9
 8008720:	080086b9 	.word	0x080086b9
 8008724:	080087fd 	.word	0x080087fd
 8008728:	6833      	ldr	r3, [r6, #0]
 800872a:	1d1a      	adds	r2, r3, #4
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	6032      	str	r2, [r6, #0]
 8008730:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008734:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008738:	2301      	movs	r3, #1
 800873a:	e09c      	b.n	8008876 <_printf_i+0x1e6>
 800873c:	6833      	ldr	r3, [r6, #0]
 800873e:	6820      	ldr	r0, [r4, #0]
 8008740:	1d19      	adds	r1, r3, #4
 8008742:	6031      	str	r1, [r6, #0]
 8008744:	0606      	lsls	r6, r0, #24
 8008746:	d501      	bpl.n	800874c <_printf_i+0xbc>
 8008748:	681d      	ldr	r5, [r3, #0]
 800874a:	e003      	b.n	8008754 <_printf_i+0xc4>
 800874c:	0645      	lsls	r5, r0, #25
 800874e:	d5fb      	bpl.n	8008748 <_printf_i+0xb8>
 8008750:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008754:	2d00      	cmp	r5, #0
 8008756:	da03      	bge.n	8008760 <_printf_i+0xd0>
 8008758:	232d      	movs	r3, #45	@ 0x2d
 800875a:	426d      	negs	r5, r5
 800875c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008760:	230a      	movs	r3, #10
 8008762:	4858      	ldr	r0, [pc, #352]	@ (80088c4 <_printf_i+0x234>)
 8008764:	e011      	b.n	800878a <_printf_i+0xfa>
 8008766:	6821      	ldr	r1, [r4, #0]
 8008768:	6833      	ldr	r3, [r6, #0]
 800876a:	0608      	lsls	r0, r1, #24
 800876c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008770:	d402      	bmi.n	8008778 <_printf_i+0xe8>
 8008772:	0649      	lsls	r1, r1, #25
 8008774:	bf48      	it	mi
 8008776:	b2ad      	uxthmi	r5, r5
 8008778:	2f6f      	cmp	r7, #111	@ 0x6f
 800877a:	6033      	str	r3, [r6, #0]
 800877c:	bf14      	ite	ne
 800877e:	230a      	movne	r3, #10
 8008780:	2308      	moveq	r3, #8
 8008782:	4850      	ldr	r0, [pc, #320]	@ (80088c4 <_printf_i+0x234>)
 8008784:	2100      	movs	r1, #0
 8008786:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800878a:	6866      	ldr	r6, [r4, #4]
 800878c:	2e00      	cmp	r6, #0
 800878e:	60a6      	str	r6, [r4, #8]
 8008790:	db05      	blt.n	800879e <_printf_i+0x10e>
 8008792:	6821      	ldr	r1, [r4, #0]
 8008794:	432e      	orrs	r6, r5
 8008796:	f021 0104 	bic.w	r1, r1, #4
 800879a:	6021      	str	r1, [r4, #0]
 800879c:	d04b      	beq.n	8008836 <_printf_i+0x1a6>
 800879e:	4616      	mov	r6, r2
 80087a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80087a4:	fb03 5711 	mls	r7, r3, r1, r5
 80087a8:	5dc7      	ldrb	r7, [r0, r7]
 80087aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80087ae:	462f      	mov	r7, r5
 80087b0:	42bb      	cmp	r3, r7
 80087b2:	460d      	mov	r5, r1
 80087b4:	d9f4      	bls.n	80087a0 <_printf_i+0x110>
 80087b6:	2b08      	cmp	r3, #8
 80087b8:	d10b      	bne.n	80087d2 <_printf_i+0x142>
 80087ba:	6823      	ldr	r3, [r4, #0]
 80087bc:	07df      	lsls	r7, r3, #31
 80087be:	d508      	bpl.n	80087d2 <_printf_i+0x142>
 80087c0:	6923      	ldr	r3, [r4, #16]
 80087c2:	6861      	ldr	r1, [r4, #4]
 80087c4:	4299      	cmp	r1, r3
 80087c6:	bfde      	ittt	le
 80087c8:	2330      	movle	r3, #48	@ 0x30
 80087ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80087ce:	f106 36ff 	addle.w	r6, r6, #4294967295
 80087d2:	1b92      	subs	r2, r2, r6
 80087d4:	6122      	str	r2, [r4, #16]
 80087d6:	464b      	mov	r3, r9
 80087d8:	4621      	mov	r1, r4
 80087da:	4640      	mov	r0, r8
 80087dc:	f8cd a000 	str.w	sl, [sp]
 80087e0:	aa03      	add	r2, sp, #12
 80087e2:	f7ff fee3 	bl	80085ac <_printf_common>
 80087e6:	3001      	adds	r0, #1
 80087e8:	d14a      	bne.n	8008880 <_printf_i+0x1f0>
 80087ea:	f04f 30ff 	mov.w	r0, #4294967295
 80087ee:	b004      	add	sp, #16
 80087f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087f4:	6823      	ldr	r3, [r4, #0]
 80087f6:	f043 0320 	orr.w	r3, r3, #32
 80087fa:	6023      	str	r3, [r4, #0]
 80087fc:	2778      	movs	r7, #120	@ 0x78
 80087fe:	4832      	ldr	r0, [pc, #200]	@ (80088c8 <_printf_i+0x238>)
 8008800:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008804:	6823      	ldr	r3, [r4, #0]
 8008806:	6831      	ldr	r1, [r6, #0]
 8008808:	061f      	lsls	r7, r3, #24
 800880a:	f851 5b04 	ldr.w	r5, [r1], #4
 800880e:	d402      	bmi.n	8008816 <_printf_i+0x186>
 8008810:	065f      	lsls	r7, r3, #25
 8008812:	bf48      	it	mi
 8008814:	b2ad      	uxthmi	r5, r5
 8008816:	6031      	str	r1, [r6, #0]
 8008818:	07d9      	lsls	r1, r3, #31
 800881a:	bf44      	itt	mi
 800881c:	f043 0320 	orrmi.w	r3, r3, #32
 8008820:	6023      	strmi	r3, [r4, #0]
 8008822:	b11d      	cbz	r5, 800882c <_printf_i+0x19c>
 8008824:	2310      	movs	r3, #16
 8008826:	e7ad      	b.n	8008784 <_printf_i+0xf4>
 8008828:	4826      	ldr	r0, [pc, #152]	@ (80088c4 <_printf_i+0x234>)
 800882a:	e7e9      	b.n	8008800 <_printf_i+0x170>
 800882c:	6823      	ldr	r3, [r4, #0]
 800882e:	f023 0320 	bic.w	r3, r3, #32
 8008832:	6023      	str	r3, [r4, #0]
 8008834:	e7f6      	b.n	8008824 <_printf_i+0x194>
 8008836:	4616      	mov	r6, r2
 8008838:	e7bd      	b.n	80087b6 <_printf_i+0x126>
 800883a:	6833      	ldr	r3, [r6, #0]
 800883c:	6825      	ldr	r5, [r4, #0]
 800883e:	1d18      	adds	r0, r3, #4
 8008840:	6961      	ldr	r1, [r4, #20]
 8008842:	6030      	str	r0, [r6, #0]
 8008844:	062e      	lsls	r6, r5, #24
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	d501      	bpl.n	800884e <_printf_i+0x1be>
 800884a:	6019      	str	r1, [r3, #0]
 800884c:	e002      	b.n	8008854 <_printf_i+0x1c4>
 800884e:	0668      	lsls	r0, r5, #25
 8008850:	d5fb      	bpl.n	800884a <_printf_i+0x1ba>
 8008852:	8019      	strh	r1, [r3, #0]
 8008854:	2300      	movs	r3, #0
 8008856:	4616      	mov	r6, r2
 8008858:	6123      	str	r3, [r4, #16]
 800885a:	e7bc      	b.n	80087d6 <_printf_i+0x146>
 800885c:	6833      	ldr	r3, [r6, #0]
 800885e:	2100      	movs	r1, #0
 8008860:	1d1a      	adds	r2, r3, #4
 8008862:	6032      	str	r2, [r6, #0]
 8008864:	681e      	ldr	r6, [r3, #0]
 8008866:	6862      	ldr	r2, [r4, #4]
 8008868:	4630      	mov	r0, r6
 800886a:	f000 f8ed 	bl	8008a48 <memchr>
 800886e:	b108      	cbz	r0, 8008874 <_printf_i+0x1e4>
 8008870:	1b80      	subs	r0, r0, r6
 8008872:	6060      	str	r0, [r4, #4]
 8008874:	6863      	ldr	r3, [r4, #4]
 8008876:	6123      	str	r3, [r4, #16]
 8008878:	2300      	movs	r3, #0
 800887a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800887e:	e7aa      	b.n	80087d6 <_printf_i+0x146>
 8008880:	4632      	mov	r2, r6
 8008882:	4649      	mov	r1, r9
 8008884:	4640      	mov	r0, r8
 8008886:	6923      	ldr	r3, [r4, #16]
 8008888:	47d0      	blx	sl
 800888a:	3001      	adds	r0, #1
 800888c:	d0ad      	beq.n	80087ea <_printf_i+0x15a>
 800888e:	6823      	ldr	r3, [r4, #0]
 8008890:	079b      	lsls	r3, r3, #30
 8008892:	d413      	bmi.n	80088bc <_printf_i+0x22c>
 8008894:	68e0      	ldr	r0, [r4, #12]
 8008896:	9b03      	ldr	r3, [sp, #12]
 8008898:	4298      	cmp	r0, r3
 800889a:	bfb8      	it	lt
 800889c:	4618      	movlt	r0, r3
 800889e:	e7a6      	b.n	80087ee <_printf_i+0x15e>
 80088a0:	2301      	movs	r3, #1
 80088a2:	4632      	mov	r2, r6
 80088a4:	4649      	mov	r1, r9
 80088a6:	4640      	mov	r0, r8
 80088a8:	47d0      	blx	sl
 80088aa:	3001      	adds	r0, #1
 80088ac:	d09d      	beq.n	80087ea <_printf_i+0x15a>
 80088ae:	3501      	adds	r5, #1
 80088b0:	68e3      	ldr	r3, [r4, #12]
 80088b2:	9903      	ldr	r1, [sp, #12]
 80088b4:	1a5b      	subs	r3, r3, r1
 80088b6:	42ab      	cmp	r3, r5
 80088b8:	dcf2      	bgt.n	80088a0 <_printf_i+0x210>
 80088ba:	e7eb      	b.n	8008894 <_printf_i+0x204>
 80088bc:	2500      	movs	r5, #0
 80088be:	f104 0619 	add.w	r6, r4, #25
 80088c2:	e7f5      	b.n	80088b0 <_printf_i+0x220>
 80088c4:	08009ebb 	.word	0x08009ebb
 80088c8:	08009ecc 	.word	0x08009ecc

080088cc <__swbuf_r>:
 80088cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80088ce:	460e      	mov	r6, r1
 80088d0:	4614      	mov	r4, r2
 80088d2:	4605      	mov	r5, r0
 80088d4:	b118      	cbz	r0, 80088de <__swbuf_r+0x12>
 80088d6:	6a03      	ldr	r3, [r0, #32]
 80088d8:	b90b      	cbnz	r3, 80088de <__swbuf_r+0x12>
 80088da:	f7ff f99b 	bl	8007c14 <__sinit>
 80088de:	69a3      	ldr	r3, [r4, #24]
 80088e0:	60a3      	str	r3, [r4, #8]
 80088e2:	89a3      	ldrh	r3, [r4, #12]
 80088e4:	071a      	lsls	r2, r3, #28
 80088e6:	d501      	bpl.n	80088ec <__swbuf_r+0x20>
 80088e8:	6923      	ldr	r3, [r4, #16]
 80088ea:	b943      	cbnz	r3, 80088fe <__swbuf_r+0x32>
 80088ec:	4621      	mov	r1, r4
 80088ee:	4628      	mov	r0, r5
 80088f0:	f000 f82a 	bl	8008948 <__swsetup_r>
 80088f4:	b118      	cbz	r0, 80088fe <__swbuf_r+0x32>
 80088f6:	f04f 37ff 	mov.w	r7, #4294967295
 80088fa:	4638      	mov	r0, r7
 80088fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088fe:	6823      	ldr	r3, [r4, #0]
 8008900:	6922      	ldr	r2, [r4, #16]
 8008902:	b2f6      	uxtb	r6, r6
 8008904:	1a98      	subs	r0, r3, r2
 8008906:	6963      	ldr	r3, [r4, #20]
 8008908:	4637      	mov	r7, r6
 800890a:	4283      	cmp	r3, r0
 800890c:	dc05      	bgt.n	800891a <__swbuf_r+0x4e>
 800890e:	4621      	mov	r1, r4
 8008910:	4628      	mov	r0, r5
 8008912:	f7ff f8b7 	bl	8007a84 <_fflush_r>
 8008916:	2800      	cmp	r0, #0
 8008918:	d1ed      	bne.n	80088f6 <__swbuf_r+0x2a>
 800891a:	68a3      	ldr	r3, [r4, #8]
 800891c:	3b01      	subs	r3, #1
 800891e:	60a3      	str	r3, [r4, #8]
 8008920:	6823      	ldr	r3, [r4, #0]
 8008922:	1c5a      	adds	r2, r3, #1
 8008924:	6022      	str	r2, [r4, #0]
 8008926:	701e      	strb	r6, [r3, #0]
 8008928:	6962      	ldr	r2, [r4, #20]
 800892a:	1c43      	adds	r3, r0, #1
 800892c:	429a      	cmp	r2, r3
 800892e:	d004      	beq.n	800893a <__swbuf_r+0x6e>
 8008930:	89a3      	ldrh	r3, [r4, #12]
 8008932:	07db      	lsls	r3, r3, #31
 8008934:	d5e1      	bpl.n	80088fa <__swbuf_r+0x2e>
 8008936:	2e0a      	cmp	r6, #10
 8008938:	d1df      	bne.n	80088fa <__swbuf_r+0x2e>
 800893a:	4621      	mov	r1, r4
 800893c:	4628      	mov	r0, r5
 800893e:	f7ff f8a1 	bl	8007a84 <_fflush_r>
 8008942:	2800      	cmp	r0, #0
 8008944:	d0d9      	beq.n	80088fa <__swbuf_r+0x2e>
 8008946:	e7d6      	b.n	80088f6 <__swbuf_r+0x2a>

08008948 <__swsetup_r>:
 8008948:	b538      	push	{r3, r4, r5, lr}
 800894a:	4b29      	ldr	r3, [pc, #164]	@ (80089f0 <__swsetup_r+0xa8>)
 800894c:	4605      	mov	r5, r0
 800894e:	6818      	ldr	r0, [r3, #0]
 8008950:	460c      	mov	r4, r1
 8008952:	b118      	cbz	r0, 800895c <__swsetup_r+0x14>
 8008954:	6a03      	ldr	r3, [r0, #32]
 8008956:	b90b      	cbnz	r3, 800895c <__swsetup_r+0x14>
 8008958:	f7ff f95c 	bl	8007c14 <__sinit>
 800895c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008960:	0719      	lsls	r1, r3, #28
 8008962:	d422      	bmi.n	80089aa <__swsetup_r+0x62>
 8008964:	06da      	lsls	r2, r3, #27
 8008966:	d407      	bmi.n	8008978 <__swsetup_r+0x30>
 8008968:	2209      	movs	r2, #9
 800896a:	602a      	str	r2, [r5, #0]
 800896c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008970:	f04f 30ff 	mov.w	r0, #4294967295
 8008974:	81a3      	strh	r3, [r4, #12]
 8008976:	e033      	b.n	80089e0 <__swsetup_r+0x98>
 8008978:	0758      	lsls	r0, r3, #29
 800897a:	d512      	bpl.n	80089a2 <__swsetup_r+0x5a>
 800897c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800897e:	b141      	cbz	r1, 8008992 <__swsetup_r+0x4a>
 8008980:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008984:	4299      	cmp	r1, r3
 8008986:	d002      	beq.n	800898e <__swsetup_r+0x46>
 8008988:	4628      	mov	r0, r5
 800898a:	f7ff fa81 	bl	8007e90 <_free_r>
 800898e:	2300      	movs	r3, #0
 8008990:	6363      	str	r3, [r4, #52]	@ 0x34
 8008992:	89a3      	ldrh	r3, [r4, #12]
 8008994:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008998:	81a3      	strh	r3, [r4, #12]
 800899a:	2300      	movs	r3, #0
 800899c:	6063      	str	r3, [r4, #4]
 800899e:	6923      	ldr	r3, [r4, #16]
 80089a0:	6023      	str	r3, [r4, #0]
 80089a2:	89a3      	ldrh	r3, [r4, #12]
 80089a4:	f043 0308 	orr.w	r3, r3, #8
 80089a8:	81a3      	strh	r3, [r4, #12]
 80089aa:	6923      	ldr	r3, [r4, #16]
 80089ac:	b94b      	cbnz	r3, 80089c2 <__swsetup_r+0x7a>
 80089ae:	89a3      	ldrh	r3, [r4, #12]
 80089b0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80089b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80089b8:	d003      	beq.n	80089c2 <__swsetup_r+0x7a>
 80089ba:	4621      	mov	r1, r4
 80089bc:	4628      	mov	r0, r5
 80089be:	f000 f8b2 	bl	8008b26 <__smakebuf_r>
 80089c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089c6:	f013 0201 	ands.w	r2, r3, #1
 80089ca:	d00a      	beq.n	80089e2 <__swsetup_r+0x9a>
 80089cc:	2200      	movs	r2, #0
 80089ce:	60a2      	str	r2, [r4, #8]
 80089d0:	6962      	ldr	r2, [r4, #20]
 80089d2:	4252      	negs	r2, r2
 80089d4:	61a2      	str	r2, [r4, #24]
 80089d6:	6922      	ldr	r2, [r4, #16]
 80089d8:	b942      	cbnz	r2, 80089ec <__swsetup_r+0xa4>
 80089da:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80089de:	d1c5      	bne.n	800896c <__swsetup_r+0x24>
 80089e0:	bd38      	pop	{r3, r4, r5, pc}
 80089e2:	0799      	lsls	r1, r3, #30
 80089e4:	bf58      	it	pl
 80089e6:	6962      	ldrpl	r2, [r4, #20]
 80089e8:	60a2      	str	r2, [r4, #8]
 80089ea:	e7f4      	b.n	80089d6 <__swsetup_r+0x8e>
 80089ec:	2000      	movs	r0, #0
 80089ee:	e7f7      	b.n	80089e0 <__swsetup_r+0x98>
 80089f0:	2000008c 	.word	0x2000008c

080089f4 <memmove>:
 80089f4:	4288      	cmp	r0, r1
 80089f6:	b510      	push	{r4, lr}
 80089f8:	eb01 0402 	add.w	r4, r1, r2
 80089fc:	d902      	bls.n	8008a04 <memmove+0x10>
 80089fe:	4284      	cmp	r4, r0
 8008a00:	4623      	mov	r3, r4
 8008a02:	d807      	bhi.n	8008a14 <memmove+0x20>
 8008a04:	1e43      	subs	r3, r0, #1
 8008a06:	42a1      	cmp	r1, r4
 8008a08:	d008      	beq.n	8008a1c <memmove+0x28>
 8008a0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a12:	e7f8      	b.n	8008a06 <memmove+0x12>
 8008a14:	4601      	mov	r1, r0
 8008a16:	4402      	add	r2, r0
 8008a18:	428a      	cmp	r2, r1
 8008a1a:	d100      	bne.n	8008a1e <memmove+0x2a>
 8008a1c:	bd10      	pop	{r4, pc}
 8008a1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a26:	e7f7      	b.n	8008a18 <memmove+0x24>

08008a28 <_sbrk_r>:
 8008a28:	b538      	push	{r3, r4, r5, lr}
 8008a2a:	2300      	movs	r3, #0
 8008a2c:	4d05      	ldr	r5, [pc, #20]	@ (8008a44 <_sbrk_r+0x1c>)
 8008a2e:	4604      	mov	r4, r0
 8008a30:	4608      	mov	r0, r1
 8008a32:	602b      	str	r3, [r5, #0]
 8008a34:	f7f8 fd78 	bl	8001528 <_sbrk>
 8008a38:	1c43      	adds	r3, r0, #1
 8008a3a:	d102      	bne.n	8008a42 <_sbrk_r+0x1a>
 8008a3c:	682b      	ldr	r3, [r5, #0]
 8008a3e:	b103      	cbz	r3, 8008a42 <_sbrk_r+0x1a>
 8008a40:	6023      	str	r3, [r4, #0]
 8008a42:	bd38      	pop	{r3, r4, r5, pc}
 8008a44:	20000658 	.word	0x20000658

08008a48 <memchr>:
 8008a48:	4603      	mov	r3, r0
 8008a4a:	b510      	push	{r4, lr}
 8008a4c:	b2c9      	uxtb	r1, r1
 8008a4e:	4402      	add	r2, r0
 8008a50:	4293      	cmp	r3, r2
 8008a52:	4618      	mov	r0, r3
 8008a54:	d101      	bne.n	8008a5a <memchr+0x12>
 8008a56:	2000      	movs	r0, #0
 8008a58:	e003      	b.n	8008a62 <memchr+0x1a>
 8008a5a:	7804      	ldrb	r4, [r0, #0]
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	428c      	cmp	r4, r1
 8008a60:	d1f6      	bne.n	8008a50 <memchr+0x8>
 8008a62:	bd10      	pop	{r4, pc}

08008a64 <memcpy>:
 8008a64:	440a      	add	r2, r1
 8008a66:	4291      	cmp	r1, r2
 8008a68:	f100 33ff 	add.w	r3, r0, #4294967295
 8008a6c:	d100      	bne.n	8008a70 <memcpy+0xc>
 8008a6e:	4770      	bx	lr
 8008a70:	b510      	push	{r4, lr}
 8008a72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a76:	4291      	cmp	r1, r2
 8008a78:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a7c:	d1f9      	bne.n	8008a72 <memcpy+0xe>
 8008a7e:	bd10      	pop	{r4, pc}

08008a80 <_realloc_r>:
 8008a80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a84:	4607      	mov	r7, r0
 8008a86:	4614      	mov	r4, r2
 8008a88:	460d      	mov	r5, r1
 8008a8a:	b921      	cbnz	r1, 8008a96 <_realloc_r+0x16>
 8008a8c:	4611      	mov	r1, r2
 8008a8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008a92:	f7ff ba67 	b.w	8007f64 <_malloc_r>
 8008a96:	b92a      	cbnz	r2, 8008aa4 <_realloc_r+0x24>
 8008a98:	f7ff f9fa 	bl	8007e90 <_free_r>
 8008a9c:	4625      	mov	r5, r4
 8008a9e:	4628      	mov	r0, r5
 8008aa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008aa4:	f000 f89e 	bl	8008be4 <_malloc_usable_size_r>
 8008aa8:	4284      	cmp	r4, r0
 8008aaa:	4606      	mov	r6, r0
 8008aac:	d802      	bhi.n	8008ab4 <_realloc_r+0x34>
 8008aae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008ab2:	d8f4      	bhi.n	8008a9e <_realloc_r+0x1e>
 8008ab4:	4621      	mov	r1, r4
 8008ab6:	4638      	mov	r0, r7
 8008ab8:	f7ff fa54 	bl	8007f64 <_malloc_r>
 8008abc:	4680      	mov	r8, r0
 8008abe:	b908      	cbnz	r0, 8008ac4 <_realloc_r+0x44>
 8008ac0:	4645      	mov	r5, r8
 8008ac2:	e7ec      	b.n	8008a9e <_realloc_r+0x1e>
 8008ac4:	42b4      	cmp	r4, r6
 8008ac6:	4622      	mov	r2, r4
 8008ac8:	4629      	mov	r1, r5
 8008aca:	bf28      	it	cs
 8008acc:	4632      	movcs	r2, r6
 8008ace:	f7ff ffc9 	bl	8008a64 <memcpy>
 8008ad2:	4629      	mov	r1, r5
 8008ad4:	4638      	mov	r0, r7
 8008ad6:	f7ff f9db 	bl	8007e90 <_free_r>
 8008ada:	e7f1      	b.n	8008ac0 <_realloc_r+0x40>

08008adc <__swhatbuf_r>:
 8008adc:	b570      	push	{r4, r5, r6, lr}
 8008ade:	460c      	mov	r4, r1
 8008ae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ae4:	4615      	mov	r5, r2
 8008ae6:	2900      	cmp	r1, #0
 8008ae8:	461e      	mov	r6, r3
 8008aea:	b096      	sub	sp, #88	@ 0x58
 8008aec:	da0c      	bge.n	8008b08 <__swhatbuf_r+0x2c>
 8008aee:	89a3      	ldrh	r3, [r4, #12]
 8008af0:	2100      	movs	r1, #0
 8008af2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008af6:	bf14      	ite	ne
 8008af8:	2340      	movne	r3, #64	@ 0x40
 8008afa:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008afe:	2000      	movs	r0, #0
 8008b00:	6031      	str	r1, [r6, #0]
 8008b02:	602b      	str	r3, [r5, #0]
 8008b04:	b016      	add	sp, #88	@ 0x58
 8008b06:	bd70      	pop	{r4, r5, r6, pc}
 8008b08:	466a      	mov	r2, sp
 8008b0a:	f000 f849 	bl	8008ba0 <_fstat_r>
 8008b0e:	2800      	cmp	r0, #0
 8008b10:	dbed      	blt.n	8008aee <__swhatbuf_r+0x12>
 8008b12:	9901      	ldr	r1, [sp, #4]
 8008b14:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008b18:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008b1c:	4259      	negs	r1, r3
 8008b1e:	4159      	adcs	r1, r3
 8008b20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b24:	e7eb      	b.n	8008afe <__swhatbuf_r+0x22>

08008b26 <__smakebuf_r>:
 8008b26:	898b      	ldrh	r3, [r1, #12]
 8008b28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b2a:	079d      	lsls	r5, r3, #30
 8008b2c:	4606      	mov	r6, r0
 8008b2e:	460c      	mov	r4, r1
 8008b30:	d507      	bpl.n	8008b42 <__smakebuf_r+0x1c>
 8008b32:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008b36:	6023      	str	r3, [r4, #0]
 8008b38:	6123      	str	r3, [r4, #16]
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	6163      	str	r3, [r4, #20]
 8008b3e:	b003      	add	sp, #12
 8008b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b42:	466a      	mov	r2, sp
 8008b44:	ab01      	add	r3, sp, #4
 8008b46:	f7ff ffc9 	bl	8008adc <__swhatbuf_r>
 8008b4a:	9f00      	ldr	r7, [sp, #0]
 8008b4c:	4605      	mov	r5, r0
 8008b4e:	4639      	mov	r1, r7
 8008b50:	4630      	mov	r0, r6
 8008b52:	f7ff fa07 	bl	8007f64 <_malloc_r>
 8008b56:	b948      	cbnz	r0, 8008b6c <__smakebuf_r+0x46>
 8008b58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b5c:	059a      	lsls	r2, r3, #22
 8008b5e:	d4ee      	bmi.n	8008b3e <__smakebuf_r+0x18>
 8008b60:	f023 0303 	bic.w	r3, r3, #3
 8008b64:	f043 0302 	orr.w	r3, r3, #2
 8008b68:	81a3      	strh	r3, [r4, #12]
 8008b6a:	e7e2      	b.n	8008b32 <__smakebuf_r+0xc>
 8008b6c:	89a3      	ldrh	r3, [r4, #12]
 8008b6e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008b72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b76:	81a3      	strh	r3, [r4, #12]
 8008b78:	9b01      	ldr	r3, [sp, #4]
 8008b7a:	6020      	str	r0, [r4, #0]
 8008b7c:	b15b      	cbz	r3, 8008b96 <__smakebuf_r+0x70>
 8008b7e:	4630      	mov	r0, r6
 8008b80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b84:	f000 f81e 	bl	8008bc4 <_isatty_r>
 8008b88:	b128      	cbz	r0, 8008b96 <__smakebuf_r+0x70>
 8008b8a:	89a3      	ldrh	r3, [r4, #12]
 8008b8c:	f023 0303 	bic.w	r3, r3, #3
 8008b90:	f043 0301 	orr.w	r3, r3, #1
 8008b94:	81a3      	strh	r3, [r4, #12]
 8008b96:	89a3      	ldrh	r3, [r4, #12]
 8008b98:	431d      	orrs	r5, r3
 8008b9a:	81a5      	strh	r5, [r4, #12]
 8008b9c:	e7cf      	b.n	8008b3e <__smakebuf_r+0x18>
	...

08008ba0 <_fstat_r>:
 8008ba0:	b538      	push	{r3, r4, r5, lr}
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	4d06      	ldr	r5, [pc, #24]	@ (8008bc0 <_fstat_r+0x20>)
 8008ba6:	4604      	mov	r4, r0
 8008ba8:	4608      	mov	r0, r1
 8008baa:	4611      	mov	r1, r2
 8008bac:	602b      	str	r3, [r5, #0]
 8008bae:	f7fe fd66 	bl	800767e <_fstat>
 8008bb2:	1c43      	adds	r3, r0, #1
 8008bb4:	d102      	bne.n	8008bbc <_fstat_r+0x1c>
 8008bb6:	682b      	ldr	r3, [r5, #0]
 8008bb8:	b103      	cbz	r3, 8008bbc <_fstat_r+0x1c>
 8008bba:	6023      	str	r3, [r4, #0]
 8008bbc:	bd38      	pop	{r3, r4, r5, pc}
 8008bbe:	bf00      	nop
 8008bc0:	20000658 	.word	0x20000658

08008bc4 <_isatty_r>:
 8008bc4:	b538      	push	{r3, r4, r5, lr}
 8008bc6:	2300      	movs	r3, #0
 8008bc8:	4d05      	ldr	r5, [pc, #20]	@ (8008be0 <_isatty_r+0x1c>)
 8008bca:	4604      	mov	r4, r0
 8008bcc:	4608      	mov	r0, r1
 8008bce:	602b      	str	r3, [r5, #0]
 8008bd0:	f7fe feba 	bl	8007948 <_isatty>
 8008bd4:	1c43      	adds	r3, r0, #1
 8008bd6:	d102      	bne.n	8008bde <_isatty_r+0x1a>
 8008bd8:	682b      	ldr	r3, [r5, #0]
 8008bda:	b103      	cbz	r3, 8008bde <_isatty_r+0x1a>
 8008bdc:	6023      	str	r3, [r4, #0]
 8008bde:	bd38      	pop	{r3, r4, r5, pc}
 8008be0:	20000658 	.word	0x20000658

08008be4 <_malloc_usable_size_r>:
 8008be4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008be8:	1f18      	subs	r0, r3, #4
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	bfbc      	itt	lt
 8008bee:	580b      	ldrlt	r3, [r1, r0]
 8008bf0:	18c0      	addlt	r0, r0, r3
 8008bf2:	4770      	bx	lr

08008bf4 <cosf>:
 8008bf4:	b507      	push	{r0, r1, r2, lr}
 8008bf6:	4a1a      	ldr	r2, [pc, #104]	@ (8008c60 <cosf+0x6c>)
 8008bf8:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8008bfc:	4293      	cmp	r3, r2
 8008bfe:	4601      	mov	r1, r0
 8008c00:	d805      	bhi.n	8008c0e <cosf+0x1a>
 8008c02:	2100      	movs	r1, #0
 8008c04:	b003      	add	sp, #12
 8008c06:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c0a:	f000 b82b 	b.w	8008c64 <__kernel_cosf>
 8008c0e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008c12:	d304      	bcc.n	8008c1e <cosf+0x2a>
 8008c14:	f7f7 fec6 	bl	80009a4 <__aeabi_fsub>
 8008c18:	b003      	add	sp, #12
 8008c1a:	f85d fb04 	ldr.w	pc, [sp], #4
 8008c1e:	4669      	mov	r1, sp
 8008c20:	f000 f916 	bl	8008e50 <__ieee754_rem_pio2f>
 8008c24:	f000 0203 	and.w	r2, r0, #3
 8008c28:	2a01      	cmp	r2, #1
 8008c2a:	d007      	beq.n	8008c3c <cosf+0x48>
 8008c2c:	2a02      	cmp	r2, #2
 8008c2e:	d00c      	beq.n	8008c4a <cosf+0x56>
 8008c30:	b982      	cbnz	r2, 8008c54 <cosf+0x60>
 8008c32:	9901      	ldr	r1, [sp, #4]
 8008c34:	9800      	ldr	r0, [sp, #0]
 8008c36:	f000 f815 	bl	8008c64 <__kernel_cosf>
 8008c3a:	e7ed      	b.n	8008c18 <cosf+0x24>
 8008c3c:	9901      	ldr	r1, [sp, #4]
 8008c3e:	9800      	ldr	r0, [sp, #0]
 8008c40:	f000 f890 	bl	8008d64 <__kernel_sinf>
 8008c44:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8008c48:	e7e6      	b.n	8008c18 <cosf+0x24>
 8008c4a:	9901      	ldr	r1, [sp, #4]
 8008c4c:	9800      	ldr	r0, [sp, #0]
 8008c4e:	f000 f809 	bl	8008c64 <__kernel_cosf>
 8008c52:	e7f7      	b.n	8008c44 <cosf+0x50>
 8008c54:	2201      	movs	r2, #1
 8008c56:	9901      	ldr	r1, [sp, #4]
 8008c58:	9800      	ldr	r0, [sp, #0]
 8008c5a:	f000 f883 	bl	8008d64 <__kernel_sinf>
 8008c5e:	e7db      	b.n	8008c18 <cosf+0x24>
 8008c60:	3f490fd8 	.word	0x3f490fd8

08008c64 <__kernel_cosf>:
 8008c64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c68:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8008c6c:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 8008c70:	4606      	mov	r6, r0
 8008c72:	4688      	mov	r8, r1
 8008c74:	d203      	bcs.n	8008c7e <__kernel_cosf+0x1a>
 8008c76:	f7f8 f965 	bl	8000f44 <__aeabi_f2iz>
 8008c7a:	2800      	cmp	r0, #0
 8008c7c:	d05c      	beq.n	8008d38 <__kernel_cosf+0xd4>
 8008c7e:	4631      	mov	r1, r6
 8008c80:	4630      	mov	r0, r6
 8008c82:	f7f7 ff99 	bl	8000bb8 <__aeabi_fmul>
 8008c86:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8008c8a:	4604      	mov	r4, r0
 8008c8c:	f7f7 ff94 	bl	8000bb8 <__aeabi_fmul>
 8008c90:	492b      	ldr	r1, [pc, #172]	@ (8008d40 <__kernel_cosf+0xdc>)
 8008c92:	4607      	mov	r7, r0
 8008c94:	4620      	mov	r0, r4
 8008c96:	f7f7 ff8f 	bl	8000bb8 <__aeabi_fmul>
 8008c9a:	492a      	ldr	r1, [pc, #168]	@ (8008d44 <__kernel_cosf+0xe0>)
 8008c9c:	f7f7 fe84 	bl	80009a8 <__addsf3>
 8008ca0:	4621      	mov	r1, r4
 8008ca2:	f7f7 ff89 	bl	8000bb8 <__aeabi_fmul>
 8008ca6:	4928      	ldr	r1, [pc, #160]	@ (8008d48 <__kernel_cosf+0xe4>)
 8008ca8:	f7f7 fe7c 	bl	80009a4 <__aeabi_fsub>
 8008cac:	4621      	mov	r1, r4
 8008cae:	f7f7 ff83 	bl	8000bb8 <__aeabi_fmul>
 8008cb2:	4926      	ldr	r1, [pc, #152]	@ (8008d4c <__kernel_cosf+0xe8>)
 8008cb4:	f7f7 fe78 	bl	80009a8 <__addsf3>
 8008cb8:	4621      	mov	r1, r4
 8008cba:	f7f7 ff7d 	bl	8000bb8 <__aeabi_fmul>
 8008cbe:	4924      	ldr	r1, [pc, #144]	@ (8008d50 <__kernel_cosf+0xec>)
 8008cc0:	f7f7 fe70 	bl	80009a4 <__aeabi_fsub>
 8008cc4:	4621      	mov	r1, r4
 8008cc6:	f7f7 ff77 	bl	8000bb8 <__aeabi_fmul>
 8008cca:	4922      	ldr	r1, [pc, #136]	@ (8008d54 <__kernel_cosf+0xf0>)
 8008ccc:	f7f7 fe6c 	bl	80009a8 <__addsf3>
 8008cd0:	4621      	mov	r1, r4
 8008cd2:	f7f7 ff71 	bl	8000bb8 <__aeabi_fmul>
 8008cd6:	4621      	mov	r1, r4
 8008cd8:	f7f7 ff6e 	bl	8000bb8 <__aeabi_fmul>
 8008cdc:	4641      	mov	r1, r8
 8008cde:	4604      	mov	r4, r0
 8008ce0:	4630      	mov	r0, r6
 8008ce2:	f7f7 ff69 	bl	8000bb8 <__aeabi_fmul>
 8008ce6:	4601      	mov	r1, r0
 8008ce8:	4620      	mov	r0, r4
 8008cea:	f7f7 fe5b 	bl	80009a4 <__aeabi_fsub>
 8008cee:	4b1a      	ldr	r3, [pc, #104]	@ (8008d58 <__kernel_cosf+0xf4>)
 8008cf0:	4604      	mov	r4, r0
 8008cf2:	429d      	cmp	r5, r3
 8008cf4:	d80a      	bhi.n	8008d0c <__kernel_cosf+0xa8>
 8008cf6:	4601      	mov	r1, r0
 8008cf8:	4638      	mov	r0, r7
 8008cfa:	f7f7 fe53 	bl	80009a4 <__aeabi_fsub>
 8008cfe:	4601      	mov	r1, r0
 8008d00:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8008d04:	f7f7 fe4e 	bl	80009a4 <__aeabi_fsub>
 8008d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d0c:	4b13      	ldr	r3, [pc, #76]	@ (8008d5c <__kernel_cosf+0xf8>)
 8008d0e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8008d12:	429d      	cmp	r5, r3
 8008d14:	bf8c      	ite	hi
 8008d16:	4d12      	ldrhi	r5, [pc, #72]	@ (8008d60 <__kernel_cosf+0xfc>)
 8008d18:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 8008d1c:	4629      	mov	r1, r5
 8008d1e:	f7f7 fe41 	bl	80009a4 <__aeabi_fsub>
 8008d22:	4629      	mov	r1, r5
 8008d24:	4606      	mov	r6, r0
 8008d26:	4638      	mov	r0, r7
 8008d28:	f7f7 fe3c 	bl	80009a4 <__aeabi_fsub>
 8008d2c:	4621      	mov	r1, r4
 8008d2e:	f7f7 fe39 	bl	80009a4 <__aeabi_fsub>
 8008d32:	4601      	mov	r1, r0
 8008d34:	4630      	mov	r0, r6
 8008d36:	e7e5      	b.n	8008d04 <__kernel_cosf+0xa0>
 8008d38:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8008d3c:	e7e4      	b.n	8008d08 <__kernel_cosf+0xa4>
 8008d3e:	bf00      	nop
 8008d40:	ad47d74e 	.word	0xad47d74e
 8008d44:	310f74f6 	.word	0x310f74f6
 8008d48:	3493f27c 	.word	0x3493f27c
 8008d4c:	37d00d01 	.word	0x37d00d01
 8008d50:	3ab60b61 	.word	0x3ab60b61
 8008d54:	3d2aaaab 	.word	0x3d2aaaab
 8008d58:	3e999999 	.word	0x3e999999
 8008d5c:	3f480000 	.word	0x3f480000
 8008d60:	3e900000 	.word	0x3e900000

08008d64 <__kernel_sinf>:
 8008d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d68:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8008d6c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8008d70:	4604      	mov	r4, r0
 8008d72:	460f      	mov	r7, r1
 8008d74:	4691      	mov	r9, r2
 8008d76:	d203      	bcs.n	8008d80 <__kernel_sinf+0x1c>
 8008d78:	f7f8 f8e4 	bl	8000f44 <__aeabi_f2iz>
 8008d7c:	2800      	cmp	r0, #0
 8008d7e:	d035      	beq.n	8008dec <__kernel_sinf+0x88>
 8008d80:	4621      	mov	r1, r4
 8008d82:	4620      	mov	r0, r4
 8008d84:	f7f7 ff18 	bl	8000bb8 <__aeabi_fmul>
 8008d88:	4605      	mov	r5, r0
 8008d8a:	4601      	mov	r1, r0
 8008d8c:	4620      	mov	r0, r4
 8008d8e:	f7f7 ff13 	bl	8000bb8 <__aeabi_fmul>
 8008d92:	4929      	ldr	r1, [pc, #164]	@ (8008e38 <__kernel_sinf+0xd4>)
 8008d94:	4606      	mov	r6, r0
 8008d96:	4628      	mov	r0, r5
 8008d98:	f7f7 ff0e 	bl	8000bb8 <__aeabi_fmul>
 8008d9c:	4927      	ldr	r1, [pc, #156]	@ (8008e3c <__kernel_sinf+0xd8>)
 8008d9e:	f7f7 fe01 	bl	80009a4 <__aeabi_fsub>
 8008da2:	4629      	mov	r1, r5
 8008da4:	f7f7 ff08 	bl	8000bb8 <__aeabi_fmul>
 8008da8:	4925      	ldr	r1, [pc, #148]	@ (8008e40 <__kernel_sinf+0xdc>)
 8008daa:	f7f7 fdfd 	bl	80009a8 <__addsf3>
 8008dae:	4629      	mov	r1, r5
 8008db0:	f7f7 ff02 	bl	8000bb8 <__aeabi_fmul>
 8008db4:	4923      	ldr	r1, [pc, #140]	@ (8008e44 <__kernel_sinf+0xe0>)
 8008db6:	f7f7 fdf5 	bl	80009a4 <__aeabi_fsub>
 8008dba:	4629      	mov	r1, r5
 8008dbc:	f7f7 fefc 	bl	8000bb8 <__aeabi_fmul>
 8008dc0:	4921      	ldr	r1, [pc, #132]	@ (8008e48 <__kernel_sinf+0xe4>)
 8008dc2:	f7f7 fdf1 	bl	80009a8 <__addsf3>
 8008dc6:	4680      	mov	r8, r0
 8008dc8:	f1b9 0f00 	cmp.w	r9, #0
 8008dcc:	d111      	bne.n	8008df2 <__kernel_sinf+0x8e>
 8008dce:	4601      	mov	r1, r0
 8008dd0:	4628      	mov	r0, r5
 8008dd2:	f7f7 fef1 	bl	8000bb8 <__aeabi_fmul>
 8008dd6:	491d      	ldr	r1, [pc, #116]	@ (8008e4c <__kernel_sinf+0xe8>)
 8008dd8:	f7f7 fde4 	bl	80009a4 <__aeabi_fsub>
 8008ddc:	4631      	mov	r1, r6
 8008dde:	f7f7 feeb 	bl	8000bb8 <__aeabi_fmul>
 8008de2:	4601      	mov	r1, r0
 8008de4:	4620      	mov	r0, r4
 8008de6:	f7f7 fddf 	bl	80009a8 <__addsf3>
 8008dea:	4604      	mov	r4, r0
 8008dec:	4620      	mov	r0, r4
 8008dee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008df2:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8008df6:	4638      	mov	r0, r7
 8008df8:	f7f7 fede 	bl	8000bb8 <__aeabi_fmul>
 8008dfc:	4641      	mov	r1, r8
 8008dfe:	4681      	mov	r9, r0
 8008e00:	4630      	mov	r0, r6
 8008e02:	f7f7 fed9 	bl	8000bb8 <__aeabi_fmul>
 8008e06:	4601      	mov	r1, r0
 8008e08:	4648      	mov	r0, r9
 8008e0a:	f7f7 fdcb 	bl	80009a4 <__aeabi_fsub>
 8008e0e:	4629      	mov	r1, r5
 8008e10:	f7f7 fed2 	bl	8000bb8 <__aeabi_fmul>
 8008e14:	4639      	mov	r1, r7
 8008e16:	f7f7 fdc5 	bl	80009a4 <__aeabi_fsub>
 8008e1a:	490c      	ldr	r1, [pc, #48]	@ (8008e4c <__kernel_sinf+0xe8>)
 8008e1c:	4605      	mov	r5, r0
 8008e1e:	4630      	mov	r0, r6
 8008e20:	f7f7 feca 	bl	8000bb8 <__aeabi_fmul>
 8008e24:	4601      	mov	r1, r0
 8008e26:	4628      	mov	r0, r5
 8008e28:	f7f7 fdbe 	bl	80009a8 <__addsf3>
 8008e2c:	4601      	mov	r1, r0
 8008e2e:	4620      	mov	r0, r4
 8008e30:	f7f7 fdb8 	bl	80009a4 <__aeabi_fsub>
 8008e34:	e7d9      	b.n	8008dea <__kernel_sinf+0x86>
 8008e36:	bf00      	nop
 8008e38:	2f2ec9d3 	.word	0x2f2ec9d3
 8008e3c:	32d72f34 	.word	0x32d72f34
 8008e40:	3638ef1b 	.word	0x3638ef1b
 8008e44:	39500d01 	.word	0x39500d01
 8008e48:	3c088889 	.word	0x3c088889
 8008e4c:	3e2aaaab 	.word	0x3e2aaaab

08008e50 <__ieee754_rem_pio2f>:
 8008e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e54:	4aa4      	ldr	r2, [pc, #656]	@ (80090e8 <__ieee754_rem_pio2f+0x298>)
 8008e56:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 8008e5a:	4590      	cmp	r8, r2
 8008e5c:	460c      	mov	r4, r1
 8008e5e:	4682      	mov	sl, r0
 8008e60:	b087      	sub	sp, #28
 8008e62:	d804      	bhi.n	8008e6e <__ieee754_rem_pio2f+0x1e>
 8008e64:	2300      	movs	r3, #0
 8008e66:	6008      	str	r0, [r1, #0]
 8008e68:	604b      	str	r3, [r1, #4]
 8008e6a:	2500      	movs	r5, #0
 8008e6c:	e01d      	b.n	8008eaa <__ieee754_rem_pio2f+0x5a>
 8008e6e:	4a9f      	ldr	r2, [pc, #636]	@ (80090ec <__ieee754_rem_pio2f+0x29c>)
 8008e70:	4590      	cmp	r8, r2
 8008e72:	d84f      	bhi.n	8008f14 <__ieee754_rem_pio2f+0xc4>
 8008e74:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8008e78:	2800      	cmp	r0, #0
 8008e7a:	499d      	ldr	r1, [pc, #628]	@ (80090f0 <__ieee754_rem_pio2f+0x2a0>)
 8008e7c:	4f9d      	ldr	r7, [pc, #628]	@ (80090f4 <__ieee754_rem_pio2f+0x2a4>)
 8008e7e:	f025 050f 	bic.w	r5, r5, #15
 8008e82:	dd24      	ble.n	8008ece <__ieee754_rem_pio2f+0x7e>
 8008e84:	f7f7 fd8e 	bl	80009a4 <__aeabi_fsub>
 8008e88:	42bd      	cmp	r5, r7
 8008e8a:	4606      	mov	r6, r0
 8008e8c:	d011      	beq.n	8008eb2 <__ieee754_rem_pio2f+0x62>
 8008e8e:	499a      	ldr	r1, [pc, #616]	@ (80090f8 <__ieee754_rem_pio2f+0x2a8>)
 8008e90:	f7f7 fd88 	bl	80009a4 <__aeabi_fsub>
 8008e94:	4601      	mov	r1, r0
 8008e96:	4605      	mov	r5, r0
 8008e98:	4630      	mov	r0, r6
 8008e9a:	f7f7 fd83 	bl	80009a4 <__aeabi_fsub>
 8008e9e:	4996      	ldr	r1, [pc, #600]	@ (80090f8 <__ieee754_rem_pio2f+0x2a8>)
 8008ea0:	f7f7 fd80 	bl	80009a4 <__aeabi_fsub>
 8008ea4:	6025      	str	r5, [r4, #0]
 8008ea6:	2501      	movs	r5, #1
 8008ea8:	6060      	str	r0, [r4, #4]
 8008eaa:	4628      	mov	r0, r5
 8008eac:	b007      	add	sp, #28
 8008eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eb2:	4992      	ldr	r1, [pc, #584]	@ (80090fc <__ieee754_rem_pio2f+0x2ac>)
 8008eb4:	f7f7 fd76 	bl	80009a4 <__aeabi_fsub>
 8008eb8:	4991      	ldr	r1, [pc, #580]	@ (8009100 <__ieee754_rem_pio2f+0x2b0>)
 8008eba:	4606      	mov	r6, r0
 8008ebc:	f7f7 fd72 	bl	80009a4 <__aeabi_fsub>
 8008ec0:	4601      	mov	r1, r0
 8008ec2:	4605      	mov	r5, r0
 8008ec4:	4630      	mov	r0, r6
 8008ec6:	f7f7 fd6d 	bl	80009a4 <__aeabi_fsub>
 8008eca:	498d      	ldr	r1, [pc, #564]	@ (8009100 <__ieee754_rem_pio2f+0x2b0>)
 8008ecc:	e7e8      	b.n	8008ea0 <__ieee754_rem_pio2f+0x50>
 8008ece:	f7f7 fd6b 	bl	80009a8 <__addsf3>
 8008ed2:	42bd      	cmp	r5, r7
 8008ed4:	4606      	mov	r6, r0
 8008ed6:	d00f      	beq.n	8008ef8 <__ieee754_rem_pio2f+0xa8>
 8008ed8:	4987      	ldr	r1, [pc, #540]	@ (80090f8 <__ieee754_rem_pio2f+0x2a8>)
 8008eda:	f7f7 fd65 	bl	80009a8 <__addsf3>
 8008ede:	4601      	mov	r1, r0
 8008ee0:	4605      	mov	r5, r0
 8008ee2:	4630      	mov	r0, r6
 8008ee4:	f7f7 fd5e 	bl	80009a4 <__aeabi_fsub>
 8008ee8:	4983      	ldr	r1, [pc, #524]	@ (80090f8 <__ieee754_rem_pio2f+0x2a8>)
 8008eea:	f7f7 fd5d 	bl	80009a8 <__addsf3>
 8008eee:	6025      	str	r5, [r4, #0]
 8008ef0:	6060      	str	r0, [r4, #4]
 8008ef2:	f04f 35ff 	mov.w	r5, #4294967295
 8008ef6:	e7d8      	b.n	8008eaa <__ieee754_rem_pio2f+0x5a>
 8008ef8:	4980      	ldr	r1, [pc, #512]	@ (80090fc <__ieee754_rem_pio2f+0x2ac>)
 8008efa:	f7f7 fd55 	bl	80009a8 <__addsf3>
 8008efe:	4980      	ldr	r1, [pc, #512]	@ (8009100 <__ieee754_rem_pio2f+0x2b0>)
 8008f00:	4606      	mov	r6, r0
 8008f02:	f7f7 fd51 	bl	80009a8 <__addsf3>
 8008f06:	4601      	mov	r1, r0
 8008f08:	4605      	mov	r5, r0
 8008f0a:	4630      	mov	r0, r6
 8008f0c:	f7f7 fd4a 	bl	80009a4 <__aeabi_fsub>
 8008f10:	497b      	ldr	r1, [pc, #492]	@ (8009100 <__ieee754_rem_pio2f+0x2b0>)
 8008f12:	e7ea      	b.n	8008eea <__ieee754_rem_pio2f+0x9a>
 8008f14:	4a7b      	ldr	r2, [pc, #492]	@ (8009104 <__ieee754_rem_pio2f+0x2b4>)
 8008f16:	4590      	cmp	r8, r2
 8008f18:	f200 8095 	bhi.w	8009046 <__ieee754_rem_pio2f+0x1f6>
 8008f1c:	f000 f8fe 	bl	800911c <fabsf>
 8008f20:	4979      	ldr	r1, [pc, #484]	@ (8009108 <__ieee754_rem_pio2f+0x2b8>)
 8008f22:	4606      	mov	r6, r0
 8008f24:	f7f7 fe48 	bl	8000bb8 <__aeabi_fmul>
 8008f28:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8008f2c:	f7f7 fd3c 	bl	80009a8 <__addsf3>
 8008f30:	f7f8 f808 	bl	8000f44 <__aeabi_f2iz>
 8008f34:	4605      	mov	r5, r0
 8008f36:	f7f7 fdeb 	bl	8000b10 <__aeabi_i2f>
 8008f3a:	496d      	ldr	r1, [pc, #436]	@ (80090f0 <__ieee754_rem_pio2f+0x2a0>)
 8008f3c:	4681      	mov	r9, r0
 8008f3e:	f7f7 fe3b 	bl	8000bb8 <__aeabi_fmul>
 8008f42:	4601      	mov	r1, r0
 8008f44:	4630      	mov	r0, r6
 8008f46:	f7f7 fd2d 	bl	80009a4 <__aeabi_fsub>
 8008f4a:	496b      	ldr	r1, [pc, #428]	@ (80090f8 <__ieee754_rem_pio2f+0x2a8>)
 8008f4c:	4607      	mov	r7, r0
 8008f4e:	4648      	mov	r0, r9
 8008f50:	f7f7 fe32 	bl	8000bb8 <__aeabi_fmul>
 8008f54:	2d1f      	cmp	r5, #31
 8008f56:	4606      	mov	r6, r0
 8008f58:	dc0e      	bgt.n	8008f78 <__ieee754_rem_pio2f+0x128>
 8008f5a:	4a6c      	ldr	r2, [pc, #432]	@ (800910c <__ieee754_rem_pio2f+0x2bc>)
 8008f5c:	1e69      	subs	r1, r5, #1
 8008f5e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8008f62:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 8008f66:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d004      	beq.n	8008f78 <__ieee754_rem_pio2f+0x128>
 8008f6e:	4631      	mov	r1, r6
 8008f70:	4638      	mov	r0, r7
 8008f72:	f7f7 fd17 	bl	80009a4 <__aeabi_fsub>
 8008f76:	e00b      	b.n	8008f90 <__ieee754_rem_pio2f+0x140>
 8008f78:	4631      	mov	r1, r6
 8008f7a:	4638      	mov	r0, r7
 8008f7c:	f7f7 fd12 	bl	80009a4 <__aeabi_fsub>
 8008f80:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8008f84:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 8008f88:	2b08      	cmp	r3, #8
 8008f8a:	ea4f 5be8 	mov.w	fp, r8, asr #23
 8008f8e:	dc01      	bgt.n	8008f94 <__ieee754_rem_pio2f+0x144>
 8008f90:	6020      	str	r0, [r4, #0]
 8008f92:	e026      	b.n	8008fe2 <__ieee754_rem_pio2f+0x192>
 8008f94:	4959      	ldr	r1, [pc, #356]	@ (80090fc <__ieee754_rem_pio2f+0x2ac>)
 8008f96:	4648      	mov	r0, r9
 8008f98:	f7f7 fe0e 	bl	8000bb8 <__aeabi_fmul>
 8008f9c:	4606      	mov	r6, r0
 8008f9e:	4601      	mov	r1, r0
 8008fa0:	4638      	mov	r0, r7
 8008fa2:	f7f7 fcff 	bl	80009a4 <__aeabi_fsub>
 8008fa6:	4601      	mov	r1, r0
 8008fa8:	4680      	mov	r8, r0
 8008faa:	4638      	mov	r0, r7
 8008fac:	f7f7 fcfa 	bl	80009a4 <__aeabi_fsub>
 8008fb0:	4631      	mov	r1, r6
 8008fb2:	f7f7 fcf7 	bl	80009a4 <__aeabi_fsub>
 8008fb6:	4606      	mov	r6, r0
 8008fb8:	4951      	ldr	r1, [pc, #324]	@ (8009100 <__ieee754_rem_pio2f+0x2b0>)
 8008fba:	4648      	mov	r0, r9
 8008fbc:	f7f7 fdfc 	bl	8000bb8 <__aeabi_fmul>
 8008fc0:	4631      	mov	r1, r6
 8008fc2:	f7f7 fcef 	bl	80009a4 <__aeabi_fsub>
 8008fc6:	4601      	mov	r1, r0
 8008fc8:	4606      	mov	r6, r0
 8008fca:	4640      	mov	r0, r8
 8008fcc:	f7f7 fcea 	bl	80009a4 <__aeabi_fsub>
 8008fd0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8008fd4:	ebab 0b03 	sub.w	fp, fp, r3
 8008fd8:	f1bb 0f19 	cmp.w	fp, #25
 8008fdc:	dc18      	bgt.n	8009010 <__ieee754_rem_pio2f+0x1c0>
 8008fde:	4647      	mov	r7, r8
 8008fe0:	6020      	str	r0, [r4, #0]
 8008fe2:	f8d4 8000 	ldr.w	r8, [r4]
 8008fe6:	4638      	mov	r0, r7
 8008fe8:	4641      	mov	r1, r8
 8008fea:	f7f7 fcdb 	bl	80009a4 <__aeabi_fsub>
 8008fee:	4631      	mov	r1, r6
 8008ff0:	f7f7 fcd8 	bl	80009a4 <__aeabi_fsub>
 8008ff4:	f1ba 0f00 	cmp.w	sl, #0
 8008ff8:	6060      	str	r0, [r4, #4]
 8008ffa:	f6bf af56 	bge.w	8008eaa <__ieee754_rem_pio2f+0x5a>
 8008ffe:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 8009002:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8009006:	f8c4 8000 	str.w	r8, [r4]
 800900a:	6060      	str	r0, [r4, #4]
 800900c:	426d      	negs	r5, r5
 800900e:	e74c      	b.n	8008eaa <__ieee754_rem_pio2f+0x5a>
 8009010:	493f      	ldr	r1, [pc, #252]	@ (8009110 <__ieee754_rem_pio2f+0x2c0>)
 8009012:	4648      	mov	r0, r9
 8009014:	f7f7 fdd0 	bl	8000bb8 <__aeabi_fmul>
 8009018:	4606      	mov	r6, r0
 800901a:	4601      	mov	r1, r0
 800901c:	4640      	mov	r0, r8
 800901e:	f7f7 fcc1 	bl	80009a4 <__aeabi_fsub>
 8009022:	4601      	mov	r1, r0
 8009024:	4607      	mov	r7, r0
 8009026:	4640      	mov	r0, r8
 8009028:	f7f7 fcbc 	bl	80009a4 <__aeabi_fsub>
 800902c:	4631      	mov	r1, r6
 800902e:	f7f7 fcb9 	bl	80009a4 <__aeabi_fsub>
 8009032:	4606      	mov	r6, r0
 8009034:	4937      	ldr	r1, [pc, #220]	@ (8009114 <__ieee754_rem_pio2f+0x2c4>)
 8009036:	4648      	mov	r0, r9
 8009038:	f7f7 fdbe 	bl	8000bb8 <__aeabi_fmul>
 800903c:	4631      	mov	r1, r6
 800903e:	f7f7 fcb1 	bl	80009a4 <__aeabi_fsub>
 8009042:	4606      	mov	r6, r0
 8009044:	e793      	b.n	8008f6e <__ieee754_rem_pio2f+0x11e>
 8009046:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800904a:	d305      	bcc.n	8009058 <__ieee754_rem_pio2f+0x208>
 800904c:	4601      	mov	r1, r0
 800904e:	f7f7 fca9 	bl	80009a4 <__aeabi_fsub>
 8009052:	6060      	str	r0, [r4, #4]
 8009054:	6020      	str	r0, [r4, #0]
 8009056:	e708      	b.n	8008e6a <__ieee754_rem_pio2f+0x1a>
 8009058:	ea4f 56e8 	mov.w	r6, r8, asr #23
 800905c:	3e86      	subs	r6, #134	@ 0x86
 800905e:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 8009062:	4640      	mov	r0, r8
 8009064:	f7f7 ff6e 	bl	8000f44 <__aeabi_f2iz>
 8009068:	f7f7 fd52 	bl	8000b10 <__aeabi_i2f>
 800906c:	4601      	mov	r1, r0
 800906e:	9003      	str	r0, [sp, #12]
 8009070:	4640      	mov	r0, r8
 8009072:	f7f7 fc97 	bl	80009a4 <__aeabi_fsub>
 8009076:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800907a:	f7f7 fd9d 	bl	8000bb8 <__aeabi_fmul>
 800907e:	4607      	mov	r7, r0
 8009080:	f7f7 ff60 	bl	8000f44 <__aeabi_f2iz>
 8009084:	f7f7 fd44 	bl	8000b10 <__aeabi_i2f>
 8009088:	4601      	mov	r1, r0
 800908a:	9004      	str	r0, [sp, #16]
 800908c:	4605      	mov	r5, r0
 800908e:	4638      	mov	r0, r7
 8009090:	f7f7 fc88 	bl	80009a4 <__aeabi_fsub>
 8009094:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8009098:	f7f7 fd8e 	bl	8000bb8 <__aeabi_fmul>
 800909c:	2100      	movs	r1, #0
 800909e:	9005      	str	r0, [sp, #20]
 80090a0:	f7f7 ff1e 	bl	8000ee0 <__aeabi_fcmpeq>
 80090a4:	b1f0      	cbz	r0, 80090e4 <__ieee754_rem_pio2f+0x294>
 80090a6:	2100      	movs	r1, #0
 80090a8:	4628      	mov	r0, r5
 80090aa:	f7f7 ff19 	bl	8000ee0 <__aeabi_fcmpeq>
 80090ae:	2800      	cmp	r0, #0
 80090b0:	bf14      	ite	ne
 80090b2:	2301      	movne	r3, #1
 80090b4:	2302      	moveq	r3, #2
 80090b6:	4a18      	ldr	r2, [pc, #96]	@ (8009118 <__ieee754_rem_pio2f+0x2c8>)
 80090b8:	4621      	mov	r1, r4
 80090ba:	9201      	str	r2, [sp, #4]
 80090bc:	2202      	movs	r2, #2
 80090be:	a803      	add	r0, sp, #12
 80090c0:	9200      	str	r2, [sp, #0]
 80090c2:	4632      	mov	r2, r6
 80090c4:	f000 f82e 	bl	8009124 <__kernel_rem_pio2f>
 80090c8:	f1ba 0f00 	cmp.w	sl, #0
 80090cc:	4605      	mov	r5, r0
 80090ce:	f6bf aeec 	bge.w	8008eaa <__ieee754_rem_pio2f+0x5a>
 80090d2:	6823      	ldr	r3, [r4, #0]
 80090d4:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80090d8:	6023      	str	r3, [r4, #0]
 80090da:	6863      	ldr	r3, [r4, #4]
 80090dc:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80090e0:	6063      	str	r3, [r4, #4]
 80090e2:	e793      	b.n	800900c <__ieee754_rem_pio2f+0x1bc>
 80090e4:	2303      	movs	r3, #3
 80090e6:	e7e6      	b.n	80090b6 <__ieee754_rem_pio2f+0x266>
 80090e8:	3f490fd8 	.word	0x3f490fd8
 80090ec:	4016cbe3 	.word	0x4016cbe3
 80090f0:	3fc90f80 	.word	0x3fc90f80
 80090f4:	3fc90fd0 	.word	0x3fc90fd0
 80090f8:	37354443 	.word	0x37354443
 80090fc:	37354400 	.word	0x37354400
 8009100:	2e85a308 	.word	0x2e85a308
 8009104:	43490f80 	.word	0x43490f80
 8009108:	3f22f984 	.word	0x3f22f984
 800910c:	08009ee0 	.word	0x08009ee0
 8009110:	2e85a300 	.word	0x2e85a300
 8009114:	248d3132 	.word	0x248d3132
 8009118:	08009f60 	.word	0x08009f60

0800911c <fabsf>:
 800911c:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8009120:	4770      	bx	lr
	...

08009124 <__kernel_rem_pio2f>:
 8009124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009128:	b0db      	sub	sp, #364	@ 0x16c
 800912a:	9202      	str	r2, [sp, #8]
 800912c:	9304      	str	r3, [sp, #16]
 800912e:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 8009130:	4bac      	ldr	r3, [pc, #688]	@ (80093e4 <__kernel_rem_pio2f+0x2c0>)
 8009132:	9005      	str	r0, [sp, #20]
 8009134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009138:	9100      	str	r1, [sp, #0]
 800913a:	9301      	str	r3, [sp, #4]
 800913c:	9b04      	ldr	r3, [sp, #16]
 800913e:	3b01      	subs	r3, #1
 8009140:	9303      	str	r3, [sp, #12]
 8009142:	9b02      	ldr	r3, [sp, #8]
 8009144:	1d1a      	adds	r2, r3, #4
 8009146:	f2c0 8099 	blt.w	800927c <__kernel_rem_pio2f+0x158>
 800914a:	1edc      	subs	r4, r3, #3
 800914c:	bf48      	it	mi
 800914e:	1d1c      	addmi	r4, r3, #4
 8009150:	10e4      	asrs	r4, r4, #3
 8009152:	2500      	movs	r5, #0
 8009154:	f04f 0b00 	mov.w	fp, #0
 8009158:	1c67      	adds	r7, r4, #1
 800915a:	00fb      	lsls	r3, r7, #3
 800915c:	9306      	str	r3, [sp, #24]
 800915e:	9b02      	ldr	r3, [sp, #8]
 8009160:	9a03      	ldr	r2, [sp, #12]
 8009162:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 8009166:	9b01      	ldr	r3, [sp, #4]
 8009168:	eba4 0802 	sub.w	r8, r4, r2
 800916c:	eb03 0902 	add.w	r9, r3, r2
 8009170:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 8009172:	ae1e      	add	r6, sp, #120	@ 0x78
 8009174:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 8009178:	454d      	cmp	r5, r9
 800917a:	f340 8081 	ble.w	8009280 <__kernel_rem_pio2f+0x15c>
 800917e:	9a04      	ldr	r2, [sp, #16]
 8009180:	ab1e      	add	r3, sp, #120	@ 0x78
 8009182:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 8009186:	f04f 0900 	mov.w	r9, #0
 800918a:	2300      	movs	r3, #0
 800918c:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 8009190:	9a01      	ldr	r2, [sp, #4]
 8009192:	4591      	cmp	r9, r2
 8009194:	f340 809a 	ble.w	80092cc <__kernel_rem_pio2f+0x1a8>
 8009198:	4613      	mov	r3, r2
 800919a:	aa0a      	add	r2, sp, #40	@ 0x28
 800919c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80091a0:	9308      	str	r3, [sp, #32]
 80091a2:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 80091a4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80091a8:	9c01      	ldr	r4, [sp, #4]
 80091aa:	9307      	str	r3, [sp, #28]
 80091ac:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 80091b0:	4646      	mov	r6, r8
 80091b2:	4625      	mov	r5, r4
 80091b4:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 80091b8:	ab5a      	add	r3, sp, #360	@ 0x168
 80091ba:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80091be:	f853 bc50 	ldr.w	fp, [r3, #-80]
 80091c2:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 80091c6:	2d00      	cmp	r5, #0
 80091c8:	f300 8085 	bgt.w	80092d6 <__kernel_rem_pio2f+0x1b2>
 80091cc:	4639      	mov	r1, r7
 80091ce:	4658      	mov	r0, fp
 80091d0:	f000 fa46 	bl	8009660 <scalbnf>
 80091d4:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 80091d8:	4605      	mov	r5, r0
 80091da:	f7f7 fced 	bl	8000bb8 <__aeabi_fmul>
 80091de:	f000 fa8b 	bl	80096f8 <floorf>
 80091e2:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 80091e6:	f7f7 fce7 	bl	8000bb8 <__aeabi_fmul>
 80091ea:	4601      	mov	r1, r0
 80091ec:	4628      	mov	r0, r5
 80091ee:	f7f7 fbd9 	bl	80009a4 <__aeabi_fsub>
 80091f2:	4605      	mov	r5, r0
 80091f4:	f7f7 fea6 	bl	8000f44 <__aeabi_f2iz>
 80091f8:	4606      	mov	r6, r0
 80091fa:	f7f7 fc89 	bl	8000b10 <__aeabi_i2f>
 80091fe:	4601      	mov	r1, r0
 8009200:	4628      	mov	r0, r5
 8009202:	f7f7 fbcf 	bl	80009a4 <__aeabi_fsub>
 8009206:	2f00      	cmp	r7, #0
 8009208:	4681      	mov	r9, r0
 800920a:	f340 8081 	ble.w	8009310 <__kernel_rem_pio2f+0x1ec>
 800920e:	1e62      	subs	r2, r4, #1
 8009210:	ab0a      	add	r3, sp, #40	@ 0x28
 8009212:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 8009216:	f1c7 0108 	rsb	r1, r7, #8
 800921a:	fa45 f301 	asr.w	r3, r5, r1
 800921e:	441e      	add	r6, r3
 8009220:	408b      	lsls	r3, r1
 8009222:	1aed      	subs	r5, r5, r3
 8009224:	ab0a      	add	r3, sp, #40	@ 0x28
 8009226:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800922a:	f1c7 0307 	rsb	r3, r7, #7
 800922e:	411d      	asrs	r5, r3
 8009230:	2d00      	cmp	r5, #0
 8009232:	dd7a      	ble.n	800932a <__kernel_rem_pio2f+0x206>
 8009234:	2200      	movs	r2, #0
 8009236:	4692      	mov	sl, r2
 8009238:	3601      	adds	r6, #1
 800923a:	4294      	cmp	r4, r2
 800923c:	f300 80aa 	bgt.w	8009394 <__kernel_rem_pio2f+0x270>
 8009240:	2f00      	cmp	r7, #0
 8009242:	dd05      	ble.n	8009250 <__kernel_rem_pio2f+0x12c>
 8009244:	2f01      	cmp	r7, #1
 8009246:	f000 80b6 	beq.w	80093b6 <__kernel_rem_pio2f+0x292>
 800924a:	2f02      	cmp	r7, #2
 800924c:	f000 80bd 	beq.w	80093ca <__kernel_rem_pio2f+0x2a6>
 8009250:	2d02      	cmp	r5, #2
 8009252:	d16a      	bne.n	800932a <__kernel_rem_pio2f+0x206>
 8009254:	4649      	mov	r1, r9
 8009256:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800925a:	f7f7 fba3 	bl	80009a4 <__aeabi_fsub>
 800925e:	4681      	mov	r9, r0
 8009260:	f1ba 0f00 	cmp.w	sl, #0
 8009264:	d061      	beq.n	800932a <__kernel_rem_pio2f+0x206>
 8009266:	4639      	mov	r1, r7
 8009268:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800926c:	f000 f9f8 	bl	8009660 <scalbnf>
 8009270:	4601      	mov	r1, r0
 8009272:	4648      	mov	r0, r9
 8009274:	f7f7 fb96 	bl	80009a4 <__aeabi_fsub>
 8009278:	4681      	mov	r9, r0
 800927a:	e056      	b.n	800932a <__kernel_rem_pio2f+0x206>
 800927c:	2400      	movs	r4, #0
 800927e:	e768      	b.n	8009152 <__kernel_rem_pio2f+0x2e>
 8009280:	eb18 0f05 	cmn.w	r8, r5
 8009284:	d407      	bmi.n	8009296 <__kernel_rem_pio2f+0x172>
 8009286:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 800928a:	f7f7 fc41 	bl	8000b10 <__aeabi_i2f>
 800928e:	f846 0b04 	str.w	r0, [r6], #4
 8009292:	3501      	adds	r5, #1
 8009294:	e770      	b.n	8009178 <__kernel_rem_pio2f+0x54>
 8009296:	4658      	mov	r0, fp
 8009298:	e7f9      	b.n	800928e <__kernel_rem_pio2f+0x16a>
 800929a:	9307      	str	r3, [sp, #28]
 800929c:	9b05      	ldr	r3, [sp, #20]
 800929e:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
 80092a2:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80092a6:	f7f7 fc87 	bl	8000bb8 <__aeabi_fmul>
 80092aa:	4601      	mov	r1, r0
 80092ac:	4630      	mov	r0, r6
 80092ae:	f7f7 fb7b 	bl	80009a8 <__addsf3>
 80092b2:	4606      	mov	r6, r0
 80092b4:	9b07      	ldr	r3, [sp, #28]
 80092b6:	f108 0801 	add.w	r8, r8, #1
 80092ba:	9a03      	ldr	r2, [sp, #12]
 80092bc:	4590      	cmp	r8, r2
 80092be:	ddec      	ble.n	800929a <__kernel_rem_pio2f+0x176>
 80092c0:	f84a 6b04 	str.w	r6, [sl], #4
 80092c4:	f109 0901 	add.w	r9, r9, #1
 80092c8:	3504      	adds	r5, #4
 80092ca:	e761      	b.n	8009190 <__kernel_rem_pio2f+0x6c>
 80092cc:	46ab      	mov	fp, r5
 80092ce:	461e      	mov	r6, r3
 80092d0:	f04f 0800 	mov.w	r8, #0
 80092d4:	e7f1      	b.n	80092ba <__kernel_rem_pio2f+0x196>
 80092d6:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 80092da:	4658      	mov	r0, fp
 80092dc:	f7f7 fc6c 	bl	8000bb8 <__aeabi_fmul>
 80092e0:	f7f7 fe30 	bl	8000f44 <__aeabi_f2iz>
 80092e4:	f7f7 fc14 	bl	8000b10 <__aeabi_i2f>
 80092e8:	4649      	mov	r1, r9
 80092ea:	9009      	str	r0, [sp, #36]	@ 0x24
 80092ec:	f7f7 fc64 	bl	8000bb8 <__aeabi_fmul>
 80092f0:	4601      	mov	r1, r0
 80092f2:	4658      	mov	r0, fp
 80092f4:	f7f7 fb56 	bl	80009a4 <__aeabi_fsub>
 80092f8:	f7f7 fe24 	bl	8000f44 <__aeabi_f2iz>
 80092fc:	3d01      	subs	r5, #1
 80092fe:	f846 0b04 	str.w	r0, [r6], #4
 8009302:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 8009306:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009308:	f7f7 fb4e 	bl	80009a8 <__addsf3>
 800930c:	4683      	mov	fp, r0
 800930e:	e75a      	b.n	80091c6 <__kernel_rem_pio2f+0xa2>
 8009310:	d105      	bne.n	800931e <__kernel_rem_pio2f+0x1fa>
 8009312:	1e63      	subs	r3, r4, #1
 8009314:	aa0a      	add	r2, sp, #40	@ 0x28
 8009316:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 800931a:	11ed      	asrs	r5, r5, #7
 800931c:	e788      	b.n	8009230 <__kernel_rem_pio2f+0x10c>
 800931e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009322:	f7f7 fdfb 	bl	8000f1c <__aeabi_fcmpge>
 8009326:	4605      	mov	r5, r0
 8009328:	bb90      	cbnz	r0, 8009390 <__kernel_rem_pio2f+0x26c>
 800932a:	2100      	movs	r1, #0
 800932c:	4648      	mov	r0, r9
 800932e:	f7f7 fdd7 	bl	8000ee0 <__aeabi_fcmpeq>
 8009332:	2800      	cmp	r0, #0
 8009334:	f000 8090 	beq.w	8009458 <__kernel_rem_pio2f+0x334>
 8009338:	2200      	movs	r2, #0
 800933a:	1e63      	subs	r3, r4, #1
 800933c:	9901      	ldr	r1, [sp, #4]
 800933e:	428b      	cmp	r3, r1
 8009340:	da4a      	bge.n	80093d8 <__kernel_rem_pio2f+0x2b4>
 8009342:	2a00      	cmp	r2, #0
 8009344:	d076      	beq.n	8009434 <__kernel_rem_pio2f+0x310>
 8009346:	3c01      	subs	r4, #1
 8009348:	ab0a      	add	r3, sp, #40	@ 0x28
 800934a:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800934e:	3f08      	subs	r7, #8
 8009350:	2b00      	cmp	r3, #0
 8009352:	d0f8      	beq.n	8009346 <__kernel_rem_pio2f+0x222>
 8009354:	4639      	mov	r1, r7
 8009356:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800935a:	f000 f981 	bl	8009660 <scalbnf>
 800935e:	46a2      	mov	sl, r4
 8009360:	4607      	mov	r7, r0
 8009362:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 8009366:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 800936a:	f1ba 0f00 	cmp.w	sl, #0
 800936e:	f280 80a1 	bge.w	80094b4 <__kernel_rem_pio2f+0x390>
 8009372:	4627      	mov	r7, r4
 8009374:	2200      	movs	r2, #0
 8009376:	2f00      	cmp	r7, #0
 8009378:	f2c0 80cb 	blt.w	8009512 <__kernel_rem_pio2f+0x3ee>
 800937c:	a946      	add	r1, sp, #280	@ 0x118
 800937e:	4690      	mov	r8, r2
 8009380:	f04f 0a00 	mov.w	sl, #0
 8009384:	4b18      	ldr	r3, [pc, #96]	@ (80093e8 <__kernel_rem_pio2f+0x2c4>)
 8009386:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 800938a:	eba4 0907 	sub.w	r9, r4, r7
 800938e:	e0b4      	b.n	80094fa <__kernel_rem_pio2f+0x3d6>
 8009390:	2502      	movs	r5, #2
 8009392:	e74f      	b.n	8009234 <__kernel_rem_pio2f+0x110>
 8009394:	f858 3b04 	ldr.w	r3, [r8], #4
 8009398:	f1ba 0f00 	cmp.w	sl, #0
 800939c:	d108      	bne.n	80093b0 <__kernel_rem_pio2f+0x28c>
 800939e:	b123      	cbz	r3, 80093aa <__kernel_rem_pio2f+0x286>
 80093a0:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80093a4:	f848 3c04 	str.w	r3, [r8, #-4]
 80093a8:	2301      	movs	r3, #1
 80093aa:	469a      	mov	sl, r3
 80093ac:	3201      	adds	r2, #1
 80093ae:	e744      	b.n	800923a <__kernel_rem_pio2f+0x116>
 80093b0:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 80093b4:	e7f6      	b.n	80093a4 <__kernel_rem_pio2f+0x280>
 80093b6:	1e62      	subs	r2, r4, #1
 80093b8:	ab0a      	add	r3, sp, #40	@ 0x28
 80093ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80093c2:	a90a      	add	r1, sp, #40	@ 0x28
 80093c4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80093c8:	e742      	b.n	8009250 <__kernel_rem_pio2f+0x12c>
 80093ca:	1e62      	subs	r2, r4, #1
 80093cc:	ab0a      	add	r3, sp, #40	@ 0x28
 80093ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80093d2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80093d6:	e7f4      	b.n	80093c2 <__kernel_rem_pio2f+0x29e>
 80093d8:	a90a      	add	r1, sp, #40	@ 0x28
 80093da:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80093de:	3b01      	subs	r3, #1
 80093e0:	430a      	orrs	r2, r1
 80093e2:	e7ab      	b.n	800933c <__kernel_rem_pio2f+0x218>
 80093e4:	0800a2a4 	.word	0x0800a2a4
 80093e8:	0800a278 	.word	0x0800a278
 80093ec:	3301      	adds	r3, #1
 80093ee:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80093f2:	2900      	cmp	r1, #0
 80093f4:	d0fa      	beq.n	80093ec <__kernel_rem_pio2f+0x2c8>
 80093f6:	9a04      	ldr	r2, [sp, #16]
 80093f8:	a91e      	add	r1, sp, #120	@ 0x78
 80093fa:	18a2      	adds	r2, r4, r2
 80093fc:	1c66      	adds	r6, r4, #1
 80093fe:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 8009402:	441c      	add	r4, r3
 8009404:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 8009408:	42b4      	cmp	r4, r6
 800940a:	f6ff aecf 	blt.w	80091ac <__kernel_rem_pio2f+0x88>
 800940e:	9b07      	ldr	r3, [sp, #28]
 8009410:	46ab      	mov	fp, r5
 8009412:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009416:	f7f7 fb7b 	bl	8000b10 <__aeabi_i2f>
 800941a:	f04f 0a00 	mov.w	sl, #0
 800941e:	f04f 0800 	mov.w	r8, #0
 8009422:	6028      	str	r0, [r5, #0]
 8009424:	9b03      	ldr	r3, [sp, #12]
 8009426:	459a      	cmp	sl, r3
 8009428:	dd07      	ble.n	800943a <__kernel_rem_pio2f+0x316>
 800942a:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 800942e:	3504      	adds	r5, #4
 8009430:	3601      	adds	r6, #1
 8009432:	e7e9      	b.n	8009408 <__kernel_rem_pio2f+0x2e4>
 8009434:	2301      	movs	r3, #1
 8009436:	9a08      	ldr	r2, [sp, #32]
 8009438:	e7d9      	b.n	80093ee <__kernel_rem_pio2f+0x2ca>
 800943a:	9b05      	ldr	r3, [sp, #20]
 800943c:	f85b 0904 	ldr.w	r0, [fp], #-4
 8009440:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 8009444:	f7f7 fbb8 	bl	8000bb8 <__aeabi_fmul>
 8009448:	4601      	mov	r1, r0
 800944a:	4640      	mov	r0, r8
 800944c:	f7f7 faac 	bl	80009a8 <__addsf3>
 8009450:	f10a 0a01 	add.w	sl, sl, #1
 8009454:	4680      	mov	r8, r0
 8009456:	e7e5      	b.n	8009424 <__kernel_rem_pio2f+0x300>
 8009458:	9b06      	ldr	r3, [sp, #24]
 800945a:	9a02      	ldr	r2, [sp, #8]
 800945c:	4648      	mov	r0, r9
 800945e:	1a99      	subs	r1, r3, r2
 8009460:	f000 f8fe 	bl	8009660 <scalbnf>
 8009464:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8009468:	4680      	mov	r8, r0
 800946a:	f7f7 fd57 	bl	8000f1c <__aeabi_fcmpge>
 800946e:	b1f8      	cbz	r0, 80094b0 <__kernel_rem_pio2f+0x38c>
 8009470:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8009474:	4640      	mov	r0, r8
 8009476:	f7f7 fb9f 	bl	8000bb8 <__aeabi_fmul>
 800947a:	f7f7 fd63 	bl	8000f44 <__aeabi_f2iz>
 800947e:	f7f7 fb47 	bl	8000b10 <__aeabi_i2f>
 8009482:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8009486:	4681      	mov	r9, r0
 8009488:	f7f7 fb96 	bl	8000bb8 <__aeabi_fmul>
 800948c:	4601      	mov	r1, r0
 800948e:	4640      	mov	r0, r8
 8009490:	f7f7 fa88 	bl	80009a4 <__aeabi_fsub>
 8009494:	f7f7 fd56 	bl	8000f44 <__aeabi_f2iz>
 8009498:	ab0a      	add	r3, sp, #40	@ 0x28
 800949a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800949e:	4648      	mov	r0, r9
 80094a0:	3401      	adds	r4, #1
 80094a2:	3708      	adds	r7, #8
 80094a4:	f7f7 fd4e 	bl	8000f44 <__aeabi_f2iz>
 80094a8:	ab0a      	add	r3, sp, #40	@ 0x28
 80094aa:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80094ae:	e751      	b.n	8009354 <__kernel_rem_pio2f+0x230>
 80094b0:	4640      	mov	r0, r8
 80094b2:	e7f7      	b.n	80094a4 <__kernel_rem_pio2f+0x380>
 80094b4:	ab0a      	add	r3, sp, #40	@ 0x28
 80094b6:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 80094ba:	f7f7 fb29 	bl	8000b10 <__aeabi_i2f>
 80094be:	4639      	mov	r1, r7
 80094c0:	f7f7 fb7a 	bl	8000bb8 <__aeabi_fmul>
 80094c4:	4649      	mov	r1, r9
 80094c6:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 80094ca:	4638      	mov	r0, r7
 80094cc:	f7f7 fb74 	bl	8000bb8 <__aeabi_fmul>
 80094d0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80094d4:	4607      	mov	r7, r0
 80094d6:	e748      	b.n	800936a <__kernel_rem_pio2f+0x246>
 80094d8:	f853 0b04 	ldr.w	r0, [r3], #4
 80094dc:	f85b 1b04 	ldr.w	r1, [fp], #4
 80094e0:	9203      	str	r2, [sp, #12]
 80094e2:	9302      	str	r3, [sp, #8]
 80094e4:	f7f7 fb68 	bl	8000bb8 <__aeabi_fmul>
 80094e8:	4601      	mov	r1, r0
 80094ea:	4640      	mov	r0, r8
 80094ec:	f7f7 fa5c 	bl	80009a8 <__addsf3>
 80094f0:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80094f4:	4680      	mov	r8, r0
 80094f6:	f10a 0a01 	add.w	sl, sl, #1
 80094fa:	9901      	ldr	r1, [sp, #4]
 80094fc:	458a      	cmp	sl, r1
 80094fe:	dc01      	bgt.n	8009504 <__kernel_rem_pio2f+0x3e0>
 8009500:	45ca      	cmp	sl, r9
 8009502:	dde9      	ble.n	80094d8 <__kernel_rem_pio2f+0x3b4>
 8009504:	ab5a      	add	r3, sp, #360	@ 0x168
 8009506:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 800950a:	f849 8ca0 	str.w	r8, [r9, #-160]
 800950e:	3f01      	subs	r7, #1
 8009510:	e731      	b.n	8009376 <__kernel_rem_pio2f+0x252>
 8009512:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8009514:	2b02      	cmp	r3, #2
 8009516:	dc07      	bgt.n	8009528 <__kernel_rem_pio2f+0x404>
 8009518:	2b00      	cmp	r3, #0
 800951a:	dc4e      	bgt.n	80095ba <__kernel_rem_pio2f+0x496>
 800951c:	d02e      	beq.n	800957c <__kernel_rem_pio2f+0x458>
 800951e:	f006 0007 	and.w	r0, r6, #7
 8009522:	b05b      	add	sp, #364	@ 0x16c
 8009524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009528:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 800952a:	2b03      	cmp	r3, #3
 800952c:	d1f7      	bne.n	800951e <__kernel_rem_pio2f+0x3fa>
 800952e:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 8009532:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 8009536:	46b8      	mov	r8, r7
 8009538:	46a2      	mov	sl, r4
 800953a:	f1ba 0f00 	cmp.w	sl, #0
 800953e:	dc49      	bgt.n	80095d4 <__kernel_rem_pio2f+0x4b0>
 8009540:	46a1      	mov	r9, r4
 8009542:	f1b9 0f01 	cmp.w	r9, #1
 8009546:	dc60      	bgt.n	800960a <__kernel_rem_pio2f+0x4e6>
 8009548:	2000      	movs	r0, #0
 800954a:	2c01      	cmp	r4, #1
 800954c:	dc76      	bgt.n	800963c <__kernel_rem_pio2f+0x518>
 800954e:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8009550:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 8009552:	2d00      	cmp	r5, #0
 8009554:	d178      	bne.n	8009648 <__kernel_rem_pio2f+0x524>
 8009556:	9900      	ldr	r1, [sp, #0]
 8009558:	600a      	str	r2, [r1, #0]
 800955a:	460a      	mov	r2, r1
 800955c:	604b      	str	r3, [r1, #4]
 800955e:	6090      	str	r0, [r2, #8]
 8009560:	e7dd      	b.n	800951e <__kernel_rem_pio2f+0x3fa>
 8009562:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8009566:	f7f7 fa1f 	bl	80009a8 <__addsf3>
 800956a:	3c01      	subs	r4, #1
 800956c:	2c00      	cmp	r4, #0
 800956e:	daf8      	bge.n	8009562 <__kernel_rem_pio2f+0x43e>
 8009570:	b10d      	cbz	r5, 8009576 <__kernel_rem_pio2f+0x452>
 8009572:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8009576:	9b00      	ldr	r3, [sp, #0]
 8009578:	6018      	str	r0, [r3, #0]
 800957a:	e7d0      	b.n	800951e <__kernel_rem_pio2f+0x3fa>
 800957c:	2000      	movs	r0, #0
 800957e:	af32      	add	r7, sp, #200	@ 0xc8
 8009580:	e7f4      	b.n	800956c <__kernel_rem_pio2f+0x448>
 8009582:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8009586:	f7f7 fa0f 	bl	80009a8 <__addsf3>
 800958a:	f108 38ff 	add.w	r8, r8, #4294967295
 800958e:	f1b8 0f00 	cmp.w	r8, #0
 8009592:	daf6      	bge.n	8009582 <__kernel_rem_pio2f+0x45e>
 8009594:	b1ad      	cbz	r5, 80095c2 <__kernel_rem_pio2f+0x49e>
 8009596:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 800959a:	9a00      	ldr	r2, [sp, #0]
 800959c:	4601      	mov	r1, r0
 800959e:	6013      	str	r3, [r2, #0]
 80095a0:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 80095a2:	f7f7 f9ff 	bl	80009a4 <__aeabi_fsub>
 80095a6:	f04f 0801 	mov.w	r8, #1
 80095aa:	4544      	cmp	r4, r8
 80095ac:	da0b      	bge.n	80095c6 <__kernel_rem_pio2f+0x4a2>
 80095ae:	b10d      	cbz	r5, 80095b4 <__kernel_rem_pio2f+0x490>
 80095b0:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 80095b4:	9b00      	ldr	r3, [sp, #0]
 80095b6:	6058      	str	r0, [r3, #4]
 80095b8:	e7b1      	b.n	800951e <__kernel_rem_pio2f+0x3fa>
 80095ba:	46a0      	mov	r8, r4
 80095bc:	2000      	movs	r0, #0
 80095be:	af32      	add	r7, sp, #200	@ 0xc8
 80095c0:	e7e5      	b.n	800958e <__kernel_rem_pio2f+0x46a>
 80095c2:	4603      	mov	r3, r0
 80095c4:	e7e9      	b.n	800959a <__kernel_rem_pio2f+0x476>
 80095c6:	f857 1f04 	ldr.w	r1, [r7, #4]!
 80095ca:	f7f7 f9ed 	bl	80009a8 <__addsf3>
 80095ce:	f108 0801 	add.w	r8, r8, #1
 80095d2:	e7ea      	b.n	80095aa <__kernel_rem_pio2f+0x486>
 80095d4:	f8d8 3000 	ldr.w	r3, [r8]
 80095d8:	f858 2c04 	ldr.w	r2, [r8, #-4]
 80095dc:	4619      	mov	r1, r3
 80095de:	4610      	mov	r0, r2
 80095e0:	9302      	str	r3, [sp, #8]
 80095e2:	9201      	str	r2, [sp, #4]
 80095e4:	f7f7 f9e0 	bl	80009a8 <__addsf3>
 80095e8:	9a01      	ldr	r2, [sp, #4]
 80095ea:	4601      	mov	r1, r0
 80095ec:	4681      	mov	r9, r0
 80095ee:	4610      	mov	r0, r2
 80095f0:	f7f7 f9d8 	bl	80009a4 <__aeabi_fsub>
 80095f4:	9b02      	ldr	r3, [sp, #8]
 80095f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80095fa:	4619      	mov	r1, r3
 80095fc:	f7f7 f9d4 	bl	80009a8 <__addsf3>
 8009600:	f848 0904 	str.w	r0, [r8], #-4
 8009604:	f8c8 9000 	str.w	r9, [r8]
 8009608:	e797      	b.n	800953a <__kernel_rem_pio2f+0x416>
 800960a:	f857 3c04 	ldr.w	r3, [r7, #-4]
 800960e:	f8d7 a000 	ldr.w	sl, [r7]
 8009612:	4618      	mov	r0, r3
 8009614:	4651      	mov	r1, sl
 8009616:	9301      	str	r3, [sp, #4]
 8009618:	f7f7 f9c6 	bl	80009a8 <__addsf3>
 800961c:	9b01      	ldr	r3, [sp, #4]
 800961e:	4601      	mov	r1, r0
 8009620:	4680      	mov	r8, r0
 8009622:	4618      	mov	r0, r3
 8009624:	f7f7 f9be 	bl	80009a4 <__aeabi_fsub>
 8009628:	4651      	mov	r1, sl
 800962a:	f7f7 f9bd 	bl	80009a8 <__addsf3>
 800962e:	f847 0904 	str.w	r0, [r7], #-4
 8009632:	f109 39ff 	add.w	r9, r9, #4294967295
 8009636:	f8c7 8000 	str.w	r8, [r7]
 800963a:	e782      	b.n	8009542 <__kernel_rem_pio2f+0x41e>
 800963c:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8009640:	f7f7 f9b2 	bl	80009a8 <__addsf3>
 8009644:	3c01      	subs	r4, #1
 8009646:	e780      	b.n	800954a <__kernel_rem_pio2f+0x426>
 8009648:	9900      	ldr	r1, [sp, #0]
 800964a:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 800964e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8009652:	600a      	str	r2, [r1, #0]
 8009654:	604b      	str	r3, [r1, #4]
 8009656:	460a      	mov	r2, r1
 8009658:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800965c:	e77f      	b.n	800955e <__kernel_rem_pio2f+0x43a>
 800965e:	bf00      	nop

08009660 <scalbnf>:
 8009660:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8009664:	b538      	push	{r3, r4, r5, lr}
 8009666:	4603      	mov	r3, r0
 8009668:	460d      	mov	r5, r1
 800966a:	4604      	mov	r4, r0
 800966c:	d02e      	beq.n	80096cc <scalbnf+0x6c>
 800966e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8009672:	d304      	bcc.n	800967e <scalbnf+0x1e>
 8009674:	4601      	mov	r1, r0
 8009676:	f7f7 f997 	bl	80009a8 <__addsf3>
 800967a:	4603      	mov	r3, r0
 800967c:	e026      	b.n	80096cc <scalbnf+0x6c>
 800967e:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 8009682:	d118      	bne.n	80096b6 <scalbnf+0x56>
 8009684:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 8009688:	f7f7 fa96 	bl	8000bb8 <__aeabi_fmul>
 800968c:	4a17      	ldr	r2, [pc, #92]	@ (80096ec <scalbnf+0x8c>)
 800968e:	4603      	mov	r3, r0
 8009690:	4295      	cmp	r5, r2
 8009692:	db0c      	blt.n	80096ae <scalbnf+0x4e>
 8009694:	4604      	mov	r4, r0
 8009696:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800969a:	3a19      	subs	r2, #25
 800969c:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80096a0:	428d      	cmp	r5, r1
 80096a2:	dd0a      	ble.n	80096ba <scalbnf+0x5a>
 80096a4:	4912      	ldr	r1, [pc, #72]	@ (80096f0 <scalbnf+0x90>)
 80096a6:	4618      	mov	r0, r3
 80096a8:	f361 001e 	bfi	r0, r1, #0, #31
 80096ac:	e000      	b.n	80096b0 <scalbnf+0x50>
 80096ae:	4911      	ldr	r1, [pc, #68]	@ (80096f4 <scalbnf+0x94>)
 80096b0:	f7f7 fa82 	bl	8000bb8 <__aeabi_fmul>
 80096b4:	e7e1      	b.n	800967a <scalbnf+0x1a>
 80096b6:	0dd2      	lsrs	r2, r2, #23
 80096b8:	e7f0      	b.n	800969c <scalbnf+0x3c>
 80096ba:	1951      	adds	r1, r2, r5
 80096bc:	29fe      	cmp	r1, #254	@ 0xfe
 80096be:	dcf1      	bgt.n	80096a4 <scalbnf+0x44>
 80096c0:	2900      	cmp	r1, #0
 80096c2:	dd05      	ble.n	80096d0 <scalbnf+0x70>
 80096c4:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80096c8:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 80096cc:	4618      	mov	r0, r3
 80096ce:	bd38      	pop	{r3, r4, r5, pc}
 80096d0:	f111 0f16 	cmn.w	r1, #22
 80096d4:	da01      	bge.n	80096da <scalbnf+0x7a>
 80096d6:	4907      	ldr	r1, [pc, #28]	@ (80096f4 <scalbnf+0x94>)
 80096d8:	e7e5      	b.n	80096a6 <scalbnf+0x46>
 80096da:	f101 0019 	add.w	r0, r1, #25
 80096de:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 80096e2:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 80096e6:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 80096ea:	e7e1      	b.n	80096b0 <scalbnf+0x50>
 80096ec:	ffff3cb0 	.word	0xffff3cb0
 80096f0:	7149f2ca 	.word	0x7149f2ca
 80096f4:	0da24260 	.word	0x0da24260

080096f8 <floorf>:
 80096f8:	b570      	push	{r4, r5, r6, lr}
 80096fa:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 80096fe:	3d7f      	subs	r5, #127	@ 0x7f
 8009700:	2d16      	cmp	r5, #22
 8009702:	4601      	mov	r1, r0
 8009704:	4604      	mov	r4, r0
 8009706:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 800970a:	dc26      	bgt.n	800975a <floorf+0x62>
 800970c:	2d00      	cmp	r5, #0
 800970e:	da0f      	bge.n	8009730 <floorf+0x38>
 8009710:	4917      	ldr	r1, [pc, #92]	@ (8009770 <floorf+0x78>)
 8009712:	f7f7 f949 	bl	80009a8 <__addsf3>
 8009716:	2100      	movs	r1, #0
 8009718:	f7f7 fc0a 	bl	8000f30 <__aeabi_fcmpgt>
 800971c:	b130      	cbz	r0, 800972c <floorf+0x34>
 800971e:	2c00      	cmp	r4, #0
 8009720:	da23      	bge.n	800976a <floorf+0x72>
 8009722:	2e00      	cmp	r6, #0
 8009724:	4c13      	ldr	r4, [pc, #76]	@ (8009774 <floorf+0x7c>)
 8009726:	bf08      	it	eq
 8009728:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800972c:	4621      	mov	r1, r4
 800972e:	e01a      	b.n	8009766 <floorf+0x6e>
 8009730:	4e11      	ldr	r6, [pc, #68]	@ (8009778 <floorf+0x80>)
 8009732:	412e      	asrs	r6, r5
 8009734:	4230      	tst	r0, r6
 8009736:	d016      	beq.n	8009766 <floorf+0x6e>
 8009738:	490d      	ldr	r1, [pc, #52]	@ (8009770 <floorf+0x78>)
 800973a:	f7f7 f935 	bl	80009a8 <__addsf3>
 800973e:	2100      	movs	r1, #0
 8009740:	f7f7 fbf6 	bl	8000f30 <__aeabi_fcmpgt>
 8009744:	2800      	cmp	r0, #0
 8009746:	d0f1      	beq.n	800972c <floorf+0x34>
 8009748:	2c00      	cmp	r4, #0
 800974a:	bfbe      	ittt	lt
 800974c:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 8009750:	412b      	asrlt	r3, r5
 8009752:	18e4      	addlt	r4, r4, r3
 8009754:	ea24 0406 	bic.w	r4, r4, r6
 8009758:	e7e8      	b.n	800972c <floorf+0x34>
 800975a:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 800975e:	d302      	bcc.n	8009766 <floorf+0x6e>
 8009760:	f7f7 f922 	bl	80009a8 <__addsf3>
 8009764:	4601      	mov	r1, r0
 8009766:	4608      	mov	r0, r1
 8009768:	bd70      	pop	{r4, r5, r6, pc}
 800976a:	2400      	movs	r4, #0
 800976c:	e7de      	b.n	800972c <floorf+0x34>
 800976e:	bf00      	nop
 8009770:	7149f2ca 	.word	0x7149f2ca
 8009774:	bf800000 	.word	0xbf800000
 8009778:	007fffff 	.word	0x007fffff

0800977c <_init>:
 800977c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800977e:	bf00      	nop
 8009780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009782:	bc08      	pop	{r3}
 8009784:	469e      	mov	lr, r3
 8009786:	4770      	bx	lr

08009788 <_fini>:
 8009788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800978a:	bf00      	nop
 800978c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800978e:	bc08      	pop	{r3}
 8009790:	469e      	mov	lr, r3
 8009792:	4770      	bx	lr
