
TrabajoFinal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025fc  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080027a8  080027a8  000127a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002858  08002858  000200a4  2**0
                  CONTENTS
  4 .ARM          00000008  08002858  08002858  00012858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002860  08002860  000200a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002860  08002860  00012860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002864  08002864  00012864  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a4  20000000  08002868  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200a4  2**0
                  CONTENTS
 10 .bss          000000f8  200000a4  200000a4  000200a4  2**2
                  ALLOC
 11 .noinit       00000001  2000019c  2000019c  000200a4  2**0
                  ALLOC
 12 ._user_heap_stack 00000603  2000019d  2000019d  000200a4  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000b714  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001e83  00000000  00000000  0002b7e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000870  00000000  00000000  0002d670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000798  00000000  00000000  0002dee0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002571b  00000000  00000000  0002e678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000cbbc  00000000  00000000  00053d93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e1bf2  00000000  00000000  0006094f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  00142541  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00001fdc  00000000  00000000  00142594  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	200000a4 	.word	0x200000a4
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08002790 	.word	0x08002790

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	200000a8 	.word	0x200000a8
 80001e8:	08002790 	.word	0x08002790

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000200:	f000 b96e 	b.w	80004e0 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	4604      	mov	r4, r0
 8000224:	468c      	mov	ip, r1
 8000226:	2b00      	cmp	r3, #0
 8000228:	f040 8083 	bne.w	8000332 <__udivmoddi4+0x116>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d947      	bls.n	80002c2 <__udivmoddi4+0xa6>
 8000232:	fab2 f282 	clz	r2, r2
 8000236:	b142      	cbz	r2, 800024a <__udivmoddi4+0x2e>
 8000238:	f1c2 0020 	rsb	r0, r2, #32
 800023c:	fa24 f000 	lsr.w	r0, r4, r0
 8000240:	4091      	lsls	r1, r2
 8000242:	4097      	lsls	r7, r2
 8000244:	ea40 0c01 	orr.w	ip, r0, r1
 8000248:	4094      	lsls	r4, r2
 800024a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800024e:	0c23      	lsrs	r3, r4, #16
 8000250:	fbbc f6f8 	udiv	r6, ip, r8
 8000254:	fa1f fe87 	uxth.w	lr, r7
 8000258:	fb08 c116 	mls	r1, r8, r6, ip
 800025c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000260:	fb06 f10e 	mul.w	r1, r6, lr
 8000264:	4299      	cmp	r1, r3
 8000266:	d909      	bls.n	800027c <__udivmoddi4+0x60>
 8000268:	18fb      	adds	r3, r7, r3
 800026a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800026e:	f080 8119 	bcs.w	80004a4 <__udivmoddi4+0x288>
 8000272:	4299      	cmp	r1, r3
 8000274:	f240 8116 	bls.w	80004a4 <__udivmoddi4+0x288>
 8000278:	3e02      	subs	r6, #2
 800027a:	443b      	add	r3, r7
 800027c:	1a5b      	subs	r3, r3, r1
 800027e:	b2a4      	uxth	r4, r4
 8000280:	fbb3 f0f8 	udiv	r0, r3, r8
 8000284:	fb08 3310 	mls	r3, r8, r0, r3
 8000288:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800028c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000290:	45a6      	cmp	lr, r4
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x8c>
 8000294:	193c      	adds	r4, r7, r4
 8000296:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800029a:	f080 8105 	bcs.w	80004a8 <__udivmoddi4+0x28c>
 800029e:	45a6      	cmp	lr, r4
 80002a0:	f240 8102 	bls.w	80004a8 <__udivmoddi4+0x28c>
 80002a4:	3802      	subs	r0, #2
 80002a6:	443c      	add	r4, r7
 80002a8:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ac:	eba4 040e 	sub.w	r4, r4, lr
 80002b0:	2600      	movs	r6, #0
 80002b2:	b11d      	cbz	r5, 80002bc <__udivmoddi4+0xa0>
 80002b4:	40d4      	lsrs	r4, r2
 80002b6:	2300      	movs	r3, #0
 80002b8:	e9c5 4300 	strd	r4, r3, [r5]
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	b902      	cbnz	r2, 80002c6 <__udivmoddi4+0xaa>
 80002c4:	deff      	udf	#255	; 0xff
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	2a00      	cmp	r2, #0
 80002cc:	d150      	bne.n	8000370 <__udivmoddi4+0x154>
 80002ce:	1bcb      	subs	r3, r1, r7
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f f887 	uxth.w	r8, r7
 80002d8:	2601      	movs	r6, #1
 80002da:	fbb3 fcfe 	udiv	ip, r3, lr
 80002de:	0c21      	lsrs	r1, r4, #16
 80002e0:	fb0e 331c 	mls	r3, lr, ip, r3
 80002e4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80002e8:	fb08 f30c 	mul.w	r3, r8, ip
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d907      	bls.n	8000300 <__udivmoddi4+0xe4>
 80002f0:	1879      	adds	r1, r7, r1
 80002f2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80002f6:	d202      	bcs.n	80002fe <__udivmoddi4+0xe2>
 80002f8:	428b      	cmp	r3, r1
 80002fa:	f200 80e9 	bhi.w	80004d0 <__udivmoddi4+0x2b4>
 80002fe:	4684      	mov	ip, r0
 8000300:	1ac9      	subs	r1, r1, r3
 8000302:	b2a3      	uxth	r3, r4
 8000304:	fbb1 f0fe 	udiv	r0, r1, lr
 8000308:	fb0e 1110 	mls	r1, lr, r0, r1
 800030c:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000310:	fb08 f800 	mul.w	r8, r8, r0
 8000314:	45a0      	cmp	r8, r4
 8000316:	d907      	bls.n	8000328 <__udivmoddi4+0x10c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	d202      	bcs.n	8000326 <__udivmoddi4+0x10a>
 8000320:	45a0      	cmp	r8, r4
 8000322:	f200 80d9 	bhi.w	80004d8 <__udivmoddi4+0x2bc>
 8000326:	4618      	mov	r0, r3
 8000328:	eba4 0408 	sub.w	r4, r4, r8
 800032c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000330:	e7bf      	b.n	80002b2 <__udivmoddi4+0x96>
 8000332:	428b      	cmp	r3, r1
 8000334:	d909      	bls.n	800034a <__udivmoddi4+0x12e>
 8000336:	2d00      	cmp	r5, #0
 8000338:	f000 80b1 	beq.w	800049e <__udivmoddi4+0x282>
 800033c:	2600      	movs	r6, #0
 800033e:	e9c5 0100 	strd	r0, r1, [r5]
 8000342:	4630      	mov	r0, r6
 8000344:	4631      	mov	r1, r6
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	fab3 f683 	clz	r6, r3
 800034e:	2e00      	cmp	r6, #0
 8000350:	d14a      	bne.n	80003e8 <__udivmoddi4+0x1cc>
 8000352:	428b      	cmp	r3, r1
 8000354:	d302      	bcc.n	800035c <__udivmoddi4+0x140>
 8000356:	4282      	cmp	r2, r0
 8000358:	f200 80b8 	bhi.w	80004cc <__udivmoddi4+0x2b0>
 800035c:	1a84      	subs	r4, r0, r2
 800035e:	eb61 0103 	sbc.w	r1, r1, r3
 8000362:	2001      	movs	r0, #1
 8000364:	468c      	mov	ip, r1
 8000366:	2d00      	cmp	r5, #0
 8000368:	d0a8      	beq.n	80002bc <__udivmoddi4+0xa0>
 800036a:	e9c5 4c00 	strd	r4, ip, [r5]
 800036e:	e7a5      	b.n	80002bc <__udivmoddi4+0xa0>
 8000370:	f1c2 0320 	rsb	r3, r2, #32
 8000374:	fa20 f603 	lsr.w	r6, r0, r3
 8000378:	4097      	lsls	r7, r2
 800037a:	fa01 f002 	lsl.w	r0, r1, r2
 800037e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000382:	40d9      	lsrs	r1, r3
 8000384:	4330      	orrs	r0, r6
 8000386:	0c03      	lsrs	r3, r0, #16
 8000388:	fbb1 f6fe 	udiv	r6, r1, lr
 800038c:	fa1f f887 	uxth.w	r8, r7
 8000390:	fb0e 1116 	mls	r1, lr, r6, r1
 8000394:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000398:	fb06 f108 	mul.w	r1, r6, r8
 800039c:	4299      	cmp	r1, r3
 800039e:	fa04 f402 	lsl.w	r4, r4, r2
 80003a2:	d909      	bls.n	80003b8 <__udivmoddi4+0x19c>
 80003a4:	18fb      	adds	r3, r7, r3
 80003a6:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 80003aa:	f080 808d 	bcs.w	80004c8 <__udivmoddi4+0x2ac>
 80003ae:	4299      	cmp	r1, r3
 80003b0:	f240 808a 	bls.w	80004c8 <__udivmoddi4+0x2ac>
 80003b4:	3e02      	subs	r6, #2
 80003b6:	443b      	add	r3, r7
 80003b8:	1a5b      	subs	r3, r3, r1
 80003ba:	b281      	uxth	r1, r0
 80003bc:	fbb3 f0fe 	udiv	r0, r3, lr
 80003c0:	fb0e 3310 	mls	r3, lr, r0, r3
 80003c4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003c8:	fb00 f308 	mul.w	r3, r0, r8
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d907      	bls.n	80003e0 <__udivmoddi4+0x1c4>
 80003d0:	1879      	adds	r1, r7, r1
 80003d2:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80003d6:	d273      	bcs.n	80004c0 <__udivmoddi4+0x2a4>
 80003d8:	428b      	cmp	r3, r1
 80003da:	d971      	bls.n	80004c0 <__udivmoddi4+0x2a4>
 80003dc:	3802      	subs	r0, #2
 80003de:	4439      	add	r1, r7
 80003e0:	1acb      	subs	r3, r1, r3
 80003e2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80003e6:	e778      	b.n	80002da <__udivmoddi4+0xbe>
 80003e8:	f1c6 0c20 	rsb	ip, r6, #32
 80003ec:	fa03 f406 	lsl.w	r4, r3, r6
 80003f0:	fa22 f30c 	lsr.w	r3, r2, ip
 80003f4:	431c      	orrs	r4, r3
 80003f6:	fa20 f70c 	lsr.w	r7, r0, ip
 80003fa:	fa01 f306 	lsl.w	r3, r1, r6
 80003fe:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000402:	fa21 f10c 	lsr.w	r1, r1, ip
 8000406:	431f      	orrs	r7, r3
 8000408:	0c3b      	lsrs	r3, r7, #16
 800040a:	fbb1 f9fe 	udiv	r9, r1, lr
 800040e:	fa1f f884 	uxth.w	r8, r4
 8000412:	fb0e 1119 	mls	r1, lr, r9, r1
 8000416:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800041a:	fb09 fa08 	mul.w	sl, r9, r8
 800041e:	458a      	cmp	sl, r1
 8000420:	fa02 f206 	lsl.w	r2, r2, r6
 8000424:	fa00 f306 	lsl.w	r3, r0, r6
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x220>
 800042a:	1861      	adds	r1, r4, r1
 800042c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000430:	d248      	bcs.n	80004c4 <__udivmoddi4+0x2a8>
 8000432:	458a      	cmp	sl, r1
 8000434:	d946      	bls.n	80004c4 <__udivmoddi4+0x2a8>
 8000436:	f1a9 0902 	sub.w	r9, r9, #2
 800043a:	4421      	add	r1, r4
 800043c:	eba1 010a 	sub.w	r1, r1, sl
 8000440:	b2bf      	uxth	r7, r7
 8000442:	fbb1 f0fe 	udiv	r0, r1, lr
 8000446:	fb0e 1110 	mls	r1, lr, r0, r1
 800044a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800044e:	fb00 f808 	mul.w	r8, r0, r8
 8000452:	45b8      	cmp	r8, r7
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x24a>
 8000456:	19e7      	adds	r7, r4, r7
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800045c:	d22e      	bcs.n	80004bc <__udivmoddi4+0x2a0>
 800045e:	45b8      	cmp	r8, r7
 8000460:	d92c      	bls.n	80004bc <__udivmoddi4+0x2a0>
 8000462:	3802      	subs	r0, #2
 8000464:	4427      	add	r7, r4
 8000466:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800046a:	eba7 0708 	sub.w	r7, r7, r8
 800046e:	fba0 8902 	umull	r8, r9, r0, r2
 8000472:	454f      	cmp	r7, r9
 8000474:	46c6      	mov	lr, r8
 8000476:	4649      	mov	r1, r9
 8000478:	d31a      	bcc.n	80004b0 <__udivmoddi4+0x294>
 800047a:	d017      	beq.n	80004ac <__udivmoddi4+0x290>
 800047c:	b15d      	cbz	r5, 8000496 <__udivmoddi4+0x27a>
 800047e:	ebb3 020e 	subs.w	r2, r3, lr
 8000482:	eb67 0701 	sbc.w	r7, r7, r1
 8000486:	fa07 fc0c 	lsl.w	ip, r7, ip
 800048a:	40f2      	lsrs	r2, r6
 800048c:	ea4c 0202 	orr.w	r2, ip, r2
 8000490:	40f7      	lsrs	r7, r6
 8000492:	e9c5 2700 	strd	r2, r7, [r5]
 8000496:	2600      	movs	r6, #0
 8000498:	4631      	mov	r1, r6
 800049a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800049e:	462e      	mov	r6, r5
 80004a0:	4628      	mov	r0, r5
 80004a2:	e70b      	b.n	80002bc <__udivmoddi4+0xa0>
 80004a4:	4606      	mov	r6, r0
 80004a6:	e6e9      	b.n	800027c <__udivmoddi4+0x60>
 80004a8:	4618      	mov	r0, r3
 80004aa:	e6fd      	b.n	80002a8 <__udivmoddi4+0x8c>
 80004ac:	4543      	cmp	r3, r8
 80004ae:	d2e5      	bcs.n	800047c <__udivmoddi4+0x260>
 80004b0:	ebb8 0e02 	subs.w	lr, r8, r2
 80004b4:	eb69 0104 	sbc.w	r1, r9, r4
 80004b8:	3801      	subs	r0, #1
 80004ba:	e7df      	b.n	800047c <__udivmoddi4+0x260>
 80004bc:	4608      	mov	r0, r1
 80004be:	e7d2      	b.n	8000466 <__udivmoddi4+0x24a>
 80004c0:	4660      	mov	r0, ip
 80004c2:	e78d      	b.n	80003e0 <__udivmoddi4+0x1c4>
 80004c4:	4681      	mov	r9, r0
 80004c6:	e7b9      	b.n	800043c <__udivmoddi4+0x220>
 80004c8:	4666      	mov	r6, ip
 80004ca:	e775      	b.n	80003b8 <__udivmoddi4+0x19c>
 80004cc:	4630      	mov	r0, r6
 80004ce:	e74a      	b.n	8000366 <__udivmoddi4+0x14a>
 80004d0:	f1ac 0c02 	sub.w	ip, ip, #2
 80004d4:	4439      	add	r1, r7
 80004d6:	e713      	b.n	8000300 <__udivmoddi4+0xe4>
 80004d8:	3802      	subs	r0, #2
 80004da:	443c      	add	r4, r7
 80004dc:	e724      	b.n	8000328 <__udivmoddi4+0x10c>
 80004de:	bf00      	nop

080004e0 <__aeabi_idiv0>:
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop

080004e4 <BtlCore_Init>:
static void BtlCoreReset(void);
static void BtlCoreError(void);

/*----------------------- ROUTINES -----------------------*/
void BtlCore_Init(void)
{
 80004e4:	b580      	push	{r7, lr}
 80004e6:	af00      	add	r7, sp, #0
    btlcore_runtimedata = btlcore_runtimedata_default;
 80004e8:	4a0a      	ldr	r2, [pc, #40]	; (8000514 <BtlCore_Init+0x30>)
 80004ea:	4b0b      	ldr	r3, [pc, #44]	; (8000518 <BtlCore_Init+0x34>)
 80004ec:	681b      	ldr	r3, [r3, #0]
 80004ee:	6013      	str	r3, [r2, #0]

    /* Initialize API delay for LED1, LED2 and LED3 */
    delayInit(&erase_delay, BTLCORE_DELAY_ERASE);
 80004f0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80004f4:	4809      	ldr	r0, [pc, #36]	; (800051c <BtlCore_Init+0x38>)
 80004f6:	f000 fa97 	bl	8000a28 <delayInit>
    delayInit(&download_delay, BTLCORE_DELAY_DOWNLOAD);
 80004fa:	f241 3188 	movw	r1, #5000	; 0x1388
 80004fe:	4808      	ldr	r0, [pc, #32]	; (8000520 <BtlCore_Init+0x3c>)
 8000500:	f000 fa92 	bl	8000a28 <delayInit>
    delayInit(&update_delay, BTLCORE_DELAY_UPDATE);
 8000504:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 8000508:	4806      	ldr	r0, [pc, #24]	; (8000524 <BtlCore_Init+0x40>)
 800050a:	f000 fa8d 	bl	8000a28 <delayInit>
}
 800050e:	bf00      	nop
 8000510:	bd80      	pop	{r7, pc}
 8000512:	bf00      	nop
 8000514:	200000c4 	.word	0x200000c4
 8000518:	200000c0 	.word	0x200000c0
 800051c:	200000c8 	.word	0x200000c8
 8000520:	200000d4 	.word	0x200000d4
 8000524:	200000e0 	.word	0x200000e0

08000528 <BtlCore_Task>:

void BtlCore_Task(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
    CmdMng_Read(&btlcore_runtimedata.event);
 800052c:	4818      	ldr	r0, [pc, #96]	; (8000590 <BtlCore_Task+0x68>)
 800052e:	f000 f927 	bl	8000780 <CmdMng_Read>

    switch(btlcore_runtimedata.state)
 8000532:	4b18      	ldr	r3, [pc, #96]	; (8000594 <BtlCore_Task+0x6c>)
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	2b06      	cmp	r3, #6
 8000538:	d825      	bhi.n	8000586 <BtlCore_Task+0x5e>
 800053a:	a201      	add	r2, pc, #4	; (adr r2, 8000540 <BtlCore_Task+0x18>)
 800053c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000540:	0800055d 	.word	0x0800055d
 8000544:	08000563 	.word	0x08000563
 8000548:	08000569 	.word	0x08000569
 800054c:	0800056f 	.word	0x0800056f
 8000550:	08000575 	.word	0x08000575
 8000554:	0800057b 	.word	0x0800057b
 8000558:	08000581 	.word	0x08000581
    {
        case BTLCORE_STATE_0:
            BtlCoreState0();
 800055c:	f000 f828 	bl	80005b0 <BtlCoreState0>
            break;
 8000560:	e014      	b.n	800058c <BtlCore_Task+0x64>
        case BTLCORE_STATE_IDLE:
            BtlCoreIdle();
 8000562:	f000 f845 	bl	80005f0 <BtlCoreIdle>
            break;
 8000566:	e011      	b.n	800058c <BtlCore_Task+0x64>
        case BTLCORE_STATE_ERASE:
            BtlCoreErase();
 8000568:	f000 f856 	bl	8000618 <BtlCoreErase>
            break;
 800056c:	e00e      	b.n	800058c <BtlCore_Task+0x64>
        case BTLCORE_STATE_DOWNLOAD:
            BtlCoreDownload();
 800056e:	f000 f86f 	bl	8000650 <BtlCoreDownload>
            break;
 8000572:	e00b      	b.n	800058c <BtlCore_Task+0x64>
        case BTLCORE_STATE_UPDATE:
            BtlCoreUpdate();
 8000574:	f000 f884 	bl	8000680 <BtlCoreUpdate>
            break;
 8000578:	e008      	b.n	800058c <BtlCore_Task+0x64>
        case BTLCORE_STATE_SELFCHECK:
            BtlCoreSelfCheck();
 800057a:	f000 f899 	bl	80006b0 <BtlCoreSelfCheck>
            break;
 800057e:	e005      	b.n	800058c <BtlCore_Task+0x64>
        case BTLCORE_STATE_RESET:
            BtlCoreReset();
 8000580:	f000 f8a6 	bl	80006d0 <BtlCoreReset>
            break;
 8000584:	e002      	b.n	800058c <BtlCore_Task+0x64>
        case BTLCORE_STATE_ERROR:
        default:
            BtlCoreError();
 8000586:	f000 f8b7 	bl	80006f8 <BtlCoreError>
            break;
 800058a:	bf00      	nop
    }
}
 800058c:	bf00      	nop
 800058e:	bd80      	pop	{r7, pc}
 8000590:	200000c6 	.word	0x200000c6
 8000594:	200000c4 	.word	0x200000c4

08000598 <BtlCore_ResetRequested>:
{
    return btlcore_runtimedata.fault;
}

btlcore_boolean_t BtlCore_ResetRequested(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
    return btlcore_runtimedata.reset_flag;
 800059c:	4b03      	ldr	r3, [pc, #12]	; (80005ac <BtlCore_ResetRequested+0x14>)
 800059e:	78db      	ldrb	r3, [r3, #3]
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	200000c4 	.word	0x200000c4

080005b0 <BtlCoreState0>:

static void BtlCoreState0(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	af00      	add	r7, sp, #0
    if(CMDMNG_EVENT_TRIGGER_BTL == btlcore_runtimedata.event) {
 80005b4:	4b0b      	ldr	r3, [pc, #44]	; (80005e4 <BtlCoreState0+0x34>)
 80005b6:	789b      	ldrb	r3, [r3, #2]
 80005b8:	2b01      	cmp	r3, #1
 80005ba:	d109      	bne.n	80005d0 <BtlCoreState0+0x20>
        uartSendString("JUMP TO BOOTLOADER\r\n", sizeof("JUMP TO BOOTLOADER\r\n"));
 80005bc:	2115      	movs	r1, #21
 80005be:	480a      	ldr	r0, [pc, #40]	; (80005e8 <BtlCoreState0+0x38>)
 80005c0:	f000 fb2c 	bl	8000c1c <uartSendString>
        btlcore_boot_target = BTLCORE_TARGET_BTL;
 80005c4:	4b09      	ldr	r3, [pc, #36]	; (80005ec <BtlCoreState0+0x3c>)
 80005c6:	2201      	movs	r2, #1
 80005c8:	701a      	strb	r2, [r3, #0]
        btlcore_runtimedata.reset_flag = BTLCORE_BOOLEAN_TRUE;
 80005ca:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <BtlCoreState0+0x34>)
 80005cc:	2201      	movs	r2, #1
 80005ce:	70da      	strb	r2, [r3, #3]
    }

    if(BTLCORE_TARGET_BTL == btlcore_boot_target) {
 80005d0:	4b06      	ldr	r3, [pc, #24]	; (80005ec <BtlCoreState0+0x3c>)
 80005d2:	781b      	ldrb	r3, [r3, #0]
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d102      	bne.n	80005de <BtlCoreState0+0x2e>
        btlcore_runtimedata.state = BTLCORE_STATE_IDLE;
 80005d8:	4b02      	ldr	r3, [pc, #8]	; (80005e4 <BtlCoreState0+0x34>)
 80005da:	2201      	movs	r2, #1
 80005dc:	701a      	strb	r2, [r3, #0]
    }
}
 80005de:	bf00      	nop
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	200000c4 	.word	0x200000c4
 80005e8:	080027a8 	.word	0x080027a8
 80005ec:	2000019c 	.word	0x2000019c

080005f0 <BtlCoreIdle>:

static void BtlCoreIdle(void)
{
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
    if(CMDMNG_EVENT_REQUEST_ERASE == btlcore_runtimedata.event) {
 80005f4:	4b06      	ldr	r3, [pc, #24]	; (8000610 <BtlCoreIdle+0x20>)
 80005f6:	789b      	ldrb	r3, [r3, #2]
 80005f8:	2b02      	cmp	r3, #2
 80005fa:	d106      	bne.n	800060a <BtlCoreIdle+0x1a>
        uartSendString("START ERASE\r\n", sizeof("START ERASE\r\n"));
 80005fc:	210e      	movs	r1, #14
 80005fe:	4805      	ldr	r0, [pc, #20]	; (8000614 <BtlCoreIdle+0x24>)
 8000600:	f000 fb0c 	bl	8000c1c <uartSendString>
        btlcore_runtimedata.state = BTLCORE_STATE_ERASE;
 8000604:	4b02      	ldr	r3, [pc, #8]	; (8000610 <BtlCoreIdle+0x20>)
 8000606:	2202      	movs	r2, #2
 8000608:	701a      	strb	r2, [r3, #0]
    }
}
 800060a:	bf00      	nop
 800060c:	bd80      	pop	{r7, pc}
 800060e:	bf00      	nop
 8000610:	200000c4 	.word	0x200000c4
 8000614:	080027c0 	.word	0x080027c0

08000618 <BtlCoreErase>:

static void BtlCoreErase(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
    if(delayRead(&erase_delay))
 800061c:	4809      	ldr	r0, [pc, #36]	; (8000644 <BtlCoreErase+0x2c>)
 800061e:	f000 fa24 	bl	8000a6a <delayRead>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d00a      	beq.n	800063e <BtlCoreErase+0x26>
    {
        if(CMDMNG_EVENT_REQUEST_DOWNLOAD == btlcore_runtimedata.event) {
 8000628:	4b07      	ldr	r3, [pc, #28]	; (8000648 <BtlCoreErase+0x30>)
 800062a:	789b      	ldrb	r3, [r3, #2]
 800062c:	2b03      	cmp	r3, #3
 800062e:	d106      	bne.n	800063e <BtlCoreErase+0x26>
            uartSendString("ERASE OK\r\n", sizeof("ERASE OK\r\n"));
 8000630:	210b      	movs	r1, #11
 8000632:	4806      	ldr	r0, [pc, #24]	; (800064c <BtlCoreErase+0x34>)
 8000634:	f000 faf2 	bl	8000c1c <uartSendString>
            btlcore_runtimedata.state = BTLCORE_STATE_DOWNLOAD;
 8000638:	4b03      	ldr	r3, [pc, #12]	; (8000648 <BtlCoreErase+0x30>)
 800063a:	2203      	movs	r2, #3
 800063c:	701a      	strb	r2, [r3, #0]
        }
//        else {
//            btlcore_runtimedata.state = BTLCORE_STATE_ERROR;
//        }
    }
}
 800063e:	bf00      	nop
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	200000c8 	.word	0x200000c8
 8000648:	200000c4 	.word	0x200000c4
 800064c:	080027d0 	.word	0x080027d0

08000650 <BtlCoreDownload>:

static void BtlCoreDownload(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
    if(delayRead(&download_delay))
 8000654:	4807      	ldr	r0, [pc, #28]	; (8000674 <BtlCoreDownload+0x24>)
 8000656:	f000 fa08 	bl	8000a6a <delayRead>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d006      	beq.n	800066e <BtlCoreDownload+0x1e>
    {
        uartSendString("DOWNLOAD OK\r\n", sizeof("DOWNLOAD OK\r\n"));
 8000660:	210e      	movs	r1, #14
 8000662:	4805      	ldr	r0, [pc, #20]	; (8000678 <BtlCoreDownload+0x28>)
 8000664:	f000 fada 	bl	8000c1c <uartSendString>
        btlcore_runtimedata.state = BTLCORE_STATE_UPDATE;
 8000668:	4b04      	ldr	r3, [pc, #16]	; (800067c <BtlCoreDownload+0x2c>)
 800066a:	2204      	movs	r2, #4
 800066c:	701a      	strb	r2, [r3, #0]
    }
//    else {
//        btlcore_runtimedata.state = BTLCORE_STATE_ERROR;
//    }
}
 800066e:	bf00      	nop
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	200000d4 	.word	0x200000d4
 8000678:	080027dc 	.word	0x080027dc
 800067c:	200000c4 	.word	0x200000c4

08000680 <BtlCoreUpdate>:

static void BtlCoreUpdate(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
    if(delayRead(&update_delay))
 8000684:	4807      	ldr	r0, [pc, #28]	; (80006a4 <BtlCoreUpdate+0x24>)
 8000686:	f000 f9f0 	bl	8000a6a <delayRead>
 800068a:	4603      	mov	r3, r0
 800068c:	2b00      	cmp	r3, #0
 800068e:	d006      	beq.n	800069e <BtlCoreUpdate+0x1e>
    {
        uartSendString("UPDATE OK\r\n", sizeof("UPDATE OK\r\n"));
 8000690:	210c      	movs	r1, #12
 8000692:	4805      	ldr	r0, [pc, #20]	; (80006a8 <BtlCoreUpdate+0x28>)
 8000694:	f000 fac2 	bl	8000c1c <uartSendString>
        btlcore_runtimedata.state = BTLCORE_STATE_SELFCHECK;
 8000698:	4b04      	ldr	r3, [pc, #16]	; (80006ac <BtlCoreUpdate+0x2c>)
 800069a:	2205      	movs	r2, #5
 800069c:	701a      	strb	r2, [r3, #0]
    }
}
 800069e:	bf00      	nop
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	200000e0 	.word	0x200000e0
 80006a8:	080027ec 	.word	0x080027ec
 80006ac:	200000c4 	.word	0x200000c4

080006b0 <BtlCoreSelfCheck>:

static void BtlCoreSelfCheck(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
    uartSendString("SELF CHECK OK\r\n", sizeof("SELF CHECK OK\r\n"));
 80006b4:	2110      	movs	r1, #16
 80006b6:	4804      	ldr	r0, [pc, #16]	; (80006c8 <BtlCoreSelfCheck+0x18>)
 80006b8:	f000 fab0 	bl	8000c1c <uartSendString>
    btlcore_runtimedata.state = BTLCORE_STATE_RESET;
 80006bc:	4b03      	ldr	r3, [pc, #12]	; (80006cc <BtlCoreSelfCheck+0x1c>)
 80006be:	2206      	movs	r2, #6
 80006c0:	701a      	strb	r2, [r3, #0]
}
 80006c2:	bf00      	nop
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	bf00      	nop
 80006c8:	080027f8 	.word	0x080027f8
 80006cc:	200000c4 	.word	0x200000c4

080006d0 <BtlCoreReset>:

static void BtlCoreReset(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
    uartSendString("JUMP TO APP\r\n", sizeof("JUMP TO APP\r\n"));
 80006d4:	210e      	movs	r1, #14
 80006d6:	4805      	ldr	r0, [pc, #20]	; (80006ec <BtlCoreReset+0x1c>)
 80006d8:	f000 faa0 	bl	8000c1c <uartSendString>
    btlcore_boot_target = BTLCORE_TARGET_APP;
 80006dc:	4b04      	ldr	r3, [pc, #16]	; (80006f0 <BtlCoreReset+0x20>)
 80006de:	2202      	movs	r2, #2
 80006e0:	701a      	strb	r2, [r3, #0]
    btlcore_runtimedata.reset_flag = BTLCORE_BOOLEAN_TRUE;
 80006e2:	4b04      	ldr	r3, [pc, #16]	; (80006f4 <BtlCoreReset+0x24>)
 80006e4:	2201      	movs	r2, #1
 80006e6:	70da      	strb	r2, [r3, #3]
}
 80006e8:	bf00      	nop
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	08002808 	.word	0x08002808
 80006f0:	2000019c 	.word	0x2000019c
 80006f4:	200000c4 	.word	0x200000c4

080006f8 <BtlCoreError>:

static void BtlCoreError(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
    btlcore_runtimedata.fault = BTLCORE_BOOLEAN_TRUE;
 80006fc:	4b03      	ldr	r3, [pc, #12]	; (800070c <BtlCoreError+0x14>)
 80006fe:	2201      	movs	r2, #1
 8000700:	705a      	strb	r2, [r3, #1]
}
 8000702:	bf00      	nop
 8000704:	46bd      	mov	sp, r7
 8000706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070a:	4770      	bx	lr
 800070c:	200000c4 	.word	0x200000c4

08000710 <CmdMng_Init>:
static void CmdMngParse(void);
static void CmdMngEvent(void);

/*----------------------- ROUTINES -----------------------*/
void CmdMng_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
    cmdmng_runtimedata = cmdmng_runtimedata_default;
 8000714:	4a04      	ldr	r2, [pc, #16]	; (8000728 <CmdMng_Init+0x18>)
 8000716:	4b05      	ldr	r3, [pc, #20]	; (800072c <CmdMng_Init+0x1c>)
 8000718:	4610      	mov	r0, r2
 800071a:	4619      	mov	r1, r3
 800071c:	2356      	movs	r3, #86	; 0x56
 800071e:	461a      	mov	r2, r3
 8000720:	f002 f820 	bl	8002764 <memcpy>
}
 8000724:	bf00      	nop
 8000726:	bd80      	pop	{r7, pc}
 8000728:	200000ec 	.word	0x200000ec
 800072c:	20000010 	.word	0x20000010

08000730 <CmdMng_Task>:

void CmdMng_Task(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
    uartReceive(cmdmng_rx_buffer, CMDMNG_BUFFER_SIZE);
 8000734:	2110      	movs	r1, #16
 8000736:	4810      	ldr	r0, [pc, #64]	; (8000778 <CmdMng_Task+0x48>)
 8000738:	f000 fa84 	bl	8000c44 <uartReceive>

    switch(cmdmng_runtimedata.state)
 800073c:	4b0f      	ldr	r3, [pc, #60]	; (800077c <CmdMng_Task+0x4c>)
 800073e:	781b      	ldrb	r3, [r3, #0]
 8000740:	2b03      	cmp	r3, #3
 8000742:	d816      	bhi.n	8000772 <CmdMng_Task+0x42>
 8000744:	a201      	add	r2, pc, #4	; (adr r2, 800074c <CmdMng_Task+0x1c>)
 8000746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800074a:	bf00      	nop
 800074c:	0800075d 	.word	0x0800075d
 8000750:	08000763 	.word	0x08000763
 8000754:	08000769 	.word	0x08000769
 8000758:	0800076f 	.word	0x0800076f
    {
        case CMDMNG_STATE_0:
            CmdMngState0();
 800075c:	f000 f81c 	bl	8000798 <CmdMngState0>
            break;
 8000760:	e008      	b.n	8000774 <CmdMng_Task+0x44>
        case CMDMNG_STATE_IDLE:
            CmdMngIdle();
 8000762:	f000 f825 	bl	80007b0 <CmdMngIdle>
            break;
 8000766:	e005      	b.n	8000774 <CmdMng_Task+0x44>
        case CMDMNG_STATE_PARSE:
            CmdMngParse();
 8000768:	f000 f862 	bl	8000830 <CmdMngParse>
            break;
 800076c:	e002      	b.n	8000774 <CmdMng_Task+0x44>
        case CMDMNG_STATE_EVENT:
            CmdMngEvent();
 800076e:	f000 f871 	bl	8000854 <CmdMngEvent>
        default:
            break;
 8000772:	bf00      	nop
    }
}
 8000774:	bf00      	nop
 8000776:	bd80      	pop	{r7, pc}
 8000778:	20000144 	.word	0x20000144
 800077c:	200000ec 	.word	0x200000ec

08000780 <CmdMng_Read>:

void CmdMng_Read(cmdmng_event_t *event)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b082      	sub	sp, #8
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
    CmdMngGetEvent(event);
 8000788:	6878      	ldr	r0, [r7, #4]
 800078a:	f000 f93d 	bl	8000a08 <CmdMngGetEvent>
}
 800078e:	bf00      	nop
 8000790:	3708      	adds	r7, #8
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
	...

08000798 <CmdMngState0>:

static void CmdMngState0(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0
    cmdmng_runtimedata.state = CMDMNG_STATE_IDLE;
 800079c:	4b03      	ldr	r3, [pc, #12]	; (80007ac <CmdMngState0+0x14>)
 800079e:	2201      	movs	r2, #1
 80007a0:	701a      	strb	r2, [r3, #0]
}
 80007a2:	bf00      	nop
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr
 80007ac:	200000ec 	.word	0x200000ec

080007b0 <CmdMngIdle>:

static void CmdMngIdle(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
    if(CMDMNG_QUEUE_SIZE != cmdmng_runtimedata.queue.size) {
 80007b6:	4b1c      	ldr	r3, [pc, #112]	; (8000828 <CmdMngIdle+0x78>)
 80007b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80007bc:	2b40      	cmp	r3, #64	; 0x40
 80007be:	d01d      	beq.n	80007fc <CmdMngIdle+0x4c>
        for(uint8_t i = 0u; i < CMDMNG_BUFFER_SIZE; i++)
 80007c0:	2300      	movs	r3, #0
 80007c2:	71fb      	strb	r3, [r7, #7]
 80007c4:	e017      	b.n	80007f6 <CmdMngIdle+0x46>
        {
            if(CMDMNG_LF == cmdmng_rx_buffer[i]) {
 80007c6:	79fb      	ldrb	r3, [r7, #7]
 80007c8:	4a18      	ldr	r2, [pc, #96]	; (800082c <CmdMngIdle+0x7c>)
 80007ca:	5cd3      	ldrb	r3, [r2, r3]
 80007cc:	2b0a      	cmp	r3, #10
 80007ce:	d104      	bne.n	80007da <CmdMngIdle+0x2a>
                cmdmng_runtimedata.msg_received =  CMDMNG_BOOLEAN_TRUE;
 80007d0:	4b15      	ldr	r3, [pc, #84]	; (8000828 <CmdMngIdle+0x78>)
 80007d2:	2201      	movs	r2, #1
 80007d4:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
                break;
 80007d8:	e010      	b.n	80007fc <CmdMngIdle+0x4c>
            }
            else if(0u == cmdmng_rx_buffer[i]) {
 80007da:	79fb      	ldrb	r3, [r7, #7]
 80007dc:	4a13      	ldr	r2, [pc, #76]	; (800082c <CmdMngIdle+0x7c>)
 80007de:	5cd3      	ldrb	r3, [r2, r3]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d005      	beq.n	80007f0 <CmdMngIdle+0x40>
                /* Buffer empty, do nothing */
            }
            else {
                CmdMngQueueWrite(cmdmng_rx_buffer[i]);
 80007e4:	79fb      	ldrb	r3, [r7, #7]
 80007e6:	4a11      	ldr	r2, [pc, #68]	; (800082c <CmdMngIdle+0x7c>)
 80007e8:	5cd3      	ldrb	r3, [r2, r3]
 80007ea:	4618      	mov	r0, r3
 80007ec:	f000 f864 	bl	80008b8 <CmdMngQueueWrite>
        for(uint8_t i = 0u; i < CMDMNG_BUFFER_SIZE; i++)
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	3301      	adds	r3, #1
 80007f4:	71fb      	strb	r3, [r7, #7]
 80007f6:	79fb      	ldrb	r3, [r7, #7]
 80007f8:	2b0f      	cmp	r3, #15
 80007fa:	d9e4      	bls.n	80007c6 <CmdMngIdle+0x16>
            }
        }
    }

    if(CMDMNG_BOOLEAN_TRUE == cmdmng_runtimedata.msg_received) {
 80007fc:	4b0a      	ldr	r3, [pc, #40]	; (8000828 <CmdMngIdle+0x78>)
 80007fe:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8000802:	2b01      	cmp	r3, #1
 8000804:	d10b      	bne.n	800081e <CmdMngIdle+0x6e>
        memset(cmdmng_rx_buffer, 0u, CMDMNG_BUFFER_SIZE);
 8000806:	2210      	movs	r2, #16
 8000808:	2100      	movs	r1, #0
 800080a:	4808      	ldr	r0, [pc, #32]	; (800082c <CmdMngIdle+0x7c>)
 800080c:	f001 ffb8 	bl	8002780 <memset>
        cmdmng_runtimedata.msg_received = CMDMNG_BOOLEAN_FALSE;
 8000810:	4b05      	ldr	r3, [pc, #20]	; (8000828 <CmdMngIdle+0x78>)
 8000812:	2200      	movs	r2, #0
 8000814:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
        cmdmng_runtimedata.state = CMDMNG_STATE_PARSE;
 8000818:	4b03      	ldr	r3, [pc, #12]	; (8000828 <CmdMngIdle+0x78>)
 800081a:	2202      	movs	r2, #2
 800081c:	701a      	strb	r2, [r3, #0]
    }
}
 800081e:	bf00      	nop
 8000820:	3708      	adds	r7, #8
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	200000ec 	.word	0x200000ec
 800082c:	20000144 	.word	0x20000144

08000830 <CmdMngParse>:

static void CmdMngParse(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
    if(CMDMNG_BOOLEAN_TRUE == CmdMngParseMsg()) {
 8000834:	f000 f8aa 	bl	800098c <CmdMngParseMsg>
 8000838:	4603      	mov	r3, r0
 800083a:	2b01      	cmp	r3, #1
 800083c:	d103      	bne.n	8000846 <CmdMngParse+0x16>
        cmdmng_runtimedata.state = CMDMNG_STATE_EVENT;
 800083e:	4b04      	ldr	r3, [pc, #16]	; (8000850 <CmdMngParse+0x20>)
 8000840:	2203      	movs	r2, #3
 8000842:	701a      	strb	r2, [r3, #0]
    }
    else {
        cmdmng_runtimedata.state = CMDMNG_STATE_IDLE;
    }
}
 8000844:	e002      	b.n	800084c <CmdMngParse+0x1c>
        cmdmng_runtimedata.state = CMDMNG_STATE_IDLE;
 8000846:	4b02      	ldr	r3, [pc, #8]	; (8000850 <CmdMngParse+0x20>)
 8000848:	2201      	movs	r2, #1
 800084a:	701a      	strb	r2, [r3, #0]
}
 800084c:	bf00      	nop
 800084e:	bd80      	pop	{r7, pc}
 8000850:	200000ec 	.word	0x200000ec

08000854 <CmdMngEvent>:

static void CmdMngEvent(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b082      	sub	sp, #8
 8000858:	af00      	add	r7, sp, #0
    cmdmng_boolean_t event_detected = CMDMNG_BOOLEAN_FALSE;
 800085a:	2300      	movs	r3, #0
 800085c:	71fb      	strb	r3, [r7, #7]
    cmdmng_event_t event;

    for(event = CMDMNG_EVENT_NO_REQUEST; event < CMDMNG_EVENT_MAX_NUMBER; event++) {
 800085e:	2300      	movs	r3, #0
 8000860:	71bb      	strb	r3, [r7, #6]
 8000862:	e011      	b.n	8000888 <CmdMngEvent+0x34>
        if(CMDMNG_EVENT_RAISED == memcmp(cmdmng_parser_table[event], cmdmng_runtimedata.msg_buffer, CMDMNG_EVENT_LENGTH)) {
 8000864:	79bb      	ldrb	r3, [r7, #6]
 8000866:	4a11      	ldr	r2, [pc, #68]	; (80008ac <CmdMngEvent+0x58>)
 8000868:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800086c:	2204      	movs	r2, #4
 800086e:	4910      	ldr	r1, [pc, #64]	; (80008b0 <CmdMngEvent+0x5c>)
 8000870:	4618      	mov	r0, r3
 8000872:	f001 ff69 	bl	8002748 <memcmp>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d102      	bne.n	8000882 <CmdMngEvent+0x2e>
            event_detected = CMDMNG_BOOLEAN_TRUE;
 800087c:	2301      	movs	r3, #1
 800087e:	71fb      	strb	r3, [r7, #7]
            break;
 8000880:	e005      	b.n	800088e <CmdMngEvent+0x3a>
    for(event = CMDMNG_EVENT_NO_REQUEST; event < CMDMNG_EVENT_MAX_NUMBER; event++) {
 8000882:	79bb      	ldrb	r3, [r7, #6]
 8000884:	3301      	adds	r3, #1
 8000886:	71bb      	strb	r3, [r7, #6]
 8000888:	79bb      	ldrb	r3, [r7, #6]
 800088a:	2b03      	cmp	r3, #3
 800088c:	d9ea      	bls.n	8000864 <CmdMngEvent+0x10>
        }
    }

    if(CMDMNG_BOOLEAN_TRUE == event_detected) {
 800088e:	79fb      	ldrb	r3, [r7, #7]
 8000890:	2b01      	cmp	r3, #1
 8000892:	d103      	bne.n	800089c <CmdMngEvent+0x48>
        CmdMngSetEvent(event);
 8000894:	79bb      	ldrb	r3, [r7, #6]
 8000896:	4618      	mov	r0, r3
 8000898:	f000 f8a6 	bl	80009e8 <CmdMngSetEvent>
    }

    cmdmng_runtimedata.state = CMDMNG_STATE_IDLE;
 800089c:	4b05      	ldr	r3, [pc, #20]	; (80008b4 <CmdMngEvent+0x60>)
 800089e:	2201      	movs	r2, #1
 80008a0:	701a      	strb	r2, [r3, #0]
}
 80008a2:	bf00      	nop
 80008a4:	3708      	adds	r7, #8
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
 80008aa:	bf00      	nop
 80008ac:	20000000 	.word	0x20000000
 80008b0:	20000131 	.word	0x20000131
 80008b4:	200000ec 	.word	0x200000ec

080008b8 <CmdMngQueueWrite>:

static void CmdMngQueueWrite(uint8_t data)
{
 80008b8:	b480      	push	{r7}
 80008ba:	b083      	sub	sp, #12
 80008bc:	af00      	add	r7, sp, #0
 80008be:	4603      	mov	r3, r0
 80008c0:	71fb      	strb	r3, [r7, #7]
    if(CMDMNG_QUEUE_SIZE != cmdmng_runtimedata.queue.size) {
 80008c2:	4b17      	ldr	r3, [pc, #92]	; (8000920 <CmdMngQueueWrite+0x68>)
 80008c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80008c8:	2b40      	cmp	r3, #64	; 0x40
 80008ca:	d022      	beq.n	8000912 <CmdMngQueueWrite+0x5a>

        if((CMDMNG_QUEUE_SIZE - 1) == cmdmng_runtimedata.queue.tail) {
 80008cc:	4b14      	ldr	r3, [pc, #80]	; (8000920 <CmdMngQueueWrite+0x68>)
 80008ce:	f993 3043 	ldrsb.w	r3, [r3, #67]	; 0x43
 80008d2:	2b3f      	cmp	r3, #63	; 0x3f
 80008d4:	d103      	bne.n	80008de <CmdMngQueueWrite+0x26>
            cmdmng_runtimedata.queue.tail = -1;
 80008d6:	4b12      	ldr	r3, [pc, #72]	; (8000920 <CmdMngQueueWrite+0x68>)
 80008d8:	22ff      	movs	r2, #255	; 0xff
 80008da:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
        }

        cmdmng_runtimedata.queue.buffer[++cmdmng_runtimedata.queue.tail] = data;
 80008de:	4b10      	ldr	r3, [pc, #64]	; (8000920 <CmdMngQueueWrite+0x68>)
 80008e0:	f993 3043 	ldrsb.w	r3, [r3, #67]	; 0x43
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	3301      	adds	r3, #1
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	b25a      	sxtb	r2, r3
 80008ec:	4b0c      	ldr	r3, [pc, #48]	; (8000920 <CmdMngQueueWrite+0x68>)
 80008ee:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80008f2:	4b0b      	ldr	r3, [pc, #44]	; (8000920 <CmdMngQueueWrite+0x68>)
 80008f4:	f993 3043 	ldrsb.w	r3, [r3, #67]	; 0x43
 80008f8:	461a      	mov	r2, r3
 80008fa:	4b09      	ldr	r3, [pc, #36]	; (8000920 <CmdMngQueueWrite+0x68>)
 80008fc:	4413      	add	r3, r2
 80008fe:	79fa      	ldrb	r2, [r7, #7]
 8000900:	709a      	strb	r2, [r3, #2]
        cmdmng_runtimedata.queue.size++;
 8000902:	4b07      	ldr	r3, [pc, #28]	; (8000920 <CmdMngQueueWrite+0x68>)
 8000904:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000908:	3301      	adds	r3, #1
 800090a:	b2da      	uxtb	r2, r3
 800090c:	4b04      	ldr	r3, [pc, #16]	; (8000920 <CmdMngQueueWrite+0x68>)
 800090e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
}
 8000912:	bf00      	nop
 8000914:	370c      	adds	r7, #12
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	200000ec 	.word	0x200000ec

08000924 <CmdMngQueueRead>:

static uint8_t CmdMngQueueRead(void)
{
 8000924:	b480      	push	{r7}
 8000926:	b083      	sub	sp, #12
 8000928:	af00      	add	r7, sp, #0
    uint8_t data = cmdmng_runtimedata.queue.buffer[cmdmng_runtimedata.queue.head];
 800092a:	4b17      	ldr	r3, [pc, #92]	; (8000988 <CmdMngQueueRead+0x64>)
 800092c:	f993 3042 	ldrsb.w	r3, [r3, #66]	; 0x42
 8000930:	461a      	mov	r2, r3
 8000932:	4b15      	ldr	r3, [pc, #84]	; (8000988 <CmdMngQueueRead+0x64>)
 8000934:	4413      	add	r3, r2
 8000936:	789b      	ldrb	r3, [r3, #2]
 8000938:	71fb      	strb	r3, [r7, #7]
    cmdmng_runtimedata.queue.buffer[cmdmng_runtimedata.queue.head++] = 0u;
 800093a:	4b13      	ldr	r3, [pc, #76]	; (8000988 <CmdMngQueueRead+0x64>)
 800093c:	f993 2042 	ldrsb.w	r2, [r3, #66]	; 0x42
 8000940:	b2d3      	uxtb	r3, r2
 8000942:	3301      	adds	r3, #1
 8000944:	b2db      	uxtb	r3, r3
 8000946:	b259      	sxtb	r1, r3
 8000948:	4b0f      	ldr	r3, [pc, #60]	; (8000988 <CmdMngQueueRead+0x64>)
 800094a:	f883 1042 	strb.w	r1, [r3, #66]	; 0x42
 800094e:	4b0e      	ldr	r3, [pc, #56]	; (8000988 <CmdMngQueueRead+0x64>)
 8000950:	4413      	add	r3, r2
 8000952:	2200      	movs	r2, #0
 8000954:	709a      	strb	r2, [r3, #2]

    if(CMDMNG_QUEUE_SIZE == cmdmng_runtimedata.queue.head) {
 8000956:	4b0c      	ldr	r3, [pc, #48]	; (8000988 <CmdMngQueueRead+0x64>)
 8000958:	f993 3042 	ldrsb.w	r3, [r3, #66]	; 0x42
 800095c:	2b40      	cmp	r3, #64	; 0x40
 800095e:	d103      	bne.n	8000968 <CmdMngQueueRead+0x44>
        cmdmng_runtimedata.queue.head = 0;
 8000960:	4b09      	ldr	r3, [pc, #36]	; (8000988 <CmdMngQueueRead+0x64>)
 8000962:	2200      	movs	r2, #0
 8000964:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    }

    cmdmng_runtimedata.queue.size--;
 8000968:	4b07      	ldr	r3, [pc, #28]	; (8000988 <CmdMngQueueRead+0x64>)
 800096a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800096e:	3b01      	subs	r3, #1
 8000970:	b2da      	uxtb	r2, r3
 8000972:	4b05      	ldr	r3, [pc, #20]	; (8000988 <CmdMngQueueRead+0x64>)
 8000974:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    return data;
 8000978:	79fb      	ldrb	r3, [r7, #7]
}
 800097a:	4618      	mov	r0, r3
 800097c:	370c      	adds	r7, #12
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	200000ec 	.word	0x200000ec

0800098c <CmdMngParseMsg>:

static cmdmng_boolean_t CmdMngParseMsg(void)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
    cmdmng_boolean_t result;

    if(cmdmng_runtimedata.queue.size != 0u) {
 8000992:	4b14      	ldr	r3, [pc, #80]	; (80009e4 <CmdMngParseMsg+0x58>)
 8000994:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8000998:	2b00      	cmp	r3, #0
 800099a:	d01b      	beq.n	80009d4 <CmdMngParseMsg+0x48>
        for(uint8_t i = 0u; i < CMDMNG_QUEUE_SIZE; i++)
 800099c:	2300      	movs	r3, #0
 800099e:	71bb      	strb	r3, [r7, #6]
 80009a0:	e012      	b.n	80009c8 <CmdMngParseMsg+0x3c>
        {
            uint8_t data = CmdMngQueueRead();
 80009a2:	f7ff ffbf 	bl	8000924 <CmdMngQueueRead>
 80009a6:	4603      	mov	r3, r0
 80009a8:	717b      	strb	r3, [r7, #5]

            if((CMDMNG_CR == data) || (i > CMDMNG_BUFFER_SIZE)) {
 80009aa:	797b      	ldrb	r3, [r7, #5]
 80009ac:	2b0d      	cmp	r3, #13
 80009ae:	d00e      	beq.n	80009ce <CmdMngParseMsg+0x42>
 80009b0:	79bb      	ldrb	r3, [r7, #6]
 80009b2:	2b10      	cmp	r3, #16
 80009b4:	d80b      	bhi.n	80009ce <CmdMngParseMsg+0x42>
                break;
            }
            else {
                cmdmng_runtimedata.msg_buffer[i] = data;
 80009b6:	79bb      	ldrb	r3, [r7, #6]
 80009b8:	4a0a      	ldr	r2, [pc, #40]	; (80009e4 <CmdMngParseMsg+0x58>)
 80009ba:	4413      	add	r3, r2
 80009bc:	797a      	ldrb	r2, [r7, #5]
 80009be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        for(uint8_t i = 0u; i < CMDMNG_QUEUE_SIZE; i++)
 80009c2:	79bb      	ldrb	r3, [r7, #6]
 80009c4:	3301      	adds	r3, #1
 80009c6:	71bb      	strb	r3, [r7, #6]
 80009c8:	79bb      	ldrb	r3, [r7, #6]
 80009ca:	2b3f      	cmp	r3, #63	; 0x3f
 80009cc:	d9e9      	bls.n	80009a2 <CmdMngParseMsg+0x16>
            }
        }

        result = CMDMNG_BOOLEAN_TRUE;
 80009ce:	2301      	movs	r3, #1
 80009d0:	71fb      	strb	r3, [r7, #7]
 80009d2:	e001      	b.n	80009d8 <CmdMngParseMsg+0x4c>
    }
    else {
        result = CMDMNG_BOOLEAN_FALSE;
 80009d4:	2300      	movs	r3, #0
 80009d6:	71fb      	strb	r3, [r7, #7]
    }

    return result;
 80009d8:	79fb      	ldrb	r3, [r7, #7]
}
 80009da:	4618      	mov	r0, r3
 80009dc:	3708      	adds	r7, #8
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	bf00      	nop
 80009e4:	200000ec 	.word	0x200000ec

080009e8 <CmdMngSetEvent>:

static void CmdMngSetEvent(cmdmng_event_t event)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b083      	sub	sp, #12
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4603      	mov	r3, r0
 80009f0:	71fb      	strb	r3, [r7, #7]
    cmdmng_runtimedata.event = event;
 80009f2:	4a04      	ldr	r2, [pc, #16]	; (8000a04 <CmdMngSetEvent+0x1c>)
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	7053      	strb	r3, [r2, #1]
}
 80009f8:	bf00      	nop
 80009fa:	370c      	adds	r7, #12
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	200000ec 	.word	0x200000ec

08000a08 <CmdMngGetEvent>:

static void CmdMngGetEvent(cmdmng_event_t *event)
{
 8000a08:	b480      	push	{r7}
 8000a0a:	b083      	sub	sp, #12
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
    *event = cmdmng_runtimedata.event;
 8000a10:	4b04      	ldr	r3, [pc, #16]	; (8000a24 <CmdMngGetEvent+0x1c>)
 8000a12:	785a      	ldrb	r2, [r3, #1]
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	701a      	strb	r2, [r3, #0]
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr
 8000a24:	200000ec 	.word	0x200000ec

08000a28 <delayInit>:
#include <stdlib.h>
#include "API_delay.h"
#include "stm32f4xx_hal.h"

bool delayInit(delay_t * delay, tick_t duration)
{
 8000a28:	b480      	push	{r7}
 8000a2a:	b085      	sub	sp, #20
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	6039      	str	r1, [r7, #0]
	bool result = false;
 8000a32:	2300      	movs	r3, #0
 8000a34:	73fb      	strb	r3, [r7, #15]

	if((delay != NULL) && (duration <= MAX_DELAY))
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d00f      	beq.n	8000a5c <delayInit+0x34>
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	f242 7210 	movw	r2, #10000	; 0x2710
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d80a      	bhi.n	8000a5c <delayInit+0x34>
	{
		delay->startTime = 0U;
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
		delay->duration = duration;
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	683a      	ldr	r2, [r7, #0]
 8000a50:	605a      	str	r2, [r3, #4]
		delay->running = false;
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	2200      	movs	r2, #0
 8000a56:	721a      	strb	r2, [r3, #8]

		result = true;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 8000a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	3714      	adds	r7, #20
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr

08000a6a <delayRead>:

bool delayRead(delay_t * delay)
{
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b084      	sub	sp, #16
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	6078      	str	r0, [r7, #4]
	bool result = false;
 8000a72:	2300      	movs	r3, #0
 8000a74:	73fb      	strb	r3, [r7, #15]

	if(delay != NULL)
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d01d      	beq.n	8000ab8 <delayRead+0x4e>
	{
		if(true != delay->running)
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	7a1b      	ldrb	r3, [r3, #8]
 8000a80:	f083 0301 	eor.w	r3, r3, #1
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d007      	beq.n	8000a9a <delayRead+0x30>
		{
			delay->running = true;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	721a      	strb	r2, [r3, #8]
			delay->startTime = (tick_t)HAL_GetTick();
 8000a90:	f000 f9ca 	bl	8000e28 <HAL_GetTick>
 8000a94:	4602      	mov	r2, r0
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	601a      	str	r2, [r3, #0]
		}

		if(((tick_t)HAL_GetTick() - delay->startTime) >= delay->duration)
 8000a9a:	f000 f9c5 	bl	8000e28 <HAL_GetTick>
 8000a9e:	4602      	mov	r2, r0
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	1ad2      	subs	r2, r2, r3
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	429a      	cmp	r2, r3
 8000aac:	d304      	bcc.n	8000ab8 <delayRead+0x4e>
		{
			delay->running = false;
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	721a      	strb	r2, [r3, #8]
			result = true;
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	73fb      	strb	r3, [r7, #15]
		}
	}

	return result;
 8000ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3710      	adds	r7, #16
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}

08000ac2 <configIsCorrect>:
uint8_t rx_buffer[RX_BUFFER_SIZE] = {0u};

/* Funciones ------------------------------------------------------------*/

static bool configIsCorrect(uint32_t bauds, word_length_t word_bits, stop_bits_t stop_bits, parity_t parity)
{
 8000ac2:	b480      	push	{r7}
 8000ac4:	b085      	sub	sp, #20
 8000ac6:	af00      	add	r7, sp, #0
 8000ac8:	6078      	str	r0, [r7, #4]
 8000aca:	4608      	mov	r0, r1
 8000acc:	4611      	mov	r1, r2
 8000ace:	461a      	mov	r2, r3
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	70fb      	strb	r3, [r7, #3]
 8000ad4:	460b      	mov	r3, r1
 8000ad6:	70bb      	strb	r3, [r7, #2]
 8000ad8:	4613      	mov	r3, r2
 8000ada:	707b      	strb	r3, [r7, #1]
	bool baud_rate_ok = (bauds >= 50u && bauds <= 921600u) ? true : false;
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	2b31      	cmp	r3, #49	; 0x31
 8000ae0:	d905      	bls.n	8000aee <configIsCorrect+0x2c>
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
 8000ae8:	d801      	bhi.n	8000aee <configIsCorrect+0x2c>
 8000aea:	2301      	movs	r3, #1
 8000aec:	e000      	b.n	8000af0 <configIsCorrect+0x2e>
 8000aee:	2300      	movs	r3, #0
 8000af0:	73fb      	strb	r3, [r7, #15]
 8000af2:	7bfb      	ldrb	r3, [r7, #15]
 8000af4:	f003 0301 	and.w	r3, r3, #1
 8000af8:	73fb      	strb	r3, [r7, #15]
	bool word_length_ok = (word_bits >= 0u && word_bits <= 2u) ? true : false;
 8000afa:	78fb      	ldrb	r3, [r7, #3]
 8000afc:	2b02      	cmp	r3, #2
 8000afe:	bf94      	ite	ls
 8000b00:	2301      	movls	r3, #1
 8000b02:	2300      	movhi	r3, #0
 8000b04:	73bb      	strb	r3, [r7, #14]
	bool stop_bits_ok = (stop_bits >= 0u && stop_bits <= 2u) ? true : false;
 8000b06:	78bb      	ldrb	r3, [r7, #2]
 8000b08:	2b02      	cmp	r3, #2
 8000b0a:	bf94      	ite	ls
 8000b0c:	2301      	movls	r3, #1
 8000b0e:	2300      	movhi	r3, #0
 8000b10:	737b      	strb	r3, [r7, #13]
	bool parity_ok = (parity >= 0u && parity <= 3u) ? true : false;
 8000b12:	787b      	ldrb	r3, [r7, #1]
 8000b14:	2b03      	cmp	r3, #3
 8000b16:	bf94      	ite	ls
 8000b18:	2301      	movls	r3, #1
 8000b1a:	2300      	movhi	r3, #0
 8000b1c:	733b      	strb	r3, [r7, #12]

	return (baud_rate_ok && word_length_ok && stop_bits_ok && parity_ok) ? true : false;
 8000b1e:	7bfb      	ldrb	r3, [r7, #15]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d00a      	beq.n	8000b3a <configIsCorrect+0x78>
 8000b24:	7bbb      	ldrb	r3, [r7, #14]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d007      	beq.n	8000b3a <configIsCorrect+0x78>
 8000b2a:	7b7b      	ldrb	r3, [r7, #13]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d004      	beq.n	8000b3a <configIsCorrect+0x78>
 8000b30:	7b3b      	ldrb	r3, [r7, #12]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <configIsCorrect+0x78>
 8000b36:	2301      	movs	r3, #1
 8000b38:	e000      	b.n	8000b3c <configIsCorrect+0x7a>
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	f003 0301 	and.w	r3, r3, #1
 8000b40:	b2db      	uxtb	r3, r3
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	3714      	adds	r7, #20
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
	...

08000b50 <uartInit>:

bool uartInit(uint32_t bauds, word_length_t word_bits, stop_bits_t stop_bits, parity_t parity)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
 8000b58:	4608      	mov	r0, r1
 8000b5a:	4611      	mov	r1, r2
 8000b5c:	461a      	mov	r2, r3
 8000b5e:	4603      	mov	r3, r0
 8000b60:	70fb      	strb	r3, [r7, #3]
 8000b62:	460b      	mov	r3, r1
 8000b64:	70bb      	strb	r3, [r7, #2]
 8000b66:	4613      	mov	r3, r2
 8000b68:	707b      	strb	r3, [r7, #1]
	bool result = true;
 8000b6a:	2301      	movs	r3, #1
 8000b6c:	73fb      	strb	r3, [r7, #15]

	uart_handler.Instance        = USART3;
 8000b6e:	4b25      	ldr	r3, [pc, #148]	; (8000c04 <uartInit+0xb4>)
 8000b70:	4a25      	ldr	r2, [pc, #148]	; (8000c08 <uartInit+0xb8>)
 8000b72:	601a      	str	r2, [r3, #0]

	if(true == configIsCorrect(bauds, word_bits, stop_bits, parity)){
 8000b74:	787b      	ldrb	r3, [r7, #1]
 8000b76:	78ba      	ldrb	r2, [r7, #2]
 8000b78:	78f9      	ldrb	r1, [r7, #3]
 8000b7a:	6878      	ldr	r0, [r7, #4]
 8000b7c:	f7ff ffa1 	bl	8000ac2 <configIsCorrect>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d015      	beq.n	8000bb2 <uartInit+0x62>
		uart_handler.Init.BaudRate   = bauds;
 8000b86:	4a1f      	ldr	r2, [pc, #124]	; (8000c04 <uartInit+0xb4>)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	6053      	str	r3, [r2, #4]
		uart_handler.Init.WordLength = parser_word_length[word_bits];
 8000b8c:	78fb      	ldrb	r3, [r7, #3]
 8000b8e:	4a1f      	ldr	r2, [pc, #124]	; (8000c0c <uartInit+0xbc>)
 8000b90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b94:	4a1b      	ldr	r2, [pc, #108]	; (8000c04 <uartInit+0xb4>)
 8000b96:	6093      	str	r3, [r2, #8]
		uart_handler.Init.StopBits   = parser_stop_bits[stop_bits];
 8000b98:	78bb      	ldrb	r3, [r7, #2]
 8000b9a:	4a1d      	ldr	r2, [pc, #116]	; (8000c10 <uartInit+0xc0>)
 8000b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ba0:	4a18      	ldr	r2, [pc, #96]	; (8000c04 <uartInit+0xb4>)
 8000ba2:	60d3      	str	r3, [r2, #12]
		uart_handler.Init.Parity     = parser_parity[parity];
 8000ba4:	787b      	ldrb	r3, [r7, #1]
 8000ba6:	4a1b      	ldr	r2, [pc, #108]	; (8000c14 <uartInit+0xc4>)
 8000ba8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bac:	4a15      	ldr	r2, [pc, #84]	; (8000c04 <uartInit+0xb4>)
 8000bae:	6113      	str	r3, [r2, #16]
 8000bb0:	e012      	b.n	8000bd8 <uartInit+0x88>
	}
	else{
		uart_handler.Init.BaudRate   = uart_handler_default.baud_rate;
 8000bb2:	4b19      	ldr	r3, [pc, #100]	; (8000c18 <uartInit+0xc8>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	4a13      	ldr	r2, [pc, #76]	; (8000c04 <uartInit+0xb4>)
 8000bb8:	6053      	str	r3, [r2, #4]
		uart_handler.Init.WordLength = uart_handler_default.word_length;
 8000bba:	4b17      	ldr	r3, [pc, #92]	; (8000c18 <uartInit+0xc8>)
 8000bbc:	791b      	ldrb	r3, [r3, #4]
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	4b10      	ldr	r3, [pc, #64]	; (8000c04 <uartInit+0xb4>)
 8000bc2:	609a      	str	r2, [r3, #8]
		uart_handler.Init.StopBits   = uart_handler_default.stop_bits;
 8000bc4:	4b14      	ldr	r3, [pc, #80]	; (8000c18 <uartInit+0xc8>)
 8000bc6:	795b      	ldrb	r3, [r3, #5]
 8000bc8:	461a      	mov	r2, r3
 8000bca:	4b0e      	ldr	r3, [pc, #56]	; (8000c04 <uartInit+0xb4>)
 8000bcc:	60da      	str	r2, [r3, #12]
		uart_handler.Init.Parity     = uart_handler_default.parity;
 8000bce:	4b12      	ldr	r3, [pc, #72]	; (8000c18 <uartInit+0xc8>)
 8000bd0:	799b      	ldrb	r3, [r3, #6]
 8000bd2:	461a      	mov	r2, r3
 8000bd4:	4b0b      	ldr	r3, [pc, #44]	; (8000c04 <uartInit+0xb4>)
 8000bd6:	611a      	str	r2, [r3, #16]
	}

	uart_handler.Init.HwFlowCtl  	= UART_HWCONTROL_NONE;
 8000bd8:	4b0a      	ldr	r3, [pc, #40]	; (8000c04 <uartInit+0xb4>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	619a      	str	r2, [r3, #24]
	uart_handler.Init.Mode       	= UART_MODE_TX_RX;
 8000bde:	4b09      	ldr	r3, [pc, #36]	; (8000c04 <uartInit+0xb4>)
 8000be0:	220c      	movs	r2, #12
 8000be2:	615a      	str	r2, [r3, #20]
	uart_handler.Init.OverSampling 	= UART_OVERSAMPLING_16;
 8000be4:	4b07      	ldr	r3, [pc, #28]	; (8000c04 <uartInit+0xb4>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	61da      	str	r2, [r3, #28]

	if (HAL_UART_Init(&uart_handler) != HAL_OK){
 8000bea:	4806      	ldr	r0, [pc, #24]	; (8000c04 <uartInit+0xb4>)
 8000bec:	f001 f90c 	bl	8001e08 <HAL_UART_Init>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <uartInit+0xaa>
		result = false;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 8000bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3710      	adds	r7, #16
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}
 8000c04:	20000154 	.word	0x20000154
 8000c08:	40004800 	.word	0x40004800
 8000c0c:	20000068 	.word	0x20000068
 8000c10:	20000070 	.word	0x20000070
 8000c14:	20000078 	.word	0x20000078
 8000c18:	20000084 	.word	0x20000084

08000c1c <uartSendString>:

void uartSendString(uint8_t *pstring, uint16_t size)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
 8000c24:	460b      	mov	r3, r1
 8000c26:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&uart_handler, pstring, size, 0xFFFF);
 8000c28:	887a      	ldrh	r2, [r7, #2]
 8000c2a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c2e:	6879      	ldr	r1, [r7, #4]
 8000c30:	4803      	ldr	r0, [pc, #12]	; (8000c40 <uartSendString+0x24>)
 8000c32:	f001 f936 	bl	8001ea2 <HAL_UART_Transmit>
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	20000154 	.word	0x20000154

08000c44 <uartReceive>:

void uartReceive(uint8_t *pstring, uint16_t size)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
 8000c4c:	460b      	mov	r3, r1
 8000c4e:	807b      	strh	r3, [r7, #2]
    HAL_UART_Receive(&uart_handler, pstring, size, 1000u);
 8000c50:	887a      	ldrh	r2, [r7, #2]
 8000c52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c56:	6879      	ldr	r1, [r7, #4]
 8000c58:	4803      	ldr	r0, [pc, #12]	; (8000c68 <uartReceive+0x24>)
 8000c5a:	f001 f9b4 	bl	8001fc6 <HAL_UART_Receive>
}
 8000c5e:	bf00      	nop
 8000c60:	3708      	adds	r7, #8
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	20000154 	.word	0x20000154

08000c6c <BSP_LED_On>:
  * @param  Led: Specifies the Led to be set on. 
  *   This parameter can be one of following parameters:
  *     @arg LED2
  */
void BSP_LED_On(Led_TypeDef Led)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	4603      	mov	r3, r0
 8000c74:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_SET); 
 8000c76:	79fb      	ldrb	r3, [r7, #7]
 8000c78:	4a07      	ldr	r2, [pc, #28]	; (8000c98 <BSP_LED_On+0x2c>)
 8000c7a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	4a06      	ldr	r2, [pc, #24]	; (8000c9c <BSP_LED_On+0x30>)
 8000c82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c86:	2201      	movs	r2, #1
 8000c88:	4619      	mov	r1, r3
 8000c8a:	f000 fb85 	bl	8001398 <HAL_GPIO_WritePin>
}
 8000c8e:	bf00      	nop
 8000c90:	3708      	adds	r7, #8
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
 8000c96:	bf00      	nop
 8000c98:	2000008c 	.word	0x2000008c
 8000c9c:	08002838 	.word	0x08002838

08000ca0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ca4:	4b16      	ldr	r3, [pc, #88]	; (8000d00 <SystemInit+0x60>)
 8000ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000caa:	4a15      	ldr	r2, [pc, #84]	; (8000d00 <SystemInit+0x60>)
 8000cac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000cb4:	4b13      	ldr	r3, [pc, #76]	; (8000d04 <SystemInit+0x64>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a12      	ldr	r2, [pc, #72]	; (8000d04 <SystemInit+0x64>)
 8000cba:	f043 0301 	orr.w	r3, r3, #1
 8000cbe:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000cc0:	4b10      	ldr	r3, [pc, #64]	; (8000d04 <SystemInit+0x64>)
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000cc6:	4b0f      	ldr	r3, [pc, #60]	; (8000d04 <SystemInit+0x64>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	4a0e      	ldr	r2, [pc, #56]	; (8000d04 <SystemInit+0x64>)
 8000ccc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000cd0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cd4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000cd6:	4b0b      	ldr	r3, [pc, #44]	; (8000d04 <SystemInit+0x64>)
 8000cd8:	4a0b      	ldr	r2, [pc, #44]	; (8000d08 <SystemInit+0x68>)
 8000cda:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000cdc:	4b09      	ldr	r3, [pc, #36]	; (8000d04 <SystemInit+0x64>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4a08      	ldr	r2, [pc, #32]	; (8000d04 <SystemInit+0x64>)
 8000ce2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ce6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000ce8:	4b06      	ldr	r3, [pc, #24]	; (8000d04 <SystemInit+0x64>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000cee:	4b04      	ldr	r3, [pc, #16]	; (8000d00 <SystemInit+0x60>)
 8000cf0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000cf4:	609a      	str	r2, [r3, #8]
#endif
}
 8000cf6:	bf00      	nop
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr
 8000d00:	e000ed00 	.word	0xe000ed00
 8000d04:	40023800 	.word	0x40023800
 8000d08:	24003010 	.word	0x24003010

08000d0c <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	af00      	add	r7, sp, #0
}
 8000d10:	bf00      	nop
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr

08000d1a <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8000d1a:	b480      	push	{r7}
 8000d1c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000d1e:	e7fe      	b.n	8000d1e <HardFault_Handler+0x4>

08000d20 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000d24:	e7fe      	b.n	8000d24 <MemManage_Handler+0x4>

08000d26 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000d26:	b480      	push	{r7}
 8000d28:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8000d2a:	e7fe      	b.n	8000d2a <BusFault_Handler+0x4>

08000d2c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000d30:	e7fe      	b.n	8000d30 <UsageFault_Handler+0x4>

08000d32 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000d32:	b480      	push	{r7}
 8000d34:	af00      	add	r7, sp, #0
}
 8000d36:	bf00      	nop
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr

08000d40 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
}
 8000d44:	bf00      	nop
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr

08000d4e <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000d4e:	b480      	push	{r7}
 8000d50:	af00      	add	r7, sp, #0
}
 8000d52:	bf00      	nop
 8000d54:	46bd      	mov	sp, r7
 8000d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5a:	4770      	bx	lr

08000d5c <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
    HAL_IncTick();
 8000d60:	f000 f84e 	bl	8000e00 <HAL_IncTick>
}
 8000d64:	bf00      	nop
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d6c:	4b0b      	ldr	r3, [pc, #44]	; (8000d9c <HAL_Init+0x34>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a0a      	ldr	r2, [pc, #40]	; (8000d9c <HAL_Init+0x34>)
 8000d72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d76:	6013      	str	r3, [r2, #0]
#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d78:	4b08      	ldr	r3, [pc, #32]	; (8000d9c <HAL_Init+0x34>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a07      	ldr	r2, [pc, #28]	; (8000d9c <HAL_Init+0x34>)
 8000d7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d84:	2003      	movs	r0, #3
 8000d86:	f000 f923 	bl	8000fd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d8a:	200f      	movs	r0, #15
 8000d8c:	f000 f808 	bl	8000da0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d90:	f000 fb6e 	bl	8001470 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d94:	2300      	movs	r3, #0
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	40023c00 	.word	0x40023c00

08000da0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000da8:	4b12      	ldr	r3, [pc, #72]	; (8000df4 <HAL_InitTick+0x54>)
 8000daa:	681a      	ldr	r2, [r3, #0]
 8000dac:	4b12      	ldr	r3, [pc, #72]	; (8000df8 <HAL_InitTick+0x58>)
 8000dae:	781b      	ldrb	r3, [r3, #0]
 8000db0:	4619      	mov	r1, r3
 8000db2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000db6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dba:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dbe:	4618      	mov	r0, r3
 8000dc0:	f000 f931 	bl	8001026 <HAL_SYSTICK_Config>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	e00e      	b.n	8000dec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2b0f      	cmp	r3, #15
 8000dd2:	d80a      	bhi.n	8000dea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	6879      	ldr	r1, [r7, #4]
 8000dd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ddc:	f000 f903 	bl	8000fe6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000de0:	4a06      	ldr	r2, [pc, #24]	; (8000dfc <HAL_InitTick+0x5c>)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000de6:	2300      	movs	r3, #0
 8000de8:	e000      	b.n	8000dec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dea:	2301      	movs	r3, #1
}
 8000dec:	4618      	mov	r0, r3
 8000dee:	3708      	adds	r7, #8
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	20000098 	.word	0x20000098
 8000df8:	200000a0 	.word	0x200000a0
 8000dfc:	2000009c 	.word	0x2000009c

08000e00 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e00:	b480      	push	{r7}
 8000e02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e04:	4b06      	ldr	r3, [pc, #24]	; (8000e20 <HAL_IncTick+0x20>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	461a      	mov	r2, r3
 8000e0a:	4b06      	ldr	r3, [pc, #24]	; (8000e24 <HAL_IncTick+0x24>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4413      	add	r3, r2
 8000e10:	4a04      	ldr	r2, [pc, #16]	; (8000e24 <HAL_IncTick+0x24>)
 8000e12:	6013      	str	r3, [r2, #0]
}
 8000e14:	bf00      	nop
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	200000a0 	.word	0x200000a0
 8000e24:	20000198 	.word	0x20000198

08000e28 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e2c:	4b03      	ldr	r3, [pc, #12]	; (8000e3c <HAL_GetTick+0x14>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
}
 8000e30:	4618      	mov	r0, r3
 8000e32:	46bd      	mov	sp, r7
 8000e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e38:	4770      	bx	lr
 8000e3a:	bf00      	nop
 8000e3c:	20000198 	.word	0x20000198

08000e40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e40:	b480      	push	{r7}
 8000e42:	b085      	sub	sp, #20
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	f003 0307 	and.w	r3, r3, #7
 8000e4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e50:	4b0c      	ldr	r3, [pc, #48]	; (8000e84 <__NVIC_SetPriorityGrouping+0x44>)
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e56:	68ba      	ldr	r2, [r7, #8]
 8000e58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e5c:	4013      	ands	r3, r2
 8000e5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e60:	68fb      	ldr	r3, [r7, #12]
 8000e62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e72:	4a04      	ldr	r2, [pc, #16]	; (8000e84 <__NVIC_SetPriorityGrouping+0x44>)
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	60d3      	str	r3, [r2, #12]
}
 8000e78:	bf00      	nop
 8000e7a:	3714      	adds	r7, #20
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e82:	4770      	bx	lr
 8000e84:	e000ed00 	.word	0xe000ed00

08000e88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e8c:	4b04      	ldr	r3, [pc, #16]	; (8000ea0 <__NVIC_GetPriorityGrouping+0x18>)
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	0a1b      	lsrs	r3, r3, #8
 8000e92:	f003 0307 	and.w	r3, r3, #7
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr
 8000ea0:	e000ed00 	.word	0xe000ed00

08000ea4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	b083      	sub	sp, #12
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	4603      	mov	r3, r0
 8000eac:	6039      	str	r1, [r7, #0]
 8000eae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000eb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	db0a      	blt.n	8000ece <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	b2da      	uxtb	r2, r3
 8000ebc:	490c      	ldr	r1, [pc, #48]	; (8000ef0 <__NVIC_SetPriority+0x4c>)
 8000ebe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ec2:	0112      	lsls	r2, r2, #4
 8000ec4:	b2d2      	uxtb	r2, r2
 8000ec6:	440b      	add	r3, r1
 8000ec8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ecc:	e00a      	b.n	8000ee4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	b2da      	uxtb	r2, r3
 8000ed2:	4908      	ldr	r1, [pc, #32]	; (8000ef4 <__NVIC_SetPriority+0x50>)
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	f003 030f 	and.w	r3, r3, #15
 8000eda:	3b04      	subs	r3, #4
 8000edc:	0112      	lsls	r2, r2, #4
 8000ede:	b2d2      	uxtb	r2, r2
 8000ee0:	440b      	add	r3, r1
 8000ee2:	761a      	strb	r2, [r3, #24]
}
 8000ee4:	bf00      	nop
 8000ee6:	370c      	adds	r7, #12
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eee:	4770      	bx	lr
 8000ef0:	e000e100 	.word	0xe000e100
 8000ef4:	e000ed00 	.word	0xe000ed00

08000ef8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	b089      	sub	sp, #36	; 0x24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	60f8      	str	r0, [r7, #12]
 8000f00:	60b9      	str	r1, [r7, #8]
 8000f02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	f003 0307 	and.w	r3, r3, #7
 8000f0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f0c:	69fb      	ldr	r3, [r7, #28]
 8000f0e:	f1c3 0307 	rsb	r3, r3, #7
 8000f12:	2b04      	cmp	r3, #4
 8000f14:	bf28      	it	cs
 8000f16:	2304      	movcs	r3, #4
 8000f18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	3304      	adds	r3, #4
 8000f1e:	2b06      	cmp	r3, #6
 8000f20:	d902      	bls.n	8000f28 <NVIC_EncodePriority+0x30>
 8000f22:	69fb      	ldr	r3, [r7, #28]
 8000f24:	3b03      	subs	r3, #3
 8000f26:	e000      	b.n	8000f2a <NVIC_EncodePriority+0x32>
 8000f28:	2300      	movs	r3, #0
 8000f2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f2c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000f30:	69bb      	ldr	r3, [r7, #24]
 8000f32:	fa02 f303 	lsl.w	r3, r2, r3
 8000f36:	43da      	mvns	r2, r3
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	401a      	ands	r2, r3
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f40:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000f44:	697b      	ldr	r3, [r7, #20]
 8000f46:	fa01 f303 	lsl.w	r3, r1, r3
 8000f4a:	43d9      	mvns	r1, r3
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f50:	4313      	orrs	r3, r2
         );
}
 8000f52:	4618      	mov	r0, r3
 8000f54:	3724      	adds	r7, #36	; 0x24
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr
	...

08000f60 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000f64:	f3bf 8f4f 	dsb	sy
}
 8000f68:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8000f6a:	4b06      	ldr	r3, [pc, #24]	; (8000f84 <__NVIC_SystemReset+0x24>)
 8000f6c:	68db      	ldr	r3, [r3, #12]
 8000f6e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000f72:	4904      	ldr	r1, [pc, #16]	; (8000f84 <__NVIC_SystemReset+0x24>)
 8000f74:	4b04      	ldr	r3, [pc, #16]	; (8000f88 <__NVIC_SystemReset+0x28>)
 8000f76:	4313      	orrs	r3, r2
 8000f78:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f7a:	f3bf 8f4f 	dsb	sy
}
 8000f7e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000f80:	bf00      	nop
 8000f82:	e7fd      	b.n	8000f80 <__NVIC_SystemReset+0x20>
 8000f84:	e000ed00 	.word	0xe000ed00
 8000f88:	05fa0004 	.word	0x05fa0004

08000f8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3b01      	subs	r3, #1
 8000f98:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f9c:	d301      	bcc.n	8000fa2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e00f      	b.n	8000fc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fa2:	4a0a      	ldr	r2, [pc, #40]	; (8000fcc <SysTick_Config+0x40>)
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3b01      	subs	r3, #1
 8000fa8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000faa:	210f      	movs	r1, #15
 8000fac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000fb0:	f7ff ff78 	bl	8000ea4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fb4:	4b05      	ldr	r3, [pc, #20]	; (8000fcc <SysTick_Config+0x40>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fba:	4b04      	ldr	r3, [pc, #16]	; (8000fcc <SysTick_Config+0x40>)
 8000fbc:	2207      	movs	r2, #7
 8000fbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	3708      	adds	r7, #8
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	e000e010 	.word	0xe000e010

08000fd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f7ff ff31 	bl	8000e40 <__NVIC_SetPriorityGrouping>
}
 8000fde:	bf00      	nop
 8000fe0:	3708      	adds	r7, #8
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}

08000fe6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	b086      	sub	sp, #24
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	4603      	mov	r3, r0
 8000fee:	60b9      	str	r1, [r7, #8]
 8000ff0:	607a      	str	r2, [r7, #4]
 8000ff2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ff8:	f7ff ff46 	bl	8000e88 <__NVIC_GetPriorityGrouping>
 8000ffc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	68b9      	ldr	r1, [r7, #8]
 8001002:	6978      	ldr	r0, [r7, #20]
 8001004:	f7ff ff78 	bl	8000ef8 <NVIC_EncodePriority>
 8001008:	4602      	mov	r2, r0
 800100a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800100e:	4611      	mov	r1, r2
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff ff47 	bl	8000ea4 <__NVIC_SetPriority>
}
 8001016:	bf00      	nop
 8001018:	3718      	adds	r7, #24
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}

0800101e <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 800101e:	b580      	push	{r7, lr}
 8001020:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001022:	f7ff ff9d 	bl	8000f60 <__NVIC_SystemReset>

08001026 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b082      	sub	sp, #8
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff ffac 	bl	8000f8c <SysTick_Config>
 8001034:	4603      	mov	r3, r0
}
 8001036:	4618      	mov	r0, r3
 8001038:	3708      	adds	r7, #8
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001040:	b480      	push	{r7}
 8001042:	b089      	sub	sp, #36	; 0x24
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800104a:	2300      	movs	r3, #0
 800104c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800104e:	2300      	movs	r3, #0
 8001050:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001052:	2300      	movs	r3, #0
 8001054:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001056:	2300      	movs	r3, #0
 8001058:	61fb      	str	r3, [r7, #28]
 800105a:	e177      	b.n	800134c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800105c:	2201      	movs	r2, #1
 800105e:	69fb      	ldr	r3, [r7, #28]
 8001060:	fa02 f303 	lsl.w	r3, r2, r3
 8001064:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	697a      	ldr	r2, [r7, #20]
 800106c:	4013      	ands	r3, r2
 800106e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001070:	693a      	ldr	r2, [r7, #16]
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	429a      	cmp	r2, r3
 8001076:	f040 8166 	bne.w	8001346 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	f003 0303 	and.w	r3, r3, #3
 8001082:	2b01      	cmp	r3, #1
 8001084:	d005      	beq.n	8001092 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800108e:	2b02      	cmp	r3, #2
 8001090:	d130      	bne.n	80010f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	689b      	ldr	r3, [r3, #8]
 8001096:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001098:	69fb      	ldr	r3, [r7, #28]
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	2203      	movs	r2, #3
 800109e:	fa02 f303 	lsl.w	r3, r2, r3
 80010a2:	43db      	mvns	r3, r3
 80010a4:	69ba      	ldr	r2, [r7, #24]
 80010a6:	4013      	ands	r3, r2
 80010a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	68da      	ldr	r2, [r3, #12]
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	fa02 f303 	lsl.w	r3, r2, r3
 80010b6:	69ba      	ldr	r2, [r7, #24]
 80010b8:	4313      	orrs	r3, r2
 80010ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	69ba      	ldr	r2, [r7, #24]
 80010c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80010c8:	2201      	movs	r2, #1
 80010ca:	69fb      	ldr	r3, [r7, #28]
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	43db      	mvns	r3, r3
 80010d2:	69ba      	ldr	r2, [r7, #24]
 80010d4:	4013      	ands	r3, r2
 80010d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	091b      	lsrs	r3, r3, #4
 80010de:	f003 0201 	and.w	r2, r3, #1
 80010e2:	69fb      	ldr	r3, [r7, #28]
 80010e4:	fa02 f303 	lsl.w	r3, r2, r3
 80010e8:	69ba      	ldr	r2, [r7, #24]
 80010ea:	4313      	orrs	r3, r2
 80010ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 0303 	and.w	r3, r3, #3
 80010fc:	2b03      	cmp	r3, #3
 80010fe:	d017      	beq.n	8001130 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001106:	69fb      	ldr	r3, [r7, #28]
 8001108:	005b      	lsls	r3, r3, #1
 800110a:	2203      	movs	r2, #3
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	43db      	mvns	r3, r3
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	4013      	ands	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	689a      	ldr	r2, [r3, #8]
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	005b      	lsls	r3, r3, #1
 8001120:	fa02 f303 	lsl.w	r3, r2, r3
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	4313      	orrs	r3, r2
 8001128:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f003 0303 	and.w	r3, r3, #3
 8001138:	2b02      	cmp	r3, #2
 800113a:	d123      	bne.n	8001184 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	08da      	lsrs	r2, r3, #3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	3208      	adds	r2, #8
 8001144:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001148:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800114a:	69fb      	ldr	r3, [r7, #28]
 800114c:	f003 0307 	and.w	r3, r3, #7
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	220f      	movs	r2, #15
 8001154:	fa02 f303 	lsl.w	r3, r2, r3
 8001158:	43db      	mvns	r3, r3
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	4013      	ands	r3, r2
 800115e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	691a      	ldr	r2, [r3, #16]
 8001164:	69fb      	ldr	r3, [r7, #28]
 8001166:	f003 0307 	and.w	r3, r3, #7
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	4313      	orrs	r3, r2
 8001174:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	08da      	lsrs	r2, r3, #3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	3208      	adds	r2, #8
 800117e:	69b9      	ldr	r1, [r7, #24]
 8001180:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	2203      	movs	r2, #3
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	43db      	mvns	r3, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4013      	ands	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f003 0203 	and.w	r2, r3, #3
 80011a4:	69fb      	ldr	r3, [r7, #28]
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	4313      	orrs	r3, r2
 80011b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	f000 80c0 	beq.w	8001346 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c6:	2300      	movs	r3, #0
 80011c8:	60fb      	str	r3, [r7, #12]
 80011ca:	4b66      	ldr	r3, [pc, #408]	; (8001364 <HAL_GPIO_Init+0x324>)
 80011cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ce:	4a65      	ldr	r2, [pc, #404]	; (8001364 <HAL_GPIO_Init+0x324>)
 80011d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011d4:	6453      	str	r3, [r2, #68]	; 0x44
 80011d6:	4b63      	ldr	r3, [pc, #396]	; (8001364 <HAL_GPIO_Init+0x324>)
 80011d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80011e2:	4a61      	ldr	r2, [pc, #388]	; (8001368 <HAL_GPIO_Init+0x328>)
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	089b      	lsrs	r3, r3, #2
 80011e8:	3302      	adds	r3, #2
 80011ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	f003 0303 	and.w	r3, r3, #3
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	220f      	movs	r2, #15
 80011fa:	fa02 f303 	lsl.w	r3, r2, r3
 80011fe:	43db      	mvns	r3, r3
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	4013      	ands	r3, r2
 8001204:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4a58      	ldr	r2, [pc, #352]	; (800136c <HAL_GPIO_Init+0x32c>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d037      	beq.n	800127e <HAL_GPIO_Init+0x23e>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	4a57      	ldr	r2, [pc, #348]	; (8001370 <HAL_GPIO_Init+0x330>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d031      	beq.n	800127a <HAL_GPIO_Init+0x23a>
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	4a56      	ldr	r2, [pc, #344]	; (8001374 <HAL_GPIO_Init+0x334>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d02b      	beq.n	8001276 <HAL_GPIO_Init+0x236>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4a55      	ldr	r2, [pc, #340]	; (8001378 <HAL_GPIO_Init+0x338>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d025      	beq.n	8001272 <HAL_GPIO_Init+0x232>
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4a54      	ldr	r2, [pc, #336]	; (800137c <HAL_GPIO_Init+0x33c>)
 800122a:	4293      	cmp	r3, r2
 800122c:	d01f      	beq.n	800126e <HAL_GPIO_Init+0x22e>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a53      	ldr	r2, [pc, #332]	; (8001380 <HAL_GPIO_Init+0x340>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d019      	beq.n	800126a <HAL_GPIO_Init+0x22a>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a52      	ldr	r2, [pc, #328]	; (8001384 <HAL_GPIO_Init+0x344>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d013      	beq.n	8001266 <HAL_GPIO_Init+0x226>
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	4a51      	ldr	r2, [pc, #324]	; (8001388 <HAL_GPIO_Init+0x348>)
 8001242:	4293      	cmp	r3, r2
 8001244:	d00d      	beq.n	8001262 <HAL_GPIO_Init+0x222>
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	4a50      	ldr	r2, [pc, #320]	; (800138c <HAL_GPIO_Init+0x34c>)
 800124a:	4293      	cmp	r3, r2
 800124c:	d007      	beq.n	800125e <HAL_GPIO_Init+0x21e>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	4a4f      	ldr	r2, [pc, #316]	; (8001390 <HAL_GPIO_Init+0x350>)
 8001252:	4293      	cmp	r3, r2
 8001254:	d101      	bne.n	800125a <HAL_GPIO_Init+0x21a>
 8001256:	2309      	movs	r3, #9
 8001258:	e012      	b.n	8001280 <HAL_GPIO_Init+0x240>
 800125a:	230a      	movs	r3, #10
 800125c:	e010      	b.n	8001280 <HAL_GPIO_Init+0x240>
 800125e:	2308      	movs	r3, #8
 8001260:	e00e      	b.n	8001280 <HAL_GPIO_Init+0x240>
 8001262:	2307      	movs	r3, #7
 8001264:	e00c      	b.n	8001280 <HAL_GPIO_Init+0x240>
 8001266:	2306      	movs	r3, #6
 8001268:	e00a      	b.n	8001280 <HAL_GPIO_Init+0x240>
 800126a:	2305      	movs	r3, #5
 800126c:	e008      	b.n	8001280 <HAL_GPIO_Init+0x240>
 800126e:	2304      	movs	r3, #4
 8001270:	e006      	b.n	8001280 <HAL_GPIO_Init+0x240>
 8001272:	2303      	movs	r3, #3
 8001274:	e004      	b.n	8001280 <HAL_GPIO_Init+0x240>
 8001276:	2302      	movs	r3, #2
 8001278:	e002      	b.n	8001280 <HAL_GPIO_Init+0x240>
 800127a:	2301      	movs	r3, #1
 800127c:	e000      	b.n	8001280 <HAL_GPIO_Init+0x240>
 800127e:	2300      	movs	r3, #0
 8001280:	69fa      	ldr	r2, [r7, #28]
 8001282:	f002 0203 	and.w	r2, r2, #3
 8001286:	0092      	lsls	r2, r2, #2
 8001288:	4093      	lsls	r3, r2
 800128a:	69ba      	ldr	r2, [r7, #24]
 800128c:	4313      	orrs	r3, r2
 800128e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001290:	4935      	ldr	r1, [pc, #212]	; (8001368 <HAL_GPIO_Init+0x328>)
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	089b      	lsrs	r3, r3, #2
 8001296:	3302      	adds	r3, #2
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800129e:	4b3d      	ldr	r3, [pc, #244]	; (8001394 <HAL_GPIO_Init+0x354>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	43db      	mvns	r3, r3
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	4013      	ands	r3, r2
 80012ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012ae:	683b      	ldr	r3, [r7, #0]
 80012b0:	685b      	ldr	r3, [r3, #4]
 80012b2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d003      	beq.n	80012c2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80012ba:	69ba      	ldr	r2, [r7, #24]
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	4313      	orrs	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012c2:	4a34      	ldr	r2, [pc, #208]	; (8001394 <HAL_GPIO_Init+0x354>)
 80012c4:	69bb      	ldr	r3, [r7, #24]
 80012c6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80012c8:	4b32      	ldr	r3, [pc, #200]	; (8001394 <HAL_GPIO_Init+0x354>)
 80012ca:	685b      	ldr	r3, [r3, #4]
 80012cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	43db      	mvns	r3, r3
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	4013      	ands	r3, r2
 80012d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d003      	beq.n	80012ec <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80012e4:	69ba      	ldr	r2, [r7, #24]
 80012e6:	693b      	ldr	r3, [r7, #16]
 80012e8:	4313      	orrs	r3, r2
 80012ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012ec:	4a29      	ldr	r2, [pc, #164]	; (8001394 <HAL_GPIO_Init+0x354>)
 80012ee:	69bb      	ldr	r3, [r7, #24]
 80012f0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012f2:	4b28      	ldr	r3, [pc, #160]	; (8001394 <HAL_GPIO_Init+0x354>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	43db      	mvns	r3, r3
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	4013      	ands	r3, r2
 8001300:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d003      	beq.n	8001316 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800130e:	69ba      	ldr	r2, [r7, #24]
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	4313      	orrs	r3, r2
 8001314:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001316:	4a1f      	ldr	r2, [pc, #124]	; (8001394 <HAL_GPIO_Init+0x354>)
 8001318:	69bb      	ldr	r3, [r7, #24]
 800131a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800131c:	4b1d      	ldr	r3, [pc, #116]	; (8001394 <HAL_GPIO_Init+0x354>)
 800131e:	68db      	ldr	r3, [r3, #12]
 8001320:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	43db      	mvns	r3, r3
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	4013      	ands	r3, r2
 800132a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001334:	2b00      	cmp	r3, #0
 8001336:	d003      	beq.n	8001340 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001338:	69ba      	ldr	r2, [r7, #24]
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	4313      	orrs	r3, r2
 800133e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001340:	4a14      	ldr	r2, [pc, #80]	; (8001394 <HAL_GPIO_Init+0x354>)
 8001342:	69bb      	ldr	r3, [r7, #24]
 8001344:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001346:	69fb      	ldr	r3, [r7, #28]
 8001348:	3301      	adds	r3, #1
 800134a:	61fb      	str	r3, [r7, #28]
 800134c:	69fb      	ldr	r3, [r7, #28]
 800134e:	2b0f      	cmp	r3, #15
 8001350:	f67f ae84 	bls.w	800105c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001354:	bf00      	nop
 8001356:	bf00      	nop
 8001358:	3724      	adds	r7, #36	; 0x24
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	40023800 	.word	0x40023800
 8001368:	40013800 	.word	0x40013800
 800136c:	40020000 	.word	0x40020000
 8001370:	40020400 	.word	0x40020400
 8001374:	40020800 	.word	0x40020800
 8001378:	40020c00 	.word	0x40020c00
 800137c:	40021000 	.word	0x40021000
 8001380:	40021400 	.word	0x40021400
 8001384:	40021800 	.word	0x40021800
 8001388:	40021c00 	.word	0x40021c00
 800138c:	40022000 	.word	0x40022000
 8001390:	40022400 	.word	0x40022400
 8001394:	40013c00 	.word	0x40013c00

08001398 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
 80013a0:	460b      	mov	r3, r1
 80013a2:	807b      	strh	r3, [r7, #2]
 80013a4:	4613      	mov	r3, r2
 80013a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80013a8:	787b      	ldrb	r3, [r7, #1]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d003      	beq.n	80013b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80013ae:	887a      	ldrh	r2, [r7, #2]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80013b4:	e003      	b.n	80013be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80013b6:	887b      	ldrh	r3, [r7, #2]
 80013b8:	041a      	lsls	r2, r3, #16
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	619a      	str	r2, [r3, #24]
}
 80013be:	bf00      	nop
 80013c0:	370c      	adds	r7, #12
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
	...

080013cc <HAL_UART_MspInit>:
  *           - Peripheral's GPIO Configuration
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08a      	sub	sp, #40	; 0x28
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  GPIO_InitStruct;


  /*##-1- Enable peripherals and GPIO Clocks #################################*/
  /* Enable GPIO TX/RX clock */
  USARTx_TX_GPIO_CLK_ENABLE();
 80013d4:	2300      	movs	r3, #0
 80013d6:	613b      	str	r3, [r7, #16]
 80013d8:	4b23      	ldr	r3, [pc, #140]	; (8001468 <HAL_UART_MspInit+0x9c>)
 80013da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013dc:	4a22      	ldr	r2, [pc, #136]	; (8001468 <HAL_UART_MspInit+0x9c>)
 80013de:	f043 0308 	orr.w	r3, r3, #8
 80013e2:	6313      	str	r3, [r2, #48]	; 0x30
 80013e4:	4b20      	ldr	r3, [pc, #128]	; (8001468 <HAL_UART_MspInit+0x9c>)
 80013e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e8:	f003 0308 	and.w	r3, r3, #8
 80013ec:	613b      	str	r3, [r7, #16]
 80013ee:	693b      	ldr	r3, [r7, #16]
  USARTx_RX_GPIO_CLK_ENABLE();
 80013f0:	2300      	movs	r3, #0
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	4b1c      	ldr	r3, [pc, #112]	; (8001468 <HAL_UART_MspInit+0x9c>)
 80013f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f8:	4a1b      	ldr	r2, [pc, #108]	; (8001468 <HAL_UART_MspInit+0x9c>)
 80013fa:	f043 0308 	orr.w	r3, r3, #8
 80013fe:	6313      	str	r3, [r2, #48]	; 0x30
 8001400:	4b19      	ldr	r3, [pc, #100]	; (8001468 <HAL_UART_MspInit+0x9c>)
 8001402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001404:	f003 0308 	and.w	r3, r3, #8
 8001408:	60fb      	str	r3, [r7, #12]
 800140a:	68fb      	ldr	r3, [r7, #12]


  /* Enable USARTx clock */
  USARTx_CLK_ENABLE();
 800140c:	2300      	movs	r3, #0
 800140e:	60bb      	str	r3, [r7, #8]
 8001410:	4b15      	ldr	r3, [pc, #84]	; (8001468 <HAL_UART_MspInit+0x9c>)
 8001412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001414:	4a14      	ldr	r2, [pc, #80]	; (8001468 <HAL_UART_MspInit+0x9c>)
 8001416:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800141a:	6413      	str	r3, [r2, #64]	; 0x40
 800141c:	4b12      	ldr	r3, [pc, #72]	; (8001468 <HAL_UART_MspInit+0x9c>)
 800141e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001420:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001424:	60bb      	str	r3, [r7, #8]
 8001426:	68bb      	ldr	r3, [r7, #8]

  /*##-2- Configure peripheral GPIO ##########################################*/
  /* UART TX GPIO pin configuration  */
  GPIO_InitStruct.Pin       = USARTx_TX_PIN;
 8001428:	f44f 7380 	mov.w	r3, #256	; 0x100
 800142c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800142e:	2302      	movs	r3, #2
 8001430:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8001432:	2301      	movs	r3, #1
 8001434:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001436:	2303      	movs	r3, #3
 8001438:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = USARTx_TX_AF;
 800143a:	2307      	movs	r3, #7
 800143c:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_TX_GPIO_PORT, &GPIO_InitStruct);
 800143e:	f107 0314 	add.w	r3, r7, #20
 8001442:	4619      	mov	r1, r3
 8001444:	4809      	ldr	r0, [pc, #36]	; (800146c <HAL_UART_MspInit+0xa0>)
 8001446:	f7ff fdfb 	bl	8001040 <HAL_GPIO_Init>

  /* UART RX GPIO pin configuration  */
  GPIO_InitStruct.Pin = USARTx_RX_PIN;
 800144a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800144e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = USARTx_RX_AF;
 8001450:	2307      	movs	r3, #7
 8001452:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(USARTx_RX_GPIO_PORT, &GPIO_InitStruct);
 8001454:	f107 0314 	add.w	r3, r7, #20
 8001458:	4619      	mov	r1, r3
 800145a:	4804      	ldr	r0, [pc, #16]	; (800146c <HAL_UART_MspInit+0xa0>)
 800145c:	f7ff fdf0 	bl	8001040 <HAL_GPIO_Init>
}
 8001460:	bf00      	nop
 8001462:	3728      	adds	r7, #40	; 0x28
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40023800 	.word	0x40023800
 800146c:	40020c00 	.word	0x40020c00

08001470 <HAL_MspInit>:
  * @note   This function is called from HAL_Init() function to perform system
  *         level initialization (GPIOs, clock, DMA, interrupt).
  * @retval None
  */
void HAL_MspInit(void)
{
 8001470:	b480      	push	{r7}
 8001472:	af00      	add	r7, sp, #0

}
 8001474:	bf00      	nop
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
	...

08001480 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001486:	2300      	movs	r3, #0
 8001488:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800148a:	2300      	movs	r3, #0
 800148c:	603b      	str	r3, [r7, #0]
 800148e:	4b20      	ldr	r3, [pc, #128]	; (8001510 <HAL_PWREx_EnableOverDrive+0x90>)
 8001490:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001492:	4a1f      	ldr	r2, [pc, #124]	; (8001510 <HAL_PWREx_EnableOverDrive+0x90>)
 8001494:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001498:	6413      	str	r3, [r2, #64]	; 0x40
 800149a:	4b1d      	ldr	r3, [pc, #116]	; (8001510 <HAL_PWREx_EnableOverDrive+0x90>)
 800149c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800149e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014a2:	603b      	str	r3, [r7, #0]
 80014a4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80014a6:	4b1b      	ldr	r3, [pc, #108]	; (8001514 <HAL_PWREx_EnableOverDrive+0x94>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014ac:	f7ff fcbc 	bl	8000e28 <HAL_GetTick>
 80014b0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80014b2:	e009      	b.n	80014c8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80014b4:	f7ff fcb8 	bl	8000e28 <HAL_GetTick>
 80014b8:	4602      	mov	r2, r0
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014c2:	d901      	bls.n	80014c8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80014c4:	2303      	movs	r3, #3
 80014c6:	e01f      	b.n	8001508 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80014c8:	4b13      	ldr	r3, [pc, #76]	; (8001518 <HAL_PWREx_EnableOverDrive+0x98>)
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014d4:	d1ee      	bne.n	80014b4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80014d6:	4b11      	ldr	r3, [pc, #68]	; (800151c <HAL_PWREx_EnableOverDrive+0x9c>)
 80014d8:	2201      	movs	r2, #1
 80014da:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80014dc:	f7ff fca4 	bl	8000e28 <HAL_GetTick>
 80014e0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80014e2:	e009      	b.n	80014f8 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80014e4:	f7ff fca0 	bl	8000e28 <HAL_GetTick>
 80014e8:	4602      	mov	r2, r0
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014f2:	d901      	bls.n	80014f8 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80014f4:	2303      	movs	r3, #3
 80014f6:	e007      	b.n	8001508 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80014f8:	4b07      	ldr	r3, [pc, #28]	; (8001518 <HAL_PWREx_EnableOverDrive+0x98>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001500:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001504:	d1ee      	bne.n	80014e4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001506:	2300      	movs	r3, #0
}
 8001508:	4618      	mov	r0, r3
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	40023800 	.word	0x40023800
 8001514:	420e0040 	.word	0x420e0040
 8001518:	40007000 	.word	0x40007000
 800151c:	420e0044 	.word	0x420e0044

08001520 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d101      	bne.n	8001532 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800152e:	2301      	movs	r3, #1
 8001530:	e264      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	2b00      	cmp	r3, #0
 800153c:	d075      	beq.n	800162a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800153e:	4ba3      	ldr	r3, [pc, #652]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 8001540:	689b      	ldr	r3, [r3, #8]
 8001542:	f003 030c 	and.w	r3, r3, #12
 8001546:	2b04      	cmp	r3, #4
 8001548:	d00c      	beq.n	8001564 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800154a:	4ba0      	ldr	r3, [pc, #640]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 800154c:	689b      	ldr	r3, [r3, #8]
 800154e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001552:	2b08      	cmp	r3, #8
 8001554:	d112      	bne.n	800157c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001556:	4b9d      	ldr	r3, [pc, #628]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800155e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001562:	d10b      	bne.n	800157c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001564:	4b99      	ldr	r3, [pc, #612]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800156c:	2b00      	cmp	r3, #0
 800156e:	d05b      	beq.n	8001628 <HAL_RCC_OscConfig+0x108>
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d157      	bne.n	8001628 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001578:	2301      	movs	r3, #1
 800157a:	e23f      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001584:	d106      	bne.n	8001594 <HAL_RCC_OscConfig+0x74>
 8001586:	4b91      	ldr	r3, [pc, #580]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a90      	ldr	r2, [pc, #576]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 800158c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001590:	6013      	str	r3, [r2, #0]
 8001592:	e01d      	b.n	80015d0 <HAL_RCC_OscConfig+0xb0>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800159c:	d10c      	bne.n	80015b8 <HAL_RCC_OscConfig+0x98>
 800159e:	4b8b      	ldr	r3, [pc, #556]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a8a      	ldr	r2, [pc, #552]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 80015a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015a8:	6013      	str	r3, [r2, #0]
 80015aa:	4b88      	ldr	r3, [pc, #544]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4a87      	ldr	r2, [pc, #540]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 80015b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015b4:	6013      	str	r3, [r2, #0]
 80015b6:	e00b      	b.n	80015d0 <HAL_RCC_OscConfig+0xb0>
 80015b8:	4b84      	ldr	r3, [pc, #528]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a83      	ldr	r2, [pc, #524]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 80015be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80015c2:	6013      	str	r3, [r2, #0]
 80015c4:	4b81      	ldr	r3, [pc, #516]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4a80      	ldr	r2, [pc, #512]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 80015ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80015ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	685b      	ldr	r3, [r3, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d013      	beq.n	8001600 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d8:	f7ff fc26 	bl	8000e28 <HAL_GetTick>
 80015dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015de:	e008      	b.n	80015f2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015e0:	f7ff fc22 	bl	8000e28 <HAL_GetTick>
 80015e4:	4602      	mov	r2, r0
 80015e6:	693b      	ldr	r3, [r7, #16]
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	2b64      	cmp	r3, #100	; 0x64
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e204      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015f2:	4b76      	ldr	r3, [pc, #472]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d0f0      	beq.n	80015e0 <HAL_RCC_OscConfig+0xc0>
 80015fe:	e014      	b.n	800162a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001600:	f7ff fc12 	bl	8000e28 <HAL_GetTick>
 8001604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001606:	e008      	b.n	800161a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001608:	f7ff fc0e 	bl	8000e28 <HAL_GetTick>
 800160c:	4602      	mov	r2, r0
 800160e:	693b      	ldr	r3, [r7, #16]
 8001610:	1ad3      	subs	r3, r2, r3
 8001612:	2b64      	cmp	r3, #100	; 0x64
 8001614:	d901      	bls.n	800161a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001616:	2303      	movs	r3, #3
 8001618:	e1f0      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800161a:	4b6c      	ldr	r3, [pc, #432]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001622:	2b00      	cmp	r3, #0
 8001624:	d1f0      	bne.n	8001608 <HAL_RCC_OscConfig+0xe8>
 8001626:	e000      	b.n	800162a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001628:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 0302 	and.w	r3, r3, #2
 8001632:	2b00      	cmp	r3, #0
 8001634:	d063      	beq.n	80016fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001636:	4b65      	ldr	r3, [pc, #404]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	f003 030c 	and.w	r3, r3, #12
 800163e:	2b00      	cmp	r3, #0
 8001640:	d00b      	beq.n	800165a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001642:	4b62      	ldr	r3, [pc, #392]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 8001644:	689b      	ldr	r3, [r3, #8]
 8001646:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800164a:	2b08      	cmp	r3, #8
 800164c:	d11c      	bne.n	8001688 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800164e:	4b5f      	ldr	r3, [pc, #380]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d116      	bne.n	8001688 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800165a:	4b5c      	ldr	r3, [pc, #368]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0302 	and.w	r3, r3, #2
 8001662:	2b00      	cmp	r3, #0
 8001664:	d005      	beq.n	8001672 <HAL_RCC_OscConfig+0x152>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	68db      	ldr	r3, [r3, #12]
 800166a:	2b01      	cmp	r3, #1
 800166c:	d001      	beq.n	8001672 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e1c4      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001672:	4b56      	ldr	r3, [pc, #344]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	691b      	ldr	r3, [r3, #16]
 800167e:	00db      	lsls	r3, r3, #3
 8001680:	4952      	ldr	r1, [pc, #328]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 8001682:	4313      	orrs	r3, r2
 8001684:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001686:	e03a      	b.n	80016fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d020      	beq.n	80016d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001690:	4b4f      	ldr	r3, [pc, #316]	; (80017d0 <HAL_RCC_OscConfig+0x2b0>)
 8001692:	2201      	movs	r2, #1
 8001694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001696:	f7ff fbc7 	bl	8000e28 <HAL_GetTick>
 800169a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800169c:	e008      	b.n	80016b0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800169e:	f7ff fbc3 	bl	8000e28 <HAL_GetTick>
 80016a2:	4602      	mov	r2, r0
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	1ad3      	subs	r3, r2, r3
 80016a8:	2b02      	cmp	r3, #2
 80016aa:	d901      	bls.n	80016b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80016ac:	2303      	movs	r3, #3
 80016ae:	e1a5      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016b0:	4b46      	ldr	r3, [pc, #280]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 0302 	and.w	r3, r3, #2
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d0f0      	beq.n	800169e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016bc:	4b43      	ldr	r3, [pc, #268]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	691b      	ldr	r3, [r3, #16]
 80016c8:	00db      	lsls	r3, r3, #3
 80016ca:	4940      	ldr	r1, [pc, #256]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 80016cc:	4313      	orrs	r3, r2
 80016ce:	600b      	str	r3, [r1, #0]
 80016d0:	e015      	b.n	80016fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016d2:	4b3f      	ldr	r3, [pc, #252]	; (80017d0 <HAL_RCC_OscConfig+0x2b0>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d8:	f7ff fba6 	bl	8000e28 <HAL_GetTick>
 80016dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016de:	e008      	b.n	80016f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016e0:	f7ff fba2 	bl	8000e28 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e184      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016f2:	4b36      	ldr	r3, [pc, #216]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d1f0      	bne.n	80016e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f003 0308 	and.w	r3, r3, #8
 8001706:	2b00      	cmp	r3, #0
 8001708:	d030      	beq.n	800176c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	695b      	ldr	r3, [r3, #20]
 800170e:	2b00      	cmp	r3, #0
 8001710:	d016      	beq.n	8001740 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001712:	4b30      	ldr	r3, [pc, #192]	; (80017d4 <HAL_RCC_OscConfig+0x2b4>)
 8001714:	2201      	movs	r2, #1
 8001716:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001718:	f7ff fb86 	bl	8000e28 <HAL_GetTick>
 800171c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800171e:	e008      	b.n	8001732 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001720:	f7ff fb82 	bl	8000e28 <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b02      	cmp	r3, #2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e164      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001732:	4b26      	ldr	r3, [pc, #152]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 8001734:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	2b00      	cmp	r3, #0
 800173c:	d0f0      	beq.n	8001720 <HAL_RCC_OscConfig+0x200>
 800173e:	e015      	b.n	800176c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001740:	4b24      	ldr	r3, [pc, #144]	; (80017d4 <HAL_RCC_OscConfig+0x2b4>)
 8001742:	2200      	movs	r2, #0
 8001744:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001746:	f7ff fb6f 	bl	8000e28 <HAL_GetTick>
 800174a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800174c:	e008      	b.n	8001760 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800174e:	f7ff fb6b 	bl	8000e28 <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	2b02      	cmp	r3, #2
 800175a:	d901      	bls.n	8001760 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e14d      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001760:	4b1a      	ldr	r3, [pc, #104]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 8001762:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001764:	f003 0302 	and.w	r3, r3, #2
 8001768:	2b00      	cmp	r3, #0
 800176a:	d1f0      	bne.n	800174e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f003 0304 	and.w	r3, r3, #4
 8001774:	2b00      	cmp	r3, #0
 8001776:	f000 80a0 	beq.w	80018ba <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800177a:	2300      	movs	r3, #0
 800177c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800177e:	4b13      	ldr	r3, [pc, #76]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 8001780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001782:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d10f      	bne.n	80017aa <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	60bb      	str	r3, [r7, #8]
 800178e:	4b0f      	ldr	r3, [pc, #60]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 8001790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001792:	4a0e      	ldr	r2, [pc, #56]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 8001794:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001798:	6413      	str	r3, [r2, #64]	; 0x40
 800179a:	4b0c      	ldr	r3, [pc, #48]	; (80017cc <HAL_RCC_OscConfig+0x2ac>)
 800179c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800179e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017a2:	60bb      	str	r3, [r7, #8]
 80017a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017a6:	2301      	movs	r3, #1
 80017a8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017aa:	4b0b      	ldr	r3, [pc, #44]	; (80017d8 <HAL_RCC_OscConfig+0x2b8>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d121      	bne.n	80017fa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80017b6:	4b08      	ldr	r3, [pc, #32]	; (80017d8 <HAL_RCC_OscConfig+0x2b8>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a07      	ldr	r2, [pc, #28]	; (80017d8 <HAL_RCC_OscConfig+0x2b8>)
 80017bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80017c2:	f7ff fb31 	bl	8000e28 <HAL_GetTick>
 80017c6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017c8:	e011      	b.n	80017ee <HAL_RCC_OscConfig+0x2ce>
 80017ca:	bf00      	nop
 80017cc:	40023800 	.word	0x40023800
 80017d0:	42470000 	.word	0x42470000
 80017d4:	42470e80 	.word	0x42470e80
 80017d8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80017dc:	f7ff fb24 	bl	8000e28 <HAL_GetTick>
 80017e0:	4602      	mov	r2, r0
 80017e2:	693b      	ldr	r3, [r7, #16]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e106      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017ee:	4b85      	ldr	r3, [pc, #532]	; (8001a04 <HAL_RCC_OscConfig+0x4e4>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d0f0      	beq.n	80017dc <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d106      	bne.n	8001810 <HAL_RCC_OscConfig+0x2f0>
 8001802:	4b81      	ldr	r3, [pc, #516]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 8001804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001806:	4a80      	ldr	r2, [pc, #512]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 8001808:	f043 0301 	orr.w	r3, r3, #1
 800180c:	6713      	str	r3, [r2, #112]	; 0x70
 800180e:	e01c      	b.n	800184a <HAL_RCC_OscConfig+0x32a>
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	689b      	ldr	r3, [r3, #8]
 8001814:	2b05      	cmp	r3, #5
 8001816:	d10c      	bne.n	8001832 <HAL_RCC_OscConfig+0x312>
 8001818:	4b7b      	ldr	r3, [pc, #492]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 800181a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800181c:	4a7a      	ldr	r2, [pc, #488]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 800181e:	f043 0304 	orr.w	r3, r3, #4
 8001822:	6713      	str	r3, [r2, #112]	; 0x70
 8001824:	4b78      	ldr	r3, [pc, #480]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 8001826:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001828:	4a77      	ldr	r2, [pc, #476]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 800182a:	f043 0301 	orr.w	r3, r3, #1
 800182e:	6713      	str	r3, [r2, #112]	; 0x70
 8001830:	e00b      	b.n	800184a <HAL_RCC_OscConfig+0x32a>
 8001832:	4b75      	ldr	r3, [pc, #468]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 8001834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001836:	4a74      	ldr	r2, [pc, #464]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 8001838:	f023 0301 	bic.w	r3, r3, #1
 800183c:	6713      	str	r3, [r2, #112]	; 0x70
 800183e:	4b72      	ldr	r3, [pc, #456]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 8001840:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001842:	4a71      	ldr	r2, [pc, #452]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 8001844:	f023 0304 	bic.w	r3, r3, #4
 8001848:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d015      	beq.n	800187e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001852:	f7ff fae9 	bl	8000e28 <HAL_GetTick>
 8001856:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001858:	e00a      	b.n	8001870 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800185a:	f7ff fae5 	bl	8000e28 <HAL_GetTick>
 800185e:	4602      	mov	r2, r0
 8001860:	693b      	ldr	r3, [r7, #16]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	f241 3288 	movw	r2, #5000	; 0x1388
 8001868:	4293      	cmp	r3, r2
 800186a:	d901      	bls.n	8001870 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800186c:	2303      	movs	r3, #3
 800186e:	e0c5      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001870:	4b65      	ldr	r3, [pc, #404]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 8001872:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001874:	f003 0302 	and.w	r3, r3, #2
 8001878:	2b00      	cmp	r3, #0
 800187a:	d0ee      	beq.n	800185a <HAL_RCC_OscConfig+0x33a>
 800187c:	e014      	b.n	80018a8 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800187e:	f7ff fad3 	bl	8000e28 <HAL_GetTick>
 8001882:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001884:	e00a      	b.n	800189c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001886:	f7ff facf 	bl	8000e28 <HAL_GetTick>
 800188a:	4602      	mov	r2, r0
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	f241 3288 	movw	r2, #5000	; 0x1388
 8001894:	4293      	cmp	r3, r2
 8001896:	d901      	bls.n	800189c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001898:	2303      	movs	r3, #3
 800189a:	e0af      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800189c:	4b5a      	ldr	r3, [pc, #360]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 800189e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018a0:	f003 0302 	and.w	r3, r3, #2
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d1ee      	bne.n	8001886 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018a8:	7dfb      	ldrb	r3, [r7, #23]
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d105      	bne.n	80018ba <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018ae:	4b56      	ldr	r3, [pc, #344]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 80018b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b2:	4a55      	ldr	r2, [pc, #340]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 80018b4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018b8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	699b      	ldr	r3, [r3, #24]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	f000 809b 	beq.w	80019fa <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018c4:	4b50      	ldr	r3, [pc, #320]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	f003 030c 	and.w	r3, r3, #12
 80018cc:	2b08      	cmp	r3, #8
 80018ce:	d05c      	beq.n	800198a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	699b      	ldr	r3, [r3, #24]
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d141      	bne.n	800195c <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018d8:	4b4c      	ldr	r3, [pc, #304]	; (8001a0c <HAL_RCC_OscConfig+0x4ec>)
 80018da:	2200      	movs	r2, #0
 80018dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018de:	f7ff faa3 	bl	8000e28 <HAL_GetTick>
 80018e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018e4:	e008      	b.n	80018f8 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018e6:	f7ff fa9f 	bl	8000e28 <HAL_GetTick>
 80018ea:	4602      	mov	r2, r0
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	1ad3      	subs	r3, r2, r3
 80018f0:	2b02      	cmp	r3, #2
 80018f2:	d901      	bls.n	80018f8 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80018f4:	2303      	movs	r3, #3
 80018f6:	e081      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018f8:	4b43      	ldr	r3, [pc, #268]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001900:	2b00      	cmp	r3, #0
 8001902:	d1f0      	bne.n	80018e6 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	69da      	ldr	r2, [r3, #28]
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6a1b      	ldr	r3, [r3, #32]
 800190c:	431a      	orrs	r2, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001912:	019b      	lsls	r3, r3, #6
 8001914:	431a      	orrs	r2, r3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800191a:	085b      	lsrs	r3, r3, #1
 800191c:	3b01      	subs	r3, #1
 800191e:	041b      	lsls	r3, r3, #16
 8001920:	431a      	orrs	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001926:	061b      	lsls	r3, r3, #24
 8001928:	4937      	ldr	r1, [pc, #220]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 800192a:	4313      	orrs	r3, r2
 800192c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800192e:	4b37      	ldr	r3, [pc, #220]	; (8001a0c <HAL_RCC_OscConfig+0x4ec>)
 8001930:	2201      	movs	r2, #1
 8001932:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001934:	f7ff fa78 	bl	8000e28 <HAL_GetTick>
 8001938:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800193a:	e008      	b.n	800194e <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800193c:	f7ff fa74 	bl	8000e28 <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	2b02      	cmp	r3, #2
 8001948:	d901      	bls.n	800194e <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800194a:	2303      	movs	r3, #3
 800194c:	e056      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800194e:	4b2e      	ldr	r3, [pc, #184]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001956:	2b00      	cmp	r3, #0
 8001958:	d0f0      	beq.n	800193c <HAL_RCC_OscConfig+0x41c>
 800195a:	e04e      	b.n	80019fa <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800195c:	4b2b      	ldr	r3, [pc, #172]	; (8001a0c <HAL_RCC_OscConfig+0x4ec>)
 800195e:	2200      	movs	r2, #0
 8001960:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001962:	f7ff fa61 	bl	8000e28 <HAL_GetTick>
 8001966:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001968:	e008      	b.n	800197c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800196a:	f7ff fa5d 	bl	8000e28 <HAL_GetTick>
 800196e:	4602      	mov	r2, r0
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	2b02      	cmp	r3, #2
 8001976:	d901      	bls.n	800197c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001978:	2303      	movs	r3, #3
 800197a:	e03f      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800197c:	4b22      	ldr	r3, [pc, #136]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001984:	2b00      	cmp	r3, #0
 8001986:	d1f0      	bne.n	800196a <HAL_RCC_OscConfig+0x44a>
 8001988:	e037      	b.n	80019fa <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	699b      	ldr	r3, [r3, #24]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d101      	bne.n	8001996 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	e032      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001996:	4b1c      	ldr	r3, [pc, #112]	; (8001a08 <HAL_RCC_OscConfig+0x4e8>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	699b      	ldr	r3, [r3, #24]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d028      	beq.n	80019f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d121      	bne.n	80019f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019bc:	429a      	cmp	r2, r3
 80019be:	d11a      	bne.n	80019f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019c0:	68fa      	ldr	r2, [r7, #12]
 80019c2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80019c6:	4013      	ands	r3, r2
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80019cc:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d111      	bne.n	80019f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019dc:	085b      	lsrs	r3, r3, #1
 80019de:	3b01      	subs	r3, #1
 80019e0:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019e2:	429a      	cmp	r2, r3
 80019e4:	d107      	bne.n	80019f6 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019f0:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019f2:	429a      	cmp	r2, r3
 80019f4:	d001      	beq.n	80019fa <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e000      	b.n	80019fc <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80019fa:	2300      	movs	r3, #0
}
 80019fc:	4618      	mov	r0, r3
 80019fe:	3718      	adds	r7, #24
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	40007000 	.word	0x40007000
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	42470060 	.word	0x42470060

08001a10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b084      	sub	sp, #16
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
 8001a18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d101      	bne.n	8001a24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e0cc      	b.n	8001bbe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a24:	4b68      	ldr	r3, [pc, #416]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f003 030f 	and.w	r3, r3, #15
 8001a2c:	683a      	ldr	r2, [r7, #0]
 8001a2e:	429a      	cmp	r2, r3
 8001a30:	d90c      	bls.n	8001a4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a32:	4b65      	ldr	r3, [pc, #404]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a34:	683a      	ldr	r2, [r7, #0]
 8001a36:	b2d2      	uxtb	r2, r2
 8001a38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a3a:	4b63      	ldr	r3, [pc, #396]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 030f 	and.w	r3, r3, #15
 8001a42:	683a      	ldr	r2, [r7, #0]
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d001      	beq.n	8001a4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e0b8      	b.n	8001bbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f003 0302 	and.w	r3, r3, #2
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d020      	beq.n	8001a9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f003 0304 	and.w	r3, r3, #4
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d005      	beq.n	8001a70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a64:	4b59      	ldr	r3, [pc, #356]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001a66:	689b      	ldr	r3, [r3, #8]
 8001a68:	4a58      	ldr	r2, [pc, #352]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001a6a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001a6e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0308 	and.w	r3, r3, #8
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d005      	beq.n	8001a88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a7c:	4b53      	ldr	r3, [pc, #332]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	4a52      	ldr	r2, [pc, #328]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001a82:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001a86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a88:	4b50      	ldr	r3, [pc, #320]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	494d      	ldr	r1, [pc, #308]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001a96:	4313      	orrs	r3, r2
 8001a98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f003 0301 	and.w	r3, r3, #1
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d044      	beq.n	8001b30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	2b01      	cmp	r3, #1
 8001aac:	d107      	bne.n	8001abe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aae:	4b47      	ldr	r3, [pc, #284]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d119      	bne.n	8001aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aba:	2301      	movs	r3, #1
 8001abc:	e07f      	b.n	8001bbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	2b02      	cmp	r3, #2
 8001ac4:	d003      	beq.n	8001ace <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001aca:	2b03      	cmp	r3, #3
 8001acc:	d107      	bne.n	8001ade <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ace:	4b3f      	ldr	r3, [pc, #252]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d109      	bne.n	8001aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
 8001adc:	e06f      	b.n	8001bbe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ade:	4b3b      	ldr	r3, [pc, #236]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d101      	bne.n	8001aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e067      	b.n	8001bbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aee:	4b37      	ldr	r3, [pc, #220]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	f023 0203 	bic.w	r2, r3, #3
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	4934      	ldr	r1, [pc, #208]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001afc:	4313      	orrs	r3, r2
 8001afe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b00:	f7ff f992 	bl	8000e28 <HAL_GetTick>
 8001b04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b06:	e00a      	b.n	8001b1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b08:	f7ff f98e 	bl	8000e28 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b16:	4293      	cmp	r3, r2
 8001b18:	d901      	bls.n	8001b1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e04f      	b.n	8001bbe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b1e:	4b2b      	ldr	r3, [pc, #172]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	f003 020c 	and.w	r2, r3, #12
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685b      	ldr	r3, [r3, #4]
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d1eb      	bne.n	8001b08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b30:	4b25      	ldr	r3, [pc, #148]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 030f 	and.w	r3, r3, #15
 8001b38:	683a      	ldr	r2, [r7, #0]
 8001b3a:	429a      	cmp	r2, r3
 8001b3c:	d20c      	bcs.n	8001b58 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b3e:	4b22      	ldr	r3, [pc, #136]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b40:	683a      	ldr	r2, [r7, #0]
 8001b42:	b2d2      	uxtb	r2, r2
 8001b44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b46:	4b20      	ldr	r3, [pc, #128]	; (8001bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 030f 	and.w	r3, r3, #15
 8001b4e:	683a      	ldr	r2, [r7, #0]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d001      	beq.n	8001b58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	e032      	b.n	8001bbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 0304 	and.w	r3, r3, #4
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d008      	beq.n	8001b76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b64:	4b19      	ldr	r3, [pc, #100]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	4916      	ldr	r1, [pc, #88]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001b72:	4313      	orrs	r3, r2
 8001b74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f003 0308 	and.w	r3, r3, #8
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d009      	beq.n	8001b96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b82:	4b12      	ldr	r3, [pc, #72]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001b84:	689b      	ldr	r3, [r3, #8]
 8001b86:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	691b      	ldr	r3, [r3, #16]
 8001b8e:	00db      	lsls	r3, r3, #3
 8001b90:	490e      	ldr	r1, [pc, #56]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001b92:	4313      	orrs	r3, r2
 8001b94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b96:	f000 f821 	bl	8001bdc <HAL_RCC_GetSysClockFreq>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	4b0b      	ldr	r3, [pc, #44]	; (8001bcc <HAL_RCC_ClockConfig+0x1bc>)
 8001b9e:	689b      	ldr	r3, [r3, #8]
 8001ba0:	091b      	lsrs	r3, r3, #4
 8001ba2:	f003 030f 	and.w	r3, r3, #15
 8001ba6:	490a      	ldr	r1, [pc, #40]	; (8001bd0 <HAL_RCC_ClockConfig+0x1c0>)
 8001ba8:	5ccb      	ldrb	r3, [r1, r3]
 8001baa:	fa22 f303 	lsr.w	r3, r2, r3
 8001bae:	4a09      	ldr	r2, [pc, #36]	; (8001bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001bb2:	4b09      	ldr	r3, [pc, #36]	; (8001bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f7ff f8f2 	bl	8000da0 <HAL_InitTick>

  return HAL_OK;
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	40023c00 	.word	0x40023c00
 8001bcc:	40023800 	.word	0x40023800
 8001bd0:	08002840 	.word	0x08002840
 8001bd4:	20000098 	.word	0x20000098
 8001bd8:	2000009c 	.word	0x2000009c

08001bdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bdc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001be0:	b084      	sub	sp, #16
 8001be2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001be4:	2300      	movs	r3, #0
 8001be6:	607b      	str	r3, [r7, #4]
 8001be8:	2300      	movs	r3, #0
 8001bea:	60fb      	str	r3, [r7, #12]
 8001bec:	2300      	movs	r3, #0
 8001bee:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bf4:	4b67      	ldr	r3, [pc, #412]	; (8001d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	f003 030c 	and.w	r3, r3, #12
 8001bfc:	2b08      	cmp	r3, #8
 8001bfe:	d00d      	beq.n	8001c1c <HAL_RCC_GetSysClockFreq+0x40>
 8001c00:	2b08      	cmp	r3, #8
 8001c02:	f200 80bd 	bhi.w	8001d80 <HAL_RCC_GetSysClockFreq+0x1a4>
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d002      	beq.n	8001c10 <HAL_RCC_GetSysClockFreq+0x34>
 8001c0a:	2b04      	cmp	r3, #4
 8001c0c:	d003      	beq.n	8001c16 <HAL_RCC_GetSysClockFreq+0x3a>
 8001c0e:	e0b7      	b.n	8001d80 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c10:	4b61      	ldr	r3, [pc, #388]	; (8001d98 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001c12:	60bb      	str	r3, [r7, #8]
       break;
 8001c14:	e0b7      	b.n	8001d86 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c16:	4b61      	ldr	r3, [pc, #388]	; (8001d9c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001c18:	60bb      	str	r3, [r7, #8]
      break;
 8001c1a:	e0b4      	b.n	8001d86 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c1c:	4b5d      	ldr	r3, [pc, #372]	; (8001d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c24:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c26:	4b5b      	ldr	r3, [pc, #364]	; (8001d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d04d      	beq.n	8001cce <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c32:	4b58      	ldr	r3, [pc, #352]	; (8001d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	099b      	lsrs	r3, r3, #6
 8001c38:	461a      	mov	r2, r3
 8001c3a:	f04f 0300 	mov.w	r3, #0
 8001c3e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001c42:	f04f 0100 	mov.w	r1, #0
 8001c46:	ea02 0800 	and.w	r8, r2, r0
 8001c4a:	ea03 0901 	and.w	r9, r3, r1
 8001c4e:	4640      	mov	r0, r8
 8001c50:	4649      	mov	r1, r9
 8001c52:	f04f 0200 	mov.w	r2, #0
 8001c56:	f04f 0300 	mov.w	r3, #0
 8001c5a:	014b      	lsls	r3, r1, #5
 8001c5c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001c60:	0142      	lsls	r2, r0, #5
 8001c62:	4610      	mov	r0, r2
 8001c64:	4619      	mov	r1, r3
 8001c66:	ebb0 0008 	subs.w	r0, r0, r8
 8001c6a:	eb61 0109 	sbc.w	r1, r1, r9
 8001c6e:	f04f 0200 	mov.w	r2, #0
 8001c72:	f04f 0300 	mov.w	r3, #0
 8001c76:	018b      	lsls	r3, r1, #6
 8001c78:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001c7c:	0182      	lsls	r2, r0, #6
 8001c7e:	1a12      	subs	r2, r2, r0
 8001c80:	eb63 0301 	sbc.w	r3, r3, r1
 8001c84:	f04f 0000 	mov.w	r0, #0
 8001c88:	f04f 0100 	mov.w	r1, #0
 8001c8c:	00d9      	lsls	r1, r3, #3
 8001c8e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001c92:	00d0      	lsls	r0, r2, #3
 8001c94:	4602      	mov	r2, r0
 8001c96:	460b      	mov	r3, r1
 8001c98:	eb12 0208 	adds.w	r2, r2, r8
 8001c9c:	eb43 0309 	adc.w	r3, r3, r9
 8001ca0:	f04f 0000 	mov.w	r0, #0
 8001ca4:	f04f 0100 	mov.w	r1, #0
 8001ca8:	0259      	lsls	r1, r3, #9
 8001caa:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001cae:	0250      	lsls	r0, r2, #9
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	4610      	mov	r0, r2
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	461a      	mov	r2, r3
 8001cbc:	f04f 0300 	mov.w	r3, #0
 8001cc0:	f7fe fa94 	bl	80001ec <__aeabi_uldivmod>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	460b      	mov	r3, r1
 8001cc8:	4613      	mov	r3, r2
 8001cca:	60fb      	str	r3, [r7, #12]
 8001ccc:	e04a      	b.n	8001d64 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cce:	4b31      	ldr	r3, [pc, #196]	; (8001d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	099b      	lsrs	r3, r3, #6
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	f04f 0300 	mov.w	r3, #0
 8001cda:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001cde:	f04f 0100 	mov.w	r1, #0
 8001ce2:	ea02 0400 	and.w	r4, r2, r0
 8001ce6:	ea03 0501 	and.w	r5, r3, r1
 8001cea:	4620      	mov	r0, r4
 8001cec:	4629      	mov	r1, r5
 8001cee:	f04f 0200 	mov.w	r2, #0
 8001cf2:	f04f 0300 	mov.w	r3, #0
 8001cf6:	014b      	lsls	r3, r1, #5
 8001cf8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001cfc:	0142      	lsls	r2, r0, #5
 8001cfe:	4610      	mov	r0, r2
 8001d00:	4619      	mov	r1, r3
 8001d02:	1b00      	subs	r0, r0, r4
 8001d04:	eb61 0105 	sbc.w	r1, r1, r5
 8001d08:	f04f 0200 	mov.w	r2, #0
 8001d0c:	f04f 0300 	mov.w	r3, #0
 8001d10:	018b      	lsls	r3, r1, #6
 8001d12:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001d16:	0182      	lsls	r2, r0, #6
 8001d18:	1a12      	subs	r2, r2, r0
 8001d1a:	eb63 0301 	sbc.w	r3, r3, r1
 8001d1e:	f04f 0000 	mov.w	r0, #0
 8001d22:	f04f 0100 	mov.w	r1, #0
 8001d26:	00d9      	lsls	r1, r3, #3
 8001d28:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001d2c:	00d0      	lsls	r0, r2, #3
 8001d2e:	4602      	mov	r2, r0
 8001d30:	460b      	mov	r3, r1
 8001d32:	1912      	adds	r2, r2, r4
 8001d34:	eb45 0303 	adc.w	r3, r5, r3
 8001d38:	f04f 0000 	mov.w	r0, #0
 8001d3c:	f04f 0100 	mov.w	r1, #0
 8001d40:	0299      	lsls	r1, r3, #10
 8001d42:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001d46:	0290      	lsls	r0, r2, #10
 8001d48:	4602      	mov	r2, r0
 8001d4a:	460b      	mov	r3, r1
 8001d4c:	4610      	mov	r0, r2
 8001d4e:	4619      	mov	r1, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	461a      	mov	r2, r3
 8001d54:	f04f 0300 	mov.w	r3, #0
 8001d58:	f7fe fa48 	bl	80001ec <__aeabi_uldivmod>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	460b      	mov	r3, r1
 8001d60:	4613      	mov	r3, r2
 8001d62:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d64:	4b0b      	ldr	r3, [pc, #44]	; (8001d94 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	0c1b      	lsrs	r3, r3, #16
 8001d6a:	f003 0303 	and.w	r3, r3, #3
 8001d6e:	3301      	adds	r3, #1
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001d74:	68fa      	ldr	r2, [r7, #12]
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d7c:	60bb      	str	r3, [r7, #8]
      break;
 8001d7e:	e002      	b.n	8001d86 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d80:	4b05      	ldr	r3, [pc, #20]	; (8001d98 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001d82:	60bb      	str	r3, [r7, #8]
      break;
 8001d84:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d86:	68bb      	ldr	r3, [r7, #8]
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	3710      	adds	r7, #16
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001d92:	bf00      	nop
 8001d94:	40023800 	.word	0x40023800
 8001d98:	00f42400 	.word	0x00f42400
 8001d9c:	007a1200 	.word	0x007a1200

08001da0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001da4:	4b03      	ldr	r3, [pc, #12]	; (8001db4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001da6:	681b      	ldr	r3, [r3, #0]
}
 8001da8:	4618      	mov	r0, r3
 8001daa:	46bd      	mov	sp, r7
 8001dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db0:	4770      	bx	lr
 8001db2:	bf00      	nop
 8001db4:	20000098 	.word	0x20000098

08001db8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001dbc:	f7ff fff0 	bl	8001da0 <HAL_RCC_GetHCLKFreq>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	4b05      	ldr	r3, [pc, #20]	; (8001dd8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001dc4:	689b      	ldr	r3, [r3, #8]
 8001dc6:	0a9b      	lsrs	r3, r3, #10
 8001dc8:	f003 0307 	and.w	r3, r3, #7
 8001dcc:	4903      	ldr	r1, [pc, #12]	; (8001ddc <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dce:	5ccb      	ldrb	r3, [r1, r3]
 8001dd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40023800 	.word	0x40023800
 8001ddc:	08002850 	.word	0x08002850

08001de0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001de4:	f7ff ffdc 	bl	8001da0 <HAL_RCC_GetHCLKFreq>
 8001de8:	4602      	mov	r2, r0
 8001dea:	4b05      	ldr	r3, [pc, #20]	; (8001e00 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	0b5b      	lsrs	r3, r3, #13
 8001df0:	f003 0307 	and.w	r3, r3, #7
 8001df4:	4903      	ldr	r1, [pc, #12]	; (8001e04 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001df6:	5ccb      	ldrb	r3, [r1, r3]
 8001df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	40023800 	.word	0x40023800
 8001e04:	08002850 	.word	0x08002850

08001e08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b082      	sub	sp, #8
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d101      	bne.n	8001e1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	e03f      	b.n	8001e9a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d106      	bne.n	8001e34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e2e:	6878      	ldr	r0, [r7, #4]
 8001e30:	f7ff facc 	bl	80013cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2224      	movs	r2, #36	; 0x24
 8001e38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	68da      	ldr	r2, [r3, #12]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f000 f9cb 	bl	80021e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	691a      	ldr	r2, [r3, #16]
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	695a      	ldr	r2, [r3, #20]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	68da      	ldr	r2, [r3, #12]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001e80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2200      	movs	r2, #0
 8001e86:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2220      	movs	r2, #32
 8001e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2220      	movs	r2, #32
 8001e94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}

08001ea2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ea2:	b580      	push	{r7, lr}
 8001ea4:	b08a      	sub	sp, #40	; 0x28
 8001ea6:	af02      	add	r7, sp, #8
 8001ea8:	60f8      	str	r0, [r7, #12]
 8001eaa:	60b9      	str	r1, [r7, #8]
 8001eac:	603b      	str	r3, [r7, #0]
 8001eae:	4613      	mov	r3, r2
 8001eb0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	2b20      	cmp	r3, #32
 8001ec0:	d17c      	bne.n	8001fbc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ec2:	68bb      	ldr	r3, [r7, #8]
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d002      	beq.n	8001ece <HAL_UART_Transmit+0x2c>
 8001ec8:	88fb      	ldrh	r3, [r7, #6]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d101      	bne.n	8001ed2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	e075      	b.n	8001fbe <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d101      	bne.n	8001ee0 <HAL_UART_Transmit+0x3e>
 8001edc:	2302      	movs	r3, #2
 8001ede:	e06e      	b.n	8001fbe <HAL_UART_Transmit+0x11c>
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	2200      	movs	r2, #0
 8001eec:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2221      	movs	r2, #33	; 0x21
 8001ef2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001ef6:	f7fe ff97 	bl	8000e28 <HAL_GetTick>
 8001efa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	88fa      	ldrh	r2, [r7, #6]
 8001f00:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	88fa      	ldrh	r2, [r7, #6]
 8001f06:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001f10:	d108      	bne.n	8001f24 <HAL_UART_Transmit+0x82>
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	691b      	ldr	r3, [r3, #16]
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d104      	bne.n	8001f24 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	61bb      	str	r3, [r7, #24]
 8001f22:	e003      	b.n	8001f2c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001f34:	e02a      	b.n	8001f8c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	2180      	movs	r1, #128	; 0x80
 8001f40:	68f8      	ldr	r0, [r7, #12]
 8001f42:	f000 f8e2 	bl	800210a <UART_WaitOnFlagUntilTimeout>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e036      	b.n	8001fbe <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001f50:	69fb      	ldr	r3, [r7, #28]
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d10b      	bne.n	8001f6e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	881b      	ldrh	r3, [r3, #0]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f64:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	3302      	adds	r3, #2
 8001f6a:	61bb      	str	r3, [r7, #24]
 8001f6c:	e007      	b.n	8001f7e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f6e:	69fb      	ldr	r3, [r7, #28]
 8001f70:	781a      	ldrb	r2, [r3, #0]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f78:	69fb      	ldr	r3, [r7, #28]
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f82:	b29b      	uxth	r3, r3
 8001f84:	3b01      	subs	r3, #1
 8001f86:	b29a      	uxth	r2, r3
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d1cf      	bne.n	8001f36 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	9300      	str	r3, [sp, #0]
 8001f9a:	697b      	ldr	r3, [r7, #20]
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	2140      	movs	r1, #64	; 0x40
 8001fa0:	68f8      	ldr	r0, [r7, #12]
 8001fa2:	f000 f8b2 	bl	800210a <UART_WaitOnFlagUntilTimeout>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d001      	beq.n	8001fb0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e006      	b.n	8001fbe <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2220      	movs	r2, #32
 8001fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	e000      	b.n	8001fbe <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8001fbc:	2302      	movs	r3, #2
  }
}
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	3720      	adds	r7, #32
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	b08a      	sub	sp, #40	; 0x28
 8001fca:	af02      	add	r7, sp, #8
 8001fcc:	60f8      	str	r0, [r7, #12]
 8001fce:	60b9      	str	r1, [r7, #8]
 8001fd0:	603b      	str	r3, [r7, #0]
 8001fd2:	4613      	mov	r3, r2
 8001fd4:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	2b20      	cmp	r3, #32
 8001fe4:	f040 808c 	bne.w	8002100 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fe8:	68bb      	ldr	r3, [r7, #8]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d002      	beq.n	8001ff4 <HAL_UART_Receive+0x2e>
 8001fee:	88fb      	ldrh	r3, [r7, #6]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d101      	bne.n	8001ff8 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e084      	b.n	8002102 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001ffe:	2b01      	cmp	r3, #1
 8002000:	d101      	bne.n	8002006 <HAL_UART_Receive+0x40>
 8002002:	2302      	movs	r3, #2
 8002004:	e07d      	b.n	8002102 <HAL_UART_Receive+0x13c>
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	2201      	movs	r2, #1
 800200a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	2200      	movs	r2, #0
 8002012:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2222      	movs	r2, #34	; 0x22
 8002018:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2200      	movs	r2, #0
 8002020:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002022:	f7fe ff01 	bl	8000e28 <HAL_GetTick>
 8002026:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	88fa      	ldrh	r2, [r7, #6]
 800202c:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	88fa      	ldrh	r2, [r7, #6]
 8002032:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	689b      	ldr	r3, [r3, #8]
 8002038:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800203c:	d108      	bne.n	8002050 <HAL_UART_Receive+0x8a>
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	691b      	ldr	r3, [r3, #16]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d104      	bne.n	8002050 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8002046:	2300      	movs	r3, #0
 8002048:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	61bb      	str	r3, [r7, #24]
 800204e:	e003      	b.n	8002058 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002054:	2300      	movs	r3, #0
 8002056:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	2200      	movs	r2, #0
 800205c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002060:	e043      	b.n	80020ea <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002062:	683b      	ldr	r3, [r7, #0]
 8002064:	9300      	str	r3, [sp, #0]
 8002066:	697b      	ldr	r3, [r7, #20]
 8002068:	2200      	movs	r2, #0
 800206a:	2120      	movs	r1, #32
 800206c:	68f8      	ldr	r0, [r7, #12]
 800206e:	f000 f84c 	bl	800210a <UART_WaitOnFlagUntilTimeout>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002078:	2303      	movs	r3, #3
 800207a:	e042      	b.n	8002102 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d10c      	bne.n	800209c <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	b29b      	uxth	r3, r3
 800208a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800208e:	b29a      	uxth	r2, r3
 8002090:	69bb      	ldr	r3, [r7, #24]
 8002092:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	3302      	adds	r3, #2
 8002098:	61bb      	str	r3, [r7, #24]
 800209a:	e01f      	b.n	80020dc <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	689b      	ldr	r3, [r3, #8]
 80020a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020a4:	d007      	beq.n	80020b6 <HAL_UART_Receive+0xf0>
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d10a      	bne.n	80020c4 <HAL_UART_Receive+0xfe>
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	691b      	ldr	r3, [r3, #16]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d106      	bne.n	80020c4 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	b2da      	uxtb	r2, r3
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	701a      	strb	r2, [r3, #0]
 80020c2:	e008      	b.n	80020d6 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020d0:	b2da      	uxtb	r2, r3
 80020d2:	69fb      	ldr	r3, [r7, #28]
 80020d4:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	3301      	adds	r3, #1
 80020da:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80020e0:	b29b      	uxth	r3, r3
 80020e2:	3b01      	subs	r3, #1
 80020e4:	b29a      	uxth	r2, r3
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80020ee:	b29b      	uxth	r3, r3
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d1b6      	bne.n	8002062 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	2220      	movs	r2, #32
 80020f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80020fc:	2300      	movs	r3, #0
 80020fe:	e000      	b.n	8002102 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8002100:	2302      	movs	r3, #2
  }
}
 8002102:	4618      	mov	r0, r3
 8002104:	3720      	adds	r7, #32
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800210a:	b580      	push	{r7, lr}
 800210c:	b090      	sub	sp, #64	; 0x40
 800210e:	af00      	add	r7, sp, #0
 8002110:	60f8      	str	r0, [r7, #12]
 8002112:	60b9      	str	r1, [r7, #8]
 8002114:	603b      	str	r3, [r7, #0]
 8002116:	4613      	mov	r3, r2
 8002118:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800211a:	e050      	b.n	80021be <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800211c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800211e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002122:	d04c      	beq.n	80021be <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002124:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002126:	2b00      	cmp	r3, #0
 8002128:	d007      	beq.n	800213a <UART_WaitOnFlagUntilTimeout+0x30>
 800212a:	f7fe fe7d 	bl	8000e28 <HAL_GetTick>
 800212e:	4602      	mov	r2, r0
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002136:	429a      	cmp	r2, r3
 8002138:	d241      	bcs.n	80021be <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	330c      	adds	r3, #12
 8002140:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002144:	e853 3f00 	ldrex	r3, [r3]
 8002148:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800214a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800214c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002150:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	330c      	adds	r3, #12
 8002158:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800215a:	637a      	str	r2, [r7, #52]	; 0x34
 800215c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800215e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002160:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002162:	e841 2300 	strex	r3, r2, [r1]
 8002166:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002168:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800216a:	2b00      	cmp	r3, #0
 800216c:	d1e5      	bne.n	800213a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	3314      	adds	r3, #20
 8002174:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002176:	697b      	ldr	r3, [r7, #20]
 8002178:	e853 3f00 	ldrex	r3, [r3]
 800217c:	613b      	str	r3, [r7, #16]
   return(result);
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	f023 0301 	bic.w	r3, r3, #1
 8002184:	63bb      	str	r3, [r7, #56]	; 0x38
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	3314      	adds	r3, #20
 800218c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800218e:	623a      	str	r2, [r7, #32]
 8002190:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002192:	69f9      	ldr	r1, [r7, #28]
 8002194:	6a3a      	ldr	r2, [r7, #32]
 8002196:	e841 2300 	strex	r3, r2, [r1]
 800219a:	61bb      	str	r3, [r7, #24]
   return(result);
 800219c:	69bb      	ldr	r3, [r7, #24]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d1e5      	bne.n	800216e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	2220      	movs	r2, #32
 80021a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	2220      	movs	r2, #32
 80021ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2200      	movs	r2, #0
 80021b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e00f      	b.n	80021de <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	4013      	ands	r3, r2
 80021c8:	68ba      	ldr	r2, [r7, #8]
 80021ca:	429a      	cmp	r2, r3
 80021cc:	bf0c      	ite	eq
 80021ce:	2301      	moveq	r3, #1
 80021d0:	2300      	movne	r3, #0
 80021d2:	b2db      	uxtb	r3, r3
 80021d4:	461a      	mov	r2, r3
 80021d6:	79fb      	ldrb	r3, [r7, #7]
 80021d8:	429a      	cmp	r2, r3
 80021da:	d09f      	beq.n	800211c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80021dc:	2300      	movs	r3, #0
}
 80021de:	4618      	mov	r0, r3
 80021e0:	3740      	adds	r7, #64	; 0x40
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}
	...

080021e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80021ec:	b09f      	sub	sp, #124	; 0x7c
 80021ee:	af00      	add	r7, sp, #0
 80021f0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	691b      	ldr	r3, [r3, #16]
 80021f8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80021fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80021fe:	68d9      	ldr	r1, [r3, #12]
 8002200:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	ea40 0301 	orr.w	r3, r0, r1
 8002208:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800220a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800220c:	689a      	ldr	r2, [r3, #8]
 800220e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002210:	691b      	ldr	r3, [r3, #16]
 8002212:	431a      	orrs	r2, r3
 8002214:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002216:	695b      	ldr	r3, [r3, #20]
 8002218:	431a      	orrs	r2, r3
 800221a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800221c:	69db      	ldr	r3, [r3, #28]
 800221e:	4313      	orrs	r3, r2
 8002220:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002222:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800222c:	f021 010c 	bic.w	r1, r1, #12
 8002230:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002232:	681a      	ldr	r2, [r3, #0]
 8002234:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002236:	430b      	orrs	r3, r1
 8002238:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800223a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	695b      	ldr	r3, [r3, #20]
 8002240:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002244:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002246:	6999      	ldr	r1, [r3, #24]
 8002248:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	ea40 0301 	orr.w	r3, r0, r1
 8002250:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002252:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002254:	681a      	ldr	r2, [r3, #0]
 8002256:	4bc5      	ldr	r3, [pc, #788]	; (800256c <UART_SetConfig+0x384>)
 8002258:	429a      	cmp	r2, r3
 800225a:	d004      	beq.n	8002266 <UART_SetConfig+0x7e>
 800225c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	4bc3      	ldr	r3, [pc, #780]	; (8002570 <UART_SetConfig+0x388>)
 8002262:	429a      	cmp	r2, r3
 8002264:	d103      	bne.n	800226e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002266:	f7ff fdbb 	bl	8001de0 <HAL_RCC_GetPCLK2Freq>
 800226a:	6778      	str	r0, [r7, #116]	; 0x74
 800226c:	e002      	b.n	8002274 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800226e:	f7ff fda3 	bl	8001db8 <HAL_RCC_GetPCLK1Freq>
 8002272:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002274:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002276:	69db      	ldr	r3, [r3, #28]
 8002278:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800227c:	f040 80b6 	bne.w	80023ec <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002280:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002282:	461c      	mov	r4, r3
 8002284:	f04f 0500 	mov.w	r5, #0
 8002288:	4622      	mov	r2, r4
 800228a:	462b      	mov	r3, r5
 800228c:	1891      	adds	r1, r2, r2
 800228e:	6439      	str	r1, [r7, #64]	; 0x40
 8002290:	415b      	adcs	r3, r3
 8002292:	647b      	str	r3, [r7, #68]	; 0x44
 8002294:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002298:	1912      	adds	r2, r2, r4
 800229a:	eb45 0303 	adc.w	r3, r5, r3
 800229e:	f04f 0000 	mov.w	r0, #0
 80022a2:	f04f 0100 	mov.w	r1, #0
 80022a6:	00d9      	lsls	r1, r3, #3
 80022a8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80022ac:	00d0      	lsls	r0, r2, #3
 80022ae:	4602      	mov	r2, r0
 80022b0:	460b      	mov	r3, r1
 80022b2:	1911      	adds	r1, r2, r4
 80022b4:	6639      	str	r1, [r7, #96]	; 0x60
 80022b6:	416b      	adcs	r3, r5
 80022b8:	667b      	str	r3, [r7, #100]	; 0x64
 80022ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	461a      	mov	r2, r3
 80022c0:	f04f 0300 	mov.w	r3, #0
 80022c4:	1891      	adds	r1, r2, r2
 80022c6:	63b9      	str	r1, [r7, #56]	; 0x38
 80022c8:	415b      	adcs	r3, r3
 80022ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80022cc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80022d0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80022d4:	f7fd ff8a 	bl	80001ec <__aeabi_uldivmod>
 80022d8:	4602      	mov	r2, r0
 80022da:	460b      	mov	r3, r1
 80022dc:	4ba5      	ldr	r3, [pc, #660]	; (8002574 <UART_SetConfig+0x38c>)
 80022de:	fba3 2302 	umull	r2, r3, r3, r2
 80022e2:	095b      	lsrs	r3, r3, #5
 80022e4:	011e      	lsls	r6, r3, #4
 80022e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80022e8:	461c      	mov	r4, r3
 80022ea:	f04f 0500 	mov.w	r5, #0
 80022ee:	4622      	mov	r2, r4
 80022f0:	462b      	mov	r3, r5
 80022f2:	1891      	adds	r1, r2, r2
 80022f4:	6339      	str	r1, [r7, #48]	; 0x30
 80022f6:	415b      	adcs	r3, r3
 80022f8:	637b      	str	r3, [r7, #52]	; 0x34
 80022fa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80022fe:	1912      	adds	r2, r2, r4
 8002300:	eb45 0303 	adc.w	r3, r5, r3
 8002304:	f04f 0000 	mov.w	r0, #0
 8002308:	f04f 0100 	mov.w	r1, #0
 800230c:	00d9      	lsls	r1, r3, #3
 800230e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002312:	00d0      	lsls	r0, r2, #3
 8002314:	4602      	mov	r2, r0
 8002316:	460b      	mov	r3, r1
 8002318:	1911      	adds	r1, r2, r4
 800231a:	65b9      	str	r1, [r7, #88]	; 0x58
 800231c:	416b      	adcs	r3, r5
 800231e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002320:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	461a      	mov	r2, r3
 8002326:	f04f 0300 	mov.w	r3, #0
 800232a:	1891      	adds	r1, r2, r2
 800232c:	62b9      	str	r1, [r7, #40]	; 0x28
 800232e:	415b      	adcs	r3, r3
 8002330:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002332:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002336:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800233a:	f7fd ff57 	bl	80001ec <__aeabi_uldivmod>
 800233e:	4602      	mov	r2, r0
 8002340:	460b      	mov	r3, r1
 8002342:	4b8c      	ldr	r3, [pc, #560]	; (8002574 <UART_SetConfig+0x38c>)
 8002344:	fba3 1302 	umull	r1, r3, r3, r2
 8002348:	095b      	lsrs	r3, r3, #5
 800234a:	2164      	movs	r1, #100	; 0x64
 800234c:	fb01 f303 	mul.w	r3, r1, r3
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	00db      	lsls	r3, r3, #3
 8002354:	3332      	adds	r3, #50	; 0x32
 8002356:	4a87      	ldr	r2, [pc, #540]	; (8002574 <UART_SetConfig+0x38c>)
 8002358:	fba2 2303 	umull	r2, r3, r2, r3
 800235c:	095b      	lsrs	r3, r3, #5
 800235e:	005b      	lsls	r3, r3, #1
 8002360:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002364:	441e      	add	r6, r3
 8002366:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002368:	4618      	mov	r0, r3
 800236a:	f04f 0100 	mov.w	r1, #0
 800236e:	4602      	mov	r2, r0
 8002370:	460b      	mov	r3, r1
 8002372:	1894      	adds	r4, r2, r2
 8002374:	623c      	str	r4, [r7, #32]
 8002376:	415b      	adcs	r3, r3
 8002378:	627b      	str	r3, [r7, #36]	; 0x24
 800237a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800237e:	1812      	adds	r2, r2, r0
 8002380:	eb41 0303 	adc.w	r3, r1, r3
 8002384:	f04f 0400 	mov.w	r4, #0
 8002388:	f04f 0500 	mov.w	r5, #0
 800238c:	00dd      	lsls	r5, r3, #3
 800238e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002392:	00d4      	lsls	r4, r2, #3
 8002394:	4622      	mov	r2, r4
 8002396:	462b      	mov	r3, r5
 8002398:	1814      	adds	r4, r2, r0
 800239a:	653c      	str	r4, [r7, #80]	; 0x50
 800239c:	414b      	adcs	r3, r1
 800239e:	657b      	str	r3, [r7, #84]	; 0x54
 80023a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	461a      	mov	r2, r3
 80023a6:	f04f 0300 	mov.w	r3, #0
 80023aa:	1891      	adds	r1, r2, r2
 80023ac:	61b9      	str	r1, [r7, #24]
 80023ae:	415b      	adcs	r3, r3
 80023b0:	61fb      	str	r3, [r7, #28]
 80023b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023b6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80023ba:	f7fd ff17 	bl	80001ec <__aeabi_uldivmod>
 80023be:	4602      	mov	r2, r0
 80023c0:	460b      	mov	r3, r1
 80023c2:	4b6c      	ldr	r3, [pc, #432]	; (8002574 <UART_SetConfig+0x38c>)
 80023c4:	fba3 1302 	umull	r1, r3, r3, r2
 80023c8:	095b      	lsrs	r3, r3, #5
 80023ca:	2164      	movs	r1, #100	; 0x64
 80023cc:	fb01 f303 	mul.w	r3, r1, r3
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	00db      	lsls	r3, r3, #3
 80023d4:	3332      	adds	r3, #50	; 0x32
 80023d6:	4a67      	ldr	r2, [pc, #412]	; (8002574 <UART_SetConfig+0x38c>)
 80023d8:	fba2 2303 	umull	r2, r3, r2, r3
 80023dc:	095b      	lsrs	r3, r3, #5
 80023de:	f003 0207 	and.w	r2, r3, #7
 80023e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	4432      	add	r2, r6
 80023e8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80023ea:	e0b9      	b.n	8002560 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023ec:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80023ee:	461c      	mov	r4, r3
 80023f0:	f04f 0500 	mov.w	r5, #0
 80023f4:	4622      	mov	r2, r4
 80023f6:	462b      	mov	r3, r5
 80023f8:	1891      	adds	r1, r2, r2
 80023fa:	6139      	str	r1, [r7, #16]
 80023fc:	415b      	adcs	r3, r3
 80023fe:	617b      	str	r3, [r7, #20]
 8002400:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002404:	1912      	adds	r2, r2, r4
 8002406:	eb45 0303 	adc.w	r3, r5, r3
 800240a:	f04f 0000 	mov.w	r0, #0
 800240e:	f04f 0100 	mov.w	r1, #0
 8002412:	00d9      	lsls	r1, r3, #3
 8002414:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002418:	00d0      	lsls	r0, r2, #3
 800241a:	4602      	mov	r2, r0
 800241c:	460b      	mov	r3, r1
 800241e:	eb12 0804 	adds.w	r8, r2, r4
 8002422:	eb43 0905 	adc.w	r9, r3, r5
 8002426:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	4618      	mov	r0, r3
 800242c:	f04f 0100 	mov.w	r1, #0
 8002430:	f04f 0200 	mov.w	r2, #0
 8002434:	f04f 0300 	mov.w	r3, #0
 8002438:	008b      	lsls	r3, r1, #2
 800243a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800243e:	0082      	lsls	r2, r0, #2
 8002440:	4640      	mov	r0, r8
 8002442:	4649      	mov	r1, r9
 8002444:	f7fd fed2 	bl	80001ec <__aeabi_uldivmod>
 8002448:	4602      	mov	r2, r0
 800244a:	460b      	mov	r3, r1
 800244c:	4b49      	ldr	r3, [pc, #292]	; (8002574 <UART_SetConfig+0x38c>)
 800244e:	fba3 2302 	umull	r2, r3, r3, r2
 8002452:	095b      	lsrs	r3, r3, #5
 8002454:	011e      	lsls	r6, r3, #4
 8002456:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002458:	4618      	mov	r0, r3
 800245a:	f04f 0100 	mov.w	r1, #0
 800245e:	4602      	mov	r2, r0
 8002460:	460b      	mov	r3, r1
 8002462:	1894      	adds	r4, r2, r2
 8002464:	60bc      	str	r4, [r7, #8]
 8002466:	415b      	adcs	r3, r3
 8002468:	60fb      	str	r3, [r7, #12]
 800246a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800246e:	1812      	adds	r2, r2, r0
 8002470:	eb41 0303 	adc.w	r3, r1, r3
 8002474:	f04f 0400 	mov.w	r4, #0
 8002478:	f04f 0500 	mov.w	r5, #0
 800247c:	00dd      	lsls	r5, r3, #3
 800247e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002482:	00d4      	lsls	r4, r2, #3
 8002484:	4622      	mov	r2, r4
 8002486:	462b      	mov	r3, r5
 8002488:	1814      	adds	r4, r2, r0
 800248a:	64bc      	str	r4, [r7, #72]	; 0x48
 800248c:	414b      	adcs	r3, r1
 800248e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002490:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	4618      	mov	r0, r3
 8002496:	f04f 0100 	mov.w	r1, #0
 800249a:	f04f 0200 	mov.w	r2, #0
 800249e:	f04f 0300 	mov.w	r3, #0
 80024a2:	008b      	lsls	r3, r1, #2
 80024a4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80024a8:	0082      	lsls	r2, r0, #2
 80024aa:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80024ae:	f7fd fe9d 	bl	80001ec <__aeabi_uldivmod>
 80024b2:	4602      	mov	r2, r0
 80024b4:	460b      	mov	r3, r1
 80024b6:	4b2f      	ldr	r3, [pc, #188]	; (8002574 <UART_SetConfig+0x38c>)
 80024b8:	fba3 1302 	umull	r1, r3, r3, r2
 80024bc:	095b      	lsrs	r3, r3, #5
 80024be:	2164      	movs	r1, #100	; 0x64
 80024c0:	fb01 f303 	mul.w	r3, r1, r3
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	011b      	lsls	r3, r3, #4
 80024c8:	3332      	adds	r3, #50	; 0x32
 80024ca:	4a2a      	ldr	r2, [pc, #168]	; (8002574 <UART_SetConfig+0x38c>)
 80024cc:	fba2 2303 	umull	r2, r3, r2, r3
 80024d0:	095b      	lsrs	r3, r3, #5
 80024d2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80024d6:	441e      	add	r6, r3
 80024d8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80024da:	4618      	mov	r0, r3
 80024dc:	f04f 0100 	mov.w	r1, #0
 80024e0:	4602      	mov	r2, r0
 80024e2:	460b      	mov	r3, r1
 80024e4:	1894      	adds	r4, r2, r2
 80024e6:	603c      	str	r4, [r7, #0]
 80024e8:	415b      	adcs	r3, r3
 80024ea:	607b      	str	r3, [r7, #4]
 80024ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024f0:	1812      	adds	r2, r2, r0
 80024f2:	eb41 0303 	adc.w	r3, r1, r3
 80024f6:	f04f 0400 	mov.w	r4, #0
 80024fa:	f04f 0500 	mov.w	r5, #0
 80024fe:	00dd      	lsls	r5, r3, #3
 8002500:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002504:	00d4      	lsls	r4, r2, #3
 8002506:	4622      	mov	r2, r4
 8002508:	462b      	mov	r3, r5
 800250a:	eb12 0a00 	adds.w	sl, r2, r0
 800250e:	eb43 0b01 	adc.w	fp, r3, r1
 8002512:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	4618      	mov	r0, r3
 8002518:	f04f 0100 	mov.w	r1, #0
 800251c:	f04f 0200 	mov.w	r2, #0
 8002520:	f04f 0300 	mov.w	r3, #0
 8002524:	008b      	lsls	r3, r1, #2
 8002526:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800252a:	0082      	lsls	r2, r0, #2
 800252c:	4650      	mov	r0, sl
 800252e:	4659      	mov	r1, fp
 8002530:	f7fd fe5c 	bl	80001ec <__aeabi_uldivmod>
 8002534:	4602      	mov	r2, r0
 8002536:	460b      	mov	r3, r1
 8002538:	4b0e      	ldr	r3, [pc, #56]	; (8002574 <UART_SetConfig+0x38c>)
 800253a:	fba3 1302 	umull	r1, r3, r3, r2
 800253e:	095b      	lsrs	r3, r3, #5
 8002540:	2164      	movs	r1, #100	; 0x64
 8002542:	fb01 f303 	mul.w	r3, r1, r3
 8002546:	1ad3      	subs	r3, r2, r3
 8002548:	011b      	lsls	r3, r3, #4
 800254a:	3332      	adds	r3, #50	; 0x32
 800254c:	4a09      	ldr	r2, [pc, #36]	; (8002574 <UART_SetConfig+0x38c>)
 800254e:	fba2 2303 	umull	r2, r3, r2, r3
 8002552:	095b      	lsrs	r3, r3, #5
 8002554:	f003 020f 	and.w	r2, r3, #15
 8002558:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4432      	add	r2, r6
 800255e:	609a      	str	r2, [r3, #8]
}
 8002560:	bf00      	nop
 8002562:	377c      	adds	r7, #124	; 0x7c
 8002564:	46bd      	mov	sp, r7
 8002566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800256a:	bf00      	nop
 800256c:	40011000 	.word	0x40011000
 8002570:	40011400 	.word	0x40011400
 8002574:	51eb851f 	.word	0x51eb851f

08002578 <main>:
static void Error_Handler(void);
static void Reset(void);

/*----------------------- ROUTINES -----------------------*/
int main()
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
    Init();
 800257c:	f000 f80c 	bl	8002598 <Init>

    for(;;)
    {
        if(BTLCORE_BOOLEAN_TRUE == BtlCore_ResetRequested()) {
 8002580:	f7fe f80a 	bl	8000598 <BtlCore_ResetRequested>
 8002584:	4603      	mov	r3, r0
 8002586:	2b01      	cmp	r3, #1
 8002588:	d101      	bne.n	800258e <main+0x16>
            Reset();
 800258a:	f000 f889 	bl	80026a0 <Reset>
        }

        CmdMng_Task();
 800258e:	f7fe f8cf 	bl	8000730 <CmdMng_Task>
        BtlCore_Task();
 8002592:	f7fd ffc9 	bl	8000528 <BtlCore_Task>
        if(BTLCORE_BOOLEAN_TRUE == BtlCore_ResetRequested()) {
 8002596:	e7f3      	b.n	8002580 <main+0x8>

08002598 <Init>:
    }
}

static void Init(void)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	af00      	add	r7, sp, #0
    duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and
    handled in milliseconds basis.
    - Set NVIC Group Priority to 4
    - Low Level Initialization
    */
    HAL_Init();
 800259c:	f7fe fbe4 	bl	8000d68 <HAL_Init>

    /* Configure the system clock to 180 MHz */
    SystemClock_Config();
 80025a0:	f000 f816 	bl	80025d0 <SystemClock_Config>

    /* Initialize API UART */
    /* Check API for input parameters, wrong inputs will trigger the default configuration */
    if(true != uartInit(921600u, 0u, 0u, 0u)){
 80025a4:	2300      	movs	r3, #0
 80025a6:	2200      	movs	r2, #0
 80025a8:	2100      	movs	r1, #0
 80025aa:	f44f 2061 	mov.w	r0, #921600	; 0xe1000
 80025ae:	f7fe facf 	bl	8000b50 <uartInit>
 80025b2:	4603      	mov	r3, r0
 80025b4:	f083 0301 	eor.w	r3, r3, #1
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d001      	beq.n	80025c2 <Init+0x2a>
        /* Initialization Error */
        Error_Handler();
 80025be:	f000 f869 	bl	8002694 <Error_Handler>
    }

    CmdMng_Init();
 80025c2:	f7fe f8a5 	bl	8000710 <CmdMng_Init>
    BtlCore_Init();
 80025c6:	f7fd ff8d 	bl	80004e4 <BtlCore_Init>
//
//    if (HAL_WWDG_Init (&WwdgHandle) != HAL_OK) {
//        /* Initialization Error */
//        Error_Handler ();
//    }
}
 80025ca:	bf00      	nop
 80025cc:	bd80      	pop	{r7, pc}
	...

080025d0 <SystemClock_Config>:

static void SystemClock_Config(void)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b094      	sub	sp, #80	; 0x50
 80025d4:	af00      	add	r7, sp, #0
    RCC_ClkInitTypeDef RCC_ClkInitStruct;
    RCC_OscInitTypeDef RCC_OscInitStruct;

    /* Enable Power Control clock */
    __HAL_RCC_PWR_CLK_ENABLE();
 80025d6:	2300      	movs	r3, #0
 80025d8:	60bb      	str	r3, [r7, #8]
 80025da:	4b2c      	ldr	r3, [pc, #176]	; (800268c <SystemClock_Config+0xbc>)
 80025dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025de:	4a2b      	ldr	r2, [pc, #172]	; (800268c <SystemClock_Config+0xbc>)
 80025e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025e4:	6413      	str	r3, [r2, #64]	; 0x40
 80025e6:	4b29      	ldr	r3, [pc, #164]	; (800268c <SystemClock_Config+0xbc>)
 80025e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ee:	60bb      	str	r3, [r7, #8]
 80025f0:	68bb      	ldr	r3, [r7, #8]

    /* The voltage scaling allows optimizing the power consumption when the device is
     clocked below the maximum system frequency, to update the voltage scaling value
     regarding system frequency refer to product datasheet.  */
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025f2:	2300      	movs	r3, #0
 80025f4:	607b      	str	r3, [r7, #4]
 80025f6:	4b26      	ldr	r3, [pc, #152]	; (8002690 <SystemClock_Config+0xc0>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4a25      	ldr	r2, [pc, #148]	; (8002690 <SystemClock_Config+0xc0>)
 80025fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002600:	6013      	str	r3, [r2, #0]
 8002602:	4b23      	ldr	r3, [pc, #140]	; (8002690 <SystemClock_Config+0xc0>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800260a:	607b      	str	r3, [r7, #4]
 800260c:	687b      	ldr	r3, [r7, #4]

    /* Enable HSE Oscillator and activate PLL with HSE as source */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800260e:	2301      	movs	r3, #1
 8002610:	60fb      	str	r3, [r7, #12]
    RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002612:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002616:	613b      	str	r3, [r7, #16]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002618:	2302      	movs	r3, #2
 800261a:	627b      	str	r3, [r7, #36]	; 0x24
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800261c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002620:	62bb      	str	r3, [r7, #40]	; 0x28
    RCC_OscInitStruct.PLL.PLLM = 8;
 8002622:	2308      	movs	r3, #8
 8002624:	62fb      	str	r3, [r7, #44]	; 0x2c
    RCC_OscInitStruct.PLL.PLLN = 360;
 8002626:	f44f 73b4 	mov.w	r3, #360	; 0x168
 800262a:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800262c:	2302      	movs	r3, #2
 800262e:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLQ = 7;
 8002630:	2307      	movs	r3, #7
 8002632:	63bb      	str	r3, [r7, #56]	; 0x38
    if(HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002634:	f107 030c 	add.w	r3, r7, #12
 8002638:	4618      	mov	r0, r3
 800263a:	f7fe ff71 	bl	8001520 <HAL_RCC_OscConfig>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <SystemClock_Config+0x78>
    {
        /* Initialization Error */
        Error_Handler();
 8002644:	f000 f826 	bl	8002694 <Error_Handler>
    }

    if(HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002648:	f7fe ff1a 	bl	8001480 <HAL_PWREx_EnableOverDrive>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <SystemClock_Config+0x86>
    {
        /* Initialization Error */
        Error_Handler();
 8002652:	f000 f81f 	bl	8002694 <Error_Handler>
    }

    /* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
     clocks dividers */
    RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
 8002656:	230f      	movs	r3, #15
 8002658:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800265a:	2302      	movs	r3, #2
 800265c:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800265e:	2300      	movs	r3, #0
 8002660:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002662:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002666:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002668:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800266c:	64fb      	str	r3, [r7, #76]	; 0x4c
    if(HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800266e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002672:	2105      	movs	r1, #5
 8002674:	4618      	mov	r0, r3
 8002676:	f7ff f9cb 	bl	8001a10 <HAL_RCC_ClockConfig>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d001      	beq.n	8002684 <SystemClock_Config+0xb4>
    {
        /* Initialization Error */
        Error_Handler();
 8002680:	f000 f808 	bl	8002694 <Error_Handler>
    }
}
 8002684:	bf00      	nop
 8002686:	3750      	adds	r7, #80	; 0x50
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	40023800 	.word	0x40023800
 8002690:	40007000 	.word	0x40007000

08002694 <Error_Handler>:
 * @brief  This function is executed in case of error occurrence.
 * @param  None
 * @retval None
 */
static void Error_Handler(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
    /* Turn LED2 on */
    BSP_LED_On(LED2);
 8002698:	2001      	movs	r0, #1
 800269a:	f7fe fae7 	bl	8000c6c <BSP_LED_On>
    while (1)
 800269e:	e7fe      	b.n	800269e <Error_Handler+0xa>

080026a0 <Reset>:
    {
    }
}

static void Reset(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
    HAL_NVIC_SystemReset();
 80026a4:	f7fe fcbb 	bl	800101e <HAL_NVIC_SystemReset>
}
 80026a8:	bf00      	nop
 80026aa:	bd80      	pop	{r7, pc}

080026ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80026ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026e4 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80026b0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80026b2:	e003      	b.n	80026bc <LoopCopyDataInit>

080026b4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80026b4:	4b0c      	ldr	r3, [pc, #48]	; (80026e8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80026b6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80026b8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80026ba:	3104      	adds	r1, #4

080026bc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80026bc:	480b      	ldr	r0, [pc, #44]	; (80026ec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80026be:	4b0c      	ldr	r3, [pc, #48]	; (80026f0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80026c0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80026c2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80026c4:	d3f6      	bcc.n	80026b4 <CopyDataInit>
  ldr  r2, =_sbss
 80026c6:	4a0b      	ldr	r2, [pc, #44]	; (80026f4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80026c8:	e002      	b.n	80026d0 <LoopFillZerobss>

080026ca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80026ca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80026cc:	f842 3b04 	str.w	r3, [r2], #4

080026d0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80026d0:	4b09      	ldr	r3, [pc, #36]	; (80026f8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80026d2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80026d4:	d3f9      	bcc.n	80026ca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80026d6:	f7fe fae3 	bl	8000ca0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80026da:	f000 f811 	bl	8002700 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026de:	f7ff ff4b 	bl	8002578 <main>
  bx  lr    
 80026e2:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80026e4:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 80026e8:	08002868 	.word	0x08002868
  ldr  r0, =_sdata
 80026ec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80026f0:	200000a4 	.word	0x200000a4
  ldr  r2, =_sbss
 80026f4:	200000a4 	.word	0x200000a4
  ldr  r3, = _ebss
 80026f8:	2000019c 	.word	0x2000019c

080026fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026fc:	e7fe      	b.n	80026fc <ADC_IRQHandler>
	...

08002700 <__libc_init_array>:
 8002700:	b570      	push	{r4, r5, r6, lr}
 8002702:	4d0d      	ldr	r5, [pc, #52]	; (8002738 <__libc_init_array+0x38>)
 8002704:	4c0d      	ldr	r4, [pc, #52]	; (800273c <__libc_init_array+0x3c>)
 8002706:	1b64      	subs	r4, r4, r5
 8002708:	10a4      	asrs	r4, r4, #2
 800270a:	2600      	movs	r6, #0
 800270c:	42a6      	cmp	r6, r4
 800270e:	d109      	bne.n	8002724 <__libc_init_array+0x24>
 8002710:	4d0b      	ldr	r5, [pc, #44]	; (8002740 <__libc_init_array+0x40>)
 8002712:	4c0c      	ldr	r4, [pc, #48]	; (8002744 <__libc_init_array+0x44>)
 8002714:	f000 f83c 	bl	8002790 <_init>
 8002718:	1b64      	subs	r4, r4, r5
 800271a:	10a4      	asrs	r4, r4, #2
 800271c:	2600      	movs	r6, #0
 800271e:	42a6      	cmp	r6, r4
 8002720:	d105      	bne.n	800272e <__libc_init_array+0x2e>
 8002722:	bd70      	pop	{r4, r5, r6, pc}
 8002724:	f855 3b04 	ldr.w	r3, [r5], #4
 8002728:	4798      	blx	r3
 800272a:	3601      	adds	r6, #1
 800272c:	e7ee      	b.n	800270c <__libc_init_array+0xc>
 800272e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002732:	4798      	blx	r3
 8002734:	3601      	adds	r6, #1
 8002736:	e7f2      	b.n	800271e <__libc_init_array+0x1e>
 8002738:	08002860 	.word	0x08002860
 800273c:	08002860 	.word	0x08002860
 8002740:	08002860 	.word	0x08002860
 8002744:	08002864 	.word	0x08002864

08002748 <memcmp>:
 8002748:	b530      	push	{r4, r5, lr}
 800274a:	3901      	subs	r1, #1
 800274c:	2400      	movs	r4, #0
 800274e:	42a2      	cmp	r2, r4
 8002750:	d101      	bne.n	8002756 <memcmp+0xe>
 8002752:	2000      	movs	r0, #0
 8002754:	e005      	b.n	8002762 <memcmp+0x1a>
 8002756:	5d03      	ldrb	r3, [r0, r4]
 8002758:	3401      	adds	r4, #1
 800275a:	5d0d      	ldrb	r5, [r1, r4]
 800275c:	42ab      	cmp	r3, r5
 800275e:	d0f6      	beq.n	800274e <memcmp+0x6>
 8002760:	1b58      	subs	r0, r3, r5
 8002762:	bd30      	pop	{r4, r5, pc}

08002764 <memcpy>:
 8002764:	440a      	add	r2, r1
 8002766:	4291      	cmp	r1, r2
 8002768:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800276c:	d100      	bne.n	8002770 <memcpy+0xc>
 800276e:	4770      	bx	lr
 8002770:	b510      	push	{r4, lr}
 8002772:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002776:	f803 4f01 	strb.w	r4, [r3, #1]!
 800277a:	4291      	cmp	r1, r2
 800277c:	d1f9      	bne.n	8002772 <memcpy+0xe>
 800277e:	bd10      	pop	{r4, pc}

08002780 <memset>:
 8002780:	4402      	add	r2, r0
 8002782:	4603      	mov	r3, r0
 8002784:	4293      	cmp	r3, r2
 8002786:	d100      	bne.n	800278a <memset+0xa>
 8002788:	4770      	bx	lr
 800278a:	f803 1b01 	strb.w	r1, [r3], #1
 800278e:	e7f9      	b.n	8002784 <memset+0x4>

08002790 <_init>:
 8002790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002792:	bf00      	nop
 8002794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002796:	bc08      	pop	{r3}
 8002798:	469e      	mov	lr, r3
 800279a:	4770      	bx	lr

0800279c <_fini>:
 800279c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800279e:	bf00      	nop
 80027a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027a2:	bc08      	pop	{r3}
 80027a4:	469e      	mov	lr, r3
 80027a6:	4770      	bx	lr
