;redcode
;assert 1
	SPL -0, #-22
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @0, @2
	SUB @0, @2
	SLT 121, -200
	MOV -1, <-20
	ADD 270, 60
	DJN -1, @-20
	JMN @12, #202
	JMN <121, 103
	JMZ 210, #0
	CMP 12, @10
	SUB #12, @220
	SUB @121, 106
	SUB #12, @220
	ADD 210, 60
	ADD 210, 60
	SUB @121, 103
	SUB 512, @220
	SUB @0, @2
	SUB -0, <-720
	SUB 512, @220
	ADD <-151, 102
	DJN -1, @-20
	SUB 512, @220
	CMP #30, <4
	JMP @72, #200
	SLT 101, <-1
	JMZ -0, @-220
	DJN -1, @-20
	JMZ 400, <62
	SLT 101, <-1
	CMP 121, -201
	SLT 721, -611
	MOV -1, <-20
	ADD 20, 12
	ADD 20, 12
	ADD #30, <4
	SPL -0, #-22
	SLT 101, <-1
	SPL @2, -1
	CMP @30, 4
	MOV -1, <-26
	MOV -1, <-26
	SUB @121, 106
	JMN 121, -202
	JMN 121, -202
	MOV -1, <-26
