Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Apr 21 16:06:50 2025
| Host         : fuar running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Level_Module_control_sets_placed.rpt
| Design       : Top_Level_Module
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              81 |           26 |
| Yes          | No                    | No                     |              20 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              35 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------+--------------------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal      |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------+--------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                         |                                |                1 |              2 |         2.00 |
|  clk_d_BUFG    | pg_gs/clear             |                                |                1 |              3 |         3.00 |
|  clk_d_BUFG    | pg_gs/score[16]_i_2_n_0 | pg_gs/score[14]_i_1_n_0        |                3 |              7 |         2.33 |
|  clk_d_BUFG    | pg_gs/seconds           | pg_gs/score[16]_i_1_n_0        |                2 |              8 |         4.00 |
|  clk_d_BUFG    |                         | hc/SR[0]                       |                6 |             10 |         1.67 |
|  clk_d_BUFG    | pg_gs/score[16]_i_2_n_0 | pg_gs/score[16]_i_1_n_0        |                5 |             10 |         2.00 |
|  clk_d_BUFG    | vc/v_count[9]_i_2_n_0   | vc/v_count[9]_i_1_n_0          |                5 |             10 |         2.00 |
|  clk_d_BUFG    |                         |                                |               10 |             13 |         1.30 |
|  clk_d_BUFG    | pg_gs/E[0]              |                                |                3 |             17 |         5.67 |
|  clk_d_BUFG    |                         | pg_gs/clear                    |                5 |             20 |         4.00 |
|  clk_d_BUFG    |                         | pg_gs/cycle_counter[0]_i_1_n_0 |                7 |             25 |         3.57 |
|  clk_d_BUFG    |                         | pg_ss/blink_i_1_n_0            |                8 |             26 |         3.25 |
+----------------+-------------------------+--------------------------------+------------------+----------------+--------------+


