git clone --depth 1 --no-tags https://github.com/dakshinatharindu/RV32I-riscv-chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593465663
git clone --depth 1 --no-tags https://github.com/yi-chen-hu/CO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596602879
git clone --depth 1 --no-tags https://github.com/Sourav365/MIPS-32-Microprocessor-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596501085
git clone --depth 1 --no-tags https://github.com/ruiszhang/MCDF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590486853
git clone --depth 1 --no-tags https://github.com/phamquanganhBKSET/eda_regional_maxima.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594711375
git clone --depth 1 --no-tags https://github.com/NestorDP/Verilog_by_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593423223
git clone --depth 1 --no-tags https://github.com/bol-edu/caravel-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593171733
git clone --depth 1 --no-tags https://github.com/ZhiyuanYan/EnvSynSample.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596491168
git clone --depth 1 --no-tags https://github.com/MertAli07/labex5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593115302
git clone --depth 1 --no-tags https://github.com/tv516/Audio-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595299711
git clone --depth 1 --no-tags https://github.com/ukp66482/Rhythm-game-by-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596095046
git clone --depth 1 --no-tags https://github.com/Chandrusankar7/Hardware_Trojan_Detection_using_Machine_Learning_and_RC_Parasitic_Extraction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591865443
git clone --depth 1 --no-tags https://github.com/yohanes-erwin/pemrograman_zynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592589338
git clone --depth 1 --no-tags https://github.com/fatihgulakar/teknofest_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591879618
git clone --depth 1 --no-tags https://github.com/LindaYeyeye/FPGA_Cordic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592167767
git clone --depth 1 --no-tags https://github.com/kammoh/masq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592931645
git clone --depth 1 --no-tags https://github.com/dkssudgo112/cpu_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596152771
git clone --depth 1 --no-tags https://github.com/navid8181/_Project-max-pluss.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592059752
git clone --depth 1 --no-tags https://github.com/EPTansuo/openMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595931504
git clone --depth 1 --no-tags https://github.com/n4tlf/T35_ADDR_LINES_TEST1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591167244
git clone --depth 1 --no-tags https://github.com/serzaxlucifer/8-bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590953318
git clone --depth 1 --no-tags https://github.com/adithi-su/fractional-phase-locked-loop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593571128
git clone --depth 1 --no-tags https://github.com/FPGA-Systems/pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591804690
git clone --depth 1 --no-tags https://github.com/NouraMedhat28/Multicycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594146708
git clone --depth 1 --no-tags https://github.com/putoze/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596564821
git clone --depth 1 --no-tags https://github.com/stellagarden/EE312-Introduction-to-Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590207143
git clone --depth 1 --no-tags https://github.com/you-li-nu/synthetic_circuit_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596025300
git clone --depth 1 --no-tags https://github.com/rohansingh9001/ML-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592237073
git clone --depth 1 --no-tags https://github.com/msp430launchpad/EEE120.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590630312
git clone --depth 1 --no-tags https://github.com/wewe5215/NTHU_Logic_Design_Lab_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596151076
git clone --depth 1 --no-tags https://github.com/Rupesh1k/Advanced-peripheral-Bus-project-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595709392
git clone --depth 1 --no-tags https://github.com/boxworld18/thinpad-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594646042
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Booth-Multiplier-Fast-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591281965
git clone --depth 1 --no-tags https://github.com/dai0dai/ESN_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595961167
git clone --depth 1 --no-tags https://github.com/guzelbaris/Basic-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591933305
git clone --depth 1 --no-tags https://github.com/JayC319/IC_Design_Laboratory--Digital-Signature-Authenticator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595670062
git clone --depth 1 --no-tags https://github.com/al719/APB_GPIO_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593766560
git clone --depth 1 --no-tags https://github.com/NicolaLino/Arithmetic-Unit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595124630
git clone --depth 1 --no-tags https://github.com/jude-gabriel/piRISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593937076
git clone --depth 1 --no-tags https://github.com/boxworld18/thinpad-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594640283
git clone --depth 1 --no-tags https://github.com/SiLab-Bonn/PXD-OVP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590083871
git clone --depth 1 --no-tags https://github.com/MertAli07/labex4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593113647
git clone --depth 1 --no-tags https://github.com/cornell-c2s2/C2S2_Digital_TestChip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592907698
git clone --depth 1 --no-tags https://github.com/vowstar/rocket-pcb-orig.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595580606
git clone --depth 1 --no-tags https://github.com/burraaook/single-cycle-mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594687695
git clone --depth 1 --no-tags https://github.com/ameelleea/reti_logiche_2223.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597191190
git clone --depth 1 --no-tags https://github.com/kamillapeixoto/Uniovi_Serial_ADC_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590580425
git clone --depth 1 --no-tags https://github.com/zhoulele12/BIM005DriveSim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589825956
git clone --depth 1 --no-tags https://github.com/milovanovic/axi2ethernet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592036610
git clone --depth 1 --no-tags https://github.com/asmi84/a100-484-sodimm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592085284
git clone --depth 1 --no-tags https://github.com/kbmorris/iCE40.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594801554
git clone --depth 1 --no-tags https://github.com/IEEE-NITK/RISC-V-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592685519
git clone --depth 1 --no-tags https://github.com/MarkDannemiller/TTU-Lab1-BC5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596843670
git clone --depth 1 --no-tags https://github.com/joscarvalho/Pipeline-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589982119
git clone --depth 1 --no-tags https://github.com/yoshiyuki-takeda/RISC-V_SOBAKO-CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596095599
git clone --depth 1 --no-tags https://github.com/Kirtan-Rajesh/DSD_Verilog_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596678512
git clone --depth 1 --no-tags https://github.com/one3piece/MUSIC-BY-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591278854
git clone --depth 1 --no-tags https://github.com/ankitacoder3/iVerilog-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591735869
git clone --depth 1 --no-tags https://github.com/jwesterinen/basys3-8bit-workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596819072
git clone --depth 1 --no-tags https://github.com/PhisaDanielcat/NCC-password.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593452480
git clone --depth 1 --no-tags https://github.com/n4tlf/T35SBC_extRAM_6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592167405
git clone --depth 1 --no-tags https://github.com/Lreverse/Flowing_LED_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594445820
git clone --depth 1 --no-tags https://github.com/fereshtehbaradaran/Digital-System-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590351768
git clone --depth 1 --no-tags https://github.com/Mandoo0214/CSED273.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590831215
git clone --depth 1 --no-tags https://github.com/anyafp/ece5760.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593766356
git clone --depth 1 --no-tags https://github.com/Saalim-vlsi/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594825977
git clone --depth 1 --no-tags https://github.com/HM2007/audio-filter-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592184454
git clone --depth 1 --no-tags https://github.com/vishakh567/bist-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595205699
git clone --depth 1 --no-tags https://github.com/lishengxie/verilog-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594082592
git clone --depth 1 --no-tags https://github.com/momalab/modular-multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597087294
git clone --depth 1 --no-tags https://github.com/MertAli07/final-logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593116330
git clone --depth 1 --no-tags https://github.com/109360234/ROPUF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593725340
git clone --depth 1 --no-tags https://github.com/AlirezaMirhosseini/Matrices-Mathematical-Calculations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590522966
git clone --depth 1 --no-tags https://github.com/amrit54742/CS220-Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593210936
git clone --depth 1 --no-tags https://github.com/bjybs123/Pipelined-RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593481108
git clone --depth 1 --no-tags https://github.com/Shreesh-Kulkarni/Hardware-Modelling-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595212982
git clone --depth 1 --no-tags https://github.com/mahmoudyousry32/ddr_controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591722121
git clone --depth 1 --no-tags https://github.com/dsicol/NUS-FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590873368
git clone --depth 1 --no-tags https://github.com/Lreverse/Mod_12.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594452639
git clone --depth 1 --no-tags https://github.com/SamEThibault/elec-374.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592449603
git clone --depth 1 --no-tags https://github.com/tomverbeure/yosys_split_ops.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596889260
git clone --depth 1 --no-tags https://github.com/lucassmaniotto/Sistemas-Digitais-Trabalho-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595866684
git clone --depth 1 --no-tags https://github.com/LindaYeyeye/FPGA_common-Serial-Interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591851099
git clone --depth 1 --no-tags https://github.com/JongyeopSKKU/2022_winter-urp_gemmini.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592173354
git clone --depth 1 --no-tags https://github.com/CaoRui0910/Full-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593478666
git clone --depth 1 --no-tags https://github.com/miodrag4/ELEC-374-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592452151
git clone --depth 1 --no-tags https://github.com/Merna273/FPGA-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593644604
git clone --depth 1 --no-tags https://github.com/GWU-Tzaphqiel/6250_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593744301
git clone --depth 1 --no-tags https://github.com/singhDnaveen45/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596840421
git clone --depth 1 --no-tags https://github.com/SuperMB/ArcticFox_Debounce_Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596397683
git clone --depth 1 --no-tags https://github.com/vikasbansal97/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596570481
git clone --depth 1 --no-tags https://github.com/amirRafati/ELEC374.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597166355
git clone --depth 1 --no-tags https://github.com/MBSilicon/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590835859
git clone --depth 1 --no-tags https://github.com/tandeitnik/quartusVerilogProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591502860
git clone --depth 1 --no-tags https://github.com/Abdulwadoodd/asynchronous-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592194124
git clone --depth 1 --no-tags https://github.com/adi271202/array_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592003442
git clone --depth 1 --no-tags https://github.com/ruei7916/final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590186932
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Performan_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590276262
git clone --depth 1 --no-tags https://github.com/djamalissakogo/lab_6-schama.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590338721
git clone --depth 1 --no-tags https://github.com/Arunmohan18/UART_FullDuplex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590396037
git clone --depth 1 --no-tags https://github.com/tera-bytes/ELEC-374-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593009005
git clone --depth 1 --no-tags https://github.com/Megha2899/3bitComparator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592820840
git clone --depth 1 --no-tags https://github.com/cornell-ece5745/ece5745-tut4-asic-tools.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595406576
git clone --depth 1 --no-tags https://github.com/SaraEfabless/mpw9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595367257
git clone --depth 1 --no-tags https://github.com/Vinupriya-2502/100_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595710431
git clone --depth 1 --no-tags https://github.com/mkbepary/fpga_pong_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596259630
git clone --depth 1 --no-tags https://github.com/anisari10/asynchronous-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593205211
git clone --depth 1 --no-tags https://github.com/madhur19171/PyMTL3-RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594752008
git clone --depth 1 --no-tags https://github.com/FaSha20/CAD-Encoder-Function.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594965384
git clone --depth 1 --no-tags https://github.com/Frosa009/Lab02-RippleCarryAdder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594847796
git clone --depth 1 --no-tags https://github.com/saiswarup2001/DESIGN-OF-CSR-WITH-APB-INTERFACE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593139770
git clone --depth 1 --no-tags https://github.com/teaap/PS-2-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595792681
git clone --depth 1 --no-tags https://github.com/jacobattar123/Pipelined-Processor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592407465
git clone --depth 1 --no-tags https://github.com/Isaac-Ali/IntelDE2115-AudioSuite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591551710
git clone --depth 1 --no-tags https://github.com/dannykha/Advanced-Hardware-Description-Language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591120290
git clone --depth 1 --no-tags https://github.com/Francis1408/Mulitcycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592760741
git clone --depth 1 --no-tags https://github.com/Tylerd1208022/CE362Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592843645
git clone --depth 1 --no-tags https://github.com/jolycode/switch-and-led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592713159
git clone --depth 1 --no-tags https://github.com/hamedheidarian/CAL-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589905637
git clone --depth 1 --no-tags https://github.com/learn-cocotb/assignment-2-interfaces-AhmedHany1212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595189943
git clone --depth 1 --no-tags https://github.com/oops408/vtest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595231443
git clone --depth 1 --no-tags https://github.com/zeinabmoawad/Five-Stages-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595338576
git clone --depth 1 --no-tags https://github.com/brnyildiran/CS303_Logic_and_Digital_System_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593179763
git clone --depth 1 --no-tags https://github.com/ebylmz/MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593037666
git clone --depth 1 --no-tags https://github.com/Ambrz77/dld-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590239180
git clone --depth 1 --no-tags https://github.com/Minami-nami/single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594247394
git clone --depth 1 --no-tags https://github.com/AmruthaMuralidhar/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595694927
git clone --depth 1 --no-tags https://github.com/infinite55/EE224_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595758593
git clone --depth 1 --no-tags https://github.com/Jarvis-Geun/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594488925
git clone --depth 1 --no-tags https://github.com/nahinulsadad/32bit-CPU-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593736010
git clone --depth 1 --no-tags https://github.com/AnasIbrahim1/Computer_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594508549
git clone --depth 1 --no-tags https://github.com/Flychy/Hiding-Secrets.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594103002
git clone --depth 1 --no-tags https://github.com/orgTestCodacy11KRepos110MB/repo-6638-e203_hbirdv2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595540352
git clone --depth 1 --no-tags https://github.com/glingy/caravel-test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595177571
git clone --depth 1 --no-tags https://github.com/learn-cocotb/assignment-1-xor-verification-AhmedHany1212.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595179704
git clone --depth 1 --no-tags https://github.com/LindaAhmeti/CPU16-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595295592
git clone --depth 1 --no-tags https://github.com/adeesharodrigo/32bit-single-Cycle-Processor-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596199859
git clone --depth 1 --no-tags https://github.com/codeviana/hw-sw-codesign-FPGA_MNIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596229902
git clone --depth 1 --no-tags https://github.com/TimothyGeissler/verilog-32bit-multiplexer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590646318
git clone --depth 1 --no-tags https://github.com/napen/School-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/589833150
git clone --depth 1 --no-tags https://github.com/VolodymyrOveichyk/Test-icarus-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591336180
git clone --depth 1 --no-tags https://github.com/abhirathsujith/SwitchlevelmodellingNOR-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592910303
git clone --depth 1 --no-tags https://github.com/HemanthGaddey/rbsgo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592300400
git clone --depth 1 --no-tags https://github.com/KKiranR/Bitonic-Soter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596543141
git clone --depth 1 --no-tags https://github.com/wh-lh/hitegg_verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596841453
git clone --depth 1 --no-tags https://github.com/jxyang777/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596952593
git clone --depth 1 --no-tags https://github.com/orgTestCodacy11KRepos110MB/repo-9483-riscv_vhdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595285766
git clone --depth 1 --no-tags https://github.com/milan1321/milan_cpu_16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596015506
git clone --depth 1 --no-tags https://github.com/minecraftdixit/CNN_fpga-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595342879
git clone --depth 1 --no-tags https://github.com/oops408/verilogexp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594924817
git clone --depth 1 --no-tags https://github.com/char0815/VLSI-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595090305
git clone --depth 1 --no-tags https://github.com/FireBite/adc_sar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590425972
git clone --depth 1 --no-tags https://github.com/bjybs123/Single-Cycle-RV32I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592562895
git clone --depth 1 --no-tags https://github.com/Nithin2k02/Asynchronous-ARM-720-T.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594036853
git clone --depth 1 --no-tags https://github.com/Momen-Odeh/Controller_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593663354
git clone --depth 1 --no-tags https://github.com/krishansq/VerilogClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593855074
git clone --depth 1 --no-tags https://github.com/0abhinav007/frequency-divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592816172
git clone --depth 1 --no-tags https://github.com/Megha2899/LFSR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592847126
git clone --depth 1 --no-tags https://github.com/burraaook/alu-with-sequential-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594710164
git clone --depth 1 --no-tags https://github.com/Ahmed0100/text_editor_uart_vga_v2_0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591698084
git clone --depth 1 --no-tags https://github.com/seokbin70/caravel_user.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591703787
git clone --depth 1 --no-tags https://github.com/Mohammadbadawi01/ASM-chart-integer-square-root.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591746382
git clone --depth 1 --no-tags https://github.com/adi271202/Dadda-mulitplier-8-bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592006040
git clone --depth 1 --no-tags https://github.com/atlomak/gpio_gcd_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592101104
git clone --depth 1 --no-tags https://github.com/JCase536/Error-Correcting-SPI-Communication-Digital-Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592070434
git clone --depth 1 --no-tags https://github.com/ozancolak01/Mips-Single-Cycle-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591694554
git clone --depth 1 --no-tags https://github.com/UCR-CS161L/Lab05-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591092953
git clone --depth 1 --no-tags https://github.com/sthurston99/comparch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597204612
git clone --depth 1 --no-tags https://github.com/Ariel-Ohayon/CPU-Hardwired.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595696648
git clone --depth 1 --no-tags https://github.com/aghassel/FPGA-CPU-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594200981
git clone --depth 1 --no-tags https://github.com/zenek65/TM1638_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591778939
git clone --depth 1 --no-tags https://github.com/Myflash911/ShawnHymel_introduction-to-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593773562
git clone --depth 1 --no-tags https://github.com/sebascarmar/Montacargas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593721604
git clone --depth 1 --no-tags https://github.com/CHIUWEINING/DjBoard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/594374057
git clone --depth 1 --no-tags https://github.com/azwefabless/proj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593377926
git clone --depth 1 --no-tags https://github.com/rezoan-eee20/Implementation-of-Password-Detection-System-Using-Verilog-in-Basys-3-FPGA-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592657353
git clone --depth 1 --no-tags https://github.com/LangTowl/Verilog-Stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592987527
git clone --depth 1 --no-tags https://github.com/Mirshahnawaz/Temperature-Monitoring-System-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592692549
git clone --depth 1 --no-tags https://github.com/nitrojector/LC-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593299440
git clone --depth 1 --no-tags https://github.com/kevinsky-chen/school_CVSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/593469132
git clone --depth 1 --no-tags https://github.com/EmilyBecher/ECE271.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/597188676
git clone --depth 1 --no-tags https://github.com/Boucii/chisel-template---ladder_be.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596963181
git clone --depth 1 --no-tags https://github.com/NickolayTernovoy/green_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591363978
git clone --depth 1 --no-tags https://github.com/psg-titech/morevms-2023-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592220639
git clone --depth 1 --no-tags https://github.com/keropiyo/caravel_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/592225591
git clone --depth 1 --no-tags https://github.com/thanavignesh/100-RTL-PROGRAMS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/596402104
git clone --depth 1 --no-tags https://github.com/YasasSeneviratne/NearPMHW.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/595793289
git clone --depth 1 --no-tags https://github.com/matchupikchu/cryptographic_keys_generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/590532185
git clone --depth 1 --no-tags https://github.com/SandroFerney/new_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591038491
git clone --depth 1 --no-tags https://github.com/guoriyue/EE180-System-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591061969
git clone --depth 1 --no-tags https://github.com/ellen-wood/caravel_user_project_old.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/591259044
