Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue May  8 22:14:03 2018
| Host         : PCSTUDIO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file gestione_timing_summary_routed.rpt -pb gestione_timing_summary_routed.pb -rpx gestione_timing_summary_routed.rpx -warn_on_violation
| Design       : gestione
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: FSM_onehot_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_onehot_present_state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 49 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.604        0.000                      0                   73        0.192        0.000                      0                   73        3.000        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
vgaclock/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vgaclock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        35.604        0.000                      0                   73        0.192        0.000                      0                   73       19.500        0.000                       0                    44  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vgaclock/inst/clk_in1
  To Clock:  vgaclock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vgaclock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vgaclock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vgaclock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vgaclock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vgaclock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vgaclock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vgaclock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  vgaclock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.604ns  (required time - arrival time)
  Source:                 vgacmd/vcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/addressH_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.897ns (22.131%)  route 3.156ns (77.869%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 37.064 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -2.407    vgacmd/clk_out1
    SLICE_X60Y101        FDCE                                         r  vgacmd/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDCE (Prop_fdce_C_Q)         0.478    -1.929 f  vgacmd/vcount_reg[9]/Q
                         net (fo=7, routed)           0.748    -1.181    vgacmd/vcount_reg__0[9]
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.295    -0.886 r  vgacmd/addressH[9]_i_3/O
                         net (fo=11, routed)          1.583     0.697    vgacmd/addressH[9]_i_3_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I0_O)        0.124     0.821 r  vgacmd/addressH[9]_i_1/O
                         net (fo=10, routed)          0.825     1.646    vgacmd/addressH[9]_i_1_n_0
    SLICE_X65Y103        FDCE                                         r  vgacmd/addressH_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.496    37.064    vgacmd/clk_out1
    SLICE_X65Y103        FDCE                                         r  vgacmd/addressH_reg[0]/C
                         clock pessimism              0.489    37.553    
                         clock uncertainty           -0.098    37.456    
    SLICE_X65Y103        FDCE (Setup_fdce_C_CE)      -0.205    37.251    vgacmd/addressH_reg[0]
  -------------------------------------------------------------------
                         required time                         37.251    
                         arrival time                          -1.646    
  -------------------------------------------------------------------
                         slack                                 35.604    

Slack (MET) :             35.604ns  (required time - arrival time)
  Source:                 vgacmd/vcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/addressH_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.897ns (22.131%)  route 3.156ns (77.869%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 37.064 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -2.407    vgacmd/clk_out1
    SLICE_X60Y101        FDCE                                         r  vgacmd/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDCE (Prop_fdce_C_Q)         0.478    -1.929 f  vgacmd/vcount_reg[9]/Q
                         net (fo=7, routed)           0.748    -1.181    vgacmd/vcount_reg__0[9]
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.295    -0.886 r  vgacmd/addressH[9]_i_3/O
                         net (fo=11, routed)          1.583     0.697    vgacmd/addressH[9]_i_3_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I0_O)        0.124     0.821 r  vgacmd/addressH[9]_i_1/O
                         net (fo=10, routed)          0.825     1.646    vgacmd/addressH[9]_i_1_n_0
    SLICE_X65Y103        FDCE                                         r  vgacmd/addressH_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.496    37.064    vgacmd/clk_out1
    SLICE_X65Y103        FDCE                                         r  vgacmd/addressH_reg[1]/C
                         clock pessimism              0.489    37.553    
                         clock uncertainty           -0.098    37.456    
    SLICE_X65Y103        FDCE (Setup_fdce_C_CE)      -0.205    37.251    vgacmd/addressH_reg[1]
  -------------------------------------------------------------------
                         required time                         37.251    
                         arrival time                          -1.646    
  -------------------------------------------------------------------
                         slack                                 35.604    

Slack (MET) :             35.604ns  (required time - arrival time)
  Source:                 vgacmd/vcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/addressH_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.053ns  (logic 0.897ns (22.131%)  route 3.156ns (77.869%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 37.064 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -2.407    vgacmd/clk_out1
    SLICE_X60Y101        FDCE                                         r  vgacmd/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDCE (Prop_fdce_C_Q)         0.478    -1.929 f  vgacmd/vcount_reg[9]/Q
                         net (fo=7, routed)           0.748    -1.181    vgacmd/vcount_reg__0[9]
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.295    -0.886 r  vgacmd/addressH[9]_i_3/O
                         net (fo=11, routed)          1.583     0.697    vgacmd/addressH[9]_i_3_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I0_O)        0.124     0.821 r  vgacmd/addressH[9]_i_1/O
                         net (fo=10, routed)          0.825     1.646    vgacmd/addressH[9]_i_1_n_0
    SLICE_X65Y103        FDCE                                         r  vgacmd/addressH_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.496    37.064    vgacmd/clk_out1
    SLICE_X65Y103        FDCE                                         r  vgacmd/addressH_reg[3]/C
                         clock pessimism              0.489    37.553    
                         clock uncertainty           -0.098    37.456    
    SLICE_X65Y103        FDCE (Setup_fdce_C_CE)      -0.205    37.251    vgacmd/addressH_reg[3]
  -------------------------------------------------------------------
                         required time                         37.251    
                         arrival time                          -1.646    
  -------------------------------------------------------------------
                         slack                                 35.604    

Slack (MET) :             35.662ns  (required time - arrival time)
  Source:                 vgacmd/vcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/addressH_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.897ns (22.253%)  route 3.134ns (77.747%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 37.063 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -2.407    vgacmd/clk_out1
    SLICE_X60Y101        FDCE                                         r  vgacmd/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDCE (Prop_fdce_C_Q)         0.478    -1.929 f  vgacmd/vcount_reg[9]/Q
                         net (fo=7, routed)           0.748    -1.181    vgacmd/vcount_reg__0[9]
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.295    -0.886 r  vgacmd/addressH[9]_i_3/O
                         net (fo=11, routed)          1.583     0.697    vgacmd/addressH[9]_i_3_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I0_O)        0.124     0.821 r  vgacmd/addressH[9]_i_1/O
                         net (fo=10, routed)          0.803     1.624    vgacmd/addressH[9]_i_1_n_0
    SLICE_X62Y104        FDCE                                         r  vgacmd/addressH_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.495    37.063    vgacmd/clk_out1
    SLICE_X62Y104        FDCE                                         r  vgacmd/addressH_reg[6]/C
                         clock pessimism              0.489    37.552    
                         clock uncertainty           -0.098    37.455    
    SLICE_X62Y104        FDCE (Setup_fdce_C_CE)      -0.169    37.286    vgacmd/addressH_reg[6]
  -------------------------------------------------------------------
                         required time                         37.286    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                 35.662    

Slack (MET) :             35.662ns  (required time - arrival time)
  Source:                 vgacmd/vcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/addressH_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.897ns (22.253%)  route 3.134ns (77.747%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 37.063 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -2.407    vgacmd/clk_out1
    SLICE_X60Y101        FDCE                                         r  vgacmd/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDCE (Prop_fdce_C_Q)         0.478    -1.929 f  vgacmd/vcount_reg[9]/Q
                         net (fo=7, routed)           0.748    -1.181    vgacmd/vcount_reg__0[9]
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.295    -0.886 r  vgacmd/addressH[9]_i_3/O
                         net (fo=11, routed)          1.583     0.697    vgacmd/addressH[9]_i_3_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I0_O)        0.124     0.821 r  vgacmd/addressH[9]_i_1/O
                         net (fo=10, routed)          0.803     1.624    vgacmd/addressH[9]_i_1_n_0
    SLICE_X62Y104        FDCE                                         r  vgacmd/addressH_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.495    37.063    vgacmd/clk_out1
    SLICE_X62Y104        FDCE                                         r  vgacmd/addressH_reg[7]/C
                         clock pessimism              0.489    37.552    
                         clock uncertainty           -0.098    37.455    
    SLICE_X62Y104        FDCE (Setup_fdce_C_CE)      -0.169    37.286    vgacmd/addressH_reg[7]
  -------------------------------------------------------------------
                         required time                         37.286    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                 35.662    

Slack (MET) :             35.662ns  (required time - arrival time)
  Source:                 vgacmd/vcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/addressH_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.897ns (22.253%)  route 3.134ns (77.747%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 37.063 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -2.407    vgacmd/clk_out1
    SLICE_X60Y101        FDCE                                         r  vgacmd/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDCE (Prop_fdce_C_Q)         0.478    -1.929 f  vgacmd/vcount_reg[9]/Q
                         net (fo=7, routed)           0.748    -1.181    vgacmd/vcount_reg__0[9]
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.295    -0.886 r  vgacmd/addressH[9]_i_3/O
                         net (fo=11, routed)          1.583     0.697    vgacmd/addressH[9]_i_3_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I0_O)        0.124     0.821 r  vgacmd/addressH[9]_i_1/O
                         net (fo=10, routed)          0.803     1.624    vgacmd/addressH[9]_i_1_n_0
    SLICE_X62Y104        FDCE                                         r  vgacmd/addressH_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.495    37.063    vgacmd/clk_out1
    SLICE_X62Y104        FDCE                                         r  vgacmd/addressH_reg[8]/C
                         clock pessimism              0.489    37.552    
                         clock uncertainty           -0.098    37.455    
    SLICE_X62Y104        FDCE (Setup_fdce_C_CE)      -0.169    37.286    vgacmd/addressH_reg[8]
  -------------------------------------------------------------------
                         required time                         37.286    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                 35.662    

Slack (MET) :             35.662ns  (required time - arrival time)
  Source:                 vgacmd/vcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/addressH_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 0.897ns (22.253%)  route 3.134ns (77.747%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 37.063 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -2.407    vgacmd/clk_out1
    SLICE_X60Y101        FDCE                                         r  vgacmd/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDCE (Prop_fdce_C_Q)         0.478    -1.929 f  vgacmd/vcount_reg[9]/Q
                         net (fo=7, routed)           0.748    -1.181    vgacmd/vcount_reg__0[9]
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.295    -0.886 r  vgacmd/addressH[9]_i_3/O
                         net (fo=11, routed)          1.583     0.697    vgacmd/addressH[9]_i_3_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I0_O)        0.124     0.821 r  vgacmd/addressH[9]_i_1/O
                         net (fo=10, routed)          0.803     1.624    vgacmd/addressH[9]_i_1_n_0
    SLICE_X62Y104        FDCE                                         r  vgacmd/addressH_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.495    37.063    vgacmd/clk_out1
    SLICE_X62Y104        FDCE                                         r  vgacmd/addressH_reg[9]/C
                         clock pessimism              0.489    37.552    
                         clock uncertainty           -0.098    37.455    
    SLICE_X62Y104        FDCE (Setup_fdce_C_CE)      -0.169    37.286    vgacmd/addressH_reg[9]
  -------------------------------------------------------------------
                         required time                         37.286    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                 35.662    

Slack (MET) :             35.794ns  (required time - arrival time)
  Source:                 vgacmd/vcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/addressH_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.897ns (23.215%)  route 2.967ns (76.785%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 37.064 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -2.407    vgacmd/clk_out1
    SLICE_X60Y101        FDCE                                         r  vgacmd/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDCE (Prop_fdce_C_Q)         0.478    -1.929 f  vgacmd/vcount_reg[9]/Q
                         net (fo=7, routed)           0.748    -1.181    vgacmd/vcount_reg__0[9]
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.295    -0.886 r  vgacmd/addressH[9]_i_3/O
                         net (fo=11, routed)          1.583     0.697    vgacmd/addressH[9]_i_3_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I0_O)        0.124     0.821 r  vgacmd/addressH[9]_i_1/O
                         net (fo=10, routed)          0.636     1.457    vgacmd/addressH[9]_i_1_n_0
    SLICE_X64Y103        FDCE                                         r  vgacmd/addressH_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.496    37.064    vgacmd/clk_out1
    SLICE_X64Y103        FDCE                                         r  vgacmd/addressH_reg[4]/C
                         clock pessimism              0.489    37.553    
                         clock uncertainty           -0.098    37.456    
    SLICE_X64Y103        FDCE (Setup_fdce_C_CE)      -0.205    37.251    vgacmd/addressH_reg[4]
  -------------------------------------------------------------------
                         required time                         37.251    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                 35.794    

Slack (MET) :             35.794ns  (required time - arrival time)
  Source:                 vgacmd/vcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/addressH_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 0.897ns (23.215%)  route 2.967ns (76.785%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 37.064 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -2.407    vgacmd/clk_out1
    SLICE_X60Y101        FDCE                                         r  vgacmd/vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y101        FDCE (Prop_fdce_C_Q)         0.478    -1.929 f  vgacmd/vcount_reg[9]/Q
                         net (fo=7, routed)           0.748    -1.181    vgacmd/vcount_reg__0[9]
    SLICE_X61Y102        LUT5 (Prop_lut5_I0_O)        0.295    -0.886 r  vgacmd/addressH[9]_i_3/O
                         net (fo=11, routed)          1.583     0.697    vgacmd/addressH[9]_i_3_n_0
    SLICE_X62Y101        LUT6 (Prop_lut6_I0_O)        0.124     0.821 r  vgacmd/addressH[9]_i_1/O
                         net (fo=10, routed)          0.636     1.457    vgacmd/addressH[9]_i_1_n_0
    SLICE_X64Y103        FDCE                                         r  vgacmd/addressH_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.496    37.064    vgacmd/clk_out1
    SLICE_X64Y103        FDCE                                         r  vgacmd/addressH_reg[5]/C
                         clock pessimism              0.489    37.553    
                         clock uncertainty           -0.098    37.456    
    SLICE_X64Y103        FDCE (Setup_fdce_C_CE)      -0.205    37.251    vgacmd/addressH_reg[5]
  -------------------------------------------------------------------
                         required time                         37.251    
                         arrival time                          -1.457    
  -------------------------------------------------------------------
                         slack                                 35.794    

Slack (MET) :             35.874ns  (required time - arrival time)
  Source:                 vgacmd/vcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/vcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.122ns  (logic 1.420ns (34.450%)  route 2.702ns (65.550%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 37.062 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.233     1.233    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.615    -2.407    vgacmd/clk_out1
    SLICE_X59Y102        FDCE                                         r  vgacmd/vcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.419    -1.988 r  vgacmd/vcount_reg[3]/Q
                         net (fo=8, routed)           1.308    -0.679    vgacmd/vcount_reg__0[3]
    SLICE_X59Y102        LUT5 (Prop_lut5_I1_O)        0.328    -0.351 f  vgacmd/vcount[8]_i_2/O
                         net (fo=4, routed)           0.560     0.208    vgacmd/vcount[8]_i_2_n_0
    SLICE_X61Y102        LUT5 (Prop_lut5_I4_O)        0.321     0.529 r  vgacmd/vcount[9]_i_3/O
                         net (fo=1, routed)           0.834     1.363    vgacmd/vcount[9]_i_3_n_0
    SLICE_X60Y101        LUT3 (Prop_lut3_I2_O)        0.352     1.715 r  vgacmd/vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     1.715    vgacmd/p_0_in[9]
    SLICE_X60Y101        FDCE                                         r  vgacmd/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          1.162    41.162    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          1.494    37.062    vgacmd/clk_out1
    SLICE_X60Y101        FDCE                                         r  vgacmd/vcount_reg[9]/C
                         clock pessimism              0.506    37.568    
                         clock uncertainty           -0.098    37.471    
    SLICE_X60Y101        FDCE (Setup_fdce_C_D)        0.118    37.589    vgacmd/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         37.589    
                         arrival time                          -1.715    
  -------------------------------------------------------------------
                         slack                                 35.874    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vgacmd/vcount_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/sincV_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.623%)  route 0.142ns (43.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.561    -0.853    vgacmd/clk_out1
    SLICE_X59Y102        FDCE                                         r  vgacmd/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.712 r  vgacmd/vcount_reg[4]/Q
                         net (fo=6, routed)           0.142    -0.569    vgacmd/vcount_reg__0[4]
    SLICE_X60Y102        LUT6 (Prop_lut6_I2_O)        0.045    -0.524 r  vgacmd/sincV_i_2/O
                         net (fo=1, routed)           0.000    -0.524    vgacmd/sincV_i_2_n_0
    SLICE_X60Y102        FDPE                                         r  vgacmd/sincV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -1.279    vgacmd/clk_out1
    SLICE_X60Y102        FDPE                                         r  vgacmd/sincV_reg/C
                         clock pessimism              0.442    -0.837    
    SLICE_X60Y102        FDPE (Hold_fdpe_C_D)         0.120    -0.717    vgacmd/sincV_reg
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vgacmd/vcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/vcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.246ns (70.270%)  route 0.104ns (29.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.561    -0.853    vgacmd/clk_out1
    SLICE_X58Y102        FDCE                                         r  vgacmd/vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y102        FDCE (Prop_fdce_C_Q)         0.148    -0.705 r  vgacmd/vcount_reg[7]/Q
                         net (fo=7, routed)           0.104    -0.601    vgacmd/vcount_reg__0[7]
    SLICE_X58Y102        LUT6 (Prop_lut6_I4_O)        0.098    -0.503 r  vgacmd/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.503    vgacmd/p_0_in[8]
    SLICE_X58Y102        FDCE                                         r  vgacmd/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -1.279    vgacmd/clk_out1
    SLICE_X58Y102        FDCE                                         r  vgacmd/vcount_reg[8]/C
                         clock pessimism              0.426    -0.853    
    SLICE_X58Y102        FDCE (Hold_fdce_C_D)         0.121    -0.732    vgacmd/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.732    
                         arrival time                          -0.503    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vgacmd/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/vcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.187ns (50.048%)  route 0.187ns (49.952%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.561    -0.853    vgacmd/clk_out1
    SLICE_X59Y102        FDCE                                         r  vgacmd/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.712 r  vgacmd/vcount_reg[5]/Q
                         net (fo=9, routed)           0.187    -0.525    vgacmd/vcount_reg__0[5]
    SLICE_X58Y102        LUT5 (Prop_lut5_I2_O)        0.046    -0.479 r  vgacmd/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.479    vgacmd/p_0_in[7]
    SLICE_X58Y102        FDCE                                         r  vgacmd/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -1.279    vgacmd/clk_out1
    SLICE_X58Y102        FDCE                                         r  vgacmd/vcount_reg[7]/C
                         clock pessimism              0.439    -0.840    
    SLICE_X58Y102        FDCE (Hold_fdce_C_D)         0.131    -0.709    vgacmd/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.709    
                         arrival time                          -0.479    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vgacmd/hcount_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/sincH_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.369%)  route 0.183ns (49.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.851    vgacmd/clk_out1
    SLICE_X63Y101        FDCE                                         r  vgacmd/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y101        FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  vgacmd/hcount_reg[7]/Q
                         net (fo=16, routed)          0.183    -0.527    vgacmd/hcount_reg_n_0_[7]
    SLICE_X62Y100        LUT5 (Prop_lut5_I1_O)        0.045    -0.482 r  vgacmd/sincH_i_2/O
                         net (fo=1, routed)           0.000    -0.482    vgacmd/sincH_i_2_n_0
    SLICE_X62Y100        FDPE                                         r  vgacmd/sincH_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.833    -1.277    vgacmd/clk_out1
    SLICE_X62Y100        FDPE                                         r  vgacmd/sincH_reg/C
                         clock pessimism              0.442    -0.835    
    SLICE_X62Y100        FDPE (Hold_fdpe_C_D)         0.120    -0.715    vgacmd/sincH_reg
  -------------------------------------------------------------------
                         required time                          0.715    
                         arrival time                          -0.482    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vgacmd/hcount_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/addressH_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.687%)  route 0.153ns (42.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.851    vgacmd/clk_out1
    SLICE_X62Y101        FDCE                                         r  vgacmd/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y101        FDCE (Prop_fdce_C_Q)         0.164    -0.687 f  vgacmd/hcount_reg[9]/Q
                         net (fo=13, routed)          0.153    -0.533    vgacmd/hcount_reg_n_0_[9]
    SLICE_X64Y101        LUT6 (Prop_lut6_I0_O)        0.045    -0.488 r  vgacmd/addressH[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    vgacmd/p_0_in__0[2]
    SLICE_X64Y101        FDCE                                         r  vgacmd/addressH_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.835    -1.276    vgacmd/clk_out1
    SLICE_X64Y101        FDCE                                         r  vgacmd/addressH_reg[2]/C
                         clock pessimism              0.463    -0.813    
    SLICE_X64Y101        FDCE (Hold_fdce_C_D)         0.091    -0.722    vgacmd/addressH_reg[2]
  -------------------------------------------------------------------
                         required time                          0.722    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vgacmd/addressV_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/addressV_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.851    vgacmd/clk_out1
    SLICE_X63Y102        FDCE                                         r  vgacmd/addressV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.128    -0.723 r  vgacmd/addressV_reg[3]/Q
                         net (fo=9, routed)           0.099    -0.624    vgacmd/B[0]
    SLICE_X63Y102        LUT6 (Prop_lut6_I4_O)        0.099    -0.525 r  vgacmd/addressV[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.525    vgacmd/p_0_in__1[4]
    SLICE_X63Y102        FDCE                                         r  vgacmd/addressV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.833    -1.277    vgacmd/clk_out1
    SLICE_X63Y102        FDCE                                         r  vgacmd/addressV_reg[4]/C
                         clock pessimism              0.426    -0.851    
    SLICE_X63Y102        FDCE (Hold_fdce_C_D)         0.092    -0.759    vgacmd/addressV_reg[4]
  -------------------------------------------------------------------
                         required time                          0.759    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vgacmd/addressH_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/addressH_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.562    -0.852    vgacmd/clk_out1
    SLICE_X62Y104        FDCE                                         r  vgacmd/addressH_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y104        FDCE (Prop_fdce_C_Q)         0.164    -0.688 r  vgacmd/addressH_reg[9]/Q
                         net (fo=2, routed)           0.149    -0.539    vgacmd/C[6]
    SLICE_X62Y104        LUT6 (Prop_lut6_I4_O)        0.045    -0.494 r  vgacmd/addressH[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.494    vgacmd/addressH[9]_i_2_n_0
    SLICE_X62Y104        FDCE                                         r  vgacmd/addressH_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -1.278    vgacmd/clk_out1
    SLICE_X62Y104        FDCE                                         r  vgacmd/addressH_reg[9]/C
                         clock pessimism              0.426    -0.852    
    SLICE_X62Y104        FDCE (Hold_fdce_C_D)         0.121    -0.731    vgacmd/addressH_reg[9]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 vgacmd/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/vcount_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.914%)  route 0.187ns (50.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.561    -0.853    vgacmd/clk_out1
    SLICE_X59Y102        FDCE                                         r  vgacmd/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.712 r  vgacmd/vcount_reg[5]/Q
                         net (fo=9, routed)           0.187    -0.525    vgacmd/vcount_reg__0[5]
    SLICE_X58Y102        LUT4 (Prop_lut4_I2_O)        0.045    -0.480 r  vgacmd/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.480    vgacmd/p_0_in[6]
    SLICE_X58Y102        FDCE                                         r  vgacmd/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.832    -1.279    vgacmd/clk_out1
    SLICE_X58Y102        FDCE                                         r  vgacmd/vcount_reg[6]/C
                         clock pessimism              0.439    -0.840    
    SLICE_X58Y102        FDCE (Hold_fdce_C_D)         0.120    -0.720    vgacmd/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.720    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vgacmd/addressH_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/addressH_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.227ns (66.623%)  route 0.114ns (33.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.562    -0.852    vgacmd/clk_out1
    SLICE_X65Y103        FDCE                                         r  vgacmd/addressH_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.128    -0.724 r  vgacmd/addressH_reg[1]/Q
                         net (fo=22, routed)          0.114    -0.610    vgacmd/addressH_reg_n_0_[1]
    SLICE_X65Y103        LUT5 (Prop_lut5_I1_O)        0.099    -0.511 r  vgacmd/addressH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.511    vgacmd/p_0_in__0[3]
    SLICE_X65Y103        FDCE                                         r  vgacmd/addressH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.834    -1.277    vgacmd/clk_out1
    SLICE_X65Y103        FDCE                                         r  vgacmd/addressH_reg[3]/C
                         clock pessimism              0.425    -0.852    
    SLICE_X65Y103        FDCE (Hold_fdce_C_D)         0.092    -0.760    vgacmd/addressH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.760    
                         arrival time                          -0.511    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vgacmd/addressV_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vgacmd/addressV_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.440     0.440    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.563    -0.851    vgacmd/clk_out1
    SLICE_X63Y102        FDCE                                         r  vgacmd/addressV_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.710 r  vgacmd/addressV_reg[2]/Q
                         net (fo=6, routed)           0.179    -0.530    vgacmd/addressV_reg_n_0_[2]
    SLICE_X63Y102        LUT5 (Prop_lut5_I3_O)        0.042    -0.488 r  vgacmd/addressV[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.488    vgacmd/p_0_in__1[3]
    SLICE_X63Y102        FDCE                                         r  vgacmd/addressV_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=11, routed)          0.480     0.480    vgaclock/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  vgaclock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    vgaclock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  vgaclock/inst/clkout1_buf/O
                         net (fo=42, routed)          0.833    -1.277    vgacmd/clk_out1
    SLICE_X63Y102        FDCE                                         r  vgacmd/addressV_reg[3]/C
                         clock pessimism              0.426    -0.851    
    SLICE_X63Y102        FDCE (Hold_fdce_C_D)         0.107    -0.744    vgacmd/addressV_reg[3]
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.488    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vgaclock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   vgaclock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  vgaclock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y101    vgacmd/hcount_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X65Y103    vgacmd/addressH_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X65Y103    vgacmd/addressH_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y101    vgacmd/addressH_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X65Y103    vgacmd/addressH_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y103    vgacmd/addressH_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X64Y103    vgacmd/addressH_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X62Y104    vgacmd/addressH_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  vgaclock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y101    vgacmd/hcount_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y101    vgacmd/hcount_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y103    vgacmd/addressH_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y103    vgacmd/addressH_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y101    vgacmd/addressH_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y103    vgacmd/addressH_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y103    vgacmd/addressH_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y103    vgacmd/addressH_reg[5]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X62Y100    vgacmd/sincH_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X62Y100    vgacmd/sincH_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y101    vgacmd/hcount_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y103    vgacmd/addressH_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y103    vgacmd/addressH_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y101    vgacmd/addressH_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X65Y103    vgacmd/addressH_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y103    vgacmd/addressH_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X64Y103    vgacmd/addressH_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y104    vgacmd/addressH_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y104    vgacmd/addressH_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X62Y104    vgacmd/addressH_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vgaclock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   vgaclock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vgaclock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  vgaclock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  vgaclock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  vgaclock/inst/mmcm_adv_inst/CLKFBOUT



