<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="digital_clock.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="digital_clock.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="digital_clock.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="digital_clock.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="digital_clock.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="digital_clock.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="digital_clock.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="digital_clock.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="digital_clock.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="digital_clock_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="digital_clock_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="digital_clock_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1527752156" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1527752156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527752156" xil_pn:in_ck="4774924130197" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1527752156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="main.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1527752156" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5917217509834150101" xil_pn:start_ts="1527752156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2198649658661008019" xil_pn:start_ts="1527752156">
      <status xil_pn:value="ExecutingRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527751944" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1527751944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527751944" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="31853990792175284" xil_pn:start_ts="1527751944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527751944" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="649641725874181566" xil_pn:start_ts="1527751944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527751944" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1527751944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527751944" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3538750584505876938" xil_pn:start_ts="1527751944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527751944" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5609353907947751920" xil_pn:start_ts="1527751944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527751944" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2961817566274536184" xil_pn:start_ts="1527751944">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1527752123" xil_pn:in_ck="4774924130197" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7039288261265103603" xil_pn:start_ts="1527752102">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="digital_clock.lso"/>
      <outfile xil_pn:name="digital_clock.ngc"/>
      <outfile xil_pn:name="digital_clock.ngr"/>
      <outfile xil_pn:name="digital_clock.prj"/>
      <outfile xil_pn:name="digital_clock.stx"/>
      <outfile xil_pn:name="digital_clock.syr"/>
      <outfile xil_pn:name="digital_clock.xst"/>
      <outfile xil_pn:name="digital_clock_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
