$date
	Sat Aug 29 17:27:46 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # R $end
$var reg 1 $ S $end
$scope module DUT $end
$var wire 1 " Q $end
$var wire 1 ! Qbar $end
$var wire 1 # R $end
$var wire 1 $ S $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#1
1"
1!
0#
0$
#2
0"
1#
#3
0!
1"
0#
1$
#4
1#
#5
0"
1!
0$
#6
1$
#7
1"
0#
0$
#8
