{
  "design": {
    "design_info": {
      "boundary_crc": "0x8077F26F060838D4",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../mikroprocesor.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "c_counter_binary_0": "",
      "xlslice_0": "",
      "seq_order_0": ""
    },
    "ports": {
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "10000000"
          }
        }
      },
      "btnC": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "led": {
        "direction": "O",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "design_1_c_counter_binary_0_0",
        "xci_path": "ip\\design_1_c_counter_binary_0_0\\design_1_c_counter_binary_0_0.xci",
        "inst_hier_path": "c_counter_binary_0",
        "parameters": {
          "Output_Width": {
            "value": "27"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "xci_path": "ip\\design_1_xlslice_0_0\\design_1_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "26"
          },
          "DIN_TO": {
            "value": "19"
          },
          "DIN_WIDTH": {
            "value": "27"
          },
          "DOUT_WIDTH": {
            "value": "8"
          }
        }
      },
      "seq_order_0": {
        "vlnv": "xilinx.com:module_ref:seq_order:1.0",
        "xci_name": "design_1_seq_order_0_0",
        "xci_path": "ip\\design_1_seq_order_0_0\\design_1_seq_order_0_0.xci",
        "inst_hier_path": "seq_order_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "seq_order",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Z": {
            "direction": "I"
          },
          "INT": {
            "direction": "I"
          },
          "IOIN": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESET",
                "value_src": "constant"
              }
            }
          },
          "RESET": {
            "type": "rst",
            "direction": "I"
          },
          "IOADR": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "IOOUT": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "IOWR": {
            "direction": "O"
          },
          "IORD": {
            "direction": "O"
          },
          "GPIO": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "c_counter_binary_0/CLK"
        ]
      },
      "btnC_1": {
        "ports": [
          "btnC",
          "c_counter_binary_0/SCLR",
          "seq_order_0/RESET"
        ]
      },
      "c_counter_binary_0_Q": {
        "ports": [
          "c_counter_binary_0/Q",
          "xlslice_0/Din"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "seq_order_0/CLK"
        ]
      },
      "seq_order_0_IOOUT": {
        "ports": [
          "seq_order_0/IOOUT",
          "led"
        ]
      }
    }
  }
}