Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Jul  5 16:27:25 2016
| Host         : finance.eit.uni-kl.de running 64-bit Scientific Linux release 6.7 (Carbon)
| Command      : report_timing_summary -file ./report/dct_timing_routed.rpt
| Design       : dct
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.259        0.000                      0                 2626        0.082        0.000                      0                 2626        3.090        0.000                       0                   751  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.259        0.000                      0                 2626        0.082        0.000                      0                 2626        3.090        0.000                       0                   751  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.259ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U11/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.664ns  (logic 4.909ns (73.662%)  route 1.755ns (26.338%))
  Logic Levels:           10  (CARRY4=8 LUT2=2)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 9.487 - 8.000 ) 
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=750, unset)          1.663     1.663    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U11/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U11/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      3.398     5.061 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U11/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/P[1]
                         net (fo=2, routed)           1.237     6.299    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U11_n_35
    SLICE_X25Y85         LUT2 (Prop_lut2_I0_O)        0.053     6.352 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689[2]_i_59/O
                         net (fo=1, routed)           0.000     6.352    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689[2]_i_59_n_8
    SLICE_X25Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     6.676 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_52/CO[3]
                         net (fo=1, routed)           0.000     6.676    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_52_n_8
    SLICE_X25Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.734 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_43/CO[3]
                         net (fo=1, routed)           0.000     6.734    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_43_n_8
    SLICE_X25Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.792 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.792    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_29_n_8
    SLICE_X25Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.850 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.850    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[2]_i_18_n_8
    SLICE_X25Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.908 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.908    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[6]_i_11_n_8
    SLICE_X25Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.121 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[10]_i_11/O[1]
                         net (fo=1, routed)           0.518     7.639    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp4_fu_408_p2[21]
    SLICE_X24Y87         LUT2 (Prop_lut2_I1_O)        0.152     7.791 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689[10]_i_5/O
                         net (fo=1, routed)           0.000     7.791    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689[10]_i_5_n_8
    SLICE_X24Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     8.115 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.115    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[10]_i_1_n_8
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.328 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.328    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/p_1_in[12]
    SLICE_X24Y88         FDRE                                         r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=750, unset)          1.487     9.487    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/ap_clk
    SLICE_X24Y88         FDRE                                         r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[12]/C
                         clock pessimism              0.084     9.571    
                         clock uncertainty           -0.035     9.536    
    SLICE_X24Y88         FDRE (Setup_fdre_C_D)        0.051     9.587    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_7_reg_689_reg[12]
  -------------------------------------------------------------------
                         required time                          9.587    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  1.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_coeff_table_4_U/dct_dct_1d_dct_coeff_table_4_rom_U/q0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U11/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (40.077%)  route 0.150ns (59.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.887ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=750, unset)          0.602     0.602    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_coeff_table_4_U/dct_dct_1d_dct_coeff_table_4_rom_U/ap_clk
    SLICE_X45Y91         FDRE                                         r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_coeff_table_4_U/dct_dct_1d_dct_coeff_table_4_rom_U/q0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.100     0.702 r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_coeff_table_4_U/dct_dct_1d_dct_coeff_table_4_rom_U/q0_reg[6]/Q
                         net (fo=1, routed)           0.150     0.852    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U11/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/B[6]
    DSP48_X2Y37          DSP48E1                                      r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U11/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=750, unset)          0.887     0.887    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U11/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ap_clk
    DSP48_X2Y37          DSP48E1                                      r  grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U11/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
                         clock pessimism             -0.188     0.699    
    DSP48_X2Y37          DSP48E1 (Hold_dsp48e1_CLK_B[6])
                                                      0.070     0.769    grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/dct_mac_muladd_16s_15s_29s_29_1_U11/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.292         8.000       4.708      DSP48_X1Y32   grp_dct_dct_2d_fu_167/grp_dct_dct_1d_fu_361/tmp_10_1_reg_659_reg/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            0.910         4.000       3.090      SLICE_X38Y78  buf_2d_in_0_U/dct_dct_2d_col_inbuf_0_ram_U/ram_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            0.910         4.000       3.090      SLICE_X38Y78  buf_2d_in_0_U/dct_dct_2d_col_inbuf_0_ram_U/ram_reg_0_7_0_0/SP/CLK



