// Seed: 1656516776
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input tri1 id_2
);
  id_4 :
  assert property (@(posedge id_1) {1 - -1{1}} == 1)
  else $signed(85);
  ;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    output tri   id_2,
    output wand  id_3,
    output logic id_4
);
  always @(negedge -1 == 1) begin : LABEL_0
    id_4 = 1;
  end
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input uwire id_1,
    input tri id_2,
    output wand id_3,
    output tri1 id_4,
    input supply1 id_5,
    output wire id_6,
    output tri1 id_7
    , id_14,
    input tri0 id_8,
    input tri0 id_9,
    input uwire id_10,
    input uwire id_11,
    output wand id_12
    , id_15
);
  module_0 modCall_1 (
      id_6,
      id_11,
      id_11
  );
  assign modCall_1.id_4 = 0;
endmodule
