0.7
2020.2
Nov 18 2020
09:47:47
C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sim_1/new/crossbar_tb.v,1632482026,verilog,,,,crossbar_tb,,,,,,,,
C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sim_1/new/dmux_tb.v,1632486992,verilog,,,,dmux_tb,,,,,,,,
C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sources_1/new/crossbar.v,1632488753,verilog,,C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sim_1/new/crossbar_tb.v,,crossbar;dmux_1_2;mux_2_1,,,,,,,,
C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sources_1/new/dmux.v,1632487024,verilog,,C:/home/github/LogicDesign/Lab1-Advanced/Lab1-Advanced/Lab1-Advanced.srcs/sim_1/new/dmux_tb.v,,dmux;sdmux,,,,,,,,
