Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date         : Fri Mar 28 17:06:30 2014
| Host         : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command      : report_timing -file ./report/vivado_activity_thread_timing_synth.rpt
| Design       : vivado_activity_thread
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.09 2013-11-22
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/FULL_MANT_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        9.353ns  (logic 4.041ns (43.207%)  route 5.312ns (56.793%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk
                         net (fo=3035, unset)         1.737     1.737    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/aclk
                                                                      r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/FULL_MANT_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.255 r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/FULL_MANT_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=2, unplaced)         0.617     2.872    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/FULL_MANT_RND1_DEL/i_pipe/first_q[46]
                         LUT2 (Prop_lut2_I0_O)        0.124     2.996 r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/DSP_i_1__2/O
                         net (fo=1, unplaced)         0.800     3.796    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/dsp_c[46]
                         DSP48E1 (Prop_dsp48e1_C[46]_P[47])
                                                      1.820     5.616 r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=20, unplaced)        0.800     6.416    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/n_58_EXP_OP.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP
                         LUT4 (Prop_lut4_I2_O)        0.124     6.540 r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/fabric.use_unisims.gen_addsub[0].prop_lut_i_1/O
                         net (fo=2, unplaced)         0.674     7.214    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/n_0_fabric.use_unisims.gen_addsub[0].prop_lut_i_1
                         LUT4 (Prop_lut4_I0_O)        0.124     7.338 r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].prop_lut/O
                         net (fo=1, unplaced)         0.000     7.338    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_res_exp/O
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.871 r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[0].i0.cymux0_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.009     7.880    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[2].cymux
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.997 r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[3].cymux_CARRY4/CO[3]
                         net (fo=1, unplaced)         0.000     7.997    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[6].cymux
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     8.253 r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[7].cymux_CARRY4/O[2]
                         net (fo=1, unplaced)         1.114     9.367    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/n_0_EXP_OP.OP/i_res_exp/fabric.use_unisims.gen_addsub[9].cyxor
                         LUT6 (Prop_lut6_I1_O)        0.301     9.668 f  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/opt_has_pipe.first_q[61]_i_2__0/O
                         net (fo=1, unplaced)         0.964    10.632    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/n_0_opt_has_pipe.first_q[61]_i_2__0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.756 r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/opt_has_pipe.first_q[61]_i_1/O
                         net (fo=1, unplaced)         0.334    11.090    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_recombination/p_0_in[61]
                         FDRE                                         r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk
                         net (fo=3035, unset)         1.563    11.563    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/aclk
                                                                      r  vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[61]/C
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.035    11.528    
                         FDRE (Setup_fdre_C_D)       -0.016    11.512    vivado_activity_thread_dexp_64ns_64ns_64_18_full_dsp_U7/vivado_activity_thread_ap_dexp_16_full_dsp_u/U0/i_synth/EXP_OP.OP/i_recombination/result_delay/i_pipe/opt_has_pipe.first_q_reg[61]
  -------------------------------------------------------------------
                         required time                         11.512    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  0.422    




