// Seed: 4098191613
module module_0;
  logic id_1;
  ;
  assign id_1 = id_1;
  wire [-1 : 1 'b0] id_2;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input tri0 id_2,
    input wire id_3,
    output tri1 id_4,
    input wire id_5,
    input tri0 id_6,
    output tri1 id_7,
    output logic id_8
    , id_18,
    output wor id_9,
    output tri0 id_10,
    input uwire id_11,
    output supply1 id_12,
    input tri id_13,
    output supply0 id_14,
    input wand id_15,
    input wand id_16
);
  assign id_10 = 1;
  initial begin : LABEL_0
    fork
      id_8 = 1;
    join
  end
  assign id_4 = 1 * !(1);
  parameter id_19 = 1;
  wire id_20;
  module_0 modCall_1 ();
  wire id_21;
endmodule
