#[doc = "Register `CCFG_DYNCKG` reader"]
pub struct R(crate::R<CCFG_DYNCKG_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<CCFG_DYNCKG_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<CCFG_DYNCKG_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<CCFG_DYNCKG_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `CCFG_DYNCKG` writer"]
pub struct W(crate::W<CCFG_DYNCKG_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<CCFG_DYNCKG_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<CCFG_DYNCKG_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<CCFG_DYNCKG_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `MATCKG` reader - MATRIX Dynamic Clock Gating"]
pub type MATCKG_R = crate::BitReader<bool>;
#[doc = "Field `MATCKG` writer - MATRIX Dynamic Clock Gating"]
pub type MATCKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCFG_DYNCKG_SPEC, bool, O>;
#[doc = "Field `BRIDCKG` reader - Bridge Dynamic Clock Gating Enable"]
pub type BRIDCKG_R = crate::BitReader<bool>;
#[doc = "Field `BRIDCKG` writer - Bridge Dynamic Clock Gating Enable"]
pub type BRIDCKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCFG_DYNCKG_SPEC, bool, O>;
#[doc = "Field `EFCCKG` reader - EFC Dynamic Clock Gating Enable"]
pub type EFCCKG_R = crate::BitReader<bool>;
#[doc = "Field `EFCCKG` writer - EFC Dynamic Clock Gating Enable"]
pub type EFCCKG_W<'a, const O: u8> = crate::BitWriter<'a, u32, CCFG_DYNCKG_SPEC, bool, O>;
impl R {
    #[doc = "Bit 0 - MATRIX Dynamic Clock Gating"]
    #[inline(always)]
    pub fn matckg(&self) -> MATCKG_R {
        MATCKG_R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - Bridge Dynamic Clock Gating Enable"]
    #[inline(always)]
    pub fn bridckg(&self) -> BRIDCKG_R {
        BRIDCKG_R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - EFC Dynamic Clock Gating Enable"]
    #[inline(always)]
    pub fn efcckg(&self) -> EFCCKG_R {
        EFCCKG_R::new(((self.bits >> 2) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - MATRIX Dynamic Clock Gating"]
    #[inline(always)]
    pub fn matckg(&mut self) -> MATCKG_W<0> {
        MATCKG_W::new(self)
    }
    #[doc = "Bit 1 - Bridge Dynamic Clock Gating Enable"]
    #[inline(always)]
    pub fn bridckg(&mut self) -> BRIDCKG_W<1> {
        BRIDCKG_W::new(self)
    }
    #[doc = "Bit 2 - EFC Dynamic Clock Gating Enable"]
    #[inline(always)]
    pub fn efcckg(&mut self) -> EFCCKG_W<2> {
        EFCCKG_W::new(self)
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "Dynamic Clock Gating Register\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [ccfg_dynckg](index.html) module"]
pub struct CCFG_DYNCKG_SPEC;
impl crate::RegisterSpec for CCFG_DYNCKG_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [ccfg_dynckg::R](R) reader structure"]
impl crate::Readable for CCFG_DYNCKG_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [ccfg_dynckg::W](W) writer structure"]
impl crate::Writable for CCFG_DYNCKG_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets CCFG_DYNCKG to value 0"]
impl crate::Resettable for CCFG_DYNCKG_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}
