read -sv run_verilog_mid/adder_32b_8_100_f9d9a6336cc3f065709624eb33bd8ca3.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_100_f9d9a6336cc3f065709624eb33bd8ca3_yosys.v
