{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607110307107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607110307107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 16:31:47 2020 " "Processing started: Fri Dec 04 16:31:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607110307107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110307107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Elevador -c Elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Elevador -c Elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110307107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607110307550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607110307550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevador.v 1 1 " "Found 1 design units, including 1 entities, in source file elevador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Elevador " "Found entity 1: Elevador" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux16 " "Found entity 1: Mux16" {  } { { "Mux16.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Mux16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detsubida.v 1 1 " "Found 1 design units, including 1 entities, in source file detsubida.v" { { "Info" "ISGN_ENTITY_NAME" "1 detsubida " "Found entity 1: detsubida" {  } { { "detsubida.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/detsubida.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detdescida.v 1 1 " "Found 1 design units, including 1 entities, in source file detdescida.v" { { "Info" "ISGN_ENTITY_NAME" "1 detdescida " "Found entity 1: detdescida" {  } { { "detdescida.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/detdescida.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflopjk.v 1 1 " "Found 1 design units, including 1 entities, in source file flipflopjk.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflopjk " "Found entity 1: flipflopjk" {  } { { "flipflopjk.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/flipflopjk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaaberta.v 1 1 " "Found 1 design units, including 1 entities, in source file portaaberta.v" { { "Info" "ISGN_ENTITY_NAME" "1 portaaberta " "Found entity 1: portaaberta" {  } { { "portaaberta.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/portaaberta.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nandar.v 1 1 " "Found 1 design units, including 1 entities, in source file nandar.v" { { "Info" "ISGN_ENTITY_NAME" "1 nandar " "Found entity 1: nandar" {  } { { "nandar.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/nandar.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectabotao.v 1 1 " "Found 1 design units, including 1 entities, in source file detectabotao.v" { { "Info" "ISGN_ENTITY_NAME" "1 detectabotao " "Found entity 1: detectabotao" {  } { { "detectabotao.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/detectabotao.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314597 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sobeoudesce.v(34) " "Verilog HDL Module Instantiation warning at sobeoudesce.v(34): ignored dangling comma in List of Port Connections" {  } { { "sobeoudesce.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/sobeoudesce.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1607110314599 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "sobeoudesce.v(35) " "Verilog HDL Module Instantiation warning at sobeoudesce.v(35): ignored dangling comma in List of Port Connections" {  } { { "sobeoudesce.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/sobeoudesce.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1607110314599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobeoudesce.v 1 1 " "Found 1 design units, including 1 entities, in source file sobeoudesce.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobeoudesce " "Found entity 1: sobeoudesce" {  } { { "sobeoudesce.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/sobeoudesce.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador5bits.v 1 1 " "Found 1 design units, including 1 entities, in source file somador5bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador5bits " "Found entity 1: somador5bits" {  } { { "somador5bits.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/somador5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somabit.v 1 1 " "Found 1 design units, including 1 entities, in source file somabit.v" { { "Info" "ISGN_ENTITY_NAME" "1 somaBit " "Found entity 1: somaBit" {  } { { "somaBit.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/somaBit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movendo.v 1 1 " "Found 1 design units, including 1 entities, in source file movendo.v" { { "Info" "ISGN_ENTITY_NAME" "1 movendo " "Found entity 1: movendo" {  } { { "movendo.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/movendo.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detecpare.v 1 1 " "Found 1 design units, including 1 entities, in source file detecpare.v" { { "Info" "ISGN_ENTITY_NAME" "1 detecpare " "Found entity 1: detecpare" {  } { { "detecpare.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/detecpare.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estadodosbotoes.v 1 1 " "Found 1 design units, including 1 entities, in source file estadodosbotoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 estadodosbotoes " "Found entity 1: estadodosbotoes" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estadoclear.v 1 1 " "Found 1 design units, including 1 entities, in source file estadoclear.v" { { "Info" "ISGN_ENTITY_NAME" "1 estadoclear " "Found entity 1: estadoclear" {  } { { "estadoclear.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadoclear.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movendo1.v 1 1 " "Found 1 design units, including 1 entities, in source file movendo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 movendo1 " "Found entity 1: movendo1" {  } { { "movendo1.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/movendo1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movendo2.v 1 1 " "Found 1 design units, including 1 entities, in source file movendo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 movendo2 " "Found entity 1: movendo2" {  } { { "movendo2.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/movendo2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movendo3.v 1 1 " "Found 1 design units, including 1 entities, in source file movendo3.v" { { "Info" "ISGN_ENTITY_NAME" "1 movendo3 " "Found entity 1: movendo3" {  } { { "movendo3.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/movendo3.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch.v 1 1 " "Found 1 design units, including 1 entities, in source file latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 latcht " "Found entity 1: latcht" {  } { { "latch.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apertarbotao.v 1 1 " "Found 1 design units, including 1 entities, in source file apertarbotao.v" { { "Info" "ISGN_ENTITY_NAME" "1 apertarbotao " "Found entity 1: apertarbotao" {  } { { "apertarbotao.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/apertarbotao.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controledodisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file controledodisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 controledisplay " "Found entity 1: controledisplay" {  } { { "controledodisplay.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/controledodisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607110314620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110314620 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "descermovendo Elevador.v(40) " "Verilog HDL Implicit Net warning at Elevador.v(40): created implicit net for \"descermovendo\"" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314620 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock nandar.v(12) " "Verilog HDL Implicit Net warning at nandar.v(12): created implicit net for \"clock\"" {  } { { "nandar.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/nandar.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314620 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Elevador.v(28) " "Verilog HDL Instantiation warning at Elevador.v(28): instance has no name" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314621 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Elevador.v(30) " "Verilog HDL Instantiation warning at Elevador.v(30): instance has no name" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314621 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Elevador.v(32) " "Verilog HDL Instantiation warning at Elevador.v(32): instance has no name" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314621 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(11) " "Verilog HDL Instantiation warning at estadodosbotoes.v(11): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314621 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(12) " "Verilog HDL Instantiation warning at estadodosbotoes.v(12): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314621 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(13) " "Verilog HDL Instantiation warning at estadodosbotoes.v(13): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314621 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(14) " "Verilog HDL Instantiation warning at estadodosbotoes.v(14): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314621 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(15) " "Verilog HDL Instantiation warning at estadodosbotoes.v(15): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(16) " "Verilog HDL Instantiation warning at estadodosbotoes.v(16): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(17) " "Verilog HDL Instantiation warning at estadodosbotoes.v(17): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(18) " "Verilog HDL Instantiation warning at estadodosbotoes.v(18): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(19) " "Verilog HDL Instantiation warning at estadodosbotoes.v(19): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(20) " "Verilog HDL Instantiation warning at estadodosbotoes.v(20): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(21) " "Verilog HDL Instantiation warning at estadodosbotoes.v(21): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(22) " "Verilog HDL Instantiation warning at estadodosbotoes.v(22): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(23) " "Verilog HDL Instantiation warning at estadodosbotoes.v(23): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(24) " "Verilog HDL Instantiation warning at estadodosbotoes.v(24): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(25) " "Verilog HDL Instantiation warning at estadodosbotoes.v(25): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "estadodosbotoes.v(26) " "Verilog HDL Instantiation warning at estadodosbotoes.v(26): instance has no name" {  } { { "estadodosbotoes.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Elevador.v(34) " "Verilog HDL Instantiation warning at Elevador.v(34): instance has no name" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Elevador.v(36) " "Verilog HDL Instantiation warning at Elevador.v(36): instance has no name" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "detsubida.v(29) " "Verilog HDL Instantiation warning at detsubida.v(29): instance has no name" {  } { { "detsubida.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/detsubida.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Elevador.v(38) " "Verilog HDL Instantiation warning at Elevador.v(38): instance has no name" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314622 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "detdescida.v(27) " "Verilog HDL Instantiation warning at detdescida.v(27): instance has no name" {  } { { "detdescida.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/detdescida.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314623 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Elevador.v(40) " "Verilog HDL Instantiation warning at Elevador.v(40): instance has no name" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314623 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "detecpare.v(12) " "Verilog HDL Instantiation warning at detecpare.v(12): instance has no name" {  } { { "detecpare.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/detecpare.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314623 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Elevador.v(42) " "Verilog HDL Instantiation warning at Elevador.v(42): instance has no name" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314623 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nandar.v(14) " "Verilog HDL Instantiation warning at nandar.v(14): instance has no name" {  } { { "nandar.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/nandar.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314623 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nandar.v(15) " "Verilog HDL Instantiation warning at nandar.v(15): instance has no name" {  } { { "nandar.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/nandar.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314623 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nandar.v(16) " "Verilog HDL Instantiation warning at nandar.v(16): instance has no name" {  } { { "nandar.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/nandar.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314623 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "nandar.v(17) " "Verilog HDL Instantiation warning at nandar.v(17): instance has no name" {  } { { "nandar.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/nandar.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314623 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Elevador.v(44) " "Verilog HDL Instantiation warning at Elevador.v(44): instance has no name" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314623 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "portaaberta.v(22) " "Verilog HDL Instantiation warning at portaaberta.v(22): instance has no name" {  } { { "portaaberta.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/portaaberta.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314623 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "portaaberta.v(23) " "Verilog HDL Instantiation warning at portaaberta.v(23): instance has no name" {  } { { "portaaberta.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/portaaberta.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314623 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "portaaberta.v(24) " "Verilog HDL Instantiation warning at portaaberta.v(24): instance has no name" {  } { { "portaaberta.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/portaaberta.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314623 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "portaaberta.v(25) " "Verilog HDL Instantiation warning at portaaberta.v(25): instance has no name" {  } { { "portaaberta.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/portaaberta.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314623 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Elevador.v(46) " "Verilog HDL Instantiation warning at Elevador.v(46): instance has no name" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314624 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "movendo1.v(15) " "Verilog HDL Instantiation warning at movendo1.v(15): instance has no name" {  } { { "movendo1.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/movendo1.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314624 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "movendo.v(9) " "Verilog HDL Instantiation warning at movendo.v(9): instance has no name" {  } { { "movendo.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/movendo.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314624 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "movendo.v(10) " "Verilog HDL Instantiation warning at movendo.v(10): instance has no name" {  } { { "movendo.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/movendo.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314624 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "movendo.v(11) " "Verilog HDL Instantiation warning at movendo.v(11): instance has no name" {  } { { "movendo.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/movendo.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314624 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Elevador.v(48) " "Verilog HDL Instantiation warning at Elevador.v(48): instance has no name" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314624 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador5bits.v(10) " "Verilog HDL Instantiation warning at somador5bits.v(10): instance has no name" {  } { { "somador5bits.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/somador5bits.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314624 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador5bits.v(11) " "Verilog HDL Instantiation warning at somador5bits.v(11): instance has no name" {  } { { "somador5bits.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/somador5bits.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314624 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador5bits.v(12) " "Verilog HDL Instantiation warning at somador5bits.v(12): instance has no name" {  } { { "somador5bits.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/somador5bits.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314624 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador5bits.v(13) " "Verilog HDL Instantiation warning at somador5bits.v(13): instance has no name" {  } { { "somador5bits.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/somador5bits.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314624 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "somador5bits.v(14) " "Verilog HDL Instantiation warning at somador5bits.v(14): instance has no name" {  } { { "somador5bits.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/somador5bits.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314624 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sobeoudesce.v(34) " "Verilog HDL Instantiation warning at sobeoudesce.v(34): instance has no name" {  } { { "sobeoudesce.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/sobeoudesce.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314624 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "sobeoudesce.v(35) " "Verilog HDL Instantiation warning at sobeoudesce.v(35): instance has no name" {  } { { "sobeoudesce.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/sobeoudesce.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314624 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Elevador.v(50) " "Verilog HDL Instantiation warning at Elevador.v(50): instance has no name" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607110314624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Elevador " "Elaborating entity \"Elevador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607110314658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controledisplay controledisplay:comb_3 " "Elaborating entity \"controledisplay\" for hierarchy \"controledisplay:comb_3\"" {  } { { "Elevador.v" "comb_3" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apertarbotao apertarbotao:comb_4 " "Elaborating entity \"apertarbotao\" for hierarchy \"apertarbotao:comb_4\"" {  } { { "Elevador.v" "comb_4" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estadoclear estadoclear:comb_5 " "Elaborating entity \"estadoclear\" for hierarchy \"estadoclear:comb_5\"" {  } { { "Elevador.v" "comb_5" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estadodosbotoes estadodosbotoes:comb_6 " "Elaborating entity \"estadodosbotoes\" for hierarchy \"estadodosbotoes:comb_6\"" {  } { { "Elevador.v" "comb_6" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latcht estadodosbotoes:comb_6\|latcht:comb_3 " "Elaborating entity \"latcht\" for hierarchy \"estadodosbotoes:comb_6\|latcht:comb_3\"" {  } { { "estadodosbotoes.v" "comb_3" { Text "C:/intelFPGA_lite/20.1/PROJETO/estadodosbotoes.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detectabotao detectabotao:comb_7 " "Elaborating entity \"detectabotao\" for hierarchy \"detectabotao:comb_7\"" {  } { { "Elevador.v" "comb_7" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detsubida detsubida:comb_8 " "Elaborating entity \"detsubida\" for hierarchy \"detsubida:comb_8\"" {  } { { "Elevador.v" "comb_8" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux16 detsubida:comb_8\|Mux16:comb_19 " "Elaborating entity \"Mux16\" for hierarchy \"detsubida:comb_8\|Mux16:comb_19\"" {  } { { "detsubida.v" "comb_19" { Text "C:/intelFPGA_lite/20.1/PROJETO/detsubida.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detdescida detdescida:comb_9 " "Elaborating entity \"detdescida\" for hierarchy \"detdescida:comb_9\"" {  } { { "Elevador.v" "comb_9" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detecpare detecpare:comb_10 " "Elaborating entity \"detecpare\" for hierarchy \"detecpare:comb_10\"" {  } { { "Elevador.v" "comb_10" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nandar nandar:comb_11 " "Elaborating entity \"nandar\" for hierarchy \"nandar:comb_11\"" {  } { { "Elevador.v" "comb_11" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopjk nandar:comb_11\|flipflopjk:comb_4 " "Elaborating entity \"flipflopjk\" for hierarchy \"nandar:comb_11\|flipflopjk:comb_4\"" {  } { { "nandar.v" "comb_4" { Text "C:/intelFPGA_lite/20.1/PROJETO/nandar.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "portaaberta portaaberta:comb_13 " "Elaborating entity \"portaaberta\" for hierarchy \"portaaberta:comb_13\"" {  } { { "Elevador.v" "comb_13" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movendo movendo:comb_15 " "Elaborating entity \"movendo\" for hierarchy \"movendo:comb_15\"" {  } { { "Elevador.v" "comb_15" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movendo1 movendo:comb_15\|movendo1:comb_3 " "Elaborating entity \"movendo1\" for hierarchy \"movendo:comb_15\|movendo1:comb_3\"" {  } { { "movendo.v" "comb_3" { Text "C:/intelFPGA_lite/20.1/PROJETO/movendo.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 movendo1.v(11) " "Verilog HDL assignment warning at movendo1.v(11): truncated value with size 32 to match size of target (1)" {  } { { "movendo1.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/movendo1.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607110314687 "|Elevador|movendo:comb_15|movendo1:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movendo2 movendo:comb_15\|movendo2:comb_4 " "Elaborating entity \"movendo2\" for hierarchy \"movendo:comb_15\|movendo2:comb_4\"" {  } { { "movendo.v" "comb_4" { Text "C:/intelFPGA_lite/20.1/PROJETO/movendo.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 movendo2.v(8) " "Verilog HDL assignment warning at movendo2.v(8): truncated value with size 32 to match size of target (1)" {  } { { "movendo2.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/movendo2.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607110314688 "|Elevador|movendo:comb_15|movendo2:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movendo3 movendo:comb_15\|movendo3:comb_5 " "Elaborating entity \"movendo3\" for hierarchy \"movendo:comb_15\|movendo3:comb_5\"" {  } { { "movendo.v" "comb_5" { Text "C:/intelFPGA_lite/20.1/PROJETO/movendo.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobeoudesce sobeoudesce:comb_17 " "Elaborating entity \"sobeoudesce\" for hierarchy \"sobeoudesce:comb_17\"" {  } { { "Elevador.v" "comb_17" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador5bits sobeoudesce:comb_17\|somador5bits:comb_18 " "Elaborating entity \"somador5bits\" for hierarchy \"sobeoudesce:comb_17\|somador5bits:comb_18\"" {  } { { "sobeoudesce.v" "comb_18" { Text "C:/intelFPGA_lite/20.1/PROJETO/sobeoudesce.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaBit sobeoudesce:comb_17\|somador5bits:comb_18\|somaBit:comb_3 " "Elaborating entity \"somaBit\" for hierarchy \"sobeoudesce:comb_17\|somador5bits:comb_18\|somaBit:comb_3\"" {  } { { "somador5bits.v" "comb_3" { Text "C:/intelFPGA_lite/20.1/PROJETO/somador5bits.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110314692 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "detdescida:comb_9\|Mux16:comb_19\|Mux0 " "Found clock multiplexer detdescida:comb_9\|Mux16:comb_19\|Mux0" {  } { { "Mux16.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Mux16.v" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607110314876 "|Elevador|detdescida:comb_9|Mux16:comb_19|Mux0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "detsubida:comb_8\|Mux16:comb_19\|Mux0 " "Found clock multiplexer detsubida:comb_8\|Mux16:comb_19\|Mux0" {  } { { "Mux16.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Mux16.v" 8 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1607110314876 "|Elevador|detsubida:comb_8|Mux16:comb_19|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1607110314876 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607110315151 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_dez\[1\] VCC " "Pin \"display_dez\[1\]\" is stuck at VCC" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607110315225 "|Elevador|display_dez[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_dez\[2\] VCC " "Pin \"display_dez\[2\]\" is stuck at VCC" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607110315225 "|Elevador|display_dez[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_dez\[6\] GND " "Pin \"display_dez\[6\]\" is stuck at GND" {  } { { "Elevador.v" "" { Text "C:/intelFPGA_lite/20.1/PROJETO/Elevador.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1607110315225 "|Elevador|display_dez[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1607110315225 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607110315303 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607110315679 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607110315679 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607110315718 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607110315718 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607110315718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607110315718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607110315741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 16:31:55 2020 " "Processing ended: Fri Dec 04 16:31:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607110315741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607110315741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607110315741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607110315741 ""}
