-- Copyright (C) 2024  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=48;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
	0   :   000D5DAA;
	1   :   001A80C9;
	2   :   00272FD1;
	3   :   00333333;
	4   :   003E5651;
	5   :   00486861;
	6   :   00513D48;
	7   :   0058AE56;
	8   :   005E9AF2;
	9   :   0062E92A;
	10  :   00658621;
	11  :   00666666;
	12  :   00658621;
	13  :   0062E92A;
	14  :   005E9AF2;
	15  :   0058AE56;
	16  :   00513D48;
	17  :   00486861;
	18  :   003E5651;
	19  :   00333333;
	20  :   00272FD1;
	21  :   001A80C9;
	22  :   000D5DAB;
	23  :   00000000;
	24  :   FFF2A256;
	25  :   FFE57F37;
	26  :   FFD8D02F;
	27  :   FFCCCCCD;
	28  :   FFC1A9B0;
	29  :   FFB7979F;
	30  :   FFAEC2B8;
	31  :   FFA751AA;
	32  :   FFA1650E;
	33  :   FF9D16D6;
	34  :   FF9A79DF;
	35  :   FF99999A;
	36  :   FF9A79DF;
	37  :   FF9D16D6;
	38  :   FFA1650E;
	39  :   FFA751AA;
	40  :   FFAEC2B8;
	41  :   FFB7979F;
	42  :   FFC1A9AF;
	43  :   FFCCCCCD;
	44  :   FFD8D02F;
	45  :   FFE57F37;
	46  :   FFF2A255;
	47  :   00000000;
END;
