#ifndef __DTS_MARVELL_PXA1L88_CLOCK_H
#define __DTS_MARVELL_PXA1L88_CLOCK_H

/* fixed clocks and plls */
#define PXA1L88_CLK_CLK32		1
#define PXA1L88_CLK_VCTCXO		2
#define PXA1L88_CLK_PLL1_624		3
#define PXA1L88_CLK_PLL1_416		4
#define PXA1L88_CLK_PLL1_832		5
#define PXA1L88_CLK_PLL1_1248		6
#define PXA1L88_CLK_PLL1_2		8
#define PXA1L88_CLK_PLL1_4		9
#define PXA1L88_CLK_PLL1_8		10
#define PXA1L88_CLK_PLL1_16		11
#define PXA1L88_CLK_PLL1_6		12
#define PXA1L88_CLK_PLL1_12		13
#define PXA1L88_CLK_PLL1_24		14
#define PXA1L88_CLK_PLL1_48		15
#define PXA1L88_CLK_PLL1_96		16
#define PXA1L88_CLK_PLL1_13		17
#define PXA1L88_CLK_PLL1_13_1_5		18
#define PXA1L88_CLK_PLL1_2_1_5		19
#define PXA1L88_CLK_PLL1_3_16		20
#define PXA1L88_CLK_PLL1_416_GATE	21
#define PXA1L88_CLK_PLL1_624_GATE	22
#define PXA1L88_CLK_UART_PLL		27
#define PXA1L88_CLK_VCXO_OUT		28
#define PXA1L88_CLK_VCXO_OUT2		29

/* ddr/axi etc */
#define PXA1L88_CLK_DDR			40
#define PXA1L88_CLK_AXI			41

/* apb periphrals */
#define PXA1L88_CLK_TWSI0		60
#define PXA1L88_CLK_TWSI1		61
#define PXA1L88_CLK_TWSI2		62
#define PXA1L88_CLK_GPIO		64
#define PXA1L88_CLK_KPC			65
#define PXA1L88_CLK_RTC			66
#define PXA1L88_CLK_PWM0		67
#define PXA1L88_CLK_PWM1		68
#define PXA1L88_CLK_PWM2		69
#define PXA1L88_CLK_PWM3		70
#define PXA1L88_CLK_UART0		71
#define PXA1L88_CLK_UART1		72
#define PXA1L88_CLK_UART2		73
#define PXA1L88_CLK_THERMAL		74
#define PXA1L88_CLK_DBGCLK		75
#define PXA1L88_CLK_TRACECLK		76
#define PXA1L88_CLK_SWJTAG		77
#define PXA1L88_CLK_IPC_RST		78
#define PXA1L88_CLK_AICER		79
#define PXA1L88_CLK_SSP0		80

/* axi periphrals */
#define PXA1L88_CLK_SSP			98
#define PXA1L88_CLK_GSSP		99
#define PXA1L88_CLK_USB			100
#define PXA1L88_CLK_SDH_AXI		101
#define PXA1L88_CLK_SDH0		102
#define PXA1L88_CLK_SDH1		103
#define PXA1L88_CLK_SDH2		104

#define PXA1L88_CLK_DISP_AXI_SEL_CLK	105
#define PXA1L88_CLK_DISP_AXI_CLK		106
#define PXA1L88_CLK_DISP_HCLK			107
#define PXA1L88_CLK_DSI_ESC			108
#define PXA1L88_CLK_DISP1				109
#define PXA1L88_CLK_DISP1_EN			110
#define PXA1L88_CLK_DSI_PLL			111

#define PXA1L88_CLK_GC3D		112
#define PXA1L88_CLK_GCSH		113
#define PXA1L88_CLK_GC3DBUS		114
#define PXA1L88_CLK_GC2D		115
#define PXA1L88_CLK_GC2DBUS		116
#define PXA1L88_CLK_VPU			117
#define PXA1L88_CLK_VPUBUS		118

#define PXA1L88_NR_CLKS			200
#endif
