Expected: 2331
Actual: 2331

C:\Research\CU-Spur-Sean\spurFPGA\SoCNANDTest\VitisHLS\solution_1\sim\verilog>set PATH= 

C:\Research\CU-Spur-Sean\spurFPGA\SoCNANDTest\VitisHLS\solution_1\sim\verilog>call C:/Xilinx/Vivado/2023.2/bin/xelab xil_defaultlib.apatb_add_top glbl -Oenable_linking_all_libraries  -prj add.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib "ieee_proposed=./ieee_proposed" -s add  
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_add_top glbl -Oenable_linking_all_libraries -prj add.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_16 -L floating_point_v7_0_21 --lib ieee_proposed=./ieee_proposed -s add 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Research/CU-Spur-Sean/spurFPGA/SoCNANDTest/VitisHLS/solution_1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Research/CU-Spur-Sean/spurFPGA/SoCNANDTest/VitisHLS/solution_1/sim/verilog/add.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_add_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Research/CU-Spur-Sean/spurFPGA/SoCNANDTest/VitisHLS/solution_1/sim/verilog/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Research/CU-Spur-Sean/spurFPGA/SoCNANDTest/VitisHLS/solution_1/sim/verilog/add_CRTLS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_CRTLS_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Research/CU-Spur-Sean/spurFPGA/SoCNANDTest/VitisHLS/solution_1/sim/verilog/AESL_axi_slave_CRTLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CRTLS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Research/CU-Spur-Sean/spurFPGA/SoCNANDTest/VitisHLS/solution_1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.add_CRTLS_s_axi
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.AESL_axi_slave_CRTLS
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_add_top
Compiling module work.glbl
Built simulation snapshot add
ECHO is off.
ECHO is off.

****** xsim v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/add/xsim_script.tcl
# xsim {add} -autoloadwcfg -tclbatch {add.tcl}
Time resolution is 1 ps
source add.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 4 [n/a] @ "125000"
// RTL Simulation : 1 / 4 [n/a] @ "605000"
// RTL Simulation : 2 / 4 [n/a] @ "1025000"
// RTL Simulation : 3 / 4 [n/a] @ "1495000"
// RTL Simulation : 4 / 4 [n/a] @ "1965000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2025 ns : File "C:/Research/CU-Spur-Sean/spurFPGA/SoCNANDTest/VitisHLS/solution_1/sim/verilog/add.autotb.v" Line 310
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul 17 12:06:08 2024...
Expected: 2331
Actual: 2331
