{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726236305422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726236305422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 11:05:05 2024 " "Processing started: Fri Sep 13 11:05:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726236305422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236305422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off intercepte -c intercepte " "Command: quartus_map --read_settings_files=on --write_settings_files=off intercepte -c intercepte" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236305422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726236306006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726236306006 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "intercepte.v(50) " "Verilog HDL information at intercepte.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726236318759 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "intercepte.v(298) " "Verilog HDL information at intercepte.v(298): always construct contains both blocking and non-blocking assignments" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 298 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1726236318759 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE intercepte.v(4) " "Verilog HDL Declaration information at intercepte.v(4): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726236318760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intercepte.v 1 1 " "Found 1 design units, including 1 entities, in source file intercepte.v" { { "Info" "ISGN_ENTITY_NAME" "1 intercepte " "Found entity 1: intercepte" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236318762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236318762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/clk_div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236318766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236318766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_5.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_5 " "Found entity 1: clk_div_5" {  } { { "clk_div_5.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/clk_div_5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236318769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236318769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div_10.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_10 " "Found entity 1: clk_div_10" {  } { { "clk_div_10.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/clk_div_10.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236318772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236318772 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1Hz intercepte.v(187) " "Verilog HDL Implicit Net warning at intercepte.v(187): created implicit net for \"clk1Hz\"" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236318772 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk10Hz intercepte.v(194) " "Verilog HDL Implicit Net warning at intercepte.v(194): created implicit net for \"clk10Hz\"" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 194 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236318772 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk5Hz intercepte.v(201) " "Verilog HDL Implicit Net warning at intercepte.v(201): created implicit net for \"clk5Hz\"" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 201 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236318773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "intercepte " "Elaborating entity \"intercepte\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726236319080 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_score intercepte.v(270) " "Verilog HDL or VHDL warning at intercepte.v(270): object \"temp_score\" assigned a value but never read" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726236319082 "|intercepte"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 intercepte.v(145) " "Verilog HDL assignment warning at intercepte.v(145): truncated value with size 32 to match size of target (4)" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236319083 "|intercepte"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 intercepte.v(159) " "Verilog HDL assignment warning at intercepte.v(159): truncated value with size 32 to match size of target (4)" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236319083 "|intercepte"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 intercepte.v(281) " "Verilog HDL assignment warning at intercepte.v(281): truncated value with size 32 to match size of target (16)" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236319085 "|intercepte"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 intercepte.v(285) " "Verilog HDL assignment warning at intercepte.v(285): truncated value with size 32 to match size of target (16)" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236319085 "|intercepte"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 intercepte.v(289) " "Verilog HDL assignment warning at intercepte.v(289): truncated value with size 32 to match size of target (16)" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236319085 "|intercepte"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 intercepte.v(322) " "Verilog HDL assignment warning at intercepte.v(322): truncated value with size 32 to match size of target (4)" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236319086 "|intercepte"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 intercepte.v(323) " "Verilog HDL assignment warning at intercepte.v(323): truncated value with size 32 to match size of target (4)" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236319086 "|intercepte"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 intercepte.v(324) " "Verilog HDL assignment warning at intercepte.v(324): truncated value with size 32 to match size of target (4)" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236319086 "|intercepte"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 intercepte.v(325) " "Verilog HDL assignment warning at intercepte.v(325): truncated value with size 32 to match size of target (4)" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726236319087 "|intercepte"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:ckDv1 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:ckDv1\"" {  } { { "intercepte.v" "ckDv1" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236319153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_10 clk_div_10:ckDv10 " "Elaborating entity \"clk_div_10\" for hierarchy \"clk_div_10:ckDv10\"" {  } { { "intercepte.v" "ckDv10" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236319155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div_5 clk_div_5:ckDv5 " "Elaborating entity \"clk_div_5\" for hierarchy \"clk_div_5:ckDv5\"" {  } { { "intercepte.v" "ckDv5" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236319156 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "intercepte.v" "Div0" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 322 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726236320360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "intercepte.v" "Mod0" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 323 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726236320360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "intercepte.v" "Div1" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 323 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726236320360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "intercepte.v" "Div2" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 324 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726236320360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "intercepte.v" "Div3" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 324 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726236320360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "intercepte.v" "Mod1" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 325 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726236320360 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726236320360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 322 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236320424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320424 ""}  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 322 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726236320424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_82p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_82p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_82p " "Found entity 1: lpm_divide_82p" {  } { { "db/lpm_divide_82p.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/lpm_divide_82p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236320490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236320490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_3dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_3dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_3dg " "Found entity 1: abs_divider_3dg" {  } { { "db/abs_divider_3dg.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/abs_divider_3dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236320515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236320515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4af " "Found entity 1: alt_u_div_4af" {  } { { "db/alt_u_div_4af.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/alt_u_div_4af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236320551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236320551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236320610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236320610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236320666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236320666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_f0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_f0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_f0a " "Found entity 1: lpm_abs_f0a" {  } { { "db/lpm_abs_f0a.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/lpm_abs_f0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236320688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236320688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_k0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_k0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_k0a " "Found entity 1: lpm_abs_k0a" {  } { { "db/lpm_abs_k0a.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/lpm_abs_k0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236320708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236320708 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 323 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236320718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320719 ""}  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 323 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726236320719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bqo " "Found entity 1: lpm_divide_bqo" {  } { { "db/lpm_divide_bqo.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/lpm_divide_bqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236320774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236320774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 323 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236320786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320786 ""}  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 323 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726236320786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m0p " "Found entity 1: lpm_divide_m0p" {  } { { "db/lpm_divide_m0p.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/lpm_divide_m0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236320842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236320842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_hbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_hbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_hbg " "Found entity 1: abs_divider_hbg" {  } { { "db/abs_divider_hbg.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/abs_divider_hbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236320863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236320863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_07f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_07f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_07f " "Found entity 1: alt_u_div_07f" {  } { { "db/alt_u_div_07f.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/alt_u_div_07f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236320888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236320888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236320910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236320910 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 324 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236320930 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320930 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236320930 ""}  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 324 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726236320930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_u0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_u0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_u0p " "Found entity 1: lpm_divide_u0p" {  } { { "db/lpm_divide_u0p.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/lpm_divide_u0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236320991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236320991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_pbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_pbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_pbg " "Found entity 1: abs_divider_pbg" {  } { { "db/abs_divider_pbg.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/abs_divider_pbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236321020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236321020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g7f " "Found entity 1: alt_u_div_g7f" {  } { { "db/alt_u_div_g7f.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/alt_u_div_g7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236321053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236321053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5v9 " "Found entity 1: lpm_abs_5v9" {  } { { "db/lpm_abs_5v9.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/lpm_abs_5v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236321078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236321078 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div3 " "Elaborated megafunction instantiation \"lpm_divide:Div3\"" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 324 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236321087 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div3 " "Instantiated megafunction \"lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236321087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236321087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236321087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236321087 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236321087 ""}  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 324 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726236321087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_r0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_r0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_r0p " "Found entity 1: lpm_divide_r0p" {  } { { "db/lpm_divide_r0p.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/lpm_divide_r0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236321142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236321142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_mbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_mbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_mbg " "Found entity 1: abs_divider_mbg" {  } { { "db/abs_divider_mbg.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/abs_divider_mbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236321162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236321162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c7f " "Found entity 1: alt_u_div_c7f" {  } { { "db/alt_u_div_c7f.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/alt_u_div_c7f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236321193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236321193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 325 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236321216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236321216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236321216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236321216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236321216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726236321216 ""}  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 325 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726236321216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_uoo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_uoo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_uoo " "Found entity 1: lpm_divide_uoo" {  } { { "db/lpm_divide_uoo.tdf" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/db/lpm_divide_uoo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726236321275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236321275 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "82 " "Ignored 82 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "82 " "Ignored 82 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1726236321790 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1726236321790 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 215 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726236321803 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726236321803 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726236323603 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726236324686 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/output_files/intercepte.map.smsg " "Generated suppressed messages file C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/output_files/intercepte.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236324776 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726236325029 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726236325029 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1787 " "Implemented 1787 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726236325206 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726236325206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1703 " "Implemented 1703 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726236325206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726236325206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726236325240 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 11:05:25 2024 " "Processing ended: Fri Sep 13 11:05:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726236325240 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726236325240 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726236325240 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726236325240 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1726236326905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726236326906 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 11:05:26 2024 " "Processing started: Fri Sep 13 11:05:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726236326906 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726236326906 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off intercepte -c intercepte " "Command: quartus_fit --read_settings_files=off --write_settings_files=off intercepte -c intercepte" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726236326906 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726236327088 ""}
{ "Info" "0" "" "Project  = intercepte" {  } {  } 0 0 "Project  = intercepte" 0 0 "Fitter" 0 0 1726236327089 ""}
{ "Info" "0" "" "Revision = intercepte" {  } {  } 0 0 "Revision = intercepte" 0 0 "Fitter" 0 0 1726236327089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1726236327209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1726236327210 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "intercepte EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"intercepte\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1726236327232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726236327309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726236327309 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726236327745 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726236327752 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726236327961 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726236327961 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726236327961 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726236327961 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726236327961 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726236327961 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726236327961 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726236327961 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726236327961 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1726236327961 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/" { { 0 { 0 ""} 0 3864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726236327966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/" { { 0 { 0 ""} 0 3866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726236327966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/" { { 0 { 0 ""} 0 3868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726236327966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/" { { 0 { 0 ""} 0 3870 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726236327966 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/" { { 0 { 0 ""} 0 3872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726236327966 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1726236327966 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1726236327970 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "intercepte.sdc " "Synopsys Design Constraints File file not found: 'intercepte.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1726236329809 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1726236329810 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1726236329829 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1726236329830 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1726236329831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726236330006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Zout\[0\] " "Destination node Zout\[0\]" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 60 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726236330006 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726236330006 ""}  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/" { { 0 { 0 ""} 0 3849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726236330006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_GR  " "Automatically promoted node clk_GR " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726236330006 ""}  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/" { { 0 { 0 ""} 0 467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726236330006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_RD  " "Automatically promoted node clk_RD " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726236330006 ""}  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/" { { 0 { 0 ""} 0 466 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726236330006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:ckDv1\|clkOut  " "Automatically promoted node clk_div:ckDv1\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726236330006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:ckDv1\|clkOut~0 " "Destination node clk_div:ckDv1\|clkOut~0" {  } { { "clk_div.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/" { { 0 { 0 ""} 0 2908 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726236330006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_CRN " "Destination node clk_CRN" {  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726236330006 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726236330006 ""}  } { { "clk_div.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726236330006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_CRN  " "Automatically promoted node clk_CRN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726236330006 ""}  } { { "intercepte.v" "" { Text "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/intercepte.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/" { { 0 { 0 ""} 0 468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726236330006 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726236330478 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726236330480 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726236330480 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726236330483 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726236330487 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1726236330490 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1726236330490 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726236330492 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726236330588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1726236330590 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726236330590 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726236331017 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1726236331025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726236335700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726236336402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1726236336463 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1726236345132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726236345132 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1726236345718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X69_Y37 X80_Y48 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48" {  } { { "loc" "" { Generic "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X69_Y37 to location X80_Y48"} { { 12 { 0 ""} 69 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1726236351257 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1726236351257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1726236354771 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1726236354771 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726236354777 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.54 " "Total time spent on timing analysis during the Fitter is 1.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1726236354966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726236354991 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726236355468 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726236355469 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726236355916 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726236356645 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/output_files/intercepte.fit.smsg " "Generated suppressed messages file C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/output_files/intercepte.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1726236357648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5432 " "Peak virtual memory: 5432 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726236358285 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 11:05:58 2024 " "Processing ended: Fri Sep 13 11:05:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726236358285 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726236358285 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726236358285 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726236358285 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1726236359734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726236359735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 11:05:59 2024 " "Processing started: Fri Sep 13 11:05:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726236359735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1726236359735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off intercepte -c intercepte " "Command: quartus_asm --read_settings_files=off --write_settings_files=off intercepte -c intercepte" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1726236359735 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1726236360211 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1726236363236 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1726236363370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726236363676 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 11:06:03 2024 " "Processing ended: Fri Sep 13 11:06:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726236363676 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726236363676 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726236363676 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1726236363676 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1726236364369 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1726236365622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726236365623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 11:06:04 2024 " "Processing started: Fri Sep 13 11:06:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726236365623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1726236365623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta intercepte -c intercepte " "Command: quartus_sta intercepte -c intercepte" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1726236365623 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1726236365802 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1726236366083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1726236366083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236366163 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236366163 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "intercepte.sdc " "Synopsys Design Constraints File file not found: 'intercepte.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1726236367878 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236367879 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_5:ckDv5\|clkOut clk_div_5:ckDv5\|clkOut " "create_clock -period 1.000 -name clk_div_5:ckDv5\|clkOut clk_div_5:ckDv5\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726236367890 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50 clk50 " "create_clock -period 1.000 -name clk50 clk50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726236367890 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:ckDv1\|clkOut clk_div:ckDv1\|clkOut " "create_clock -period 1.000 -name clk_div:ckDv1\|clkOut clk_div:ckDv1\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726236367890 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div_10:ckDv10\|clkOut clk_div_10:ckDv10\|clkOut " "create_clock -period 1.000 -name clk_div_10:ckDv10\|clkOut clk_div_10:ckDv10\|clkOut" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1726236367890 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726236367890 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1726236367904 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726236367905 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1726236367906 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1726236367921 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726236368013 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726236368013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -58.864 " "Worst-case setup slack is -58.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -58.864           -1340.152 clk50  " "  -58.864           -1340.152 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.315             -46.950 clk_div_10:ckDv10\|clkOut  " "   -3.315             -46.950 clk_div_10:ckDv10\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.514             -17.565 clk_div:ckDv1\|clkOut  " "   -1.514             -17.565 clk_div:ckDv1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.166             -12.111 clk_div_5:ckDv5\|clkOut  " "   -1.166             -12.111 clk_div_5:ckDv5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236368016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.379 " "Worst-case hold slack is 0.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 clk_div_10:ckDv10\|clkOut  " "    0.379               0.000 clk_div_10:ckDv10\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 clk50  " "    0.384               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk_div:ckDv1\|clkOut  " "    0.403               0.000 clk_div:ckDv1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 clk_div_5:ckDv5\|clkOut  " "    0.404               0.000 clk_div_5:ckDv5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236368028 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726236368040 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726236368047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -320.395 clk50  " "   -3.000            -320.395 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 clk_div_10:ckDv10\|clkOut  " "   -1.285             -30.840 clk_div_10:ckDv10\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -29.555 clk_div_5:ckDv5\|clkOut  " "   -1.285             -29.555 clk_div_5:ckDv5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -26.985 clk_div:ckDv1\|clkOut  " "   -1.285             -26.985 clk_div:ckDv1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236368056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236368056 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726236368377 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1726236368413 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1726236369013 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726236369158 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726236369178 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726236369178 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -53.103 " "Worst-case setup slack is -53.103" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -53.103           -1194.745 clk50  " "  -53.103           -1194.745 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.910             -41.255 clk_div_10:ckDv10\|clkOut  " "   -2.910             -41.255 clk_div_10:ckDv10\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.291             -13.798 clk_div:ckDv1\|clkOut  " "   -1.291             -13.798 clk_div:ckDv1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.957              -8.790 clk_div_5:ckDv5\|clkOut  " "   -0.957              -8.790 clk_div_5:ckDv5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236369184 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk50  " "    0.338               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 clk_div:ckDv1\|clkOut  " "    0.353               0.000 clk_div:ckDv1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk_div_10:ckDv10\|clkOut  " "    0.354               0.000 clk_div_10:ckDv10\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clk_div_5:ckDv5\|clkOut  " "    0.354               0.000 clk_div_5:ckDv5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236369206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726236369226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726236369255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -320.395 clk50  " "   -3.000            -320.395 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -30.840 clk_div_10:ckDv10\|clkOut  " "   -1.285             -30.840 clk_div_10:ckDv10\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -29.555 clk_div_5:ckDv5\|clkOut  " "   -1.285             -29.555 clk_div_5:ckDv5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -26.985 clk_div:ckDv1\|clkOut  " "   -1.285             -26.985 clk_div:ckDv1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236369262 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726236369607 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726236369754 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1726236369762 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1726236369762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.353 " "Worst-case setup slack is -28.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.353            -542.787 clk50  " "  -28.353            -542.787 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.132             -15.737 clk_div_10:ckDv10\|clkOut  " "   -1.132             -15.737 clk_div_10:ckDv10\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219              -0.723 clk_div:ckDv1\|clkOut  " "   -0.219              -0.723 clk_div:ckDv1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.055              -0.055 clk_div_5:ckDv5\|clkOut  " "   -0.055              -0.055 clk_div_5:ckDv5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236369770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 clk50  " "    0.173               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk_div_10:ckDv10\|clkOut  " "    0.174               0.000 clk_div_10:ckDv10\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 clk_div:ckDv1\|clkOut  " "    0.181               0.000 clk_div:ckDv1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk_div_5:ckDv5\|clkOut  " "    0.182               0.000 clk_div_5:ckDv5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236369786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726236369797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1726236369809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -266.328 clk50  " "   -3.000            -266.328 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 clk_div_10:ckDv10\|clkOut  " "   -1.000             -24.000 clk_div_10:ckDv10\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -23.000 clk_div_5:ckDv5\|clkOut  " "   -1.000             -23.000 clk_div_5:ckDv5\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -21.000 clk_div:ckDv1\|clkOut  " "   -1.000             -21.000 clk_div:ckDv1\|clkOut " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726236369822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726236369822 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726236371192 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726236371196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726236371508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 11:06:11 2024 " "Processing ended: Fri Sep 13 11:06:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726236371508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726236371508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726236371508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726236371508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1726236373458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726236373459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 13 11:06:13 2024 " "Processing started: Fri Sep 13 11:06:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726236373459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726236373459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off intercepte -c intercepte " "Command: quartus_eda --read_settings_files=off --write_settings_files=off intercepte -c intercepte" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726236373459 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1726236374263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "intercepte.vo C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/simulation/questa/ simulation " "Generated file intercepte.vo in folder \"C:/Users/ufabc/Documents/EDM-PROJETO-FINAL/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1726236374643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726236374711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 13 11:06:14 2024 " "Processing ended: Fri Sep 13 11:06:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726236374711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726236374711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726236374711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1726236374711 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 25 s " "Quartus Prime Full Compilation was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1726236375512 ""}
