#ifndef	__STM32F429_HW_GPIO_REG_H__
#define	__STM32F429_HW_GPIO_REG_H__

#define	STM32F429_HW_GPIO_REG_MODER		0x000
#define	STM32F429_HW_GPIO_REG_OTYPER		0x004
#define	STM32F429_HW_GPIO_REG_OSPEEDR		0x008
#define	STM32F429_HW_GPIO_REG_PUPDR		0x00c
#define	STM32F429_HW_GPIO_REG_IDR		0x010
#define	STM32F429_HW_GPIO_REG_ODR		0x014
#define	STM32F429_HW_GPIO_REG_BSRR		0x018
#define	STM32F429_HW_GPIO_REG_LCKR		0x01c
#define	STM32F429_HW_GPIO_REG_LCKR		0x01c
#define	STM32F429_HW_GPIO_REG_AFRL		0x020
#define	STM32F429_HW_GPIO_REG_AFRH		0x024

#endif	/* __STM32F429_HW_GPIO_REG_H__ */
