// Seed: 3378849681
module module_0 #(
    parameter id_3 = 32'd15
) (
    output supply1 id_0
    , id_2
);
  wire _id_3;
  logic id_4;
  logic [-1 : id_3] id_5;
  ;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd0
) (
    output tri1 id_0,
    output uwire id_1,
    output supply1 id_2,
    input wor _id_3
);
  assign id_2 = id_3;
  always @(posedge -1 or posedge 1) $unsigned(25);
  ;
  module_0 modCall_1 (id_2);
  wire  [  1  :  id_3  |  -1  ]  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
endmodule
