# Applicable at least to STM32F4 and STM32F7.

_include:
  - ./rcc_common.yaml

RCC:
  PLLCFGR:
    _merge: ["PLLM*", "PLLN*", "PLLP*", "PLLQ*"]
    PLLSRC:
      HSI: [0, "HSI clock selected as PLL and PLLI2S clock entry"]
      HSE: [1, "HSE oscillator clock selected as PLL and PLLI2S clock entry"]
    PLLQ: [2, 15]
    PLLP:
      DIV2: [0, "PLLP=2"]
      DIV4: [1, "PLLP=4"]
      DIV6: [2, "PLLP=6"]
      DIV8: [3, "PLLP=8"]
    PLLN: [50, 432]
    PLLM: [2, 63]
  CFGR:
    MCO2:
      SYSCLK: [0, "System clock (SYSCLK) selected"]
      PLLI2S: [1, "PLLI2S clock selected"]
      HSE: [2, "HSE oscillator clock selected"]
      PLL: [3, "PLL clock selected"]
    "MCO*PRE":
      DIV1: [0, "No division"]
      DIV2: [4, "Division by 2"]
      DIV3: [5, "Division by 3"]
      DIV4: [6, "Division by 4"]
      DIV5: [7, "Division by 5"]
    MCO1:
      HSI: [0, "HSI clock selected"]
      LSE: [1, "LSE oscillator selected"]
      HSE: [2, "HSE oscillator clock selected"]
      PLL: [3, "PLL clock selected"]
    RTCPRE: [0, 31]
  "A?B?LPENR":
    "*LPEN":
      DisabledInSleep: [0, "Selected module is disabled during Sleep mode"]
      EnabledInSleep: [1, "Selected module is enabled during Sleep mode"]
