time,event,event_type,process,device,ready_queue,wait_queue,cpus,ios
7,1 added to ready queue,enqueue,1,,['1'],[],"[None, None]",[None]
7,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",[None]
9,2 added to ready queue,enqueue,2,,['2'],[],"['1', None]",[None]
9,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['2', '1']",[],"[None, None]",[None]
9,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]",[None]
9,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']",[None]
11,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],[],"[None, '1']",[None]
11,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['2', '1']",[],"[None, None]",[None]
11,2 dispatched to CPU0,dispatch_cpu,2,CPU0,['1'],[],"['2', None]",[None]
11,1 dispatched to CPU1,dispatch_cpu,1,CPU1,[],[],"['2', '1']",[None]
13,2 finished CPU → wait queue,cpu_to_io,2,CPU0,[],['2'],"[None, '1']",[None]
13,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,['1'],['2'],"[None, None]",[None]
13,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['2'],"['1', None]",[None]
13,2 dispatched to IO0,dispatch_io,2,IO0,[],[],"['1', None]",['2']
14,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],[],"[None, None]",['2']
14,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",['2']
16,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, None]",['2']
16,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', None]",['2']
17,3 added to ready queue,enqueue,3,,['3'],[],"['1', None]",['2']
17,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']",['2']
18,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3']",['2']
18,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '3']",['2']
19,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],[],"['1', None]",['2']
19,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],[],"['1', '3']",['2']
20,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '3']",['2']
20,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '3']",['2']
21,3 finished CPU → wait queue,cpu_to_io,3,CPU1,[],['3'],"['1', None]",['2']
22,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['3'],"[None, None]",['2']
22,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['3'],"['1', None]",['2']
24,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['3'],"[None, None]",['2']
24,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['3'],"['1', None]",['2']
26,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['3'],"[None, None]",['2']
26,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['3'],"['1', None]",['2']
27,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],['3'],"['1', None]",[None]
27,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],['3'],"['1', '2']",[None]
27,3 dispatched to IO0,dispatch_io,3,IO0,[],[],"['1', '2']",['3']
28,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],[],"[None, '2']",['3']
28,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],[],"['1', '2']",['3']
29,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],[],"['1', None]",['3']
29,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],[],"['1', '2']",['3']
30,4 added to ready queue,enqueue,4,,['4'],[],"['1', '2']",['3']
30,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['4', '1']",[],"[None, '2']",['3']
30,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['1'],[],"['4', '2']",['3']
31,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['1', '2']",[],"['4', None]",['3']
31,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['2'],[],"['4', '1']",['3']
32,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['2', '4']",[],"[None, '1']",['3']
32,1 finished CPU → ready queue,cpu_to_ready,1,CPU1,"['2', '4', '1']",[],"[None, None]",['3']
32,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['4', '1']",[],"['2', None]",['3']
32,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['1'],[],"['2', '4']",['3']
33,2 finished CPU → wait queue,cpu_to_io,2,CPU0,['1'],['2'],"[None, '4']",['3']
33,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['2'],"['1', '4']",['3']
34,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],['2'],"['1', None]",['3']
34,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['2'],"['1', '4']",['3']
35,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['2'],"[None, '4']",['3']
35,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['2'],"['1', '4']",['3']
36,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],['2'],"['1', None]",['3']
36,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['2'],"['1', '4']",['3']
37,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['2'],"[None, '4']",['3']
37,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['2'],"['1', '4']",['3']
38,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],['2'],"['1', None]",['3']
38,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],['2'],"['1', '4']",['3']
39,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],['2'],"[None, '4']",['3']
39,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],['2'],"['1', '4']",['3']
40,4 finished CPU → wait queue,cpu_to_io,4,CPU1,[],"['2', '4']","['1', None]",['3']
41,1 finished CPU → wait queue,cpu_to_io,1,CPU0,[],"['2', '4', '1']","[None, None]",['3']
44,3 finished I/O → ready queue,io_to_ready,3,IO0,['3'],"['2', '4', '1']","[None, None]",[None]
44,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['2', '4', '1']","['3', None]",[None]
44,2 dispatched to IO0,dispatch_io,2,IO0,[],"['4', '1']","['3', None]",['2']
45,5 added to ready queue,enqueue,5,,['5'],"['4', '1']","['3', None]",['2']
45,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['4', '1']","['3', '5']",['2']
46,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['4', '1']","[None, '5']",['2']
46,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['4', '1']","['3', '5']",['2']
47,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,['5'],"['4', '1']","['3', None]",['2']
47,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['4', '1']","['3', '5']",['2']
48,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['4', '1']","[None, '5']",['2']
48,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['3', '5']","['4', '1']","[None, None]",['2']
48,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['5'],"['4', '1']","['3', None]",['2']
48,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['4', '1']","['3', '5']",['2']
50,6 added to ready queue,enqueue,6,,['6'],"['4', '1']","['3', '5']",['2']
50,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '3']","['4', '1']","[None, '5']",['2']
50,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['6', '3', '5']","['4', '1']","[None, None]",['2']
50,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['3', '5']","['4', '1']","['6', None]",['2']
50,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['5'],"['4', '1']","['6', '3']",['2']
52,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['5', '6']","['4', '1']","[None, '3']",['2']
52,3 finished CPU → wait queue,cpu_to_io,3,CPU1,"['5', '6']","['4', '1', '3']","[None, None]",['2']
52,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['6'],"['4', '1', '3']","['5', None]",['2']
52,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['4', '1', '3']","['5', '6']",['2']
54,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['4', '1', '3']","[None, '6']",['2']
54,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['5', '6']","['4', '1', '3']","[None, None]",['2']
54,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['6'],"['4', '1', '3']","['5', None]",['2']
54,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['4', '1', '3']","['5', '6']",['2']
55,7 added to ready queue,enqueue,7,,['7'],"['4', '1', '3']","['5', '6']",['2']
56,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['7', '5']","['4', '1', '3']","[None, '6']",['2']
56,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['7', '5', '6']","['4', '1', '3']","[None, None]",['2']
56,7 dispatched to CPU0,dispatch_cpu,7,CPU0,"['5', '6']","['4', '1', '3']","['7', None]",['2']
56,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['6'],"['4', '1', '3']","['7', '5']",['2']
57,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['6', '5']","['4', '1', '3']","['7', None]",['2']
57,6 dispatched to CPU1,dispatch_cpu,6,CPU1,['5'],"['4', '1', '3']","['7', '6']",['2']
58,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,"['5', '7']","['4', '1', '3']","[None, '6']",['2']
58,5 dispatched to CPU0,dispatch_cpu,5,CPU0,['7'],"['4', '1', '3']","['5', '6']",['2']
59,6 finished CPU → wait queue,cpu_to_io,6,CPU1,['7'],"['4', '1', '3', '6']","['5', None]",['2']
59,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['4', '1', '3', '6']","['5', '7']",['2']
60,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['4', '1', '3', '6']","[None, '7']",['2']
60,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['4', '1', '3', '6']","['5', '7']",['2']
61,7 finished CPU → wait queue,cpu_to_io,7,CPU1,[],"['4', '1', '3', '6', '7']","['5', None]",['2']
62,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,['5'],"['4', '1', '3', '6', '7']","[None, None]",['2']
62,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['4', '1', '3', '6', '7']","['5', None]",['2']
64,8 added to ready queue,enqueue,8,,['8'],"['4', '1', '3', '6', '7']","['5', None]",['2']
64,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['8', '5']","['4', '1', '3', '6', '7']","[None, None]",['2']
64,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['5'],"['4', '1', '3', '6', '7']","['8', None]",['2']
64,5 dispatched to CPU1,dispatch_cpu,5,CPU1,[],"['4', '1', '3', '6', '7']","['8', '5']",['2']
65,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['4', '1', '3', '6', '7']","['8', '5']",[None]
65,4 dispatched to IO0,dispatch_io,4,IO0,['2'],"['1', '3', '6', '7']","['8', '5']",['4']
66,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '8']","['1', '3', '6', '7']","[None, '5']",['4']
66,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '8', '5']","['1', '3', '6', '7']","[None, None]",['4']
66,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['8', '5']","['1', '3', '6', '7']","['2', None]",['4']
66,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['5'],"['1', '3', '6', '7']","['2', '8']",['4']
68,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,"['5', '2']","['1', '3', '6', '7']","[None, '8']",['4']
68,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['5', '2', '8']","['1', '3', '6', '7']","[None, None]",['4']
68,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '8']","['1', '3', '6', '7']","['5', None]",['4']
68,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['8'],"['1', '3', '6', '7']","['5', '2']",['4']
70,5 finished CPU → ready queue,cpu_to_ready,5,CPU0,"['8', '5']","['1', '3', '6', '7']","[None, '2']",['4']
70,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['8', '5', '2']","['1', '3', '6', '7']","[None, None]",['4']
70,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '2']","['1', '3', '6', '7']","['8', None]",['4']
70,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['2'],"['1', '3', '6', '7']","['8', '5']",['4']
72,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['2', '8']","['1', '3', '6', '7']","[None, '5']",['4']
72,5 preempted (RR quantum expired),preempt_cpu,5,CPU1,"['2', '8', '5']","['1', '3', '6', '7']","[None, None]",['4']
72,2 dispatched to CPU0,dispatch_cpu,2,CPU0,"['8', '5']","['1', '3', '6', '7']","['2', None]",['4']
72,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['5'],"['1', '3', '6', '7']","['2', '8']",['4']
74,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,"['5', '2']","['1', '3', '6', '7']","[None, '8']",['4']
74,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['5', '2', '8']","['1', '3', '6', '7']","[None, None]",['4']
74,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['2', '8']","['1', '3', '6', '7']","['5', None]",['4']
74,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['8'],"['1', '3', '6', '7']","['5', '2']",['4']
76,5 preempted (RR quantum expired),preempt_cpu,5,CPU0,"['8', '5']","['1', '3', '6', '7']","[None, '2']",['4']
76,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['8', '5', '2']","['1', '3', '6', '7']","[None, None]",['4']
76,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['5', '2']","['1', '3', '6', '7']","['8', None]",['4']
76,5 dispatched to CPU1,dispatch_cpu,5,CPU1,['2'],"['1', '3', '6', '7']","['8', '5']",['4']
77,5 finished CPU → ready queue,cpu_to_ready,5,CPU1,"['2', '5']","['1', '3', '6', '7']","['8', None]",['4']
77,2 dispatched to CPU1,dispatch_cpu,2,CPU1,['5'],"['1', '3', '6', '7']","['8', '2']",['4']
78,9 added to ready queue,enqueue,9,,"['5', '9']","['1', '3', '6', '7']","['8', '2']",['4']
78,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['5', '9', '8']","['1', '3', '6', '7']","[None, '2']",['4']
78,5 dispatched to CPU0,dispatch_cpu,5,CPU0,"['9', '8']","['1', '3', '6', '7']","['5', '2']",['4']
79,2 finished CPU → wait queue,cpu_to_io,2,CPU1,"['9', '8']","['1', '3', '6', '7', '2']","['5', None]",['4']
79,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['8'],"['1', '3', '6', '7', '2']","['5', '9']",['4']
80,5 finished CPU → wait queue,cpu_to_io,5,CPU0,['8'],"['1', '3', '6', '7', '2', '5']","[None, '9']",['4']
80,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['1', '3', '6', '7', '2', '5']","['8', '9']",['4']
81,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,['8'],"['1', '3', '6', '7', '2', '5']","[None, '9']",['4']
81,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '9']","['1', '3', '6', '7', '2', '5']","[None, None]",['4']
81,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['9'],"['1', '3', '6', '7', '2', '5']","['8', None]",['4']
81,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['1', '3', '6', '7', '2', '5']","['8', '9']",['4']
83,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['1', '3', '6', '7', '2', '5']","[None, '9']",['4']
83,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '9']","['1', '3', '6', '7', '2', '5']","[None, None]",['4']
83,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['9'],"['1', '3', '6', '7', '2', '5']","['8', None]",['4']
83,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],"['1', '3', '6', '7', '2', '5']","['8', '9']",['4']
84,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['1', '3', '6', '7', '2', '5']","['8', '9']",[None]
84,1 dispatched to IO0,dispatch_io,1,IO0,['4'],"['3', '6', '7', '2', '5']","['8', '9']",['1']
85,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['4', '8']","['3', '6', '7', '2', '5']","[None, '9']",['1']
85,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['4', '8', '9']","['3', '6', '7', '2', '5']","[None, None]",['1']
85,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '9']","['3', '6', '7', '2', '5']","['4', None]",['1']
85,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['9'],"['3', '6', '7', '2', '5']","['4', '8']",['1']
87,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['9', '4']","['3', '6', '7', '2', '5']","[None, '8']",['1']
87,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['9', '4', '8']","['3', '6', '7', '2', '5']","[None, None]",['1']
87,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['4', '8']","['3', '6', '7', '2', '5']","['9', None]",['1']
87,4 dispatched to CPU1,dispatch_cpu,4,CPU1,['8'],"['3', '6', '7', '2', '5']","['9', '4']",['1']
89,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,"['8', '9']","['3', '6', '7', '2', '5']","[None, '4']",['1']
89,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,"['8', '9', '4']","['3', '6', '7', '2', '5']","[None, None]",['1']
89,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['9', '4']","['3', '6', '7', '2', '5']","['8', None]",['1']
89,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['4'],"['3', '6', '7', '2', '5']","['8', '9']",['1']
91,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['4', '8']","['3', '6', '7', '2', '5']","[None, '9']",['1']
91,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['4', '8', '9']","['3', '6', '7', '2', '5']","[None, None]",['1']
91,4 dispatched to CPU0,dispatch_cpu,4,CPU0,"['8', '9']","['3', '6', '7', '2', '5']","['4', None]",['1']
91,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['9'],"['3', '6', '7', '2', '5']","['4', '8']",['1']
92,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['9', '8']","['3', '6', '7', '2', '5']","['4', None]",['1']
92,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['8'],"['3', '6', '7', '2', '5']","['4', '9']",['1']
93,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,"['8', '4']","['3', '6', '7', '2', '5']","[None, '9']",['1']
93,1 finished I/O → ready queue,io_to_ready,1,IO0,"['8', '4', '1']","['3', '6', '7', '2', '5']","[None, '9']",[None]
93,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['4', '1']","['3', '6', '7', '2', '5']","['8', '9']",[None]
93,3 dispatched to IO0,dispatch_io,3,IO0,"['4', '1']","['6', '7', '2', '5']","['8', '9']",['3']
94,9 finished CPU → ready queue,cpu_to_ready,9,CPU1,"['4', '1', '9']","['6', '7', '2', '5']","['8', None]",['3']
94,4 dispatched to CPU1,dispatch_cpu,4,CPU1,"['1', '9']","['6', '7', '2', '5']","['8', '4']",['3']
95,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '9', '8']","['6', '7', '2', '5']","[None, '4']",['3']
95,4 finished CPU → wait queue,cpu_to_io,4,CPU1,"['1', '9', '8']","['6', '7', '2', '5', '4']","[None, None]",['3']
95,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '8']","['6', '7', '2', '5', '4']","['1', None]",['3']
95,9 dispatched to CPU1,dispatch_cpu,9,CPU1,['8'],"['6', '7', '2', '5', '4']","['1', '9']",['3']
96,3 finished I/O → ready queue,io_to_ready,3,IO0,"['8', '3']","['6', '7', '2', '5', '4']","['1', '9']",[None]
96,6 dispatched to IO0,dispatch_io,6,IO0,"['8', '3']","['7', '2', '5', '4']","['1', '9']",['6']
97,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['8', '3', '1']","['7', '2', '5', '4']","[None, '9']",['6']
97,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '3', '1', '9']","['7', '2', '5', '4']","[None, None]",['6']
97,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '1', '9']","['7', '2', '5', '4']","['8', None]",['6']
97,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['1', '9']","['7', '2', '5', '4']","['8', '3']",['6']
99,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '9', '8']","['7', '2', '5', '4']","[None, '3']",['6']
99,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '9', '8', '3']","['7', '2', '5', '4']","[None, None]",['6']
99,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['9', '8', '3']","['7', '2', '5', '4']","['1', None]",['6']
99,9 dispatched to CPU1,dispatch_cpu,9,CPU1,"['8', '3']","['7', '2', '5', '4']","['1', '9']",['6']
101,10 added to ready queue,enqueue,10,,"['8', '3', '10']","['7', '2', '5', '4']","['1', '9']",['6']
101,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['8', '3', '10', '1']","['7', '2', '5', '4']","[None, '9']",['6']
101,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,"['8', '3', '10', '1', '9']","['7', '2', '5', '4']","[None, None]",['6']
101,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '10', '1', '9']","['7', '2', '5', '4']","['8', None]",['6']
101,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['10', '1', '9']","['7', '2', '5', '4']","['8', '3']",['6']
103,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['10', '1', '9', '8']","['7', '2', '5', '4']","[None, '3']",['6']
103,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['10', '1', '9', '8', '3']","['7', '2', '5', '4']","[None, None]",['6']
103,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['1', '9', '8', '3']","['7', '2', '5', '4']","['10', None]",['6']
103,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['9', '8', '3']","['7', '2', '5', '4']","['10', '1']",['6']
105,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,"['9', '8', '3', '10']","['7', '2', '5', '4']","[None, '1']",['6']
105,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['9', '8', '3', '10', '1']","['7', '2', '5', '4']","[None, None]",['6']
105,9 dispatched to CPU0,dispatch_cpu,9,CPU0,"['8', '3', '10', '1']","['7', '2', '5', '4']","['9', None]",['6']
105,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '10', '1']","['7', '2', '5', '4']","['9', '8']",['6']
107,9 finished CPU → wait queue,cpu_to_io,9,CPU0,"['3', '10', '1']","['7', '2', '5', '4', '9']","[None, '8']",['6']
107,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['3', '10', '1', '8']","['7', '2', '5', '4', '9']","[None, None]",['6']
107,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '1', '8']","['7', '2', '5', '4', '9']","['3', None]",['6']
107,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['1', '8']","['7', '2', '5', '4', '9']","['3', '10']",['6']
109,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['1', '8', '3']","['7', '2', '5', '4', '9']","[None, '10']",['6']
109,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['1', '8', '3', '10']","['7', '2', '5', '4', '9']","[None, None]",['6']
109,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '3', '10']","['7', '2', '5', '4', '9']","['1', None]",['6']
109,8 dispatched to CPU1,dispatch_cpu,8,CPU1,"['3', '10']","['7', '2', '5', '4', '9']","['1', '8']",['6']
110,6 finished I/O → ready queue,io_to_ready,6,IO0,"['3', '10', '6']","['7', '2', '5', '4', '9']","['1', '8']",[None]
110,7 dispatched to IO0,dispatch_io,7,IO0,"['3', '10', '6']","['2', '5', '4', '9']","['1', '8']",['7']
111,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '10', '6', '1']","['2', '5', '4', '9']","[None, '8']",['7']
111,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['3', '10', '6', '1', '8']","['2', '5', '4', '9']","[None, None]",['7']
111,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['10', '6', '1', '8']","['2', '5', '4', '9']","['3', None]",['7']
111,10 dispatched to CPU1,dispatch_cpu,10,CPU1,"['6', '1', '8']","['2', '5', '4', '9']","['3', '10']",['7']
113,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['6', '1', '8', '3']","['2', '5', '4', '9']","[None, '10']",['7']
113,10 preempted (RR quantum expired),preempt_cpu,10,CPU1,"['6', '1', '8', '3', '10']","['2', '5', '4', '9']","[None, None]",['7']
113,6 dispatched to CPU0,dispatch_cpu,6,CPU0,"['1', '8', '3', '10']","['2', '5', '4', '9']","['6', None]",['7']
113,1 dispatched to CPU1,dispatch_cpu,1,CPU1,"['8', '3', '10']","['2', '5', '4', '9']","['6', '1']",['7']
115,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,"['8', '3', '10', '6']","['2', '5', '4', '9']","[None, '1']",['7']
115,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['8', '3', '10', '6', '1']","['2', '5', '4', '9']","[None, None]",['7']
115,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '10', '6', '1']","['2', '5', '4', '9']","['8', None]",['7']
115,3 dispatched to CPU1,dispatch_cpu,3,CPU1,"['10', '6', '1']","['2', '5', '4', '9']","['8', '3']",['7']
117,8 finished CPU → ready queue,cpu_to_ready,8,CPU0,"['10', '6', '1', '8']","['2', '5', '4', '9']","[None, '3']",['7']
117,3 finished CPU → ready queue,cpu_to_ready,3,CPU1,"['10', '6', '1', '8', '3']","['2', '5', '4', '9']","[None, None]",['7']
117,10 dispatched to CPU0,dispatch_cpu,10,CPU0,"['6', '1', '8', '3']","['2', '5', '4', '9']","['10', None]",['7']
117,6 dispatched to CPU1,dispatch_cpu,6,CPU1,"['1', '8', '3']","['2', '5', '4', '9']","['10', '6']",['7']
119,10 finished CPU → wait queue,cpu_to_io,10,CPU0,"['1', '8', '3']","['2', '5', '4', '9', '10']","[None, '6']",['7']
119,6 finished CPU → wait queue,cpu_to_io,6,CPU1,"['1', '8', '3']","['2', '5', '4', '9', '10', '6']","[None, None]",['7']
119,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['8', '3']","['2', '5', '4', '9', '10', '6']","['1', None]",['7']
119,8 dispatched to CPU1,dispatch_cpu,8,CPU1,['3'],"['2', '5', '4', '9', '10', '6']","['1', '8']",['7']
121,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,"['3', '1']","['2', '5', '4', '9', '10', '6']","[None, '8']",['7']
121,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['3', '1', '8']","['2', '5', '4', '9', '10', '6']","[None, None]",['7']
121,3 dispatched to CPU0,dispatch_cpu,3,CPU0,"['1', '8']","['2', '5', '4', '9', '10', '6']","['3', None]",['7']
121,1 dispatched to CPU1,dispatch_cpu,1,CPU1,['8'],"['2', '5', '4', '9', '10', '6']","['3', '1']",['7']
123,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,"['8', '3']","['2', '5', '4', '9', '10', '6']","[None, '1']",['7']
123,1 preempted (RR quantum expired),preempt_cpu,1,CPU1,"['8', '3', '1']","['2', '5', '4', '9', '10', '6']","[None, None]",['7']
123,8 dispatched to CPU0,dispatch_cpu,8,CPU0,"['3', '1']","['2', '5', '4', '9', '10', '6']","['8', None]",['7']
123,3 dispatched to CPU1,dispatch_cpu,3,CPU1,['1'],"['2', '5', '4', '9', '10', '6']","['8', '3']",['7']
124,7 finished I/O → ready queue,io_to_ready,7,IO0,"['1', '7']","['2', '5', '4', '9', '10', '6']","['8', '3']",[None]
124,2 dispatched to IO0,dispatch_io,2,IO0,"['1', '7']","['5', '4', '9', '10', '6']","['8', '3']",['2']
125,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,"['1', '7', '8']","['5', '4', '9', '10', '6']","[None, '3']",['2']
125,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['1', '7', '8', '3']","['5', '4', '9', '10', '6']","[None, None]",['2']
125,1 dispatched to CPU0,dispatch_cpu,1,CPU0,"['7', '8', '3']","['5', '4', '9', '10', '6']","['1', None]",['2']
125,7 dispatched to CPU1,dispatch_cpu,7,CPU1,"['8', '3']","['5', '4', '9', '10', '6']","['1', '7']",['2']
126,1 finished CPU → wait queue,cpu_to_io,1,CPU0,"['8', '3']","['5', '4', '9', '10', '6', '1']","[None, '7']",['2']
126,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['3'],"['5', '4', '9', '10', '6', '1']","['8', '7']",['2']
127,8 finished CPU → wait queue,cpu_to_io,8,CPU0,['3'],"['5', '4', '9', '10', '6', '1', '8']","[None, '7']",['2']
127,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,"['3', '7']","['5', '4', '9', '10', '6', '1', '8']","[None, None]",['2']
127,3 dispatched to CPU0,dispatch_cpu,3,CPU0,['7'],"['5', '4', '9', '10', '6', '1', '8']","['3', None]",['2']
127,7 dispatched to CPU1,dispatch_cpu,7,CPU1,[],"['5', '4', '9', '10', '6', '1', '8']","['3', '7']",['2']
128,3 finished CPU → wait queue,cpu_to_io,3,CPU0,[],"['5', '4', '9', '10', '6', '1', '8', '3']","[None, '7']",['2']
129,7 preempted (RR quantum expired),preempt_cpu,7,CPU1,['7'],"['5', '4', '9', '10', '6', '1', '8', '3']","[None, None]",['2']
129,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['5', '4', '9', '10', '6', '1', '8', '3']","['7', None]",['2']
131,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['5', '4', '9', '10', '6', '1', '8', '3']","[None, None]",['2']
131,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['5', '4', '9', '10', '6', '1', '8', '3']","['7', None]",['2']
132,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['5', '4', '9', '10', '6', '1', '8', '3']","[None, None]",['2']
132,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['5', '4', '9', '10', '6', '1', '8', '3']","['7', None]",['2']
134,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['5', '4', '9', '10', '6', '1', '8', '3']","[None, None]",['2']
134,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['5', '4', '9', '10', '6', '1', '8', '3']","['7', None]",['2']
135,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['5', '4', '9', '10', '6', '1', '8', '3']","['7', None]",[None]
135,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['5', '4', '9', '10', '6', '1', '8', '3']","['7', '2']",[None]
135,5 dispatched to IO0,dispatch_io,5,IO0,[],"['4', '9', '10', '6', '1', '8', '3']","['7', '2']",['5']
136,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['4', '9', '10', '6', '1', '8', '3']","[None, '2']",['5']
136,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['4', '9', '10', '6', '1', '8', '3']","['7', '2']",['5']
137,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],"['4', '9', '10', '6', '1', '8', '3']","['7', None]",['5']
137,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['4', '9', '10', '6', '1', '8', '3']","['7', '2']",['5']
138,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['4', '9', '10', '6', '1', '8', '3']","[None, '2']",['5']
138,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['4', '9', '10', '6', '1', '8', '3']","['7', '2']",['5']
139,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,['2'],"['4', '9', '10', '6', '1', '8', '3']","['7', None]",['5']
139,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['4', '9', '10', '6', '1', '8', '3']","['7', '2']",['5']
140,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['4', '9', '10', '6', '1', '8', '3']","[None, '2']",['5']
140,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['4', '9', '10', '6', '1', '8', '3']","['7', '2']",['5']
141,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['4', '9', '10', '6', '1', '8', '3']","[None, '2']",['5']
141,2 preempted (RR quantum expired),preempt_cpu,2,CPU1,"['7', '2']","['4', '9', '10', '6', '1', '8', '3']","[None, None]",['5']
141,7 dispatched to CPU0,dispatch_cpu,7,CPU0,['2'],"['4', '9', '10', '6', '1', '8', '3']","['7', None]",['5']
141,2 dispatched to CPU1,dispatch_cpu,2,CPU1,[],"['4', '9', '10', '6', '1', '8', '3']","['7', '2']",['5']
142,2 finished CPU → wait queue,cpu_to_io,2,CPU1,[],"['4', '9', '10', '6', '1', '8', '3', '2']","['7', None]",['5']
143,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['4', '9', '10', '6', '1', '8', '3', '2']","[None, None]",['5']
143,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['4', '9', '10', '6', '1', '8', '3', '2']","['7', None]",['5']
145,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['4', '9', '10', '6', '1', '8', '3', '2']","[None, None]",['5']
145,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['4', '9', '10', '6', '1', '8', '3', '2']","['7', None]",['5']
147,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['4', '9', '10', '6', '1', '8', '3', '2']","[None, None]",['5']
147,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['4', '9', '10', '6', '1', '8', '3', '2']","['7', None]",['5']
149,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['4', '9', '10', '6', '1', '8', '3', '2']","[None, None]",['5']
149,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['4', '9', '10', '6', '1', '8', '3', '2']","['7', None]",['5']
151,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['4', '9', '10', '6', '1', '8', '3', '2']","[None, None]",['5']
151,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['4', '9', '10', '6', '1', '8', '3', '2']","['7', None]",['5']
153,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['4', '9', '10', '6', '1', '8', '3', '2', '7']","[None, None]",['5']
162,5 finished I/O → ready queue,io_to_ready,5,IO0,['5'],"['4', '9', '10', '6', '1', '8', '3', '2', '7']","[None, None]",[None]
162,5 dispatched to CPU0,dispatch_cpu,5,CPU0,[],"['4', '9', '10', '6', '1', '8', '3', '2', '7']","['5', None]",[None]
162,4 dispatched to IO0,dispatch_io,4,IO0,[],"['9', '10', '6', '1', '8', '3', '2', '7']","['5', None]",['4']
164,5 finished all bursts,finished,5,CPU0,[],"['9', '10', '6', '1', '8', '3', '2', '7']","[None, None]",['4']
178,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['9', '10', '6', '1', '8', '3', '2', '7']","[None, None]",[None]
178,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['9', '10', '6', '1', '8', '3', '2', '7']","['4', None]",[None]
178,9 dispatched to IO0,dispatch_io,9,IO0,[],"['10', '6', '1', '8', '3', '2', '7']","['4', None]",['9']
180,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '6', '1', '8', '3', '2', '7']","[None, None]",['9']
180,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '6', '1', '8', '3', '2', '7']","['4', None]",['9']
181,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['10', '6', '1', '8', '3', '2', '7']","[None, None]",['9']
181,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '6', '1', '8', '3', '2', '7']","['4', None]",['9']
183,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],"['10', '6', '1', '8', '3', '2', '7']","[None, None]",['9']
183,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '6', '1', '8', '3', '2', '7']","['4', None]",['9']
185,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '6', '1', '8', '3', '2', '7']","[None, None]",['9']
185,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '6', '1', '8', '3', '2', '7']","['4', None]",['9']
187,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['10', '6', '1', '8', '3', '2', '7']","[None, None]",['9']
187,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['10', '6', '1', '8', '3', '2', '7']","['4', None]",['9']
188,4 finished CPU → wait queue,cpu_to_io,4,CPU0,[],"['10', '6', '1', '8', '3', '2', '7', '4']","[None, None]",['9']
189,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['10', '6', '1', '8', '3', '2', '7', '4']","[None, None]",[None]
189,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['10', '6', '1', '8', '3', '2', '7', '4']","['9', None]",[None]
189,10 dispatched to IO0,dispatch_io,10,IO0,[],"['6', '1', '8', '3', '2', '7', '4']","['9', None]",['10']
191,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['6', '1', '8', '3', '2', '7', '4']","[None, None]",['10']
191,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['6', '1', '8', '3', '2', '7', '4']","['9', None]",['10']
193,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['6', '1', '8', '3', '2', '7', '4']","[None, None]",['10']
193,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['6', '1', '8', '3', '2', '7', '4']","['9', None]",['10']
195,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['6', '1', '8', '3', '2', '7', '4']","[None, None]",['10']
195,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['6', '1', '8', '3', '2', '7', '4']","['9', None]",['10']
197,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['6', '1', '8', '3', '2', '7', '4']","[None, None]",['10']
197,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['6', '1', '8', '3', '2', '7', '4']","['9', None]",['10']
199,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['6', '1', '8', '3', '2', '7', '4']","[None, None]",['10']
199,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['6', '1', '8', '3', '2', '7', '4']","['9', None]",['10']
200,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['6', '1', '8', '3', '2', '7', '4', '9']","[None, None]",['10']
208,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['6', '1', '8', '3', '2', '7', '4', '9']","[None, None]",[None]
208,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['6', '1', '8', '3', '2', '7', '4', '9']","['10', None]",[None]
208,6 dispatched to IO0,dispatch_io,6,IO0,[],"['1', '8', '3', '2', '7', '4', '9']","['10', None]",['6']
210,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['1', '8', '3', '2', '7', '4', '9']","[None, None]",['6']
210,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['1', '8', '3', '2', '7', '4', '9']","['10', None]",['6']
212,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['1', '8', '3', '2', '7', '4', '9']","[None, None]",['6']
212,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['1', '8', '3', '2', '7', '4', '9']","['10', None]",['6']
213,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['1', '8', '3', '2', '7', '4', '9']","[None, None]",['6']
213,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['1', '8', '3', '2', '7', '4', '9']","['10', None]",['6']
214,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['1', '8', '3', '2', '7', '4', '9']","[None, None]",['6']
214,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['1', '8', '3', '2', '7', '4', '9']","['10', None]",['6']
215,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],"['1', '8', '3', '2', '7', '4', '9']","['10', None]",[None]
215,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['1', '8', '3', '2', '7', '4', '9']","['10', '6']",[None]
215,1 dispatched to IO0,dispatch_io,1,IO0,[],"['8', '3', '2', '7', '4', '9']","['10', '6']",['1']
216,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['8', '3', '2', '7', '4', '9']","[None, '6']",['1']
216,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['8', '3', '2', '7', '4', '9']","['10', '6']",['1']
217,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['8', '3', '2', '7', '4', '9']","[None, '6']",['1']
217,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '6']","['8', '3', '2', '7', '4', '9']","[None, None]",['1']
217,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['6'],"['8', '3', '2', '7', '4', '9']","['10', None]",['1']
217,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['8', '3', '2', '7', '4', '9']","['10', '6']",['1']
219,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['8', '3', '2', '7', '4', '9']","[None, '6']",['1']
219,6 preempted (RR quantum expired),preempt_cpu,6,CPU1,"['10', '6']","['8', '3', '2', '7', '4', '9']","[None, None]",['1']
219,10 dispatched to CPU0,dispatch_cpu,10,CPU0,['6'],"['8', '3', '2', '7', '4', '9']","['10', None]",['1']
219,6 dispatched to CPU1,dispatch_cpu,6,CPU1,[],"['8', '3', '2', '7', '4', '9']","['10', '6']",['1']
220,10 finished CPU → ready queue,cpu_to_ready,10,CPU0,['10'],"['8', '3', '2', '7', '4', '9']","[None, '6']",['1']
220,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['8', '3', '2', '7', '4', '9']","['10', '6']",['1']
221,6 finished CPU → wait queue,cpu_to_io,6,CPU1,[],"['8', '3', '2', '7', '4', '9', '6']","['10', None]",['1']
222,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['8', '3', '2', '7', '4', '9', '6']","[None, None]",['1']
222,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['8', '3', '2', '7', '4', '9', '6']","['10', None]",['1']
224,10 preempted (RR quantum expired),preempt_cpu,10,CPU0,['10'],"['8', '3', '2', '7', '4', '9', '6']","[None, None]",['1']
224,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['8', '3', '2', '7', '4', '9', '6']","['10', None]",['1']
226,10 finished CPU → wait queue,cpu_to_io,10,CPU0,[],"['8', '3', '2', '7', '4', '9', '6', '10']","[None, None]",['1']
230,1 finished I/O → ready queue,io_to_ready,1,IO0,['1'],"['8', '3', '2', '7', '4', '9', '6', '10']","[None, None]",[None]
230,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['8', '3', '2', '7', '4', '9', '6', '10']","['1', None]",[None]
230,8 dispatched to IO0,dispatch_io,8,IO0,[],"['3', '2', '7', '4', '9', '6', '10']","['1', None]",['8']
232,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['3', '2', '7', '4', '9', '6', '10']","[None, None]",['8']
232,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['3', '2', '7', '4', '9', '6', '10']","['1', None]",['8']
234,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['3', '2', '7', '4', '9', '6', '10']","[None, None]",['8']
234,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['3', '2', '7', '4', '9', '6', '10']","['1', None]",['8']
236,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['3', '2', '7', '4', '9', '6', '10']","[None, None]",['8']
236,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['3', '2', '7', '4', '9', '6', '10']","['1', None]",['8']
238,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['3', '2', '7', '4', '9', '6', '10']","[None, None]",['8']
238,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['3', '2', '7', '4', '9', '6', '10']","['1', None]",['8']
240,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['3', '2', '7', '4', '9', '6', '10']","[None, None]",['8']
240,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['3', '2', '7', '4', '9', '6', '10']","['1', None]",['8']
242,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],"['3', '2', '7', '4', '9', '6', '10']","[None, None]",['8']
242,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['3', '2', '7', '4', '9', '6', '10']","['1', None]",['8']
244,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['3', '2', '7', '4', '9', '6', '10']","[None, None]",['8']
244,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['3', '2', '7', '4', '9', '6', '10']","['1', None]",['8']
246,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['3', '2', '7', '4', '9', '6', '10']","[None, None]",['8']
246,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['3', '2', '7', '4', '9', '6', '10']","['1', None]",['8']
248,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['3', '2', '7', '4', '9', '6', '10']","[None, None]",['8']
248,1 dispatched to CPU0,dispatch_cpu,1,CPU0,[],"['3', '2', '7', '4', '9', '6', '10']","['1', None]",['8']
250,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['3', '2', '7', '4', '9', '6', '10']","[None, None]",['8']
250,8 finished I/O → ready queue,io_to_ready,8,IO0,"['1', '8']","['3', '2', '7', '4', '9', '6', '10']","[None, None]",[None]
250,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['8'],"['3', '2', '7', '4', '9', '6', '10']","['1', None]",[None]
250,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['3', '2', '7', '4', '9', '6', '10']","['1', '8']",[None]
250,3 dispatched to IO0,dispatch_io,3,IO0,[],"['2', '7', '4', '9', '6', '10']","['1', '8']",['3']
252,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['2', '7', '4', '9', '6', '10']","[None, '8']",['3']
252,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['1', '8']","['2', '7', '4', '9', '6', '10']","[None, None]",['3']
252,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['8'],"['2', '7', '4', '9', '6', '10']","['1', None]",['3']
252,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['2', '7', '4', '9', '6', '10']","['1', '8']",['3']
254,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['2', '7', '4', '9', '6', '10']","[None, '8']",['3']
254,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['1', '8']","['2', '7', '4', '9', '6', '10']","[None, None]",['3']
254,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['8'],"['2', '7', '4', '9', '6', '10']","['1', None]",['3']
254,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['2', '7', '4', '9', '6', '10']","['1', '8']",['3']
256,1 finished CPU → ready queue,cpu_to_ready,1,CPU0,['1'],"['2', '7', '4', '9', '6', '10']","[None, '8']",['3']
256,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['1', '8']","['2', '7', '4', '9', '6', '10']","[None, None]",['3']
256,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['8'],"['2', '7', '4', '9', '6', '10']","['1', None]",['3']
256,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['2', '7', '4', '9', '6', '10']","['1', '8']",['3']
258,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['2', '7', '4', '9', '6', '10']","[None, '8']",['3']
258,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,"['1', '8']","['2', '7', '4', '9', '6', '10']","[None, None]",['3']
258,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['8'],"['2', '7', '4', '9', '6', '10']","['1', None]",['3']
258,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['2', '7', '4', '9', '6', '10']","['1', '8']",['3']
260,1 preempted (RR quantum expired),preempt_cpu,1,CPU0,['1'],"['2', '7', '4', '9', '6', '10']","[None, '8']",['3']
260,8 finished CPU → ready queue,cpu_to_ready,8,CPU1,"['1', '8']","['2', '7', '4', '9', '6', '10']","[None, None]",['3']
260,1 dispatched to CPU0,dispatch_cpu,1,CPU0,['8'],"['2', '7', '4', '9', '6', '10']","['1', None]",['3']
260,8 dispatched to CPU1,dispatch_cpu,8,CPU1,[],"['2', '7', '4', '9', '6', '10']","['1', '8']",['3']
261,1 finished all bursts,finished,1,CPU0,[],"['2', '7', '4', '9', '6', '10']","[None, '8']",['3']
262,8 preempted (RR quantum expired),preempt_cpu,8,CPU1,['8'],"['2', '7', '4', '9', '6', '10']","[None, None]",['3']
262,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['2', '7', '4', '9', '6', '10']","['8', None]",['3']
264,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['2', '7', '4', '9', '6', '10']","[None, None]",['3']
264,8 dispatched to CPU0,dispatch_cpu,8,CPU0,[],"['2', '7', '4', '9', '6', '10']","['8', None]",['3']
266,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['2', '7', '4', '9', '6', '10']","[None, None]",['3']
266,3 finished I/O → ready queue,io_to_ready,3,IO0,"['8', '3']","['2', '7', '4', '9', '6', '10']","[None, None]",[None]
266,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['3'],"['2', '7', '4', '9', '6', '10']","['8', None]",[None]
266,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['2', '7', '4', '9', '6', '10']","['8', '3']",[None]
266,2 dispatched to IO0,dispatch_io,2,IO0,[],"['7', '4', '9', '6', '10']","['8', '3']",['2']
268,8 preempted (RR quantum expired),preempt_cpu,8,CPU0,['8'],"['7', '4', '9', '6', '10']","[None, '3']",['2']
268,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,"['8', '3']","['7', '4', '9', '6', '10']","[None, None]",['2']
268,8 dispatched to CPU0,dispatch_cpu,8,CPU0,['3'],"['7', '4', '9', '6', '10']","['8', None]",['2']
268,3 dispatched to CPU1,dispatch_cpu,3,CPU1,[],"['7', '4', '9', '6', '10']","['8', '3']",['2']
270,8 finished all bursts,finished,8,CPU0,[],"['7', '4', '9', '6', '10']","[None, '3']",['2']
270,3 preempted (RR quantum expired),preempt_cpu,3,CPU1,['3'],"['7', '4', '9', '6', '10']","[None, None]",['2']
270,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['7', '4', '9', '6', '10']","['3', None]",['2']
272,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['7', '4', '9', '6', '10']","[None, None]",['2']
272,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['7', '4', '9', '6', '10']","['3', None]",['2']
273,3 finished CPU → ready queue,cpu_to_ready,3,CPU0,['3'],"['7', '4', '9', '6', '10']","[None, None]",['2']
273,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['7', '4', '9', '6', '10']","['3', None]",['2']
275,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['7', '4', '9', '6', '10']","[None, None]",['2']
275,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['7', '4', '9', '6', '10']","['3', None]",['2']
277,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['7', '4', '9', '6', '10']","[None, None]",['2']
277,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['7', '4', '9', '6', '10']","['3', None]",['2']
279,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['7', '4', '9', '6', '10']","[None, None]",['2']
279,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['7', '4', '9', '6', '10']","['3', None]",['2']
281,3 preempted (RR quantum expired),preempt_cpu,3,CPU0,['3'],"['7', '4', '9', '6', '10']","[None, None]",['2']
281,3 dispatched to CPU0,dispatch_cpu,3,CPU0,[],"['7', '4', '9', '6', '10']","['3', None]",['2']
282,3 finished all bursts,finished,3,CPU0,[],"['7', '4', '9', '6', '10']","[None, None]",['2']
287,2 finished I/O → ready queue,io_to_ready,2,IO0,['2'],"['7', '4', '9', '6', '10']","[None, None]",[None]
287,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['7', '4', '9', '6', '10']","['2', None]",[None]
287,7 dispatched to IO0,dispatch_io,7,IO0,[],"['4', '9', '6', '10']","['2', None]",['7']
289,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['4', '9', '6', '10']","[None, None]",['7']
289,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['4', '9', '6', '10']","['2', None]",['7']
291,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['4', '9', '6', '10']","[None, None]",['7']
291,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['4', '9', '6', '10']","['2', None]",['7']
293,2 preempted (RR quantum expired),preempt_cpu,2,CPU0,['2'],"['4', '9', '6', '10']","[None, None]",['7']
293,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['4', '9', '6', '10']","['2', None]",['7']
295,2 finished CPU → ready queue,cpu_to_ready,2,CPU0,['2'],"['4', '9', '6', '10']","[None, None]",['7']
295,2 dispatched to CPU0,dispatch_cpu,2,CPU0,[],"['4', '9', '6', '10']","['2', None]",['7']
296,2 finished all bursts,finished,2,CPU0,[],"['4', '9', '6', '10']","[None, None]",['7']
302,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['4', '9', '6', '10']","[None, None]",[None]
302,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['4', '9', '6', '10']","['7', None]",[None]
302,4 dispatched to IO0,dispatch_io,4,IO0,[],"['9', '6', '10']","['7', None]",['4']
304,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['9', '6', '10']","[None, None]",['4']
304,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['9', '6', '10']","['7', None]",['4']
306,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['9', '6', '10']","[None, None]",['4']
306,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['9', '6', '10']","['7', None]",['4']
308,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['9', '6', '10']","[None, None]",['4']
308,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['9', '6', '10']","['7', None]",['4']
309,7 finished CPU → wait queue,cpu_to_io,7,CPU0,[],"['9', '6', '10', '7']","[None, None]",['4']
312,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['9', '6', '10', '7']","[None, None]",[None]
312,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['9', '6', '10', '7']","['4', None]",[None]
312,9 dispatched to IO0,dispatch_io,9,IO0,[],"['6', '10', '7']","['4', None]",['9']
314,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['6', '10', '7']","[None, None]",['9']
314,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['6', '10', '7']","['4', None]",['9']
316,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['6', '10', '7']","[None, None]",['9']
316,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['6', '10', '7']","['4', None]",['9']
318,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['6', '10', '7']","[None, None]",['9']
318,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['6', '10', '7']","['4', None]",['9']
320,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],"['6', '10', '7']","[None, None]",['9']
320,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],"['6', '10', '7']","['4', None]",['9']
321,4 finished CPU → wait queue,cpu_to_io,4,CPU0,[],"['6', '10', '7', '4']","[None, None]",['9']
325,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],"['6', '10', '7', '4']","[None, None]",[None]
325,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['6', '10', '7', '4']","['9', None]",[None]
325,6 dispatched to IO0,dispatch_io,6,IO0,[],"['10', '7', '4']","['9', None]",['6']
327,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['10', '7', '4']","[None, None]",['6']
327,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['10', '7', '4']","['9', None]",['6']
329,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['10', '7', '4']","[None, None]",['6']
329,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['10', '7', '4']","['9', None]",['6']
331,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],"['10', '7', '4']","[None, None]",['6']
331,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['10', '7', '4']","['9', None]",['6']
333,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['10', '7', '4']","[None, None]",['6']
333,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['10', '7', '4']","['9', None]",['6']
335,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['10', '7', '4']","[None, None]",['6']
335,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['10', '7', '4']","['9', None]",['6']
337,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],"['10', '7', '4']","[None, None]",['6']
337,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],"['10', '7', '4']","['9', None]",['6']
339,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],"['10', '7', '4', '9']","[None, None]",['6']
343,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],"['10', '7', '4', '9']","[None, None]",[None]
343,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['10', '7', '4', '9']","['6', None]",[None]
343,10 dispatched to IO0,dispatch_io,10,IO0,[],"['7', '4', '9']","['6', None]",['10']
345,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '4', '9']","[None, None]",['10']
345,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '4', '9']","['6', None]",['10']
347,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '4', '9']","[None, None]",['10']
347,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '4', '9']","['6', None]",['10']
349,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],"['7', '4', '9']","[None, None]",['10']
349,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],"['7', '4', '9']","['6', None]",['10']
350,6 finished CPU → wait queue,cpu_to_io,6,CPU0,[],"['7', '4', '9', '6']","[None, None]",['10']
356,10 finished I/O → ready queue,io_to_ready,10,IO0,['10'],"['7', '4', '9', '6']","[None, None]",[None]
356,10 dispatched to CPU0,dispatch_cpu,10,CPU0,[],"['7', '4', '9', '6']","['10', None]",[None]
356,7 dispatched to IO0,dispatch_io,7,IO0,[],"['4', '9', '6']","['10', None]",['7']
357,10 finished all bursts,finished,10,CPU0,[],"['4', '9', '6']","[None, None]",['7']
367,7 finished I/O → ready queue,io_to_ready,7,IO0,['7'],"['4', '9', '6']","[None, None]",[None]
367,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['4', '9', '6']","['7', None]",[None]
367,4 dispatched to IO0,dispatch_io,4,IO0,[],"['9', '6']","['7', None]",['4']
369,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['9', '6']","[None, None]",['4']
369,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['9', '6']","['7', None]",['4']
371,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['9', '6']","[None, None]",['4']
371,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['9', '6']","['7', None]",['4']
372,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['9', '6']","[None, None]",['4']
372,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['9', '6']","['7', None]",['4']
374,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['9', '6']","[None, None]",['4']
374,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['9', '6']","['7', None]",['4']
376,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],"['9', '6']","[None, None]",['4']
376,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['9', '6']","['7', None]",['4']
378,7 finished CPU → ready queue,cpu_to_ready,7,CPU0,['7'],"['9', '6']","[None, None]",['4']
378,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],"['9', '6']","['7', None]",['4']
379,4 finished I/O → ready queue,io_to_ready,4,IO0,['4'],"['9', '6']","['7', None]",[None]
379,4 dispatched to CPU1,dispatch_cpu,4,CPU1,[],"['9', '6']","['7', '4']",[None]
379,9 dispatched to IO0,dispatch_io,9,IO0,[],['6'],"['7', '4']",['9']
380,7 preempted (RR quantum expired),preempt_cpu,7,CPU0,['7'],['6'],"[None, '4']",['9']
380,7 dispatched to CPU0,dispatch_cpu,7,CPU0,[],['6'],"['7', '4']",['9']
381,7 finished all bursts,finished,7,CPU0,[],['6'],"[None, '4']",['9']
381,4 preempted (RR quantum expired),preempt_cpu,4,CPU1,['4'],['6'],"[None, None]",['9']
381,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['6'],"['4', None]",['9']
383,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],['6'],"[None, None]",['9']
383,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['6'],"['4', None]",['9']
385,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],['6'],"[None, None]",['9']
385,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['6'],"['4', None]",['9']
387,4 finished CPU → ready queue,cpu_to_ready,4,CPU0,['4'],['6'],"[None, None]",['9']
387,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['6'],"['4', None]",['9']
389,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],['6'],"[None, None]",['9']
389,4 dispatched to CPU0,dispatch_cpu,4,CPU0,[],['6'],"['4', None]",['9']
391,4 preempted (RR quantum expired),preempt_cpu,4,CPU0,['4'],['6'],"[None, None]",['9']
391,9 finished I/O → ready queue,io_to_ready,9,IO0,"['4', '9']",['6'],"[None, None]",[None]
391,4 dispatched to CPU0,dispatch_cpu,4,CPU0,['9'],['6'],"['4', None]",[None]
391,9 dispatched to CPU1,dispatch_cpu,9,CPU1,[],['6'],"['4', '9']",[None]
391,6 dispatched to IO0,dispatch_io,6,IO0,[],[],"['4', '9']",['6']
392,4 finished all bursts,finished,4,CPU0,[],[],"[None, '9']",['6']
393,9 preempted (RR quantum expired),preempt_cpu,9,CPU1,['9'],[],"[None, None]",['6']
393,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],[],"['9', None]",['6']
395,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],[],"[None, None]",['6']
395,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],[],"['9', None]",['6']
396,9 finished CPU → ready queue,cpu_to_ready,9,CPU0,['9'],[],"[None, None]",['6']
396,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],[],"['9', None]",['6']
398,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],[],"[None, None]",['6']
398,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],[],"['9', None]",['6']
400,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],[],"[None, None]",['6']
400,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],[],"['9', None]",['6']
402,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],[],"[None, None]",['6']
402,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],[],"['9', None]",['6']
404,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],[],"[None, None]",['6']
404,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],[],"['9', None]",['6']
405,9 finished CPU → wait queue,cpu_to_io,9,CPU0,[],['9'],"[None, None]",['6']
407,6 finished I/O → ready queue,io_to_ready,6,IO0,['6'],['9'],"[None, None]",[None]
407,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],['9'],"['6', None]",[None]
407,9 dispatched to IO0,dispatch_io,9,IO0,[],[],"['6', None]",['9']
409,6 preempted (RR quantum expired),preempt_cpu,6,CPU0,['6'],[],"[None, None]",['9']
409,6 dispatched to CPU0,dispatch_cpu,6,CPU0,[],[],"['6', None]",['9']
411,6 finished all bursts,finished,6,CPU0,[],[],"[None, None]",['9']
425,9 finished I/O → ready queue,io_to_ready,9,IO0,['9'],[],"[None, None]",[None]
425,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],[],"['9', None]",[None]
427,9 preempted (RR quantum expired),preempt_cpu,9,CPU0,['9'],[],"[None, None]",[None]
427,9 dispatched to CPU0,dispatch_cpu,9,CPU0,[],[],"['9', None]",[None]
428,9 finished all bursts,finished,9,CPU0,[],[],"[None, None]",[None]
