<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: absmem.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">0.9.0</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_45e3ea34f8a3d0f10d903c0d85b95d4a.html">ilang</a></li><li class="navelem"><a class="el" href="dir_a32565401a088b1e3847ad9da183c480.html">vtarget-out</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">absmem.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// --- Hongce Zhang</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;</div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="preprocessor">#ifndef ABS_MEM_H__</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#define ABS_MEM_H__</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="verilog__gen_8h.html">ilang/verilog-out/verilog_gen.h</a>&gt;</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &lt;ilang/vtarget-out/absmem.h&gt;</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &lt;set&gt;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &lt;tuple&gt;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceilang.html">ilang</a> {</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_abs_mem.html">   18</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structilang_1_1_vlg_abs_mem.html">VlgAbsMem</a> {</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;  <span class="comment">// ---------------------- TYPES --------------- //</span></div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_abs_mem.html#ad9107759f1e2076b27d9bf0b52fc8808">   21</a></span>&#160;<span class="comment"></span>  <span class="keyword">using</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1rport__t.html">rport_t</a> = <a class="code" href="structilang_1_1_verilog_generator_base_1_1rport__t.html">VerilogGeneratorBase::rport_t</a>;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_abs_mem.html#ac7b7c420b47bf874d98b4b22b5451e56">   23</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="structilang_1_1_verilog_generator_base_1_1wport__t.html">wport_t</a> = <a class="code" href="structilang_1_1_verilog_generator_base_1_1wport__t.html">VerilogGeneratorBase::wport_t</a>;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  <span class="comment">// ---------------------- MEMBERS --------------- //</span></div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_abs_mem.html#abd9b633b62e47e8a08760be796035b2f">   27</a></span>&#160;<span class="comment"></span>  std::map&lt;unsigned, rport_t&gt; <a class="code" href="structilang_1_1_vlg_abs_mem.html#abd9b633b62e47e8a08760be796035b2f">vlg_rports</a>;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_abs_mem.html#ad2fd9589c552eace289539b6cbb04469">   29</a></span>&#160;  std::map&lt;unsigned, wport_t&gt; <a class="code" href="structilang_1_1_vlg_abs_mem.html#ad2fd9589c552eace289539b6cbb04469">vlg_wports</a>;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_abs_mem.html#a064a08ca8ef4a4ed56efbdb6dc442fb6">   31</a></span>&#160;  std::map&lt;unsigned, rport_t&gt; <a class="code" href="structilang_1_1_vlg_abs_mem.html#a064a08ca8ef4a4ed56efbdb6dc442fb6">ila_rports</a>;</div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_abs_mem.html#a381953b1770e288c07a9056ebf16a452">   33</a></span>&#160;  std::map&lt;unsigned, wport_t&gt; <a class="code" href="structilang_1_1_vlg_abs_mem.html#a381953b1770e288c07a9056ebf16a452">ila_wports</a>;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_abs_mem.html#aaa389772b290f686e97f64fc6bf4ef44">   36</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_abs_mem.html#aaa389772b290f686e97f64fc6bf4ef44">read_abstract</a>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_abs_mem.html#a582ae85da2482cc0bea25a37e52bfc7d">   38</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structilang_1_1_vlg_abs_mem.html#a582ae85da2482cc0bea25a37e52bfc7d">concrete_level</a>;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_abs_mem.html#af7df5bfa9f9998f8e97800a898ce3979">   40</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structilang_1_1_vlg_abs_mem.html#af7df5bfa9f9998f8e97800a898ce3979">data_width</a>;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_abs_mem.html#a4640f7d728161286b4643abff051a643">   42</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structilang_1_1_vlg_abs_mem.html#a4640f7d728161286b4643abff051a643">addr_width</a>;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_abs_mem.html#a83549501c6ef6eb46f0815dfed4ee07c">   44</a></span>&#160;  std::string <a class="code" href="structilang_1_1_vlg_abs_mem.html#a83549501c6ef6eb46f0815dfed4ee07c">ila_map_name</a>;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_abs_mem.html#a9bd77c2f2f03f2d02445f31ed660964c">   46</a></span>&#160;  std::string <a class="code" href="structilang_1_1_vlg_abs_mem.html#a9bd77c2f2f03f2d02445f31ed660964c">mem_name</a>;</div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structilang_1_1_vlg_abs_mem.html#a985b9a9799835860006b2b32e4ab1298">   48</a></span>&#160;  std::vector&lt;std::string&gt; <a class="code" href="structilang_1_1_vlg_abs_mem.html#a985b9a9799835860006b2b32e4ab1298">assumpts</a>;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keywordtype">bool</span> checked;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keyword">static</span> std::set&lt;int&gt; concrete_level_encountered;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="comment">// ------------------CONSTRUCTOR ----------- //</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"></span>  <a class="code" href="structilang_1_1_vlg_abs_mem.html#affe0106c17793768c9d524efb7485765">VlgAbsMem</a>();</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="comment">// ------------------ MEMBERS ------------- //</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="structilang_1_1_vlg_abs_mem.html#abf30c5ad32ca0837d1283bce52ad8814">SetAddrWidth</a>(<span class="keywordtype">unsigned</span> w);</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structilang_1_1_vlg_abs_mem.html#a6fe4086c6f811a4afc1e22578b53c4e9">SetDataWidth</a>(<span class="keywordtype">unsigned</span> w);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  std::string <a class="code" href="structilang_1_1_vlg_abs_mem.html#a79224d7d5e4fc82039d1555dafc0789c">MemEQSignalName</a>() <span class="keyword">const</span>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  std::string</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <a class="code" href="structilang_1_1_vlg_abs_mem.html#a7a705334cc422cd508dd31c9a3958eb5">GeneratingMemModuleSignalsInstantiation</a>(<a class="code" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a>&amp; gen,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                          <span class="keyword">const</span> std::string&amp; endCond);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="structilang_1_1_vlg_abs_mem.html#a8cfdbaec6fe32ddc9b5a4fb3f493543b">OutputMemFile</a>(std::ostream&amp; os);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="structilang_1_1_vlg_abs_mem.html#ad7a3ee3f6bce72455789c5d288deca9a">hasAbsMem</a>();</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="structilang_1_1_vlg_abs_mem.html#a23e9d713d469a85c673bdea32a4f1a8c">ClearAbsMemRecord</a>();</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}; <span class="comment">// class VlgAbsMem</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;}; <span class="comment">// namespace ilang</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#endif // ABS_MEM_H__</span></div><div class="ttc" id="structilang_1_1_verilog_generator_base_1_1wport__t_html"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1wport__t.html">ilang::VerilogGeneratorBase::wport_t</a></div><div class="ttdoc">type of write port </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:49</div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_a985b9a9799835860006b2b32e4ab1298"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#a985b9a9799835860006b2b32e4ab1298">ilang::VlgAbsMem::assumpts</a></div><div class="ttdeci">std::vector&lt; std::string &gt; assumpts</div><div class="ttdoc">the assumptions it has </div><div class="ttdef"><b>Definition:</b> absmem.h:48</div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_a23e9d713d469a85c673bdea32a4f1a8c"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#a23e9d713d469a85c673bdea32a4f1a8c">ilang::VlgAbsMem::ClearAbsMemRecord</a></div><div class="ttdeci">static void ClearAbsMemRecord()</div><div class="ttdoc">reset concrete_level (per-target). </div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_abf30c5ad32ca0837d1283bce52ad8814"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#abf30c5ad32ca0837d1283bce52ad8814">ilang::VlgAbsMem::SetAddrWidth</a></div><div class="ttdeci">void SetAddrWidth(unsigned w)</div><div class="ttdoc">SetAddrWidth, if already set, and different -&gt; error. </div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_ad2fd9589c552eace289539b6cbb04469"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#ad2fd9589c552eace289539b6cbb04469">ilang::VlgAbsMem::vlg_wports</a></div><div class="ttdeci">std::map&lt; unsigned, wport_t &gt; vlg_wports</div><div class="ttdoc">verilog write ports </div><div class="ttdef"><b>Definition:</b> absmem.h:29</div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_a83549501c6ef6eb46f0815dfed4ee07c"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#a83549501c6ef6eb46f0815dfed4ee07c">ilang::VlgAbsMem::ila_map_name</a></div><div class="ttdeci">std::string ila_map_name</div><div class="ttdoc">which ila state it is mapped to </div><div class="ttdef"><b>Definition:</b> absmem.h:44</div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_abd9b633b62e47e8a08760be796035b2f"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#abd9b633b62e47e8a08760be796035b2f">ilang::VlgAbsMem::vlg_rports</a></div><div class="ttdeci">std::map&lt; unsigned, rport_t &gt; vlg_rports</div><div class="ttdoc">verilog read ports </div><div class="ttdef"><b>Definition:</b> absmem.h:27</div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_a064a08ca8ef4a4ed56efbdb6dc442fb6"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#a064a08ca8ef4a4ed56efbdb6dc442fb6">ilang::VlgAbsMem::ila_rports</a></div><div class="ttdeci">std::map&lt; unsigned, rport_t &gt; ila_rports</div><div class="ttdoc">ila read ports </div><div class="ttdef"><b>Definition:</b> absmem.h:31</div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_a9bd77c2f2f03f2d02445f31ed660964c"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#a9bd77c2f2f03f2d02445f31ed660964c">ilang::VlgAbsMem::mem_name</a></div><div class="ttdeci">std::string mem_name</div><div class="ttdoc">which the name in rfmap </div><div class="ttdef"><b>Definition:</b> absmem.h:46</div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_a7a705334cc422cd508dd31c9a3958eb5"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#a7a705334cc422cd508dd31c9a3958eb5">ilang::VlgAbsMem::GeneratingMemModuleSignalsInstantiation</a></div><div class="ttdeci">std::string GeneratingMemModuleSignalsInstantiation(VerilogGeneratorBase &amp;gen, const std::string &amp;endCond)</div></div>
<div class="ttc" id="structilang_1_1_verilog_generator_base_1_1rport__t_html"><div class="ttname"><a href="structilang_1_1_verilog_generator_base_1_1rport__t.html">ilang::VerilogGeneratorBase::rport_t</a></div><div class="ttdoc">type of read port </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:40</div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_a79224d7d5e4fc82039d1555dafc0789c"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#a79224d7d5e4fc82039d1555dafc0789c">ilang::VlgAbsMem::MemEQSignalName</a></div><div class="ttdeci">std::string MemEQSignalName() const</div><div class="ttdoc">Get the memeq signal name. </div></div>
<div class="ttc" id="verilog__gen_8h_html"><div class="ttname"><a href="verilog__gen_8h.html">verilog_gen.h</a></div></div>
<div class="ttc" id="namespaceilang_html"><div class="ttname"><a href="namespaceilang.html">ilang</a></div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_aaa389772b290f686e97f64fc6bf4ef44"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#aaa389772b290f686e97f64fc6bf4ef44">ilang::VlgAbsMem::read_abstract</a></div><div class="ttdeci">bool read_abstract</div><div class="ttdoc">whether to abstract the memory read </div><div class="ttdef"><b>Definition:</b> absmem.h:36</div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_a4640f7d728161286b4643abff051a643"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#a4640f7d728161286b4643abff051a643">ilang::VlgAbsMem::addr_width</a></div><div class="ttdeci">unsigned addr_width</div><div class="ttdoc">widths , 0 stands for unknown </div><div class="ttdef"><b>Definition:</b> absmem.h:42</div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_a381953b1770e288c07a9056ebf16a452"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#a381953b1770e288c07a9056ebf16a452">ilang::VlgAbsMem::ila_wports</a></div><div class="ttdeci">std::map&lt; unsigned, wport_t &gt; ila_wports</div><div class="ttdoc">ila write ports </div><div class="ttdef"><b>Definition:</b> absmem.h:33</div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_a6fe4086c6f811a4afc1e22578b53c4e9"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#a6fe4086c6f811a4afc1e22578b53c4e9">ilang::VlgAbsMem::SetDataWidth</a></div><div class="ttdeci">void SetDataWidth(unsigned w)</div><div class="ttdoc">SetDataWidth. </div></div>
<div class="ttc" id="classilang_1_1_verilog_generator_base_html"><div class="ttname"><a href="classilang_1_1_verilog_generator_base.html">ilang::VerilogGeneratorBase</a></div><div class="ttdoc">Base class of VerilogGenerator. </div><div class="ttdef"><b>Definition:</b> verilog_gen.h:31</div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_a8cfdbaec6fe32ddc9b5a4fb3f493543b"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#a8cfdbaec6fe32ddc9b5a4fb3f493543b">ilang::VlgAbsMem::OutputMemFile</a></div><div class="ttdeci">static void OutputMemFile(std::ostream &amp;os)</div><div class="ttdoc">Output the memory module to the stream. </div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_a582ae85da2482cc0bea25a37e52bfc7d"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#a582ae85da2482cc0bea25a37e52bfc7d">ilang::VlgAbsMem::concrete_level</a></div><div class="ttdeci">unsigned concrete_level</div><div class="ttdoc">how many are considered to be concrete </div><div class="ttdef"><b>Definition:</b> absmem.h:38</div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html">ilang::VlgAbsMem</a></div><div class="ttdoc">a struct to store abstract memory </div><div class="ttdef"><b>Definition:</b> absmem.h:18</div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_af7df5bfa9f9998f8e97800a898ce3979"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#af7df5bfa9f9998f8e97800a898ce3979">ilang::VlgAbsMem::data_width</a></div><div class="ttdeci">unsigned data_width</div><div class="ttdoc">widths , 0 stands for unknown </div><div class="ttdef"><b>Definition:</b> absmem.h:40</div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_ad7a3ee3f6bce72455789c5d288deca9a"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#ad7a3ee3f6bce72455789c5d288deca9a">ilang::VlgAbsMem::hasAbsMem</a></div><div class="ttdeci">static bool hasAbsMem()</div><div class="ttdoc">Return true if there are abs mem used (strategy : ALL -&gt; AUTO) </div></div>
<div class="ttc" id="structilang_1_1_vlg_abs_mem_html_affe0106c17793768c9d524efb7485765"><div class="ttname"><a href="structilang_1_1_vlg_abs_mem.html#affe0106c17793768c9d524efb7485765">ilang::VlgAbsMem::VlgAbsMem</a></div><div class="ttdeci">VlgAbsMem()</div><div class="ttdoc">do nothing </div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
