<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>STTP -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">STTP</h2><p>Store unprivileged pair of registers</p>
      <p class="aml">This instruction calculates an
address from a base register value and an immediate offset,
and stores two 64-bit doublewords to the calculated address,
from two registers.</p>
      <p class="aml">Explicit Memory  effects produced by the instruction behave as if the instruction was
  executed at EL0 if the <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_Effective_value">Effective value</a> of
  PSTATE.UAO is 0 and either:</p>
      <ul>
        <li>
          The instruction is executed at EL1.
        </li>
        <li>
          The instruction is executed at EL2 when the <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_Effective_value">Effective value</a>
  of HCR_EL2().{E2H, TGE} is '11'.
        </li>
      </ul>
      <p class="aml">Otherwise, the Explicit Memory  effects operate with the restrictions determined by
  the Exception level at which the instruction is executed.</p>
      <p class="aml">For information about addressing modes, see
<a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_CHDIIIBB">Load/Store addressing modes</a>.</p>
    
    <p class="desc">
      It has encodings from 3 classes:
      <a href="#iclass_post_index">Post-index</a>
      , 
      <a href="#iclass_pre_index">Pre-index</a>
       and 
      <a href="#iclass_signed_offset">Signed offset</a>
    </p>
    <h3 class="classheading"><a id="iclass_post_index"/>Post-index<span style="font-size:smaller;"><br/>(FEAT_LSUI)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">0</td><td class="l">0</td><td class="r">1</td><td class="lr">0</td><td colspan="7" class="lr">imm7</td><td colspan="5" class="lr">Rt2</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td colspan="2" class="droppedname">opc</td><td colspan="2"/><td/><td class="droppedname">VR</td><td/><td colspan="2"/><td class="droppedname">L</td><td colspan="7"/><td colspan="5"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="STTP_64_ldstpair_post"/><p class="asm-code">STTP  <a href="#Xt1OrXZR" title="Is the 64-bit name of the first general-purpose register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Xt1&gt;</a>, <a href="#Xt2OrXZR" title="Is the 64-bit name of the second general-purpose register to be transferred, encoded in the &quot;Rt2&quot; field.">&lt;Xt2&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>], #<a href="#imm__15" title="For the &quot;Post-index&quot; and &quot;Pre-index&quot; variants: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the &quot;imm7&quot; field as &lt;imm&gt;/8.">&lt;imm&gt;</a></p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_LSUI) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let wback : boolean = TRUE;
let postindex : boolean = TRUE;</p>
    <h3 class="classheading"><a id="iclass_pre_index"/>Pre-index<span style="font-size:smaller;"><br/>(FEAT_LSUI)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td colspan="7" class="lr">imm7</td><td colspan="5" class="lr">Rt2</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td colspan="2" class="droppedname">opc</td><td colspan="2"/><td/><td class="droppedname">VR</td><td/><td colspan="2"/><td class="droppedname">L</td><td colspan="7"/><td colspan="5"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="STTP_64_ldstpair_pre"/><p class="asm-code">STTP  <a href="#Xt1OrXZR" title="Is the 64-bit name of the first general-purpose register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Xt1&gt;</a>, <a href="#Xt2OrXZR" title="Is the 64-bit name of the second general-purpose register to be transferred, encoded in the &quot;Rt2&quot; field.">&lt;Xt2&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>, #<a href="#imm__15" title="For the &quot;Post-index&quot; and &quot;Pre-index&quot; variants: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the &quot;imm7&quot; field as &lt;imm&gt;/8.">&lt;imm&gt;</a>]!</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_LSUI) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let wback : boolean = TRUE;
let postindex : boolean = FALSE;</p>
    <h3 class="classheading"><a id="iclass_signed_offset"/>Signed offset<span style="font-size:smaller;"><br/>(FEAT_LSUI)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="lr">1</td><td class="lr">0</td><td class="lr">0</td><td class="l">1</td><td class="r">0</td><td class="lr">0</td><td colspan="7" class="lr">imm7</td><td colspan="5" class="lr">Rt2</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rt</td></tr><tr class="secondrow"><td colspan="2" class="droppedname">opc</td><td colspan="2"/><td/><td class="droppedname">VR</td><td/><td colspan="2"/><td class="droppedname">L</td><td colspan="7"/><td colspan="5"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="STTP_64_ldstpair_off"/><p class="asm-code">STTP  <a href="#Xt1OrXZR" title="Is the 64-bit name of the first general-purpose register to be transferred, encoded in the &quot;Rt&quot; field.">&lt;Xt1&gt;</a>, <a href="#Xt2OrXZR" title="Is the 64-bit name of the second general-purpose register to be transferred, encoded in the &quot;Rt2&quot; field.">&lt;Xt2&gt;</a>, [<a href="#XnSP_option" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #<a href="#imm__5" title="For the &quot;Signed offset&quot; variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the &quot;imm7&quot; field as &lt;imm&gt;/8.">&lt;imm&gt;</a>}]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_LSUI) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let wback : boolean = FALSE;
let postindex : boolean = FALSE;</p>
  <div class="encoding-notes">
      <p class="aml"><span class="asm-code">STTP</span> has the same <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> behavior as <span class="asm-code">STP</span>. See <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="CJAEGDJC">Architectural Constraints on UNPREDICTABLE behaviors</a>, and particularly <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="CHDBHEHH">STP</a>.</p>
    </div><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xt1&gt;</td><td><a id="Xt1OrXZR"/>
        
          <p class="aml">Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xt2&gt;</td><td><a id="Xt2OrXZR"/>
        
          <p class="aml">Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP_option"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm&gt;</td><td><a id="imm__15"/>
        
          <p class="aml">For the "Post-index" and "Pre-index" variants: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the "imm7" field as &lt;imm&gt;/8.</p>
        
      </td></tr><tr><td/><td><a id="imm__5"/>
        
          <p class="aml">For the "Signed offset" variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as &lt;imm&gt;/8.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Shared Decode</h3>
      <p class="pseudocode">let t : integer{} = UInt(Rt);
let t2 : integer{} = UInt(Rt2);
let n : integer{} = UInt(Rn);
let nontemporal : boolean = FALSE;
let scale : integer{} = 2 + UInt(opc[1]);
let datasize : integer{} = 64;
let offset : bits(64) = LSL(SignExtend{64}(imm7), scale);
let tagchecked : boolean = wback || n != 31;

var rt_unknown : boolean = FALSE;
if wback &amp;&amp; (t == n || t2 == n) &amp;&amp; n != 31 then
    let c : <a href="shared_pseudocode.html#type_Constraint" title="">Constraint</a> = ConstrainUnpredictable(<a href="shared_pseudocode.html#enum_Unpredictable_WBOVERLAPST" title="">Unpredictable_WBOVERLAPST</a>);
    assert c IN {<a href="shared_pseudocode.html#enum_Constraint_NONE" title="">Constraint_NONE</a>, <a href="shared_pseudocode.html#enum_Constraint_UNKNOWN" title="">Constraint_UNKNOWN</a>, <a href="shared_pseudocode.html#enum_Constraint_UNDEF" title="">Constraint_UNDEF</a>, <a href="shared_pseudocode.html#enum_Constraint_NOP" title="">Constraint_NOP</a>};
    case c of
        when <a href="shared_pseudocode.html#enum_Constraint_NONE" title="">Constraint_NONE</a> =&gt;       rt_unknown = FALSE;   // Value stored is pre-writeback
        when <a href="shared_pseudocode.html#enum_Constraint_UNKNOWN" title="">Constraint_UNKNOWN</a> =&gt;    rt_unknown = TRUE;    // Value stored is UNKNOWN
        when <a href="shared_pseudocode.html#enum_Constraint_UNDEF" title="">Constraint_UNDEF</a> =&gt;      EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
        when <a href="shared_pseudocode.html#enum_Constraint_NOP" title="">Constraint_NOP</a> =&gt;        EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_NOP" title="">Decode_NOP</a>);
    end;
end;</p>
    </div>
  
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">
var address : bits(64);
var data1 : bits(datasize);
var data2 : bits(datasize);
let dbytes : integer{} = datasize DIV 8;

let privileged : boolean = <a href="shared_pseudocode.html#func_AArch64_IsUnprivAccessPriv_0" title="">AArch64_IsUnprivAccessPriv</a>();
let ispair : boolean = TRUE;
let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = CreateAccDescGPR(MemOp_STORE, nontemporal, privileged,
                                                  tagchecked, ispair, t, t2);
if n == 31 then
    CheckSPAlignment();
    address = <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}();
else
    address = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
end;

if !postindex then
    address = <a href="shared_pseudocode.html#func_AddressAdd_3" title="">AddressAdd</a>(address, offset, accdesc);
end;

if rt_unknown &amp;&amp; t == n then
    data1 = ARBITRARY : bits(datasize);
else
    data1 = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{datasize}(t);
end;
if rt_unknown &amp;&amp; t2 == n then
    data2 = ARBITRARY : bits(datasize);
else
    data2 = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{datasize}(t2);
end;

let data :  bits(2*datasize) = (if <a href="shared_pseudocode.html#func_BigEndian_1" title="">BigEndian</a>(accdesc.acctype) then data1::data2
                                                              else data2::data1);
<a href="shared_pseudocode.html#accessor_Mem_3" title="">Mem</a>{2 * datasize}(address, accdesc) = data;

if wback then
    if postindex then
        address = <a href="shared_pseudocode.html#func_AddressAdd_3" title="">AddressAdd</a>(address, offset, accdesc);
    end;
    if n == 31 then
        <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}() = address;
    else
        <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n) = address;
    end;
end;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
