

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
cd214d4502f736d62052b67316f6efa1  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_jx1kSW"
Parsing file _cuobjdump_complete_output_jx1kSW
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401600, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_pEvQ9F"
Running: cat _ptx_pEvQ9F | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_8yRzrp
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_8yRzrp --output-file  /dev/null 2> _ptx_pEvQ9Finfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_pEvQ9F _ptx2_8yRzrp _ptx_pEvQ9Finfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401610, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x4040b0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:349) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc70 (_3.ptx:323) @%p2 bra $Lt_3_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:349) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xd08 (_3.ptx:345) @%p3 bra $Lt_3_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (_3.ptx:349) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd58 (_3.ptx:374) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe30 (_3.ptx:406) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe28 (_3.ptx:403) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe30 (_3.ptx:406) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_pOge88"
Running: cat _ptx_pOge88 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ZGSEPS
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ZGSEPS --output-file  /dev/null 2> _ptx_pOge88info"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=10, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_pOge88 _ptx2_ZGSEPS _ptx_pOge88info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x4040a0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402ce0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402dd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402ec0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404880, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe78 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf28 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1020 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1040 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1050 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1060 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1098 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a8 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x10c8 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10f8 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1100 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1110 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1160 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1400 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1210 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1308 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1328 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1338 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1348 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1380 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1390 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x13b0 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x13e0 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13e8 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13f8 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1400 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_3kRvQC"
Running: cat _ptx_3kRvQC | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_wUwISm
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_wUwISm --output-file  /dev/null 2> _ptx_3kRvQCinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_3kRvQC _ptx2_wUwISm _ptx_3kRvQCinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404890, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405830, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1448 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14f0 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1510 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1520 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1538 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1570 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1560 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1570 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1598 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1728 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1658 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1700 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x16c0 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16f8 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1700 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1710 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1718 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1718 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1728 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1748 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1750 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1798 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a38 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1870 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1940 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d0 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1998 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b0 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x19c8 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d0 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x19e0 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e8 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19e8 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a00 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1a30 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a38 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_TVFWe7"
Running: cat _ptx_TVFWe7 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_pjQiCR
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_pjQiCR --output-file  /dev/null 2> _ptx_TVFWe7info"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_TVFWe7 _ptx2_pjQiCR _ptx_TVFWe7info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405820, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x4061d0, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a80 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1ae0 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1b00 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b10 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1b40 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b48 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b90 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c30 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c28 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c30 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c78 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1d08 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1e38 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed0 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e58 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed0 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e70 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e98 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e88 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e98 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f50 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2080 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_5xQvlC"
Running: cat _ptx_5xQvlC | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_z2F75m
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_z2F75m --output-file  /dev/null 2> _ptx_5xQvlCinfo"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_5xQvlC _ptx2_z2F75m _ptx_5xQvlCinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406150, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x4060c0, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x402ec0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (63,2,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,0)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 76800 (ipc=153.6) sim_rate=38400 (inst/sec) elapsed = 0:0:00:02 / Sun Jul 22 14:48:46 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(44,1,0) tid=(7,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(57,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(32,0,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1946,0), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1947,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1961,0), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1962,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1965,0), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1966,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1981,0), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1982,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1991,0), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1992,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1995,0), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1996,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2007,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2015,0), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2020,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2023,0), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2024,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2033,0), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2037,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2039,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2039,0), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2044,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2045,0), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2047,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2047,0), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2051,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2053,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2056,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2057,0), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2062,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2065,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2065,0), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2067,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2067,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2073,0), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2078,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2083,0), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2085,0), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2089,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2093,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2097,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2098,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2099,0), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2107,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2109,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2109,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2111,0), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2111,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2113,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2114,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2115,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2115,0), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2117,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2119,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2129,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2141,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2142,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2151,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2153,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2153,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2155,0), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2157,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2159,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2162,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2165,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2166,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2171,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2178,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2180,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2181,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2181,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2186,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2193,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2194,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2202,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2206,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2209,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2210,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2213,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2215,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2215,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2217,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2228,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2229,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2233,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2234,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2234,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2246,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2248,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2254,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2254,0), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2255,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2261,0), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2264,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2267,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2273,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2282,0), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2287,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2292,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2293,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2298,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2301,0), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2304,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2308,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2311,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2313,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2314,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2323,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2323,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2325,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2331,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2339,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2344,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2353,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2360,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2388,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2402,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2403,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2419,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2432,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2492,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 329344 (ipc=131.7) sim_rate=109781 (inst/sec) elapsed = 0:0:00:03 / Sun Jul 22 14:48:47 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2500,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2512,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2529,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2530,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2542,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 2.

GPGPU-Sim PTX: cudaLaunch for 0x0x402ec0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 1 
gpu_sim_cycle = 2543
gpu_sim_insn = 329344
gpu_ipc =     129.5100
gpu_tot_sim_cycle = 2543
gpu_tot_sim_insn = 329344
gpu_tot_ipc =     129.5100
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1228
gpu_stall_icnt2sh    = 3877
gpu_total_sim_rate=109781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6768
	L1I_total_cache_misses = 720
	L1I_total_cache_miss_rate = 0.1064
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 102, Miss = 47, Miss_rate = 0.461, Pending_hits = 24, Reservation_fails = 204
	L1D_cache_core[1]: Access = 112, Miss = 51, Miss_rate = 0.455, Pending_hits = 28, Reservation_fails = 260
	L1D_cache_core[2]: Access = 112, Miss = 51, Miss_rate = 0.455, Pending_hits = 27, Reservation_fails = 337
	L1D_cache_core[3]: Access = 108, Miss = 49, Miss_rate = 0.454, Pending_hits = 27, Reservation_fails = 268
	L1D_cache_core[4]: Access = 104, Miss = 48, Miss_rate = 0.462, Pending_hits = 24, Reservation_fails = 375
	L1D_cache_core[5]: Access = 104, Miss = 48, Miss_rate = 0.462, Pending_hits = 24, Reservation_fails = 367
	L1D_cache_core[6]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 22, Reservation_fails = 428
	L1D_cache_core[7]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 466
	L1D_cache_core[8]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 356
	L1D_cache_core[9]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 366
	L1D_cache_core[10]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 399
	L1D_cache_core[11]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 552
	L1D_cache_core[12]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 467
	L1D_cache_core[13]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 20, Reservation_fails = 700
	L1D_cache_core[14]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 22, Reservation_fails = 706
	L1D_total_cache_accesses = 1506
	L1D_total_cache_misses = 690
	L1D_total_cache_miss_rate = 0.4582
	L1D_total_cache_pending_hits = 362
	L1D_total_cache_reservation_fails = 6251
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 1260
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3810
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 502
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4947
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 780
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 188
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1304
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6048
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 720
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
56, 56, 112, 77, 56, 56, 56, 56, 56, 21, 56, 21, 56, 21, 56, 21, 
gpgpu_n_tot_thrd_icount = 381024
gpgpu_n_tot_w_icount = 11907
gpgpu_n_stall_shd_mem = 7001
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 502
gpgpu_n_mem_write_global = 564
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 15000
gpgpu_n_store_insn = 5000
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 36128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7001
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6932	W0_Idle:33153	W0_Scoreboard:20410	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:35	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2240	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9632
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4016 {8:502,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63520 {40:34,72:155,136:375,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68272 {136:502,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4512 {8:564,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 68 
maxdqlatency = 0 
maxmflatency = 568 
averagemflatency = 275 
max_icnt2mem_latency = 213 
max_icnt2sh_latency = 2542 
mrq_lat_table:71 	18 	7 	29 	23 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	592 	475 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	296 	310 	182 	292 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	37 	280 	185 	15 	0 	0 	0 	130 	434 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       232         0         0      1593      1591      1591      1622         0         0         0         0         0         0         0         0 
dram[1]:         0       866         0         0      1576      1587      1588      1609         0         0         0         0         0         0         0         0 
dram[2]:         0      1191         0         0      1575      1581      1606      1626         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1588      1581      1600      1642         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1612      1590      1607      1635         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1594      1585      1607      1619         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan 10.000000 10.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  2.000000      -nan      -nan 10.000000 10.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 10.000000 12.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 179/27 = 6.629630
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0        10        10         5         4         0         0         0         0         0         0         0         0 
dram[1]:         0         2         0         0        10        10         6         4         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0        10        12         5         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12         4         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12         4         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12         4         2         0         0         0         0         0         0         0         0 
total reads: 179
min_bank_accesses = 0!
chip skew: 32/28 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3765         0    none      none        1817      1505      2438      1943    none      none      none      none      none      none      none      none  
dram[1]:     none           0    none      none        1833      1430      1824      1986    none      none      none      none      none      none      none      none  
dram[2]:     none           0    none      none        1416      1519      1761      1760    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none        1655      1660      1939      1882    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1698      1534      2322      1122    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1560      1613      1713      1242    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        269         0         0         0       559       386       534       454         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       566       384       568       465         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       456       448       397       513         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       467       479       455       519         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       510       481       509       526         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       458       446       486       497         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3356 n_nop=3288 n_act=6 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.03695
n_activity=321 dram_eff=0.3863
bk0: 2a 3340i bk1: 2a 3340i bk2: 0a 3356i bk3: 0a 3358i bk4: 20a 3291i bk5: 20a 3257i bk6: 10a 3237i bk7: 8a 3269i bk8: 0a 3353i bk9: 0a 3354i bk10: 0a 3354i bk11: 0a 3355i bk12: 0a 3356i bk13: 0a 3356i bk14: 0a 3356i bk15: 0a 3357i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0595948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3356 n_nop=3287 n_act=5 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.03814
n_activity=301 dram_eff=0.4252
bk0: 0a 3356i bk1: 4a 3336i bk2: 0a 3355i bk3: 0a 3356i bk4: 20a 3295i bk5: 20a 3285i bk6: 12a 3254i bk7: 8a 3282i bk8: 0a 3355i bk9: 0a 3355i bk10: 0a 3355i bk11: 0a 3356i bk12: 0a 3356i bk13: 0a 3356i bk14: 0a 3356i bk15: 0a 3356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0286055
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3356 n_nop=3287 n_act=5 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.03814
n_activity=262 dram_eff=0.4885
bk0: 0a 3356i bk1: 2a 3340i bk2: 0a 3355i bk3: 0a 3358i bk4: 20a 3293i bk5: 24a 3233i bk6: 10a 3234i bk7: 8a 3238i bk8: 0a 3354i bk9: 0a 3354i bk10: 0a 3354i bk11: 0a 3355i bk12: 0a 3356i bk13: 0a 3356i bk14: 0a 3356i bk15: 0a 3356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.171335
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3356 n_nop=3296 n_act=4 n_pre=0 n_req=28 n_rd=56 n_write=0 bw_util=0.03337
n_activity=193 dram_eff=0.5803
bk0: 0a 3357i bk1: 0a 3358i bk2: 0a 3358i bk3: 0a 3359i bk4: 20a 3291i bk5: 24a 3218i bk6: 8a 3209i bk7: 4a 3253i bk8: 0a 3354i bk9: 0a 3354i bk10: 0a 3354i bk11: 0a 3355i bk12: 0a 3355i bk13: 0a 3355i bk14: 0a 3355i bk15: 0a 3355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.220203
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3356 n_nop=3296 n_act=4 n_pre=0 n_req=28 n_rd=56 n_write=0 bw_util=0.03337
n_activity=189 dram_eff=0.5926
bk0: 0a 3356i bk1: 0a 3358i bk2: 0a 3358i bk3: 0a 3358i bk4: 20a 3286i bk5: 24a 3196i bk6: 8a 3256i bk7: 4a 3235i bk8: 0a 3352i bk9: 0a 3354i bk10: 0a 3355i bk11: 0a 3356i bk12: 0a 3356i bk13: 0a 3356i bk14: 0a 3356i bk15: 0a 3356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.237187
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3356 n_nop=3296 n_act=4 n_pre=0 n_req=28 n_rd=56 n_write=0 bw_util=0.03337
n_activity=190 dram_eff=0.5895
bk0: 0a 3356i bk1: 0a 3357i bk2: 0a 3357i bk3: 0a 3358i bk4: 20a 3292i bk5: 24a 3224i bk6: 8a 3258i bk7: 4a 3220i bk8: 0a 3354i bk9: 0a 3354i bk10: 0a 3355i bk11: 0a 3356i bk12: 0a 3356i bk13: 0a 3356i bk14: 0a 3356i bk15: 0a 3356i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.153159

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115, Miss = 16, Miss_rate = 0.139, Pending_hits = 9, Reservation_fails = 188
L2_cache_bank[1]: Access = 99, Miss = 15, Miss_rate = 0.152, Pending_hits = 16, Reservation_fails = 116
L2_cache_bank[2]: Access = 94, Miss = 16, Miss_rate = 0.170, Pending_hits = 6, Reservation_fails = 120
L2_cache_bank[3]: Access = 119, Miss = 16, Miss_rate = 0.134, Pending_hits = 22, Reservation_fails = 200
L2_cache_bank[4]: Access = 94, Miss = 15, Miss_rate = 0.160, Pending_hits = 13, Reservation_fails = 112
L2_cache_bank[5]: Access = 108, Miss = 17, Miss_rate = 0.157, Pending_hits = 21, Reservation_fails = 97
L2_cache_bank[6]: Access = 84, Miss = 14, Miss_rate = 0.167, Pending_hits = 10, Reservation_fails = 130
L2_cache_bank[7]: Access = 90, Miss = 14, Miss_rate = 0.156, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[8]: Access = 89, Miss = 14, Miss_rate = 0.157, Pending_hits = 11, Reservation_fails = 78
L2_cache_bank[9]: Access = 80, Miss = 14, Miss_rate = 0.175, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 84, Miss = 14, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 85, Miss = 14, Miss_rate = 0.165, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 1141
L2_total_cache_misses = 179
L2_total_cache_miss_rate = 0.1569
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 1041
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 174
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 528
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 564
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 413
L2_cache_data_port_util = 0.091
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=3419
icnt_total_pkts_simt_to_mem=2985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.0324
	minimum = 6
	maximum = 99
Network latency average = 16.7103
	minimum = 6
	maximum = 76
Slowest packet = 541
Flit latency average = 15.4233
	minimum = 6
	maximum = 72
Slowest flit = 4113
Fragmentation average = 0.0100789
	minimum = 0
	maximum = 16
Injected packet rate average = 0.0332358
	minimum = 0.0287063 (at node 6)
	maximum = 0.0467951 (at node 18)
Accepted packet rate average = 0.0332358
	minimum = 0.0287063 (at node 6)
	maximum = 0.0467951 (at node 18)
Injected flit rate average = 0.0932698
	minimum = 0.0751081 (at node 6)
	maximum = 0.163193 (at node 18)
Accepted flit rate average= 0.0932698
	minimum = 0.0861188 (at node 6)
	maximum = 0.110106 (at node 15)
Injected packet length average = 2.80631
Accepted packet length average = 2.80631
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0324 (1 samples)
	minimum = 6 (1 samples)
	maximum = 99 (1 samples)
Network latency average = 16.7103 (1 samples)
	minimum = 6 (1 samples)
	maximum = 76 (1 samples)
Flit latency average = 15.4233 (1 samples)
	minimum = 6 (1 samples)
	maximum = 72 (1 samples)
Fragmentation average = 0.0100789 (1 samples)
	minimum = 0 (1 samples)
	maximum = 16 (1 samples)
Injected packet rate average = 0.0332358 (1 samples)
	minimum = 0.0287063 (1 samples)
	maximum = 0.0467951 (1 samples)
Accepted packet rate average = 0.0332358 (1 samples)
	minimum = 0.0287063 (1 samples)
	maximum = 0.0467951 (1 samples)
Injected flit rate average = 0.0932698 (1 samples)
	minimum = 0.0751081 (1 samples)
	maximum = 0.163193 (1 samples)
Accepted flit rate average = 0.0932698 (1 samples)
	minimum = 0.0861188 (1 samples)
	maximum = 0.110106 (1 samples)
Injected packet size average = 2.80631 (1 samples)
Accepted packet size average = 2.80631 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 109781 (inst/sec)
gpgpu_simulation_rate = 847 (cycle/sec)
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,2543)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,2543)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,2543)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,2543)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,2543)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,2543)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,2543)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,57,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (113,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (113,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (113,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (113,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (113,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (113,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (113,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (114,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (114,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (114,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (114,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (114,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (114,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (115,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (115,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (115,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (115,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (115,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (115,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (115,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (115,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (116,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (117,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (117,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (118,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (120,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (120,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (122,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (122,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (122,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (123,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (123,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (123,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (123,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (123,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (123,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (123,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (125,2543), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (125,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (126,2543), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (126,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (127,2543), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (128,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (129,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (129,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (131,2543), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (133,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (139,2543), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (140,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (143,2543), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (148,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (152,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1004,2543), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 1005
gpu_sim_insn = 85576
gpu_ipc =      85.1502
gpu_tot_sim_cycle = 3548
gpu_tot_sim_insn = 414920
gpu_tot_ipc =     116.9448
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1228
gpu_stall_icnt2sh    = 3877
gpu_total_sim_rate=138306

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8341
	L1I_total_cache_misses = 720
	L1I_total_cache_miss_rate = 0.0863
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 102, Miss = 47, Miss_rate = 0.461, Pending_hits = 24, Reservation_fails = 204
	L1D_cache_core[1]: Access = 163, Miss = 64, Miss_rate = 0.393, Pending_hits = 28, Reservation_fails = 260
	L1D_cache_core[2]: Access = 112, Miss = 51, Miss_rate = 0.455, Pending_hits = 27, Reservation_fails = 337
	L1D_cache_core[3]: Access = 108, Miss = 49, Miss_rate = 0.454, Pending_hits = 27, Reservation_fails = 268
	L1D_cache_core[4]: Access = 104, Miss = 48, Miss_rate = 0.462, Pending_hits = 24, Reservation_fails = 375
	L1D_cache_core[5]: Access = 104, Miss = 48, Miss_rate = 0.462, Pending_hits = 24, Reservation_fails = 367
	L1D_cache_core[6]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 22, Reservation_fails = 428
	L1D_cache_core[7]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 466
	L1D_cache_core[8]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 356
	L1D_cache_core[9]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 366
	L1D_cache_core[10]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 399
	L1D_cache_core[11]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 552
	L1D_cache_core[12]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 467
	L1D_cache_core[13]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 20, Reservation_fails = 700
	L1D_cache_core[14]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 22, Reservation_fails = 706
	L1D_total_cache_accesses = 1557
	L1D_total_cache_misses = 703
	L1D_total_cache_miss_rate = 0.4515
	L1D_total_cache_pending_hits = 362
	L1D_total_cache_reservation_fails = 6251
	L1D_cache_data_port_util = 0.013
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 1516
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 115
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4947
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 377
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1304
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7621
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 720
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
77, 77, 133, 98, 77, 77, 77, 77, 56, 21, 56, 21, 56, 21, 56, 21, 
gpgpu_n_tot_thrd_icount = 469408
gpgpu_n_tot_w_icount = 14669
gpgpu_n_stall_shd_mem = 7021
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 506
gpgpu_n_mem_write_global = 574
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 15168
gpgpu_n_store_insn = 5080
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 44224
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7021
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7005	W0_Idle:34667	W0_Scoreboard:21651	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:151	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2240	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12278
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4048 {8:506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63920 {40:44,72:155,136:375,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68816 {136:506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4592 {8:574,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 68 
maxdqlatency = 0 
maxmflatency = 568 
averagemflatency = 272 
max_icnt2mem_latency = 213 
max_icnt2sh_latency = 3547 
mrq_lat_table:75 	18 	7 	29 	23 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	602 	479 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	310 	310 	182 	292 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	39 	282 	185 	15 	0 	0 	0 	130 	444 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       232         0         0      1593      1591      1591      1622         0         0         0         0         0         0         0         0 
dram[1]:         0       866         0         0      1576      1587      1588      1609         0         0         0         0         0         0         0         0 
dram[2]:         0      1191         0         0      1575      1581      1606      1626         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1588      1581      1600      1642         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1612      1590      1607      1635         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1594      1585      1607      1619         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan 10.000000 10.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  2.000000      -nan      -nan 10.000000 10.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan  1.000000      -nan      -nan 10.000000 12.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000  4.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000  4.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 183/27 = 6.777778
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0        10        10         5         4         0         0         0         0         0         0         0         0 
dram[1]:         0         2         0         0        10        10         6         4         0         0         0         0         0         0         0         0 
dram[2]:         0         1         0         0        10        12         5         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12         5         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12         4         3         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12         4         2         0         0         0         0         0         0         0         0 
total reads: 183
min_bank_accesses = 0!
chip skew: 32/28 = 1.14
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3765         0    none      none        1817      1505      2438      1943    none      none      none      none      none      none      none      none  
dram[1]:     none           0    none      none        1833      1430      1824      1986    none      none      none      none      none      none      none      none  
dram[2]:     none           0    none      none        1416      1519      1761      1760    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none        1655      1660      1883      1074    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1698      1534      2322       834    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1560      1613      1713      1242    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        269         0         0         0       559       386       534       454         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       566       384       568       465         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       456       448       397       513         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       467       479       455       519         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       510       481       509       526         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       458       446       486       497         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4682 n_nop=4614 n_act=6 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.02648
n_activity=321 dram_eff=0.3863
bk0: 2a 4666i bk1: 2a 4666i bk2: 0a 4682i bk3: 0a 4684i bk4: 20a 4617i bk5: 20a 4583i bk6: 10a 4563i bk7: 8a 4595i bk8: 0a 4679i bk9: 0a 4680i bk10: 0a 4680i bk11: 0a 4681i bk12: 0a 4682i bk13: 0a 4682i bk14: 0a 4682i bk15: 0a 4683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0427168
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4682 n_nop=4613 n_act=5 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.02734
n_activity=301 dram_eff=0.4252
bk0: 0a 4682i bk1: 4a 4662i bk2: 0a 4681i bk3: 0a 4682i bk4: 20a 4621i bk5: 20a 4611i bk6: 12a 4580i bk7: 8a 4608i bk8: 0a 4681i bk9: 0a 4681i bk10: 0a 4681i bk11: 0a 4682i bk12: 0a 4682i bk13: 0a 4682i bk14: 0a 4682i bk15: 0a 4682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0205041
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4682 n_nop=4613 n_act=5 n_pre=0 n_req=32 n_rd=64 n_write=0 bw_util=0.02734
n_activity=262 dram_eff=0.4885
bk0: 0a 4682i bk1: 2a 4666i bk2: 0a 4681i bk3: 0a 4684i bk4: 20a 4619i bk5: 24a 4559i bk6: 10a 4560i bk7: 8a 4564i bk8: 0a 4680i bk9: 0a 4680i bk10: 0a 4680i bk11: 0a 4681i bk12: 0a 4682i bk13: 0a 4682i bk14: 0a 4682i bk15: 0a 4682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.122811
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4682 n_nop=4616 n_act=4 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.02648
n_activity=228 dram_eff=0.5439
bk0: 0a 4683i bk1: 0a 4684i bk2: 0a 4684i bk3: 0a 4685i bk4: 20a 4617i bk5: 24a 4544i bk6: 10a 4531i bk7: 8a 4569i bk8: 0a 4680i bk9: 0a 4680i bk10: 0a 4680i bk11: 0a 4681i bk12: 0a 4681i bk13: 0a 4681i bk14: 0a 4681i bk15: 0a 4681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.158052
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4682 n_nop=4620 n_act=4 n_pre=0 n_req=29 n_rd=58 n_write=0 bw_util=0.02478
n_activity=204 dram_eff=0.5686
bk0: 0a 4682i bk1: 0a 4684i bk2: 0a 4684i bk3: 0a 4684i bk4: 20a 4612i bk5: 24a 4522i bk6: 8a 4582i bk7: 6a 4557i bk8: 0a 4678i bk9: 0a 4680i bk10: 0a 4681i bk11: 0a 4682i bk12: 0a 4682i bk13: 0a 4682i bk14: 0a 4682i bk15: 0a 4682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.170013
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4682 n_nop=4622 n_act=4 n_pre=0 n_req=28 n_rd=56 n_write=0 bw_util=0.02392
n_activity=190 dram_eff=0.5895
bk0: 0a 4682i bk1: 0a 4683i bk2: 0a 4683i bk3: 0a 4684i bk4: 20a 4618i bk5: 24a 4550i bk6: 8a 4584i bk7: 4a 4546i bk8: 0a 4680i bk9: 0a 4680i bk10: 0a 4681i bk11: 0a 4682i bk12: 0a 4682i bk13: 0a 4682i bk14: 0a 4682i bk15: 0a 4682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.109782

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115, Miss = 16, Miss_rate = 0.139, Pending_hits = 9, Reservation_fails = 188
L2_cache_bank[1]: Access = 99, Miss = 15, Miss_rate = 0.152, Pending_hits = 16, Reservation_fails = 116
L2_cache_bank[2]: Access = 94, Miss = 16, Miss_rate = 0.170, Pending_hits = 6, Reservation_fails = 120
L2_cache_bank[3]: Access = 119, Miss = 16, Miss_rate = 0.134, Pending_hits = 22, Reservation_fails = 200
L2_cache_bank[4]: Access = 94, Miss = 15, Miss_rate = 0.160, Pending_hits = 13, Reservation_fails = 112
L2_cache_bank[5]: Access = 108, Miss = 17, Miss_rate = 0.157, Pending_hits = 21, Reservation_fails = 97
L2_cache_bank[6]: Access = 95, Miss = 15, Miss_rate = 0.158, Pending_hits = 10, Reservation_fails = 130
L2_cache_bank[7]: Access = 92, Miss = 16, Miss_rate = 0.174, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[8]: Access = 89, Miss = 14, Miss_rate = 0.157, Pending_hits = 11, Reservation_fails = 78
L2_cache_bank[9]: Access = 81, Miss = 15, Miss_rate = 0.185, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 84, Miss = 14, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 85, Miss = 14, Miss_rate = 0.165, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 1155
L2_total_cache_misses = 183
L2_total_cache_miss_rate = 0.1584
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 1041
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 528
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 574
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 413
L2_cache_data_port_util = 0.066
L2_cache_fill_port_util = 0.017

icnt_total_pkts_mem_to_simt=3449
icnt_total_pkts_simt_to_mem=3009
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.42857
	minimum = 6
	maximum = 16
Network latency average = 7.42857
	minimum = 6
	maximum = 16
Slowest packet = 2289
Flit latency average = 7
	minimum = 6
	maximum = 12
Slowest flit = 6423
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00103188
	minimum = 0 (at node 0)
	maximum = 0.0139303 (at node 1)
Accepted packet rate average = 0.00103188
	minimum = 0 (at node 0)
	maximum = 0.0139303 (at node 1)
Injected flit rate average = 0.00199005
	minimum = 0 (at node 0)
	maximum = 0.0238806 (at node 1)
Accepted flit rate average= 0.00199005
	minimum = 0 (at node 0)
	maximum = 0.0298507 (at node 1)
Injected packet length average = 1.92857
Accepted packet length average = 1.92857
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7305 (2 samples)
	minimum = 6 (2 samples)
	maximum = 57.5 (2 samples)
Network latency average = 12.0695 (2 samples)
	minimum = 6 (2 samples)
	maximum = 46 (2 samples)
Flit latency average = 11.2117 (2 samples)
	minimum = 6 (2 samples)
	maximum = 42 (2 samples)
Fragmentation average = 0.00503944 (2 samples)
	minimum = 0 (2 samples)
	maximum = 8 (2 samples)
Injected packet rate average = 0.0171338 (2 samples)
	minimum = 0.0143531 (2 samples)
	maximum = 0.0303627 (2 samples)
Accepted packet rate average = 0.0171338 (2 samples)
	minimum = 0.0143531 (2 samples)
	maximum = 0.0303627 (2 samples)
Injected flit rate average = 0.0476299 (2 samples)
	minimum = 0.0375541 (2 samples)
	maximum = 0.0935368 (2 samples)
Accepted flit rate average = 0.0476299 (2 samples)
	minimum = 0.0430594 (2 samples)
	maximum = 0.0699785 (2 samples)
Injected packet size average = 2.77988 (2 samples)
Accepted packet size average = 2.77988 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 138306 (inst/sec)
gpgpu_simulation_rate = 1182 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4040b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,3548)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1109,3548), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 4.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 1110
gpu_sim_insn = 5360
gpu_ipc =       4.8288
gpu_tot_sim_cycle = 4658
gpu_tot_sim_insn = 420280
gpu_tot_ipc =      90.2276
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1228
gpu_stall_icnt2sh    = 3877
gpu_total_sim_rate=140093

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8481
	L1I_total_cache_misses = 752
	L1I_total_cache_miss_rate = 0.0887
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 102, Miss = 47, Miss_rate = 0.461, Pending_hits = 24, Reservation_fails = 204
	L1D_cache_core[1]: Access = 163, Miss = 64, Miss_rate = 0.393, Pending_hits = 28, Reservation_fails = 260
	L1D_cache_core[2]: Access = 112, Miss = 51, Miss_rate = 0.455, Pending_hits = 27, Reservation_fails = 337
	L1D_cache_core[3]: Access = 108, Miss = 49, Miss_rate = 0.454, Pending_hits = 27, Reservation_fails = 268
	L1D_cache_core[4]: Access = 107, Miss = 49, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 375
	L1D_cache_core[5]: Access = 104, Miss = 48, Miss_rate = 0.462, Pending_hits = 24, Reservation_fails = 367
	L1D_cache_core[6]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 22, Reservation_fails = 428
	L1D_cache_core[7]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 466
	L1D_cache_core[8]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 356
	L1D_cache_core[9]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 366
	L1D_cache_core[10]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 399
	L1D_cache_core[11]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 552
	L1D_cache_core[12]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 467
	L1D_cache_core[13]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 20, Reservation_fails = 700
	L1D_cache_core[14]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 22, Reservation_fails = 706
	L1D_total_cache_accesses = 1560
	L1D_total_cache_misses = 704
	L1D_total_cache_miss_rate = 0.4513
	L1D_total_cache_pending_hits = 362
	L1D_total_cache_reservation_fails = 6251
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 1535
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3127
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 507
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4947
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1055
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 197
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1304
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7729
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 752
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
77, 77, 133, 98, 77, 77, 77, 77, 56, 21, 56, 21, 56, 21, 56, 21, 
gpgpu_n_tot_thrd_icount = 475360
gpgpu_n_tot_w_icount = 14855
gpgpu_n_stall_shd_mem = 7021
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 507
gpgpu_n_mem_write_global = 575
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 15188
gpgpu_n_store_insn = 5090
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 44766
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7021
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7007	W0_Idle:36369	W0_Scoreboard:22009	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:151	W9:0	W10:26	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2240	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12438
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4056 {8:507,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 63992 {40:44,72:156,136:375,}
traffic_breakdown_coretomem[INST_ACC_R] = 504 {8:63,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 68952 {136:507,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4600 {8:575,}
traffic_breakdown_memtocore[INST_ACC_R] = 8568 {136:63,}
maxmrqlatency = 68 
maxdqlatency = 0 
maxmflatency = 568 
averagemflatency = 272 
max_icnt2mem_latency = 213 
max_icnt2sh_latency = 4657 
mrq_lat_table:79 	18 	7 	29 	23 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	603 	480 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	315 	310 	182 	292 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	40 	282 	185 	15 	0 	0 	0 	130 	444 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       232         0         0      1593      1591      1591      1622         0         0         0         0         0         0         0         0 
dram[1]:       232       866         0         0      1576      1587      1588      1609         0         0         0         0         0         0         0         0 
dram[2]:       566      1191         0         0      1575      1581      1606      1626         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0      1588      1581      1600      1642         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1612      1590      1607      1635         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1594      1585      1607      1619         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan 10.000000 10.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan 10.000000 10.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  1.000000  1.000000      -nan      -nan 10.000000 12.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000  4.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000  4.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 187/29 = 6.448276
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0        10        10         5         4         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0        10        10         6         4         0         0         0         0         0         0         0         0 
dram[2]:         1         1         0         0        10        12         5         4         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12         5         4         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12         4         3         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12         4         3         0         0         0         0         0         0         0         0 
total reads: 187
min_bank_accesses = 0!
chip skew: 34/29 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3765         0    none      none        1817      1505      2438      1943    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none        1833      1430      1824      1986    none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none        1416      1519      1761      1760    none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none        1655      1660      1883      1074    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1698      1534      2322       834    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1560      1613      1713       961    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        269         0         0         0       559       386       534       454         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       566       384       568       465         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       456       448       397       513         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       467       479       455       519         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       510       481       509       526         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       458       446       486       497         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6146 n_nop=6078 n_act=6 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.02018
n_activity=321 dram_eff=0.3863
bk0: 2a 6130i bk1: 2a 6130i bk2: 0a 6146i bk3: 0a 6148i bk4: 20a 6081i bk5: 20a 6047i bk6: 10a 6027i bk7: 8a 6059i bk8: 0a 6143i bk9: 0a 6144i bk10: 0a 6144i bk11: 0a 6145i bk12: 0a 6146i bk13: 0a 6146i bk14: 0a 6146i bk15: 0a 6147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0325415
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6146 n_nop=6072 n_act=6 n_pre=0 n_req=34 n_rd=68 n_write=0 bw_util=0.02213
n_activity=356 dram_eff=0.382
bk0: 4a 6126i bk1: 4a 6125i bk2: 0a 6144i bk3: 0a 6146i bk4: 20a 6085i bk5: 20a 6075i bk6: 12a 6044i bk7: 8a 6072i bk8: 0a 6145i bk9: 0a 6145i bk10: 0a 6145i bk11: 0a 6146i bk12: 0a 6146i bk13: 0a 6146i bk14: 0a 6146i bk15: 0a 6147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0156199
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6146 n_nop=6074 n_act=6 n_pre=0 n_req=33 n_rd=66 n_write=0 bw_util=0.02148
n_activity=302 dram_eff=0.4371
bk0: 2a 6130i bk1: 2a 6129i bk2: 0a 6144i bk3: 0a 6147i bk4: 20a 6082i bk5: 24a 6022i bk6: 10a 6024i bk7: 8a 6028i bk8: 0a 6144i bk9: 0a 6144i bk10: 0a 6144i bk11: 0a 6145i bk12: 0a 6147i bk13: 0a 6147i bk14: 0a 6147i bk15: 0a 6147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0935568
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6146 n_nop=6080 n_act=4 n_pre=0 n_req=31 n_rd=62 n_write=0 bw_util=0.02018
n_activity=228 dram_eff=0.5439
bk0: 0a 6147i bk1: 0a 6148i bk2: 0a 6148i bk3: 0a 6149i bk4: 20a 6081i bk5: 24a 6008i bk6: 10a 5995i bk7: 8a 6033i bk8: 0a 6144i bk9: 0a 6144i bk10: 0a 6144i bk11: 0a 6145i bk12: 0a 6145i bk13: 0a 6145i bk14: 0a 6145i bk15: 0a 6145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.120404
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6146 n_nop=6084 n_act=4 n_pre=0 n_req=29 n_rd=58 n_write=0 bw_util=0.01887
n_activity=204 dram_eff=0.5686
bk0: 0a 6146i bk1: 0a 6148i bk2: 0a 6148i bk3: 0a 6148i bk4: 20a 6076i bk5: 24a 5986i bk6: 8a 6046i bk7: 6a 6021i bk8: 0a 6142i bk9: 0a 6144i bk10: 0a 6145i bk11: 0a 6146i bk12: 0a 6146i bk13: 0a 6146i bk14: 0a 6146i bk15: 0a 6146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.129515
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=6146 n_nop=6084 n_act=4 n_pre=0 n_req=29 n_rd=58 n_write=0 bw_util=0.01887
n_activity=205 dram_eff=0.5659
bk0: 0a 6146i bk1: 0a 6147i bk2: 0a 6147i bk3: 0a 6148i bk4: 20a 6082i bk5: 24a 6014i bk6: 8a 6048i bk7: 6a 6006i bk8: 0a 6144i bk9: 0a 6144i bk10: 0a 6145i bk11: 0a 6146i bk12: 0a 6146i bk13: 0a 6146i bk14: 0a 6146i bk15: 0a 6146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0836316

========= L2 cache stats =========
L2_cache_bank[0]: Access = 115, Miss = 16, Miss_rate = 0.139, Pending_hits = 9, Reservation_fails = 188
L2_cache_bank[1]: Access = 99, Miss = 15, Miss_rate = 0.152, Pending_hits = 16, Reservation_fails = 116
L2_cache_bank[2]: Access = 96, Miss = 18, Miss_rate = 0.188, Pending_hits = 6, Reservation_fails = 120
L2_cache_bank[3]: Access = 119, Miss = 16, Miss_rate = 0.134, Pending_hits = 22, Reservation_fails = 200
L2_cache_bank[4]: Access = 95, Miss = 16, Miss_rate = 0.168, Pending_hits = 13, Reservation_fails = 112
L2_cache_bank[5]: Access = 108, Miss = 17, Miss_rate = 0.157, Pending_hits = 21, Reservation_fails = 97
L2_cache_bank[6]: Access = 95, Miss = 15, Miss_rate = 0.158, Pending_hits = 10, Reservation_fails = 130
L2_cache_bank[7]: Access = 92, Miss = 16, Miss_rate = 0.174, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[8]: Access = 89, Miss = 14, Miss_rate = 0.157, Pending_hits = 11, Reservation_fails = 78
L2_cache_bank[9]: Access = 81, Miss = 15, Miss_rate = 0.185, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 84, Miss = 14, Miss_rate = 0.167, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 87, Miss = 15, Miss_rate = 0.172, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 1160
L2_total_cache_misses = 187
L2_total_cache_miss_rate = 0.1612
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 1041
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 179
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 528
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 575
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 413
L2_cache_data_port_util = 0.050
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=3470
icnt_total_pkts_simt_to_mem=3016
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.8
	minimum = 6
	maximum = 10
Network latency average = 7.8
	minimum = 6
	maximum = 10
Slowest packet = 2311
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 6458
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000333667
	minimum = 0 (at node 0)
	maximum = 0.0045045 (at node 4)
Accepted packet rate average = 0.000333667
	minimum = 0 (at node 0)
	maximum = 0.0045045 (at node 4)
Injected flit rate average = 0.000934268
	minimum = 0 (at node 0)
	maximum = 0.00900901 (at node 17)
Accepted flit rate average= 0.000934268
	minimum = 0 (at node 0)
	maximum = 0.0189189 (at node 4)
Injected packet length average = 2.8
Accepted packet length average = 2.8
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.4203 (3 samples)
	minimum = 6 (3 samples)
	maximum = 41.6667 (3 samples)
Network latency average = 10.6463 (3 samples)
	minimum = 6 (3 samples)
	maximum = 34 (3 samples)
Flit latency average = 9.47444 (3 samples)
	minimum = 6 (3 samples)
	maximum = 30 (3 samples)
Fragmentation average = 0.00335963 (3 samples)
	minimum = 0 (3 samples)
	maximum = 5.33333 (3 samples)
Injected packet rate average = 0.0115338 (3 samples)
	minimum = 0.00956875 (3 samples)
	maximum = 0.0217433 (3 samples)
Accepted packet rate average = 0.0115338 (3 samples)
	minimum = 0.00956875 (3 samples)
	maximum = 0.0217433 (3 samples)
Injected flit rate average = 0.0320647 (3 samples)
	minimum = 0.025036 (3 samples)
	maximum = 0.0653609 (3 samples)
Accepted flit rate average = 0.0320647 (3 samples)
	minimum = 0.0287063 (3 samples)
	maximum = 0.0529586 (3 samples)
Injected packet size average = 2.78007 (3 samples)
Accepted packet size average = 2.78007 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 140093 (inst/sec)
gpgpu_simulation_rate = 1552 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success
dev in malloc success

GPGPU-Sim PTX: cudaLaunch for 0x0x4060c0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z12ReLUBackwardIfEviPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,4658)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1575,4658), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z12ReLUBackwardIfEviPKT_S2_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' finished on shader 5.
kernel_name = _Z12ReLUBackwardIfEviPKT_S2_PS0_ 
kernel_launch_uid = 4 
gpu_sim_cycle = 1576
gpu_sim_insn = 15120
gpu_ipc =       9.5939
gpu_tot_sim_cycle = 6234
gpu_tot_sim_insn = 435400
gpu_tot_ipc =      69.8428
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1228
gpu_stall_icnt2sh    = 3877
gpu_total_sim_rate=145133

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 8801
	L1I_total_cache_misses = 800
	L1I_total_cache_miss_rate = 0.0909
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 102, Miss = 47, Miss_rate = 0.461, Pending_hits = 24, Reservation_fails = 204
	L1D_cache_core[1]: Access = 163, Miss = 64, Miss_rate = 0.393, Pending_hits = 28, Reservation_fails = 260
	L1D_cache_core[2]: Access = 112, Miss = 51, Miss_rate = 0.455, Pending_hits = 27, Reservation_fails = 337
	L1D_cache_core[3]: Access = 108, Miss = 49, Miss_rate = 0.454, Pending_hits = 27, Reservation_fails = 268
	L1D_cache_core[4]: Access = 107, Miss = 49, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 375
	L1D_cache_core[5]: Access = 152, Miss = 96, Miss_rate = 0.632, Pending_hits = 24, Reservation_fails = 367
	L1D_cache_core[6]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 22, Reservation_fails = 428
	L1D_cache_core[7]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 466
	L1D_cache_core[8]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 356
	L1D_cache_core[9]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 366
	L1D_cache_core[10]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 399
	L1D_cache_core[11]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 552
	L1D_cache_core[12]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 24, Reservation_fails = 467
	L1D_cache_core[13]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 20, Reservation_fails = 700
	L1D_cache_core[14]: Access = 96, Miss = 44, Miss_rate = 0.458, Pending_hits = 22, Reservation_fails = 706
	L1D_total_cache_accesses = 1608
	L1D_total_cache_misses = 752
	L1D_total_cache_miss_rate = 0.4677
	L1D_total_cache_pending_hits = 362
	L1D_total_cache_reservation_fails = 6251
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 1599
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.3002
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 116
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 362
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4947
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1119
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 213
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1304
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8001
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 800
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
77, 77, 133, 98, 77, 77, 77, 77, 56, 21, 56, 21, 56, 21, 56, 21, 
gpgpu_n_tot_thrd_icount = 492256
gpgpu_n_tot_w_icount = 15383
gpgpu_n_stall_shd_mem = 7021
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 539
gpgpu_n_mem_write_global = 591
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 16188
gpgpu_n_store_insn = 5590
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 46778
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7021
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7014	W0_Idle:38324	W0_Scoreboard:22699	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:151	W9:0	W10:26	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2240	W17:0	W18:0	W19:0	W20:23	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:12943
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4312 {8:539,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 66168 {40:44,72:156,136:391,}
traffic_breakdown_coretomem[INST_ACC_R] = 528 {8:66,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 73304 {136:539,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4728 {8:591,}
traffic_breakdown_memtocore[INST_ACC_R] = 8976 {136:66,}
maxmrqlatency = 68 
maxdqlatency = 0 
maxmflatency = 568 
averagemflatency = 272 
max_icnt2mem_latency = 213 
max_icnt2sh_latency = 6233 
mrq_lat_table:130 	30 	7 	33 	23 	29 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	604 	527 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	351 	325 	182 	292 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	44 	300 	194 	16 	0 	0 	0 	130 	444 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       232         0         0      1593      1591      1591      1622         0         0         0         0         0         0         0         0 
dram[1]:       232       866         0         0      1576      1587      1588      1609         0         0         0         0         0         0         0         0 
dram[2]:       566      1191         0         0      1575      1581      1606      1626         0         0         0         0         0         0         0         0 
dram[3]:      1163         0         0         0      1588      1581      1600      1642         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0      1612      1590      1607      1635         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      1594      1585      1607      1619         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan 10.000000 10.000000 11.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan 10.000000 10.000000 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  3.000000  1.000000      -nan      -nan 10.000000 12.000000  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  1.000000      -nan      -nan      -nan 10.000000 12.000000  9.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000  8.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 10.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 254/30 = 8.466666
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0        10        10         9         8         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0        10        10        10         8         0         0         0         0         0         0         0         0 
dram[2]:         3         1         0         0        10        12         9         8         0         0         0         0         0         0         0         0 
dram[3]:         1         0         0         0        10        12         9         8         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12         8         7         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12         8         7         0         0         0         0         0         0         0         0 
total reads: 238
min_bank_accesses = 0!
chip skew: 43/37 = 1.16
number of total write accesses:
dram[0]:         0         0         0         0         0         0         2         2         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         2         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         2         2         0         0         0         0         0         0         0         0 
total reads: 16
min_bank_accesses = 0!
chip skew: 4/2 = 2.00
average mf latency per bank:
dram[0]:       3765         0    none      none        1817      1505      1211       884    none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none        1833      1430      1203       900    none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none        1416      1519      1098       810    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none        1655      1660      1171       538    none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none        1698      1534      1301       400    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none        1560      1613       791       446    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        269         0         0         0       559       386       534       454         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       566       384       568       465         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       456       448       397       513         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       467       479       455       519         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       510       481       509       526         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       458       446       486       497         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x8000b880, atomic=0 1 entries : 0x7f8740205a50 :  mf: uid= 18275, sid05:w15, part=0, addr=0x8000b880, load , size=128, unknown  status = IN_PARTITION_DRAM (6230), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8225 n_nop=8133 n_act=6 n_pre=0 n_req=43 n_rd=78 n_write=8 bw_util=0.02091
n_activity=480 dram_eff=0.3583
bk0: 2a 8209i bk1: 2a 8209i bk2: 0a 8225i bk3: 0a 8227i bk4: 20a 8160i bk5: 20a 8126i bk6: 18a 8049i bk7: 16a 8081i bk8: 0a 8222i bk9: 0a 8223i bk10: 0a 8223i bk11: 0a 8224i bk12: 0a 8225i bk13: 0a 8225i bk14: 0a 8225i bk15: 0a 8226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0285714
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8225 n_nop=8131 n_act=6 n_pre=0 n_req=44 n_rd=84 n_write=4 bw_util=0.0214
n_activity=489 dram_eff=0.3599
bk0: 4a 8205i bk1: 4a 8204i bk2: 0a 8223i bk3: 0a 8225i bk4: 20a 8164i bk5: 20a 8154i bk6: 20a 8105i bk7: 16a 8107i bk8: 0a 8224i bk9: 0a 8224i bk10: 0a 8224i bk11: 0a 8225i bk12: 0a 8225i bk13: 0a 8225i bk14: 0a 8225i bk15: 0a 8226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0122796
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8225 n_nop=8129 n_act=6 n_pre=0 n_req=45 n_rd=86 n_write=4 bw_util=0.02188
n_activity=475 dram_eff=0.3789
bk0: 6a 8201i bk1: 2a 8208i bk2: 0a 8223i bk3: 0a 8226i bk4: 20a 8161i bk5: 24a 8101i bk6: 18a 8087i bk7: 16a 8063i bk8: 0a 8223i bk9: 0a 8223i bk10: 0a 8223i bk11: 0a 8224i bk12: 0a 8226i bk13: 0a 8226i bk14: 0a 8226i bk15: 0a 8226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0705167
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8225 n_nop=8136 n_act=5 n_pre=0 n_req=42 n_rd=80 n_write=4 bw_util=0.02043
n_activity=402 dram_eff=0.4179
bk0: 2a 8210i bk1: 0a 8226i bk2: 0a 8226i bk3: 0a 8227i bk4: 20a 8160i bk5: 24a 8087i bk6: 18a 8058i bk7: 16a 8065i bk8: 0a 8223i bk9: 0a 8223i bk10: 0a 8223i bk11: 0a 8224i bk12: 0a 8224i bk13: 0a 8224i bk14: 0a 8225i bk15: 0a 8225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0905775
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8225 n_nop=8143 n_act=4 n_pre=0 n_req=39 n_rd=74 n_write=4 bw_util=0.01897
n_activity=341 dram_eff=0.4575
bk0: 0a 8225i bk1: 0a 8227i bk2: 0a 8227i bk3: 0a 8227i bk4: 20a 8155i bk5: 24a 8065i bk6: 16a 8109i bk7: 14a 8056i bk8: 0a 8221i bk9: 0a 8223i bk10: 0a 8224i bk11: 0a 8225i bk12: 0a 8225i bk13: 0a 8225i bk14: 0a 8225i bk15: 0a 8225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0975076
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x8000b780, atomic=0 1 entries : 0x7f8740204760 :  mf: uid= 18274, sid05:w13, part=5, addr=0x8000b780, load , size=128, unknown  status = IN_PARTITION_DRAM (6224), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8225 n_nop=8139 n_act=4 n_pre=0 n_req=41 n_rd=74 n_write=8 bw_util=0.01994
n_activity=376 dram_eff=0.4362
bk0: 0a 8225i bk1: 0a 8226i bk2: 0a 8226i bk3: 0a 8227i bk4: 20a 8161i bk5: 24a 8093i bk6: 16a 8070i bk7: 14a 8031i bk8: 0a 8223i bk9: 0a 8223i bk10: 0a 8224i bk11: 0a 8225i bk12: 0a 8225i bk13: 0a 8225i bk14: 0a 8225i bk15: 0a 8225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0667477

========= L2 cache stats =========
L2_cache_bank[0]: Access = 119, Miss = 20, Miss_rate = 0.168, Pending_hits = 9, Reservation_fails = 188
L2_cache_bank[1]: Access = 103, Miss = 19, Miss_rate = 0.184, Pending_hits = 16, Reservation_fails = 116
L2_cache_bank[2]: Access = 100, Miss = 22, Miss_rate = 0.220, Pending_hits = 6, Reservation_fails = 120
L2_cache_bank[3]: Access = 123, Miss = 20, Miss_rate = 0.163, Pending_hits = 22, Reservation_fails = 200
L2_cache_bank[4]: Access = 101, Miss = 22, Miss_rate = 0.218, Pending_hits = 13, Reservation_fails = 112
L2_cache_bank[5]: Access = 112, Miss = 21, Miss_rate = 0.188, Pending_hits = 21, Reservation_fails = 97
L2_cache_bank[6]: Access = 100, Miss = 20, Miss_rate = 0.200, Pending_hits = 10, Reservation_fails = 130
L2_cache_bank[7]: Access = 96, Miss = 20, Miss_rate = 0.208, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[8]: Access = 93, Miss = 18, Miss_rate = 0.194, Pending_hits = 11, Reservation_fails = 78
L2_cache_bank[9]: Access = 85, Miss = 19, Miss_rate = 0.224, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[10]: Access = 88, Miss = 18, Miss_rate = 0.205, Pending_hits = 16, Reservation_fails = 0
L2_cache_bank[11]: Access = 91, Miss = 19, Miss_rate = 0.209, Pending_hits = 10, Reservation_fails = 0
L2_total_cache_accesses = 1211
L2_total_cache_misses = 238
L2_total_cache_miss_rate = 0.1965
L2_total_cache_pending_hits = 157
L2_total_cache_reservation_fails = 1041
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 528
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 575
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 413
L2_cache_data_port_util = 0.037
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=3661
icnt_total_pkts_simt_to_mem=3131
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.7549
	minimum = 6
	maximum = 63
Network latency average = 14.0882
	minimum = 6
	maximum = 63
Slowest packet = 2349
Flit latency average = 15.4673
	minimum = 6
	maximum = 59
Slowest flit = 6559
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00239707
	minimum = 0 (at node 0)
	maximum = 0.0323604 (at node 5)
Accepted packet rate average = 0.00239707
	minimum = 0 (at node 0)
	maximum = 0.0323604 (at node 5)
Injected flit rate average = 0.0071912
	minimum = 0 (at node 0)
	maximum = 0.0729695 (at node 5)
Accepted flit rate average= 0.0071912
	minimum = 0 (at node 0)
	maximum = 0.121193 (at node 5)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.004 (4 samples)
	minimum = 6 (4 samples)
	maximum = 47 (4 samples)
Network latency average = 11.5068 (4 samples)
	minimum = 6 (4 samples)
	maximum = 41.25 (4 samples)
Flit latency average = 10.9727 (4 samples)
	minimum = 6 (4 samples)
	maximum = 37.25 (4 samples)
Fragmentation average = 0.00251972 (4 samples)
	minimum = 0 (4 samples)
	maximum = 4 (4 samples)
Injected packet rate average = 0.00924959 (4 samples)
	minimum = 0.00717656 (4 samples)
	maximum = 0.0243976 (4 samples)
Accepted packet rate average = 0.00924959 (4 samples)
	minimum = 0.00717656 (4 samples)
	maximum = 0.0243976 (4 samples)
Injected flit rate average = 0.0258463 (4 samples)
	minimum = 0.018777 (4 samples)
	maximum = 0.0672631 (4 samples)
Accepted flit rate average = 0.0258463 (4 samples)
	minimum = 0.0215297 (4 samples)
	maximum = 0.0700172 (4 samples)
Injected packet size average = 2.79432 (4 samples)
Accepted packet size average = 2.79432 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 145133 (inst/sec)
gpgpu_simulation_rate = 2078 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402ec0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (100,63,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6234)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6234)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6234)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6234)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6234)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6234)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6234)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6234)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6234)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6234)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6234)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6234)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6234)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6234)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6234)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,6234)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,6234)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,6234)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,6234)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,6234)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,6234)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,6234)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,6234)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,6234)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,6234)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,6234)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6234)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,6234)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,6234)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,6234)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,6234)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,6234)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,6234)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,6234)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,6234)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,6234)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,6234)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,6234)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,6234)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,6234)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,6234)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,6234)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,6234)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,6234)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,6234)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,6234)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,6234)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,6234)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,6234)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,6234)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,6234)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,6234)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,6234)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,6234)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,6234)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,6234)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,6234)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,6234)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,6234)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,6234)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,6234)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,6234)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,6234)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,6234)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,6234)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,6234)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,6234)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,6234)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,6234)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,6234)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,6234)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,6234)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,6234)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,6234)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,6234)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,6234)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,6234)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,6234)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,6234)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,6234)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,6234)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,6234)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,6234)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,6234)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,6234)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,6234)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,6234)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,6234)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,6234)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,6234)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,6234)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,6234)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,6234)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,6234)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,6234)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,6234)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,6234)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,6234)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,6234)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,6234)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,6234)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,6234)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,6234)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,6234)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,6234)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,6234)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,6234)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,6234)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,6234)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,6234)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,6234)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,6234)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,6234)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,6234)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,6234)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,6234)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,6234)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,6234)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,6234)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,6234)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(54,0,0) tid=(7,6,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(24,0,0) tid=(7,2,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(41,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 6734  inst.: 701928 (ipc=533.1) sim_rate=175482 (inst/sec) elapsed = 0:0:00:04 / Sun Jul 22 14:48:48 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1074,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1075,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1104,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1105,6234)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(23,0,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1198,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1199,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1204,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1205,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1206,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1207,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1214,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1215,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1219,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1238,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1239,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1240,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1241,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1288,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1289,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1290,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1291,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1322,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1323,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1384,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1385,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1438,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1439,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1468,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1469,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1472,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1473,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1490,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1491,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1496,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1497,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1498,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1499,6234)
GPGPU-Sim uArch: cycles simulated: 7734  inst.: 799432 (ipc=242.7) sim_rate=159886 (inst/sec) elapsed = 0:0:00:05 / Sun Jul 22 14:48:49 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1511,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1512,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1550,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1551,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1574,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1575,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1586,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1587,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1588,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1589,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1602,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1603,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1614,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1615,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1640,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1641,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1648,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1649,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1656,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1657,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1658,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1659,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1684,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1685,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1696,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1697,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1700,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1701,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1709,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1710,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1720,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1721,6234)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(44,1,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1782,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1783,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1814,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1815,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1826,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1827,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1853,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1854,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1855,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1856,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1868,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1869,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1870,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1871,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1871,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1872,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1872,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1873,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1899,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1900,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1905,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1906,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1921,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1922,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1943,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1944,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1952,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1953,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1954,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1955,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2010,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(2011,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2014,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(2015,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2026,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2027,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2040,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2041,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2050,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2050,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2051,6234)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(2051,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2052,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(2053,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2055,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2056,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2066,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2067,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2070,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(2071,6234)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(66,1,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2102,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2103,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2108,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(2109,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2112,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2113,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2132,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2133,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2182,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(2183,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2196,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2197,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2228,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(2229,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2378,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(2379,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2406,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2406,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(2407,6234)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(2407,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2430,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(2431,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2456,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(2457,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2460,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2461,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2471,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(2472,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2480,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(2481,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2492,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2493,6234)
GPGPU-Sim uArch: cycles simulated: 8734  inst.: 1020264 (ipc=233.9) sim_rate=170044 (inst/sec) elapsed = 0:0:00:06 / Sun Jul 22 14:48:50 2018
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2516,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(2517,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2537,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2538,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2554,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(2555,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2560,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(2561,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2561,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(2562,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2562,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2563,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2566,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2567,6234)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(79,1,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2628,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2629,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2639,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(2640,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2646,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2647,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2648,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2649,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2652,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2653,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2662,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(2663,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2698,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2699,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2718,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(2719,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2722,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(2723,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2724,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(2725,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2736,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(2737,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2740,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2741,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2780,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(2781,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2782,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(2783,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2784,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2784,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(2785,6234)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2785,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2792,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(2793,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2796,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(2797,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2810,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(2811,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2838,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2839,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2845,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2846,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2846,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(2847,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2886,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2886,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(2887,6234)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(2887,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2892,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(2893,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2896,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2897,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2904,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(2905,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2906,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2907,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2922,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(2923,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2926,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2927,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2927,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2928,6234)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(34,2,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2949,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2950,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2970,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(2971,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2972,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(2973,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2980,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(2981,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2992,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(2993,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2996,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(2997,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3006,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3007,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3018,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3019,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3026,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3027,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3030,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(3031,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3032,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3033,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3036,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3037,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (3044,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(3045,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (3060,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(3061,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (3070,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(3071,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3088,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(3089,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3096,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3097,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3131,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3132,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (3140,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3140,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(3141,6234)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3141,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (3148,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(3149,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3150,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(3151,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3157,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3158,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3159,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3160,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3176,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(3177,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3177,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3178,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3178,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3179,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3180,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3181,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3229,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3230,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3234,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3235,6234)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(53,2,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (3252,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(3253,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3292,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3293,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3308,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3309,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (3311,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(3312,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3344,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3345,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3360,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3361,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (3366,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(3367,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (3368,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(3369,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (3386,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(3387,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (3390,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(3391,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (3404,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(3405,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3416,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3417,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3421,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3422,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3466,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(3467,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3480,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3481,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (3482,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(3483,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3484,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(3485,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3485,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3486,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (3488,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(3489,6234)
GPGPU-Sim uArch: cycles simulated: 9734  inst.: 1299112 (ipc=246.8) sim_rate=185587 (inst/sec) elapsed = 0:0:00:07 / Sun Jul 22 14:48:51 2018
GPGPU-Sim uArch: Shader 7 finished CTA #5 (3500,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(3501,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3514,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3515,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (3518,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(3519,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (3528,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(3529,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (3535,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(3536,6234)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(61,2,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3608,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3609,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3636,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(3637,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3652,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3653,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (3661,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(3662,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3673,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(3674,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (3676,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(3677,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3688,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3689,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (3704,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(3705,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3722,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3722,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(3723,6234)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3723,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3724,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3725,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (3740,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(3741,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3788,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (3788,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3789,6234)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(3789,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (3790,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(3791,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (3837,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(3838,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3848,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3849,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (3857,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(3858,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (3893,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(3894,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3907,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3908,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3926,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(3927,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (3945,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(3946,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3952,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3953,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (3953,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (3953,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(3954,6234)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(3954,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (3955,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(3956,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (3959,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(3960,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (3976,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(3977,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3982,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3983,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3985,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3986,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3987,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(3988,6234)
GPGPU-Sim uArch: cycles simulated: 10234  inst.: 1413576 (ipc=244.5) sim_rate=176697 (inst/sec) elapsed = 0:0:00:08 / Sun Jul 22 14:48:52 2018
GPGPU-Sim uArch: Shader 14 finished CTA #7 (4002,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(4003,6234)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(96,2,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (4031,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(4032,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4048,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4049,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (4064,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(4065,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4068,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4069,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4080,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4081,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4081,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4082,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4090,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4091,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4093,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4094,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4116,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4117,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4128,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4129,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (4130,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (4130,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(4131,6234)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(4131,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4132,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4133,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4142,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4143,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4146,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4147,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (4164,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(4165,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4166,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4167,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (4174,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(4175,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4179,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4180,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (4180,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(4181,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (4217,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(4218,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4218,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4219,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (4220,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(4221,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4222,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(4223,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4281,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4282,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4289,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4290,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (4294,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4295,6234)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(45,3,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4342,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(4343,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4351,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4352,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (4354,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(4355,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4362,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4363,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (4364,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(4365,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4365,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4366,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4373,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4374,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4383,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4384,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4397,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4398,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (4415,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(4416,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4419,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4420,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4423,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4424,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4441,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4442,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (4446,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(4447,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (4466,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(4467,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4486,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4487,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4508,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4509,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4578,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4579,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (4580,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(4581,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4601,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4602,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (4612,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(4613,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4626,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4627,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4658,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4659,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4670,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4670,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(4671,6234)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(4671,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4684,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4685,6234)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(66,3,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (4708,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(4709,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4714,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4715,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (4718,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(4719,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (4726,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(4727,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (4732,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4733,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4758,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4759,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4782,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4783,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4862,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4863,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4874,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4875,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4954,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4955,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4958,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(4959,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4959,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4960,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (4960,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(4961,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4966,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4967,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4978,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4979,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4990,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4991,6234)
GPGPU-Sim uArch: cycles simulated: 11234  inst.: 1669960 (ipc=246.9) sim_rate=185551 (inst/sec) elapsed = 0:0:00:09 / Sun Jul 22 14:48:53 2018
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5000,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5001,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5002,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5003,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (5004,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(5005,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (5012,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(5013,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5014,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5015,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5028,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5029,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5043,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5044,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (5048,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(5049,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5050,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5051,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (5054,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(5055,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5087,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5088,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (5094,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(5095,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5112,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5113,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5118,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5119,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (5130,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(5131,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5134,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5135,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5138,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5139,6234)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(34,3,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5150,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5151,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5151,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5152,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5154,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5155,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (5166,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(5167,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5178,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5179,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5184,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5185,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5197,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5198,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (5199,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(5200,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5213,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5214,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (5228,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(5229,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5234,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5235,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (5238,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(5239,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5240,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5241,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (5264,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(5265,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (5309,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(5310,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (5312,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(5313,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (5316,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(5317,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5322,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5323,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5330,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5331,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5334,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (5334,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5335,6234)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(5335,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (5346,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(5347,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5364,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5365,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (5374,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(5375,6234)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(48,3,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5416,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5417,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5436,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5437,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (5448,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(5449,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5452,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5453,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5454,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5455,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (5472,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(5473,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5496,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5497,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (5498,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(5499,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5504,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5505,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (5534,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(5535,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5540,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5541,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (5556,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(5557,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5566,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5567,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (5578,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(5579,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5612,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5613,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5614,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5615,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5628,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5629,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (5631,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(5632,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5633,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(5634,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5660,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5661,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (5713,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(5714,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5716,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5717,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5722,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5723,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (5725,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(5726,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5728,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5729,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5739,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5740,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (5759,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(5760,6234)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(56,3,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (5784,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(5785,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5800,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5801,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5835,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5836,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5852,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5853,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5865,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5866,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (5895,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(5896,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (5897,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(5898,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5911,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5912,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5939,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5940,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5973,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5974,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5987,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5988,6234)
GPGPU-Sim uArch: cycles simulated: 12234  inst.: 1936456 (ipc=250.2) sim_rate=193645 (inst/sec) elapsed = 0:0:00:10 / Sun Jul 22 14:48:54 2018
GPGPU-Sim uArch: Shader 8 finished CTA #7 (6021,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(6022,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6048,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6049,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6057,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6058,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6065,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6066,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6069,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6070,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (6071,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(6072,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (6083,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(6084,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6087,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6088,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6103,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6104,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (6105,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6106,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6113,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6114,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (6117,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(6118,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6159,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(6160,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (6175,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(6176,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6180,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6181,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (6217,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(6218,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6218,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6219,6234)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(84,4,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (6226,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(6227,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6230,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6231,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6239,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6240,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6247,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6248,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6253,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6254,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (6276,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(6277,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6278,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6279,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6291,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6292,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6296,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(6297,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6308,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6309,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (6318,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(6319,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6346,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6347,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6364,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6365,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (6370,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(6371,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (6378,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(6379,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6380,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6381,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (6412,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(6413,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (6424,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(6425,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6442,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(6443,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (6452,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(6453,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6464,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6465,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6502,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(6503,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6508,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (6508,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(6509,6234)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(6509,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (6515,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(6516,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6516,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6517,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (6523,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(6524,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6531,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6532,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6536,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6537,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (6572,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(6573,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6574,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(6575,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (6592,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(6593,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6599,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6600,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6603,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6604,6234)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(93,4,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (6618,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(6619,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (6621,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(6622,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (6626,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(6627,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6639,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6640,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6652,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6653,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6656,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6657,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (6659,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(6660,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (6678,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(6679,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6682,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6683,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6718,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(6719,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6754,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6754,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6755,6234)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6755,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (6756,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6757,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6776,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6777,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6778,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6779,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6786,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(6787,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (6822,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(6823,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (6824,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(6825,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (6834,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6834,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(6835,6234)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6835,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (6846,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(6847,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (6848,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(6849,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6866,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6867,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6884,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6884,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6885,6234)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6885,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (6886,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6887,6234)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(32,5,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6910,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6911,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (6936,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(6937,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (6978,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(6979,6234)
GPGPU-Sim uArch: cycles simulated: 13234  inst.: 2201224 (ipc=252.3) sim_rate=200111 (inst/sec) elapsed = 0:0:00:11 / Sun Jul 22 14:48:55 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7024,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7025,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (7032,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(7033,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7048,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(7049,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (7058,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(7059,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7071,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(7072,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7084,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7085,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7094,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(7095,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7100,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7101,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (7119,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(7120,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (7122,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(7123,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (7124,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(7125,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (7175,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(7176,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7202,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(7203,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7234,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(7235,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7242,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(7243,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (7276,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7277,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7284,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7285,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7304,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(7305,6234)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(8,5,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7356,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(7357,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (7399,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(7400,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (7407,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(7408,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (7414,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(7415,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7431,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7432,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7432,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7433,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7434,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(7435,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7439,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(7440,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (7461,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7462,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (7481,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(7482,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7488,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7489,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7490,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(7491,6234)
GPGPU-Sim uArch: cycles simulated: 13734  inst.: 2305480 (ipc=249.3) sim_rate=192123 (inst/sec) elapsed = 0:0:00:12 / Sun Jul 22 14:48:56 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7508,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7509,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7515,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(7516,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7523,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7524,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7531,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7532,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7532,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7533,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7536,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7537,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (7539,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(7540,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (7540,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7541,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (7611,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(7612,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7626,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(7627,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7628,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7629,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (7629,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(7630,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (7633,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(7634,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (7643,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(7644,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (7652,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(7653,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (7666,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (7666,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(7667,6234)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(7667,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (7672,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(7673,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (7673,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(7674,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7675,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7676,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (7683,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7684,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7685,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7686,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7695,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(7696,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (7705,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(7706,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7719,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7720,6234)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(86,5,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (7720,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(7721,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7732,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7733,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (7781,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(7782,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7802,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(7803,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (7805,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7806,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7895,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7896,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (7897,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7898,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7938,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7939,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (7941,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7942,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (7945,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7946,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (7981,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7982,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7985,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7986,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7989,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7990,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (7999,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(8000,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8003,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8004,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (8017,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8018,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (8021,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(8022,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8031,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8032,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8033,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8034,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8035,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8036,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (8043,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(8044,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8053,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(8054,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8068,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(8069,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (8071,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8072,6234)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(24,6,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (8079,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(8080,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8095,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8096,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (8103,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(8104,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8135,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(8136,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (8156,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(8157,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8172,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8173,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (8174,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8175,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8190,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8191,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8201,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8202,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8223,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8223,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8224,6234)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(8224,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8280,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8281,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8300,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(8301,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (8321,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(8322,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8334,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8335,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8336,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(8337,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8338,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8339,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8346,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(8347,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (8368,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(8369,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (8386,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(8387,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8400,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(8401,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (8430,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(8431,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8452,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8453,6234)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(72,5,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8494,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(8495,6234)
GPGPU-Sim uArch: cycles simulated: 14734  inst.: 2563848 (ipc=250.4) sim_rate=197219 (inst/sec) elapsed = 0:0:00:13 / Sun Jul 22 14:48:57 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (8502,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(8503,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8505,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(8506,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8508,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8509,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8510,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(8511,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (8516,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(8517,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (8518,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(8519,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8520,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8521,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (8522,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(8523,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8526,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8527,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8536,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8537,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (8554,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(8555,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (8562,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(8563,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8583,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8584,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (8592,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(8593,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (8594,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(8595,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (8603,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8604,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8612,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(8613,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (8622,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(8623,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (8648,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(8649,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (8650,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(8651,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (8680,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8681,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (8712,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8713,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (8736,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8737,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (8774,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(8775,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8776,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(8777,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8780,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8781,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (8808,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(8809,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (8816,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(8817,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8832,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8833,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (8834,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8835,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8844,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8845,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8846,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(8847,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (8850,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(8851,6234)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(15,6,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (8860,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(8861,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8872,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8873,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8876,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(8877,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (8896,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8897,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8908,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(8909,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (8917,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(8918,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8959,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8960,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8960,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8961,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8971,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8972,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (9025,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(9026,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (9040,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(9041,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (9052,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(9053,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (9074,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(9075,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9087,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9088,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (9096,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(9097,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9108,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9109,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9139,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(9140,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9142,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(9143,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (9154,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(9155,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9160,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9161,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (9176,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(9177,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (9180,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(9181,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9196,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9197,6234)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(99,6,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (9198,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(9199,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9208,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9209,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9216,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(9217,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (9219,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(9220,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9220,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9221,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9222,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9223,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9224,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9225,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (9226,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(9227,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9230,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9231,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9248,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9249,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (9258,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(9259,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (9264,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(9265,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (9268,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(9269,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9317,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9318,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9323,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9324,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (9324,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(9325,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (9326,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(9327,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9328,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(9329,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9361,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9362,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (9374,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(9375,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9437,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9438,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9474,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9475,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (9477,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(9478,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9482,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9483,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (9498,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(9499,6234)
GPGPU-Sim uArch: cycles simulated: 15734  inst.: 2832584 (ipc=252.3) sim_rate=202327 (inst/sec) elapsed = 0:0:00:14 / Sun Jul 22 14:48:58 2018
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9509,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(9510,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9529,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9530,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9534,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9535,6234)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(33,7,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (9539,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(9540,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9542,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9543,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9544,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(9545,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (9555,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(9556,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9563,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(9564,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (9585,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(9586,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (9599,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(9600,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9601,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9602,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9631,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9632,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9635,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9636,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9645,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(9646,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (9691,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(9692,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9711,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9712,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (9719,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(9720,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9721,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9722,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9753,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9754,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (9759,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(9760,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9761,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9762,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9789,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9790,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9819,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9820,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (9829,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(9830,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9851,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9852,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9855,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9856,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (9865,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(9866,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9867,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9868,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (9869,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(9870,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9895,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9896,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9907,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9908,6234)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(21,7,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9919,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9920,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9935,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9935,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9936,6234)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9936,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (9949,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(9950,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (9955,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(9956,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (9981,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (9981,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(9982,6234)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(9982,6234)
GPGPU-Sim uArch: cycles simulated: 16234  inst.: 2959176 (ipc=252.4) sim_rate=197278 (inst/sec) elapsed = 0:0:00:15 / Sun Jul 22 14:48:59 2018
GPGPU-Sim uArch: Shader 11 finished CTA #7 (10015,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(10016,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (10021,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(10022,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10026,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(10027,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10062,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(10063,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10093,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(10094,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (10101,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(10102,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (10137,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(10138,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (10145,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(10146,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10151,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10152,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (10153,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (10153,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(10154,6234)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(10154,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10157,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10158,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10161,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10162,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (10171,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10171,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(10172,6234)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10172,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10173,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (10173,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10174,6234)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(10174,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (10175,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(10176,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10183,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10184,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (10196,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(10197,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (10227,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(10228,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (10249,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(10250,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10257,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10258,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10258,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10259,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (10262,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(10263,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (10279,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(10280,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10287,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10288,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10311,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10312,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (10313,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(10314,6234)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(23,7,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (10318,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(10319,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (10325,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(10326,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (10328,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(10329,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10333,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10334,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10343,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(10344,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10364,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10365,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10372,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(10373,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10379,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10380,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10381,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10382,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (10382,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(10383,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10383,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(10384,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (10408,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(10409,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (10409,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(10410,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10436,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10437,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (10442,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(10443,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10465,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10466,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (10499,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(10500,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10503,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10504,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (10511,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(10512,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (10525,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(10526,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (10527,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (10527,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(10528,6234)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(10528,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10531,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10532,6234)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(16,8,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (10539,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(10540,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10562,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(10563,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10564,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(10565,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (10581,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(10582,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10583,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10583,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10584,6234)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10584,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10585,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10586,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10591,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10592,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (10593,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(10594,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (10661,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(10662,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (10663,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(10664,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (10665,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(10666,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (10675,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(10676,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (10725,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (10725,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(10726,6234)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(10726,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10777,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10778,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10797,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10798,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10823,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10824,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (10849,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(10850,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (10921,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(10922,6234)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(42,8,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (10949,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(10950,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (10973,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(10974,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (10987,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(10988,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (10989,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(10990,6234)
GPGPU-Sim uArch: cycles simulated: 17234  inst.: 3228488 (ipc=253.9) sim_rate=201780 (inst/sec) elapsed = 0:0:00:16 / Sun Jul 22 14:49:00 2018
GPGPU-Sim uArch: Shader 10 finished CTA #6 (11085,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(11086,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11117,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11118,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11157,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11158,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11161,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11162,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (11169,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(11170,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (11187,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(11188,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (11194,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(11195,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (11195,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11195,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11196,6234)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(11196,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11197,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11198,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (11209,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(11210,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (11211,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(11212,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (11215,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(11216,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (11231,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(11232,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (11261,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(11262,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (11281,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(11282,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11283,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11284,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (11285,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(11286,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (11305,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(11306,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (11311,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(11312,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11323,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11324,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (11331,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(11332,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11351,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(11352,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (11378,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(11379,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (11383,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(11384,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (11389,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(11390,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (11395,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(11396,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11406,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11407,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (11418,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(11419,6234)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(71,8,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (11438,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(11439,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (11442,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (11442,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(11443,6234)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(11443,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (11444,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(11445,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (11462,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(11463,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11466,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11467,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11467,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11468,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (11468,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(11469,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (11473,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(11474,6234)
GPGPU-Sim uArch: cycles simulated: 17734  inst.: 3341288 (ipc=252.7) sim_rate=196546 (inst/sec) elapsed = 0:0:00:17 / Sun Jul 22 14:49:01 2018
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11516,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11517,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (11526,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(11527,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11531,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11532,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (11532,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(11533,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (11540,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(11541,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11556,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11557,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (11582,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11582,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(11583,6234)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11583,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11590,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11591,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11592,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11593,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (11600,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(11601,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (11612,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(11613,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11616,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11617,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (11626,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(11627,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (11630,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(11631,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11634,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11635,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11644,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11645,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (11654,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(11655,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11658,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11659,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (11659,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(11660,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (11662,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(11663,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (11688,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (11688,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(11689,6234)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(11689,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11690,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11691,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (11703,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(11704,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11704,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11705,6234)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(57,8,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11719,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11720,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11741,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11742,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11743,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11744,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11749,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11750,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (11783,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(11784,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11805,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11806,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (11814,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(11815,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (11815,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(11816,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (11817,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(11818,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (11835,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(11836,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11842,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (11842,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11843,6234)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(11843,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11848,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11849,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (11849,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(11850,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11852,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11853,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (11864,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(11865,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (11902,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(11903,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (11945,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(11946,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11948,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11949,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11949,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11950,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (11959,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(11960,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (11961,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(11962,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11987,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11988,6234)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(28,9,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12055,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(12056,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (12065,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(12066,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (12069,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(12070,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12103,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12104,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (12145,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(12146,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (12147,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(12148,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12151,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12152,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12160,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(12161,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (12196,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(12197,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (12221,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(12222,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12255,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12256,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (12286,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(12287,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (12320,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(12321,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (12322,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(12323,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12356,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(12357,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (12360,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(12361,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12368,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12369,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12382,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12383,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12404,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(12405,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12424,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12425,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12440,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(12441,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (12442,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(12443,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12460,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12461,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (12464,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(12465,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12472,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(12473,6234)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(27,9,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (12488,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(12489,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12494,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(12495,6234)
GPGPU-Sim uArch: cycles simulated: 18734  inst.: 3604680 (ipc=253.5) sim_rate=200260 (inst/sec) elapsed = 0:0:00:18 / Sun Jul 22 14:49:02 2018
GPGPU-Sim uArch: Shader 4 finished CTA #6 (12502,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(12503,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12506,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12507,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (12534,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(12535,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12554,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12555,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12566,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12567,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (12568,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (12568,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(12569,6234)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(12569,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (12586,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(12587,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12638,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(12639,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (12642,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(12643,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (12653,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(12654,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (12666,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(12667,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (12669,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(12670,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (12670,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(12671,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12676,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12677,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12678,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(12679,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (12682,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (12682,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(12683,6234)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(12683,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (12695,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(12696,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12710,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(12711,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (12714,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(12715,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (12725,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(12726,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (12728,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(12729,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (12750,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(12751,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (12758,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(12759,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (12760,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(12761,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (12761,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(12762,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (12772,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(12773,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (12776,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(12777,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (12796,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(12797,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (12798,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(12799,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (12806,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(12807,6234)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(57,9,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (12822,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(12823,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (12848,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(12849,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (12867,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(12868,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12886,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12887,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12887,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(12888,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (12904,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(12905,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12928,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12929,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (12943,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(12944,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12944,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12945,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (12948,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(12949,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12957,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(12958,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12998,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12999,6234)
GPGPU-Sim uArch: cycles simulated: 19234  inst.: 3768680 (ipc=256.4) sim_rate=198351 (inst/sec) elapsed = 0:0:00:19 / Sun Jul 22 14:49:03 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13000,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13001,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13008,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13009,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (13028,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(13029,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13034,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13035,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13038,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13039,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (13052,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(13053,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (13062,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(13063,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (13072,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(13073,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13074,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(13075,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (13075,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(13076,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13092,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13093,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (13096,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(13097,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13098,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13099,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (13110,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(13111,6234)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(83,9,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (13124,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(13125,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13136,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(13137,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (13151,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(13152,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (13152,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(13153,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (13166,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(13167,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13178,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13179,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (13185,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(13186,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13187,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13188,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (13190,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(13191,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (13201,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(13202,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (13207,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(13208,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13240,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13241,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13318,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13319,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (13356,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(13357,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (13392,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(13393,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (13420,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(13421,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (13436,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(13437,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13446,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13447,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (13452,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(13453,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13462,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13463,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (13464,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(13465,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13497,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13498,6234)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(7,10,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (13507,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(13508,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13529,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13530,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (13574,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(13575,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (13576,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(13577,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13587,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13588,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (13591,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(13592,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13597,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13598,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (13603,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(13604,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13633,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13634,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13639,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13640,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (13641,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(13642,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13651,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13652,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13653,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13654,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (13657,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(13658,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (13667,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(13668,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13673,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13674,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13677,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13678,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13695,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13696,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13705,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13706,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (13723,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(13724,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13745,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(13746,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13769,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13770,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (13777,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(13778,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (13783,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(13784,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13787,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(13788,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (13799,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(13800,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13824,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13825,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (13825,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(13826,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13829,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13830,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (13835,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(13836,6234)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(57,10,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13891,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(13892,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (13919,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(13920,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (13923,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(13924,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (13932,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(13933,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (13939,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(13940,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13948,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13949,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (13950,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(13951,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13964,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13964,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(13965,6234)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13965,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13969,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13970,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (13971,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(13972,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (13976,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(13977,6234)
GPGPU-Sim uArch: cycles simulated: 20234  inst.: 4012072 (ipc=255.5) sim_rate=200603 (inst/sec) elapsed = 0:0:00:20 / Sun Jul 22 14:49:04 2018
GPGPU-Sim uArch: Shader 12 finished CTA #7 (14012,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(14013,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14015,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14016,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (14022,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (14022,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(14023,6234)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(14023,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (14029,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(14030,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14030,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(14031,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14035,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14036,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (14036,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(14037,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (14052,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(14053,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14057,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(14058,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (14102,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(14103,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14110,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(14111,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14144,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(14145,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14154,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14155,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14178,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14179,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14180,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14181,6234)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(61,10,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (14190,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(14191,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (14196,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(14197,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (14206,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14206,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(14207,6234)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(14207,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14210,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14211,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14211,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14212,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (14218,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(14219,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14230,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(14231,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (14232,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(14233,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14240,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14241,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14246,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14247,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14250,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(14251,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (14268,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(14269,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (14282,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(14283,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (14304,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (14304,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(14305,6234)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(14305,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14308,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (14308,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14309,6234)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(14309,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (14324,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(14325,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14330,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(14331,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (14342,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(14343,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (14360,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(14361,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (14370,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(14371,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14375,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(14376,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (14377,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(14378,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14398,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(14399,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14402,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14403,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14432,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(14433,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14435,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14436,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14442,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14443,6234)
GPGPU-Sim uArch: cycles simulated: 20734  inst.: 4166536 (ipc=257.3) sim_rate=198406 (inst/sec) elapsed = 0:0:00:21 / Sun Jul 22 14:49:05 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(60,10,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14566,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(14567,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14570,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14571,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (14584,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(14585,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (14614,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(14615,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (14676,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(14677,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14694,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14694,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(14695,6234)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14695,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (14702,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(14703,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (14707,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(14708,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (14708,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(14709,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (14716,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(14717,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14720,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (14720,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(14721,6234)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(14721,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (14757,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14757,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(14758,6234)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(14758,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14759,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14760,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14782,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14783,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14786,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14787,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14788,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14789,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (14796,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(14797,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (14804,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(14805,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14808,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(14809,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14845,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14846,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (14847,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(14848,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (14896,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(14897,6234)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(36,11,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (14941,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(14942,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14949,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14950,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14994,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14995,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (14999,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14999,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(15000,6234)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15000,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (15000,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(15001,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (15005,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(15006,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15027,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15027,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15028,6234)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(15028,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (15051,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(15052,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15099,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15100,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15106,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15107,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (15113,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(15114,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15123,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(15124,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15135,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15136,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15139,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15140,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15147,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15148,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15150,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15151,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (15165,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(15166,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15171,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(15172,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15183,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15184,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15185,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(15186,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (15189,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(15190,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (15213,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(15214,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15259,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(15260,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (15265,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(15266,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (15279,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(15280,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (15287,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(15288,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15289,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(15290,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (15295,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(15296,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15297,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15298,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15307,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(15308,6234)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(57,11,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (15339,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(15340,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (15379,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(15380,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15381,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(15382,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15389,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15390,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15395,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15396,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (15415,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(15416,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15435,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(15436,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (15437,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(15438,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15445,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15446,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15453,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15454,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15456,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(15457,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (15465,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(15466,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15467,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15468,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15473,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15474,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15482,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15483,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15489,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15490,6234)
GPGPU-Sim uArch: cycles simulated: 21734  inst.: 4405288 (ipc=256.1) sim_rate=200240 (inst/sec) elapsed = 0:0:00:22 / Sun Jul 22 14:49:06 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15503,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(15504,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15508,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15509,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (15511,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(15512,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (15559,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(15560,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15563,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(15564,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15575,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15576,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15590,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(15591,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15608,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(15609,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (15613,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(15614,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (15614,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(15615,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (15616,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(15617,6234)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(86,11,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15625,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(15626,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15627,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(15628,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (15641,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(15642,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (15659,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(15660,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15662,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(15663,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15668,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(15669,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15674,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15675,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15676,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(15677,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (15678,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(15679,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15698,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15699,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (15701,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(15702,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (15706,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(15707,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15716,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(15717,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (15724,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(15725,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (15748,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(15749,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15750,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15751,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (15756,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(15757,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15758,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15759,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15760,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(15761,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15766,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15767,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (15780,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(15781,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (15798,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(15799,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (15818,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(15819,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (15820,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(15821,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15834,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(15835,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15844,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(15845,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15856,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15857,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15876,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(15877,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15884,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15885,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15902,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(15903,6234)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(29,12,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (15934,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(15935,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (15950,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(15951,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15956,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(15957,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15958,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(15959,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15962,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(15963,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15964,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(15965,6234)
GPGPU-Sim uArch: cycles simulated: 22234  inst.: 4570728 (ipc=258.5) sim_rate=198727 (inst/sec) elapsed = 0:0:00:23 / Sun Jul 22 14:49:07 2018
GPGPU-Sim uArch: Shader 1 finished CTA #6 (16001,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(16002,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (16042,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(16043,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (16056,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(16057,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (16058,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(16059,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (16080,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(16081,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (16093,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(16094,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16094,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16095,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (16108,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(16109,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (16116,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(16117,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (16140,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(16141,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (16149,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(16150,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (16182,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(16183,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (16200,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(16201,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16230,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(16231,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16238,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(16239,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16248,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16249,6234)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(6,12,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (16304,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(16305,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16312,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16313,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (16320,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(16321,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (16326,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(16327,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (16330,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(16331,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16348,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16349,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16398,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(16399,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16408,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16409,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16412,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16413,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16439,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(16440,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16445,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16446,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (16453,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(16454,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16457,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(16458,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16492,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16493,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (16517,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(16518,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16529,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16530,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16541,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(16542,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16543,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(16544,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16550,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(16551,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (16569,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(16570,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16587,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16588,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16589,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(16590,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16609,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16610,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (16619,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16619,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(16620,6234)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16620,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (16627,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(16628,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (16635,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(16636,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16663,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(16664,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16667,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(16668,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16677,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16678,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16679,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16680,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16703,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(16704,6234)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(79,12,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (16722,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(16723,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (16726,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(16727,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (16743,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(16744,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16783,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16784,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (16789,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(16790,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16799,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(16800,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (16819,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(16820,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (16827,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(16828,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16833,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(16834,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (16842,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(16843,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16847,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16848,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (16882,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(16883,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16884,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(16885,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (16894,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(16895,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (16914,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (16914,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(16915,6234)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(16915,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (16917,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(16918,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16936,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16937,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16951,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16952,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (16973,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(16974,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (16979,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(16980,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16987,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16988,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (16991,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(16992,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16997,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16998,6234)
GPGPU-Sim uArch: cycles simulated: 23234  inst.: 4812744 (ipc=257.5) sim_rate=200531 (inst/sec) elapsed = 0:0:00:24 / Sun Jul 22 14:49:08 2018
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17031,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17032,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17045,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(17046,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (17047,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(17048,6234)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(86,12,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17077,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17078,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17081,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(17082,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (17089,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(17090,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (17091,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(17092,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17099,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(17100,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (17105,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(17106,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17107,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(17108,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (17132,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(17133,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17167,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17168,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17223,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17224,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17231,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17232,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17233,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17233,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(17234,6234)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(17234,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17247,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17248,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17249,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17250,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (17252,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(17253,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17257,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(17258,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (17271,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(17272,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (17273,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(17274,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (17311,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(17312,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (17326,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(17327,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (17331,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(17332,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (17348,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(17349,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (17360,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(17361,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17371,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17372,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (17375,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(17376,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17376,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(17377,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17381,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(17382,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (17383,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(17384,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17385,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(17386,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (17387,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(17388,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (17389,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(17390,6234)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(24,13,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17415,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17416,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (17416,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(17417,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17417,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(17418,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (17449,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(17450,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (17490,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(17491,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (17498,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(17499,6234)
GPGPU-Sim uArch: cycles simulated: 23734  inst.: 4959912 (ipc=258.5) sim_rate=198396 (inst/sec) elapsed = 0:0:00:25 / Sun Jul 22 14:49:09 2018
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17516,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(17517,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (17521,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(17522,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17557,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(17558,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (17561,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(17562,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (17577,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(17578,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (17598,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(17599,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17607,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17608,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17637,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (17637,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(17638,6234)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17638,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17641,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(17642,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17645,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17646,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17663,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(17664,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17665,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17666,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17669,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(17670,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (17692,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(17693,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (17709,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(17710,6234)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(61,13,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (17725,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(17726,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17745,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17746,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17767,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(17768,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (17782,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(17783,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17805,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17806,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17831,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17832,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (17861,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(17862,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (17863,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(17864,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17877,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(17878,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (17881,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(17882,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (17901,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(17902,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17904,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17905,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17907,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(17908,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (17911,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(17912,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17914,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(17915,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17919,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17920,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (17921,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(17922,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (17947,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(17948,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (17957,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (17957,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(17958,6234)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(17958,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17977,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17978,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17979,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17980,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (17989,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(17990,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (17995,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(17996,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (18023,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(18024,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (18045,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(18046,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (18071,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(18072,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (18117,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(18118,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18127,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18128,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18141,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(18142,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18149,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18150,6234)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(7,14,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18189,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18190,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (18192,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(18193,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18199,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18200,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (18201,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(18202,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18219,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(18220,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (18234,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(18235,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (18237,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(18238,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18249,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18250,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18253,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18254,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (18271,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(18272,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18273,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(18274,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18289,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18290,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (18358,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(18359,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (18366,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(18367,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18380,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18381,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18388,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(18389,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18397,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (18397,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(18398,6234)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(18398,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18407,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(18408,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (18415,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(18416,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18447,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(18448,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18449,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(18450,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18453,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(18454,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (18461,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(18462,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (18463,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(18464,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18469,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(18470,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (18471,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(18472,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18473,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18474,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (18475,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(18476,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18476,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(18477,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18479,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(18480,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (18487,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(18488,6234)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(60,13,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 24734  inst.: 5209704 (ipc=258.1) sim_rate=200373 (inst/sec) elapsed = 0:0:00:26 / Sun Jul 22 14:49:10 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18526,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18527,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (18540,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(18541,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18542,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(18543,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18544,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(18545,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (18552,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(18553,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (18554,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(18555,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18556,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18557,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (18558,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(18559,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (18560,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(18561,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18570,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18571,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18572,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18573,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (18585,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(18586,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (18586,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(18587,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (18599,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(18600,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (18610,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(18611,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18639,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(18640,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18640,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(18641,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18644,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(18645,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18704,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18705,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (18706,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(18707,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18710,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(18711,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (18741,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(18742,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (18747,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(18748,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18749,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18750,6234)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(26,14,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (18766,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(18767,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (18795,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(18796,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (18805,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(18806,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (18809,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(18810,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (18816,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(18817,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (18829,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(18830,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18843,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(18844,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18887,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(18888,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (18895,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(18896,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18897,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18898,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (18907,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(18908,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (18911,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(18912,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (18919,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(18920,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (18921,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(18922,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (18947,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(18948,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18959,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18960,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18985,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18986,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18987,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18988,6234)
GPGPU-Sim uArch: cycles simulated: 25234  inst.: 5358920 (ipc=259.1) sim_rate=198478 (inst/sec) elapsed = 0:0:00:27 / Sun Jul 22 14:49:11 2018
GPGPU-Sim uArch: Shader 2 finished CTA #7 (19021,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(19022,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19047,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(19048,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19061,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (19061,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19062,6234)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(19062,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19115,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(19116,6234)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(79,14,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19205,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19206,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (19237,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(19238,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19241,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19242,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (19245,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(19246,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (19253,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(19254,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (19279,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(19280,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19285,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(19286,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (19291,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(19292,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (19335,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(19336,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (19345,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(19346,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19357,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19358,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19369,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(19370,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19379,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(19380,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (19405,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(19406,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (19408,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(19409,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (19423,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(19424,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (19427,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(19428,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19438,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(19439,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (19442,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(19443,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (19450,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(19451,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19451,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19452,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (19476,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(19477,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (19484,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(19485,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19503,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(19504,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (19507,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(19508,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19516,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(19517,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19519,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(19520,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19522,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19523,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (19528,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(19529,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19537,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19538,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (19545,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(19546,6234)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(68,14,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (19557,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(19558,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19558,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(19559,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19561,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(19562,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19566,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19567,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (19570,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(19571,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (19571,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(19572,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19577,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19578,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19587,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19588,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (19591,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(19592,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (19606,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(19607,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19611,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19612,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (19613,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(19614,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19621,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19622,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (19623,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(19624,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19637,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(19638,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (19641,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(19642,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19665,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (19665,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(19666,6234)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(19666,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (19668,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(19669,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (19677,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(19678,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (19679,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(19680,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19696,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19697,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19745,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(19746,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (19751,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(19752,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (19755,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(19756,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (19771,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(19772,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (19773,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(19774,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19775,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19776,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19777,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(19778,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19791,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(19792,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (19803,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(19804,6234)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(35,15,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19829,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(19830,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (19843,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(19844,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (19853,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(19854,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19855,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(19856,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19881,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19882,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19953,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(19954,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19965,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19965,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(19966,6234)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(19966,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (19973,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(19974,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19986,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19987,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19987,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(19988,6234)
GPGPU-Sim uArch: cycles simulated: 26234  inst.: 5639016 (ipc=260.2) sim_rate=201393 (inst/sec) elapsed = 0:0:00:28 / Sun Jul 22 14:49:12 2018
GPGPU-Sim uArch: Shader 2 finished CTA #5 (20020,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(20021,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (20047,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(20048,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (20109,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(20110,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (20125,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(20126,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (20127,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(20128,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (20129,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(20130,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (20132,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(20133,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (20173,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(20174,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20177,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (20177,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20178,6234)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(20178,6234)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(68,15,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (20233,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(20234,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20281,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(20282,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (20291,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(20292,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (20293,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(20294,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (20295,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(20296,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (20337,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(20338,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (20361,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(20362,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20395,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(20396,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20399,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20399,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(20400,6234)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(20400,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (20401,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(20402,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20423,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20424,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (20429,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(20430,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (20436,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(20437,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (20439,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(20440,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (20455,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(20456,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (20458,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(20459,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20459,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20459,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(20460,6234)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(20460,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20473,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(20474,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (20475,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(20476,6234)
GPGPU-Sim uArch: cycles simulated: 26734  inst.: 5741160 (ipc=258.8) sim_rate=197971 (inst/sec) elapsed = 0:0:00:29 / Sun Jul 22 14:49:13 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20507,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20508,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20519,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(20520,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (20523,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(20524,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (20535,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(20536,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (20556,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(20557,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (20559,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(20560,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20574,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20575,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (20579,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(20580,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20589,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20590,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (20597,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(20598,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (20599,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(20600,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (20621,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(20622,6234)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(95,15,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20633,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(20634,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (20639,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(20640,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20641,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20642,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20645,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (20645,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(20646,6234)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(20646,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20649,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(20650,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20665,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(20666,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (20687,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(20688,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (20689,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(20690,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (20727,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20727,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(20728,6234)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(20728,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20756,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(20757,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20758,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (20758,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20759,6234)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(20759,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20778,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20779,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (20812,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(20813,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20814,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(20815,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20817,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(20818,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20824,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20825,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (20834,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(20835,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20851,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(20852,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (20852,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(20853,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20860,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20861,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (20865,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(20866,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20868,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (20868,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(20869,6234)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(20869,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20874,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(20875,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (20877,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(20878,6234)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(28,16,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (20894,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(20895,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (20902,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(20903,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20903,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(20904,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20909,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(20910,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (20916,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(20917,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (20946,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(20947,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (20952,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(20953,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20960,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(20961,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (20981,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(20982,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (20992,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(20993,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (20994,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(20995,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (21001,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(21002,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (21006,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(21007,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21022,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21023,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (21026,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(21027,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (21046,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(21047,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21051,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(21052,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21054,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21055,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21070,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21071,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21086,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(21087,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (21162,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(21163,6234)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(42,16,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (21177,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(21178,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21195,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21196,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (21198,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(21199,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21206,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21207,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (21216,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(21217,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (21238,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(21239,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (21245,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(21246,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21246,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(21247,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21254,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(21255,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21274,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21275,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (21278,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(21279,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (21310,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(21311,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (21326,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(21327,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (21343,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(21344,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21347,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(21348,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (21352,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(21353,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21354,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(21355,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (21365,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(21366,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (21382,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(21383,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21392,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21393,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (21395,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(21396,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21400,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21401,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21415,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(21416,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (21423,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(21424,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21465,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(21466,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (21481,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(21482,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (21497,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(21498,6234)
GPGPU-Sim uArch: cycles simulated: 27734  inst.: 6037224 (ipc=260.5) sim_rate=201240 (inst/sec) elapsed = 0:0:00:30 / Sun Jul 22 14:49:14 2018
GPGPU-Sim uArch: Shader 7 finished CTA #7 (21501,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(21502,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21503,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(21504,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (21515,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (21515,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(21516,6234)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(21516,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (21519,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(21520,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (21533,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(21534,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21569,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(21570,6234)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(76,16,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (21595,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(21596,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (21598,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(21599,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21635,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(21636,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (21649,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(21650,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21665,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21666,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (21687,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(21688,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (21699,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(21700,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (21703,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(21704,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21711,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21712,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21715,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(21716,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (21751,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(21752,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21790,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(21791,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21794,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(21795,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (21796,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(21797,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (21804,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(21805,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21808,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(21809,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (21809,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(21810,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21819,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(21820,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (21831,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(21832,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (21853,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(21854,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (21879,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(21880,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21885,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(21886,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (21887,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(21888,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21905,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(21906,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (21921,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(21922,6234)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(79,16,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (21931,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(21932,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (21959,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21959,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(21960,6234)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(21960,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (21969,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(21970,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21971,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(21972,6234)
GPGPU-Sim uArch: cycles simulated: 28234  inst.: 6168616 (ipc=260.6) sim_rate=198987 (inst/sec) elapsed = 0:0:00:31 / Sun Jul 22 14:49:15 2018
GPGPU-Sim uArch: Shader 0 finished CTA #3 (22007,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(22008,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (22009,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(22010,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (22019,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(22020,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22049,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22050,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22058,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22059,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (22077,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(22078,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (22084,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(22085,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22094,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22095,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (22095,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(22096,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (22099,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(22100,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22119,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(22120,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (22121,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(22122,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (22133,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(22134,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22141,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(22142,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (22155,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(22156,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22159,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(22160,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22171,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(22172,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22200,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22201,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22208,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(22209,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22217,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22218,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22229,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22230,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22234,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22235,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (22265,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(22266,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (22267,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(22268,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (22279,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(22280,6234)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(28,17,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (22283,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(22284,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22287,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(22288,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (22305,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(22306,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22331,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22332,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22341,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(22342,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (22344,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(22345,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22353,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22354,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22357,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22358,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (22361,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(22362,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (22383,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(22384,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (22413,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(22414,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (22439,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(22440,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (22442,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(22443,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22451,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(22452,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22467,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(22468,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (22469,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(22470,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22473,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22474,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22483,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22484,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22487,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(22488,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22489,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(22490,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (22493,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(22494,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22513,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(22514,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22515,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(22516,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22525,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22526,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (22527,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(22528,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22529,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(22530,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22539,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(22540,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (22577,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (22577,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(22578,6234)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(22578,6234)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(90,16,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (22635,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(22636,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (22637,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(22638,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22652,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(22653,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22669,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22670,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (22677,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22677,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(22678,6234)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(22678,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (22680,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(22681,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (22703,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(22704,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22705,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(22706,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22707,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(22708,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (22724,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(22725,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (22735,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(22736,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (22761,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(22762,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22763,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(22764,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (22775,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(22776,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22777,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(22778,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (22782,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(22783,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22843,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (22843,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(22844,6234)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(22844,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (22901,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(22902,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (22917,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(22918,6234)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(79,17,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (22945,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(22946,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (22963,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(22964,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22969,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(22970,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22977,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(22978,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22990,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22991,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22999,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (22999,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(23000,6234)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(23000,6234)
GPGPU-Sim uArch: cycles simulated: 29234  inst.: 6449768 (ipc=261.5) sim_rate=201555 (inst/sec) elapsed = 0:0:00:32 / Sun Jul 22 14:49:16 2018
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23013,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(23014,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23015,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (23015,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(23016,6234)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(23016,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23025,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(23026,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23030,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23031,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23031,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23032,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (23035,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(23036,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23047,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(23048,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (23049,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(23050,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23102,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(23103,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (23109,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(23110,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (23143,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(23144,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23149,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(23150,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23150,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(23151,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (23153,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(23154,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (23154,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(23155,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23157,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(23158,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23187,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23188,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23213,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(23214,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (23217,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(23218,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (23225,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(23226,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (23227,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(23228,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (23229,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(23230,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (23275,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(23276,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23307,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(23308,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23315,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(23316,6234)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(22,18,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23321,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(23322,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (23363,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (23363,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(23364,6234)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(23364,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (23366,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(23367,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23383,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23384,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23391,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (23391,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23392,6234)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(23392,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (23415,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(23416,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23450,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(23451,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (23465,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(23466,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23468,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(23469,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (23469,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(23470,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23471,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(23472,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23482,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23483,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23484,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(23485,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23488,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23489,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23492,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(23493,6234)
GPGPU-Sim uArch: cycles simulated: 29734  inst.: 6576392 (ipc=261.3) sim_rate=199284 (inst/sec) elapsed = 0:0:00:33 / Sun Jul 22 14:49:17 2018
GPGPU-Sim uArch: Shader 4 finished CTA #5 (23505,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(23506,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (23509,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (23509,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(23510,6234)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(23510,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23513,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(23514,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (23527,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(23528,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23537,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23538,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (23541,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(23542,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23553,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(23554,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23580,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(23581,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (23595,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(23596,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23600,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(23601,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23602,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(23603,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (23604,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(23605,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (23614,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(23615,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23624,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(23625,6234)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(31,18,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23632,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23633,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23686,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23687,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23690,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(23691,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (23692,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(23693,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (23702,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(23703,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (23720,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(23721,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (23744,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(23745,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23750,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23751,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23766,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23767,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (23778,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(23779,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (23780,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(23781,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23802,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(23803,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (23804,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(23805,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (23813,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(23814,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23816,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23817,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23820,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(23821,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (23834,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(23835,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23844,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23845,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (23872,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(23873,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23884,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(23885,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (23896,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(23897,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23897,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(23898,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (23910,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(23911,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23911,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23912,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (23924,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(23925,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23941,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23942,6234)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(52,18,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23960,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23961,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23963,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23964,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (23964,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(23965,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23990,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (23990,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(23991,6234)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(23991,6234)
GPGPU-Sim uArch: cycles simulated: 30234  inst.: 6738888 (ipc=262.6) sim_rate=198202 (inst/sec) elapsed = 0:0:00:34 / Sun Jul 22 14:49:18 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24002,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24003,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (24038,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(24039,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24040,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(24041,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24046,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(24047,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (24048,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(24049,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24058,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(24059,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24068,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24069,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24086,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(24087,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24124,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24125,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24130,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24131,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (24138,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(24139,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (24140,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(24141,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24176,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24177,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (24190,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(24191,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (24198,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(24199,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24208,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (24208,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24209,6234)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(24209,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24210,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(24211,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24212,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(24213,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (24222,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(24223,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (24246,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(24247,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (24266,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(24267,6234)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(98,18,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (24278,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(24279,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24320,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(24321,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (24324,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(24325,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24330,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(24331,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (24354,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(24355,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (24356,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(24357,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24358,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24359,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24367,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(24368,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (24417,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(24418,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24430,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(24431,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (24431,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(24432,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24448,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(24449,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24484,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(24485,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24492,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(24493,6234)
GPGPU-Sim uArch: cycles simulated: 30734  inst.: 6874504 (ipc=262.8) sim_rate=196414 (inst/sec) elapsed = 0:0:00:35 / Sun Jul 22 14:49:19 2018
GPGPU-Sim uArch: Shader 0 finished CTA #4 (24520,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(24521,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (24578,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(24579,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (24586,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(24587,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (24616,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(24617,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24630,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(24631,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24637,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24638,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (24666,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(24667,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (24697,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(24698,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (24700,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24700,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(24701,6234)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(24701,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (24724,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(24725,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (24726,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(24727,6234)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(13,19,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24768,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (24768,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24769,6234)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(24769,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (24770,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(24771,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24772,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(24773,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24788,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(24789,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24816,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(24817,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (24828,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(24829,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24846,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24847,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (24850,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(24851,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (24870,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(24871,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (24876,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(24877,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (24882,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(24883,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (24892,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(24893,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24906,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24907,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24914,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(24915,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (24924,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(24925,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (24932,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(24933,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24944,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(24945,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (24948,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(24949,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24950,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(24951,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24976,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24977,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (24982,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(24983,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (24992,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(24993,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24998,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24999,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25002,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(25003,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (25006,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(25007,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (25038,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(25039,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25044,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(25045,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25048,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (25048,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25049,6234)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(25049,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25060,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25061,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (25064,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(25065,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25097,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(25098,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (25099,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(25100,6234)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(47,19,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (25140,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(25141,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25153,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25154,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25156,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(25157,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (25175,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(25176,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (25179,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(25180,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (25181,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(25182,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (25191,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(25192,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (25195,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(25196,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25199,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25200,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25226,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25227,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25227,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(25228,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25235,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(25236,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25242,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(25243,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (25248,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(25249,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (25275,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(25276,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25285,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25286,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (25301,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(25302,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (25303,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (25303,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(25304,6234)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(25304,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (25331,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(25332,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (25349,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(25350,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (25367,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(25368,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (25387,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(25388,6234)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(68,19,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25400,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(25401,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (25401,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(25402,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25417,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(25418,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (25421,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(25422,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (25428,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(25429,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25436,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25437,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25440,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(25441,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (25441,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(25442,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25449,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(25450,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (25475,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(25476,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25477,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(25478,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (25495,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(25496,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25498,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(25499,6234)
GPGPU-Sim uArch: cycles simulated: 31734  inst.: 7135144 (ipc=262.7) sim_rate=198198 (inst/sec) elapsed = 0:0:00:36 / Sun Jul 22 14:49:20 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (25535,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(25536,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25549,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(25550,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (25570,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(25571,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25573,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25574,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (25577,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(25578,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (25579,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(25580,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25627,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25628,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (25649,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(25650,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (25652,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(25653,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25661,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25662,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25663,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25664,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (25695,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(25696,6234)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(15,20,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25749,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25750,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (25778,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(25779,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25779,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25780,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25811,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25812,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25907,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25908,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (25941,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(25942,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (25961,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(25962,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25977,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25978,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (25985,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(25986,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25999,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(26000,6234)
GPGPU-Sim uArch: cycles simulated: 32234  inst.: 7240936 (ipc=261.8) sim_rate=195700 (inst/sec) elapsed = 0:0:00:37 / Sun Jul 22 14:49:21 2018
GPGPU-Sim uArch: Shader 11 finished CTA #5 (26037,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(26038,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (26042,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(26043,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26051,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(26052,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26053,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(26054,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (26059,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(26060,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (26075,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(26076,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (26089,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(26090,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (26091,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(26092,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (26111,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(26112,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (26117,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(26118,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (26137,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(26138,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (26151,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(26152,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (26153,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(26154,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (26159,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(26160,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (26162,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(26163,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (26165,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(26166,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (26167,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(26168,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (26171,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(26172,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (26183,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(26184,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (26210,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(26211,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (26221,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(26222,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (26234,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(26235,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (26236,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(26237,6234)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(79,19,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (26260,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(26261,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26263,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(26264,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26292,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26293,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (26306,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(26307,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (26310,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(26311,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (26336,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(26337,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (26338,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(26339,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (26344,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(26345,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (26346,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(26347,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26360,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26361,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (26364,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(26365,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (26370,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(26371,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26376,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26377,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26387,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(26388,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (26394,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (26394,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(26395,6234)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(26395,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (26404,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(26405,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (26408,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(26409,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (26417,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(26418,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (26419,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(26420,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (26430,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(26431,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (26435,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(26436,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (26438,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(26439,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (26442,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(26443,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (26447,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(26448,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (26450,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(26451,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (26467,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(26468,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (26469,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(26470,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26487,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26488,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (26497,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(26498,6234)
GPGPU-Sim uArch: cycles simulated: 32734  inst.: 7379208 (ipc=262.0) sim_rate=194189 (inst/sec) elapsed = 0:0:00:38 / Sun Jul 22 14:49:22 2018
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26503,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (26503,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(26504,6234)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(26504,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (26507,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(26508,6234)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(73,19,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (26515,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (26515,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(26516,6234)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(26516,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (26518,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(26519,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (26523,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(26524,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (26527,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(26528,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26569,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26570,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (26579,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(26580,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26581,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26582,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26583,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(26584,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (26587,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(26588,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26609,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(26610,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (26614,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(26615,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (26617,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(26618,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26641,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26642,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (26645,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(26646,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (26665,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(26666,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (26677,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(26678,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (26699,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(26700,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (26701,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(26702,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26715,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(26716,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (26731,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(26732,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (26743,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(26744,6234)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(89,20,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (26759,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(26760,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (26767,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(26768,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (26816,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(26817,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (26817,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(26818,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (26819,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(26820,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26825,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26826,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (26826,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(26827,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (26843,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(26844,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (26857,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(26858,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26863,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(26864,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (26899,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(26900,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (26956,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(26957,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (26965,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(26966,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (26979,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(26980,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26987,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(26988,6234)
GPGPU-Sim uArch: cycles simulated: 33234  inst.: 7545800 (ipc=263.3) sim_rate=193482 (inst/sec) elapsed = 0:0:00:39 / Sun Jul 22 14:49:23 2018
GPGPU-Sim uArch: Shader 8 finished CTA #7 (27009,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(27010,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (27011,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(27012,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27081,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27082,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (27089,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(27090,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (27091,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(27092,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (27137,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(27138,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27169,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27170,6234)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(27,21,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (27243,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(27244,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (27298,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(27299,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (27299,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(27300,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27305,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(27306,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (27333,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(27334,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (27338,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(27339,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27348,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(27349,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (27390,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(27391,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27397,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27398,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (27400,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(27401,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (27408,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(27409,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (27413,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(27414,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (27416,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(27417,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (27417,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(27418,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (27444,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(27445,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (27454,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(27455,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27455,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27456,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (27456,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (27456,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(27457,6234)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(27457,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (27466,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(27467,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27474,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27475,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (27476,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(27477,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (27494,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(27495,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (27496,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(27497,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (27508,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(27509,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (27512,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(27513,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (27528,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(27529,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27546,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27547,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (27556,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(27557,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (27564,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(27565,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (27579,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(27580,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (27588,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(27589,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (27596,6234), 7 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(35,21,0) tid=(7,6,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(27597,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27649,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(27650,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (27658,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(27659,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27662,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27663,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (27664,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(27665,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (27670,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(27671,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (27682,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(27683,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (27686,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(27687,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (27690,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(27691,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (27706,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(27707,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27715,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(27716,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (27728,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(27729,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (27740,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(27741,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (27759,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(27760,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27766,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27766,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(27767,6234)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27767,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (27772,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(27773,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (27778,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(27779,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (27790,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(27791,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27800,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27801,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (27808,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(27809,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (27812,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(27813,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (27826,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(27827,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27842,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27843,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27850,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(27851,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (27858,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(27859,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (27864,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(27865,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (27877,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(27878,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (27878,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(27879,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (27882,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (27882,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(27883,6234)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(27883,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27897,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(27898,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (27902,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(27903,6234)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(76,21,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (27906,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(27907,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (27916,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(27917,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (27930,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(27931,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27961,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27962,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (27968,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(27969,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27980,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(27981,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (27998,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(27999,6234)
GPGPU-Sim uArch: cycles simulated: 34234  inst.: 7798504 (ipc=263.0) sim_rate=194962 (inst/sec) elapsed = 0:0:00:40 / Sun Jul 22 14:49:24 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (28030,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28030,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(28031,6234)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(28031,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (28050,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(28051,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (28076,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(28077,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28082,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(28083,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28090,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(28091,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (28105,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(28106,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (28106,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(28107,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (28113,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(28114,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (28114,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(28115,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28178,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28178,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28179,6234)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28179,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (28182,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(28183,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (28200,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(28201,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28220,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(28221,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28244,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (28244,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(28245,6234)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28245,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28246,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28247,6234)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(24,21,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (28296,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(28297,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (28298,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(28299,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (28354,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(28355,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (28382,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(28383,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (28386,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(28387,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (28388,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(28389,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (28426,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(28427,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28470,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28471,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28486,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28487,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (28494,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(28495,6234)
GPGPU-Sim uArch: cycles simulated: 34734  inst.: 7906344 (ipc=262.1) sim_rate=192837 (inst/sec) elapsed = 0:0:00:41 / Sun Jul 22 14:49:25 2018
GPGPU-Sim uArch: Shader 3 finished CTA #3 (28542,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(28543,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28552,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28553,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28566,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28567,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28590,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28591,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (28596,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(28597,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28600,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28601,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (28614,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(28615,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28618,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(28619,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (28619,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(28620,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (28632,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(28633,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28666,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(28667,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (28668,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(28669,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28670,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28670,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28671,6234)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28671,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (28692,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(28693,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (28708,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(28709,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28710,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(28711,6234)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(29,22,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (28741,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(28742,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (28743,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(28744,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (28745,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(28746,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (28753,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(28754,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28781,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28782,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (28783,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(28784,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (28785,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(28786,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (28791,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (28791,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(28792,6234)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(28792,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (28801,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(28802,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28819,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28820,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (28825,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(28826,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (28829,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(28830,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (28839,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(28840,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (28843,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(28844,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (28859,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(28860,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (28867,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (28867,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(28868,6234)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(28868,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28871,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(28872,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (28878,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(28879,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (28899,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(28900,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (28902,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(28903,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (28908,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(28909,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (28910,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(28911,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28921,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28922,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (28939,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(28940,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (28945,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(28946,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (28959,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(28960,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (28980,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(28981,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (28983,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(28984,6234)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(74,22,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28992,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(28993,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28995,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(28996,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (28998,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(28999,6234)
GPGPU-Sim uArch: cycles simulated: 35234  inst.: 8051144 (ipc=262.6) sim_rate=191693 (inst/sec) elapsed = 0:0:00:42 / Sun Jul 22 14:49:26 2018
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29023,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29024,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (29025,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (29025,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(29026,6234)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(29026,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (29041,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(29042,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (29045,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (29045,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(29046,6234)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(29046,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (29059,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(29060,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29069,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29070,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (29099,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(29100,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (29157,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(29158,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (29165,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(29166,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (29171,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(29172,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (29173,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (29173,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(29174,6234)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(29174,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (29219,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(29220,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29221,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(29222,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29224,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(29225,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29245,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(29246,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (29290,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(29291,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (29307,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(29308,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (29309,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(29310,6234)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(94,22,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (29363,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(29364,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (29366,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(29367,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (29367,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(29368,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (29399,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(29400,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29403,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(29404,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (29405,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(29406,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29420,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(29421,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (29453,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(29454,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29457,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(29458,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (29467,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(29468,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (29469,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(29470,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (29475,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(29476,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (29481,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(29482,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (29489,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(29490,6234)
GPGPU-Sim uArch: cycles simulated: 35734  inst.: 8192104 (ipc=262.9) sim_rate=186184 (inst/sec) elapsed = 0:0:00:44 / Sun Jul 22 14:49:28 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (29515,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(29516,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (29518,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(29519,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (29565,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(29566,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29589,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(29590,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (29597,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(29598,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29615,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(29616,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (29675,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(29676,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (29721,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(29722,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (29739,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(29740,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29757,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(29758,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29759,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(29760,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29762,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29763,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (29769,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(29770,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29771,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(29772,6234)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(26,23,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29777,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(29778,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (29781,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(29782,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (29801,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(29802,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29807,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(29808,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (29811,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(29812,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (29813,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(29814,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (29839,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(29840,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (29849,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(29850,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29851,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29852,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29861,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(29862,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (29862,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(29863,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29885,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(29886,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (29893,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(29894,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (29913,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(29914,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29918,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(29919,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (29953,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(29954,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (29975,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29975,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(29976,6234)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(29976,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (29983,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(29984,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (29992,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(29993,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (29999,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30000,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (30010,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(30011,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (30014,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(30015,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30023,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(30024,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30033,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (30033,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30034,6234)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(30034,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30036,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(30037,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30039,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30040,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30043,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30044,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (30061,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(30062,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30065,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30066,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (30075,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(30076,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (30079,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(30080,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (30085,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(30086,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30095,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(30096,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (30103,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(30104,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (30105,6234), 7 CTAs running
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(99,22,0) tid=(7,2,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(30106,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30111,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30112,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (30121,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(30122,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (30124,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(30125,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (30137,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(30138,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (30153,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(30154,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30197,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30198,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (30199,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(30200,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (30210,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(30211,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (30211,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(30212,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (30248,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(30249,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (30253,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(30254,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30254,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30255,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (30279,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(30280,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30287,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(30288,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (30289,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(30290,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (30301,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(30302,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30305,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30306,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (30307,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(30308,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (30369,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(30370,6234)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(6,23,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30411,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (30411,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(30412,6234)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(30412,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (30417,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(30418,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (30437,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (30437,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(30438,6234)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(30438,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (30471,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(30472,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (30483,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(30484,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (30485,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(30486,6234)
GPGPU-Sim uArch: cycles simulated: 36734  inst.: 8448712 (ipc=262.7) sim_rate=187749 (inst/sec) elapsed = 0:0:00:45 / Sun Jul 22 14:49:29 2018
GPGPU-Sim uArch: Shader 11 finished CTA #3 (30524,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(30525,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (30545,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(30546,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (30549,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(30550,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (30561,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(30562,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (30581,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(30582,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (30630,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(30631,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (30633,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(30634,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (30640,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(30641,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30641,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30642,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (30643,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(30644,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (30682,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(30683,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (30684,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(30685,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30708,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30709,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (30713,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(30714,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30730,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30731,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (30749,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(30750,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30777,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30778,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30788,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(30789,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (30824,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(30825,6234)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(42,23,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (30881,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(30882,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (30885,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(30886,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (30892,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(30893,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (30900,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(30901,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (30909,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(30910,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (30931,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(30932,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (30945,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (30945,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(30946,6234)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(30946,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (30949,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(30950,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (30954,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(30955,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30971,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(30972,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (30987,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(30988,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30989,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(30990,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (30993,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(30994,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (30999,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(31000,6234)
GPGPU-Sim uArch: cycles simulated: 37234  inst.: 8561608 (ipc=262.1) sim_rate=186121 (inst/sec) elapsed = 0:0:00:46 / Sun Jul 22 14:49:30 2018
GPGPU-Sim uArch: Shader 4 finished CTA #7 (31003,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(31004,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (31033,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(31034,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (31058,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(31059,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (31091,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(31092,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (31103,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(31104,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31105,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(31106,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31109,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(31110,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (31111,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(31112,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (31122,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(31123,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31133,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(31134,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (31145,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(31146,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31149,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(31150,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (31151,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(31152,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (31157,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(31158,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (31173,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(31174,6234)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(16,24,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (31205,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(31206,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (31216,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(31217,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (31217,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(31218,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (31234,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(31235,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (31235,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(31236,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (31241,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(31242,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (31257,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(31258,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (31286,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(31287,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (31300,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(31301,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (31311,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(31312,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (31313,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(31314,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (31319,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(31320,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31333,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(31334,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (31345,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(31346,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31353,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(31354,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (31356,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(31357,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (31367,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(31368,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (31393,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(31394,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31395,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(31396,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (31443,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(31444,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (31453,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(31454,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (31467,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(31468,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (31468,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(31469,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (31477,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(31478,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (31479,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(31480,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (31480,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(31481,6234)
GPGPU-Sim uArch: cycles simulated: 37734  inst.: 8701640 (ipc=262.4) sim_rate=185141 (inst/sec) elapsed = 0:0:00:47 / Sun Jul 22 14:49:31 2018
GPGPU-Sim uArch: Shader 2 finished CTA #5 (31501,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(31502,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31521,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(31522,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31525,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(31526,6234)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(70,23,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31573,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31574,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31586,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(31587,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31595,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(31596,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (31610,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(31611,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31613,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(31614,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (31633,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(31634,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31653,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(31654,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (31680,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(31681,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (31682,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(31683,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (31688,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(31689,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31690,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(31691,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (31706,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(31707,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (31717,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(31718,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (31808,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(31809,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31822,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (31822,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(31823,6234)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(31823,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (31824,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(31825,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (31827,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(31828,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31869,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(31870,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (31894,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(31895,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (31903,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(31904,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31912,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31913,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (31926,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31926,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31927,6234)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(31927,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (31946,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(31947,6234)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(81,24,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (31989,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(31990,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (32011,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(32012,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32037,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(32038,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (32045,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(32046,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (32047,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(32048,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (32056,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(32057,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (32063,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(32064,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32071,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(32072,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (32076,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(32077,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (32078,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(32079,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (32103,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(32104,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (32133,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(32134,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32143,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(32144,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (32151,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(32152,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32165,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(32166,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32167,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(32168,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (32179,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(32180,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (32185,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(32186,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (32195,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(32196,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32207,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(32208,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (32215,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(32216,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (32216,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(32217,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (32223,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(32224,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (32241,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(32242,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (32242,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(32243,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (32244,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(32245,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (32255,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(32256,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (32279,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(32280,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32280,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(32281,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (32282,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(32283,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (32295,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(32296,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (32298,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(32299,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (32307,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(32308,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (32311,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(32312,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (32313,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(32314,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (32316,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(32317,6234)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(13,25,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (32365,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(32366,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (32369,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(32370,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (32376,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(32377,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (32380,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(32381,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (32381,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(32382,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (32384,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(32385,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (32388,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(32389,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (32389,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(32390,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (32403,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(32404,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32405,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(32406,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (32422,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(32423,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (32449,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(32450,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (32487,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(32488,6234)
GPGPU-Sim uArch: cycles simulated: 38734  inst.: 8961544 (ipc=262.3) sim_rate=186698 (inst/sec) elapsed = 0:0:00:48 / Sun Jul 22 14:49:32 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32523,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(32524,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (32529,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(32530,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (32564,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(32565,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32565,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(32566,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32567,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32567,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(32568,6234)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(32568,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (32569,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(32570,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (32575,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(32576,6234)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(29,25,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (32595,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(32596,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (32607,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(32608,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (32611,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(32612,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (32613,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(32614,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32629,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(32630,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32631,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(32632,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (32637,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(32638,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (32673,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(32674,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (32679,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(32680,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (32681,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(32682,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (32697,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(32698,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (32701,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(32702,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (32725,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(32726,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32731,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(32732,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32747,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(32748,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (32755,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(32756,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (32771,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(32772,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (32775,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(32776,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (32785,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (32785,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(32786,6234)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(32786,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (32843,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32843,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(32844,6234)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(32844,6234)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(71,25,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 39234  inst.: 9093384 (ipc=262.4) sim_rate=185579 (inst/sec) elapsed = 0:0:00:49 / Sun Jul 22 14:49:33 2018
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33007,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(33008,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (33073,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(33074,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (33075,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(33076,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (33113,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(33114,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (33127,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(33128,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (33157,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(33158,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (33161,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(33162,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (33173,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(33174,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (33195,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(33196,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (33249,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(33250,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (33270,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(33271,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (33278,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(33279,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33280,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(33281,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (33297,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(33298,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33301,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(33302,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (33307,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(33308,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (33309,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(33310,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (33313,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(33314,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (33337,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(33338,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33339,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(33340,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (33357,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(33358,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (33367,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(33368,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33379,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(33380,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (33385,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(33386,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33393,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(33394,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (33413,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(33414,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33427,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(33428,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33435,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(33436,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (33447,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(33448,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (33457,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(33458,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (33459,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(33460,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (33471,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(33472,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (33481,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(33482,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33483,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(33484,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (33485,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(33486,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (33502,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(33503,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (33505,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(33506,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (33525,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(33526,6234)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(56,25,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (33541,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(33542,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (33545,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(33546,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (33559,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(33560,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (33565,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(33566,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (33570,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(33571,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (33576,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(33577,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (33587,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(33588,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (33592,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(33593,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (33595,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(33596,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (33623,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(33624,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (33625,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(33626,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (33629,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(33630,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33634,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33635,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (33641,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(33642,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (33646,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(33647,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33651,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(33652,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (33658,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(33659,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (33659,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(33660,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (33661,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(33662,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (33663,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(33664,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33665,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(33666,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (33669,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(33670,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (33671,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(33672,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (33696,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(33697,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (33723,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(33724,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (33731,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(33732,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (33733,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(33734,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (33739,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(33740,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (33744,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(33745,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33751,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(33752,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (33757,6234), 7 CTAs running
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(13,26,0) tid=(7,2,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(33758,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (33758,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(33759,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (33760,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(33761,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (33790,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(33791,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (33795,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(33796,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (33801,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(33802,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (33812,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(33813,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (33820,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(33821,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (33825,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(33826,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33829,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(33830,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (33850,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(33851,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (33857,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(33858,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33880,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(33881,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33883,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(33884,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (33902,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(33903,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (33910,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(33911,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (33929,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(33930,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (33938,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(33939,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (33946,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(33947,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33959,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(33960,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (33964,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(33965,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (33971,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(33972,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (33976,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(33977,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (33990,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(33991,6234)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(48,26,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 40234  inst.: 9373352 (ipc=262.9) sim_rate=187467 (inst/sec) elapsed = 0:0:00:50 / Sun Jul 22 14:49:34 2018
GPGPU-Sim uArch: Shader 13 finished CTA #5 (34013,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(34014,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (34018,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(34019,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (34036,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(34037,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (34050,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(34051,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (34057,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(34058,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (34076,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(34077,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (34090,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(34091,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (34102,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(34103,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (34104,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(34105,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (34130,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(34131,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (34138,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(34139,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (34149,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(34150,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (34172,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(34173,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (34256,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(34257,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (34282,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(34283,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (34386,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(34387,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (34426,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(34427,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (34442,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(34443,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (34451,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(34452,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (34457,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(34458,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (34458,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(34459,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (34462,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(34463,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (34480,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(34481,6234)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(25,26,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (34494,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(34495,6234)
GPGPU-Sim uArch: cycles simulated: 40734  inst.: 9471112 (ipc=261.9) sim_rate=185708 (inst/sec) elapsed = 0:0:00:51 / Sun Jul 22 14:49:35 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (34547,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(34548,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (34548,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(34549,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (34551,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(34552,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (34555,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(34556,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (34559,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(34560,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (34602,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(34603,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (34621,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(34622,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (34633,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (34633,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(34634,6234)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(34634,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (34642,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(34643,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (34643,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(34644,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (34672,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(34673,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (34673,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(34674,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (34681,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(34682,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (34687,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(34688,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (34691,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(34692,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (34719,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(34720,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (34721,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(34722,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (34724,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(34725,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (34725,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(34726,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (34732,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(34733,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (34753,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(34754,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (34768,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(34769,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (34775,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(34776,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (34779,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(34780,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (34785,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(34786,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (34789,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(34790,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (34809,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(34810,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (34811,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(34812,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (34821,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(34822,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (34828,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(34829,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (34838,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(34839,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (34846,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(34847,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (34848,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(34849,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (34853,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(34854,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (34855,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (34855,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(34856,6234)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(34856,6234)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(11,27,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (34857,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(34858,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (34872,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(34873,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (34879,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(34880,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (34883,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(34884,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (34888,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(34889,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (34892,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(34893,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (34913,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(34914,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (34917,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(34918,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (34927,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(34928,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (34928,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(34929,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (34934,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(34935,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (34962,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(34963,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (34964,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(34965,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (34986,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(34987,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (34988,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(34989,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34991,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34992,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (34999,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(35000,6234)
GPGPU-Sim uArch: cycles simulated: 41234  inst.: 9628072 (ipc=262.6) sim_rate=185155 (inst/sec) elapsed = 0:0:00:52 / Sun Jul 22 14:49:36 2018
GPGPU-Sim uArch: Shader 2 finished CTA #7 (35006,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(35007,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (35009,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(35010,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (35010,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(35011,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (35030,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (35030,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(35031,6234)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(35031,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35052,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(35053,6234)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(41,27,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35080,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(35081,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (35084,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(35085,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (35086,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(35087,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (35114,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(35115,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (35116,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(35117,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (35129,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(35130,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (35136,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(35137,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (35137,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(35138,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (35142,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(35143,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (35156,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(35157,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (35163,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(35164,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35164,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35165,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (35179,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(35180,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (35206,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(35207,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (35294,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(35295,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (35304,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (35304,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(35305,6234)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(35305,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35306,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35307,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (35316,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(35317,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (35334,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(35335,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (35384,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(35385,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (35446,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(35447,6234)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(56,27,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (35478,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(35479,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (35524,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(35525,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (35544,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(35545,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (35561,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(35562,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (35582,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(35583,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (35614,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(35615,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (35668,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(35669,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (35674,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(35675,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (35684,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(35685,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (35686,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(35687,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (35710,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(35711,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (35713,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(35714,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (35731,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(35732,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (35733,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(35734,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (35757,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(35758,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (35763,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(35764,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (35777,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(35778,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35787,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35788,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (35793,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(35794,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (35795,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(35796,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (35819,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(35820,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (35823,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(35824,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (35829,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(35830,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (35834,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(35835,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (35877,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(35878,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (35885,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(35886,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (35887,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(35888,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (35897,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(35898,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (35911,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(35912,6234)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(78,27,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (35918,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(35919,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (35926,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (35926,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(35927,6234)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(35927,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (35942,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(35943,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (35962,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(35963,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (35964,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(35965,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (35968,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(35969,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (35981,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(35982,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (35987,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(35988,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (35993,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(35994,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (35996,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(35997,6234)
GPGPU-Sim uArch: cycles simulated: 42234  inst.: 9874888 (ipc=262.2) sim_rate=186318 (inst/sec) elapsed = 0:0:00:53 / Sun Jul 22 14:49:37 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (36005,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(36006,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36011,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(36012,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (36022,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(36023,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (36040,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(36041,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (36048,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(36049,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (36070,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(36071,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (36086,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(36087,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (36092,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(36093,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (36096,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(36097,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36108,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36109,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (36111,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(36112,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (36112,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(36113,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (36124,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (36124,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(36125,6234)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(36125,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (36126,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(36127,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (36150,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(36151,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (36152,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(36153,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (36160,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(36161,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (36168,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(36169,6234)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(84,27,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (36204,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(36205,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (36206,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(36207,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (36210,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (36210,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(36211,6234)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(36211,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (36225,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(36226,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (36229,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(36230,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (36230,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(36231,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (36236,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(36237,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (36239,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(36240,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (36256,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(36257,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (36283,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(36284,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36294,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (36294,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(36295,6234)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36295,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (36337,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(36338,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (36338,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(36339,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (36340,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(36341,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (36351,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(36352,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (36354,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(36355,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (36358,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(36359,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (36360,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(36361,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (36364,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(36365,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (36365,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(36366,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36368,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36369,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (36379,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(36380,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (36404,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(36405,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (36443,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(36444,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (36478,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(36479,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (36480,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(36481,6234)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(53,28,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 42734  inst.: 10037160 (ipc=263.1) sim_rate=185873 (inst/sec) elapsed = 0:0:00:54 / Sun Jul 22 14:49:38 2018
GPGPU-Sim uArch: Shader 1 finished CTA #7 (36510,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(36511,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (36530,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(36531,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (36533,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(36534,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (36546,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(36547,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (36572,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(36573,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (36580,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(36581,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (36586,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(36587,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (36602,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(36603,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36612,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(36613,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (36634,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(36635,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (36640,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(36641,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (36663,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(36664,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (36702,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(36703,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (36718,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(36719,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (36720,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(36721,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (36724,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(36725,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (36742,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(36743,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (36768,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (36768,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(36769,6234)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(36769,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (36772,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(36773,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (36784,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(36785,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (36788,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(36789,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (36811,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(36812,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (36827,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(36828,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (36843,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(36844,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (36862,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(36863,6234)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(67,28,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (36918,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(36919,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (36920,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(36921,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (36923,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(36924,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (36929,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(36930,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (36935,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(36936,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (36947,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(36948,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (36954,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(36955,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (36991,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(36992,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (36995,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(36996,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (37021,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(37022,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (37047,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(37048,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (37055,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(37056,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37071,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(37072,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (37079,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(37080,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (37081,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(37082,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (37115,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(37116,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37117,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(37118,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (37122,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(37123,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (37132,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(37133,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (37170,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(37171,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (37173,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(37174,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (37182,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(37183,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (37184,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(37185,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (37188,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(37189,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (37217,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(37218,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (37220,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(37221,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (37222,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(37223,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (37228,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(37229,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (37248,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(37249,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37252,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37253,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (37259,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(37260,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (37260,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(37261,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (37263,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(37264,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (37269,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(37270,6234)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(85,28,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (37281,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(37282,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (37283,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(37284,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (37285,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(37286,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (37290,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(37291,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (37298,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(37299,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (37323,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(37324,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37333,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(37334,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (37337,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(37338,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (37345,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(37346,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (37357,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(37358,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (37361,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(37362,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (37362,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(37363,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (37365,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(37366,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37381,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37382,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (37386,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(37387,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37388,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37389,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (37407,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(37408,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (37411,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(37412,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (37414,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(37415,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (37418,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(37419,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (37426,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(37427,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (37429,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(37430,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (37439,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(37440,6234)
GPGPU-Sim uArch: cycles simulated: 43734  inst.: 10315272 (ipc=263.5) sim_rate=187550 (inst/sec) elapsed = 0:0:00:55 / Sun Jul 22 14:49:39 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(61,28,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (37512,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(37513,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (37525,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(37526,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37527,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(37528,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37532,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37533,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (37557,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(37558,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (37559,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(37560,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (37563,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(37564,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (37571,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(37572,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (37577,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(37578,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (37579,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(37580,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (37627,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(37628,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (37653,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(37654,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (37679,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(37680,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (37689,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(37690,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (37691,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(37692,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (37701,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(37702,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (37757,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(37758,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (37758,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(37759,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (37777,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(37778,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (37792,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(37793,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37801,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37802,6234)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(61,29,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37885,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(37886,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37917,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(37918,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (37923,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(37924,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (37929,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(37930,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (37943,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(37944,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37949,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (37949,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(37950,6234)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(37950,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (37952,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(37953,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (37955,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(37956,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (37976,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(37977,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (37992,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(37993,6234)
GPGPU-Sim uArch: cycles simulated: 44234  inst.: 10433896 (ipc=263.1) sim_rate=186319 (inst/sec) elapsed = 0:0:00:56 / Sun Jul 22 14:49:40 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (38013,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(38014,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38045,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (38045,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(38046,6234)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(38046,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38051,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38052,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (38057,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(38058,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (38105,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(38106,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38112,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(38113,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (38145,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(38146,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (38151,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(38152,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (38153,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(38154,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (38159,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(38160,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (38163,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(38164,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38189,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(38190,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (38211,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(38212,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (38239,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(38240,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (38241,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(38242,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (38247,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(38248,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (38295,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(38296,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (38307,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(38308,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (38311,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(38312,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (38321,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(38322,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38331,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38332,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (38337,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(38338,6234)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(73,29,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (38339,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(38340,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38341,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38342,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (38363,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(38364,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (38365,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(38366,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (38371,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(38372,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (38375,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(38376,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (38383,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(38384,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (38387,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(38388,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (38389,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(38390,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (38399,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(38400,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (38407,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(38408,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (38409,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(38410,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (38423,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(38424,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (38441,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(38442,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (38444,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(38445,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (38451,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(38452,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (38475,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(38476,6234)
GPGPU-Sim uArch: cycles simulated: 44734  inst.: 10559848 (ipc=263.0) sim_rate=185260 (inst/sec) elapsed = 0:0:00:57 / Sun Jul 22 14:49:41 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (38509,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(38510,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (38511,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(38512,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (38517,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(38518,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (38523,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(38524,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (38529,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(38530,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (38537,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(38538,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (38544,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(38545,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38550,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38551,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (38551,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(38552,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (38557,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(38558,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (38577,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(38578,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (38587,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(38588,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (38597,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(38598,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (38609,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(38610,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (38611,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(38612,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (38621,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(38622,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (38634,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(38635,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (38652,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(38653,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38654,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(38655,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (38658,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(38659,6234)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(16,30,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (38662,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(38663,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (38666,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(38667,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (38698,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(38699,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (38724,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(38725,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (38727,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(38728,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (38732,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(38733,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (38734,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(38735,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (38742,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(38743,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (38749,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(38750,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (38796,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(38797,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (38798,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(38799,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (38802,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(38803,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (38818,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(38819,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38842,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38843,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (38854,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(38855,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (38860,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(38861,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (38861,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(38862,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (38898,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(38899,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (38928,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(38929,6234)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(29,30,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (38970,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(38971,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38971,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(38972,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (38972,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(38973,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38975,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38976,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38980,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(38981,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (39011,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(39012,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (39032,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(39033,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (39040,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(39041,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (39043,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(39044,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (39048,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(39049,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (39056,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(39057,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (39060,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(39061,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (39072,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(39073,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39098,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(39099,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (39100,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(39101,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (39102,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(39103,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (39104,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(39105,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (39116,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(39117,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (39128,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(39129,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (39138,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(39139,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (39140,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(39141,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39178,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(39179,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (39206,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(39207,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39254,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(39255,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (39266,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(39267,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39268,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(39269,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (39277,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(39278,6234)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(79,29,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (39392,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(39393,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39416,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(39417,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39420,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (39420,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(39421,6234)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(39421,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (39438,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(39439,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (39450,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(39451,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (39462,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(39463,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (39469,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(39470,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (39473,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(39474,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (39488,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(39489,6234)
GPGPU-Sim uArch: cycles simulated: 45734  inst.: 10822600 (ipc=263.0) sim_rate=186596 (inst/sec) elapsed = 0:0:00:58 / Sun Jul 22 14:49:42 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39502,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(39503,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39543,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(39544,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39546,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(39547,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (39569,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(39570,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (39610,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(39611,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39640,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39640,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39641,6234)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(39641,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39642,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(39643,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39652,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(39653,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (39656,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(39657,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (39658,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(39659,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (39664,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(39665,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (39666,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(39667,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39674,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(39675,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39691,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(39692,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (39704,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(39705,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (39710,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(39711,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (39718,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(39719,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (39730,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(39731,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (39738,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(39739,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (39751,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(39752,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (39752,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(39753,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39760,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(39761,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (39762,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(39763,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39770,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(39771,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (39775,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(39776,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39776,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(39777,6234)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(70,30,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (39791,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(39792,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (39795,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(39796,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39797,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(39798,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39798,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(39799,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (39826,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(39827,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (39832,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(39833,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39843,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(39844,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (39851,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(39852,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (39862,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(39863,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (39867,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(39868,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (39892,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(39893,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39935,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(39936,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (39947,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(39948,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (39970,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39970,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(39971,6234)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(39971,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (39978,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(39979,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (39982,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(39983,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (39984,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(39985,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39988,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(39989,6234)
GPGPU-Sim uArch: cycles simulated: 46234  inst.: 10963880 (ipc=263.2) sim_rate=185828 (inst/sec) elapsed = 0:0:00:59 / Sun Jul 22 14:49:43 2018
GPGPU-Sim uArch: Shader 0 finished CTA #7 (40000,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(40001,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (40006,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(40007,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (40012,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(40013,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (40028,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(40029,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40034,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(40035,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (40038,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(40039,6234)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(18,31,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (40046,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(40047,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40048,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(40049,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (40060,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(40061,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (40062,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(40063,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (40080,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(40081,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (40090,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(40091,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (40094,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(40095,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (40140,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(40141,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (40148,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(40149,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (40160,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(40161,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (40215,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(40216,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (40218,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(40219,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (40220,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (40220,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(40221,6234)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(40221,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (40248,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(40249,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40250,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(40251,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (40265,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(40266,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (40292,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(40293,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (40294,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(40295,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (40323,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(40324,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (40334,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(40335,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (40343,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(40344,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (40344,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(40345,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (40347,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(40348,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40357,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(40358,6234)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(46,30,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (40389,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(40390,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (40414,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(40415,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (40476,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(40477,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40480,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(40481,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (40518,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(40519,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40522,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(40523,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (40589,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(40590,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40617,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(40618,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (40649,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(40650,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (40659,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(40660,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40663,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(40664,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (40717,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(40718,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (40725,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(40726,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40729,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(40730,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (40732,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(40733,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (40745,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(40746,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (40754,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(40755,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40791,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(40792,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (40793,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(40794,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (40795,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (40795,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(40796,6234)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(40796,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (40803,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(40804,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (40842,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(40843,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (40848,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(40849,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (40855,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (40855,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(40856,6234)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(40856,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (40875,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(40876,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40885,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(40886,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (40886,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(40887,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40894,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (40894,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(40895,6234)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(40895,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (40901,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(40902,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (40917,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(40918,6234)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(66,31,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (40920,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(40921,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (40979,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(40980,6234)
GPGPU-Sim uArch: cycles simulated: 47234  inst.: 11198024 (ipc=262.5) sim_rate=186633 (inst/sec) elapsed = 0:0:01:00 / Sun Jul 22 14:49:44 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41000,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(41001,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (41011,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(41012,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (41017,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(41018,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (41018,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(41019,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (41033,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(41034,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (41039,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(41040,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (41052,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(41053,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (41053,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(41054,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (41055,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(41056,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (41057,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(41058,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (41061,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(41062,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (41067,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(41068,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (41072,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(41073,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (41079,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(41080,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (41085,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(41086,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (41102,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(41103,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (41103,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(41104,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (41105,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(41106,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (41111,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(41112,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (41147,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(41148,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (41163,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(41164,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (41165,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(41166,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (41167,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(41168,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (41180,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(41181,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (41186,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(41187,6234)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(21,32,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (41192,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(41193,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41217,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(41218,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (41227,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(41228,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (41232,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(41233,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (41245,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(41246,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (41258,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(41259,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (41271,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(41272,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (41277,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(41278,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (41299,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(41300,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (41305,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(41306,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (41311,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(41312,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (41315,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(41316,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (41321,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(41322,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (41325,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(41326,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (41329,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(41330,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (41357,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(41358,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (41393,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(41394,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (41395,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(41396,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (41403,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(41404,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (41409,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(41410,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (41412,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(41413,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (41455,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(41456,6234)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(37,32,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (41477,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(41478,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (41483,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(41484,6234)
GPGPU-Sim uArch: cycles simulated: 47734  inst.: 11369352 (ipc=263.5) sim_rate=186382 (inst/sec) elapsed = 0:0:01:01 / Sun Jul 22 14:49:45 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41503,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(41504,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (41513,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(41514,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (41532,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(41533,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (41553,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(41554,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (41568,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(41569,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (41606,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(41607,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (41610,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(41611,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (41632,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(41633,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (41714,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(41715,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (41726,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(41727,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (41735,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(41736,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (41742,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(41743,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (41748,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(41749,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (41764,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(41765,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (41810,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(41811,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (41818,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(41819,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (41846,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(41847,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (41848,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(41849,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (41860,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(41861,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (41906,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(41907,6234)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(44,32,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (42026,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(42027,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (42030,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(42031,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (42032,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(42033,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (42036,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (42036,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(42037,6234)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(42037,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (42040,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (42040,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(42041,6234)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(42041,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (42066,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(42067,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (42094,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(42095,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (42098,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(42099,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (42124,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(42125,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (42138,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(42139,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (42140,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(42141,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (42152,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(42153,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (42170,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(42171,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (42172,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(42173,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (42174,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(42175,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (42180,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(42181,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (42204,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(42205,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (42206,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(42207,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (42211,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(42212,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (42212,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(42213,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (42214,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(42215,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (42215,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(42216,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (42235,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(42236,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (42240,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(42241,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (42242,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(42243,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (42250,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(42251,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42272,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(42273,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (42274,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(42275,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (42283,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(42284,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (42290,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(42291,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (42295,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(42296,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (42302,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (42302,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(42303,6234)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(42303,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (42306,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(42307,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (42323,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(42324,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (42326,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(42327,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (42335,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(42336,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (42348,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(42349,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (42352,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(42353,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (42360,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(42361,6234)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(64,32,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (42372,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(42373,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (42382,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(42383,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (42386,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(42387,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (42394,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(42395,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (42409,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(42410,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (42410,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(42411,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (42413,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(42414,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (42434,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(42435,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (42436,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(42437,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (42439,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(42440,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (42454,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(42455,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (42460,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(42461,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (42462,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(42463,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (42475,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(42476,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42484,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(42485,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (42498,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(42499,6234)
GPGPU-Sim uArch: cycles simulated: 48734  inst.: 11609160 (ipc=262.9) sim_rate=187244 (inst/sec) elapsed = 0:0:01:02 / Sun Jul 22 14:49:46 2018
GPGPU-Sim uArch: Shader 6 finished CTA #2 (42505,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(42506,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (42521,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(42522,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (42532,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(42533,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (42541,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(42542,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (42545,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(42546,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (42547,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(42548,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (42553,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(42554,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (42561,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(42562,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42564,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42565,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (42567,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(42568,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (42575,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(42576,6234)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(10,33,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (42602,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(42603,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (42633,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(42634,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (42646,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(42647,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (42682,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(42683,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (42692,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(42693,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (42698,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(42699,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (42712,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(42713,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (42728,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(42729,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (42776,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (42776,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(42777,6234)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(42777,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (42780,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(42781,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (42785,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(42786,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (42789,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(42790,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (42790,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(42791,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (42791,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(42792,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (42806,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(42807,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42835,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(42836,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (42850,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(42851,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (42856,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(42857,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (42859,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(42860,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (42878,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(42879,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (42882,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(42883,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (42890,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(42891,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (42892,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(42893,6234)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(45,33,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (42898,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(42899,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (42908,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(42909,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (42920,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(42921,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42956,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(42957,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (42958,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(42959,6234)
GPGPU-Sim uArch: cycles simulated: 49234  inst.: 11771144 (ipc=263.6) sim_rate=186843 (inst/sec) elapsed = 0:0:01:03 / Sun Jul 22 14:49:47 2018
GPGPU-Sim uArch: Shader 5 finished CTA #4 (43025,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(43026,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (43048,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(43049,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (43056,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(43057,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (43060,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(43061,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (43120,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(43121,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (43154,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(43155,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (43156,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(43157,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (43172,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(43173,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (43196,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(43197,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (43222,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(43223,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (43224,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(43225,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (43286,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(43287,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (43300,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(43301,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (43310,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(43311,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (43326,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(43327,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (43331,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(43332,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (43358,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(43359,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (43363,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(43364,6234)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(74,33,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (43384,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (43384,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(43385,6234)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(43385,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (43392,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(43393,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (43413,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (43413,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(43414,6234)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(43414,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (43417,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(43418,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (43421,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(43422,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (43489,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(43490,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (43495,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(43496,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (43503,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(43504,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (43507,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(43508,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (43513,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(43514,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (43517,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (43517,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(43518,6234)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(43518,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (43525,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(43526,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (43542,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(43543,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (43547,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(43548,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43551,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(43552,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (43565,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(43566,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (43571,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(43572,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (43581,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(43582,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (43585,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (43585,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(43586,6234)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(43586,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (43589,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(43590,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (43597,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(43598,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (43601,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(43602,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (43603,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(43604,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (43609,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(43610,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (43611,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(43612,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (43615,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(43616,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (43617,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(43618,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (43623,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(43624,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (43630,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(43631,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (43663,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(43664,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (43669,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(43670,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (43673,6234), 7 CTAs running
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(20,34,0) tid=(7,6,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(43674,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (43675,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(43676,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (43689,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(43690,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (43717,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(43718,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (43719,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(43720,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (43732,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(43733,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (43747,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(43748,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (43755,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(43756,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (43763,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(43764,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (43787,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(43788,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (43795,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(43796,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (43797,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(43798,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (43815,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(43816,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (43823,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(43824,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (43842,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(43843,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (43843,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(43844,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (43847,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(43848,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (43849,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(43850,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (43869,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(43870,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (43879,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(43880,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (43887,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(43888,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (43909,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(43910,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (43919,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(43920,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (43929,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(43930,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (43933,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(43934,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (43935,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(43936,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (43939,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(43940,6234)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(24,34,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (43973,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(43974,6234)
GPGPU-Sim uArch: cycles simulated: 50234  inst.: 12033064 (ipc=263.6) sim_rate=188016 (inst/sec) elapsed = 0:0:01:04 / Sun Jul 22 14:49:48 2018
GPGPU-Sim uArch: Shader 8 finished CTA #1 (44017,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(44018,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (44019,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(44020,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (44025,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(44026,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (44045,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(44046,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (44066,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(44067,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (44076,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(44077,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (44083,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(44084,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (44104,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(44105,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (44127,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(44128,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (44172,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(44173,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (44193,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(44194,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (44196,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(44197,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (44208,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(44209,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (44214,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(44215,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (44222,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(44223,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (44230,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(44231,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (44260,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(44261,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (44273,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(44274,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (44282,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(44283,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (44296,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(44297,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (44306,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(44307,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (44320,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(44321,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (44326,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(44327,6234)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(43,34,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (44372,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(44373,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (44394,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(44395,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (44400,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(44401,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (44402,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(44403,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (44404,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(44405,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (44434,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(44435,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (44442,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(44443,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (44482,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(44483,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (44490,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(44491,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (44492,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(44493,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (44494,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(44495,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (44516,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(44517,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (44520,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(44521,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (44522,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(44523,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (44532,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(44533,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (44557,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(44558,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (44580,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(44581,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (44590,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(44591,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (44598,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(44599,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (44618,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(44619,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (44638,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(44639,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (44641,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(44642,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (44648,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(44649,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (44650,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(44651,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (44674,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(44675,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (44676,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(44677,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (44679,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(44680,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (44706,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(44707,6234)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(94,34,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (44716,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(44717,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (44720,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(44721,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (44754,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(44755,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (44760,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(44761,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (44762,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(44763,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (44786,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(44787,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (44790,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(44791,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (44832,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(44833,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (44872,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(44873,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (44874,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(44875,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (44880,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(44881,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (44889,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(44890,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (44890,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(44891,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (44892,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(44893,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (44904,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(44905,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (44916,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(44917,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (44920,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(44921,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (44938,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(44939,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (44950,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(44951,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (44960,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(44961,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (44962,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(44963,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (44964,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(44965,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (44988,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(44989,6234)
GPGPU-Sim uArch: cycles simulated: 51234  inst.: 12294152 (ipc=263.5) sim_rate=189140 (inst/sec) elapsed = 0:0:01:05 / Sun Jul 22 14:49:49 2018
GPGPU-Sim uArch: Shader 14 finished CTA #4 (45004,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(45005,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (45008,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(45009,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (45038,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(45039,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (45048,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(45049,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (45054,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(45055,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (45060,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(45061,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (45062,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(45063,6234)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(22,34,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (45096,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(45097,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (45102,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(45103,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (45114,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(45115,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (45136,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(45137,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (45162,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(45163,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (45186,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(45187,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (45188,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(45189,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (45190,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(45191,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (45203,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(45204,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (45211,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(45212,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (45214,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(45215,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (45225,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(45226,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (45228,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(45229,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (45273,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(45274,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (45279,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(45280,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (45287,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(45288,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (45303,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(45304,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (45319,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(45320,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (45339,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(45340,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (45341,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(45342,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (45349,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(45350,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (45379,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(45380,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45389,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(45390,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (45397,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(45398,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (45405,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(45406,6234)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(48,34,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (45449,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(45450,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (45453,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(45454,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (45459,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(45460,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (45461,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(45462,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (45484,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(45485,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (45494,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (45494,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(45495,6234)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(45495,6234)
GPGPU-Sim uArch: cycles simulated: 51734  inst.: 12423528 (ipc=263.5) sim_rate=188235 (inst/sec) elapsed = 0:0:01:06 / Sun Jul 22 14:49:50 2018
GPGPU-Sim uArch: Shader 3 finished CTA #1 (45502,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(45503,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (45508,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(45509,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (45517,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(45518,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (45522,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(45523,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (45524,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(45525,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (45536,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(45537,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (45553,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(45554,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (45602,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(45603,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (45604,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(45605,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (45608,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(45609,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (45616,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(45617,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (45620,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(45621,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (45624,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(45625,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (45652,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(45653,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (45690,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(45691,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (45714,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(45715,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (45716,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(45717,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (45718,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(45719,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (45720,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(45721,6234)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(69,35,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (45774,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(45775,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (45776,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(45777,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (45783,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(45784,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (45803,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(45804,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (45817,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(45818,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (45820,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(45821,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (45828,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(45829,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (45830,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (45830,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(45831,6234)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(45831,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (45874,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(45875,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (45892,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(45893,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (45896,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(45897,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (45900,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(45901,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (45906,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(45907,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (45922,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(45923,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (45948,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(45949,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (45962,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (45962,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(45963,6234)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(45963,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (45970,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(45971,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (45984,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(45985,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (45985,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(45986,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (45993,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(45994,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (46039,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(46040,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (46051,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(46052,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (46073,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(46074,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (46153,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(46154,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (46155,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(46156,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (46157,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(46158,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (46167,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(46168,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (46173,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(46174,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (46175,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(46176,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (46179,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(46180,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (46187,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(46188,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (46189,6234), 7 CTAs running
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(94,35,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (46189,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(46190,6234)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(46190,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (46227,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(46228,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (46233,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(46234,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (46247,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(46248,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (46270,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(46271,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (46277,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(46278,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (46314,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(46315,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (46330,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(46331,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (46339,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(46340,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (46345,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(46346,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (46361,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(46362,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (46371,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(46372,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (46383,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(46384,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (46391,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(46392,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (46429,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(46430,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (46431,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(46432,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (46441,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(46442,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (46449,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(46450,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (46463,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(46464,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (46473,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(46474,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (46478,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(46479,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (46479,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(46480,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (46481,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(46482,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (46493,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(46494,6234)
GPGPU-Sim uArch: cycles simulated: 52734  inst.: 12672456 (ipc=263.2) sim_rate=189141 (inst/sec) elapsed = 0:0:01:07 / Sun Jul 22 14:49:51 2018
GPGPU-Sim uArch: Shader 9 finished CTA #7 (46507,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(46508,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (46509,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(46510,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (46515,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(46516,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (46517,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(46518,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (46524,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(46525,6234)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(66,35,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (46527,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(46528,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (46530,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(46531,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (46554,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(46555,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (46559,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(46560,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (46589,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(46590,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (46593,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(46594,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (46607,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (46607,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(46608,6234)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(46608,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (46621,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(46622,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (46622,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(46623,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (46657,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(46658,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (46683,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(46684,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (46703,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(46704,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (46705,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(46706,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (46730,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(46731,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (46735,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(46736,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (46771,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(46772,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (46787,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(46788,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (46793,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(46794,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (46795,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(46796,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (46827,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(46828,6234)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(20,36,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (46841,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(46842,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (46846,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(46847,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (46849,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(46850,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (46869,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(46870,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (46879,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(46880,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (46903,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(46904,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (46905,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (46905,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(46906,6234)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(46906,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (46911,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(46912,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (46932,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(46933,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (46951,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(46952,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (46971,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(46972,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (46991,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (46991,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(46992,6234)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(46992,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (46999,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(47000,6234)
GPGPU-Sim uArch: cycles simulated: 53234  inst.: 12815624 (ipc=263.4) sim_rate=188465 (inst/sec) elapsed = 0:0:01:08 / Sun Jul 22 14:49:52 2018
GPGPU-Sim uArch: Shader 10 finished CTA #3 (47021,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(47022,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (47027,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(47028,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (47107,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(47108,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (47133,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(47134,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (47157,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (47157,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(47158,6234)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(47158,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (47159,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(47160,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (47163,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(47164,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (47171,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(47172,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (47176,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(47177,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (47197,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(47198,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (47205,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(47206,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (47215,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(47216,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (47217,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(47218,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (47235,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(47236,6234)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(88,36,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (47257,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(47258,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (47283,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (47283,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(47284,6234)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(47284,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (47305,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(47306,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (47310,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(47311,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (47322,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(47323,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (47335,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(47336,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (47338,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (47338,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(47339,6234)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(47339,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (47343,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(47344,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (47354,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(47355,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (47357,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(47358,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (47358,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(47359,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (47360,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(47361,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (47370,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(47371,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (47398,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(47399,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (47402,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(47403,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (47404,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(47405,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (47410,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(47411,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (47412,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(47413,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (47422,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(47423,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (47428,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(47429,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (47446,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(47447,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (47482,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(47483,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (47484,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(47485,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (47487,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (47487,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(47488,6234)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(47488,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (47492,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(47493,6234)
GPGPU-Sim uArch: cycles simulated: 53734  inst.: 12950600 (ipc=263.5) sim_rate=187689 (inst/sec) elapsed = 0:0:01:09 / Sun Jul 22 14:49:53 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (47506,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(47507,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (47510,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(47511,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (47514,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(47515,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (47526,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(47527,6234)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(11,37,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (47548,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(47549,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (47560,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(47561,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (47568,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(47569,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (47588,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(47589,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (47592,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(47593,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (47596,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(47597,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (47598,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(47599,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (47614,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(47615,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (47647,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(47648,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (47672,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(47673,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (47715,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(47716,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (47724,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(47725,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (47732,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(47733,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (47750,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(47751,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (47760,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(47761,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (47776,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(47777,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (47779,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(47780,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (47788,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(47789,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (47790,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(47791,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (47796,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(47797,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (47816,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(47817,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (47822,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(47823,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (47838,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(47839,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (47854,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(47855,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (47856,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(47857,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (47862,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(47863,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (47868,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(47869,6234)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(78,36,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (47894,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(47895,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (47896,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(47897,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (47898,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(47899,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (47904,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(47905,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (47936,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(47937,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (47972,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (47972,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(47973,6234)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(47973,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (48001,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(48002,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (48032,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(48033,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (48040,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(48041,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (48068,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(48069,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (48071,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(48072,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (48073,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(48074,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (48088,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(48089,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (48109,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(48110,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (48131,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(48132,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (48135,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(48136,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (48147,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(48148,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (48181,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(48182,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (48187,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(48188,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (48209,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(48210,6234)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(64,37,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (48217,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(48218,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (48219,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(48220,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (48237,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(48238,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (48285,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (48285,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(48286,6234)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(48286,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (48288,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(48289,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (48299,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(48300,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (48301,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(48302,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (48341,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(48342,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (48349,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(48350,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (48351,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(48352,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (48374,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(48375,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (48375,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(48376,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (48401,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(48402,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (48419,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (48419,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(48420,6234)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(48420,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (48422,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(48423,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (48427,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(48428,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (48459,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(48460,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (48484,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(48485,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (48486,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(48487,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (48488,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(48489,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (48491,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(48492,6234)
GPGPU-Sim uArch: cycles simulated: 54734  inst.: 13218280 (ipc=263.6) sim_rate=188832 (inst/sec) elapsed = 0:0:01:10 / Sun Jul 22 14:49:54 2018
GPGPU-Sim uArch: Shader 9 finished CTA #2 (48507,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(48508,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (48546,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(48547,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (48575,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(48576,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (48578,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(48579,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (48607,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(48608,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (48611,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(48612,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (48613,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(48614,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (48623,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(48624,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (48629,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(48630,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (48631,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(48632,6234)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(66,37,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (48643,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(48644,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (48644,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(48645,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (48653,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(48654,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (48656,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(48657,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (48666,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(48667,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (48674,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(48675,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (48675,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(48676,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (48688,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(48689,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (48692,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(48693,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (48702,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(48703,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (48708,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(48709,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (48715,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(48716,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (48761,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(48762,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (48772,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(48773,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (48774,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(48775,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (48822,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(48823,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (48842,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(48843,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (48856,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (48856,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(48857,6234)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(48857,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (48859,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(48860,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (48868,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(48869,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (48870,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(48871,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (48900,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(48901,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (48924,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (48924,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(48925,6234)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(48925,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (48932,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(48933,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (48964,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(48965,6234)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(29,38,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 55234  inst.: 13352072 (ipc=263.6) sim_rate=188057 (inst/sec) elapsed = 0:0:01:11 / Sun Jul 22 14:49:55 2018
GPGPU-Sim uArch: Shader 13 finished CTA #5 (49004,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(49005,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (49030,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(49031,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (49040,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(49041,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (49044,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(49045,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (49074,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(49075,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (49092,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(49093,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (49124,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(49125,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (49164,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(49165,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (49168,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(49169,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (49184,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(49185,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (49186,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (49186,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(49187,6234)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(49187,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (49189,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(49190,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (49195,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(49196,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (49229,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(49230,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (49264,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (49264,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(49265,6234)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(49265,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (49266,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(49267,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (49281,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(49282,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (49297,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(49298,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (49302,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(49303,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (49304,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(49305,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (49309,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(49310,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (49323,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(49324,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (49343,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(49344,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (49344,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(49345,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (49352,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(49353,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (49362,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(49363,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (49367,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(49368,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (49383,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(49384,6234)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(19,38,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (49405,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(49406,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (49413,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(49414,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (49415,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(49416,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (49469,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(49470,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (49487,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(49488,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (49497,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(49498,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (49503,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(49504,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (49515,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(49516,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (49517,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(49518,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (49529,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(49530,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (49534,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(49535,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (49535,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(49536,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (49541,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(49542,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (49542,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(49543,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (49551,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (49551,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(49552,6234)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(49552,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (49565,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(49566,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (49573,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(49574,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (49575,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (49575,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(49576,6234)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(49576,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (49593,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(49594,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (49610,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(49611,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (49612,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(49613,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (49622,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(49623,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (49636,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(49637,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (49643,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(49644,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (49660,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(49661,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (49679,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(49680,6234)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(83,38,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (49697,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(49698,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (49744,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(49745,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (49746,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(49747,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (49754,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(49755,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (49756,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(49757,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (49768,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(49769,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (49780,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(49781,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (49782,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(49783,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (49786,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(49787,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (49794,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(49795,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (49798,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (49798,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(49799,6234)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(49799,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (49800,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(49801,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (49824,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(49825,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (49870,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(49871,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (49878,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(49879,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (49888,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(49889,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (49900,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(49901,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (49904,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(49905,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (49912,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(49913,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (49926,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (49926,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(49927,6234)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(49927,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (49932,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(49933,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (49951,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(49952,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (49958,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(49959,6234)
GPGPU-Sim uArch: cycles simulated: 56234  inst.: 13620648 (ipc=263.7) sim_rate=189175 (inst/sec) elapsed = 0:0:01:12 / Sun Jul 22 14:49:56 2018
GPGPU-Sim uArch: Shader 14 finished CTA #5 (50046,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(50047,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (50054,6234), 7 CTAs running
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(69,38,0) tid=(7,6,0)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(50055,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (50060,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(50061,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (50062,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(50063,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (50072,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(50073,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (50078,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(50079,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (50085,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(50086,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (50088,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(50089,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (50102,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(50103,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (50138,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(50139,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (50208,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(50209,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (50222,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(50223,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (50258,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(50259,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (50260,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(50261,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (50266,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(50267,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (50270,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(50271,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (50281,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(50282,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (50296,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(50297,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (50304,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(50305,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (50306,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(50307,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (50370,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(50371,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (50392,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(50393,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (50402,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(50403,6234)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(39,39,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (50438,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(50439,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (50440,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(50441,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (50456,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(50457,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (50466,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(50467,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (50480,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(50481,6234)
GPGPU-Sim uArch: cycles simulated: 56734  inst.: 13745192 (ipc=263.6) sim_rate=188290 (inst/sec) elapsed = 0:0:01:13 / Sun Jul 22 14:49:57 2018
GPGPU-Sim uArch: Shader 13 finished CTA #3 (50500,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(50501,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (50504,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(50505,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (50506,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(50507,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (50524,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(50525,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (50528,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(50529,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (50531,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(50532,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (50564,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(50565,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (50566,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(50567,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (50573,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(50574,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (50577,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(50578,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (50589,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(50590,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (50623,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(50624,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (50626,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(50627,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (50639,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(50640,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (50643,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(50644,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (50645,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(50646,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (50704,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(50705,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (50719,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (50719,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(50720,6234)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(50720,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (50754,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(50755,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (50764,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(50765,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (50765,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(50766,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (50770,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(50771,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (50772,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(50773,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (50774,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(50775,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (50794,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(50795,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (50798,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(50799,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (50808,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (50808,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(50809,6234)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(50809,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (50810,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(50811,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (50818,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(50819,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (50821,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(50822,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (50822,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(50823,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (50826,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(50827,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (50828,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(50829,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (50834,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(50835,6234)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(81,39,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (50850,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(50851,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (50884,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(50885,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (50892,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(50893,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (50926,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(50927,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (50946,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(50947,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (50956,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (50956,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(50957,6234)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(50957,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (50978,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(50979,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (50980,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(50981,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (50986,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(50987,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (50993,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(50994,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (50997,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(50998,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (50998,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(50999,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (51000,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(51001,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (51006,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(51007,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (51028,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(51029,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (51076,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(51077,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (51082,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(51083,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (51084,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(51085,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (51094,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(51095,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (51098,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(51099,6234)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(66,39,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (51116,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(51117,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (51122,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(51123,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (51125,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(51126,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (51128,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(51129,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (51133,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(51134,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (51148,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(51149,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (51160,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(51161,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (51174,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (51174,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(51175,6234)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(51175,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (51191,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(51192,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (51204,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(51205,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (51212,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(51213,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (51225,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(51226,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (51234,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(51235,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (51276,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (51276,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(51277,6234)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(51277,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (51280,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(51281,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (51308,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(51309,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (51312,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(51313,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (51314,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(51315,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (51374,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(51375,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (51386,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(51387,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (51392,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(51393,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (51428,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(51429,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (51431,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(51432,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (51446,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(51447,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (51462,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(51463,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (51468,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(51469,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (51470,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(51471,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (51472,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(51473,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (51480,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(51481,6234)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(31,40,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (51498,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(51499,6234)
GPGPU-Sim uArch: cycles simulated: 57734  inst.: 14014120 (ipc=263.7) sim_rate=189380 (inst/sec) elapsed = 0:0:01:14 / Sun Jul 22 14:49:58 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (51528,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(51529,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (51536,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(51537,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (51584,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(51585,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (51589,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(51590,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (51604,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(51605,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (51616,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(51617,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (51622,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(51623,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (51644,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(51645,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (51666,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(51667,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (51694,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(51695,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (51752,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(51753,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (51794,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(51795,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (51802,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(51803,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (51808,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(51809,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (51824,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(51825,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (51828,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(51829,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (51832,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(51833,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (51836,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(51837,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (51856,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(51857,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (51862,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(51863,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (51872,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(51873,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (51874,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(51875,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (51882,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(51883,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (51911,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(51912,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (51924,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(51925,6234)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(51,40,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (51925,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(51926,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (51930,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(51931,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (51942,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(51943,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (51973,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(51974,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (51976,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(51977,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (51980,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(51981,6234)
GPGPU-Sim uArch: cycles simulated: 58234  inst.: 14123368 (ipc=263.2) sim_rate=188311 (inst/sec) elapsed = 0:0:01:15 / Sun Jul 22 14:49:59 2018
GPGPU-Sim uArch: Shader 13 finished CTA #2 (52003,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(52004,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (52008,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(52009,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (52028,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(52029,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (52052,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(52053,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (52061,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(52062,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (52077,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(52078,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (52081,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(52082,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (52091,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(52092,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (52110,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(52111,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (52112,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(52113,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (52120,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(52121,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (52122,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(52123,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (52128,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(52129,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (52130,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(52131,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (52152,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(52153,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (52153,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(52154,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (52160,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(52161,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (52184,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(52185,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (52204,6234), 7 CTAs running
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(67,40,0) tid=(7,2,0)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(52205,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (52210,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(52211,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (52214,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(52215,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (52220,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(52221,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (52236,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(52237,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (52248,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(52249,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (52252,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(52253,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (52266,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(52267,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (52274,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(52275,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (52296,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(52297,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (52318,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(52319,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (52322,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(52323,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (52326,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(52327,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (52350,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(52351,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (52356,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(52357,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (52364,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (52364,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(52365,6234)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(52365,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (52414,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (52414,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(52415,6234)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(52415,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (52433,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(52434,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (52435,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(52436,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (52444,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (52444,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(52445,6234)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(52445,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (52448,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(52449,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (52472,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(52473,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (52492,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(52493,6234)
GPGPU-Sim uArch: cycles simulated: 58734  inst.: 14282696 (ipc=263.8) sim_rate=187930 (inst/sec) elapsed = 0:0:01:16 / Sun Jul 22 14:50:00 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (52522,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(52523,6234)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(10,41,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (52548,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(52549,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (52570,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(52571,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (52586,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(52587,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (52600,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(52601,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (52602,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(52603,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (52624,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(52625,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (52650,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(52651,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (52661,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(52662,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (52676,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(52677,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (52700,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(52701,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (52723,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(52724,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (52732,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(52733,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (52740,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(52741,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (52748,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(52749,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (52766,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(52767,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (52772,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(52773,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (52775,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(52776,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (52776,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(52777,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (52784,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(52785,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (52815,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(52816,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (52827,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(52828,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (52833,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(52834,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (52865,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(52866,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (52894,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(52895,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (52896,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(52897,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (52900,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(52901,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (52921,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(52922,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (52927,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(52928,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (52972,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(52973,6234)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(39,41,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (52995,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(52996,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (52999,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(53000,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (53038,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(53039,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (53068,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(53069,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (53072,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(53073,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (53074,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(53075,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (53080,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(53081,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (53110,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(53111,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (53111,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(53112,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (53120,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(53121,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (53134,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(53135,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (53151,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(53152,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (53158,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(53159,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (53162,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(53163,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (53191,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(53192,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (53193,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(53194,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (53211,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (53211,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(53212,6234)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(53212,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (53213,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(53214,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (53220,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(53221,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (53228,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(53229,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (53252,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(53253,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (53262,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(53263,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (53300,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(53301,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (53317,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (53317,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(53318,6234)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(53318,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (53322,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(53323,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (53331,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(53332,6234)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(43,41,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (53336,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(53337,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (53338,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(53339,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (53340,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(53341,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (53342,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(53343,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (53354,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(53355,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (53408,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(53409,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (53412,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(53413,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (53429,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(53430,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (53440,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(53441,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (53443,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(53444,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (53446,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(53447,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (53448,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(53449,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (53466,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(53467,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (53482,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(53483,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (53484,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(53485,6234)
GPGPU-Sim uArch: cycles simulated: 59734  inst.: 14519496 (ipc=263.3) sim_rate=186147 (inst/sec) elapsed = 0:0:01:18 / Sun Jul 22 14:50:02 2018
GPGPU-Sim uArch: Shader 9 finished CTA #7 (53500,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (53500,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(53501,6234)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(53501,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (53524,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(53525,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (53556,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(53557,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (53558,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(53559,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (53562,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(53563,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (53586,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(53587,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (53603,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(53604,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (53605,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(53606,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (53618,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(53619,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (53622,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(53623,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (53626,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(53627,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (53640,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(53641,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (53646,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(53647,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (53650,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(53651,6234)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(76,41,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (53702,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(53703,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (53706,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(53707,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (53711,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(53712,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (53712,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(53713,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (53724,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(53725,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (53727,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(53728,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (53812,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(53813,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (53816,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (53816,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(53817,6234)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(53817,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (53832,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(53833,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (53862,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(53863,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (53888,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(53889,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (53914,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(53915,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (53921,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(53922,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (53928,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(53929,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (53931,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(53932,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (53944,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(53945,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (53948,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(53949,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (53954,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(53955,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (53958,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(53959,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (53960,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(53961,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (53964,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(53965,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (53980,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (53980,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(53981,6234)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(53981,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (53982,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(53983,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (54014,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(54015,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (54040,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(54041,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (54062,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(54063,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (54070,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(54071,6234)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(0,42,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (54130,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(54131,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (54164,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(54165,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (54170,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(54171,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (54176,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(54177,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (54178,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(54179,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (54180,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(54181,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (54224,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(54225,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (54232,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(54233,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (54234,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (54234,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(54235,6234)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(54235,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (54262,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(54263,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (54264,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (54264,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(54265,6234)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(54265,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (54276,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (54276,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(54277,6234)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(54277,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (54285,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(54286,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (54302,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(54303,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (54339,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(54340,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (54346,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(54347,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (54376,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(54377,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (54388,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(54389,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (54404,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(54405,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (54440,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(54441,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (54460,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(54461,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (54462,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(54463,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (54470,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(54471,6234)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(40,42,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 60734  inst.: 14774920 (ipc=263.1) sim_rate=187024 (inst/sec) elapsed = 0:0:01:19 / Sun Jul 22 14:50:03 2018
GPGPU-Sim uArch: Shader 5 finished CTA #1 (54500,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(54501,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (54502,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(54503,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (54516,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (54516,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(54517,6234)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(54517,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (54558,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(54559,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (54578,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(54579,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (54604,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(54605,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (54648,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(54649,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (54653,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(54654,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (54700,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(54701,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (54703,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(54704,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (54716,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(54717,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (54718,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(54719,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (54720,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (54720,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(54721,6234)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(54721,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (54746,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(54747,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (54750,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(54751,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (54754,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(54755,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (54762,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(54763,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (54764,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(54765,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (54770,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(54771,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (54815,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(54816,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (54820,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(54821,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (54824,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(54825,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (54854,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(54855,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (54882,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(54883,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (54904,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(54905,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (54906,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(54907,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (54908,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(54909,6234)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(73,42,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (54934,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(54935,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (54936,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(54937,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (54942,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(54943,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (54962,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(54963,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (54966,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(54967,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (54970,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(54971,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (54974,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(54975,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (54988,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(54989,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (54998,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (54998,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(54999,6234)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(54999,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (55009,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(55010,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (55066,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(55067,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (55107,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(55108,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (55109,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(55110,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (55112,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(55113,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (55114,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(55115,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (55124,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(55125,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (55128,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(55129,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (55152,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(55153,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (55162,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(55163,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (55180,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(55181,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (55195,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(55196,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (55202,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(55203,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (55206,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(55207,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (55209,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(55210,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (55211,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(55212,6234)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(79,42,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (55224,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(55225,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (55228,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(55229,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (55234,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(55235,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (55241,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(55242,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (55242,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(55243,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (55248,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(55249,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (55262,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(55263,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (55266,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (55266,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(55267,6234)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(55267,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (55268,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (55268,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(55269,6234)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(55269,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (55296,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(55297,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (55312,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(55313,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (55318,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(55319,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (55320,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(55321,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (55324,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(55325,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (55328,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(55329,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (55370,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(55371,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (55400,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(55401,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (55412,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(55413,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (55414,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (55414,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(55415,6234)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(55415,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (55417,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(55418,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (55444,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(55445,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (55446,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(55447,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (55468,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(55469,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (55470,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(55471,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (55471,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(55472,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (55478,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(55479,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (55482,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(55483,6234)
GPGPU-Sim uArch: cycles simulated: 61734  inst.: 15048168 (ipc=263.3) sim_rate=188102 (inst/sec) elapsed = 0:0:01:20 / Sun Jul 22 14:50:04 2018
GPGPU-Sim uArch: Shader 13 finished CTA #4 (55502,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(55503,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (55514,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(55515,6234)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(38,43,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (55539,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(55540,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (55562,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(55563,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55586,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(55587,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (55588,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(55589,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (55606,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(55607,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (55622,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(55623,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (55642,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(55643,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (55644,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(55645,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (55682,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(55683,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (55728,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(55729,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (55737,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(55738,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (55760,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(55761,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (55768,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(55769,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (55797,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(55798,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (55822,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(55823,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (55858,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(55859,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (55874,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(55875,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (55876,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(55877,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (55904,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(55905,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (55912,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(55913,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (55914,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(55915,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (55932,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(55933,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (55950,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(55951,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (55958,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(55959,6234)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(42,43,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (55994,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(55995,6234)
GPGPU-Sim uArch: cycles simulated: 62234  inst.: 15149384 (ipc=262.7) sim_rate=187029 (inst/sec) elapsed = 0:0:01:21 / Sun Jul 22 14:50:05 2018
GPGPU-Sim uArch: Shader 12 finished CTA #7 (56008,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(56009,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (56010,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(56011,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (56024,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(56025,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (56028,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(56029,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (56040,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(56041,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (56062,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(56063,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (56072,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(56073,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (56092,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(56093,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (56102,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(56103,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (56140,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(56141,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (56147,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(56148,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (56160,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(56161,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (56166,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (56166,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(56167,6234)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(56167,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (56168,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(56169,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (56170,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(56171,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (56178,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(56179,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (56195,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(56196,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (56196,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(56197,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (56199,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(56200,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (56204,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(56205,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (56208,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(56209,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (56214,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(56215,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (56216,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(56217,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (56244,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(56245,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (56260,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(56261,6234)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(61,43,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (56312,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(56313,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (56318,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(56319,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (56324,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(56325,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (56328,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (56328,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(56329,6234)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(56329,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (56336,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(56337,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (56353,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(56354,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (56364,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(56365,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (56367,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(56368,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (56380,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(56381,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (56390,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(56391,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (56436,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(56437,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (56443,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(56444,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (56444,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(56445,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (56460,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(56461,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (56461,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(56462,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (56478,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(56479,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (56490,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(56491,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (56494,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (56494,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(56495,6234)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(56495,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (56496,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(56497,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (56498,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(56499,6234)
GPGPU-Sim uArch: cycles simulated: 62734  inst.: 15302504 (ipc=263.1) sim_rate=186615 (inst/sec) elapsed = 0:0:01:22 / Sun Jul 22 14:50:06 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (56502,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(56503,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (56546,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(56547,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (56548,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (56548,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(56549,6234)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(56549,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (56556,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(56557,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (56566,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(56567,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (56572,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(56573,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (56585,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(56586,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (56594,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (56594,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(56595,6234)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(56595,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (56596,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (56596,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(56597,6234)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(56597,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (56606,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(56607,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (56607,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(56608,6234)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(96,43,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (56640,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(56641,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (56642,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(56643,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (56678,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(56679,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (56712,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(56713,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (56724,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(56725,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (56764,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(56765,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (56808,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (56808,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(56809,6234)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(56809,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (56822,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(56823,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (56830,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(56831,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (56834,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(56835,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (56835,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(56836,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (56844,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(56845,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (56850,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(56851,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (56860,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(56861,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (56862,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(56863,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (56900,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(56901,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (56902,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(56903,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (56912,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(56913,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (56941,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(56942,6234)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(34,44,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (56963,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(56964,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (56975,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(56976,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (57007,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(57008,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (57016,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(57017,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (57018,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(57019,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (57037,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(57038,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (57053,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(57054,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (57063,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(57064,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (57065,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(57066,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (57075,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(57076,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (57077,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(57078,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (57129,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(57130,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (57165,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(57166,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (57189,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(57190,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (57197,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(57198,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (57211,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(57212,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (57217,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(57218,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (57238,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(57239,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (57245,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(57246,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (57246,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(57247,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (57256,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(57257,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (57300,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(57301,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (57303,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(57304,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (57322,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(57323,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (57324,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(57325,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (57333,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(57334,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (57355,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(57356,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (57391,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(57392,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (57393,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(57394,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (57399,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(57400,6234)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(56,44,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (57407,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(57408,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (57418,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(57419,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (57429,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(57430,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (57452,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(57453,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (57453,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(57454,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (57454,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(57455,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (57482,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(57483,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (57496,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(57497,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (57498,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(57499,6234)
GPGPU-Sim uArch: cycles simulated: 63734  inst.: 15549256 (ipc=262.8) sim_rate=187340 (inst/sec) elapsed = 0:0:01:23 / Sun Jul 22 14:50:07 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (57500,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(57501,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (57510,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(57511,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (57514,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(57515,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (57520,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(57521,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (57526,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(57527,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (57540,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (57540,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(57541,6234)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(57541,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (57542,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(57543,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (57545,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(57546,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (57548,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(57549,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (57561,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(57562,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (57562,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(57563,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (57570,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(57571,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (57574,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(57575,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (57584,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(57585,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (57600,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (57600,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(57601,6234)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(57601,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (57608,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(57609,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (57623,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(57624,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (57648,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(57649,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (57671,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(57672,6234)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(2,45,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (57720,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(57721,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (57723,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(57724,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (57763,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(57764,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (57766,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(57767,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (57771,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(57772,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (57773,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(57774,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (57785,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(57786,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (57791,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(57792,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (57799,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(57800,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (57821,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(57822,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (57845,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(57846,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (57859,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(57860,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (57862,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(57863,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (57883,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(57884,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (57891,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(57892,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (57907,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(57908,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (57909,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(57910,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (57927,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(57928,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (57937,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(57938,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (57951,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(57952,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (57953,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(57954,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (57959,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(57960,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (57975,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(57976,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (57998,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(57999,6234)
GPGPU-Sim uArch: cycles simulated: 64234  inst.: 15708360 (ipc=263.3) sim_rate=187004 (inst/sec) elapsed = 0:0:01:24 / Sun Jul 22 14:50:08 2018
GPGPU-Sim uArch: Shader 11 finished CTA #1 (58000,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(58001,6234)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(29,45,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (58033,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(58034,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (58045,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(58046,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (58047,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(58048,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (58055,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(58056,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (58065,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(58066,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (58096,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(58097,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (58115,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(58116,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (58117,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(58118,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (58121,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(58122,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (58127,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(58128,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (58149,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(58150,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (58153,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(58154,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (58169,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(58170,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (58172,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(58173,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (58226,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(58227,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (58295,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(58296,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (58305,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(58306,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (58307,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(58308,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (58313,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(58314,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (58321,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(58322,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (58323,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(58324,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (58331,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(58332,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (58335,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(58336,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (58349,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(58350,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (58351,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(58352,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (58352,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(58353,6234)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(69,44,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (58379,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(58380,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (58389,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(58390,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (58391,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(58392,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (58433,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(58434,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (58435,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (58435,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(58436,6234)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(58436,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (58461,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(58462,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (58493,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(58494,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (58501,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(58502,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (58509,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(58510,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (58511,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(58512,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (58527,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(58528,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (58529,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(58530,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (58531,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(58532,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (58571,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(58572,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (58579,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(58580,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (58595,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(58596,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (58611,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(58612,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (58623,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(58624,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (58625,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(58626,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (58627,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (58627,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(58628,6234)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(58628,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (58631,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(58632,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (58633,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(58634,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (58635,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(58636,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (58637,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(58638,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (58681,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(58682,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (58683,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(58684,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (58691,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(58692,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (58741,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(58742,6234)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(81,45,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (58773,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(58774,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (58785,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(58786,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (58798,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(58799,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (58799,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(58800,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (58805,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(58806,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (58829,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(58830,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (58855,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(58856,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (58864,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(58865,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (58881,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (58881,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(58882,6234)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(58882,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (58897,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(58898,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (58911,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(58912,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (58923,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(58924,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (58929,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(58930,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (58934,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(58935,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (58945,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(58946,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (58965,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(58966,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (58972,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(58973,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (58983,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(58984,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (58987,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(58988,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (58989,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(58990,6234)
GPGPU-Sim uArch: cycles simulated: 65234  inst.: 15982280 (ipc=263.5) sim_rate=188026 (inst/sec) elapsed = 0:0:01:25 / Sun Jul 22 14:50:09 2018
GPGPU-Sim uArch: Shader 1 finished CTA #7 (59003,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(59004,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (59033,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (59033,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(59034,6234)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(59034,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (59034,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(59035,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (59037,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (59037,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(59038,6234)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(59038,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (59038,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(59039,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (59042,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(59043,6234)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(96,45,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (59081,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (59081,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (59081,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(59082,6234)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(59082,6234)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(59082,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (59089,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(59090,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (59107,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(59108,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (59115,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(59116,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (59116,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(59117,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (59135,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(59136,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (59145,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(59146,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (59147,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(59148,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (59153,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(59154,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (59165,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(59166,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (59178,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(59179,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (59193,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(59194,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (59203,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(59204,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (59205,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(59206,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (59207,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(59208,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (59227,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(59228,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (59241,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(59242,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (59261,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(59262,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (59263,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(59264,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (59267,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(59268,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (59301,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(59302,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (59345,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(59346,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (59353,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(59354,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (59363,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(59364,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (59365,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(59366,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (59372,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(59373,6234)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(16,46,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (59392,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(59393,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (59408,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(59409,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (59417,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(59418,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (59455,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(59456,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (59463,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(59464,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (59471,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(59472,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (59483,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(59484,6234)
GPGPU-Sim uArch: cycles simulated: 65734  inst.: 16129960 (ipc=263.8) sim_rate=187557 (inst/sec) elapsed = 0:0:01:26 / Sun Jul 22 14:50:10 2018
GPGPU-Sim uArch: Shader 11 finished CTA #7 (59519,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(59520,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (59535,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(59536,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (59592,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(59593,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (59605,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(59606,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (59611,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(59612,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (59637,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(59638,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (59645,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(59646,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (59653,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(59654,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (59655,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(59656,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (59683,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(59684,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (59707,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(59708,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (59709,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(59710,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (59743,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(59744,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (59749,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(59750,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (59751,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(59752,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (59753,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(59754,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (59761,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(59762,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (59766,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(59767,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (59785,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(59786,6234)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(96,45,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (59820,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(59821,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (59842,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(59843,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (59853,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(59854,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (59863,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(59864,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (59864,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(59865,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (59879,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(59880,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (59900,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(59901,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (59950,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(59951,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (59954,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (59954,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(59955,6234)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(59955,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (59957,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(59958,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (59967,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(59968,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (59980,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(59981,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (59982,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(59983,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (59984,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (59984,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(59985,6234)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(59985,6234)
GPGPU-Sim uArch: cycles simulated: 66234  inst.: 16237448 (ipc=263.4) sim_rate=186637 (inst/sec) elapsed = 0:0:01:27 / Sun Jul 22 14:50:11 2018
GPGPU-Sim uArch: Shader 10 finished CTA #4 (60016,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(60017,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (60020,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(60021,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (60028,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(60029,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (60047,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(60048,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (60066,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(60067,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (60069,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(60070,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (60070,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(60071,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (60073,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(60074,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (60086,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(60087,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (60089,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(60090,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (60091,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (60091,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(60092,6234)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(60092,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (60160,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(60161,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (60179,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(60180,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (60204,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(60205,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (60212,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(60213,6234)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(99,46,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (60229,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(60230,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (60234,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(60235,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (60257,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(60258,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (60301,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(60302,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (60315,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(60316,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (60317,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(60318,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (60327,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(60328,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (60339,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(60340,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (60341,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(60342,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (60346,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(60347,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (60355,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(60356,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (60357,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(60358,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (60363,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(60364,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (60365,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(60366,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (60397,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(60398,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (60400,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(60401,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (60404,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(60405,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (60433,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(60434,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (60451,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(60452,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (60452,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(60453,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (60456,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(60457,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (60471,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(60472,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (60479,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(60480,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (60491,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(60492,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (60493,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(60494,6234)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(25,47,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (60499,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(60500,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (60501,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(60502,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (60521,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(60522,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (60524,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(60525,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (60530,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(60531,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (60538,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(60539,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (60551,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(60552,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (60555,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(60556,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (60556,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(60557,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (60559,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(60560,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (60581,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(60582,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (60611,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(60612,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (60613,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(60614,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (60645,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(60646,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (60646,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(60647,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (60649,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(60650,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (60675,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(60676,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (60677,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(60678,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (60687,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(60688,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (60691,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(60692,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (60705,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(60706,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (60754,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(60755,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (60766,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(60767,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (60774,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(60775,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (60777,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(60778,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (60780,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(60781,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (60782,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(60783,6234)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(53,47,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (60814,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(60815,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (60822,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(60823,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (60828,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(60829,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (60840,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(60841,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (60861,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(60862,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (60862,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(60863,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (60864,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(60865,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (60914,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(60915,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (60926,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(60927,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (60970,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(60971,6234)
GPGPU-Sim uArch: cycles simulated: 67234  inst.: 16519304 (ipc=263.7) sim_rate=187719 (inst/sec) elapsed = 0:0:01:28 / Sun Jul 22 14:50:12 2018
GPGPU-Sim uArch: Shader 0 finished CTA #4 (61014,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(61015,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (61048,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(61049,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (61050,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(61051,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (61098,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(61099,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (61114,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(61115,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (61124,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(61125,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (61126,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(61127,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (61140,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(61141,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (61153,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(61154,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (61166,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (61166,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(61167,6234)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(61167,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (61176,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(61177,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (61190,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(61191,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (61204,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(61205,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (61208,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(61209,6234)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(73,47,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (61228,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(61229,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (61244,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(61245,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (61246,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(61247,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (61248,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(61249,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (61258,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(61259,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (61304,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(61305,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (61326,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(61327,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (61340,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(61341,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (61344,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(61345,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (61350,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(61351,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (61362,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(61363,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (61369,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(61370,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (61380,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(61381,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (61383,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(61384,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (61388,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(61389,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (61418,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(61419,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (61434,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(61435,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (61446,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(61447,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (61452,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(61453,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (61462,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(61463,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (61474,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(61475,6234)
GPGPU-Sim uArch: cycles simulated: 67734  inst.: 16626856 (ipc=263.3) sim_rate=186818 (inst/sec) elapsed = 0:0:01:29 / Sun Jul 22 14:50:13 2018
GPGPU-Sim uArch: Shader 8 finished CTA #6 (61504,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(61505,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (61561,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(61562,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (61564,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(61565,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (61576,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(61577,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (61579,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(61580,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (61581,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(61582,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (61620,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(61621,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (61631,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (61631,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(61632,6234)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(61632,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (61633,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(61634,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (61635,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(61636,6234)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(91,47,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (61699,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(61700,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (61705,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(61706,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (61709,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(61710,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (61710,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(61711,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (61719,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(61720,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (61722,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(61723,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (61741,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(61742,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (61759,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(61760,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (61769,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(61770,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (61771,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(61772,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (61783,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(61784,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (61795,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(61796,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (61805,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(61806,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (61806,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(61807,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (61807,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(61808,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (61809,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(61810,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (61811,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(61812,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (61813,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(61814,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (61833,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(61834,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (61845,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(61846,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (61853,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(61854,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (61857,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(61858,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (61874,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(61875,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (61883,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(61884,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (61887,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(61888,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (61895,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(61896,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (61911,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(61912,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (61917,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(61918,6234)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(32,48,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (61921,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(61922,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (61957,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(61958,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (61959,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(61960,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (61963,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(61964,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (61964,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (61964,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(61965,6234)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(61965,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (61977,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(61978,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (61978,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(61979,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (61981,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(61982,6234)
GPGPU-Sim uArch: cycles simulated: 68234  inst.: 16783976 (ipc=263.7) sim_rate=186488 (inst/sec) elapsed = 0:0:01:30 / Sun Jul 22 14:50:14 2018
GPGPU-Sim uArch: Shader 2 finished CTA #1 (62007,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (62007,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(62008,6234)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(62008,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (62017,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(62018,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (62020,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(62021,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (62023,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(62024,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (62025,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(62026,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (62027,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(62028,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (62036,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(62037,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (62037,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(62038,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (62051,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(62052,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (62071,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(62072,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (62081,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(62082,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (62083,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(62084,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (62093,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(62094,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (62107,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(62108,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (62108,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(62109,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (62115,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(62116,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (62118,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(62119,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (62147,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(62148,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (62153,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(62154,6234)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(91,47,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (62305,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (62305,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(62306,6234)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(62306,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (62311,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(62312,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (62317,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(62318,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (62321,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(62322,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (62331,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(62332,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (62351,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(62352,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (62363,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(62364,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (62382,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(62383,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (62408,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(62409,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (62425,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(62426,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (62427,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(62428,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (62485,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(62486,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (62491,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(62492,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (62525,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(62526,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (62539,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(62540,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (62541,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(62542,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (62571,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(62572,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (62597,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(62598,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (62615,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(62616,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (62629,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(62630,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (62673,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(62674,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (62683,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(62684,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (62689,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(62690,6234)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(92,48,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (62707,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(62708,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (62708,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(62709,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (62723,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(62724,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (62731,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(62732,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (62734,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(62735,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (62735,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(62736,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (62737,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(62738,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (62757,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(62758,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (62784,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(62785,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (62788,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(62789,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (62817,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(62818,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (62837,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(62838,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (62865,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(62866,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (62883,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(62884,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (62907,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(62908,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (62931,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(62932,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (62937,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (62937,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(62938,6234)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(62938,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (62943,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(62944,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (62945,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(62946,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (62948,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(62949,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (62955,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(62956,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (62960,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(62961,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (62975,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(62976,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (62983,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(62984,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (62985,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (62985,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(62986,6234)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(62986,6234)
GPGPU-Sim uArch: cycles simulated: 69234  inst.: 17029640 (ipc=263.4) sim_rate=187138 (inst/sec) elapsed = 0:0:01:31 / Sun Jul 22 14:50:15 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (63007,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(63008,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (63017,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(63018,6234)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(16,48,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (63057,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(63058,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (63061,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(63062,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (63065,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(63066,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (63093,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(63094,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (63095,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(63096,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (63107,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(63108,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (63108,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(63109,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (63109,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(63110,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (63111,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(63112,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (63117,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (63117,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(63118,6234)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(63118,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (63119,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(63120,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (63135,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(63136,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (63157,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(63158,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (63158,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(63159,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (63169,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(63170,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (63175,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(63176,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (63180,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(63181,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (63193,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(63194,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (63194,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(63195,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (63200,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(63201,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (63208,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(63209,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (63244,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(63245,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (63292,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(63293,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (63296,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(63297,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (63301,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(63302,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (63316,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(63317,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (63318,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(63319,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (63342,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(63343,6234)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(30,49,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (63380,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(63381,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (63406,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(63407,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (63428,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(63429,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (63434,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(63435,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (63444,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(63445,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (63449,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(63450,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (63477,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(63478,6234)
GPGPU-Sim uArch: cycles simulated: 69734  inst.: 17172936 (ipc=263.6) sim_rate=186662 (inst/sec) elapsed = 0:0:01:32 / Sun Jul 22 14:50:16 2018
GPGPU-Sim uArch: Shader 11 finished CTA #5 (63500,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(63501,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (63514,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(63515,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (63528,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(63529,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (63546,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(63547,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (63562,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(63563,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (63572,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(63573,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (63581,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(63582,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (63594,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(63595,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (63602,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(63603,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (63604,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(63605,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (63617,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(63618,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (63619,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(63620,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (63635,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(63636,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (63657,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(63658,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (63661,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(63662,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (63664,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(63665,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (63671,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(63672,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (63688,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(63689,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (63691,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(63692,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (63693,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(63694,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (63713,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(63714,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (63716,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(63717,6234)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(72,49,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (63730,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(63731,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (63731,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(63732,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (63748,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(63749,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (63794,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (63794,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(63795,6234)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(63795,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (63822,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(63823,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (63824,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (63824,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(63825,6234)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(63825,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (63831,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(63832,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (63884,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(63885,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (63892,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(63893,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (63914,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(63915,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (63918,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(63919,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (63942,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(63943,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (63972,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(63973,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (63978,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(63979,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (63984,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(63985,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (64004,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(64005,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (64006,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(64007,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (64014,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(64015,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (64024,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(64025,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (64034,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(64035,6234)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(0,50,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (64080,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(64081,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (64082,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(64083,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (64088,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(64089,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (64092,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(64093,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (64114,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(64115,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (64117,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(64118,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (64146,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(64147,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (64174,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(64175,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (64182,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(64183,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (64190,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(64191,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (64198,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(64199,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (64200,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(64201,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (64203,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(64204,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (64220,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (64220,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(64221,6234)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(64221,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (64237,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(64238,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (64270,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(64271,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (64272,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(64273,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (64283,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(64284,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (64295,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(64296,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (64299,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(64300,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (64307,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(64308,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (64317,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(64318,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (64328,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(64329,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (64355,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(64356,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (64382,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(64383,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (64389,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(64390,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (64400,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(64401,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (64402,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(64403,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (64414,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(64415,6234)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(18,50,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (64429,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(64430,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (64442,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(64443,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (64470,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(64471,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (64473,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(64474,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (64475,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(64476,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (64492,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(64493,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (64499,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(64500,6234)
GPGPU-Sim uArch: cycles simulated: 70734  inst.: 17436648 (ipc=263.6) sim_rate=187490 (inst/sec) elapsed = 0:0:01:33 / Sun Jul 22 14:50:17 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (64508,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(64509,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (64514,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(64515,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (64515,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(64516,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (64519,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(64520,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (64534,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(64535,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (64540,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(64541,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (64548,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (64548,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(64549,6234)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(64549,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (64560,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(64561,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (64584,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(64585,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (64592,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(64593,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (64604,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(64605,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (64608,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(64609,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (64616,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(64617,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (64644,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(64645,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (64654,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(64655,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (64655,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(64656,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (64662,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(64663,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (64669,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(64670,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (64686,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(64687,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (64688,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(64689,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (64692,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(64693,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (64699,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(64700,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (64746,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(64747,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (64750,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(64751,6234)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(63,50,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (64789,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(64790,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (64796,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(64797,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (64826,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(64827,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (64831,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(64832,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (64850,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(64851,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (64852,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(64853,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (64862,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(64863,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (64870,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(64871,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (64880,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(64881,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (64882,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(64883,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (64926,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(64927,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (64934,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(64935,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (64940,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(64941,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (64946,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(64947,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (64948,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(64949,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (64968,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(64969,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (64970,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(64971,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (64972,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(64973,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (64978,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(64979,6234)
GPGPU-Sim uArch: cycles simulated: 71234  inst.: 17587208 (ipc=263.9) sim_rate=187097 (inst/sec) elapsed = 0:0:01:34 / Sun Jul 22 14:50:18 2018
GPGPU-Sim uArch: Shader 1 finished CTA #2 (65006,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(65007,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (65017,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(65018,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (65038,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(65039,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (65056,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(65057,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (65058,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(65059,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (65064,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(65065,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (65066,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(65067,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (65080,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(65081,6234)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(23,50,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (65116,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(65117,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (65132,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(65133,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (65134,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(65135,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (65140,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(65141,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (65148,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(65149,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (65150,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(65151,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (65172,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(65173,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (65190,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(65191,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (65192,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(65193,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (65208,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(65209,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (65276,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(65277,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (65278,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(65279,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (65290,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(65291,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (65292,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(65293,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (65300,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(65301,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (65318,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(65319,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (65319,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(65320,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (65330,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(65331,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (65339,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(65340,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (65344,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(65345,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (65404,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(65405,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (65410,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(65411,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (65444,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(65445,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (65454,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(65455,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (65462,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (65462,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(65463,6234)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(65463,6234)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(80,50,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (65472,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(65473,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (65480,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (65480,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(65481,6234)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(65481,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (65502,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(65503,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (65504,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(65505,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (65528,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(65529,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (65530,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(65531,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (65542,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(65543,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (65550,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(65551,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (65552,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(65553,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (65554,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (65554,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(65555,6234)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(65555,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (65574,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(65575,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (65588,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(65589,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (65595,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(65596,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (65607,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(65608,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (65715,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(65716,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (65720,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(65721,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (65724,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(65725,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (65730,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(65731,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (65744,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(65745,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (65755,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(65756,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (65764,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (65764,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(65765,6234)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(65765,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (65768,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(65769,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (65774,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(65775,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (65778,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(65779,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (65785,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(65786,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (65800,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(65801,6234)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(5,51,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (65828,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(65829,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (65846,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(65847,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (65870,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(65871,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (65874,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(65875,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (65878,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(65879,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (65892,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(65893,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (65894,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(65895,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (65906,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(65907,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (65908,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(65909,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (65912,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(65913,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (65926,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(65927,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (65928,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(65929,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (65946,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(65947,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (65966,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(65967,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (65969,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(65970,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (65985,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(65986,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (65995,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(65996,6234)
GPGPU-Sim uArch: cycles simulated: 72234  inst.: 17850984 (ipc=263.9) sim_rate=187905 (inst/sec) elapsed = 0:0:01:35 / Sun Jul 22 14:50:19 2018
GPGPU-Sim uArch: Shader 1 finished CTA #7 (66027,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(66028,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (66032,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(66033,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (66042,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(66043,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (66047,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(66048,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (66048,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(66049,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (66049,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(66050,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (66075,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(66076,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (66079,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(66080,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (66105,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(66106,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (66157,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(66158,6234)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(46,51,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (66159,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(66160,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (66167,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(66168,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (66181,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(66182,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (66197,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(66198,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (66199,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(66200,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (66241,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(66242,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (66245,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(66246,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (66247,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(66248,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (66255,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(66256,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (66257,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(66258,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (66263,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(66264,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (66267,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(66268,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (66299,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(66300,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (66339,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(66340,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (66361,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(66362,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (66363,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(66364,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (66379,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(66380,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (66380,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(66381,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (66395,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(66396,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (66403,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(66404,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (66411,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(66412,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (66421,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(66422,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (66427,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(66428,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (66459,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(66460,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (66487,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(66488,6234)
GPGPU-Sim uArch: cycles simulated: 72734  inst.: 17985384 (ipc=263.9) sim_rate=187347 (inst/sec) elapsed = 0:0:01:36 / Sun Jul 22 14:50:20 2018
GPGPU-Sim uArch: Shader 9 finished CTA #3 (66501,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(66502,6234)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(98,51,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (66529,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(66530,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (66537,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(66538,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (66587,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(66588,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (66601,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(66602,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (66617,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(66618,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (66631,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(66632,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (66681,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(66682,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (66690,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(66691,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (66693,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(66694,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (66709,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(66710,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (66713,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (66713,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(66714,6234)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(66714,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (66715,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(66716,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (66719,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(66720,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (66769,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(66770,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (66775,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(66776,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (66779,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(66780,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (66795,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(66796,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (66805,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(66806,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (66819,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(66820,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (66830,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(66831,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (66843,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(66844,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (66845,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(66846,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (66852,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(66853,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (66853,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(66854,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (66855,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(66856,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (66880,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(66881,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (66892,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(66893,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (66897,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(66898,6234)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(23,52,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (66910,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(66911,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (66918,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(66919,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (66919,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(66920,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (66920,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(66921,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (66944,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(66945,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (66962,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(66963,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (66982,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(66983,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (66984,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(66985,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (66993,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(66994,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (66999,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(67000,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (67016,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(67017,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (67018,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (67018,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(67019,6234)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(67019,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (67020,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(67021,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (67022,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(67023,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (67034,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (67034,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(67035,6234)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(67035,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (67038,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(67039,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (67041,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(67042,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (67052,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(67053,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (67054,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(67055,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (67056,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (67056,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(67057,6234)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(67057,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (67067,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(67068,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (67072,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(67073,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (67075,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(67076,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (67083,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(67084,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (67086,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(67087,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (67088,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(67089,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (67098,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(67099,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (67105,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(67106,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (67112,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(67113,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (67119,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(67120,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (67125,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(67126,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (67126,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(67127,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (67129,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(67130,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (67134,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(67135,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (67150,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(67151,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (67155,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(67156,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (67162,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(67163,6234)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(66,52,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (67172,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(67173,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (67192,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(67193,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (67231,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(67232,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (67262,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(67263,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (67330,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(67331,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (67352,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(67353,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (67362,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(67363,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (67396,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(67397,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (67434,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(67435,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (67436,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(67437,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (67440,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(67441,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (67478,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(67479,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (67494,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(67495,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (67496,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(67497,6234)
GPGPU-Sim uArch: cycles simulated: 73734  inst.: 18264072 (ipc=264.1) sim_rate=188289 (inst/sec) elapsed = 0:0:01:37 / Sun Jul 22 14:50:21 2018
GPGPU-Sim uArch: Shader 10 finished CTA #7 (67520,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(67521,6234)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(63,52,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (67550,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(67551,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (67555,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(67556,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (67597,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(67598,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (67620,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(67621,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (67622,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(67623,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (67626,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(67627,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (67630,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(67631,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (67634,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(67635,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (67646,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(67647,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (67683,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(67684,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (67694,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(67695,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (67722,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(67723,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (67726,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(67727,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (67744,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(67745,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (67762,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(67763,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (67805,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(67806,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (67809,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(67810,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (67846,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(67847,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (67850,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(67851,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (67852,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(67853,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (67868,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(67869,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (67904,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(67905,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (67908,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(67909,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (67958,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(67959,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (67966,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(67967,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (67974,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(67975,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (67986,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(67987,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (67990,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(67991,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (67996,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(67997,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (67998,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(67999,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (68000,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(68001,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (68026,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(68027,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (68028,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(68029,6234)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(5,53,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (68032,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(68033,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (68056,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(68057,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (68062,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(68063,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (68066,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(68067,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (68095,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(68096,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (68109,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(68110,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (68114,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(68115,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (68116,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(68117,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (68126,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(68127,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (68175,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(68176,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (68181,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (68181,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(68182,6234)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(68182,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (68183,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(68184,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (68185,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(68186,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (68189,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(68190,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (68218,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(68219,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (68222,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(68223,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (68224,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(68225,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (68228,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(68229,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (68240,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(68241,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (68242,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(68243,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (68247,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(68248,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (68248,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(68249,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (68268,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(68269,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (68273,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(68274,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (68287,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(68288,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (68297,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(68298,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (68300,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(68301,6234)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(42,53,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (68352,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(68353,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (68362,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(68363,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (68364,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(68365,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (68372,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(68373,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (68374,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(68375,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (68376,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(68377,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (68392,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(68393,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (68404,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(68405,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (68407,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(68408,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (68410,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(68411,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (68430,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(68431,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (68440,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(68441,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (68441,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(68442,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (68450,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(68451,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (68452,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(68453,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (68454,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(68455,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (68456,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(68457,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (68472,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(68473,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (68484,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(68485,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (68498,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(68499,6234)
GPGPU-Sim uArch: cycles simulated: 74734  inst.: 18528072 (ipc=264.1) sim_rate=189061 (inst/sec) elapsed = 0:0:01:38 / Sun Jul 22 14:50:22 2018
GPGPU-Sim uArch: Shader 0 finished CTA #7 (68500,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(68501,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (68501,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(68502,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (68512,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(68513,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (68526,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(68527,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (68530,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(68531,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (68548,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(68549,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (68564,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(68565,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (68580,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(68581,6234)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(46,53,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (68582,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(68583,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (68606,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(68607,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (68634,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(68635,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (68642,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(68643,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (68646,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (68646,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(68647,6234)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(68647,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (68650,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(68651,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (68702,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(68703,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (68724,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(68725,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (68725,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(68726,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (68758,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(68759,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (68788,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(68789,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (68798,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(68799,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (68800,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(68801,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (68852,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(68853,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (68854,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(68855,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (68878,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(68879,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (68892,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(68893,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (68916,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(68917,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (68954,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(68955,6234)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(41,53,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (68962,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(68963,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (68982,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(68983,6234)
GPGPU-Sim uArch: cycles simulated: 75234  inst.: 18657576 (ipc=264.1) sim_rate=188460 (inst/sec) elapsed = 0:0:01:39 / Sun Jul 22 14:50:23 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (69046,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(69047,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (69052,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (69052,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(69053,6234)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(69053,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (69074,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(69075,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (69080,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(69081,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (69098,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(69099,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (69102,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(69103,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (69122,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (69122,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(69123,6234)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(69123,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (69124,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(69125,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (69164,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(69165,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (69180,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(69181,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (69182,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(69183,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (69190,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(69191,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (69194,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(69195,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (69202,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(69203,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (69214,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(69215,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (69221,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(69222,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (69242,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(69243,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (69258,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(69259,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (69289,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(69290,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (69290,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(69291,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (69302,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(69303,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (69328,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(69329,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (69330,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(69331,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (69357,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(69358,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (69366,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(69367,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (69372,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(69373,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (69374,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(69375,6234)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(7,54,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (69396,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(69397,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (69404,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(69405,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (69412,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(69413,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (69414,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(69415,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (69416,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(69417,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (69422,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(69423,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (69424,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(69425,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (69438,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(69439,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (69440,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(69441,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (69446,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(69447,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (69449,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(69450,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (69452,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(69453,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (69457,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(69458,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (69466,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(69467,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (69495,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(69496,6234)
GPGPU-Sim uArch: cycles simulated: 75734  inst.: 18782568 (ipc=264.0) sim_rate=187825 (inst/sec) elapsed = 0:0:01:40 / Sun Jul 22 14:50:24 2018
GPGPU-Sim uArch: Shader 0 finished CTA #5 (69500,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(69501,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (69504,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(69505,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (69530,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(69531,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (69536,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(69537,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (69539,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(69540,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (69558,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(69559,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (69572,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(69573,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (69576,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(69577,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (69586,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(69587,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (69588,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(69589,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (69590,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(69591,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (69594,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(69595,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (69600,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(69601,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (69630,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(69631,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (69644,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(69645,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (69674,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(69675,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (69676,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(69677,6234)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(38,54,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (69690,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(69691,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (69692,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(69693,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (69697,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(69698,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (69699,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(69700,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (69729,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(69730,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (69740,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(69741,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (69753,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(69754,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (69774,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(69775,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (69779,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(69780,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (69799,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(69800,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (69811,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(69812,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (69817,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (69817,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(69818,6234)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(69818,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (69833,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(69834,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (69841,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(69842,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (69859,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (69859,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(69860,6234)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(69860,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (69863,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(69864,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (69877,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(69878,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (69893,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(69894,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (69895,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(69896,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (69916,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(69917,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (69918,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(69919,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (69920,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(69921,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (69930,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(69931,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (69932,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(69933,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (69955,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(69956,6234)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(46,54,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (69992,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(69993,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (69994,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(69995,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (70012,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(70013,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (70016,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(70017,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (70092,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(70093,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (70096,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(70097,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (70132,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(70133,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (70136,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(70137,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (70164,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(70165,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (70176,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(70177,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (70178,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (70178,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(70179,6234)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(70179,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (70190,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(70191,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (70228,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(70229,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (70242,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(70243,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (70266,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(70267,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (70287,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(70288,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (70308,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(70309,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (70310,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (70310,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(70311,6234)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(70311,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (70316,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (70316,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(70317,6234)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(70317,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (70318,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(70319,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (70324,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(70325,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (70360,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(70361,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (70362,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(70363,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (70366,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(70367,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (70378,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(70379,6234)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(89,54,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (70432,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(70433,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (70434,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(70435,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (70478,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (70478,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(70479,6234)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(70479,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (70490,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(70491,6234)
GPGPU-Sim uArch: cycles simulated: 76734  inst.: 19055176 (ipc=264.1) sim_rate=188665 (inst/sec) elapsed = 0:0:01:41 / Sun Jul 22 14:50:25 2018
GPGPU-Sim uArch: Shader 12 finished CTA #4 (70500,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(70501,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (70506,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(70507,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (70510,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(70511,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (70522,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(70523,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (70534,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(70535,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (70538,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(70539,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (70544,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(70545,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (70546,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(70547,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (70552,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(70553,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (70570,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(70571,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (70586,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(70587,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (70590,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(70591,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (70598,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(70599,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (70606,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(70607,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (70610,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(70611,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (70618,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(70619,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (70621,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(70622,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (70622,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(70623,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (70628,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(70629,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (70648,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(70649,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (70654,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(70655,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (70684,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(70685,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (70691,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(70692,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (70704,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(70705,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (70744,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(70745,6234)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(22,55,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (70750,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(70751,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (70754,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(70755,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (70782,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(70783,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (70797,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(70798,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (70826,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(70827,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (70834,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(70835,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (70838,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(70839,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (70848,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(70849,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (70866,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(70867,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (70878,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(70879,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (70900,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(70901,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (70908,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(70909,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (70916,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(70917,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (70944,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(70945,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (70946,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(70947,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (70954,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(70955,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (70956,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(70957,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (70961,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(70962,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (70990,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(70991,6234)
GPGPU-Sim uArch: cycles simulated: 77234  inst.: 19187336 (ipc=264.1) sim_rate=188111 (inst/sec) elapsed = 0:0:01:42 / Sun Jul 22 14:50:26 2018
GPGPU-Sim uArch: Shader 7 finished CTA #1 (71003,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(71004,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (71047,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(71048,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (71054,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(71055,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (71060,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(71061,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (71066,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(71067,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (71075,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(71076,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (71076,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(71077,6234)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(40,55,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (71086,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(71087,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (71092,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(71093,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (71129,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (71129,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(71130,6234)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(71130,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (71142,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(71143,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (71143,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(71144,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (71166,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(71167,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (71174,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(71175,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (71202,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(71203,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (71204,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(71205,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (71206,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(71207,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (71210,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(71211,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (71222,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(71223,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (71226,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(71227,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (71230,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(71231,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (71245,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(71246,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (71260,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(71261,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (71272,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(71273,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (71274,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(71275,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (71292,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(71293,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (71298,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(71299,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (71368,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(71369,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (71372,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(71373,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (71374,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(71375,6234)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(83,55,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (71430,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(71431,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (71450,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(71451,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (71467,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(71468,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (71476,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(71477,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (71478,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(71479,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (71484,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(71485,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (71486,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(71487,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (71498,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(71499,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (71499,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(71500,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (71504,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(71505,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (71507,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(71508,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (71520,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(71521,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (71528,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(71529,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (71530,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(71531,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (71553,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(71554,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (71554,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(71555,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (71558,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(71559,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (71562,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(71563,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (71575,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(71576,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (71602,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (71602,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(71603,6234)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(71603,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (71608,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(71609,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (71610,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(71611,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (71641,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(71642,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (71648,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(71649,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (71660,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(71661,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (71668,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(71669,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (71700,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(71701,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (71702,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(71703,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (71708,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(71709,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (71732,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(71733,6234)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(7,56,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (71804,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(71805,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (71834,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(71835,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (71882,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(71883,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (71884,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(71885,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (71888,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(71889,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (71902,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(71903,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (71912,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(71913,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (71926,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(71927,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (71954,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (71954,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(71955,6234)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(71955,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (71957,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(71958,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (71958,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(71959,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (71964,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(71965,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (71972,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(71973,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (71988,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(71989,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (71998,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(71999,6234)
GPGPU-Sim uArch: cycles simulated: 78234  inst.: 19466984 (ipc=264.3) sim_rate=188999 (inst/sec) elapsed = 0:0:01:43 / Sun Jul 22 14:50:27 2018
GPGPU-Sim uArch: Shader 12 finished CTA #3 (72002,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(72003,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (72004,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(72005,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (72020,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(72021,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (72028,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(72029,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (72032,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(72033,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (72066,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(72067,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (72068,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(72069,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (72078,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(72079,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (72084,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(72085,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (72086,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(72087,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (72098,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(72099,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (72110,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(72111,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (72122,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(72123,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (72126,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(72127,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (72136,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(72137,6234)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(47,56,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (72156,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(72157,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (72160,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(72161,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (72161,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(72162,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (72162,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (72162,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(72163,6234)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(72163,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (72170,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (72170,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(72171,6234)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(72171,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (72184,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(72185,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (72200,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(72201,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (72204,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(72205,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (72236,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(72237,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (72238,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(72239,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (72278,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(72279,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (72286,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(72287,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (72342,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(72343,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (72354,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(72355,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (72356,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(72357,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (72370,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(72371,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (72372,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(72373,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (72396,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(72397,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (72401,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(72402,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (72405,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (72405,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(72406,6234)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(72406,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (72425,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(72426,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (72447,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(72448,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (72465,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(72466,6234)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(37,56,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (72487,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(72488,6234)
GPGPU-Sim uArch: cycles simulated: 78734  inst.: 19600264 (ipc=264.3) sim_rate=188464 (inst/sec) elapsed = 0:0:01:44 / Sun Jul 22 14:50:28 2018
GPGPU-Sim uArch: Shader 11 finished CTA #7 (72504,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(72505,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (72510,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(72511,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (72533,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(72534,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (72564,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(72565,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (72594,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(72595,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (72606,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(72607,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (72620,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(72621,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (72622,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(72623,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (72626,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(72627,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (72636,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(72637,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (72650,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(72651,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (72656,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(72657,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (72661,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(72662,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (72688,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(72689,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (72704,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(72705,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (72712,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(72713,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (72726,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(72727,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (72732,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(72733,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (72734,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(72735,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (72736,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(72737,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (72738,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(72739,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (72741,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(72742,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (72752,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(72753,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (72775,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(72776,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (72776,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(72777,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (72802,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(72803,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (72811,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(72812,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (72812,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(72813,6234)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(90,56,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (72829,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(72830,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (72838,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (72838,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(72839,6234)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(72839,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (72849,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(72850,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (72851,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(72852,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (72856,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(72857,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (72858,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(72859,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (72900,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(72901,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (72936,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(72937,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (72964,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(72965,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (72976,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(72977,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (72987,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(72988,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (73004,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (73004,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(73005,6234)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(73005,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (73008,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(73009,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (73016,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(73017,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (73034,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(73035,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (73073,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(73074,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (73078,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(73079,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (73086,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(73087,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (73087,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(73088,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (73102,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(73103,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (73136,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(73137,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (73140,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(73141,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (73168,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(73169,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (73172,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(73173,6234)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(25,57,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (73276,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(73277,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (73302,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(73303,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (73324,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(73325,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (73331,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(73332,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (73332,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(73333,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (73340,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(73341,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (73342,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(73343,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (73348,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(73349,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (73366,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(73367,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (73412,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(73413,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (73416,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(73417,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (73442,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(73443,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (73444,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (73444,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(73445,6234)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(73445,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (73470,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(73471,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (73486,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (73486,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (73486,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(73487,6234)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(73487,6234)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(73487,6234)
GPGPU-Sim uArch: cycles simulated: 79734  inst.: 19852776 (ipc=264.2) sim_rate=189074 (inst/sec) elapsed = 0:0:01:45 / Sun Jul 22 14:50:29 2018
GPGPU-Sim uArch: Shader 14 finished CTA #5 (73514,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(73515,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (73580,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(73581,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (73581,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(73582,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (73600,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(73601,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (73601,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(73602,6234)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(30,57,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (73651,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(73652,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (73676,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(73677,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (73678,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(73679,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (73682,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(73683,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (73702,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(73703,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (73721,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(73722,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (73735,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(73736,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (73743,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(73744,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (73748,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(73749,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (73752,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(73753,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (73770,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(73771,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (73780,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(73781,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (73786,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(73787,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (73787,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(73788,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (73792,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(73793,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (73800,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(73801,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (73810,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(73811,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (73820,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(73821,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (73824,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (73824,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(73825,6234)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(73825,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (73836,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(73837,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (73854,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(73855,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (73868,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(73869,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (73874,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (73874,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (73874,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(73875,6234)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(73875,6234)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(73875,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (73876,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(73877,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (73888,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(73889,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (73899,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(73900,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (73901,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(73902,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (73902,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(73903,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (73904,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(73905,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (73912,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(73913,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (73916,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(73917,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (73932,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(73933,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (73933,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(73934,6234)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(91,57,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (73968,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(73969,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (73984,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(73985,6234)
GPGPU-Sim uArch: cycles simulated: 80234  inst.: 19988648 (ipc=264.2) sim_rate=188572 (inst/sec) elapsed = 0:0:01:46 / Sun Jul 22 14:50:30 2018
GPGPU-Sim uArch: Shader 2 finished CTA #6 (74000,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(74001,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (74006,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(74007,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (74009,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(74010,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (74015,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(74016,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (74020,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(74021,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (74024,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (74024,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(74025,6234)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(74025,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (74030,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(74031,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (74058,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(74059,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (74068,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(74069,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (74082,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(74083,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (74094,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(74095,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (74106,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(74107,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (74112,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(74113,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (74116,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(74117,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (74118,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(74119,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (74132,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(74133,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (74142,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (74142,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(74143,6234)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(74143,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (74160,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(74161,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (74161,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(74162,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (74180,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(74181,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (74222,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(74223,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (74225,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(74226,6234)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(7,58,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (74240,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(74241,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (74244,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (74244,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(74245,6234)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(74245,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (74270,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(74271,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (74276,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(74277,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (74288,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(74289,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (74298,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(74299,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (74304,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(74305,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (74356,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(74357,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (74364,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(74365,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (74378,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(74379,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (74384,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(74385,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (74403,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(74404,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (74424,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(74425,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (74426,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (74426,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(74427,6234)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(74427,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (74450,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(74451,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (74460,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(74461,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (74494,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(74495,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (74511,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(74512,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (74531,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(74532,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (74545,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(74546,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (74549,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(74550,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (74593,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(74594,6234)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(38,58,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (74613,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(74614,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (74659,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(74660,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (74669,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(74670,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (74683,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(74684,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (74695,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(74696,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (74703,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(74704,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (74709,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(74710,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (74713,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(74714,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (74723,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(74724,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (74725,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(74726,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (74765,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(74766,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (74777,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(74778,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (74783,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(74784,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (74811,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(74812,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (74827,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(74828,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (74839,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(74840,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (74843,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (74843,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(74844,6234)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(74844,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (74851,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(74852,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (74903,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (74903,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(74904,6234)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(74904,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (74909,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(74910,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (74911,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(74912,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (74917,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(74918,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (74923,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(74924,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (74965,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(74966,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (74967,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(74968,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (74979,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (74979,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(74980,6234)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(74980,6234)
GPGPU-Sim uArch: cycles simulated: 81234  inst.: 20252968 (ipc=264.2) sim_rate=189280 (inst/sec) elapsed = 0:0:01:47 / Sun Jul 22 14:50:31 2018
GPGPU-Sim uArch: Shader 4 finished CTA #5 (75011,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(75012,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (75017,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(75018,6234)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(72,58,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (75031,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(75032,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (75033,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(75034,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (75037,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(75038,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (75055,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(75056,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (75077,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(75078,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (75079,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(75080,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (75101,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(75102,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (75105,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(75106,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (75109,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(75110,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (75113,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(75114,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (75123,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(75124,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (75139,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(75140,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (75149,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(75150,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (75183,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(75184,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (75189,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(75190,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (75193,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(75194,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (75207,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(75208,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (75213,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(75214,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (75221,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(75222,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (75233,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(75234,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (75245,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(75246,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (75261,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(75262,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (75301,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (75301,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(75302,6234)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(75302,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (75321,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(75322,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (75325,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(75326,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (75331,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(75332,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (75339,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(75340,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (75355,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(75356,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (75357,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(75358,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (75361,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(75362,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (75365,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(75366,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (75371,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(75372,6234)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(95,58,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (75407,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(75408,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (75417,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(75418,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (75422,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(75423,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (75435,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(75436,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (75479,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(75480,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (75485,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(75486,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (75488,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(75489,6234)
GPGPU-Sim uArch: cycles simulated: 81734  inst.: 20390120 (ipc=264.3) sim_rate=188797 (inst/sec) elapsed = 0:0:01:48 / Sun Jul 22 14:50:32 2018
GPGPU-Sim uArch: Shader 4 finished CTA #3 (75501,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(75502,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (75511,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(75512,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (75537,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(75538,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (75539,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(75540,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (75553,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(75554,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (75557,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(75558,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (75559,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(75560,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (75591,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(75592,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (75593,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(75594,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (75636,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(75637,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (75649,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(75650,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (75651,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(75652,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (75655,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(75656,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (75661,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(75662,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (75675,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(75676,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (75687,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(75688,6234)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(46,58,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (75732,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(75733,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (75745,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(75746,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (75762,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(75763,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (75782,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(75783,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (75792,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(75793,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (75806,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(75807,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (75810,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(75811,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (75825,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(75826,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (75826,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(75827,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (75834,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(75835,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (75836,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(75837,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (75840,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(75841,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (75846,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(75847,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (75856,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(75857,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (75866,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(75867,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (75876,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(75877,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (75892,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(75893,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (75901,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(75902,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (75904,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(75905,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (75906,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(75907,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (75914,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (75914,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(75915,6234)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(75915,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (75924,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(75925,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (75934,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(75935,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (75984,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(75985,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (76000,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(76001,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (76026,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(76027,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (76054,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(76055,6234)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(45,59,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (76094,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(76095,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (76117,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(76118,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (76129,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(76130,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (76143,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (76143,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(76144,6234)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(76144,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (76147,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(76148,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (76153,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(76154,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (76163,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(76164,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (76164,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(76165,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (76173,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(76174,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (76235,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(76236,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (76237,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(76238,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (76245,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(76246,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (76249,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(76250,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (76250,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(76251,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (76252,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (76252,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(76253,6234)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(76253,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (76254,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(76255,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (76256,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(76257,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (76259,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(76260,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (76260,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(76261,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (76292,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(76293,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (76345,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(76346,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (76349,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(76350,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (76351,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(76352,6234)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(52,59,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (76367,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(76368,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (76377,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(76378,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (76383,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(76384,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (76395,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(76396,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (76405,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(76406,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (76435,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(76436,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (76465,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(76466,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (76467,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(76468,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (76469,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(76470,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (76491,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(76492,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (76499,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(76500,6234)
GPGPU-Sim uArch: cycles simulated: 82734  inst.: 20672904 (ipc=264.5) sim_rate=189659 (inst/sec) elapsed = 0:0:01:49 / Sun Jul 22 14:50:33 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (76509,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(76510,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (76538,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(76539,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (76549,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(76550,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (76571,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(76572,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (76573,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(76574,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (76587,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(76588,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (76588,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(76589,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (76604,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(76605,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (76607,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(76608,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (76611,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (76611,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(76612,6234)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(76612,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (76612,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(76613,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (76660,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(76661,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (76695,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(76696,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (76698,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(76699,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (76702,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(76703,6234)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(2,60,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (76712,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(76713,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (76716,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(76717,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (76720,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(76721,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (76724,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(76725,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (76728,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(76729,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (76740,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(76741,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (76780,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(76781,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (76786,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(76787,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (76800,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(76801,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (76820,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(76821,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (76824,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(76825,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (76830,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(76831,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (76892,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(76893,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (76901,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(76902,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (76907,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(76908,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (76922,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(76923,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (76928,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(76929,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (76936,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(76937,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (76946,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(76947,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (76966,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(76967,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (76967,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(76968,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (76978,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(76979,6234)
GPGPU-Sim uArch: cycles simulated: 83234  inst.: 20806888 (ipc=264.6) sim_rate=189153 (inst/sec) elapsed = 0:0:01:50 / Sun Jul 22 14:50:34 2018
GPGPU-Sim uArch: Shader 6 finished CTA #4 (77010,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(77011,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (77012,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(77013,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (77038,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (77038,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(77039,6234)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(77039,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (77040,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(77041,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (77042,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(77043,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (77066,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(77067,6234)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(34,60,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (77091,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(77092,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (77104,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(77105,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (77124,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(77125,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (77129,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(77130,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (77132,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(77133,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (77134,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(77135,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (77184,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(77185,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (77187,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(77188,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (77216,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(77217,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (77234,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(77235,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (77243,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(77244,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (77248,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(77249,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (77254,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(77255,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (77274,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(77275,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (77280,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(77281,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (77283,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(77284,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (77290,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(77291,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (77313,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(77314,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (77340,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(77341,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (77341,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(77342,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (77355,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(77356,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (77363,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(77364,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (77365,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(77366,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (77374,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(77375,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (77375,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(77376,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (77377,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(77378,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (77389,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(77390,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (77403,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(77404,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (77410,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(77411,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (77418,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(77419,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (77431,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(77432,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (77438,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(77439,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (77452,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(77453,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (77460,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(77461,6234)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(61,59,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (77477,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(77478,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (77479,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(77480,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (77482,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(77483,6234)
GPGPU-Sim uArch: cycles simulated: 83734  inst.: 20933992 (ipc=264.5) sim_rate=188594 (inst/sec) elapsed = 0:0:01:51 / Sun Jul 22 14:50:35 2018
GPGPU-Sim uArch: Shader 4 finished CTA #1 (77516,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(77517,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (77528,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(77529,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (77544,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(77545,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (77547,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(77548,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (77554,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(77555,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (77558,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(77559,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (77572,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(77573,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (77588,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(77589,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (77604,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(77605,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (77620,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(77621,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (77625,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(77626,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (77636,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(77637,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (77648,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(77649,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (77650,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(77651,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (77665,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(77666,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (77668,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(77669,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (77686,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(77687,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (77700,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(77701,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (77713,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(77714,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (77716,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(77717,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (77720,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(77721,6234)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(70,60,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (77724,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(77725,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (77754,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(77755,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (77758,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(77759,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (77822,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (77822,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(77823,6234)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(77823,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (77826,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(77827,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (77830,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(77831,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (77854,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(77855,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (77862,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(77863,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (77866,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(77867,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (77872,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (77872,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(77873,6234)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(77873,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (77874,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(77875,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (77888,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(77889,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (77892,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(77893,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (77894,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(77895,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (77938,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(77939,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (77955,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(77956,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (77960,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(77961,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (77964,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(77965,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (77976,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(77977,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (77977,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(77978,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (77990,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (77990,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(77991,6234)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(77991,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (77996,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(77997,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (78012,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(78013,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (78022,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(78023,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (78055,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(78056,6234)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(1,61,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (78105,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(78106,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (78107,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(78108,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (78110,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(78111,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (78130,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(78131,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (78144,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(78145,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (78182,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(78183,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (78183,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(78184,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (78191,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(78192,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (78222,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(78223,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (78224,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(78225,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (78240,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(78241,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (78282,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(78283,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (78304,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(78305,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (78308,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(78309,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (78334,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(78335,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (78358,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(78359,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (78380,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(78381,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (78384,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(78385,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (78394,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(78395,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (78409,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(78410,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (78419,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(78420,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (78427,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(78428,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (78429,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(78430,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (78430,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(78431,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (78433,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(78434,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (78437,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(78438,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (78451,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(78452,6234)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(8,61,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 84734  inst.: 21209768 (ipc=264.6) sim_rate=189372 (inst/sec) elapsed = 0:0:01:52 / Sun Jul 22 14:50:36 2018
GPGPU-Sim uArch: Shader 12 finished CTA #6 (78506,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(78507,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (78515,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(78516,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (78521,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(78522,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (78540,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(78541,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (78580,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(78581,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (78594,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(78595,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (78599,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(78600,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (78601,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(78602,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (78626,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(78627,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (78627,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(78628,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (78629,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(78630,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (78633,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(78634,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (78643,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(78644,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (78645,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(78646,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (78647,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(78648,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (78675,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(78676,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (78687,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(78688,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (78691,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(78692,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (78703,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(78704,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (78708,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(78709,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (78713,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(78714,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #6 (78719,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (78719,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(78720,6234)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(78720,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (78725,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(78726,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (78731,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(78732,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (78741,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(78742,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (78742,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(78743,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (78757,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(78758,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (78759,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(78760,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (78779,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(78780,6234)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(55,61,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (78816,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(78817,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (78824,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(78825,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (78848,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(78849,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (78852,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(78853,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (78862,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(78863,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (78864,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(78865,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (78866,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(78867,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (78876,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(78877,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (78887,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(78888,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (78889,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(78890,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (78909,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (78909,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(78910,6234)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(78910,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (78919,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(78920,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (78944,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(78945,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (78956,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(78957,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (78963,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(78964,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (78968,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(78969,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (78981,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(78982,6234)
GPGPU-Sim uArch: cycles simulated: 85234  inst.: 21357800 (ipc=264.8) sim_rate=189007 (inst/sec) elapsed = 0:0:01:53 / Sun Jul 22 14:50:37 2018
GPGPU-Sim uArch: Shader 12 finished CTA #7 (79017,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(79018,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (79019,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(79020,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (79032,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(79033,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (79038,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(79039,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (79045,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(79046,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (79051,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(79052,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (79071,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(79072,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (79073,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(79074,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (79089,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(79090,6234)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(76,61,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (79117,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(79118,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (79118,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(79119,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (79123,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(79124,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (79139,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(79140,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (79157,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(79158,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (79159,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(79160,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (79183,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(79184,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (79195,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(79196,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (79226,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(79227,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #7 (79233,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(79234,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (79273,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(79274,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (79303,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(79304,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (79313,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(79314,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (79318,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(79319,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (79325,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(79326,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (79326,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(79327,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (79327,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(79328,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (79329,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(79330,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (79349,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(79350,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (79355,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(79356,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (79363,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(79364,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (79395,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(79396,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (79415,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(79416,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (79423,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(79424,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (79425,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(79426,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (79463,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(79464,6234)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(13,62,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (79479,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (79479,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(79480,6234)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(79480,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (79513,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(79514,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (79531,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(79532,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (79535,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(79536,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (79547,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(79548,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (79559,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(79560,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (79563,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(79564,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (79577,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(79578,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #7 (79631,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(79632,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (79659,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(79660,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (79685,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(79686,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (79697,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(79698,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (79699,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(79700,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (79707,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(79708,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (79709,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(79710,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (79710,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(79711,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #7 (79721,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(79722,6234)
GPGPU-Sim uArch: Shader 9 finished CTA #7 (79725,6234), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(79726,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (79731,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(79732,6234)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (79787,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(79788,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (79804,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(79805,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (79811,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(79812,6234)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (79819,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(79820,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (79824,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(79825,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #7 (79828,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(79829,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (79846,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(79847,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (79852,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(79853,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (79860,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(79861,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (79868,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(79869,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (79902,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(79903,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (79904,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(79905,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (79910,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(79911,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (79948,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(79949,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (79974,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(79975,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (79978,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(79979,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #7 (79980,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(79981,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (79986,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(79987,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (79992,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(79993,6234)
GPGPU-Sim uArch: cycles simulated: 86234  inst.: 21580264 (ipc=264.3) sim_rate=189300 (inst/sec) elapsed = 0:0:01:54 / Sun Jul 22 14:50:38 2018
GPGPU-Sim uArch: Shader 8 finished CTA #5 (80004,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(80005,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (80010,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(80011,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (80016,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(80017,6234)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(66,62,0) tid=(7,6,0)
GPGPU-Sim uArch: Shader 7 finished CTA #6 (80040,6234), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(80041,6234)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (80082,6234), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(80083,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (80088,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(80089,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (80090,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(80091,6234)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (80095,6234), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(80096,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (80098,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(80099,6234)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (80103,6234), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(80104,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (80112,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(80113,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (80124,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(80125,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #7 (80128,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(80129,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (80136,6234), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(80137,6234)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (80166,6234), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(80167,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (80188,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(80189,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (80196,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(80197,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (80208,6234), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(80209,6234)
GPGPU-Sim uArch: Shader 10 finished CTA #6 (80210,6234), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(80211,6234)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (80218,6234), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(80219,6234)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (80233,6234), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(80234,6234)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (80234,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (80234,6234), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(80235,6234)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(80235,6234)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (80236,6234), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(80237,6234)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (80248,6234), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(80249,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (80252,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(80253,6234)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (80255,6234), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(80256,6234)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (80260,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #6 (80268,6234), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (80268,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (80280,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (80290,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (80296,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (80302,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (80310,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (80324,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (80326,6234), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #7 (80328,6234), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (80333,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (80334,6234), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (80344,6234), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (80356,6234), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (80358,6234), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (80362,6234), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (80364,6234), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (80375,6234), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (80376,6234), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (80378,6234), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (80381,6234), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (80391,6234), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (80393,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (80398,6234), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (80402,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (80404,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (80405,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (80407,6234), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (80436,6234), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (80444,6234), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (80466,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (80466,6234), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (80468,6234), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (80488,6234), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (80498,6234), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (80500,6234), 3 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(85,62,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (80508,6234), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (80512,6234), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (80514,6234), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (80516,6234), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (80554,6234), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (80558,6234), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (80584,6234), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (80616,6234), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (80658,6234), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (80660,6234), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (80660,6234), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (80684,6234), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (80702,6234), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (80704,6234), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (80706,6234), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (80717,6234), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (80718,6234), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (80746,6234), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (80778,6234), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (80788,6234), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (80792,6234), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (80808,6234), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (80812,6234), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (80814,6234), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (80820,6234), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (80824,6234), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (80828,6234), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (80834,6234), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (80836,6234), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (80842,6234), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (80856,6234), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (80870,6234), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (80878,6234), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (80890,6234), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (80890,6234), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (80892,6234), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (80892,6234), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (80896,6234), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (80898,6234), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (80900,6234), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (80902,6234), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (80906,6234), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (80910,6234), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (80914,6234), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (80934,6234), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (80944,6234), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (80952,6234), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (80958,6234), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (80969,6234), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (80970,6234), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (80972,6234), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (80974,6234), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (80976,6234), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (80978,6234), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (80978,6234), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (80980,6234), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (80980,6234), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (80984,6234), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (80986,6234), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (80986,6234), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #6 (80996,6234), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (80996,6234), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (80998,6234), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (80998,6234), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 87234  inst.: 21701992 (ipc=262.6) sim_rate=188712 (inst/sec) elapsed = 0:0:01:55 / Sun Jul 22 14:50:39 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (81000,6234), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #7 (81002,6234), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (81006,6234), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (81020,6234), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #6 (81022,6234), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #6 (81024,6234), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (81028,6234), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #6 (81032,6234), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (81043,6234), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (81067,6234), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (81095,6234), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (81113,6234), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (81113,6234), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (81137,6234), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (81142,6234), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (81148,6234), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (81161,6234), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (81173,6234), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #7 (81193,6234), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 5 
gpu_sim_cycle = 81194
gpu_sim_insn = 21267200
gpu_ipc =     261.9307
gpu_tot_sim_cycle = 87428
gpu_tot_sim_insn = 21702600
gpu_tot_ipc =     248.2340
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 197241
gpu_stall_icnt2sh    = 562905
gpu_total_sim_rate=188718

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 360001
	L1I_total_cache_misses = 800
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 15132, Miss = 7182, Miss_rate = 0.475, Pending_hits = 2782, Reservation_fails = 45965
	L1D_cache_core[1]: Access = 15121, Miss = 7139, Miss_rate = 0.472, Pending_hits = 2763, Reservation_fails = 46974
	L1D_cache_core[2]: Access = 15646, Miss = 7397, Miss_rate = 0.473, Pending_hits = 3054, Reservation_fails = 44766
	L1D_cache_core[3]: Access = 15156, Miss = 7210, Miss_rate = 0.476, Pending_hits = 2864, Reservation_fails = 46473
	L1D_cache_core[4]: Access = 14777, Miss = 7008, Miss_rate = 0.474, Pending_hits = 2706, Reservation_fails = 47460
	L1D_cache_core[5]: Access = 14876, Miss = 7089, Miss_rate = 0.477, Pending_hits = 2733, Reservation_fails = 48799
	L1D_cache_core[6]: Access = 14928, Miss = 7034, Miss_rate = 0.471, Pending_hits = 2787, Reservation_fails = 47219
	L1D_cache_core[7]: Access = 15126, Miss = 7134, Miss_rate = 0.472, Pending_hits = 2886, Reservation_fails = 46988
	L1D_cache_core[8]: Access = 15126, Miss = 7171, Miss_rate = 0.474, Pending_hits = 2846, Reservation_fails = 45811
	L1D_cache_core[9]: Access = 15540, Miss = 7351, Miss_rate = 0.473, Pending_hits = 3065, Reservation_fails = 44843
	L1D_cache_core[10]: Access = 15324, Miss = 7181, Miss_rate = 0.469, Pending_hits = 2865, Reservation_fails = 45314
	L1D_cache_core[11]: Access = 15378, Miss = 7272, Miss_rate = 0.473, Pending_hits = 3004, Reservation_fails = 46394
	L1D_cache_core[12]: Access = 15000, Miss = 7161, Miss_rate = 0.477, Pending_hits = 2797, Reservation_fails = 48569
	L1D_cache_core[13]: Access = 14910, Miss = 7092, Miss_rate = 0.476, Pending_hits = 2848, Reservation_fails = 48682
	L1D_cache_core[14]: Access = 14568, Miss = 6925, Miss_rate = 0.475, Pending_hits = 2639, Reservation_fails = 49185
	L1D_total_cache_accesses = 226608
	L1D_total_cache_misses = 107346
	L1D_total_cache_miss_rate = 0.4737
	L1D_total_cache_pending_hits = 42639
	L1D_total_cache_reservation_fails = 703442
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 76799
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22666
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 61104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 349843
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 76319
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53957
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46242
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 353599
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 359201
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 800
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
2989, 2989, 3101, 3031, 3045, 3010, 2989, 2989, 2968, 2933, 3024, 2989, 2968, 2933, 2968, 2898, 
gpgpu_n_tot_thrd_icount = 22959456
gpgpu_n_tot_w_icount = 717483
gpgpu_n_stall_shd_mem = 879212
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 61104
gpgpu_n_mem_write_global = 100591
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1216188
gpgpu_n_store_insn = 405590
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2453178
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 879212
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1150421	W0_Idle:53351	W0_Scoreboard:593175	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:151	W9:0	W10:26	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2240	W17:0	W18:0	W19:0	W20:23	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:715043
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 488832 {8:61104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4066168 {40:100044,72:156,136:391,}
traffic_breakdown_coretomem[INST_ACC_R] = 528 {8:66,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8310144 {136:61104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 804728 {8:100591,}
traffic_breakdown_memtocore[INST_ACC_R] = 8976 {136:66,}
maxmrqlatency = 132 
maxdqlatency = 0 
maxmflatency = 778 
averagemflatency = 313 
max_icnt2mem_latency = 531 
max_icnt2sh_latency = 87427 
mrq_lat_table:16061 	534 	332 	805 	2165 	708 	134 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	43842 	114467 	3401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	10609 	14171 	34321 	59409 	37488 	5777 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2760 	24949 	31561 	1847 	2 	0 	0 	130 	444 	1109 	9765 	20829 	40796 	27518 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         4         4        10        10        13        10         4         4         4         6         4         4         4         4 
dram[1]:         3         4         5         5        10        10        10        10         4         4         4         5         5         4         4         4 
dram[2]:         5         3         4         4        10        12         9        12         4         5         4         4         4         4         5         4 
dram[3]:         4         4         4         5        10        12        10        10         3         4         4         5         4         5         5         5 
dram[4]:         4         4         4         5        10        12         9         9         4         4         4         4         4         4         5         4 
dram[5]:         4         4         4         4        10        12        11        10         3         3         5         4         5         4         5         4 
maximum service time to same row:
dram[0]:      4406      4428      4166      4328      4212      4094      3519      4059      4456      4319      3974      4777      4705      4637      4495      4620 
dram[1]:      4288      4378      4110      4373      4705      4262      4297      4237      3321      3685      4237      4309      4070      3828      4357      4569 
dram[2]:      4522      3975      4322      4252      4279      3298      4073      3444      4744      3757      4057      4616      4254      3960      4106      4375 
dram[3]:      4237      4289      4313      4277      4037      4561      2996      3180      4537      4440      3728      4144      4199      4466      3975      4684 
dram[4]:      4378      4705      4437      4490      3997      4085      3816      4135      4025      4410      3579      5167      4580      3285      4136      4266 
dram[5]:      4621      3965      4075      4494      4171      4057      3613      2995      3992      4538      4606      3531      4419      4166      4153      4741 
average row accesses per activate:
dram[0]:  1.468531  1.348993  1.417219  1.333333  1.556338  1.427673  1.625850  1.428571  1.486301  1.483444  1.421769  1.524823  1.417808  1.507353  1.468966  1.461538 
dram[1]:  1.331250  1.405229  1.374150  1.492647  1.404908  1.480769  1.562914  1.483444  1.329545  1.400000  1.492754  1.474452  1.462069  1.458904  1.523077  1.551471 
dram[2]:  1.489511  1.333333  1.423611  1.361290  1.615942  1.557047  1.483871  1.568627  1.412500  1.486842  1.451389  1.417808  1.500000  1.485507  1.500000  1.410959 
dram[3]:  1.510949  1.388889  1.475862  1.525548  1.536913  1.574468  1.441718  1.506410  1.405063  1.396226  1.514493  1.468966  1.442029  1.432432  1.489362  1.479167 
dram[4]:  1.343949  1.339623  1.342466  1.408163  1.526667  1.432927  1.544218  1.509804  1.487013  1.421384  1.562963  1.411348  1.500000  1.409396  1.492754  1.426573 
dram[5]:  1.452055  1.390411  1.522059  1.468085  1.533333  1.458599  1.652482  1.546053  1.429487  1.396341  1.625000  1.496454  1.485507  1.485916  1.521739  1.478571 
average row locality = 20741/14164 = 1.464346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       138       131       138       136       142       145       155       156       143       148       136       138       134       133       138       136 
dram[1]:       138       140       133       134       148       146       154       147       152       150       135       132       136       138       130       137 
dram[2]:       139       135       134       137       143       148       151       158       149       148       136       134       137       133       137       133 
dram[3]:       136       132       138       136       147       143       155       153       146       144       136       138       129       137       136       138 
dram[4]:       136       138       129       136       146       150       150       151       150       146       137       130       138       136       135       133 
dram[5]:       137       133       137       134       146       146       153       154       146       149       133       137       134       136       136       134 
total reads: 13479
bank skew: 158/129 = 1.22
chip skew: 2252/2241 = 1.00
number of total write accesses:
dram[0]:        72        70        76        72        79        82        84        84        74        76        73        77        73        72        75        73 
dram[1]:        75        75        69        69        81        85        82        77        82        81        71        70        76        75        68        74 
dram[2]:        74        73        71        74        80        84        79        82        77        78        73        73        76        72        73        73 
dram[3]:        71        68        76        73        82        79        80        82        76        78        73        75        70        75        74        75 
dram[4]:        75        75        67        71        83        85        77        80        79        80        74        69        75        74        71        71 
dram[5]:        75        70        70        73        84        83        80        81        77        80        75        74        71        75        74        73 
total reads: 7262
bank skew: 85/67 = 1.27
chip skew: 1215/1206 = 1.01
average mf latency per bank:
dram[0]:       2446      2563      2409      2482      2350      2315      2332      2390      2818      2767      2457      2421      2454      2511      2419      2495
dram[1]:       2369      2301      2449      2435      2278      2180      2287      2426      2589      2528      2447      2428      2368      2339      2533      2350
dram[2]:       2448      2415      2516      2383      2363      2226      2451      2290      2782      2679      2479      2440      2399      2454      2484      2443
dram[3]:       2498      2552      2417      2381      2325      2369      2411      2346      2762      2662      2467      2401      2601      2385      2485      2376
dram[4]:       2444      2411      2641      2471      2303      2255      2439      2423      2695      2611      2448      2587      2433      2412      2512      2528
dram[5]:       2414      2416      2461      2336      2288      2228      2416      2278      2753      2433      2484      2304      2496      2331      2461      2371
maximum mf latency per bank:
dram[0]:        710       642       688       736       635       621       665       758       622       685       745       638       686       734       689       680
dram[1]:        643       603       695       616       617       660       664       709       689       634       706       645       612       611       706       613
dram[2]:        653       697       670       662       641       634       626       649       642       615       696       664       661       692       667       766
dram[3]:        697       603       778       614       662       567       643       630       734       645       664       659       654       652       672       668
dram[4]:        635       655       654       641       662       642       659       630       646       615       614       626       671       702       623       707
dram[5]:        670       598       666       680       673       633       701       651       661       666       683       628       656       671       675       704

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115400 n_nop=103756 n_act=2371 n_pre=2355 n_req=3459 n_rd=4494 n_write=2424 bw_util=0.1199
n_activity=67010 dram_eff=0.2065
bk0: 276a 109805i bk1: 262a 109698i bk2: 276a 109575i bk3: 272a 109548i bk4: 284a 109738i bk5: 290a 109239i bk6: 310a 109035i bk7: 312a 108705i bk8: 286a 109653i bk9: 296a 109275i bk10: 272a 109673i bk11: 276a 109394i bk12: 268a 109657i bk13: 266a 109964i bk14: 276a 109342i bk15: 272a 109854i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.180841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115400 n_nop=103716 n_act=2390 n_pre=2374 n_req=3460 n_rd=4500 n_write=2420 bw_util=0.1199
n_activity=67806 dram_eff=0.2041
bk0: 276a 109628i bk1: 280a 109723i bk2: 266a 109875i bk3: 268a 109895i bk4: 296a 109110i bk5: 292a 109093i bk6: 308a 108921i bk7: 294a 109120i bk8: 304a 108157i bk9: 300a 108857i bk10: 270a 109626i bk11: 264a 109881i bk12: 272a 109732i bk13: 276a 109538i bk14: 260a 110036i bk15: 274a 109905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.1774
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115400 n_nop=103766 n_act=2361 n_pre=2345 n_req=3464 n_rd=4504 n_write=2424 bw_util=0.1201
n_activity=66758 dram_eff=0.2076
bk0: 278a 110001i bk1: 270a 109553i bk2: 268a 109932i bk3: 274a 109558i bk4: 286a 109562i bk5: 296a 109502i bk6: 302a 109162i bk7: 316a 108919i bk8: 298a 108949i bk9: 296a 109321i bk10: 272a 109419i bk11: 268a 109518i bk12: 274a 109559i bk13: 266a 109730i bk14: 274a 110003i bk15: 266a 109786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.183761
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115400 n_nop=103828 n_act=2343 n_pre=2327 n_req=3451 n_rd=4488 n_write=2414 bw_util=0.1196
n_activity=65738 dram_eff=0.21
bk0: 272a 110084i bk1: 264a 109804i bk2: 276a 109873i bk3: 272a 109880i bk4: 294a 109334i bk5: 286a 109576i bk6: 310a 108616i bk7: 306a 108872i bk8: 292a 108954i bk9: 288a 109157i bk10: 272a 109727i bk11: 276a 109427i bk12: 258a 109797i bk13: 274a 109084i bk14: 272a 109649i bk15: 276a 109492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.196516
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115400 n_nop=103754 n_act=2384 n_pre=2368 n_req=3447 n_rd=4482 n_write=2412 bw_util=0.1195
n_activity=66524 dram_eff=0.2073
bk0: 272a 109424i bk1: 276a 109285i bk2: 258a 109981i bk3: 272a 109589i bk4: 292a 109263i bk5: 300a 108535i bk6: 300a 109406i bk7: 302a 108653i bk8: 300a 109220i bk9: 292a 108958i bk10: 274a 109602i bk11: 260a 109564i bk12: 276a 109544i bk13: 272a 109444i bk14: 270a 109910i bk15: 266a 109839i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.20052
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=115400 n_nop=103864 n_act=2316 n_pre=2300 n_req=3460 n_rd=4490 n_write=2430 bw_util=0.1199
n_activity=67003 dram_eff=0.2066
bk0: 274a 109754i bk1: 266a 110060i bk2: 274a 110256i bk3: 268a 109990i bk4: 292a 109446i bk5: 292a 109037i bk6: 306a 109394i bk7: 308a 109186i bk8: 292a 108984i bk9: 298a 109104i bk10: 266a 109870i bk11: 274a 109668i bk12: 268a 110004i bk13: 272a 109707i bk14: 272a 109861i bk15: 268a 109618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.190867

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13510, Miss = 1124, Miss_rate = 0.083, Pending_hits = 20, Reservation_fails = 373
L2_cache_bank[1]: Access = 13511, Miss = 1123, Miss_rate = 0.083, Pending_hits = 23, Reservation_fails = 194
L2_cache_bank[2]: Access = 13490, Miss = 1126, Miss_rate = 0.083, Pending_hits = 13, Reservation_fails = 128
L2_cache_bank[3]: Access = 13476, Miss = 1124, Miss_rate = 0.083, Pending_hits = 32, Reservation_fails = 200
L2_cache_bank[4]: Access = 13520, Miss = 1126, Miss_rate = 0.083, Pending_hits = 23, Reservation_fails = 126
L2_cache_bank[5]: Access = 13551, Miss = 1126, Miss_rate = 0.083, Pending_hits = 27, Reservation_fails = 97
L2_cache_bank[6]: Access = 13448, Miss = 1123, Miss_rate = 0.084, Pending_hits = 17, Reservation_fails = 169
L2_cache_bank[7]: Access = 13461, Miss = 1121, Miss_rate = 0.083, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[8]: Access = 13472, Miss = 1121, Miss_rate = 0.083, Pending_hits = 23, Reservation_fails = 122
L2_cache_bank[9]: Access = 13439, Miss = 1120, Miss_rate = 0.083, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[10]: Access = 13491, Miss = 1122, Miss_rate = 0.083, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 13407, Miss = 1123, Miss_rate = 0.084, Pending_hits = 15, Reservation_fails = 0
L2_total_cache_accesses = 161776
L2_total_cache_misses = 13479
L2_total_cache_miss_rate = 0.0833
L2_total_cache_pending_hits = 249
L2_total_cache_reservation_fails = 1409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47418
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13452
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 100575
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 413
L2_cache_data_port_util = 0.306
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=406486
icnt_total_pkts_simt_to_mem=263696
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.677
	minimum = 6
	maximum = 385
Network latency average = 27.6053
	minimum = 6
	maximum = 301
Slowest packet = 23865
Flit latency average = 23.449
	minimum = 6
	maximum = 301
Slowest flit = 52298
Fragmentation average = 0.0808613
	minimum = 0
	maximum = 227
Injected packet rate average = 0.146485
	minimum = 0.127904 (at node 14)
	maximum = 0.165517 (at node 20)
Accepted packet rate average = 0.146485
	minimum = 0.127904 (at node 14)
	maximum = 0.165517 (at node 20)
Injected flit rate average = 0.302609
	minimum = 0.207121 (at node 14)
	maximum = 0.416915 (at node 20)
Accepted flit rate average= 0.302609
	minimum = 0.26667 (at node 26)
	maximum = 0.339114 (at node 2)
Injected packet length average = 2.0658
Accepted packet length average = 2.0658
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5386 (5 samples)
	minimum = 6 (5 samples)
	maximum = 114.6 (5 samples)
Network latency average = 14.7265 (5 samples)
	minimum = 6 (5 samples)
	maximum = 93.2 (5 samples)
Flit latency average = 13.4679 (5 samples)
	minimum = 6 (5 samples)
	maximum = 90 (5 samples)
Fragmentation average = 0.018188 (5 samples)
	minimum = 0 (5 samples)
	maximum = 48.6 (5 samples)
Injected packet rate average = 0.0366967 (5 samples)
	minimum = 0.031322 (5 samples)
	maximum = 0.0526215 (5 samples)
Accepted packet rate average = 0.0366967 (5 samples)
	minimum = 0.031322 (5 samples)
	maximum = 0.0526215 (5 samples)
Injected flit rate average = 0.0811988 (5 samples)
	minimum = 0.0564459 (5 samples)
	maximum = 0.137193 (5 samples)
Accepted flit rate average = 0.0811988 (5 samples)
	minimum = 0.0705577 (5 samples)
	maximum = 0.123836 (5 samples)
Injected packet size average = 2.2127 (5 samples)
Accepted packet size average = 2.2127 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 55 sec (115 sec)
gpgpu_simulation_rate = 188718 (inst/sec)
gpgpu_simulation_rate = 760 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402ec0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,100,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,87428)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,87428)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,87428)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,87428)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,87428)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,87428)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,87428)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,87428)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,87428)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,87428)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,87428)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,87428)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,87428)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,87428)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,87428)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,87428)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,87428)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,87428)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,87428)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,87428)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,87428)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,87428)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,87428)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,87428)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,87428)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,87428)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,87428)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,87428)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,87428)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,87428)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,87428)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,87428)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,87428)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,87428)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,87428)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,87428)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,87428)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,87428)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,87428)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,87428)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,87428)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,87428)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,87428)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,87428)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,87428)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,87428)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,87428)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,87428)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,87428)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,87428)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,87428)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,87428)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,87428)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,87428)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,87428)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,87428)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,87428)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,87428)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,87428)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,87428)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,87428)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,87428)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,87428)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,87428)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,87428)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,87428)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,87428)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,87428)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,87428)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,87428)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,87428)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,87428)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,87428)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,87428)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,87428)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,87428)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,87428)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,87428)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,87428)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,87428)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,87428)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,87428)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,87428)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,87428)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,87428)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,87428)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,87428)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,87428)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,87428)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,87428)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,87428)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,87428)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,87428)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,87428)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,87428)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,87428)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,87428)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,87428)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,87428)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,87428)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(0,34,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (131,87428), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (137,87428), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (137,87428), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (137,87428), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (139,87428), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (139,87428), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (139,87428), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (140,87428), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (140,87428), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (140,87428), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (140,87428), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (140,87428), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (140,87428), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (142,87428), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (144,87428), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (146,87428), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (146,87428), 6 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (146,87428), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (147,87428), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (149,87428), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (149,87428), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (149,87428), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (151,87428), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (151,87428), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (152,87428), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (152,87428), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (152,87428), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (152,87428), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (152,87428), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (152,87428), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (152,87428), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (152,87428), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (152,87428), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (152,87428), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (154,87428), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (154,87428), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (154,87428), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (155,87428), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (155,87428), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (155,87428), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (155,87428), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (155,87428), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (155,87428), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (156,87428), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (156,87428), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (156,87428), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (156,87428), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (157,87428), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (157,87428), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (157,87428), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (157,87428), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (159,87428), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (160,87428), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (160,87428), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (160,87428), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (162,87428), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (162,87428), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (163,87428), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (163,87428), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (163,87428), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (163,87428), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (164,87428), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (164,87428), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (165,87428), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (167,87428), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (168,87428), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (168,87428), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (169,87428), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (170,87428), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (170,87428), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (171,87428), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (172,87428), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (172,87428), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (172,87428), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (174,87428), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (174,87428), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (175,87428), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (177,87428), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (178,87428), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (178,87428), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (178,87428), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (178,87428), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (178,87428), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (178,87428), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (179,87428), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (180,87428), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (180,87428), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (180,87428), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (181,87428), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #6 (192,87428), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #6 (192,87428), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #6 (193,87428), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #6 (194,87428), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #6 (194,87428), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #6 (194,87428), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #6 (194,87428), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #6 (203,87428), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (204,87428), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #6 (204,87428), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 90928  inst.: 21839184 (ipc=39.0) sim_rate=188268 (inst/sec) elapsed = 0:0:01:56 / Sun Jul 22 14:50:40 2018
GPGPU-Sim uArch: cycles simulated: 104428  inst.: 21848112 (ipc= 8.6) sim_rate=186736 (inst/sec) elapsed = 0:0:01:57 / Sun Jul 22 14:50:41 2018
GPGPU-Sim uArch: cycles simulated: 117928  inst.: 21856944 (ipc= 5.1) sim_rate=185228 (inst/sec) elapsed = 0:0:01:58 / Sun Jul 22 14:50:42 2018
GPGPU-Sim uArch: cycles simulated: 131428  inst.: 21865680 (ipc= 3.7) sim_rate=183745 (inst/sec) elapsed = 0:0:01:59 / Sun Jul 22 14:50:43 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (53633,87428), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 2.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 53634
gpu_sim_insn = 170584
gpu_ipc =       3.1805
gpu_tot_sim_cycle = 141062
gpu_tot_sim_insn = 21873184
gpu_tot_ipc =     155.0608
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 197241
gpu_stall_icnt2sh    = 562905
gpu_total_sim_rate=183808

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 364912
	L1I_total_cache_misses = 800
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 15132, Miss = 7182, Miss_rate = 0.475, Pending_hits = 2782, Reservation_fails = 45965
	L1D_cache_core[1]: Access = 15121, Miss = 7139, Miss_rate = 0.472, Pending_hits = 2763, Reservation_fails = 46974
	L1D_cache_core[2]: Access = 20647, Miss = 8038, Miss_rate = 0.389, Pending_hits = 3054, Reservation_fails = 44766
	L1D_cache_core[3]: Access = 15156, Miss = 7210, Miss_rate = 0.476, Pending_hits = 2864, Reservation_fails = 46473
	L1D_cache_core[4]: Access = 14777, Miss = 7008, Miss_rate = 0.474, Pending_hits = 2706, Reservation_fails = 47460
	L1D_cache_core[5]: Access = 14876, Miss = 7089, Miss_rate = 0.477, Pending_hits = 2733, Reservation_fails = 48799
	L1D_cache_core[6]: Access = 14928, Miss = 7034, Miss_rate = 0.471, Pending_hits = 2787, Reservation_fails = 47219
	L1D_cache_core[7]: Access = 15126, Miss = 7134, Miss_rate = 0.472, Pending_hits = 2886, Reservation_fails = 46988
	L1D_cache_core[8]: Access = 15126, Miss = 7171, Miss_rate = 0.474, Pending_hits = 2846, Reservation_fails = 45811
	L1D_cache_core[9]: Access = 15540, Miss = 7351, Miss_rate = 0.473, Pending_hits = 3065, Reservation_fails = 44843
	L1D_cache_core[10]: Access = 15324, Miss = 7181, Miss_rate = 0.469, Pending_hits = 2865, Reservation_fails = 45314
	L1D_cache_core[11]: Access = 15378, Miss = 7272, Miss_rate = 0.473, Pending_hits = 3004, Reservation_fails = 46394
	L1D_cache_core[12]: Access = 15000, Miss = 7161, Miss_rate = 0.477, Pending_hits = 2797, Reservation_fails = 48569
	L1D_cache_core[13]: Access = 14910, Miss = 7092, Miss_rate = 0.476, Pending_hits = 2848, Reservation_fails = 48682
	L1D_cache_core[14]: Access = 14568, Miss = 6925, Miss_rate = 0.475, Pending_hits = 2639, Reservation_fails = 49185
	L1D_total_cache_accesses = 231609
	L1D_total_cache_misses = 107987
	L1D_total_cache_miss_rate = 0.4662
	L1D_total_cache_pending_hits = 42639
	L1D_total_cache_reservation_fails = 703442
	L1D_cache_data_port_util = 0.062
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 77203
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27025
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 61246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 349843
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 76723
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53958
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 353599
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 364112
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 800
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
3010, 3010, 3122, 3052, 3066, 3031, 3010, 3010, 2989, 2954, 3045, 3010, 2968, 2933, 2968, 2898, 
gpgpu_n_tot_thrd_icount = 23238688
gpgpu_n_tot_w_icount = 726209
gpgpu_n_stall_shd_mem = 882712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 61246
gpgpu_n_mem_write_global = 101091
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1224196
gpgpu_n_store_insn = 409590
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2466010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 882712
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1150529	W0_Idle:110492	W0_Scoreboard:639816	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:4677	W9:0	W10:26	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2240	W17:0	W18:0	W19:0	W20:23	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:719243
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 489968 {8:61246,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4086168 {40:100544,72:156,136:391,}
traffic_breakdown_coretomem[INST_ACC_R] = 528 {8:66,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8329456 {136:61246,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 808728 {8:101091,}
traffic_breakdown_memtocore[INST_ACC_R] = 8976 {136:66,}
maxmrqlatency = 132 
maxdqlatency = 0 
maxmflatency = 778 
averagemflatency = 312 
max_icnt2mem_latency = 531 
max_icnt2sh_latency = 141061 
mrq_lat_table:16286 	553 	332 	807 	2188 	711 	134 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44348 	114603 	3401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11249 	14173 	34321 	59409 	37488 	5777 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2891 	24956 	31565 	1847 	2 	0 	0 	130 	444 	1109 	9765 	20829 	40796 	27910 	108 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	114 	166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         4         4        10        10        13        10         4         5         4         6         4         4         4         4 
dram[1]:         3         4         5         5        10        10        10        10        10         4         4         5         5         4         4         4 
dram[2]:         5         3         4         4        10        12         9        12         5         9         4         4         4         4         5         4 
dram[3]:         4         4         4         5        10        12        10        10         5         8         4         5         4         5         5         5 
dram[4]:         4         4         4         5        10        12         9         9         7         6         4         4         4         4         5         4 
dram[5]:         4         4         4         4        10        12        11        10         8         4         5         4         5         4         5         4 
maximum service time to same row:
dram[0]:     24660     32961      4166      4328     29315      4094      3519      4059     17522     17981      3974      4777      4705      4637      4495      4620 
dram[1]:      7883      4378      4110      4373      4705      4262      4297      4237     32848     21943      4237      4309     32492     25472      4357      4569 
dram[2]:      4522     25466      4322      4252      4279      3298      4073      3444     17513     33294      4057      4616      7909      3960      4106      4375 
dram[3]:      4237      7950      4313      4277      4037     25812      2996      3180     24579     32903      3728      4144     21928      4466      3975      4684 
dram[4]:     25427      4705      4437      4490      3997      4085      3816      4135     26297     17965      3579      5167     18013     32946      4136      4266 
dram[5]:      7464      3965      4075      4494      4171      4057      3613      2995     32844     21946      4606      3531     33319     25456      4153      4741 
average row accesses per activate:
dram[0]:  1.482759  1.364238  1.417219  1.333333  1.544828  1.433962  1.625850  1.428571  1.526316  1.509554  1.421769  1.524823  1.424658  1.503650  1.468966  1.461538 
dram[1]:  1.333333  1.411765  1.374150  1.492647  1.414634  1.477707  1.562914  1.483444  1.370166  1.408046  1.492754  1.474452  1.459459  1.466216  1.523077  1.551471 
dram[2]:  1.486111  1.341772  1.423611  1.361290  1.614286  1.560000  1.483871  1.568627  1.421053  1.525641  1.451389  1.417808  1.500000  1.489209  1.500000  1.410959 
dram[3]:  1.514493  1.390411  1.475862  1.525548  1.540000  1.573427  1.441718  1.506410  1.417647  1.416667  1.514493  1.468966  1.442857  1.436242  1.489362  1.479167 
dram[4]:  1.352201  1.343750  1.342466  1.408163  1.523179  1.436364  1.544218  1.509804  1.534591  1.440476  1.562963  1.411348  1.496552  1.407895  1.492754  1.426573 
dram[5]:  1.452703  1.397260  1.522059  1.468085  1.536424  1.455696  1.652482  1.546053  1.459627  1.408046  1.625000  1.496454  1.485714  1.493056  1.521739  1.478571 
average row locality = 21013/14309 = 1.468516
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       138       131       138       136       142       145       155       156       155       158       136       138       134       133       138       136 
dram[1]:       138       140       133       134       148       146       154       147       164       160       135       132       136       138       130       137 
dram[2]:       139       135       134       137       143       148       151       158       161       158       136       134       137       133       137       133 
dram[3]:       136       132       138       136       147       143       155       153       159       156       136       138       129       137       136       138 
dram[4]:       136       138       129       136       146       150       150       151       162       158       137       130       138       136       135       133 
dram[5]:       137       133       137       134       146       146       153       154       156       160       133       137       134       136       136       134 
total reads: 13615
bank skew: 164/129 = 1.27
chip skew: 2274/2265 = 1.00
number of total write accesses:
dram[0]:        77        75        76        72        82        83        84        84        77        79        73        77        74        73        75        73 
dram[1]:        78        76        69        69        84        86        82        77        84        85        71        70        80        79        68        74 
dram[2]:        75        77        71        74        83        86        79        82        82        80        73        73        79        74        73        73 
dram[3]:        73        71        76        73        84        82        80        82        82        82        73        75        73        77        74        75 
dram[4]:        79        77        67        71        84        87        77        80        82        84        74        69        79        78        71        71 
dram[5]:        78        71        70        73        86        84        80        81        79        85        75        74        74        79        74        73 
total reads: 7398
bank skew: 87/67 = 1.30
chip skew: 1236/1230 = 1.00
average mf latency per bank:
dram[0]:       2389      2500      2409      2482      2318      2305      2332      2390      2650      2627      2457      2421      2442      2499      2419      2495
dram[1]:       2336      2290      2449      2435      2248      2170      2287      2426      2456      2396      2447      2428      2325      2296      2533      2350
dram[2]:       2437      2369      2516      2383      2332      2207      2451      2290      2600      2555      2479      2440      2366      2430      2484      2443
dram[3]:       2474      2514      2417      2381      2305      2338      2411      2346      2849      2497      2467      2401      2562      2363      2485      2376
dram[4]:       2399      2389      2641      2471      2293      2236      2439      2423      2543      2452      2448      2587      2389      2367      2512      2528
dram[5]:       2380      2404      2461      2336      2268      2218      2416      2278      2625      2286      2484      2304      2460      2288      2461      2371
maximum mf latency per bank:
dram[0]:        710       642       688       736       635       621       665       758       622       685       745       638       686       734       689       680
dram[1]:        643       603       695       616       617       660       664       709       689       634       706       645       612       611       706       613
dram[2]:        653       697       670       662       641       634       626       649       642       615       696       664       661       692       667       766
dram[3]:        697       603       778       614       662       567       643       630       734       645       664       659       654       652       672       668
dram[4]:        635       655       654       641       662       642       659       630       646       615       614       626       671       702       623       707
dram[5]:        670       598       666       680       673       633       701       651       661       666       683       628       656       671       675       704

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=186196 n_nop=174424 n_act=2391 n_pre=2375 n_req=3503 n_rd=4538 n_write=2468 bw_util=0.07525
n_activity=68050 dram_eff=0.2059
bk0: 276a 180473i bk1: 262a 180378i bk2: 276a 180371i bk3: 272a 180344i bk4: 284a 180445i bk5: 290a 180013i bk6: 310a 179829i bk7: 312a 179502i bk8: 310a 180239i bk9: 316a 179866i bk10: 272a 180461i bk11: 276a 180189i bk12: 268a 180449i bk13: 266a 180719i bk14: 276a 180140i bk15: 272a 180652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.112886
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=186196 n_nop=174378 n_act=2413 n_pre=2397 n_req=3504 n_rd=4544 n_write=2464 bw_util=0.07528
n_activity=68961 dram_eff=0.2032
bk0: 276a 180333i bk1: 280a 180497i bk2: 266a 180672i bk3: 268a 180693i bk4: 296a 179849i bk5: 292a 179849i bk6: 308a 179720i bk7: 294a 179921i bk8: 328a 178779i bk9: 320a 179373i bk10: 270a 180414i bk11: 264a 180678i bk12: 272a 180422i bk13: 276a 180208i bk14: 260a 180823i bk15: 274a 180693i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.110421
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=186196 n_nop=174426 n_act=2385 n_pre=2369 n_req=3508 n_rd=4548 n_write=2468 bw_util=0.07536
n_activity=67970 dram_eff=0.2064
bk0: 278a 180754i bk1: 270a 180251i bk2: 268a 180727i bk3: 274a 180354i bk4: 286a 180293i bk5: 296a 180257i bk6: 302a 179957i bk7: 316a 179719i bk8: 322a 179400i bk9: 316a 179959i bk10: 272a 180211i bk11: 268a 180317i bk12: 274a 180256i bk13: 266a 180481i bk14: 274a 180795i bk15: 266a 180578i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.114503
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=186196 n_nop=174464 n_act=2373 n_pre=2357 n_req=3501 n_rd=4538 n_write=2464 bw_util=0.07521
n_activity=67174 dram_eff=0.2085
bk0: 272a 180839i bk1: 264a 180503i bk2: 276a 180670i bk3: 272a 180680i bk4: 294a 180093i bk5: 286a 180311i bk6: 310a 179413i bk7: 306a 179669i bk8: 318a 179349i bk9: 312a 179642i bk10: 272a 180508i bk11: 276a 180222i bk12: 258a 180522i bk13: 274a 179816i bk14: 272a 180439i bk15: 276a 180286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.123101
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=186196 n_nop=174404 n_act=2409 n_pre=2393 n_req=3495 n_rd=4530 n_write=2460 bw_util=0.07508
n_activity=67757 dram_eff=0.2063
bk0: 272a 180112i bk1: 276a 180034i bk2: 258a 180775i bk3: 272a 180385i bk4: 292a 180016i bk5: 300a 179292i bk6: 300a 180208i bk7: 302a 179459i bk8: 324a 179841i bk9: 316a 179463i bk10: 274a 180388i bk11: 260a 180361i bk12: 276a 180250i bk13: 272a 180094i bk14: 270a 180698i bk15: 266a 180628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.12518
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=186196 n_nop=174530 n_act=2339 n_pre=2323 n_req=3502 n_rd=4532 n_write=2472 bw_util=0.07523
n_activity=68132 dram_eff=0.2056
bk0: 274a 180460i bk1: 266a 180835i bk2: 274a 181053i bk3: 268a 180788i bk4: 292a 180204i bk5: 292a 179794i bk6: 306a 180195i bk7: 308a 179989i bk8: 312a 179614i bk9: 320a 179590i bk10: 266a 180655i bk11: 274a 180463i bk12: 268a 180715i bk13: 272a 180380i bk14: 272a 180649i bk15: 268a 180407i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.118789

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13522, Miss = 1136, Miss_rate = 0.084, Pending_hits = 20, Reservation_fails = 373
L2_cache_bank[1]: Access = 13523, Miss = 1133, Miss_rate = 0.084, Pending_hits = 23, Reservation_fails = 194
L2_cache_bank[2]: Access = 13502, Miss = 1138, Miss_rate = 0.084, Pending_hits = 13, Reservation_fails = 128
L2_cache_bank[3]: Access = 13488, Miss = 1134, Miss_rate = 0.084, Pending_hits = 32, Reservation_fails = 200
L2_cache_bank[4]: Access = 13532, Miss = 1138, Miss_rate = 0.084, Pending_hits = 23, Reservation_fails = 126
L2_cache_bank[5]: Access = 13561, Miss = 1136, Miss_rate = 0.084, Pending_hits = 27, Reservation_fails = 97
L2_cache_bank[6]: Access = 13961, Miss = 1136, Miss_rate = 0.081, Pending_hits = 17, Reservation_fails = 169
L2_cache_bank[7]: Access = 13473, Miss = 1133, Miss_rate = 0.084, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[8]: Access = 13484, Miss = 1133, Miss_rate = 0.084, Pending_hits = 23, Reservation_fails = 122
L2_cache_bank[9]: Access = 13451, Miss = 1132, Miss_rate = 0.084, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[10]: Access = 13503, Miss = 1132, Miss_rate = 0.084, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 13418, Miss = 1134, Miss_rate = 0.085, Pending_hits = 15, Reservation_fails = 0
L2_total_cache_accesses = 162418
L2_total_cache_misses = 13615
L2_total_cache_miss_rate = 0.0838
L2_total_cache_pending_hits = 249
L2_total_cache_reservation_fails = 1409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13588
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101075
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 413
L2_cache_data_port_util = 0.190
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=407696
icnt_total_pkts_simt_to_mem=264838
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7
	minimum = 6
	maximum = 47
Network latency average = 6.98364
	minimum = 6
	maximum = 45
Slowest packet = 323566
Flit latency average = 6.29294
	minimum = 6
	maximum = 41
Slowest flit = 670212
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000886668
	minimum = 0 (at node 0)
	maximum = 0.01197 (at node 2)
Accepted packet rate average = 0.000886668
	minimum = 0 (at node 0)
	maximum = 0.01197 (at node 2)
Injected flit rate average = 0.00162418
	minimum = 0 (at node 0)
	maximum = 0.0212925 (at node 2)
Accepted flit rate average= 0.00162418
	minimum = 0 (at node 0)
	maximum = 0.0225603 (at node 2)
Injected packet length average = 1.83178
Accepted packet length average = 1.83178
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.4488 (6 samples)
	minimum = 6 (6 samples)
	maximum = 103.333 (6 samples)
Network latency average = 13.436 (6 samples)
	minimum = 6 (6 samples)
	maximum = 85.1667 (6 samples)
Flit latency average = 12.2721 (6 samples)
	minimum = 6 (6 samples)
	maximum = 81.8333 (6 samples)
Fragmentation average = 0.0151567 (6 samples)
	minimum = 0 (6 samples)
	maximum = 40.5 (6 samples)
Injected packet rate average = 0.0307283 (6 samples)
	minimum = 0.0261016 (6 samples)
	maximum = 0.0458463 (6 samples)
Accepted packet rate average = 0.0307283 (6 samples)
	minimum = 0.0261016 (6 samples)
	maximum = 0.0458463 (6 samples)
Injected flit rate average = 0.0679363 (6 samples)
	minimum = 0.0470382 (6 samples)
	maximum = 0.117877 (6 samples)
Accepted flit rate average = 0.0679363 (6 samples)
	minimum = 0.0587981 (6 samples)
	maximum = 0.106957 (6 samples)
Injected packet size average = 2.21087 (6 samples)
Accepted packet size average = 2.21087 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 59 sec (119 sec)
gpgpu_simulation_rate = 183808 (inst/sec)
gpgpu_simulation_rate = 1185 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4040b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,141062)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(0,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 142062  inst.: 21886292 (ipc=13.1) sim_rate=182385 (inst/sec) elapsed = 0:0:02:00 / Sun Jul 22 14:50:44 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1385,141062), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 12.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 1386
gpu_sim_insn = 17120
gpu_ipc =      12.3521
gpu_tot_sim_cycle = 142448
gpu_tot_sim_insn = 21890304
gpu_tot_ipc =     153.6722
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 197241
gpu_stall_icnt2sh    = 562905
gpu_total_sim_rate=182419

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 365248
	L1I_total_cache_misses = 848
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 15132, Miss = 7182, Miss_rate = 0.475, Pending_hits = 2782, Reservation_fails = 45965
	L1D_cache_core[1]: Access = 15121, Miss = 7139, Miss_rate = 0.472, Pending_hits = 2763, Reservation_fails = 46974
	L1D_cache_core[2]: Access = 20647, Miss = 8038, Miss_rate = 0.389, Pending_hits = 3054, Reservation_fails = 44766
	L1D_cache_core[3]: Access = 15156, Miss = 7210, Miss_rate = 0.476, Pending_hits = 2864, Reservation_fails = 46473
	L1D_cache_core[4]: Access = 14777, Miss = 7008, Miss_rate = 0.474, Pending_hits = 2706, Reservation_fails = 47460
	L1D_cache_core[5]: Access = 14876, Miss = 7089, Miss_rate = 0.477, Pending_hits = 2733, Reservation_fails = 48799
	L1D_cache_core[6]: Access = 14928, Miss = 7034, Miss_rate = 0.471, Pending_hits = 2787, Reservation_fails = 47219
	L1D_cache_core[7]: Access = 15126, Miss = 7134, Miss_rate = 0.472, Pending_hits = 2886, Reservation_fails = 46988
	L1D_cache_core[8]: Access = 15126, Miss = 7171, Miss_rate = 0.474, Pending_hits = 2846, Reservation_fails = 45811
	L1D_cache_core[9]: Access = 15540, Miss = 7351, Miss_rate = 0.473, Pending_hits = 3065, Reservation_fails = 44843
	L1D_cache_core[10]: Access = 15324, Miss = 7181, Miss_rate = 0.469, Pending_hits = 2865, Reservation_fails = 45314
	L1D_cache_core[11]: Access = 15378, Miss = 7272, Miss_rate = 0.473, Pending_hits = 3004, Reservation_fails = 46394
	L1D_cache_core[12]: Access = 15048, Miss = 7189, Miss_rate = 0.478, Pending_hits = 2797, Reservation_fails = 48569
	L1D_cache_core[13]: Access = 14910, Miss = 7092, Miss_rate = 0.476, Pending_hits = 2848, Reservation_fails = 48682
	L1D_cache_core[14]: Access = 14568, Miss = 6925, Miss_rate = 0.475, Pending_hits = 2639, Reservation_fails = 49185
	L1D_total_cache_accesses = 231657
	L1D_total_cache_misses = 108015
	L1D_total_cache_miss_rate = 0.4663
	L1D_total_cache_pending_hits = 42639
	L1D_total_cache_reservation_fails = 703442
	L1D_cache_data_port_util = 0.062
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 77267
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 61274
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 349843
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 76787
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46741
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 353599
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 364400
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 848
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
3010, 3010, 3122, 3052, 3066, 3031, 3010, 3010, 2989, 2954, 3045, 3010, 2968, 2933, 2968, 2898, 
gpgpu_n_tot_thrd_icount = 23257120
gpgpu_n_tot_w_icount = 726785
gpgpu_n_stall_shd_mem = 882712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 61274
gpgpu_n_mem_write_global = 101107
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1225196
gpgpu_n_store_insn = 410090
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2468022
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 882712
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1150606	W0_Idle:111972	W0_Scoreboard:640483	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:4677	W9:0	W10:26	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2240	W17:0	W18:0	W19:0	W20:49	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:719793
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 490192 {8:61274,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4088344 {40:100544,72:156,136:407,}
traffic_breakdown_coretomem[INST_ACC_R] = 552 {8:69,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8333264 {136:61274,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 808856 {8:101107,}
traffic_breakdown_memtocore[INST_ACC_R] = 9384 {136:69,}
maxmrqlatency = 132 
maxdqlatency = 0 
maxmflatency = 778 
averagemflatency = 312 
max_icnt2mem_latency = 531 
max_icnt2sh_latency = 142353 
mrq_lat_table:16317 	556 	332 	809 	2190 	711 	134 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44376 	114619 	3401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11295 	14174 	34321 	59409 	37488 	5777 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2906 	24969 	31565 	1847 	2 	0 	0 	130 	444 	1109 	9765 	20829 	40796 	27910 	124 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	116 	166 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         4         4        10        10        13        10         4         5         4         6         4         4         4         4 
dram[1]:         3         4         5         5        10        10        10        10        10         4         4         5         5         4         4         4 
dram[2]:         5         3         4         4        10        12         9        12         5         9         4         4         4         4         5         4 
dram[3]:         4         4         4         5        10        12        10        10         5         8         4         5         4         5         5         5 
dram[4]:         4         4         4         5        10        12         9         9         7         6         4         4         4         4         5         4 
dram[5]:         4         4         4         4        10        12        11        10         8         4         5         4         5         4         5         4 
maximum service time to same row:
dram[0]:     24660     32961      4166      4328     29315      4094      3519      4059     17522     17981      3974      4777      4705      4637      4495      4620 
dram[1]:      7883      4378      4110      4373      4705      4262      4297      4237     32848     21943      4237      4309     32492     25472      4357      4569 
dram[2]:      4522     25466      4322      4252      4279      3298      4073      3444     17513     33294      4057      4616      7909      3960      4106      4375 
dram[3]:      4237      7950      4313      4277      4037     25812      2996      3180     24579     32903      3728      4144     21928      4466      3975      4684 
dram[4]:     25427      4705      4437      4490      3997      4085      3816      4135     26297     17965      3579      5167     18013     32946      4136      4266 
dram[5]:      7464      3965      4075      4494      4171      4057      3613      2995     32844     21946      4606      3531     33319     25456      4153      4741 
average row accesses per activate:
dram[0]:  1.482759  1.364238  1.417219  1.333333  1.544828  1.431250  1.625850  1.428571  1.526316  1.509434  1.421769  1.524823  1.424658  1.503650  1.468966  1.461538 
dram[1]:  1.327273  1.411765  1.374150  1.492647  1.414634  1.477707  1.562914  1.483444  1.368132  1.409091  1.492754  1.474452  1.459459  1.463087  1.523077  1.551471 
dram[2]:  1.482759  1.341772  1.423611  1.361290  1.614286  1.560000  1.483871  1.568627  1.421053  1.515723  1.451389  1.417808  1.506944  1.485714  1.500000  1.410959 
dram[3]:  1.514493  1.387755  1.475862  1.525548  1.540000  1.573427  1.441718  1.506410  1.417647  1.417647  1.514493  1.468966  1.442857  1.436242  1.489362  1.479167 
dram[4]:  1.352201  1.343750  1.342466  1.408163  1.519737  1.433735  1.544218  1.509804  1.543750  1.452381  1.562963  1.411348  1.496552  1.405229  1.492754  1.426573 
dram[5]:  1.449664  1.401361  1.522059  1.468085  1.536424  1.455696  1.652482  1.546053  1.472050  1.411429  1.625000  1.496454  1.482270  1.493056  1.521739  1.478571 
average row locality = 21051/14335 = 1.468504
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       138       131       138       136       142       145       155       156       155       160       136       138       134       133       138       136 
dram[1]:       140       140       133       134       148       146       154       147       164       162       135       132       136       138       130       137 
dram[2]:       140       135       134       137       143       148       151       158       161       160       136       134       137       133       137       133 
dram[3]:       136       132       138       136       147       143       155       153       159       158       136       138       129       137       136       138 
dram[4]:       136       138       129       136       146       150       150       151       164       160       137       130       138       136       135       133 
dram[5]:       137       133       137       134       146       146       153       154       158       162       133       137       134       136       136       134 
total reads: 13634
bank skew: 164/129 = 1.27
chip skew: 2277/2269 = 1.00
number of total write accesses:
dram[0]:        77        75        76        72        82        84        84        84        77        80        73        77        74        73        75        73 
dram[1]:        79        76        69        69        84        86        82        77        85        86        71        70        80        80        68        74 
dram[2]:        75        77        71        74        83        86        79        82        82        81        73        73        80        75        73        73 
dram[3]:        73        72        76        73        84        82        80        82        82        83        73        75        73        77        74        75 
dram[4]:        79        77        67        71        85        88        77        80        83        84        74        69        79        79        71        71 
dram[5]:        79        73        70        73        86        84        80        81        79        85        75        74        75        79        74        73 
total reads: 7417
bank skew: 88/67 = 1.31
chip skew: 1240/1234 = 1.00
average mf latency per bank:
dram[0]:       2389      2500      2409      2482      2318      2295      2332      2390      2651      2598      2457      2421      2442      2499      2419      2495
dram[1]:       2304      2290      2449      2435      2248      2170      2287      2426      2447      2370      2447      2428      2325      2286      2533      2350
dram[2]:       2425      2369      2516      2383      2332      2207      2451      2290      2601      2527      2479      2440      2355      2418      2484      2443
dram[3]:       2474      2502      2417      2381      2305      2338      2411      2346      2850      2469      2467      2401      2562      2363      2485      2376
dram[4]:       2399      2389      2641      2471      2283      2226      2439      2423      2516      2435      2448      2587      2389      2356      2512      2528
dram[5]:       2369      2380      2461      2336      2268      2218      2416      2278      2608      2271      2484      2304      2448      2288      2461      2371
maximum mf latency per bank:
dram[0]:        710       642       688       736       635       621       665       758       622       685       745       638       686       734       689       680
dram[1]:        643       603       695       616       617       660       664       709       689       634       706       645       612       611       706       613
dram[2]:        653       697       670       662       641       634       626       649       642       615       696       664       661       692       667       766
dram[3]:        697       603       778       614       662       567       643       630       734       645       664       659       654       652       672       668
dram[4]:        635       655       654       641       662       642       659       630       646       615       614       626       671       702       623       707
dram[5]:        670       598       666       680       673       633       701       651       661       666       683       628       656       671       675       704

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188025 n_nop=176239 n_act=2394 n_pre=2378 n_req=3507 n_rd=4542 n_write=2472 bw_util=0.07461
n_activity=68160 dram_eff=0.2058
bk0: 276a 182302i bk1: 262a 182208i bk2: 276a 182202i bk3: 272a 182175i bk4: 284a 182276i bk5: 290a 181800i bk6: 310a 181658i bk7: 312a 181331i bk8: 310a 182069i bk9: 320a 181632i bk10: 272a 182286i bk11: 276a 182015i bk12: 268a 182276i bk13: 266a 182546i bk14: 276a 181969i bk15: 272a 182481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.111842
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188025 n_nop=176177 n_act=2420 n_pre=2404 n_req=3512 n_rd=4552 n_write=2472 bw_util=0.07471
n_activity=69217 dram_eff=0.203
bk0: 280a 182069i bk1: 280a 182323i bk2: 266a 182502i bk3: 268a 182523i bk4: 296a 181679i bk5: 292a 181679i bk6: 308a 181551i bk7: 294a 181752i bk8: 328a 180567i bk9: 324a 181145i bk10: 270a 182240i bk11: 264a 182507i bk12: 272a 182251i bk13: 276a 181994i bk14: 260a 182649i bk15: 274a 182519i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.109496
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188025 n_nop=176233 n_act=2390 n_pre=2374 n_req=3514 n_rd=4554 n_write=2474 bw_util=0.07476
n_activity=68155 dram_eff=0.2062
bk0: 280a 182553i bk1: 270a 182078i bk2: 268a 182555i bk3: 274a 182182i bk4: 286a 182121i bk5: 296a 182085i bk6: 302a 181788i bk7: 316a 181551i bk8: 322a 181232i bk9: 320a 181679i bk10: 272a 182036i bk11: 268a 182146i bk12: 274a 182081i bk13: 266a 182286i bk14: 274a 182623i bk15: 266a 182406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.113602
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188025 n_nop=176279 n_act=2376 n_pre=2360 n_req=3505 n_rd=4542 n_write=2468 bw_util=0.07456
n_activity=67289 dram_eff=0.2084
bk0: 272a 182669i bk1: 264a 182290i bk2: 276a 182498i bk3: 272a 182508i bk4: 294a 181921i bk5: 286a 182139i bk6: 310a 181241i bk7: 306a 181497i bk8: 318a 181177i bk9: 316a 181415i bk10: 272a 182335i bk11: 276a 182052i bk12: 258a 182352i bk13: 274a 181646i bk14: 272a 182269i bk15: 276a 182116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.121915
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188025 n_nop=176209 n_act=2413 n_pre=2397 n_req=3503 n_rd=4538 n_write=2468 bw_util=0.07452
n_activity=67899 dram_eff=0.2064
bk0: 272a 181940i bk1: 276a 181863i bk2: 258a 182605i bk3: 272a 182216i bk4: 292a 181824i bk5: 300a 181097i bk6: 300a 182035i bk7: 302a 181287i bk8: 328a 181635i bk9: 320a 181282i bk10: 274a 182215i bk11: 260a 182190i bk12: 276a 182080i bk13: 272a 181899i bk14: 270a 182526i bk15: 266a 182456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.123978
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=188025 n_nop=176335 n_act=2343 n_pre=2327 n_req=3510 n_rd=4540 n_write=2480 bw_util=0.07467
n_activity=68262 dram_eff=0.2057
bk0: 274a 182265i bk1: 266a 182603i bk2: 274a 182881i bk3: 268a 182617i bk4: 292a 182033i bk5: 292a 181623i bk6: 306a 182024i bk7: 308a 181818i bk8: 316a 181429i bk9: 324a 181387i bk10: 266a 182483i bk11: 274a 182292i bk12: 268a 182520i bk13: 272a 182208i bk14: 272a 182478i bk15: 268a 182237i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.117633

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13524, Miss = 1136, Miss_rate = 0.084, Pending_hits = 20, Reservation_fails = 373
L2_cache_bank[1]: Access = 13527, Miss = 1135, Miss_rate = 0.084, Pending_hits = 23, Reservation_fails = 194
L2_cache_bank[2]: Access = 13506, Miss = 1140, Miss_rate = 0.084, Pending_hits = 13, Reservation_fails = 128
L2_cache_bank[3]: Access = 13492, Miss = 1136, Miss_rate = 0.084, Pending_hits = 32, Reservation_fails = 200
L2_cache_bank[4]: Access = 13535, Miss = 1139, Miss_rate = 0.084, Pending_hits = 23, Reservation_fails = 126
L2_cache_bank[5]: Access = 13565, Miss = 1138, Miss_rate = 0.084, Pending_hits = 27, Reservation_fails = 97
L2_cache_bank[6]: Access = 13963, Miss = 1136, Miss_rate = 0.081, Pending_hits = 17, Reservation_fails = 169
L2_cache_bank[7]: Access = 13477, Miss = 1135, Miss_rate = 0.084, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[8]: Access = 13490, Miss = 1135, Miss_rate = 0.084, Pending_hits = 23, Reservation_fails = 122
L2_cache_bank[9]: Access = 13455, Miss = 1134, Miss_rate = 0.084, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[10]: Access = 13509, Miss = 1134, Miss_rate = 0.084, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 13422, Miss = 1136, Miss_rate = 0.085, Pending_hits = 15, Reservation_fails = 0
L2_total_cache_accesses = 162465
L2_total_cache_misses = 13634
L2_total_cache_miss_rate = 0.0839
L2_total_cache_pending_hits = 249
L2_total_cache_reservation_fails = 1409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47436
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 234
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13604
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101091
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 413
L2_cache_data_port_util = 0.188
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=407867
icnt_total_pkts_simt_to_mem=264949
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.91489
	minimum = 6
	maximum = 28
Network latency average = 9.91489
	minimum = 6
	maximum = 28
Slowest packet = 324873
Flit latency average = 8.56738
	minimum = 6
	maximum = 24
Slowest flit = 672599
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00251189
	minimum = 0 (at node 0)
	maximum = 0.0339105 (at node 12)
Accepted packet rate average = 0.00251189
	minimum = 0 (at node 0)
	maximum = 0.0339105 (at node 12)
Injected flit rate average = 0.00753567
	minimum = 0 (at node 0)
	maximum = 0.0800866 (at node 12)
Accepted flit rate average= 0.00753567
	minimum = 0 (at node 0)
	maximum = 0.123377 (at node 12)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.3725 (7 samples)
	minimum = 6 (7 samples)
	maximum = 92.5714 (7 samples)
Network latency average = 12.933 (7 samples)
	minimum = 6 (7 samples)
	maximum = 77 (7 samples)
Flit latency average = 11.7428 (7 samples)
	minimum = 6 (7 samples)
	maximum = 73.5714 (7 samples)
Fragmentation average = 0.0129915 (7 samples)
	minimum = 0 (7 samples)
	maximum = 34.7143 (7 samples)
Injected packet rate average = 0.0266974 (7 samples)
	minimum = 0.0223728 (7 samples)
	maximum = 0.0441412 (7 samples)
Accepted packet rate average = 0.0266974 (7 samples)
	minimum = 0.0223728 (7 samples)
	maximum = 0.0441412 (7 samples)
Injected flit rate average = 0.0593077 (7 samples)
	minimum = 0.0403185 (7 samples)
	maximum = 0.112478 (7 samples)
Accepted flit rate average = 0.0593077 (7 samples)
	minimum = 0.0503984 (7 samples)
	maximum = 0.109303 (7 samples)
Injected packet size average = 2.22148 (7 samples)
Accepted packet size average = 2.22148 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 0 sec (120 sec)
gpgpu_simulation_rate = 182419 (inst/sec)
gpgpu_simulation_rate = 1187 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,142448)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,142448)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3994,142448), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4044,142448), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 13.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 8 
gpu_sim_cycle = 4045
gpu_sim_insn = 74850
gpu_ipc =      18.5043
gpu_tot_sim_cycle = 146493
gpu_tot_sim_insn = 21965154
gpu_tot_ipc =     149.9400
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 197241
gpu_stall_icnt2sh    = 562905
gpu_total_sim_rate=183042

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 366874
	L1I_total_cache_misses = 1018
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 15132, Miss = 7182, Miss_rate = 0.475, Pending_hits = 2782, Reservation_fails = 45965
	L1D_cache_core[1]: Access = 15121, Miss = 7139, Miss_rate = 0.472, Pending_hits = 2763, Reservation_fails = 46974
	L1D_cache_core[2]: Access = 20647, Miss = 8038, Miss_rate = 0.389, Pending_hits = 3054, Reservation_fails = 44766
	L1D_cache_core[3]: Access = 15156, Miss = 7210, Miss_rate = 0.476, Pending_hits = 2864, Reservation_fails = 46473
	L1D_cache_core[4]: Access = 14777, Miss = 7008, Miss_rate = 0.474, Pending_hits = 2706, Reservation_fails = 47460
	L1D_cache_core[5]: Access = 14876, Miss = 7089, Miss_rate = 0.477, Pending_hits = 2733, Reservation_fails = 48799
	L1D_cache_core[6]: Access = 14928, Miss = 7034, Miss_rate = 0.471, Pending_hits = 2787, Reservation_fails = 47219
	L1D_cache_core[7]: Access = 15126, Miss = 7134, Miss_rate = 0.472, Pending_hits = 2886, Reservation_fails = 46988
	L1D_cache_core[8]: Access = 15126, Miss = 7171, Miss_rate = 0.474, Pending_hits = 2846, Reservation_fails = 45811
	L1D_cache_core[9]: Access = 15540, Miss = 7351, Miss_rate = 0.473, Pending_hits = 3065, Reservation_fails = 44843
	L1D_cache_core[10]: Access = 15324, Miss = 7181, Miss_rate = 0.469, Pending_hits = 2865, Reservation_fails = 45314
	L1D_cache_core[11]: Access = 15378, Miss = 7272, Miss_rate = 0.473, Pending_hits = 3004, Reservation_fails = 46394
	L1D_cache_core[12]: Access = 15048, Miss = 7189, Miss_rate = 0.478, Pending_hits = 2797, Reservation_fails = 48569
	L1D_cache_core[13]: Access = 14950, Miss = 7117, Miss_rate = 0.476, Pending_hits = 2863, Reservation_fails = 48682
	L1D_cache_core[14]: Access = 14591, Miss = 6940, Miss_rate = 0.476, Pending_hits = 2647, Reservation_fails = 49185
	L1D_total_cache_accesses = 231720
	L1D_total_cache_misses = 108055
	L1D_total_cache_miss_rate = 0.4663
	L1D_total_cache_pending_hits = 42662
	L1D_total_cache_reservation_fails = 703442
	L1D_cache_data_port_util = 0.061
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 77674
	L1C_total_cache_misses = 505
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 27029
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 61289
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 349843
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 77169
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 46766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 353599
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 365856
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1018
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
3010, 3010, 3122, 3052, 3066, 3031, 3010, 3010, 2989, 2954, 3045, 3010, 2968, 2933, 2968, 2898, 
gpgpu_n_tot_thrd_icount = 23341824
gpgpu_n_tot_w_icount = 729432
gpgpu_n_stall_shd_mem = 882712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 61289
gpgpu_n_mem_write_global = 101132
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 1226009
gpgpu_n_store_insn = 410890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2480846
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 882712
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1150751	W0_Idle:118426	W0_Scoreboard:647343	W1:39	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:4702	W9:0	W10:26	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2305	W17:0	W18:0	W19:0	W20:49	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:722186
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 490312 {8:61289,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4091744 {40:100544,72:156,136:432,}
traffic_breakdown_coretomem[INST_ACC_R] = 664 {8:83,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8335304 {136:61289,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 809056 {8:101132,}
traffic_breakdown_memtocore[INST_ACC_R] = 11288 {136:83,}
maxmrqlatency = 132 
maxdqlatency = 0 
maxmflatency = 778 
averagemflatency = 312 
max_icnt2mem_latency = 531 
max_icnt2sh_latency = 146492 
mrq_lat_table:16390 	559 	338 	817 	2217 	713 	134 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44383 	114654 	3401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11347 	14178 	34321 	59409 	37488 	5777 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2919 	24973 	31565 	1847 	2 	0 	0 	130 	444 	1109 	9765 	20829 	40796 	27910 	149 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	117 	169 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         4         4        10        10        13        10         4         5         4         6         4         4         4         4 
dram[1]:         3         4         5         5        10        10        10        10        10         4         4         5         5         4         4         4 
dram[2]:         5         3         4         4        10        12         9        12         5         9         4         4         4         4         5         4 
dram[3]:         4         4         4         5        10        12        10        10         5         8         4         5         4         5         5         5 
dram[4]:         4         4         4         5        10        12         9         9         7         6         4         4         4         4         5         4 
dram[5]:         4         4         4         4        10        12        11        10         8         4         5         4         5         4         5         4 
maximum service time to same row:
dram[0]:     24660     32961      4166      4328     29315      4094      3519      4059     17522     17981      3974      4777      4705      4637      4495      4620 
dram[1]:      7883      4378      4110      4373      4705      4262      4297      4237     32848     21943      4237      4309     32492     25472      4357      4569 
dram[2]:      4522     25466      4322      4252      4279      3298      4073      3444     17513     33294      4057      4616      7909      3960      4106      4375 
dram[3]:      4237      7950      4313      4277      4037     25812      2996      3180     24579     32903      3728      4144     21928      4466      3975      4684 
dram[4]:     25427      4705      4437      4490      3997      4085      3816      4135     26297     17965      3579      5167     18013     32946      4136      4266 
dram[5]:      7464      3965      4075      4494      4171      4057      3613      2995     32844     21946      4606      3531     33319     25456      4153      4741 
average row accesses per activate:
dram[0]:  1.479452  1.364238  1.417219  1.339744  1.544828  1.431250  1.617450  1.426036  1.532895  1.509434  1.426667  1.534722  1.424658  1.503650  1.465753  1.461538 
dram[1]:  1.327273  1.411765  1.375839  1.492647  1.414634  1.477707  1.565789  1.483444  1.368132  1.409091  1.510791  1.489209  1.459459  1.463087  1.530769  1.558824 
dram[2]:  1.482759  1.345912  1.423611  1.358974  1.614286  1.560000  1.481013  1.568627  1.421053  1.512500  1.452703  1.422819  1.506944  1.482270  1.500000  1.410959 
dram[3]:  1.514493  1.391892  1.475862  1.525548  1.540000  1.573427  1.442424  1.506410  1.417647  1.415205  1.528169  1.472973  1.442857  1.433333  1.489511  1.475862 
dram[4]:  1.352201  1.347826  1.342466  1.405405  1.519737  1.431138  1.551020  1.509804  1.543750  1.449704  1.574468  1.429577  1.496552  1.405229  1.489209  1.423611 
dram[5]:  1.449664  1.395973  1.529412  1.471831  1.536424  1.455696  1.659575  1.546053  1.472050  1.411429  1.658915  1.514084  1.482270  1.493056  1.514286  1.478571 
average row locality = 21170/14401 = 1.470037
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       139       131       138       136       142       145       156       156       155       160       138       141       134       133       138       136 
dram[1]:       140       140       133       134       148       146       156       147       164       162       137       134       136       138       130       137 
dram[2]:       140       137       134       137       143       148       153       158       161       160       138       136       137       133       137       133 
dram[3]:       136       134       138       136       147       143       157       153       159       158       140       140       129       137       136       138 
dram[4]:       136       140       129       136       146       150       150       151       164       160       142       132       138       136       135       133 
dram[5]:       137       134       137       134       146       146       153       154       158       162       137       139       134       136       136       134 
total reads: 13681
bank skew: 164/129 = 1.27
chip skew: 2285/2277 = 1.00
number of total write accesses:
dram[0]:        77        75        76        73        82        84        85        85        78        80        76        80        74        73        76        73 
dram[1]:        79        76        72        69        84        86        82        77        85        86        73        73        80        80        69        75 
dram[2]:        75        77        71        75        83        86        81        82        82        82        77        76        80        76        73        73 
dram[3]:        73        72        76        73        84        82        81        82        82        84        77        78        73        78        77        76 
dram[4]:        79        77        67        72        85        89        78        80        83        85        80        71        79        79        72        72 
dram[5]:        79        74        71        75        86        84        81        81        79        85        77        76        75        79        76        73 
total reads: 7489
bank skew: 89/67 = 1.33
chip skew: 1251/1246 = 1.00
average mf latency per bank:
dram[0]:       2381      2500      2409      2470      2318      2295      2313      2380      2640      2598      2402      2359      2442      2499      2407      2495
dram[1]:       2304      2290      2413      2435      2248      2170      2270      2426      2447      2370      2403      2371      2325      2286      2520      2339
dram[2]:       2425      2347      2516      2372      2332      2207      2412      2290      2601      2516      2413      2385      2355      2407      2484      2443
dram[3]:       2474      2477      2417      2381      2305      2338      2383      2346      2850      2459      2381      2348      2562      2352      2450      2365
dram[4]:       2399      2367      2641      2459      2283      2217      2429      2423      2516      2425      2332      2539      2389      2356      2500      2516
dram[5]:       2369      2357      2449      2313      2268      2218      2406      2278      2608      2271      2420      2264      2448      2288      2437      2371
maximum mf latency per bank:
dram[0]:        710       642       688       736       635       621       665       758       622       685       745       638       686       734       689       680
dram[1]:        643       603       695       616       617       660       664       709       689       634       706       645       612       611       706       613
dram[2]:        653       697       670       662       641       634       626       649       642       615       696       664       661       692       667       766
dram[3]:        697       603       778       614       662       567       643       630       734       645       664       659       654       652       672       668
dram[4]:        635       655       654       641       662       642       659       630       646       615       614       626       671       702       623       707
dram[5]:        670       598       666       680       673       633       701       651       661       666       683       628       656       671       675       704

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193364 n_nop=181520 n_act=2405 n_pre=2389 n_req=3525 n_rd=4556 n_write=2494 bw_util=0.07292
n_activity=68520 dram_eff=0.2058
bk0: 278a 187612i bk1: 262a 187545i bk2: 276a 187542i bk3: 272a 187510i bk4: 284a 187618i bk5: 290a 187142i bk6: 312a 186943i bk7: 312a 186641i bk8: 310a 187405i bk9: 320a 186972i bk10: 276a 187514i bk11: 282a 187208i bk12: 268a 187608i bk13: 266a 187882i bk14: 276a 187264i bk15: 272a 187818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.109508
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193364 n_nop=181472 n_act=2426 n_pre=2410 n_req=3528 n_rd=4564 n_write=2492 bw_util=0.07298
n_activity=69500 dram_eff=0.2031
bk0: 280a 187410i bk1: 280a 187664i bk2: 266a 187759i bk3: 268a 187861i bk4: 296a 187017i bk5: 292a 187019i bk6: 312a 186858i bk7: 294a 187090i bk8: 328a 185906i bk9: 324a 186484i bk10: 274a 187512i bk11: 268a 187758i bk12: 272a 187586i bk13: 276a 187330i bk14: 260a 187979i bk15: 274a 187855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.107
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193364 n_nop=181504 n_act=2404 n_pre=2388 n_req=3534 n_rd=4570 n_write=2498 bw_util=0.07311
n_activity=68659 dram_eff=0.2059
bk0: 280a 187893i bk1: 274a 187388i bk2: 268a 187898i bk3: 274a 187501i bk4: 286a 187465i bk5: 296a 187429i bk6: 306a 187034i bk7: 316a 186887i bk8: 322a 186570i bk9: 320a 186978i bk10: 276a 187225i bk11: 272a 187369i bk12: 274a 187410i bk13: 266a 187595i bk14: 274a 187957i bk15: 266a 187745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.111339
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193364 n_nop=181540 n_act=2391 n_pre=2375 n_req=3529 n_rd=4562 n_write=2496 bw_util=0.073
n_activity=67806 dram_eff=0.2082
bk0: 272a 188001i bk1: 268a 187592i bk2: 276a 187834i bk3: 272a 187849i bk4: 294a 187264i bk5: 286a 187482i bk6: 314a 186501i bk7: 306a 186839i bk8: 318a 186521i bk9: 316a 186717i bk10: 280a 187526i bk11: 280a 187278i bk12: 258a 187686i bk13: 274a 186958i bk14: 272a 187521i bk15: 276a 187423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.119671
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193364 n_nop=181476 n_act=2426 n_pre=2410 n_req=3526 n_rd=4556 n_write=2496 bw_util=0.07294
n_activity=68350 dram_eff=0.2063
bk0: 272a 187276i bk1: 280a 187166i bk2: 258a 187941i bk3: 272a 187522i bk4: 292a 187162i bk5: 300a 186396i bk6: 300a 187369i bk7: 302a 186627i bk8: 328a 186977i bk9: 320a 186602i bk10: 284a 187335i bk11: 264a 187459i bk12: 276a 187416i bk13: 272a 187238i bk14: 270a 187818i bk15: 266a 187768i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.121543
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x8031e300, atomic=0 1 entries : 0x7f8741870450 :  mf: uid=1387198, sid13:w14, part=5, addr=0x8031e300, load , size=128, unknown  status = IN_PARTITION_DRAM (146491), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=193364 n_nop=181624 n_act=2350 n_pre=2334 n_req=3528 n_rd=4554 n_write=2502 bw_util=0.07298
n_activity=68583 dram_eff=0.2058
bk0: 274a 187601i bk1: 268a 187875i bk2: 274a 188210i bk3: 268a 187922i bk4: 292a 187371i bk5: 292a 186962i bk6: 306a 187359i bk7: 308a 187160i bk8: 316a 186771i bk9: 324a 186729i bk10: 274a 187747i bk11: 278a 187567i bk12: 268a 187859i bk13: 272a 187548i bk14: 272a 187736i bk15: 268a 187571i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.114789

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13529, Miss = 1140, Miss_rate = 0.084, Pending_hits = 21, Reservation_fails = 373
L2_cache_bank[1]: Access = 13530, Miss = 1138, Miss_rate = 0.084, Pending_hits = 23, Reservation_fails = 194
L2_cache_bank[2]: Access = 13510, Miss = 1144, Miss_rate = 0.085, Pending_hits = 13, Reservation_fails = 128
L2_cache_bank[3]: Access = 13494, Miss = 1138, Miss_rate = 0.084, Pending_hits = 32, Reservation_fails = 200
L2_cache_bank[4]: Access = 13540, Miss = 1143, Miss_rate = 0.084, Pending_hits = 24, Reservation_fails = 126
L2_cache_bank[5]: Access = 13571, Miss = 1142, Miss_rate = 0.084, Pending_hits = 29, Reservation_fails = 97
L2_cache_bank[6]: Access = 13969, Miss = 1142, Miss_rate = 0.082, Pending_hits = 17, Reservation_fails = 169
L2_cache_bank[7]: Access = 13483, Miss = 1139, Miss_rate = 0.084, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 13495, Miss = 1140, Miss_rate = 0.084, Pending_hits = 23, Reservation_fails = 122
L2_cache_bank[9]: Access = 13461, Miss = 1138, Miss_rate = 0.085, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[10]: Access = 13513, Miss = 1138, Miss_rate = 0.084, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 13426, Miss = 1139, Miss_rate = 0.085, Pending_hits = 15, Reservation_fails = 0
L2_total_cache_accesses = 162521
L2_total_cache_misses = 13681
L2_total_cache_miss_rate = 0.0842
L2_total_cache_pending_hits = 257
L2_total_cache_reservation_fails = 1409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47436
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13618
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101091
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 45
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 18
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 413
L2_cache_data_port_util = 0.183
L2_cache_fill_port_util = 0.031

icnt_total_pkts_mem_to_simt=408043
icnt_total_pkts_simt_to_mem=265105
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.94643
	minimum = 6
	maximum = 27
Network latency average = 8.57143
	minimum = 6
	maximum = 23
Slowest packet = 324969
Flit latency average = 6.96386
	minimum = 6
	maximum = 19
Slowest flit = 672915
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0010255
	minimum = 0 (at node 0)
	maximum = 0.00815822 (at node 13)
Accepted packet rate average = 0.0010255
	minimum = 0 (at node 0)
	maximum = 0.00815822 (at node 13)
Injected flit rate average = 0.00303988
	minimum = 0 (at node 0)
	maximum = 0.0239802 (at node 13)
Accepted flit rate average= 0.00303988
	minimum = 0 (at node 0)
	maximum = 0.0244747 (at node 13)
Injected packet length average = 2.96429
Accepted packet length average = 2.96429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.4443 (8 samples)
	minimum = 6 (8 samples)
	maximum = 84.375 (8 samples)
Network latency average = 12.3878 (8 samples)
	minimum = 6 (8 samples)
	maximum = 70.25 (8 samples)
Flit latency average = 11.1455 (8 samples)
	minimum = 6 (8 samples)
	maximum = 66.75 (8 samples)
Fragmentation average = 0.0113675 (8 samples)
	minimum = 0 (8 samples)
	maximum = 30.375 (8 samples)
Injected packet rate average = 0.0234884 (8 samples)
	minimum = 0.0195762 (8 samples)
	maximum = 0.0396433 (8 samples)
Accepted packet rate average = 0.0234884 (8 samples)
	minimum = 0.0195762 (8 samples)
	maximum = 0.0396433 (8 samples)
Injected flit rate average = 0.0522742 (8 samples)
	minimum = 0.0352787 (8 samples)
	maximum = 0.101416 (8 samples)
Accepted flit rate average = 0.0522742 (8 samples)
	minimum = 0.0440986 (8 samples)
	maximum = 0.0986993 (8 samples)
Injected packet size average = 2.22553 (8 samples)
Accepted packet size average = 2.22553 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 0 sec (120 sec)
gpgpu_simulation_rate = 183042 (inst/sec)
gpgpu_simulation_rate = 1220 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404890 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,146493)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,146493)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,146493)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(1,0,0) tid=(168,0,0)
GPGPU-Sim uArch: cycles simulated: 146993  inst.: 21981090 (ipc=31.9) sim_rate=181661 (inst/sec) elapsed = 0:0:02:01 / Sun Jul 22 14:50:45 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(2,0,0) tid=(104,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(2,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(0,0,0) tid=(200,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(0,0,0) tid=(264,0,0)
GPGPU-Sim uArch: cycles simulated: 151493  inst.: 22370594 (ipc=81.1) sim_rate=183365 (inst/sec) elapsed = 0:0:02:02 / Sun Jul 22 14:50:46 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(0,0,0) tid=(360,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(2,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6533,146493), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(0,0,0) tid=(200,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(1,0,0) tid=(488,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8386,146493), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8477,146493), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 0.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 9 
gpu_sim_cycle = 8478
gpu_sim_insn = 692480
gpu_ipc =      81.6796
gpu_tot_sim_cycle = 154971
gpu_tot_sim_insn = 22657634
gpu_tot_ipc =     146.2056
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 197241
gpu_stall_icnt2sh    = 563174
gpu_total_sim_rate=185718

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 381544
	L1I_total_cache_misses = 1280
	L1I_total_cache_miss_rate = 0.0034
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16436, Miss = 7618, Miss_rate = 0.463, Pending_hits = 2786, Reservation_fails = 45965
	L1D_cache_core[1]: Access = 16425, Miss = 7575, Miss_rate = 0.461, Pending_hits = 2767, Reservation_fails = 46974
	L1D_cache_core[2]: Access = 21299, Miss = 8256, Miss_rate = 0.388, Pending_hits = 3056, Reservation_fails = 44766
	L1D_cache_core[3]: Access = 15156, Miss = 7210, Miss_rate = 0.476, Pending_hits = 2864, Reservation_fails = 46473
	L1D_cache_core[4]: Access = 14777, Miss = 7008, Miss_rate = 0.474, Pending_hits = 2706, Reservation_fails = 47460
	L1D_cache_core[5]: Access = 14876, Miss = 7089, Miss_rate = 0.477, Pending_hits = 2733, Reservation_fails = 48799
	L1D_cache_core[6]: Access = 14928, Miss = 7034, Miss_rate = 0.471, Pending_hits = 2787, Reservation_fails = 47219
	L1D_cache_core[7]: Access = 15126, Miss = 7134, Miss_rate = 0.472, Pending_hits = 2886, Reservation_fails = 46988
	L1D_cache_core[8]: Access = 15126, Miss = 7171, Miss_rate = 0.474, Pending_hits = 2846, Reservation_fails = 45811
	L1D_cache_core[9]: Access = 15540, Miss = 7351, Miss_rate = 0.473, Pending_hits = 3065, Reservation_fails = 44843
	L1D_cache_core[10]: Access = 15324, Miss = 7181, Miss_rate = 0.469, Pending_hits = 2865, Reservation_fails = 45314
	L1D_cache_core[11]: Access = 15378, Miss = 7272, Miss_rate = 0.473, Pending_hits = 3004, Reservation_fails = 46394
	L1D_cache_core[12]: Access = 15048, Miss = 7189, Miss_rate = 0.478, Pending_hits = 2797, Reservation_fails = 48569
	L1D_cache_core[13]: Access = 14950, Miss = 7117, Miss_rate = 0.476, Pending_hits = 2863, Reservation_fails = 48682
	L1D_cache_core[14]: Access = 14591, Miss = 6940, Miss_rate = 0.476, Pending_hits = 2647, Reservation_fails = 49185
	L1D_total_cache_accesses = 234980
	L1D_total_cache_misses = 109145
	L1D_total_cache_miss_rate = 0.4645
	L1D_total_cache_pending_hits = 42672
	L1D_total_cache_reservation_fails = 703442
	L1D_cache_data_port_util = 0.062
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 78082
	L1C_total_cache_misses = 505
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 29189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 61379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 349843
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 77577
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53974
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47766
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 353599
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 380264
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1280
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
3658, 3658, 3770, 3700, 3714, 3679, 3658, 3658, 3637, 3602, 3693, 3658, 3616, 3581, 3616, 3546, 
gpgpu_n_tot_thrd_icount = 24173824
gpgpu_n_tot_w_icount = 755432
gpgpu_n_stall_shd_mem = 883972
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 61379
gpgpu_n_mem_write_global = 102132
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 1258009
gpgpu_n_store_insn = 442890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2493902
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 883972
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1151270	W0_Idle:127345	W0_Scoreboard:658727	W1:39	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:4702	W9:0	W10:26	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2305	W17:0	W18:0	W19:0	W20:49	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:748186
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 491032 {8:61379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4227744 {40:100544,72:156,136:1432,}
traffic_breakdown_coretomem[INST_ACC_R] = 832 {8:104,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8347544 {136:61379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 817056 {8:102132,}
traffic_breakdown_memtocore[INST_ACC_R] = 14144 {136:104,}
maxmrqlatency = 275 
maxdqlatency = 0 
maxmflatency = 778 
averagemflatency = 312 
max_icnt2mem_latency = 531 
max_icnt2sh_latency = 154970 
mrq_lat_table:17864 	781 	503 	1036 	2764 	1110 	274 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	44604 	115523 	3401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12151 	14478 	34328 	59409 	37488 	5777 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2947 	24995 	31594 	1858 	2 	0 	0 	130 	444 	1109 	9765 	20829 	40796 	27910 	1149 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	117 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         6         7         4         4        10        10        13        10         9         5        12        12        16        12        20        10 
dram[1]:         5         4         5         5        10        10        10        10        10         4         8         8        14        18        12        22 
dram[2]:         5         7         4         4        10        12         9        12         5         9        14        12        22        16        22        14 
dram[3]:         7         6         5         5        10        12        10        10         5         8        12         6        26        10        12        16 
dram[4]:         4         6         4         5        10        12         9         9         7         6        12         8        16        16        20        18 
dram[5]:         7         6         4         4        10        12        11        10         8         4         8        14        20        14        14        16 
maximum service time to same row:
dram[0]:     24660     32961      4166      4328     29315      4094      3519      4059     17522     17981      3974      4777      4705      4637      4495      4620 
dram[1]:      7883      4378      4110      4373      4705      4262      4297      4237     32848     21943      4237      4309     32492     25472      4357      4569 
dram[2]:      4522     25466      4322      4252      4279      3298      4073      3444     17513     33294      4057      4616      7909      3960      4106      4375 
dram[3]:      4237      7950      4313      4277      4037     25812      2996      3180     24579     32903      3728      4144     21928      4466      3975      4684 
dram[4]:     25427      4705      4437      4490      3997      4085      3816      4135     26297     17965      3579      5167     18013     32946      4136      4266 
dram[5]:      7464      3965      4075      4494      4171      4057      3613      2995     32844     21946      4606      3531     33319     25456      4153      4741 
average row accesses per activate:
dram[0]:  1.500000  1.406250  1.412500  1.355828  1.540000  1.445783  1.607595  1.423729  1.544304  1.527273  1.535714  1.666667  1.710059  1.796178  1.762195  1.733333 
dram[1]:  1.398844  1.428571  1.383117  1.510638  1.435294  1.481707  1.543210  1.500000  1.359375  1.425414  1.641026  1.635220  1.740964  1.796296  1.775641  1.881579 
dram[2]:  1.512500  1.407186  1.428571  1.357576  1.620690  1.544304  1.478788  1.564417  1.432584  1.494186  1.612500  1.598765  1.796296  1.836601  1.810127  1.719512 
dram[3]:  1.546053  1.422360  1.503356  1.517241  1.541401  1.590604  1.459770  1.497006  1.418079  1.418079  1.654088  1.598802  1.787097  1.710059  1.781250  1.740964 
dram[4]:  1.377907  1.371429  1.352564  1.422078  1.522013  1.439306  1.589404  1.493827  1.547059  1.446328  1.675159  1.574074  1.835443  1.690058  1.825806  1.745342 
dram[5]:  1.478261  1.425000  1.546099  1.496599  1.551282  1.463855  1.649007  1.530864  1.476471  1.410811  1.798611  1.681529  1.791139  1.810127  1.798742  1.731707 
average row locality = 24362/15533 = 1.568403
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       149       141       138       136       142       145       156       156       155       160       154       157       166       165       170       168 
dram[1]:       150       150       133       134       148       146       156       147       164       162       153       152       168       170       162       169 
dram[2]:       151       147       134       137       143       148       153       158       161       160       154       154       169       165       169       165 
dram[3]:       148       144       138       136       147       143       157       153       159       158       156       158       161       169       168       170 
dram[4]:       148       150       129       136       146       150       150       151       164       160       158       150       170       168       167       165 
dram[5]:       148       144       137       134       146       146       153       154       158       162       153       157       166       168       168       166 
total reads: 14777
bank skew: 170/129 = 1.32
chip skew: 2468/2458 = 1.00
number of total write accesses:
dram[0]:        88        84        88        85        89        95        98        96        89        92       104       108       123       117       119       118 
dram[1]:        92        90        80        79        96        97        94        90        97        96       103       108       121       121       115       117 
dram[2]:        91        88        86        87        92        96        91        97        94        97       104       105       122       116       117       117 
dram[3]:        87        85        86        84        95        94        97        97        92        93       107       109       116       120       117       119 
dram[4]:        89        90        82        83        96        99        90        91        99        96       105       105       120       121       116       116 
dram[5]:        90        84        81        86        96        97        96        94        93        99       106       107       117       118       118       118 
total reads: 9585
bank skew: 123/79 = 1.56
chip skew: 1600/1593 = 1.00
average mf latency per bank:
dram[0]:       2182      2303      2282      2336      2248      2190      2195      2276      2521      2474      2009      1983      1787      1857      1813      1854
dram[1]:       2096      2074      2322      2321      2138      2072      2161      2292      2334      2278      1988      1907      1767      1742      1842      1766
dram[2]:       2167      2150      2344      2245      2242      2117      2313      2156      2479      2370      2027      1971      1785      1821      1856      1816
dram[3]:       2215      2245      2309      2262      2200      2219      2233      2205      2737      2370      1981      1936      1900      1779      1862      1782
dram[4]:       2189      2155      2453      2335      2179      2128      2307      2312      2363      2321      1985      2041      1817      1782      1860      1866
dram[5]:       2163      2165      2337      2198      2174      2099      2261      2159      2462      2149      2015      1862      1838      1750      1838      1759
maximum mf latency per bank:
dram[0]:        710       642       688       736       635       621       665       758       622       685       745       638       686       734       689       680
dram[1]:        643       603       695       616       617       660       664       709       689       634       706       645       612       611       706       613
dram[2]:        653       697       670       662       641       634       626       649       642       615       696       664       661       692       667       766
dram[3]:        697       603       778       614       662       567       643       630       734       645       664       659       654       652       672       668
dram[4]:        635       655       654       641       662       642       659       630       646       615       614       626       671       702       623       707
dram[5]:        670       598       666       680       673       633       701       651       661       666       683       628       656       671       675       704

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204554 n_nop=191272 n_act=2598 n_pre=2582 n_req=4051 n_rd=4916 n_write=3186 bw_util=0.07922
n_activity=74772 dram_eff=0.2167
bk0: 298a 198220i bk1: 282a 198265i bk2: 276a 198376i bk3: 272a 198424i bk4: 284a 198641i bk5: 290a 198025i bk6: 312a 197826i bk7: 312a 197564i bk8: 310a 198352i bk9: 320a 197879i bk10: 308a 197639i bk11: 314a 197464i bk12: 332a 197045i bk13: 330a 197124i bk14: 340a 196773i bk15: 336a 197192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.158525
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204554 n_nop=191222 n_act=2614 n_pre=2598 n_req=4060 n_rd=4928 n_write=3192 bw_util=0.07939
n_activity=75610 dram_eff=0.2148
bk0: 300a 198157i bk1: 300a 198125i bk2: 266a 198753i bk3: 268a 198842i bk4: 296a 197958i bk5: 292a 197914i bk6: 312a 197725i bk7: 294a 198023i bk8: 328a 196786i bk9: 324a 197486i bk10: 306a 197653i bk11: 304a 197772i bk12: 336a 196984i bk13: 340a 196734i bk14: 324a 197252i bk15: 338a 197100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.150523
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x8032e280, atomic=0 1 entries : 0x7f8740eafcf0 :  mf: uid=1407632, sid00:w15, part=2, addr=0x8032e280, load , size=128, unknown  status = IN_PARTITION_DRAM (154968), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204554 n_nop=191264 n_act=2586 n_pre=2570 n_req=4068 n_rd=4936 n_write=3198 bw_util=0.07953
n_activity=74717 dram_eff=0.2177
bk0: 302a 198382i bk1: 294a 198068i bk2: 268a 198675i bk3: 274a 198315i bk4: 286a 198462i bk5: 296a 198239i bk6: 306a 198001i bk7: 316a 197749i bk8: 322a 197498i bk9: 320a 197613i bk10: 308a 197501i bk11: 308a 197458i bk12: 338a 196804i bk13: 330a 197144i bk14: 338a 197217i bk15: 330a 197179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.159748
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204554 n_nop=191276 n_act=2584 n_pre=2568 n_req=4063 n_rd=4930 n_write=3196 bw_util=0.07945
n_activity=73848 dram_eff=0.2201
bk0: 296a 198441i bk1: 288a 198117i bk2: 276a 198798i bk3: 272a 198720i bk4: 294a 198157i bk5: 286a 198419i bk6: 314a 197358i bk7: 306a 197662i bk8: 318a 197460i bk9: 316a 197710i bk10: 312a 197623i bk11: 316a 197249i bk12: 322a 197103i bk13: 338a 196512i bk14: 336a 197067i bk15: 340a 196767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.169554
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204554 n_nop=191224 n_act=2613 n_pre=2597 n_req=4060 n_rd=4924 n_write=3196 bw_util=0.07939
n_activity=74562 dram_eff=0.2178
bk0: 296a 197810i bk1: 300a 197656i bk2: 258a 198690i bk3: 272a 198476i bk4: 292a 198090i bk5: 300a 197296i bk6: 300a 198314i bk7: 302a 197540i bk8: 328a 197827i bk9: 320a 197533i bk10: 316a 197509i bk11: 300a 197398i bk12: 340a 197021i bk13: 336a 196625i bk14: 334a 197354i bk15: 330a 197210i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.164817
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=204554 n_nop=191372 n_act=2539 n_pre=2523 n_req=4060 n_rd=4920 n_write=3200 bw_util=0.07939
n_activity=74706 dram_eff=0.2174
bk0: 296a 198211i bk1: 288a 198540i bk2: 274a 199189i bk3: 268a 198915i bk4: 292a 198339i bk5: 292a 197915i bk6: 306a 198227i bk7: 308a 198028i bk8: 316a 197559i bk9: 324a 197491i bk10: 306a 198026i bk11: 314a 197654i bk12: 332a 197315i bk13: 336a 197197i bk14: 336a 197097i bk15: 332a 196869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.158853

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13619, Miss = 1230, Miss_rate = 0.090, Pending_hits = 21, Reservation_fails = 373
L2_cache_bank[1]: Access = 13620, Miss = 1228, Miss_rate = 0.090, Pending_hits = 23, Reservation_fails = 194
L2_cache_bank[2]: Access = 13600, Miss = 1234, Miss_rate = 0.091, Pending_hits = 13, Reservation_fails = 128
L2_cache_bank[3]: Access = 13586, Miss = 1230, Miss_rate = 0.091, Pending_hits = 32, Reservation_fails = 200
L2_cache_bank[4]: Access = 13636, Miss = 1234, Miss_rate = 0.090, Pending_hits = 26, Reservation_fails = 126
L2_cache_bank[5]: Access = 13663, Miss = 1234, Miss_rate = 0.090, Pending_hits = 29, Reservation_fails = 97
L2_cache_bank[6]: Access = 14065, Miss = 1234, Miss_rate = 0.088, Pending_hits = 21, Reservation_fails = 169
L2_cache_bank[7]: Access = 13575, Miss = 1231, Miss_rate = 0.091, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 13591, Miss = 1232, Miss_rate = 0.091, Pending_hits = 27, Reservation_fails = 122
L2_cache_bank[9]: Access = 13553, Miss = 1230, Miss_rate = 0.091, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[10]: Access = 13606, Miss = 1229, Miss_rate = 0.090, Pending_hits = 22, Reservation_fails = 0
L2_cache_bank[11]: Access = 13518, Miss = 1231, Miss_rate = 0.091, Pending_hits = 15, Reservation_fails = 0
L2_total_cache_accesses = 163632
L2_total_cache_misses = 14777
L2_total_cache_miss_rate = 0.0903
L2_total_cache_pending_hits = 267
L2_total_cache_reservation_fails = 1409
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 47436
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 101091
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1041
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 28
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 413
L2_cache_data_port_util = 0.173
L2_cache_fill_port_util = 0.032

icnt_total_pkts_mem_to_simt=409598
icnt_total_pkts_simt_to_mem=270216
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0509
	minimum = 6
	maximum = 81
Network latency average = 9.37849
	minimum = 6
	maximum = 69
Slowest packet = 325159
Flit latency average = 7.65797
	minimum = 6
	maximum = 65
Slowest flit = 673692
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00970704
	minimum = 0 (at node 3)
	maximum = 0.0522529 (at node 0)
Accepted packet rate average = 0.00970704
	minimum = 0 (at node 3)
	maximum = 0.0522529 (at node 0)
Injected flit rate average = 0.0291211
	minimum = 0 (at node 3)
	maximum = 0.240977 (at node 0)
Accepted flit rate average= 0.0291211
	minimum = 0 (at node 3)
	maximum = 0.0725407 (at node 0)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.845 (9 samples)
	minimum = 6 (9 samples)
	maximum = 84 (9 samples)
Network latency average = 12.0534 (9 samples)
	minimum = 6 (9 samples)
	maximum = 70.1111 (9 samples)
Flit latency average = 10.758 (9 samples)
	minimum = 6 (9 samples)
	maximum = 66.5556 (9 samples)
Fragmentation average = 0.0101045 (9 samples)
	minimum = 0 (9 samples)
	maximum = 27 (9 samples)
Injected packet rate average = 0.0219572 (9 samples)
	minimum = 0.0174011 (9 samples)
	maximum = 0.0410444 (9 samples)
Accepted packet rate average = 0.0219572 (9 samples)
	minimum = 0.0174011 (9 samples)
	maximum = 0.0410444 (9 samples)
Injected flit rate average = 0.0497016 (9 samples)
	minimum = 0.0313588 (9 samples)
	maximum = 0.116923 (9 samples)
Accepted flit rate average = 0.0497016 (9 samples)
	minimum = 0.0391987 (9 samples)
	maximum = 0.0957928 (9 samples)
Injected packet size average = 2.26357 (9 samples)
Accepted packet size average = 2.26357 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 2 sec (122 sec)
gpgpu_simulation_rate = 185718 (inst/sec)
gpgpu_simulation_rate = 1270 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,2,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,154971)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,154971)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,154971)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,154971)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,154971)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,154971)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,154971)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,154971)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,154971)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,154971)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,154971)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,154971)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,154971)
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,154971)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,154971)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(1,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(8,0,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 155471  inst.: 22834498 (ipc=353.7) sim_rate=185646 (inst/sec) elapsed = 0:0:02:03 / Sun Jul 22 14:50:47 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(1,0,0) tid=(14,13,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (844,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(845,154971)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (850,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(851,154971)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (856,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(857,154971)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (862,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(863,154971)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (868,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(869,154971)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (874,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(875,154971)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (880,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(881,154971)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (886,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(887,154971)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (892,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(893,154971)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (898,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(899,154971)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (904,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(905,154971)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (910,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(911,154971)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (916,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(917,154971)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(10,1,0) tid=(26,6,0)
GPGPU-Sim uArch: cycles simulated: 155971  inst.: 23060790 (ipc=403.2) sim_rate=185974 (inst/sec) elapsed = 0:0:02:04 / Sun Jul 22 14:50:48 2018
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(4,1,0) tid=(0,11,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(9,1,0) tid=(2,18,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1264,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1265,154971)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1282,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1282,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1283,154971)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1283,154971)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1284,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1285,154971)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1288,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1301,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1302,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1306,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1318,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1322,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1324,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(0,0,0) tid=(4,24,0)
GPGPU-Sim uArch: cycles simulated: 156471  inst.: 23364204 (ipc=471.0) sim_rate=186913 (inst/sec) elapsed = 0:0:02:05 / Sun Jul 22 14:50:49 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1672,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1690,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1690,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1700,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 156971  inst.: 23425270 (ipc=383.8) sim_rate=185914 (inst/sec) elapsed = 0:0:02:06 / Sun Jul 22 14:50:50 2018
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(1,1,0) tid=(14,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(0,0,0) tid=(30,7,0)
GPGPU-Sim uArch: cycles simulated: 161971  inst.: 23605014 (ipc=135.3) sim_rate=185866 (inst/sec) elapsed = 0:0:02:07 / Sun Jul 22 14:50:51 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(0,1,0) tid=(0,12,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(0,0,0) tid=(26,14,0)
GPGPU-Sim uArch: cycles simulated: 166971  inst.: 23793108 (ipc=94.6) sim_rate=185883 (inst/sec) elapsed = 0:0:02:08 / Sun Jul 22 14:50:52 2018
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(0,0,0) tid=(22,11,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(1,1,0) tid=(16,3,0)
GPGPU-Sim uArch: cycles simulated: 171971  inst.: 23982520 (ipc=77.9) sim_rate=185911 (inst/sec) elapsed = 0:0:02:09 / Sun Jul 22 14:50:53 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(1,0,0) tid=(0,1,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(1,0,0) tid=(16,1,0)
GPGPU-Sim uArch: cycles simulated: 176471  inst.: 24140910 (ipc=69.0) sim_rate=185699 (inst/sec) elapsed = 0:0:02:10 / Sun Jul 22 14:50:54 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(0,1,0) tid=(24,2,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(1,1,0) tid=(12,26,0)
GPGPU-Sim uArch: cycles simulated: 181471  inst.: 24350198 (ipc=63.9) sim_rate=185879 (inst/sec) elapsed = 0:0:02:11 / Sun Jul 22 14:50:55 2018
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(0,1,0) tid=(26,19,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(0,1,0) tid=(24,24,0)
GPGPU-Sim uArch: cycles simulated: 184471  inst.: 24616814 (ipc=66.4) sim_rate=186491 (inst/sec) elapsed = 0:0:02:12 / Sun Jul 22 14:50:56 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(0,0,0) tid=(2,15,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(1,1,0) tid=(2,11,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(0,1,0) tid=(22,22,0)
GPGPU-Sim uArch: cycles simulated: 187971  inst.: 24889150 (ipc=67.6) sim_rate=187136 (inst/sec) elapsed = 0:0:02:13 / Sun Jul 22 14:50:57 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(1,0,0) tid=(0,13,0)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(1,1,0) tid=(8,24,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(0,1,0) tid=(22,23,0)
GPGPU-Sim uArch: cycles simulated: 192471  inst.: 25143404 (ipc=66.3) sim_rate=187637 (inst/sec) elapsed = 0:0:02:14 / Sun Jul 22 14:50:58 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37858,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (39105,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(0,0,0) tid=(4,23,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (40541,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (42583,154971), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 3.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 42584
gpu_sim_insn = 2604928
gpu_ipc =      61.1715
gpu_tot_sim_cycle = 197555
gpu_tot_sim_insn = 25262562
gpu_tot_ipc =     127.8761
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 197430
gpu_stall_icnt2sh    = 564824
gpu_total_sim_rate=188526

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 437248
	L1I_total_cache_misses = 2328
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 26482, Miss = 11938, Miss_rate = 0.451, Pending_hits = 4085, Reservation_fails = 69915
	L1D_cache_core[1]: Access = 16425, Miss = 7575, Miss_rate = 0.461, Pending_hits = 2767, Reservation_fails = 46974
	L1D_cache_core[2]: Access = 29539, Miss = 11650, Miss_rate = 0.394, Pending_hits = 4563, Reservation_fails = 70578
	L1D_cache_core[3]: Access = 25202, Miss = 11516, Miss_rate = 0.457, Pending_hits = 4285, Reservation_fails = 73993
	L1D_cache_core[4]: Access = 23017, Miss = 10397, Miss_rate = 0.452, Pending_hits = 3978, Reservation_fails = 70950
	L1D_cache_core[5]: Access = 14876, Miss = 7089, Miss_rate = 0.477, Pending_hits = 2733, Reservation_fails = 48799
	L1D_cache_core[6]: Access = 14928, Miss = 7034, Miss_rate = 0.471, Pending_hits = 2787, Reservation_fails = 47219
	L1D_cache_core[7]: Access = 15126, Miss = 7134, Miss_rate = 0.472, Pending_hits = 2886, Reservation_fails = 46988
	L1D_cache_core[8]: Access = 15126, Miss = 7171, Miss_rate = 0.474, Pending_hits = 2846, Reservation_fails = 45811
	L1D_cache_core[9]: Access = 15540, Miss = 7351, Miss_rate = 0.473, Pending_hits = 3065, Reservation_fails = 44843
	L1D_cache_core[10]: Access = 15324, Miss = 7181, Miss_rate = 0.469, Pending_hits = 2865, Reservation_fails = 45314
	L1D_cache_core[11]: Access = 15378, Miss = 7272, Miss_rate = 0.473, Pending_hits = 3004, Reservation_fails = 46394
	L1D_cache_core[12]: Access = 15048, Miss = 7189, Miss_rate = 0.478, Pending_hits = 2797, Reservation_fails = 48569
	L1D_cache_core[13]: Access = 14950, Miss = 7117, Miss_rate = 0.476, Pending_hits = 2863, Reservation_fails = 48682
	L1D_cache_core[14]: Access = 14591, Miss = 6940, Miss_rate = 0.476, Pending_hits = 2647, Reservation_fails = 49185
	L1D_total_cache_accesses = 271552
	L1D_total_cache_misses = 124554
	L1D_total_cache_miss_rate = 0.4587
	L1D_total_cache_pending_hits = 48171
	L1D_total_cache_reservation_fails = 804214
	L1D_cache_data_port_util = 0.065
	L1D_cache_fill_port_util = 0.041
L1C_cache:
	L1C_total_cache_accesses = 80642
	L1C_total_cache_misses = 505
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 44671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47765
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 62904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 434341
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 80137
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 61650
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 369873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 434920
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2328
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4302, 4302, 4414, 4344, 4358, 4323, 4302, 4302, 4281, 4246, 4337, 4302, 4260, 4225, 4260, 4190, 644, 644, 644, 644, 644, 644, 644, 644, 644, 644, 644, 644, 644, 644, 644, 644, 
gpgpu_n_tot_thrd_icount = 27327744
gpgpu_n_tot_w_icount = 853992
gpgpu_n_stall_shd_mem = 996612
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62904
gpgpu_n_mem_write_global = 116212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 1670809
gpgpu_n_store_insn = 647690
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2572238
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996612
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1345458	W0_Idle:159942	W0_Scoreboard:685412	W1:39	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:4702	W9:0	W10:26	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2305	W17:0	W18:38528	W19:0	W20:49	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:808218
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 503232 {8:62904,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5487264 {40:104640,72:4252,136:7320,}
traffic_breakdown_coretomem[INST_ACC_R] = 1104 {8:138,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8554944 {136:62904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 929696 {8:116212,}
traffic_breakdown_memtocore[INST_ACC_R] = 18768 {136:138,}
maxmrqlatency = 275 
maxdqlatency = 0 
maxmflatency = 778 
averagemflatency = 301 
max_icnt2mem_latency = 531 
max_icnt2sh_latency = 197554 
mrq_lat_table:18334 	819 	515 	1052 	2824 	1120 	274 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	59587 	116145 	3401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13631 	16736 	42216 	63422 	37488 	5777 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3750 	25609 	31660 	1899 	3 	0 	0 	130 	444 	1109 	9765 	20829 	40796 	27910 	15229 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	198 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         7         4         4        10        10        13        10         9         5        12        12        16        12        20        10 
dram[1]:         5         4         5         5        10        10        10        10        10         4         8         8        14        18        12        22 
dram[2]:         5         7         4         4        10        12         9        12         5         9        14        12        22        28        22        14 
dram[3]:         7         6         5         5        10        12        10        10         5         8        12         8        26        10        12        16 
dram[4]:         5         7 
GPGPU-Sim PTX: cudaLaunch for 0x0x402ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (2,16,1) blockDim = (32,32,1) 
        4         5        10        12         9         9         7         6        12         8        16        16        20        18 
dram[5]:         7         6         4         4        10        12        11        10         8         4         8        14        20        14        14        16 
maximum service time to same row:
dram[0]:     24660     32961      4166      4328     29315      6171      3584      4059     17522     17981      3974      4780      9350     18166      4495      4789 
dram[1]:      7883      6271      4631      4373     13297     14678      4297      4237     32848     21943      4237      4309     32492     25472      4357      4731 
dram[2]:      5719     25466      4322      4724     10597     13084      4811      3444     17513     33294      4586      4616     11041     14118      9597      4811 
dram[3]:      7422      8176      4663      4739     11384     25812      2996      3180     24579     32903      3728      6655     21928      5510      4778      4700 
dram[4]:     25427     13972      4437      4490     13168      9820      4770      9263     26297     17965      3579      5167     18013     32946      9413      9317 
dram[5]:      7464      5780      4756      4494     10121     15411      4753      2995     32844     21946      4606      3531     33319     25456      4720      4741 
average row accesses per activate:
dram[0]:  1.542683  1.437126  1.409938  1.355828  1.540881  1.454023  1.603774  1.421348  1.533333  1.514793  1.532544  1.654321  1.705882  1.787500  1.760479  1.739645 
dram[1]:  1.436464  1.440678  1.384615  1.531915  1.443820  1.468571  1.539877  1.496855  1.355670  1.421622  1.641026  1.631250  1.730994  1.786585  1.789809  1.890323 
dram[2]:  1.554217  1.426136  1.425806  1.353293  1.627451  1.557576  1.473054  1.567073  1.423077  1.488506  1.604938  1.598765  1.778443  1.846154  1.831250  1.726190 
dram[3]:  1.575000  1.458824  1.496689  1.506757  1.548780  1.615385  1.459770  1.494048  1.430168  1.404372  1.656250  1.595238  1.768750  1.703488  1.775758  1.751479 
dram[4]:  1.414365  1.395604  1.350318  1.422078  1.526946  1.456044  1.577922  1.487805  1.537572  1.444444  1.670886  1.573171  1.820988  1.676136  1.847134  1.766871 
dram[5]:  1.500000  1.432749  1.534722  1.489933  1.532934  1.473988  1.644737  1.530864  1.470930  1.409575  1.798611  1.683544  1.779141  1.817610  1.792683  1.727811 
average row locality = 24968/15898 = 1.570512
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       161       151       138       136       150       153       156       156       155       160       154       157       166       165       174       174 
dram[1]:       162       160       133       134       156       154       156       147       164       162       153       152       168       170       166       175 
dram[2]:       163       158       134       137       151       156       153       158       161       160       154       154       169       165       175       171 
dram[3]:       160       156       138       136       155       153       157       153       159       158       156       158       161       169       174       176 
dram[4]:       160       160       129       136       154       160       150       151       164       160       158       150       170       168       173       171 
dram[5]:       160       154       137       134       154       154       153       154       158       162       153       157       166       168       174       172 
total reads: 15080
bank skew: 176/129 = 1.36
chip skew: 2519/2506 = 1.01
number of total write accesses:
dram[0]:        92        89        89        85        95       100        99        97        98        96       105       111       124       121       120       120 
dram[1]:        98        95        83        82       101       103        95        91        99       101       103       109       128       123       115       118 
dram[2]:        95        93        87        89        98       101        93        99        98        99       106       105       128       123       118       119 
dram[3]:        92        92        88        87        99        99        97        98        97        99       109       110       122       124       119       120 
dram[4]:        96        94        83        83       101       105        93        93       102       100       106       108       125       127       117       117 
dram[5]:        95        91        84        88       102       101        97        94        95       103       106       109       124       121       120       120 
total reads: 9888
bank skew: 128/82 = 1.56
chip skew: 1652/1641 = 1.01
average mf latency per bank:
dram[0]:       2126      2226      2271      2336      3018      2969      2186      2267      2431      2435      2001      1961      1781      1831      1797      1827
dram[1]:       2030      2016      2290      2289      2866      2829      2152      2283      2317      2235      1988      1899      1725      1731      1832      1748
dram[2]:       2096      2091      2333      2225      3017      2834      2295      2139      2441      2351      2012      1971      1749      1777      1837      1790
dram[3]:       2131      2147      2289      2232      2948      2939      2233      2196      2683      2315      1966      1929      1859      1755      1837      1764
dram[4]:       2115      2095      2441      2335      2871      2767      2279      2294      2336      2285      1978      2017      1786      1746      1840      1845
dram[5]:       2098      2076      2305      2178      2898      2812      2252      2159      2443      2117      2015      1848      1794      1731      1814      1739
maximum mf latency per bank:
dram[0]:        710       642       688       736       635       621       665       758       622       685       745       638       686       734       689       680
dram[1]:        643       603       695       616       617       660       664       709       689       634       706       645       612       611       706       613
dram[2]:        653       697       670       662       641       634       626       649       642       615       696       664       661       692       667       766
dram[3]:        697       603       778       614       662       567       643       630       734       645       664       659       654       652       672       668
dram[4]:        635       655       654       641       662       642       659       630       646       615       614       626       671       702       623       707
dram[5]:        670       598       666       680       673       633       701       651       661       666       683       628       656       671       675       704

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260764 n_nop=247172 n_act=2657 n_pre=2641 n_req=4147 n_rd=5012 n_write=3282 bw_util=0.06361
n_activity=76781 dram_eff=0.216
bk0: 322a 254214i bk1: 302a 254216i bk2: 276a 254561i bk3: 272a 254639i bk4: 300a 254510i bk5: 306a 253927i bk6: 312a 253990i bk7: 312a 253742i bk8: 310a 254348i bk9: 320a 253968i bk10: 308a 253817i bk11: 314a 253555i bk12: 332a 253232i bk13: 330a 253265i bk14: 348a 252872i bk15: 348a 253286i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.125727
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260764 n_nop=247124 n_act=2672 n_pre=2656 n_req=4156 n_rd=5024 n_write=3288 bw_util=0.06375
n_activity=77573 dram_eff=0.2143
bk0: 324a 254040i bk1: 320a 253989i bk2: 266a 254863i bk3: 268a 254994i bk4: 312a 253896i bk5: 308a 253712i bk6: 312a 253886i bk7: 294a 254168i bk8: 328a 252917i bk9: 324a 253549i bk10: 306a 253861i bk11: 304a 253950i bk12: 336a 253045i bk13: 340a 252899i bk14: 332a 253423i bk15: 350a 253219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.119683
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260764 n_nop=247152 n_act=2644 n_pre=2628 n_req=4170 n_rd=5038 n_write=3302 bw_util=0.06397
n_activity=76879 dram_eff=0.217
bk0: 326a 254380i bk1: 316a 253958i bk2: 268a 254825i bk3: 274a 254465i bk4: 302a 254348i bk5: 312a 254131i bk6: 306a 254124i bk7: 316a 253903i bk8: 322a 253579i bk9: 320a 253762i bk10: 308a 253658i bk11: 308a 253670i bk12: 338a 252796i bk13: 330a 253224i bk14: 350a 253338i bk15: 342a 253264i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.126593
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260764 n_nop=247144 n_act=2647 n_pre=2631 n_req=4171 n_rd=5038 n_write=3304 bw_util=0.06398
n_activity=75920 dram_eff=0.2198
bk0: 320a 254306i bk1: 312a 254011i bk2: 276a 254927i bk3: 272a 254832i bk4: 310a 254072i bk5: 306a 254292i bk6: 314a 253544i bk7: 306a 253834i bk8: 318a 253551i bk9: 316a 253711i bk10: 312a 253784i bk11: 316a 253427i bk12: 322a 253106i bk13: 338a 252637i bk14: 348a 253126i bk15: 352a 252867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.13493
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260764 n_nop=247104 n_act=2674 n_pre=2658 n_req=4164 n_rd=5028 n_write=3300 bw_util=0.06387
n_activity=76657 dram_eff=0.2173
bk0: 320a 253674i bk1: 320a 253600i bk2: 258a 254863i bk3: 272a 254688i bk4: 308a 254057i bk5: 320a 253189i bk6: 300a 254398i bk7: 302a 253693i bk8: 328a 253909i bk9: 320a 253625i bk10: 316a 253693i bk11: 300a 253529i bk12: 340a 253040i bk13: 336a 252686i bk14: 346a 253490i bk15: 342a 253313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.131356
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=260764 n_nop=247250 n_act=2605 n_pre=2589 n_req=4160 n_rd=5020 n_write=3300 bw_util=0.06381
n_activity=76859 dram_eff=0.2165
bk0: 320a 254119i bk1: 308a 254370i bk2: 274a 255254i bk3: 268a 255045i bk4: 308a 254188i bk5: 308a 253816i bk6: 306a 254384i bk7: 308a 254227i bk8: 316a 253704i bk9: 324a 253597i bk10: 306a 254237i bk11: 314a 253816i bk12: 332a 253366i bk13: 336a 253371i bk14: 348a 253163i bk15: 344a 252912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.126382

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14965, Miss = 1254, Miss_rate = 0.084, Pending_hits = 51, Reservation_fails = 373
L2_cache_bank[1]: Access = 14954, Miss = 1252, Miss_rate = 0.084, Pending_hits = 53, Reservation_fails = 194
L2_cache_bank[2]: Access = 14879, Miss = 1258, Miss_rate = 0.085, Pending_hits = 45, Reservation_fails = 128
L2_cache_bank[3]: Access = 14924, Miss = 1254, Miss_rate = 0.084, Pending_hits = 63, Reservation_fails = 200
L2_cache_bank[4]: Access = 14971, Miss = 1260, Miss_rate = 0.084, Pending_hits = 59, Reservation_fails = 126
L2_cache_bank[5]: Access = 14967, Miss = 1259, Miss_rate = 0.084, Pending_hits = 62, Reservation_fails = 222
L2_cache_bank[6]: Access = 15336, Miss = 1260, Miss_rate = 0.082, Pending_hits = 55, Reservation_fails = 169
L2_cache_bank[7]: Access = 14942, Miss = 1259, Miss_rate = 0.084, Pending_hits = 60, Reservation_fails = 92
L2_cache_bank[8]: Access = 14827, Miss = 1258, Miss_rate = 0.085, Pending_hits = 60, Reservation_fails = 122
L2_cache_bank[9]: Access = 14818, Miss = 1256, Miss_rate = 0.085, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[10]: Access = 14899, Miss = 1255, Miss_rate = 0.084, Pending_hits = 49, Reservation_fails = 0
L2_cache_bank[11]: Access = 14789, Miss = 1255, Miss_rate = 0.085, Pending_hits = 46, Reservation_fails = 0
L2_total_cache_accesses = 179271
L2_total_cache_misses = 15080
L2_total_cache_miss_rate = 0.0841
L2_total_cache_pending_hits = 651
L2_total_cache_reservation_fails = 1626
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48284
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 612
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14008
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 115171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1041
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 74
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 630
L2_cache_data_port_util = 0.153
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=431473
icnt_total_pkts_simt_to_mem=321695
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.042
	minimum = 6
	maximum = 139
Network latency average = 11.0639
	minimum = 6
	maximum = 93
Slowest packet = 327445
Flit latency average = 10.7291
	minimum = 6
	maximum = 89
Slowest flit = 680304
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0272037
	minimum = 4.6966e-05 (at node 1)
	maximum = 0.102856 (at node 0)
Accepted packet rate average = 0.0272037
	minimum = 4.6966e-05 (at node 1)
	maximum = 0.102856 (at node 0)
Injected flit rate average = 0.063799
	minimum = 4.6966e-05 (at node 1)
	maximum = 0.355345 (at node 0)
Accepted flit rate average= 0.063799
	minimum = 0.00023483 (at node 1)
	maximum = 0.141556 (at node 0)
Injected packet length average = 2.34523
Accepted packet length average = 2.34523
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8647 (10 samples)
	minimum = 6 (10 samples)
	maximum = 89.5 (10 samples)
Network latency average = 11.9545 (10 samples)
	minimum = 6 (10 samples)
	maximum = 72.4 (10 samples)
Flit latency average = 10.7551 (10 samples)
	minimum = 6 (10 samples)
	maximum = 68.8 (10 samples)
Fragmentation average = 0.00909402 (10 samples)
	minimum = 0 (10 samples)
	maximum = 24.3 (10 samples)
Injected packet rate average = 0.0224818 (10 samples)
	minimum = 0.0156657 (10 samples)
	maximum = 0.0472255 (10 samples)
Accepted packet rate average = 0.0224818 (10 samples)
	minimum = 0.0156657 (10 samples)
	maximum = 0.0472255 (10 samples)
Injected flit rate average = 0.0511114 (10 samples)
	minimum = 0.0282276 (10 samples)
	maximum = 0.140765 (10 samples)
Accepted flit rate average = 0.0511114 (10 samples)
	minimum = 0.0353024 (10 samples)
	maximum = 0.100369 (10 samples)
Injected packet size average = 2.27345 (10 samples)
Accepted packet size average = 2.27345 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 14 sec (134 sec)
gpgpu_simulation_rate = 188526 (inst/sec)
gpgpu_simulation_rate = 1474 (cycle/sec)
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,197555)
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,197555)
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,197555)
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,197555)
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,197555)
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,197555)
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,197555)
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,197555)
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,197555)
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,197555)
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,197555)
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,197555)
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,197555)
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,197555)
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,197555)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(1,6,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 198055  inst.: 25409122 (ipc=293.1) sim_rate=188215 (inst/sec) elapsed = 0:0:02:15 / Sun Jul 22 14:50:59 2018
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(1,4,0) tid=(8,25,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(1,4,0) tid=(8,19,0)
GPGPU-Sim uArch: cycles simulated: 198555  inst.: 25598402 (ipc=335.8) sim_rate=188223 (inst/sec) elapsed = 0:0:02:16 / Sun Jul 22 14:51:00 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1082,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1083,197555)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1088,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1089,197555)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1094,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1095,197555)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(0,7,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1100,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1101,197555)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1106,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1107,197555)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1112,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1113,197555)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1118,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1119,197555)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1124,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1125,197555)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1130,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1131,197555)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1136,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1137,197555)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1142,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1143,197555)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(1,9,0) tid=(8,3,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(1,10,0) tid=(8,20,0)
GPGPU-Sim uArch: cycles simulated: 199055  inst.: 25889570 (ipc=418.0) sim_rate=188974 (inst/sec) elapsed = 0:0:02:17 / Sun Jul 22 14:51:01 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1503,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1504,197555)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1506,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1507,197555)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1510,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1511,197555)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1517,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1518,197555)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1520,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1521,197555)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1529,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1530,197555)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1532,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1538,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1541,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1546,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1546,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(0,13,0) tid=(8,1,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(0,15,0) tid=(8,22,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1917,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1918,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1928,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1931,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1931,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1939,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 200055  inst.: 26048930 (ipc=314.5) sim_rate=188760 (inst/sec) elapsed = 0:0:02:18 / Sun Jul 22 14:51:02 2018
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(1,1,0) tid=(8,10,0)
GPGPU-Sim uArch: cycles simulated: 204555  inst.: 26200162 (ipc=133.9) sim_rate=188490 (inst/sec) elapsed = 0:0:02:19 / Sun Jul 22 14:51:03 2018
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(0,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(0,1,0) tid=(8,2,0)
GPGPU-Sim uArch: cycles simulated: 209055  inst.: 26351106 (ipc=94.7) sim_rate=188222 (inst/sec) elapsed = 0:0:02:20 / Sun Jul 22 14:51:04 2018
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(0,1,0) tid=(8,12,0)
GPGPU-Sim uArch: cycles simulated: 214055  inst.: 26517122 (ipc=76.0) sim_rate=188064 (inst/sec) elapsed = 0:0:02:21 / Sun Jul 22 14:51:05 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(0,0,0) tid=(8,10,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(1,1,0) tid=(8,12,0)
GPGPU-Sim uArch: cycles simulated: 218555  inst.: 26666818 (ipc=66.9) sim_rate=187794 (inst/sec) elapsed = 0:0:02:22 / Sun Jul 22 14:51:06 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(1,0,0) tid=(8,16,0)
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(0,1,0) tid=(8,5,0)
GPGPU-Sim uArch: cycles simulated: 223555  inst.: 26834242 (ipc=60.4) sim_rate=187652 (inst/sec) elapsed = 0:0:02:23 / Sun Jul 22 14:51:07 2018
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(0,0,0) tid=(8,24,0)
GPGPU-Sim uArch: cycles simulated: 228555  inst.: 27001026 (ipc=56.1) sim_rate=187507 (inst/sec) elapsed = 0:0:02:24 / Sun Jul 22 14:51:08 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(1,0,0) tid=(8,24,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(1,1,0) tid=(8,9,0)
GPGPU-Sim uArch: cycles simulated: 233555  inst.: 27166850 (ipc=52.9) sim_rate=187357 (inst/sec) elapsed = 0:0:02:25 / Sun Jul 22 14:51:09 2018
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(0,0,0) tid=(8,13,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(1,0,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 238555  inst.: 27332866 (ipc=50.5) sim_rate=187211 (inst/sec) elapsed = 0:0:02:26 / Sun Jul 22 14:51:10 2018
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(0,1,0) tid=(8,15,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(1,1,0) tid=(8,15,0)
GPGPU-Sim uArch: cycles simulated: 244055  inst.: 27516130 (ipc=48.5) sim_rate=187184 (inst/sec) elapsed = 0:0:02:27 / Sun Jul 22 14:51:11 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(1,0,0) tid=(8,21,0)
GPGPU-Sim uArch: cycles simulated: 249555  inst.: 27698498 (ipc=46.8) sim_rate=187152 (inst/sec) elapsed = 0:0:02:28 / Sun Jul 22 14:51:12 2018
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(0,1,0) tid=(8,29,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(1,1,0) tid=(8,29,0)
GPGPU-Sim uArch: cycles simulated: 255055  inst.: 27876994 (ipc=45.5) sim_rate=187093 (inst/sec) elapsed = 0:0:02:29 / Sun Jul 22 14:51:13 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (57986,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (57992,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (58048,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (58076,197555), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 11 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 0.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 11 
gpu_sim_cycle = 58077
gpu_sim_insn = 2621440
gpu_ipc =      45.1373
gpu_tot_sim_cycle = 255632
gpu_tot_sim_insn = 27884002
gpu_tot_ipc =     109.0787
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 197620
gpu_stall_icnt2sh    = 565757
gpu_total_sim_rate=187140

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 484407
	L1I_total_cache_misses = 3791
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 82342, Miss = 15034, Miss_rate = 0.183, Pending_hits = 4203, Reservation_fails = 70247
	L1D_cache_core[1]: Access = 72285, Miss = 10681, Miss_rate = 0.148, Pending_hits = 2849, Reservation_fails = 47243
	L1D_cache_core[2]: Access = 85399, Miss = 14740, Miss_rate = 0.173, Pending_hits = 4638, Reservation_fails = 70845
	L1D_cache_core[3]: Access = 25202, Miss = 11516, Miss_rate = 0.457, Pending_hits = 4285, Reservation_fails = 73993
	L1D_cache_core[4]: Access = 23017, Miss = 10397, Miss_rate = 0.452, Pending_hits = 3978, Reservation_fails = 70950
	L1D_cache_core[5]: Access = 14876, Miss = 7089, Miss_rate = 0.477, Pending_hits = 2733, Reservation_fails = 48799
	L1D_cache_core[6]: Access = 14928, Miss = 7034, Miss_rate = 0.471, Pending_hits = 2787, Reservation_fails = 47219
	L1D_cache_core[7]: Access = 15126, Miss = 7134, Miss_rate = 0.472, Pending_hits = 2886, Reservation_fails = 46988
	L1D_cache_core[8]: Access = 15126, Miss = 7171, Miss_rate = 0.474, Pending_hits = 2846, Reservation_fails = 45811
	L1D_cache_core[9]: Access = 15540, Miss = 7351, Miss_rate = 0.473, Pending_hits = 3065, Reservation_fails = 44843
	L1D_cache_core[10]: Access = 15324, Miss = 7181, Miss_rate = 0.469, Pending_hits = 2865, Reservation_fails = 45314
	L1D_cache_core[11]: Access = 15378, Miss = 7272, Miss_rate = 0.473, Pending_hits = 3004, Reservation_fails = 46394
	L1D_cache_core[12]: Access = 15048, Miss = 7189, Miss_rate = 0.478, Pending_hits = 2797, Reservation_fails = 48569
	L1D_cache_core[13]: Access = 14950, Miss = 7117, Miss_rate = 0.476, Pending_hits = 2863, Reservation_fails = 48682
	L1D_cache_core[14]: Access = 70451, Miss = 10054, Miss_rate = 0.143, Pending_hits = 2749, Reservation_fails = 49545
	L1D_total_cache_accesses = 494992
	L1D_total_cache_misses = 136960
	L1D_total_cache_miss_rate = 0.2767
	L1D_total_cache_pending_hits = 48548
	L1D_total_cache_reservation_fails = 805442
	L1D_cache_data_port_util = 0.174
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 83202
	L1C_total_cache_misses = 505
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 255120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 63518
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 435569
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82697
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 369873
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 480616
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3791
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4798, 4798, 4910, 4840, 4854, 4819, 4798, 4798, 4777, 4742, 4833, 4798, 4756, 4721, 4756, 4686, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 
gpgpu_n_tot_thrd_icount = 29961472
gpgpu_n_tot_w_icount = 936296
gpgpu_n_stall_shd_mem = 1201952
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63518
gpgpu_n_mem_write_global = 128212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 2084505
gpgpu_n_store_insn = 852490
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2654158
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1201952
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1642401	W0_Idle:263154	W0_Scoreboard:705721	W1:39	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:4702	W9:0	W10:26	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2305	W17:0	W18:38528	W19:0	W20:49	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:890522
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 508144 {8:63518,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6607264 {40:107840,72:7452,136:12920,}
traffic_breakdown_coretomem[INST_ACC_R] = 1496 {8:187,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8638448 {136:63518,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1025696 {8:128212,}
traffic_breakdown_memtocore[INST_ACC_R] = 25432 {136:187,}
maxmrqlatency = 275 
maxdqlatency = 0 
maxmflatency = 778 
averagemflatency = 291 
max_icnt2mem_latency = 531 
max_icnt2sh_latency = 255631 
mrq_lat_table:18762 	850 	522 	1070 	2893 	1139 	278 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71887 	116459 	3401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20808 	21901 	42537 	63422 	37488 	5777 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4120 	25727 	31747 	1938 	3 	0 	0 	130 	444 	1109 	9765 	20829 	40796 	27910 	27229 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	312 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         7         4         4        10        10        13        10         9         5        12        12        16        12        20        10 
dram[1]:         5         4         5         5        10        10        10        10        10         4         8         8        14        18        12        22 
dram[2]:         6         7         4         4        10        12         9        12         5         9        14        12        22        28        22        14 
dram[3]:         7         6         5         5        10        12        10        10         5         8        12         8        26        10        12        16 
dram[4]: 
GPGPU-Sim PTX: cudaLaunch for 0x0x4040b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (7,1,1) blockDim = (512,1,1) 
        5         7         4         5        10        12         9         9         7         6        12         8        16        16        20        18 
dram[5]:         7         6         4         4        10        12        11        10         8         4         8        14        20        14        14        16 
maximum service time to same row:
dram[0]:     31811     32961      4166      4328     29315      9210      3584     35423     17522     17981      3974     16302     27895     18993      4495     19162 
dram[1]:     37083     18041      4631     10815     37116     14678      4297      4237     32848     21943     34680     15525     32492     25472      4357     15524 
dram[2]:     21781     25466      4322      4724     10597     15018      4811      3444     19511     33294     19417     27062     22646     16886     21578     23481 
dram[3]:     16892      9887      4663      4739     11384     25812     36494     37025     26621     32903     15692     33325     47472     14769     23379     39513 
dram[4]:     25427     31590      4437      4490     19677     10194     23532      9263     26297     33800     23456     17729     21058     32946     36507     46128 
dram[5]:     17784     22020      4756     11010     18899     17824      4753      2995     33069     27149     37278     23616     33319     29079     24477     15714 
average row accesses per activate:
dram[0]:  1.551515  1.431953  1.425926  1.368098  1.535294  1.458564  1.612500  1.416667  1.526946  1.529412  1.554913  1.642857  1.687500  1.787879  1.781065  1.737143 
dram[1]:  1.424731  1.438889  1.397436  1.542253  1.456989  1.469945  1.536585  1.503145  1.357143  1.417112  1.635803  1.614458  1.719101  1.761628  1.815287  1.886792 
dram[2]:  1.544379  1.414365  1.432258  1.353293  1.635220  1.570588  1.470238  1.563636  1.427027  1.485876  1.601190  1.606061  1.779070  1.822086  1.819277  1.708571 
dram[3]:  1.577640  1.448276  1.513158  1.513514  1.574850  1.627329  1.454545  1.482558  1.421622  1.413043  1.650602  1.604651  1.762195  1.679558  1.776471  1.751445 
dram[4]:  1.423077  1.392473  1.348101  1.432258  1.537572  1.447917  1.573248  1.490909  1.525424  1.434783  1.658537  1.571429  1.804734  1.666667  1.833333  1.775758 
dram[5]:  1.485714  1.413408  1.531034  1.493333  1.531429  1.483333  1.642857  1.530864  1.468571  1.405263  1.795918  1.674847  1.781065  1.812121  1.781065  1.700565 
average row locality = 25544/16272 = 1.569813
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       161       151       138       136       160       161       156       156       155       160       160       162       170       170       180       180 
dram[1]:       162       160       133       134       166       162       156       147       164       162       157       156       174       176       170       180 
dram[2]:       163       158       134       137       159       164       153       158       161       160       159       158       175       171       180       175 
dram[3]:       160       156       138       136       163       161       157       153       159       158       162       163       165       175       180       181 
dram[4]:       160       162       129       136       162       168       150       151       164       160       163       154       176       174       178       175 
dram[5]:       160       156       137       134       162       162       153       154       158       162       157       162       174       174       178       176 
total reads: 15368
bank skew: 181/129 = 1.40
chip skew: 2567/2556 = 1.00
number of total write accesses:
dram[0]:        95        91        93        87       101       103       102        99       100       100       109       114       127       125       121       124 
dram[1]:       103        99        85        85       105       107        96        92       102       103       108       112       132       127       115       120 
dram[2]:        98        98        88        89       101       103        94       100       103       103       110       107       131       126       122       124 
dram[3]:        94        96        92        88       100       101        99       102       104       102       112       113       124       129       122       122 
dram[4]:        99        97        84        86       104       110        97        95       106       104       109       110       129       131       119       118 
dram[5]:       100        97        85        90       106       105       100        94        99       105       107       111       127       125       123       125 
total reads: 10176
bank skew: 132/84 = 1.57
chip skew: 1700/1691 = 1.01
average mf latency per bank:
dram[0]:       2106      2210      2232      2315      2853      2859      2161      2249      2412      2398      2155      2098      1866      1930      1961      1971
dram[1]:       1995      1987      2269      2257      2738      2716      2144      2273      2290      2218      2066      1991      1869      1873      1942      1893
dram[2]:       2075      2052      2323      2225      2904      2742      2285      2131      2394      2315      2141      2072      1900      1926      1963      1845
dram[3]:       2117      2114      2249      2222      2863      2840      2215      2162      2612      2288      2122      2065      1928      1891      1987      1905
dram[4]:       2093      2055      2430      2304      2768      2651      2242      2275      2302      2251      2119      2086      1926      1889      1983      1949
dram[5]:       2059      2012      2295      2158      2783      2700      2225      2159      2405      2101      2094      1994      2004      1880      1903      1820
maximum mf latency per bank:
dram[0]:        710       642       688       736       635       621       665       758       622       685       745       638       686       734       689       680
dram[1]:        643       603       695       616       617       660       664       709       689       634       706       645       612       611       706       613
dram[2]:        653       697       670       662       641       634       626       649       642       615       696       664       661       692       667       766
dram[3]:        697       603       778       614       662       567       643       630       734       645       664       659       654       652       672       668
dram[4]:        635       655       654       641       662       642       659       630       646       615       614       626       671       702       623       707
dram[5]:        670       598       666       680       673       633       701       651       661       666       683       628       656       671       675       704

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337425 n_nop=323519 n_act=2714 n_pre=2698 n_req=4247 n_rd=5112 n_write=3382 bw_util=0.05035
n_activity=78673 dram_eff=0.2159
bk0: 322a 330802i bk1: 302a 330824i bk2: 276a 331146i bk3: 272a 331276i bk4: 320a 330787i bk5: 322a 330345i bk6: 312a 330571i bk7: 312a 330331i bk8: 310a 330963i bk9: 320a 330598i bk10: 320a 330279i bk11: 324a 330008i bk12: 340a 329605i bk13: 340a 329692i bk14: 360a 329425i bk15: 360a 329747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0992398
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337425 n_nop=323475 n_act=2733 n_pre=2717 n_req=4250 n_rd=5118 n_write=3382 bw_util=0.05038
n_activity=79540 dram_eff=0.2137
bk0: 324a 330459i bk1: 320a 330527i bk2: 266a 331482i bk3: 268a 331586i bk4: 332a 330289i bk5: 324a 330085i bk6: 312a 330465i bk7: 294a 330808i bk8: 328a 329504i bk9: 324a 330113i bk10: 314a 330313i bk11: 312a 330402i bk12: 348a 329402i bk13: 352a 329229i bk14: 340a 330061i bk15: 360a 329716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0944121
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337425 n_nop=323507 n_act=2705 n_pre=2689 n_req=4262 n_rd=5130 n_write=3394 bw_util=0.05052
n_activity=79178 dram_eff=0.2153
bk0: 326a 330919i bk1: 316a 330411i bk2: 268a 331463i bk3: 274a 331115i bk4: 318a 330772i bk5: 328a 330623i bk6: 306a 330760i bk7: 316a 330516i bk8: 322a 330095i bk9: 320a 330361i bk10: 318a 330121i bk11: 316a 330205i bk12: 350a 329279i bk13: 342a 329648i bk14: 360a 329802i bk15: 350a 329643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0996103
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337425 n_nop=323495 n_act=2706 n_pre=2690 n_req=4267 n_rd=5134 n_write=3400 bw_util=0.05058
n_activity=77931 dram_eff=0.219
bk0: 320a 330888i bk1: 312a 330493i bk2: 276a 331481i bk3: 272a 331469i bk4: 326a 330624i bk5: 322a 330762i bk6: 314a 330141i bk7: 306a 330268i bk8: 318a 329937i bk9: 316a 330343i bk10: 324a 330220i bk11: 326a 329889i bk12: 330a 329562i bk13: 350a 329046i bk14: 360a 329582i bk15: 362a 329375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.106121
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337425 n_nop=323441 n_act=2740 n_pre=2724 n_req=4260 n_rd=5124 n_write=3396 bw_util=0.0505
n_activity=78925 dram_eff=0.2159
bk0: 320a 330284i bk1: 324a 330095i bk2: 258a 331485i bk3: 272a 331283i bk4: 324a 330536i bk5: 336a 329493i bk6: 300a 330875i bk7: 302a 330332i bk8: 328a 330397i bk9: 320a 330098i bk10: 326a 330099i bk11: 308a 330055i bk12: 352a 329412i bk13: 348a 329077i bk14: 356a 329965i bk15: 350a 329902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.10311
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=337425 n_nop=323575 n_act=2675 n_pre=2659 n_req=4258 n_rd=5118 n_write=3398 bw_util=0.05048
n_activity=79244 dram_eff=0.2149
bk0: 320a 330631i bk1: 312a 330725i bk2: 274a 331857i bk3: 268a 331658i bk4: 324a 330552i bk5: 324a 330231i bk6: 306a 330908i bk7: 308a 330884i bk8: 316a 330230i bk9: 324a 330174i bk10: 314a 330754i bk11: 324a 330294i bk12: 348a 329764i bk13: 348a 329821i bk14: 356a 329604i bk15: 352a 329295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0997318

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16074, Miss = 1280, Miss_rate = 0.080, Pending_hits = 55, Reservation_fails = 373
L2_cache_bank[1]: Access = 16054, Miss = 1276, Miss_rate = 0.079, Pending_hits = 57, Reservation_fails = 194
L2_cache_bank[2]: Access = 15830, Miss = 1282, Miss_rate = 0.081, Pending_hits = 51, Reservation_fails = 128
L2_cache_bank[3]: Access = 15974, Miss = 1277, Miss_rate = 0.080, Pending_hits = 64, Reservation_fails = 200
L2_cache_bank[4]: Access = 16125, Miss = 1284, Miss_rate = 0.080, Pending_hits = 64, Reservation_fails = 126
L2_cache_bank[5]: Access = 15865, Miss = 1281, Miss_rate = 0.081, Pending_hits = 65, Reservation_fails = 222
L2_cache_bank[6]: Access = 16390, Miss = 1284, Miss_rate = 0.078, Pending_hits = 57, Reservation_fails = 169
L2_cache_bank[7]: Access = 16092, Miss = 1283, Miss_rate = 0.080, Pending_hits = 64, Reservation_fails = 92
L2_cache_bank[8]: Access = 15980, Miss = 1282, Miss_rate = 0.080, Pending_hits = 67, Reservation_fails = 122
L2_cache_bank[9]: Access = 15743, Miss = 1280, Miss_rate = 0.081, Pending_hits = 58, Reservation_fails = 213
L2_cache_bank[10]: Access = 15949, Miss = 1279, Miss_rate = 0.080, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[11]: Access = 15858, Miss = 1280, Miss_rate = 0.081, Pending_hits = 58, Reservation_fails = 112
L2_total_cache_accesses = 191934
L2_total_cache_misses = 15368
L2_total_cache_miss_rate = 0.0801
L2_total_cache_pending_hits = 714
L2_total_cache_reservation_fails = 1951
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48563
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14292
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 127171
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1041
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 955
L2_cache_data_port_util = 0.130
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=446788
icnt_total_pkts_simt_to_mem=366358
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.72297
	minimum = 6
	maximum = 86
Network latency average = 8.41254
	minimum = 6
	maximum = 83
Slowest packet = 358770
Flit latency average = 7.54915
	minimum = 6
	maximum = 79
Slowest flit = 753660
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.016151
	minimum = 5.16556e-05 (at node 3)
	maximum = 0.0545311 (at node 14)
Accepted packet rate average = 0.016151
	minimum = 5.16556e-05 (at node 3)
	maximum = 0.0545311 (at node 14)
Injected flit rate average = 0.0382493
	minimum = 5.16556e-05 (at node 3)
	maximum = 0.192279 (at node 14)
Accepted flit rate average= 0.0382493
	minimum = 0.000258278 (at node 3)
	maximum = 0.068943 (at node 19)
Injected packet length average = 2.36824
Accepted packet length average = 2.36824
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3973 (11 samples)
	minimum = 6 (11 samples)
	maximum = 89.1818 (11 samples)
Network latency average = 11.6325 (11 samples)
	minimum = 6 (11 samples)
	maximum = 73.3636 (11 samples)
Flit latency average = 10.4636 (11 samples)
	minimum = 6 (11 samples)
	maximum = 69.7273 (11 samples)
Fragmentation average = 0.00826729 (11 samples)
	minimum = 0 (11 samples)
	maximum = 22.0909 (11 samples)
Injected packet rate average = 0.0219063 (11 samples)
	minimum = 0.0142462 (11 samples)
	maximum = 0.0478896 (11 samples)
Accepted packet rate average = 0.0219063 (11 samples)
	minimum = 0.0142462 (11 samples)
	maximum = 0.0478896 (11 samples)
Injected flit rate average = 0.0499421 (11 samples)
	minimum = 0.0256662 (11 samples)
	maximum = 0.145448 (11 samples)
Accepted flit rate average = 0.0499421 (11 samples)
	minimum = 0.0321165 (11 samples)
	maximum = 0.0975121 (11 samples)
Injected packet size average = 2.27981 (11 samples)
Accepted packet size average = 2.27981 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 29 sec (149 sec)
gpgpu_simulation_rate = 187140 (inst/sec)
gpgpu_simulation_rate = 1715 (cycle/sec)
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,255632)
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,255632)
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,255632)
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,255632)
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,255632)
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,255632)
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,255632)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114,255632), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(6,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (281,255632), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (287,255632), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (383,255632), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (389,255632), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,255632), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1171,255632), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 12 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 10.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 12 
gpu_sim_cycle = 1172
gpu_sim_insn = 37040
gpu_ipc =      31.6041
gpu_tot_sim_cycle = 256804
gpu_tot_sim_insn = 27921042
gpu_tot_ipc =     108.7251
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 197620
gpu_stall_icnt2sh    = 565758
gpu_total_sim_rate=187389

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 485263
	L1I_total_cache_misses = 3951
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 82342, Miss = 15034, Miss_rate = 0.183, Pending_hits = 4203, Reservation_fails = 70247
	L1D_cache_core[1]: Access = 72285, Miss = 10681, Miss_rate = 0.148, Pending_hits = 2849, Reservation_fails = 47243
	L1D_cache_core[2]: Access = 85399, Miss = 14740, Miss_rate = 0.173, Pending_hits = 4638, Reservation_fails = 70845
	L1D_cache_core[3]: Access = 25202, Miss = 11516, Miss_rate = 0.457, Pending_hits = 4285, Reservation_fails = 73993
	L1D_cache_core[4]: Access = 23017, Miss = 10397, Miss_rate = 0.452, Pending_hits = 3978, Reservation_fails = 70950
	L1D_cache_core[5]: Access = 14876, Miss = 7089, Miss_rate = 0.477, Pending_hits = 2733, Reservation_fails = 48799
	L1D_cache_core[6]: Access = 14928, Miss = 7034, Miss_rate = 0.471, Pending_hits = 2787, Reservation_fails = 47219
	L1D_cache_core[7]: Access = 15126, Miss = 7134, Miss_rate = 0.472, Pending_hits = 2886, Reservation_fails = 46988
	L1D_cache_core[8]: Access = 15126, Miss = 7171, Miss_rate = 0.474, Pending_hits = 2846, Reservation_fails = 45811
	L1D_cache_core[9]: Access = 15540, Miss = 7351, Miss_rate = 0.473, Pending_hits = 3065, Reservation_fails = 44843
	L1D_cache_core[10]: Access = 15426, Miss = 7232, Miss_rate = 0.469, Pending_hits = 2866, Reservation_fails = 45566
	L1D_cache_core[11]: Access = 15378, Miss = 7272, Miss_rate = 0.473, Pending_hits = 3004, Reservation_fails = 46394
	L1D_cache_core[12]: Access = 15048, Miss = 7189, Miss_rate = 0.478, Pending_hits = 2797, Reservation_fails = 48569
	L1D_cache_core[13]: Access = 14950, Miss = 7117, Miss_rate = 0.476, Pending_hits = 2863, Reservation_fails = 48682
	L1D_cache_core[14]: Access = 70451, Miss = 10054, Miss_rate = 0.143, Pending_hits = 2749, Reservation_fails = 49545
	L1D_total_cache_accesses = 495094
	L1D_total_cache_misses = 137011
	L1D_total_cache_miss_rate = 0.2767
	L1D_total_cache_pending_hits = 48549
	L1D_total_cache_reservation_fails = 805694
	L1D_cache_data_port_util = 0.174
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 83320
	L1C_total_cache_misses = 505
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 255120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 63569
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 435764
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82815
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 369930
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 481312
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3951
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4808, 4808, 4920, 4850, 4864, 4829, 4808, 4808, 4787, 4752, 4843, 4808, 4766, 4731, 4766, 4696, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 
gpgpu_n_tot_thrd_icount = 29998976
gpgpu_n_tot_w_icount = 937468
gpgpu_n_stall_shd_mem = 1202300
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63569
gpgpu_n_mem_write_global = 128262
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 2084605
gpgpu_n_store_insn = 852540
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2657892
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1202300
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1642404	W0_Idle:266788	W0_Scoreboard:706982	W1:39	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:4702	W9:0	W10:26	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2305	W17:0	W18:38554	W19:0	W20:49	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891668
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 508552 {8:63569,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6609264 {40:107890,72:7452,136:12920,}
traffic_breakdown_coretomem[INST_ACC_R] = 1584 {8:198,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8645384 {136:63569,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1026096 {8:128262,}
traffic_breakdown_memtocore[INST_ACC_R] = 26928 {136:198,}
maxmrqlatency = 275 
maxdqlatency = 0 
maxmflatency = 778 
averagemflatency = 291 
max_icnt2mem_latency = 531 
max_icnt2sh_latency = 256803 
mrq_lat_table:18764 	850 	522 	1070 	2893 	1139 	278 	29 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71978 	116469 	3401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20848 	21927 	42583 	63422 	37488 	5777 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4126 	25733 	31763 	1958 	6 	0 	0 	130 	444 	1109 	9765 	20829 	40796 	27910 	27279 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	314 	184 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         7         4         4        10        10        13        10         9         5        12        12        16        12        20        10 
dram[1]:         5         4         5         5        10        10        10        10        10         4         8         8        14        18        12        22 
dram[2]:         6         7         4         4        10        12         9        12         5         9        14        12        22        28        22        14 
dram[3]:         7         6         5         5        10        12        10        10         5         8        12         8        26        10        12        16 
dram[4]:         5         7         4         5        10        12         9         9         7         6        12         8        16        16        20        18 
dram[5]:         7         6         4         4        10        12        11        10         8         4         8        14        20        14        14        16 
maximum service time to same row:
dram[0]:     31811     32961      4166      4328     29315      9210      3584     35423     17522     17981      3974     16302     27895     18993      4495     19162 
dram[1]:     37083     18041      4631     10815     37116     14678      4297      4237     32848     21943     34680     15525     32492     25472      4357     15524 
dram[2]:     21781     25466      4322      4724     10597     15018      4811      3444     19511     33294     19417     27062     22646     16886     21578     23481 
dram[3]:     16892      9887      4663      4739     11384     25812     36494     37025     26621     32903     15692     33325     47472     14769     23379     39513 
dram[4]:     25427     31590      4437      4490     19677     10194     23532      9263     26297     33800     23456     17729     21058     32946     36507     46128 
dram[5]:     17784     22020      4756     11010     18899     17824      4753      2995     33069     27149     37278     23616     33319     29079     24477     15714 
average row accesses per activate:
dram[0]:  1.551515  1.431953  1.425926  1.368098  1.535294  1.458564  1.612500  1.416667  1.526946  1.529412  1.554913  1.642857  1.687500  1.787879  1.781065  1.737143 
dram[1]:  1.424731  1.438889  1.397436  1.542253  1.456989  1.469945  1.536585  1.503145  1.357143  1.417112  1.641975  1.614458  1.719101  1.761628  1.821656  1.886792 
dram[2]:  1.544379  1.414365  1.432258  1.353293  1.635220  1.570588  1.470238  1.563636  1.427027  1.485876  1.601190  1.606061  1.779070  1.822086  1.819277  1.708571 
dram[3]:  1.577640  1.448276  1.513158  1.513514  1.574850  1.627329  1.454545  1.482558  1.421622  1.413043  1.650602  1.604651  1.762195  1.679558  1.776471  1.751445 
dram[4]:  1.423077  1.392473  1.348101  1.432258  1.537572  1.447917  1.573248  1.490909  1.525424  1.434783  1.658537  1.571429  1.804734  1.666667  1.833333  1.775758 
dram[5]:  1.485714  1.413408  1.531034  1.493333  1.531429  1.483333  1.642857  1.530864  1.468571  1.405263  1.795918  1.674847  1.781065  1.812121  1.781065  1.700565 
average row locality = 25546/16272 = 1.569936
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       161       151       138       136       160       161       156       156       155       160       160       162       170       170       180       180 
dram[1]:       162       160       133       134       166       162       156       147       164       162       157       156       174       176       171       180 
dram[2]:       163       158       134       137       159       164       153       158       161       160       159       158       175       171       180       175 
dram[3]:       160       156       138       136       163       161       157       153       159       158       162       163       165       175       180       181 
dram[4]:       160       162       129       136       162       168       150       151       164       160       163       154       176       174       178       175 
dram[5]:       160       156       137       134       162       162       153       154       158       162       157       162       174       174       178       176 
total reads: 15369
bank skew: 181/129 = 1.40
chip skew: 2567/2556 = 1.00
number of total write accesses:
dram[0]:        95        91        93        87       101       103       102        99       100       100       109       114       127       125       121       124 
dram[1]:       103        99        85        85       105       107        96        92       102       103       109       112       132       127       115       120 
dram[2]:        98        98        88        89       101       103        94       100       103       103       110       107       131       126       122       124 
dram[3]:        94        96        92        88       100       101        99       102       104       102       112       113       124       129       122       122 
dram[4]:        99        97        84        86       104       110        97        95       106       104       109       110       129       131       119       118 
dram[5]:       100        97        85        90       106       105       100        94        99       105       107       111       127       125       123       125 
total reads: 10177
bank skew: 132/84 = 1.57
chip skew: 1700/1691 = 1.01
average mf latency per bank:
dram[0]:       2109      2211      2232      2315      2853      2859      2161      2249      2412      2398      2155      2098      1866      1930      1964      1975
dram[1]:       1997      1988      2269      2257      2738      2716      2144      2273      2290      2218      2058      1991      1869      1873      1940      1897
dram[2]:       2077      2053      2323      2225      2904      2742      2285      2131      2394      2315      2141      2072      1900      1926      1968      1849
dram[3]:       2118      2116      2249      2222      2863      2840      2215      2162      2612      2288      2122      2065      1928      1891      1991      1909
dram[4]:       2094      2056      2430      2304      2768      2651      2242      2275      2302      2251      2119      2086      1926      1889      1987      1953
dram[5]:       2060      2013      2295      2158      2783      2700      2225      2159      2405      2101      2094      1994      2004      1880      1907      1824
maximum mf latency per bank:
dram[0]:        710       642       688       736       635       621       665       758       622       685       745       638       686       734       689       680
dram[1]:        643       603       695       616       617       660       664       709       689       634       706       645       612       611       706       613
dram[2]:        653       697       670       662       641       634       626       649       642       615       696       664       661       692       667       766
dram[3]:        697       603       778       614       662       567       643       630       734       645       664       659       654       652       672       668
dram[4]:        635       655       654       641       662       642       659       630       646       615       614       626       671       702       623       707
dram[5]:        670       598       666       680       673       633       701       651       661       666       683       628       656       671       675       704

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338971 n_nop=325065 n_act=2714 n_pre=2698 n_req=4247 n_rd=5112 n_write=3382 bw_util=0.05012
n_activity=78673 dram_eff=0.2159
bk0: 322a 332348i bk1: 302a 332370i bk2: 276a 332692i bk3: 272a 332822i bk4: 320a 332333i bk5: 322a 331891i bk6: 312a 332117i bk7: 312a 331877i bk8: 310a 332509i bk9: 320a 332144i bk10: 320a 331825i bk11: 324a 331554i bk12: 340a 331151i bk13: 340a 331238i bk14: 360a 330971i bk15: 360a 331293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0987872
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338971 n_nop=325017 n_act=2733 n_pre=2717 n_req=4252 n_rd=5120 n_write=3384 bw_util=0.05018
n_activity=79569 dram_eff=0.2138
bk0: 324a 332005i bk1: 320a 332073i bk2: 266a 333028i bk3: 268a 333132i bk4: 332a 331835i bk5: 324a 331631i bk6: 312a 332011i bk7: 294a 332354i bk8: 328a 331050i bk9: 324a 331659i bk10: 314a 331841i bk11: 312a 331948i bk12: 348a 330948i bk13: 352a 330775i bk14: 342a 331603i bk15: 360a 331262i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0939815
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338971 n_nop=325053 n_act=2705 n_pre=2689 n_req=4262 n_rd=5130 n_write=3394 bw_util=0.05029
n_activity=79178 dram_eff=0.2153
bk0: 326a 332465i bk1: 316a 331957i bk2: 268a 333009i bk3: 274a 332661i bk4: 318a 332318i bk5: 328a 332169i bk6: 306a 332306i bk7: 316a 332062i bk8: 322a 331641i bk9: 320a 331907i bk10: 318a 331667i bk11: 316a 331751i bk12: 350a 330825i bk13: 342a 331194i bk14: 360a 331348i bk15: 350a 331189i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.099156
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338971 n_nop=325041 n_act=2706 n_pre=2690 n_req=4267 n_rd=5134 n_write=3400 bw_util=0.05035
n_activity=77931 dram_eff=0.219
bk0: 320a 332434i bk1: 312a 332039i bk2: 276a 333027i bk3: 272a 333015i bk4: 326a 332170i bk5: 322a 332308i bk6: 314a 331687i bk7: 306a 331814i bk8: 318a 331483i bk9: 316a 331889i bk10: 324a 331766i bk11: 326a 331435i bk12: 330a 331108i bk13: 350a 330592i bk14: 360a 331128i bk15: 362a 330921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.105637
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338971 n_nop=324987 n_act=2740 n_pre=2724 n_req=4260 n_rd=5124 n_write=3396 bw_util=0.05027
n_activity=78925 dram_eff=0.2159
bk0: 320a 331830i bk1: 324a 331641i bk2: 258a 333031i bk3: 272a 332829i bk4: 324a 332082i bk5: 336a 331039i bk6: 300a 332421i bk7: 302a 331878i bk8: 328a 331943i bk9: 320a 331644i bk10: 326a 331645i bk11: 308a 331601i bk12: 352a 330958i bk13: 348a 330623i bk14: 356a 331511i bk15: 350a 331448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.10264
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=338971 n_nop=325121 n_act=2675 n_pre=2659 n_req=4258 n_rd=5118 n_write=3398 bw_util=0.05025
n_activity=79244 dram_eff=0.2149
bk0: 320a 332177i bk1: 312a 332271i bk2: 274a 333403i bk3: 268a 333204i bk4: 324a 332098i bk5: 324a 331777i bk6: 306a 332454i bk7: 308a 332430i bk8: 316a 331776i bk9: 324a 331720i bk10: 314a 332300i bk11: 324a 331840i bk12: 348a 331310i bk13: 348a 331367i bk14: 356a 331150i bk15: 352a 330841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0992769

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16082, Miss = 1280, Miss_rate = 0.080, Pending_hits = 55, Reservation_fails = 373
L2_cache_bank[1]: Access = 16062, Miss = 1276, Miss_rate = 0.079, Pending_hits = 57, Reservation_fails = 194
L2_cache_bank[2]: Access = 15847, Miss = 1283, Miss_rate = 0.081, Pending_hits = 51, Reservation_fails = 128
L2_cache_bank[3]: Access = 15982, Miss = 1277, Miss_rate = 0.080, Pending_hits = 64, Reservation_fails = 200
L2_cache_bank[4]: Access = 16140, Miss = 1284, Miss_rate = 0.080, Pending_hits = 64, Reservation_fails = 126
L2_cache_bank[5]: Access = 15873, Miss = 1281, Miss_rate = 0.081, Pending_hits = 65, Reservation_fails = 222
L2_cache_bank[6]: Access = 16398, Miss = 1284, Miss_rate = 0.078, Pending_hits = 57, Reservation_fails = 169
L2_cache_bank[7]: Access = 16100, Miss = 1283, Miss_rate = 0.080, Pending_hits = 64, Reservation_fails = 92
L2_cache_bank[8]: Access = 15988, Miss = 1282, Miss_rate = 0.080, Pending_hits = 67, Reservation_fails = 122
L2_cache_bank[9]: Access = 15751, Miss = 1280, Miss_rate = 0.081, Pending_hits = 58, Reservation_fails = 213
L2_cache_bank[10]: Access = 15957, Miss = 1279, Miss_rate = 0.080, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[11]: Access = 15866, Miss = 1280, Miss_rate = 0.081, Pending_hits = 58, Reservation_fails = 112
L2_total_cache_accesses = 192046
L2_total_cache_misses = 15369
L2_total_cache_miss_rate = 0.0800
L2_total_cache_pending_hits = 714
L2_total_cache_reservation_fails = 1951
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14293
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 127221
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1041
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 118
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 955
L2_cache_data_port_util = 0.129
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=447148
icnt_total_pkts_simt_to_mem=366520
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.0045
	minimum = 6
	maximum = 162
Network latency average = 21.9464
	minimum = 6
	maximum = 147
Slowest packet = 383958
Flit latency average = 31.5709
	minimum = 6
	maximum = 143
Slowest flit = 813392
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00707875
	minimum = 0 (at node 2)
	maximum = 0.0887372 (at node 10)
Accepted packet rate average = 0.00707875
	minimum = 0 (at node 2)
	maximum = 0.0887372 (at node 10)
Injected flit rate average = 0.016496
	minimum = 0 (at node 2)
	maximum = 0.131399 (at node 10)
Accepted flit rate average= 0.016496
	minimum = 0 (at node 2)
	maximum = 0.273038 (at node 10)
Injected packet length average = 2.33036
Accepted packet length average = 2.33036
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2812 (12 samples)
	minimum = 6 (12 samples)
	maximum = 95.25 (12 samples)
Network latency average = 12.492 (12 samples)
	minimum = 6 (12 samples)
	maximum = 79.5 (12 samples)
Flit latency average = 12.2226 (12 samples)
	minimum = 6 (12 samples)
	maximum = 75.8333 (12 samples)
Fragmentation average = 0.00757835 (12 samples)
	minimum = 0 (12 samples)
	maximum = 20.25 (12 samples)
Injected packet rate average = 0.0206707 (12 samples)
	minimum = 0.013059 (12 samples)
	maximum = 0.0512936 (12 samples)
Accepted packet rate average = 0.0206707 (12 samples)
	minimum = 0.013059 (12 samples)
	maximum = 0.0512936 (12 samples)
Injected flit rate average = 0.0471549 (12 samples)
	minimum = 0.0235273 (12 samples)
	maximum = 0.144277 (12 samples)
Accepted flit rate average = 0.0471549 (12 samples)
	minimum = 0.0294402 (12 samples)
	maximum = 0.112139 (12 samples)
Injected packet size average = 2.28125 (12 samples)
Accepted packet size average = 2.28125 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 29 sec (149 sec)
gpgpu_simulation_rate = 187389 (inst/sec)
gpgpu_simulation_rate = 1723 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,256804)
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,256804)
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,256804)
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,256804)
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,256804)
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,256804)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(0,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 257804  inst.: 28016440 (ipc=95.4) sim_rate=186776 (inst/sec) elapsed = 0:0:02:30 / Sun Jul 22 14:51:14 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(1,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2910,256804), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3106,256804), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3194,256804), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3202,256804), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3206,256804), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3267,256804), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 13 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 6.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 13 
gpu_sim_cycle = 3268
gpu_sim_insn = 265690
gpu_ipc =      81.3005
gpu_tot_sim_cycle = 260072
gpu_tot_sim_insn = 28186732
gpu_tot_ipc =     108.3805
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 197620
gpu_stall_icnt2sh    = 565767
gpu_total_sim_rate=187911

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 490858
	L1I_total_cache_misses = 4555
	L1I_total_cache_miss_rate = 0.0093
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 82342, Miss = 15034, Miss_rate = 0.183, Pending_hits = 4203, Reservation_fails = 70247
	L1D_cache_core[1]: Access = 72285, Miss = 10681, Miss_rate = 0.148, Pending_hits = 2849, Reservation_fails = 47243
	L1D_cache_core[2]: Access = 85437, Miss = 14762, Miss_rate = 0.173, Pending_hits = 4654, Reservation_fails = 70845
	L1D_cache_core[3]: Access = 25241, Miss = 11539, Miss_rate = 0.457, Pending_hits = 4301, Reservation_fails = 73993
	L1D_cache_core[4]: Access = 23055, Miss = 10419, Miss_rate = 0.452, Pending_hits = 3994, Reservation_fails = 70950
	L1D_cache_core[5]: Access = 14914, Miss = 7111, Miss_rate = 0.477, Pending_hits = 2749, Reservation_fails = 48800
	L1D_cache_core[6]: Access = 14967, Miss = 7057, Miss_rate = 0.472, Pending_hits = 2803, Reservation_fails = 47219
	L1D_cache_core[7]: Access = 15149, Miss = 7148, Miss_rate = 0.472, Pending_hits = 2895, Reservation_fails = 46988
	L1D_cache_core[8]: Access = 15126, Miss = 7171, Miss_rate = 0.474, Pending_hits = 2846, Reservation_fails = 45811
	L1D_cache_core[9]: Access = 15540, Miss = 7351, Miss_rate = 0.473, Pending_hits = 3065, Reservation_fails = 44843
	L1D_cache_core[10]: Access = 15426, Miss = 7232, Miss_rate = 0.469, Pending_hits = 2866, Reservation_fails = 45566
	L1D_cache_core[11]: Access = 15378, Miss = 7272, Miss_rate = 0.473, Pending_hits = 3004, Reservation_fails = 46394
	L1D_cache_core[12]: Access = 15048, Miss = 7189, Miss_rate = 0.478, Pending_hits = 2797, Reservation_fails = 48569
	L1D_cache_core[13]: Access = 14950, Miss = 7117, Miss_rate = 0.476, Pending_hits = 2863, Reservation_fails = 48682
	L1D_cache_core[14]: Access = 70451, Miss = 10054, Miss_rate = 0.143, Pending_hits = 2749, Reservation_fails = 49545
	L1D_total_cache_accesses = 495309
	L1D_total_cache_misses = 137137
	L1D_total_cache_miss_rate = 0.2769
	L1D_total_cache_pending_hits = 48638
	L1D_total_cache_reservation_fails = 805695
	L1D_cache_data_port_util = 0.172
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 84766
	L1C_total_cache_misses = 595
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 255120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 63605
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 435764
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84171
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73532
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 369931
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 486303
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4555
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4808, 4808, 4920, 4850, 4864, 4829, 4808, 4808, 4787, 4752, 4843, 4808, 4766, 4731, 4766, 4696, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 
gpgpu_n_tot_thrd_icount = 30291936
gpgpu_n_tot_w_icount = 946623
gpgpu_n_stall_shd_mem = 1202331
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63605
gpgpu_n_mem_write_global = 128352
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 2087490
gpgpu_n_store_insn = 855420
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2703924
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1202331
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1642952	W0_Idle:277162	W0_Scoreboard:724705	W1:54	W2:60	W3:0	W4:30	W5:0	W6:0	W7:0	W8:4702	W9:0	W10:26	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2330	W17:0	W18:38554	W19:0	W20:49	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:900243
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 508840 {8:63605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6621504 {40:107890,72:7452,136:13010,}
traffic_breakdown_coretomem[INST_ACC_R] = 1920 {8:240,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8650280 {136:63605,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1026816 {8:128352,}
traffic_breakdown_memtocore[INST_ACC_R] = 32640 {136:240,}
maxmrqlatency = 275 
maxdqlatency = 0 
maxmflatency = 778 
averagemflatency = 291 
max_icnt2mem_latency = 531 
max_icnt2sh_latency = 260071 
mrq_lat_table:18889 	857 	526 	1087 	2938 	1177 	342 	55 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	71990 	116589 	3401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20943 	21954 	42621 	63436 	37488 	5777 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4154 	25746 	31764 	1958 	6 	0 	0 	130 	444 	1109 	9765 	20829 	40796 	27910 	27369 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	316 	186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         7         4         4        10        10        13        10         9         5        12        12        16        12        20        10 
dram[1]:         5         4         5         5        10        10        10        10        10         4        12         8        14        18        12        22 
dram[2]:         6         7         4         4        10        12         9        12         5         9        14        12        22        28        22        14 
dram[3]:         7         6         5         5        10        12        10        10         5         8        12        12        26        10        12        16 
dram[4]:         5         7         4         5        10        12         9         9         7         6        12         8        16        16        20        18 
dram[5]:         7         6         4         4        10        12        11        10         8         4        10        14        20        14        14        16 
maximum service time to same row:
dram[0]:     31811     32961      4166      4328     29315      9210      3584     35423     17522     17981      3974     16302     27895     18993      4495     19162 
dram[1]:     37083     18041      4631     10815     37116     14678      4297      4237     32848     21943     34680     15525     32492     25472      4357     15524 
dram[2]:     21781     25466      4322      4724     10597     15018      4811      3444     19511     33294     19417     27062     22646     16886     21578     23481 
dram[3]:     16892      9887      4663      4739     11384     25812     36494     37025     26621     32903     15692     33325     47472     14769     23379     39513 
dram[4]:     25427     31590      4437      4490     19677     10194     23532      9263     26297     33800     23456     17729     21058     32946     36507     46128 
dram[5]:     17784     22020      4756     11010     18899     17824      4753      2995     33069     27149     37278     23616     33319     29079     24477     15714 
average row accesses per activate:
dram[0]:  1.557576  1.429412  1.429448  1.368098  1.529070  1.453552  1.621118  1.416667  1.523810  1.543860  1.637931  1.701754  1.689265  1.784431  1.777778  1.734463 
dram[1]:  1.422460  1.438889  1.410256  1.545455  1.456989  1.467391  1.536145  1.493827  1.357143  1.426316  1.710843  1.676647  1.716667  1.758621  1.816456  1.881250 
dram[2]:  1.544379  1.419889  1.429487  1.351190  1.631250  1.567251  1.467456  1.556886  1.422460  1.494444  1.664706  1.676647  1.765714  1.824242  1.820359  1.708571 
dram[3]:  1.574074  1.445714  1.506493  1.527027  1.574850  1.619632  1.457627  1.479769  1.421622  1.432432  1.712575  1.660920  1.759036  1.681319  1.767442  1.742857 
dram[4]:  1.423077  1.390374  1.350000  1.426752  1.534483  1.447917  1.573248  1.493976  1.525424  1.451613  1.716867  1.619883  1.800000  1.657754  1.834356  1.771084 
dram[5]:  1.480226  1.418994  1.531034  1.493333  1.531429  1.478022  1.651613  1.533333  1.474860  1.424084  1.841060  1.737805  1.777778  1.813253  1.786982  1.696629 
average row locality = 25872/16398 = 1.577753
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       161       151       138       136       160       161       156       156       156       162       168       168       172       172       180       180 
dram[1]:       162       160       133       134       166       162       156       147       164       164       165       162       176       178       171       180 
dram[2]:       163       158       134       137       159       164       153       158       162       163       165       164       177       173       180       175 
dram[3]:       160       156       138       136       163       161       157       153       159       160       168       169       167       177       180       181 
dram[4]:       160       162       129       136       162       168       150       151       164       163       169       160       177       176       178       175 
dram[5]:       160       156       137       134       162       162       153       154       161       164       163       168       176       176       178       176 
total reads: 15487
bank skew: 181/129 = 1.40
chip skew: 2585/2577 = 1.00
number of total write accesses:
dram[0]:        96        92        95        87       103       105       105        99       100       102       117       123       127       126       124       127 
dram[1]:       104        99        87        87       105       108        99        95       102       107       119       118       133       128       116       121 
dram[2]:        98        99        89        90       102       104        95       102       104       106       118       116       132       128       124       124 
dram[3]:        95        97        94        90       100       103       101       103       104       105       118       120       125       129       124       124 
dram[4]:        99        98        87        88       105       110        97        97       106       107       116       117       129       134       121       119 
dram[5]:       102        98        85        90       106       107       103        99       103       108       115       117       128       125       124       126 
total reads: 10385
bank skew: 134/85 = 1.58
chip skew: 1736/1728 = 1.00
average mf latency per bank:
dram[0]:       2104      2202      2213      2315      2831      2838      2136      2249      2404      2364      2043      1998      1856      1913      1944      1956
dram[1]:       1990      1988      2249      2237      2738      2706      2118      2245      2290      2171      1938      1914      1853      1857      1933      1891
dram[2]:       2077      2045      2313      2215      2893      2731      2276      2114      2377      2267      2043      1968      1885      1903      1955      1849
dram[3]:       2110      2107      2229      2202      2863      2819      2198      2153      2612      2248      2042      1978      1911      1882      1978      1896
dram[4]:       2094      2049      2396      2283      2758      2651      2242      2257      2302      2204      2031      1995      1920      1861      1974      1946
dram[5]:       2044      2005      2295      2158      2783      2680      2199      2116      2344      2065      1996      1916      1986      1869      1901      1818
maximum mf latency per bank:
dram[0]:        710       642       688       736       635       621       665       758       622       685       745       638       686       734       689       680
dram[1]:        643       603       695       616       617       660       664       709       689       634       706       645       612       611       706       613
dram[2]:        653       697       670       662       641       634       626       649       642       615       696       664       661       692       667       766
dram[3]:        697       603       778       614       662       567       643       630       734       645       664       659       654       652       672       668
dram[4]:        635       655       654       641       662       642       659       630       646       615       614       626       671       702       623       707
dram[5]:        670       598       666       680       673       633       701       651       661       666       683       628       656       671       675       704

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343284 n_nop=329222 n_act=2734 n_pre=2718 n_req=4305 n_rd=5154 n_write=3456 bw_util=0.05016
n_activity=79375 dram_eff=0.2169
bk0: 322a 336653i bk1: 302a 336626i bk2: 276a 336976i bk3: 272a 337136i bk4: 320a 336576i bk5: 322a 336134i bk6: 312a 336392i bk7: 312a 336188i bk8: 312a 336793i bk9: 324a 336311i bk10: 336a 335770i bk11: 336a 335470i bk12: 344a 335412i bk13: 344a 335489i bk14: 360a 335194i bk15: 360a 335484i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.107573
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343284 n_nop=329174 n_act=2755 n_pre=2739 n_req=4308 n_rd=5160 n_write=3456 bw_util=0.0502
n_activity=80217 dram_eff=0.2148
bk0: 324a 336282i bk1: 320a 336384i bk2: 266a 337313i bk3: 268a 337416i bk4: 332a 336152i bk5: 324a 335923i bk6: 312a 336255i bk7: 294a 336552i bk8: 328a 335364i bk9: 328a 335785i bk10: 330a 335718i bk11: 324a 335958i bk12: 352a 335187i bk13: 356a 334999i bk14: 342a 335880i bk15: 360a 335516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.103427
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343284 n_nop=329214 n_act=2727 n_pre=2711 n_req=4316 n_rd=5170 n_write=3462 bw_util=0.05029
n_activity=79814 dram_eff=0.2163
bk0: 326a 336777i bk1: 316a 336272i bk2: 268a 337276i bk3: 274a 336952i bk4: 318a 336593i bk5: 328a 336448i bk6: 306a 336590i bk7: 316a 336318i bk8: 324a 335903i bk9: 326a 336050i bk10: 330a 335652i bk11: 328a 335721i bk12: 354a 335021i bk13: 346a 335425i bk14: 360a 335614i bk15: 350a 335494i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.108112
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343284 n_nop=329216 n_act=2725 n_pre=2709 n_req=4317 n_rd=5170 n_write=3464 bw_util=0.0503
n_activity=78460 dram_eff=0.2201
bk0: 320a 336711i bk1: 312a 336320i bk2: 276a 337247i bk3: 272a 337310i bk4: 326a 336481i bk5: 322a 336546i bk6: 314a 335964i bk7: 306a 336072i bk8: 318a 335797i bk9: 320a 336088i bk10: 336a 335803i bk11: 338a 335495i bk12: 334a 335359i bk13: 354a 334874i bk14: 360a 335353i bk15: 362a 335132i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.110468
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343284 n_nop=329158 n_act=2761 n_pre=2745 n_req=4310 n_rd=5160 n_write=3460 bw_util=0.05022
n_activity=79581 dram_eff=0.2166
bk0: 320a 336137i bk1: 324a 335909i bk2: 258a 337237i bk3: 272a 337072i bk4: 324a 336346i bk5: 336a 335353i bk6: 300a 336736i bk7: 302a 336161i bk8: 328a 336258i bk9: 326a 335801i bk10: 338a 335673i bk11: 320a 335642i bk12: 354a 335237i bk13: 352a 334807i bk14: 356a 335773i bk15: 350a 335713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.107302
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x803ddd00, atomic=0 1 entries : 0x7f872913d6b0 :  mf: uid=1887012, sid06:w08, part=5, addr=0x803ddd00, load , size=128, unknown  status = IN_PARTITION_DRAM (260069), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343284 n_nop=329274 n_act=2697 n_pre=2681 n_req=4316 n_rd=5160 n_write=3472 bw_util=0.05029
n_activity=79925 dram_eff=0.216
bk0: 320a 336417i bk1: 312a 336574i bk2: 274a 337713i bk3: 268a 337519i bk4: 324a 336418i bk5: 324a 336015i bk6: 306a 336732i bk7: 308a 336635i bk8: 322a 335920i bk9: 328a 335913i bk10: 326a 336198i bk11: 336a 335833i bk12: 352a 335552i bk13: 352a 335639i bk14: 356a 335450i bk15: 352a 335127i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.105746

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16100, Miss = 1291, Miss_rate = 0.080, Pending_hits = 56, Reservation_fails = 373
L2_cache_bank[1]: Access = 16073, Miss = 1286, Miss_rate = 0.080, Pending_hits = 58, Reservation_fails = 194
L2_cache_bank[2]: Access = 15858, Miss = 1293, Miss_rate = 0.082, Pending_hits = 52, Reservation_fails = 128
L2_cache_bank[3]: Access = 15993, Miss = 1287, Miss_rate = 0.080, Pending_hits = 65, Reservation_fails = 200
L2_cache_bank[4]: Access = 16150, Miss = 1293, Miss_rate = 0.080, Pending_hits = 65, Reservation_fails = 126
L2_cache_bank[5]: Access = 15897, Miss = 1292, Miss_rate = 0.081, Pending_hits = 66, Reservation_fails = 222
L2_cache_bank[6]: Access = 16407, Miss = 1292, Miss_rate = 0.079, Pending_hits = 58, Reservation_fails = 169
L2_cache_bank[7]: Access = 16123, Miss = 1293, Miss_rate = 0.080, Pending_hits = 65, Reservation_fails = 92
L2_cache_bank[8]: Access = 15995, Miss = 1289, Miss_rate = 0.081, Pending_hits = 67, Reservation_fails = 122
L2_cache_bank[9]: Access = 15774, Miss = 1291, Miss_rate = 0.082, Pending_hits = 58, Reservation_fails = 213
L2_cache_bank[10]: Access = 15968, Miss = 1290, Miss_rate = 0.081, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[11]: Access = 15882, Miss = 1290, Miss_rate = 0.081, Pending_hits = 58, Reservation_fails = 112
L2_total_cache_accesses = 192220
L2_total_cache_misses = 15487
L2_total_cache_miss_rate = 0.0806
L2_total_cache_pending_hits = 722
L2_total_cache_reservation_fails = 1951
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 671
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14321
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 127221
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1131
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 160
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 955
L2_cache_data_port_util = 0.128
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=447646
icnt_total_pkts_simt_to_mem=367054
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.0603
	minimum = 6
	maximum = 38
Network latency average = 9.72414
	minimum = 6
	maximum = 33
Slowest packet = 384311
Flit latency average = 8.55233
	minimum = 6
	maximum = 29
Slowest flit = 814415
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00394397
	minimum = 0 (at node 0)
	maximum = 0.00948592 (at node 3)
Accepted packet rate average = 0.00394397
	minimum = 0 (at node 0)
	maximum = 0.00948592 (at node 3)
Injected flit rate average = 0.0116959
	minimum = 0 (at node 0)
	maximum = 0.0290698 (at node 3)
Accepted flit rate average= 0.0116959
	minimum = 0 (at node 0)
	maximum = 0.0272338 (at node 3)
Injected packet length average = 2.96552
Accepted packet length average = 2.96552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.9565 (13 samples)
	minimum = 6 (13 samples)
	maximum = 90.8462 (13 samples)
Network latency average = 12.2791 (13 samples)
	minimum = 6 (13 samples)
	maximum = 75.9231 (13 samples)
Flit latency average = 11.9402 (13 samples)
	minimum = 6 (13 samples)
	maximum = 72.2308 (13 samples)
Fragmentation average = 0.0069954 (13 samples)
	minimum = 0 (13 samples)
	maximum = 18.6923 (13 samples)
Injected packet rate average = 0.019384 (13 samples)
	minimum = 0.0120545 (13 samples)
	maximum = 0.0480776 (13 samples)
Accepted packet rate average = 0.019384 (13 samples)
	minimum = 0.0120545 (13 samples)
	maximum = 0.0480776 (13 samples)
Injected flit rate average = 0.0444273 (13 samples)
	minimum = 0.0217175 (13 samples)
	maximum = 0.135415 (13 samples)
Accepted flit rate average = 0.0444273 (13 samples)
	minimum = 0.0271755 (13 samples)
	maximum = 0.105608 (13 samples)
Injected packet size average = 2.29196 (13 samples)
Accepted packet size average = 2.29196 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 30 sec (150 sec)
gpgpu_simulation_rate = 187911 (inst/sec)
gpgpu_simulation_rate = 1733 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404890 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,260072)
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,260072)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(1,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 261072  inst.: 28212236 (ipc=25.5) sim_rate=186836 (inst/sec) elapsed = 0:0:02:31 / Sun Jul 22 14:51:15 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(0,0,0) tid=(277,0,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(0,0,0) tid=(245,0,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(0,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6139,260072), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 14 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: cycles simulated: 268072  inst.: 28501676 (ipc=39.4) sim_rate=187511 (inst/sec) elapsed = 0:0:02:32 / Sun Jul 22 14:51:16 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8166,260072), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 14 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 8.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 14 
gpu_sim_cycle = 8167
gpu_sim_insn = 314944
gpu_ipc =      38.5630
gpu_tot_sim_cycle = 268239
gpu_tot_sim_insn = 28501676
gpu_tot_ipc =     106.2548
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 197620
gpu_stall_icnt2sh    = 565768
gpu_total_sim_rate=187511

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 497544
	L1I_total_cache_misses = 4695
	L1I_total_cache_miss_rate = 0.0094
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 82342, Miss = 15034, Miss_rate = 0.183, Pending_hits = 4203, Reservation_fails = 70247
	L1D_cache_core[1]: Access = 72285, Miss = 10681, Miss_rate = 0.148, Pending_hits = 2849, Reservation_fails = 47243
	L1D_cache_core[2]: Access = 85437, Miss = 14762, Miss_rate = 0.173, Pending_hits = 4654, Reservation_fails = 70845
	L1D_cache_core[3]: Access = 25241, Miss = 11539, Miss_rate = 0.457, Pending_hits = 4301, Reservation_fails = 73993
	L1D_cache_core[4]: Access = 23055, Miss = 10419, Miss_rate = 0.452, Pending_hits = 3994, Reservation_fails = 70950
	L1D_cache_core[5]: Access = 14914, Miss = 7111, Miss_rate = 0.477, Pending_hits = 2749, Reservation_fails = 48800
	L1D_cache_core[6]: Access = 14967, Miss = 7057, Miss_rate = 0.472, Pending_hits = 2803, Reservation_fails = 47219
	L1D_cache_core[7]: Access = 15149, Miss = 7148, Miss_rate = 0.472, Pending_hits = 2895, Reservation_fails = 46988
	L1D_cache_core[8]: Access = 16353, Miss = 7594, Miss_rate = 0.464, Pending_hits = 2859, Reservation_fails = 45811
	L1D_cache_core[9]: Access = 15690, Miss = 7408, Miss_rate = 0.472, Pending_hits = 3067, Reservation_fails = 44843
	L1D_cache_core[10]: Access = 15426, Miss = 7232, Miss_rate = 0.469, Pending_hits = 2866, Reservation_fails = 45566
	L1D_cache_core[11]: Access = 15378, Miss = 7272, Miss_rate = 0.473, Pending_hits = 3004, Reservation_fails = 46394
	L1D_cache_core[12]: Access = 15048, Miss = 7189, Miss_rate = 0.478, Pending_hits = 2797, Reservation_fails = 48569
	L1D_cache_core[13]: Access = 14950, Miss = 7117, Miss_rate = 0.476, Pending_hits = 2863, Reservation_fails = 48682
	L1D_cache_core[14]: Access = 70451, Miss = 10054, Miss_rate = 0.143, Pending_hits = 2749, Reservation_fails = 49545
	L1D_total_cache_accesses = 496686
	L1D_total_cache_misses = 137617
	L1D_total_cache_miss_rate = 0.2771
	L1D_total_cache_pending_hits = 48653
	L1D_total_cache_reservation_fails = 805695
	L1D_cache_data_port_util = 0.171
	L1D_cache_fill_port_util = 0.035
L1C_cache:
	L1C_total_cache_accesses = 84960
	L1C_total_cache_misses = 595
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256002
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 48247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 63635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 435764
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84365
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 73982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 369931
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 492849
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4695
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4808, 4808, 4920, 4850, 4864, 4829, 4808, 4808, 4787, 4752, 4843, 4808, 4766, 4731, 4766, 4696, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 
gpgpu_n_tot_thrd_icount = 30669664
gpgpu_n_tot_w_icount = 958427
gpgpu_n_stall_shd_mem = 1202808
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63635
gpgpu_n_mem_write_global = 128802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 2101890
gpgpu_n_store_insn = 869820
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2710132
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1202808
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1643252	W0_Idle:282922	W0_Scoreboard:735481	W1:54	W2:60	W3:0	W4:30	W5:0	W6:0	W7:0	W8:4702	W9:0	W10:26	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2330	W17:0	W18:38554	W19:0	W20:49	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:912047
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509080 {8:63635,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6682704 {40:107890,72:7452,136:13460,}
traffic_breakdown_coretomem[INST_ACC_R] = 2032 {8:254,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8654360 {136:63635,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1030416 {8:128802,}
traffic_breakdown_memtocore[INST_ACC_R] = 34544 {136:254,}
maxmrqlatency = 275 
maxdqlatency = 0 
maxmflatency = 778 
averagemflatency = 291 
max_icnt2mem_latency = 531 
max_icnt2sh_latency = 268238 
mrq_lat_table:19612 	1039 	596 	1200 	3164 	1260 	345 	55 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	72176 	116883 	3401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	21334 	22057 	42621 	63436 	37488 	5777 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4166 	25754 	31771 	1961 	6 	0 	0 	130 	444 	1109 	9765 	20829 	40796 	27910 	27369 	450 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	318 	198 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         7         4         4        10        10        13        10         9         5        16        12        26        18        20        10 
dram[1]:         5         4         5         5        10        10        10        10        10         4        12         8        14        18        12        22 
dram[2]:         6         7         4         4        10        12         9        12         5         9        14        12        22        28        22        16 
dram[3]:         7         6         5         5        10        12        10        10         5         8        12        12        30        12        12        16 
dram[4]:         5         7         4         5        10        12         9         9         7         6        12         8        16        18        20        18 
dram[5]:         7         6         4         4        10        12        11        10         8         4        10        14        20        14        14        16 
maximum service time to same row:
dram[0]:     31811     32961      4166      4328     29315      9210      4821     35423     17522     17981      4262     16302     27895     18993      4949     19162 
dram[1]:     37083     18041      4631     10815     37116     14678      4297      4687     32848     21943     34680     15525     32492     25472      4357     15524 
dram[2]:     21781     25466      4322      4724     10597     15018      4811      3444     19511     33294     19417     27062     22646     16886     21578     23481 
dram[3]:     16892      9887      4663      4739     11384     25812     36494     37025     26621     32903     15692     33325     47472     14769     23379     39513 
dram[4]:     25427     31590      4437      4490     19677     10194     23532      9263     26297     33800     23456     17729     21058     32946     36507     46128 
dram[5]:     17784     22020      4756     11010     18899     17824      5160      2995     33069     27149     37278     23616     33319     29079     24477     15714 
average row accesses per activate:
dram[0]:  1.568047  1.442529  1.439024  1.365854  1.531429  1.473404  1.619632  1.403226  1.508571  1.546512  1.630682  1.685714  1.893617  1.994475  1.843575  1.833333 
dram[1]:  1.421053  1.448649  1.411392  1.530612  1.465608  1.455027  1.526627  1.484848  1.361386  1.425641  1.706587  1.676647  1.896907  1.952381  1.857988  1.952381 
dram[2]:  1.542857  1.408602  1.433121  1.345029  1.626506  1.564246  1.470930  1.573964  1.423280  1.497268  1.662791  1.668639  1.957895  2.039326  1.906977  1.808989 
dram[3]:  1.578313  1.430939  1.500000  1.520000  1.578035  1.626506  1.452514  1.482759  1.410526  1.442105  1.704142  1.649718  1.977654  1.892308  1.837989  1.784946 
dram[4]:  1.407407  1.398964  1.347826  1.433121  1.541899  1.454082  1.559006  1.482353  1.522222  1.435233  1.718563  1.609195  2.000000  1.887755  1.884393  1.828571 
dram[5]:  1.486188  1.418478  1.523490  1.503268  1.530726  1.470270  1.643312  1.539394  1.464865  1.425641  1.830065  1.745455  1.978495  1.952381  1.879310  1.779006 
average row locality = 27272/16900 = 1.613728
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       161       151       138       136       160       161       156       156       156       162       168       168       198       200       192       192 
dram[1]:       162       160       133       134       166       162       156       147       164       164       165       162       202       206       183       192 
dram[2]:       163       158       134       137       159       164       153       158       162       163       165       164       205       201       192       187 
dram[3]:       160       156       138       136       163       161       157       153       159       160       168       169       195       205       192       193 
dram[4]:       160       162       129       136       162       168       150       151       164       163       169       160       205       204       190       187 
dram[5]:       160       156       137       134       162       162       153       154       161       164       163       168       204       204       190       187 
total reads: 15962
bank skew: 206/129 = 1.60
chip skew: 2665/2655 = 1.00
number of total write accesses:
dram[0]:       104       100        98        88       108       116       108       105       108       104       119       127       158       161       138       138 
dram[1]:       108       108        90        91       111       113       102        98       111       114       120       118       166       163       131       136 
dram[2]:       107       104        91        93       111       116       100       108       107       111       121       118       167       162       136       135 
dram[3]:       102       103        99        92       110       109       103       105       109       114       120       123       159       164       137       139 
dram[4]:       106       108        88        89       114       117       101       101       110       114       118       120       165       166       136       133 
dram[5]:       109       105        90        96       112       110       105       100       110       114       117       120       164       165       137       135 
total reads: 11310
bank skew: 167/88 = 1.90
chip skew: 1889/1880 = 1.00
average mf latency per bank:
dram[0]:       2040      2132      2185      2305      2778      2725      2112      2198      2331      2346      2029      1971      1578      1600      1800      1829
dram[1]:       1960      1922      2218      2197      2678      2657      2094      2218      2215      2116      1931      1914      1574      1560      1777      1745
dram[2]:       2008      2006      2292      2186      2796      2614      2231      2067      2351      2226      2021      1954      1585      1598      1821      1728
dram[3]:       2053      2058      2182      2183      2759      2756      2181      2137      2563      2174      2027      1958      1597      1581      1838      1753
dram[4]:       2039      1973      2385      2273      2668      2586      2206      2221      2268      2148      2017      1973      1608      1579      1820      1798
dram[5]:       1991      1951      2244      2102      2722      2650      2182      2108      2284      2020      1982      1896      1661      1545      1766      1714
maximum mf latency per bank:
dram[0]:        710       642       688       736       635       621       665       758       622       685       745       638       686       734       689       680
dram[1]:        643       603       695       616       617       660       664       709       689       634       706       645       612       611       706       613
dram[2]:        653       697       670       662       641       634       626       649       642       615       696       664       661       692       667       766
dram[3]:        697       603       778       614       662       567       643       630       734       645       664       659       654       652       672       668
dram[4]:        635       655       654       641       662       642       659       630       646       615       614       626       671       702       623       707
dram[5]:        670       598       666       680       673       633       701       651       661       666       683       628       656       671       675       704

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=354064 n_nop=339390 n_act=2810 n_pre=2794 n_req=4535 n_rd=5310 n_write=3760 bw_util=0.05123
n_activity=82803 dram_eff=0.2191
bk0: 322a 347259i bk1: 302a 347226i bk2: 276a 347705i bk3: 272a 347884i bk4: 320a 347242i bk5: 322a 346683i bk6: 312a 347099i bk7: 312a 346781i bk8: 312a 347333i bk9: 324a 347046i bk10: 336a 346475i bk11: 336a 346149i bk12: 396a 345208i bk13: 400a 345168i bk14: 384a 345554i bk15: 384a 345907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.110918
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=354064 n_nop=339318 n_act=2843 n_pre=2827 n_req=4538 n_rd=5316 n_write=3760 bw_util=0.05127
n_activity=84035 dram_eff=0.216
bk0: 324a 346943i bk1: 320a 347001i bk2: 266a 348008i bk3: 268a 348076i bk4: 332a 346812i bk5: 324a 346566i bk6: 312a 346944i bk7: 294a 347244i bk8: 328a 345961i bk9: 328a 346407i bk10: 330a 346458i bk11: 324a 346750i bk12: 404a 345008i bk13: 412a 344639i bk14: 366a 346121i bk15: 384a 345803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.106701
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=354064 n_nop=339364 n_act=2806 n_pre=2790 n_req=4552 n_rd=5330 n_write=3774 bw_util=0.05143
n_activity=83385 dram_eff=0.2184
bk0: 326a 347363i bk1: 316a 346896i bk2: 268a 348008i bk3: 274a 347636i bk4: 318a 347169i bk5: 328a 346960i bk6: 306a 347241i bk7: 316a 347004i bk8: 324a 346624i bk9: 326a 346711i bk10: 330a 346377i bk11: 328a 346436i bk12: 410a 344701i bk13: 402a 345095i bk14: 384a 346036i bk15: 374a 345951i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.110158
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x803f7980, atomic=0 1 entries : 0x7f8729364c90 :  mf: uid=1896194, sid08:w15, part=3, addr=0x803f7980, load , size=128, unknown  status = IN_PARTITION_DRAM (268238), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=354064 n_nop=339351 n_act=2812 n_pre=2796 n_req=4553 n_rd=5329 n_write=3776 bw_util=0.05143
n_activity=82165 dram_eff=0.2216
bk0: 320a 347336i bk1: 312a 346912i bk2: 276a 347893i bk3: 272a 348000i bk4: 326a 347026i bk5: 322a 347212i bk6: 314a 346661i bk7: 306a 346833i bk8: 318a 346456i bk9: 320a 346720i bk10: 336a 346531i bk11: 338a 346182i bk12: 390a 345084i bk13: 410a 344550i bk14: 384a 345671i bk15: 385a 345377i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.113785
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=354064 n_nop=339290 n_act=2849 n_pre=2833 n_req=4546 n_rd=5320 n_write=3772 bw_util=0.05136
n_activity=83418 dram_eff=0.218
bk0: 320a 346699i bk1: 324a 346482i bk2: 258a 347963i bk3: 272a 347836i bk4: 324a 346951i bk5: 336a 345985i bk6: 300a 347404i bk7: 302a 346807i bk8: 328a 346960i bk9: 326a 346358i bk10: 338a 346412i bk11: 320a 346326i bk12: 410a 344990i bk13: 408a 344534i bk14: 380a 346035i bk15: 374a 346034i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.110494
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=354064 n_nop=339422 n_act=2781 n_pre=2765 n_req=4548 n_rd=5318 n_write=3778 bw_util=0.05138
n_activity=83621 dram_eff=0.2176
bk0: 320a 347044i bk1: 312a 347190i bk2: 274a 348339i bk3: 268a 348153i bk4: 324a 347043i bk5: 324a 346709i bk6: 306a 347457i bk7: 308a 347422i bk8: 322a 346509i bk9: 328a 346556i bk10: 326a 346925i bk11: 336a 346587i bk12: 408a 345211i bk13: 408a 345069i bk14: 380a 345823i bk15: 374a 345588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.10954

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16138, Miss = 1329, Miss_rate = 0.082, Pending_hits = 56, Reservation_fails = 373
L2_cache_bank[1]: Access = 16113, Miss = 1326, Miss_rate = 0.082, Pending_hits = 58, Reservation_fails = 194
L2_cache_bank[2]: Access = 15896, Miss = 1331, Miss_rate = 0.084, Pending_hits = 52, Reservation_fails = 128
L2_cache_bank[3]: Access = 16033, Miss = 1327, Miss_rate = 0.083, Pending_hits = 65, Reservation_fails = 200
L2_cache_bank[4]: Access = 16194, Miss = 1333, Miss_rate = 0.082, Pending_hits = 65, Reservation_fails = 126
L2_cache_bank[5]: Access = 15939, Miss = 1332, Miss_rate = 0.084, Pending_hits = 67, Reservation_fails = 222
L2_cache_bank[6]: Access = 16451, Miss = 1332, Miss_rate = 0.081, Pending_hits = 58, Reservation_fails = 169
L2_cache_bank[7]: Access = 16165, Miss = 1333, Miss_rate = 0.082, Pending_hits = 65, Reservation_fails = 92
L2_cache_bank[8]: Access = 16039, Miss = 1329, Miss_rate = 0.083, Pending_hits = 67, Reservation_fails = 122
L2_cache_bank[9]: Access = 15815, Miss = 1331, Miss_rate = 0.084, Pending_hits = 58, Reservation_fails = 213
L2_cache_bank[10]: Access = 16010, Miss = 1330, Miss_rate = 0.083, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[11]: Access = 15921, Miss = 1329, Miss_rate = 0.083, Pending_hits = 58, Reservation_fails = 112
L2_total_cache_accesses = 192714
L2_total_cache_misses = 15962
L2_total_cache_miss_rate = 0.0828
L2_total_cache_pending_hits = 723
L2_total_cache_reservation_fails = 1951
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48617
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 127221
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1581
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 174
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 955
L2_cache_data_port_util = 0.124
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=448316
icnt_total_pkts_simt_to_mem=369348
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.21255
	minimum = 6
	maximum = 65
Network latency average = 8.88968
	minimum = 6
	maximum = 65
Slowest packet = 384502
Flit latency average = 7.26822
	minimum = 6
	maximum = 61
Slowest flit = 814870
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00448054
	minimum = 0 (at node 0)
	maximum = 0.0526509 (at node 8)
Accepted packet rate average = 0.00448054
	minimum = 0 (at node 0)
	maximum = 0.0526509 (at node 8)
Injected flit rate average = 0.0134416
	minimum = 0 (at node 0)
	maximum = 0.248561 (at node 8)
Accepted flit rate average= 0.0134416
	minimum = 0 (at node 0)
	maximum = 0.0673442 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5462 (14 samples)
	minimum = 6 (14 samples)
	maximum = 89 (14 samples)
Network latency average = 12.037 (14 samples)
	minimum = 6 (14 samples)
	maximum = 75.1429 (14 samples)
Flit latency average = 11.6065 (14 samples)
	minimum = 6 (14 samples)
	maximum = 71.4286 (14 samples)
Fragmentation average = 0.00649573 (14 samples)
	minimum = 0 (14 samples)
	maximum = 17.3571 (14 samples)
Injected packet rate average = 0.0183195 (14 samples)
	minimum = 0.0111935 (14 samples)
	maximum = 0.0484043 (14 samples)
Accepted packet rate average = 0.0183195 (14 samples)
	minimum = 0.0111935 (14 samples)
	maximum = 0.0484043 (14 samples)
Injected flit rate average = 0.042214 (14 samples)
	minimum = 0.0201663 (14 samples)
	maximum = 0.143497 (14 samples)
Accepted flit rate average = 0.042214 (14 samples)
	minimum = 0.0252344 (14 samples)
	maximum = 0.102875 (14 samples)
Injected packet size average = 2.30433 (14 samples)
Accepted packet size average = 2.30433 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 32 sec (152 sec)
gpgpu_simulation_rate = 187511 (inst/sec)
gpgpu_simulation_rate = 1764 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,1,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,268239)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(0,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 277739  inst.: 28600700 (ipc=10.4) sim_rate=186932 (inst/sec) elapsed = 0:0:02:33 / Sun Jul 22 14:51:17 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(0,0,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 290239  inst.: 28696760 (ipc= 8.9) sim_rate=186342 (inst/sec) elapsed = 0:0:02:34 / Sun Jul 22 14:51:18 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(0,0,0) tid=(9,4,0)
GPGPU-Sim uArch: cycles simulated: 302739  inst.: 28795660 (ipc= 8.5) sim_rate=185778 (inst/sec) elapsed = 0:0:02:35 / Sun Jul 22 14:51:19 2018
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(0,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 314739  inst.: 28889220 (ipc= 8.3) sim_rate=185187 (inst/sec) elapsed = 0:0:02:36 / Sun Jul 22 14:51:20 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,0,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 326739  inst.: 28986000 (ipc= 8.3) sim_rate=184624 (inst/sec) elapsed = 0:0:02:37 / Sun Jul 22 14:51:21 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(0,0,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 339239  inst.: 29085260 (ipc= 8.2) sim_rate=184083 (inst/sec) elapsed = 0:0:02:38 / Sun Jul 22 14:51:22 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(0,0,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 351239  inst.: 29178600 (ipc= 8.2) sim_rate=183513 (inst/sec) elapsed = 0:0:02:39 / Sun Jul 22 14:51:23 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(0,0,0) tid=(9,4,0)
GPGPU-Sim uArch: cycles simulated: 363739  inst.: 29274240 (ipc= 8.1) sim_rate=182964 (inst/sec) elapsed = 0:0:02:40 / Sun Jul 22 14:51:24 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(0,0,0) tid=(9,4,0)
GPGPU-Sim uArch: cycles simulated: 374239  inst.: 29356940 (ipc= 8.1) sim_rate=182341 (inst/sec) elapsed = 0:0:02:41 / Sun Jul 22 14:51:25 2018
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(0,0,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 385739  inst.: 29450060 (ipc= 8.1) sim_rate=181790 (inst/sec) elapsed = 0:0:02:42 / Sun Jul 22 14:51:26 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(0,0,0) tid=(9,4,0)
GPGPU-Sim uArch: cycles simulated: 397239  inst.: 29542120 (ipc= 8.1) sim_rate=181240 (inst/sec) elapsed = 0:0:02:43 / Sun Jul 22 14:51:27 2018
GPGPU-Sim uArch: cycles simulated: 407239  inst.: 29622820 (ipc= 8.1) sim_rate=180626 (inst/sec) elapsed = 0:0:02:44 / Sun Jul 22 14:51:28 2018
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(0,0,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 417239  inst.: 29701040 (ipc= 8.0) sim_rate=180006 (inst/sec) elapsed = 0:0:02:45 / Sun Jul 22 14:51:29 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(0,0,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 428239  inst.: 29788720 (ipc= 8.0) sim_rate=179450 (inst/sec) elapsed = 0:0:02:46 / Sun Jul 22 14:51:30 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(0,0,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 437739  inst.: 29864220 (ipc= 8.0) sim_rate=178827 (inst/sec) elapsed = 0:0:02:47 / Sun Jul 22 14:51:31 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(0,0,0) tid=(9,3,0)
GPGPU-Sim uArch: cycles simulated: 449239  inst.: 29954220 (ipc= 8.0) sim_rate=178298 (inst/sec) elapsed = 0:0:02:48 / Sun Jul 22 14:51:32 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(0,0,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 460239  inst.: 30039200 (ipc= 8.0) sim_rate=177746 (inst/sec) elapsed = 0:0:02:49 / Sun Jul 22 14:51:33 2018
GPGPU-Sim uArch: cycles simulated: 471239  inst.: 30126200 (ipc= 8.0) sim_rate=177212 (inst/sec) elapsed = 0:0:02:50 / Sun Jul 22 14:51:34 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(0,0,0) tid=(9,14,0)
GPGPU-Sim uArch: cycles simulated: 482239  inst.: 30214780 (ipc= 8.0) sim_rate=176694 (inst/sec) elapsed = 0:0:02:51 / Sun Jul 22 14:51:35 2018
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(0,0,0) tid=(5,9,0)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(0,0,0) tid=(5,23,0)
GPGPU-Sim uArch: cycles simulated: 494739  inst.: 30364244 (ipc= 8.2) sim_rate=176536 (inst/sec) elapsed = 0:0:02:52 / Sun Jul 22 14:51:36 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(0,0,0) tid=(5,23,0)
GPGPU-Sim uArch: cycles simulated: 507239  inst.: 30517644 (ipc= 8.4) sim_rate=176402 (inst/sec) elapsed = 0:0:02:53 / Sun Jul 22 14:51:37 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(0,0,0) tid=(5,11,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(0,0,0) tid=(1,23,0)
GPGPU-Sim uArch: cycles simulated: 519239  inst.: 30657448 (ipc= 8.6) sim_rate=176192 (inst/sec) elapsed = 0:0:02:54 / Sun Jul 22 14:51:38 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(0,0,0) tid=(1,23,0)
GPGPU-Sim uArch: cycles simulated: 531739  inst.: 30786360 (ipc= 8.7) sim_rate=175922 (inst/sec) elapsed = 0:0:02:55 / Sun Jul 22 14:51:39 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(0,0,0) tid=(9,20,0)
GPGPU-Sim uArch: cycles simulated: 543739  inst.: 30890344 (ipc= 8.7) sim_rate=175513 (inst/sec) elapsed = 0:0:02:56 / Sun Jul 22 14:51:40 2018
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(0,0,0) tid=(5,24,0)
GPGPU-Sim uArch: cycles simulated: 557239  inst.: 30992056 (ipc= 8.6) sim_rate=175096 (inst/sec) elapsed = 0:0:02:57 / Sun Jul 22 14:51:41 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(0,0,0) tid=(9,24,0)
GPGPU-Sim uArch: cycles simulated: 572739  inst.: 31073132 (ipc= 8.4) sim_rate=174568 (inst/sec) elapsed = 0:0:02:58 / Sun Jul 22 14:51:42 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (318271,268239), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 15 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 10.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 318272
gpu_sim_insn = 2625004
gpu_ipc =       8.2477
gpu_tot_sim_cycle = 586511
gpu_tot_sim_insn = 31126680
gpu_tot_ipc =      53.0709
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 197620
gpu_stall_icnt2sh    = 565847
gpu_total_sim_rate=174868

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 570220
	L1I_total_cache_misses = 4712
	L1I_total_cache_miss_rate = 0.0083
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 82342, Miss = 15034, Miss_rate = 0.183, Pending_hits = 4203, Reservation_fails = 70247
	L1D_cache_core[1]: Access = 72285, Miss = 10681, Miss_rate = 0.148, Pending_hits = 2849, Reservation_fails = 47243
	L1D_cache_core[2]: Access = 85437, Miss = 14762, Miss_rate = 0.173, Pending_hits = 4654, Reservation_fails = 70845
	L1D_cache_core[3]: Access = 25241, Miss = 11539, Miss_rate = 0.457, Pending_hits = 4301, Reservation_fails = 73993
	L1D_cache_core[4]: Access = 23055, Miss = 10419, Miss_rate = 0.452, Pending_hits = 3994, Reservation_fails = 70950
	L1D_cache_core[5]: Access = 14914, Miss = 7111, Miss_rate = 0.477, Pending_hits = 2749, Reservation_fails = 48800
	L1D_cache_core[6]: Access = 14967, Miss = 7057, Miss_rate = 0.472, Pending_hits = 2803, Reservation_fails = 47219
	L1D_cache_core[7]: Access = 15149, Miss = 7148, Miss_rate = 0.472, Pending_hits = 2895, Reservation_fails = 46988
	L1D_cache_core[8]: Access = 16353, Miss = 7594, Miss_rate = 0.464, Pending_hits = 2859, Reservation_fails = 45811
	L1D_cache_core[9]: Access = 15690, Miss = 7408, Miss_rate = 0.472, Pending_hits = 3067, Reservation_fails = 44843
	L1D_cache_core[10]: Access = 72775, Miss = 37191, Miss_rate = 0.511, Pending_hits = 11956, Reservation_fails = 216431
	L1D_cache_core[11]: Access = 15378, Miss = 7272, Miss_rate = 0.473, Pending_hits = 3004, Reservation_fails = 46394
	L1D_cache_core[12]: Access = 15048, Miss = 7189, Miss_rate = 0.478, Pending_hits = 2797, Reservation_fails = 48569
	L1D_cache_core[13]: Access = 14950, Miss = 7117, Miss_rate = 0.476, Pending_hits = 2863, Reservation_fails = 48682
	L1D_cache_core[14]: Access = 70451, Miss = 10054, Miss_rate = 0.143, Pending_hits = 2749, Reservation_fails = 49545
	L1D_total_cache_accesses = 554035
	L1D_total_cache_misses = 167576
	L1D_total_cache_miss_rate = 0.3025
	L1D_total_cache_pending_hits = 57743
	L1D_total_cache_reservation_fails = 976560
	L1D_cache_data_port_util = 0.154
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 85124
	L1C_total_cache_misses = 595
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274279
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 57334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 72308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 602873
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84529
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54437
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 409
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 95268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373687
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 565508
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4712
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4808, 4808, 4920, 4850, 4864, 4829, 4808, 4808, 4787, 4752, 4843, 4808, 4766, 4731, 4766, 4696, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 1140, 
gpgpu_n_tot_thrd_icount = 34859168
gpgpu_n_tot_w_icount = 1089349
gpgpu_n_stall_shd_mem = 1387797
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 72308
gpgpu_n_mem_write_global = 150114
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 2678390
gpgpu_n_store_insn = 1157820
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2714180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1387797
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1986943	W0_Idle:297807	W0_Scoreboard:882555	W1:54	W2:60	W3:0	W4:30	W5:0	W6:0	W7:0	W8:4702	W9:0	W10:26	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2330	W17:0	W18:38554	W19:0	W20:130299	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:912719
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 578464 {8:72308,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8475216 {40:114802,72:14364,136:20948,}
traffic_breakdown_coretomem[INST_ACC_R] = 2040 {8:255,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9833888 {136:72308,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1200912 {8:150114,}
traffic_breakdown_memtocore[INST_ACC_R] = 34680 {136:255,}
maxmrqlatency = 275 
maxdqlatency = 0 
maxmflatency = 778 
averagemflatency = 274 
max_icnt2mem_latency = 531 
max_icnt2sh_latency = 586510 
mrq_lat_table:21156 	1194 	600 	1202 	3263 	1262 	345 	55 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	101224 	117820 	3401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	33628 	29158 	53107 	63541 	37488 	5777 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9382 	29022 	31957 	1964 	6 	0 	0 	130 	444 	1109 	9765 	20829 	40796 	27910 	27369 	18426 	3336 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	952 	200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         7         5         4        10        10        13        10         9         5        16        12        26        18        20        20 
dram[1]:         5         4         5         5        10        10        10        10        10         8        12        12        14        18        12        22 
dram[2]:         6         7         4         4        10        12         9        12         5         9        14        12        22        28        22        16 
dram[3]:         7         6         5         6        10        12        10        10         5         8        12        12        30        12        12        16 
dram[4]:         5         7         4         5        10        12         9         9         7         6        12         8        16        18        20        18 
dram[5]:         7         6         4         4        10        12        11        10         8         7        10        14        20        14        14        17 
maximum service time to same row:
dram[0]:     31811     32961     43097     31271     43127     41693     25207     35423     43166     26850     31306     49131     41502     34239     56701     43313 
dram[1]:     82888    100300      4631     10815    113827     85933     14134     29019     79322     85494     34680     15525     92692     85544     19850     42554 
dram[2]:     98879    120433     20662     14343     93762    149165     15005     57551     79613     91450     19417     71686     84362    171909     21578     23481 
dram[3]:     41813     28811     41691     28194     26911     29481     36494     37025     26621     32903     35532     33325     47472     29865     32601     39513 
dram[4]:    125122    108546     14905     14679    153872     93653     29124     28440     82501     93639     37766     31343     99434    103548     36507     58029 
dram[5]:    111967    123416     72036     11010     83972     95444     27856     15005     84053     90242     37278     41963     82335     90158     24477     33959 
average row accesses per activate:
dram[0]:  1.553300  1.439394  1.456989  1.384210  1.532663  1.464789  1.638743  1.412556  1.511848  1.533019  1.618812  1.707692  1.870813  1.950495  1.802956  1.805970 
dram[1]:  1.420513  1.443850  1.417722  1.530612  1.468750  1.436548  1.539773  1.523529  1.389908  1.490000  1.706587  1.666667  1.888325  1.953125  1.849711  1.936046 
dram[2]:  1.535912  1.406250  1.422360  1.342857  1.615385  1.551913  1.494382  1.622093  1.465347  1.507538  1.670520  1.672515  1.948454  2.027778  1.906977  1.810056 
dram[3]:  1.540816  1.426471  1.475676  1.528736  1.596939  1.592783  1.447005  1.485577  1.431111  1.475336  1.705263  1.619512  1.930000  1.840909  1.798030  1.768116 
dram[4]:  1.398964  1.401015  1.341317  1.440252  1.535912  1.445000  1.592814  1.497207  1.530612  1.477833  1.714286  1.605714  1.989362  1.885000  1.879310  1.824859 
dram[5]:  1.483696  1.414894  1.529801  1.503268  1.513514  1.455497  1.679012  1.539773  1.518135  1.440758  1.837662  1.733728  1.968254  1.937500  1.885714  1.780220 
average row locality = 29078/18051 = 1.610880
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       179       167       154       152       178       178       185       188       194       198       188       188       214       216       208       208 
dram[1]:       164       160       133       134       166       162       166       159       184       182       165       162       202       206       183       192 
dram[2]:       165       160       134       137       159       164       163       170       182       181       165       164       205       201       192       187 
dram[3]:       178       174       154       152       181       179       188       184       196       196       187       189       211       221       208       209 
dram[4]:       160       164       129       136       162       168       162       163       182       181       169       160       205       204       190       187 
dram[5]:       160       158       137       134       162       162       165       166       179       182       163       168       204       204       190       187 
total reads: 16894
bank skew: 221/129 = 1.71
chip skew: 3007/2720 = 1.11
number of total write accesses:
dram[0]:       127       118       117       111       127       134       128       127       125       127       139       145       177       178       158       155 
dram[1]:       113       110        91        91       116       121       105       100       119       116       120       123       170       169       137       141 
dram[2]:       113       110        95        98       114       120       103       109       114       119       124       122       173       164       136       137 
dram[3]:       124       117       119       114       132       130       126       125       126       133       137       143       175       184       157       157 
dram[4]:       110       112        95        93       116       121       104       105       118       119       119       121       169       173       137       136 
dram[5]:       113       108        94        96       118       116       107       105       114       122       120       125       168       168       140       137 
total reads: 12184
bank skew: 184/91 = 2.02
chip skew: 2199/1942 = 1.13
average mf latency per bank:
dram[0]:       3426      1970      2002      2067      2531      2507      1928      1989      2128      2105      1879      1840      1507      1536      1697      1736
dram[1]:       3472      1907      2208      2197      2631      2582      2054      2167      2111      2064      1931      1880      1558      1535      1744      1719
dram[2]:       3475      3633      2252      2140      2766      2577      2188      2039      2238      2124      2000      1927      1560      1590      1821      1717
dram[3]:       2718      3580      1995      1971      2497      2497      1967      1947      2324      1994      1898      1814      1537      1509      1731      1662
dram[4]:       2009      3370      2311      2233      2648      2550      2152      2161      2161      2074      2010      1966      1591      1550      1815      1782
dram[5]:       1962      3714      2205      2102      2663      2593      2136      2047      2206      1935      1961      1864      1643      1532      1750      1703
maximum mf latency per bank:
dram[0]:        710       642       688       736       635       621       665       758       622       685       745       638       686       734       689       680
dram[1]:        643       603       695       616       617       660       664       709       689       634       706       645       612       611       706       613
dram[2]:        653       697       670       662       641       634       626       649       642       615       696       664       661       692       667       766
dram[3]:        697       603       778       614       662       567       643       630       734       645       664       659       654       652       672       668
dram[4]:        635       655       654       641       662       642       659       630       646       615       614       626       671       702       623       707
dram[5]:        670       598       666       680       673       633       701       651       661       666       683       628       656       671       675       704

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=774182 n_nop=757356 n_act=3233 n_pre=3217 n_req=5188 n_rd=5990 n_write=4386 bw_util=0.02681
n_activity=100774 dram_eff=0.2059
bk0: 358a 766424i bk1: 334a 766538i bk2: 308a 767113i bk3: 304a 767139i bk4: 356a 766542i bk5: 356a 765937i bk6: 370a 766303i bk7: 376a 765761i bk8: 388a 766278i bk9: 396a 765830i bk10: 376a 765752i bk11: 376a 765534i bk12: 428a 764540i bk13: 432a 764562i bk14: 416a 764897i bk15: 416a 765292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0519955
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=774182 n_nop=759050 n_act=2912 n_pre=2896 n_req=4662 n_rd=5440 n_write=3884 bw_util=0.02409
n_activity=87341 dram_eff=0.2135
bk0: 328a 766882i bk1: 320a 767066i bk2: 266a 768112i bk3: 268a 768207i bk4: 332a 766837i bk5: 324a 766489i bk6: 332a 766833i bk7: 318a 767190i bk8: 368a 765599i bk9: 364a 766315i bk10: 330a 766563i bk11: 324a 766716i bk12: 404a 765007i bk13: 412a 764584i bk14: 366a 766058i bk15: 384a 765780i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0489407
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=774182 n_nop=759076 n_act=2881 n_pre=2865 n_req=4680 n_rd=5458 n_write=3902 bw_util=0.02418
n_activity=86916 dram_eff=0.2154
bk0: 330a 767301i bk1: 320a 766812i bk2: 268a 768011i bk3: 274a 767654i bk4: 318a 767195i bk5: 328a 766962i bk6: 326a 767171i bk7: 340a 766995i bk8: 364a 766314i bk9: 362a 766275i bk10: 330a 766410i bk11: 328a 766452i bk12: 410a 764667i bk13: 402a 765139i bk14: 384a 766150i bk15: 374a 766032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.050718
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=774182 n_nop=757292 n_act=3247 n_pre=3231 n_req=5206 n_rd=6014 n_write=4398 bw_util=0.0269
n_activity=100114 dram_eff=0.208
bk0: 356a 766471i bk1: 348a 766281i bk2: 308a 767087i bk3: 304a 767268i bk4: 362a 766349i bk5: 358a 766414i bk6: 376a 765530i bk7: 368a 765907i bk8: 392a 765403i bk9: 392a 765642i bk10: 374a 765890i bk11: 378a 765408i bk12: 422a 764463i bk13: 442a 763823i bk14: 416a 764940i bk15: 418a 764730i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0538685
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=774182 n_nop=759010 n_act=2924 n_pre=2908 n_req=4670 n_rd=5444 n_write=3896 bw_util=0.02413
n_activity=86854 dram_eff=0.2151
bk0: 320a 766706i bk1: 328a 766444i bk2: 258a 767881i bk3: 272a 767849i bk4: 324a 767021i bk5: 336a 765969i bk6: 324a 767333i bk7: 326a 766633i bk8: 364a 766551i bk9: 362a 766139i bk10: 338a 766492i bk11: 320a 766401i bk12: 410a 764981i bk13: 408a 764458i bk14: 380a 766104i bk15: 374a 766068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0508343
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=774182 n_nop=759144 n_act=2855 n_pre=2839 n_req=4672 n_rd=5442 n_write=3902 bw_util=0.02414
n_activity=87077 dram_eff=0.2146
bk0: 320a 767080i bk1: 316a 767166i bk2: 274a 768366i bk3: 268a 768282i bk4: 324a 767018i bk5: 324a 766675i bk6: 330a 767410i bk7: 332a 767200i bk8: 358a 766350i bk9: 364a 766154i bk10: 326a 766953i bk11: 336a 766540i bk12: 408a 765205i bk13: 408a 765083i bk14: 380a 765868i bk15: 374a 765663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.05039

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20636, Miss = 1500, Miss_rate = 0.073, Pending_hits = 56, Reservation_fails = 373
L2_cache_bank[1]: Access = 17747, Miss = 1495, Miss_rate = 0.084, Pending_hits = 58, Reservation_fails = 194
L2_cache_bank[2]: Access = 19054, Miss = 1363, Miss_rate = 0.072, Pending_hits = 52, Reservation_fails = 128
L2_cache_bank[3]: Access = 16295, Miss = 1357, Miss_rate = 0.083, Pending_hits = 65, Reservation_fails = 200
L2_cache_bank[4]: Access = 19359, Miss = 1365, Miss_rate = 0.071, Pending_hits = 65, Reservation_fails = 126
L2_cache_bank[5]: Access = 19094, Miss = 1364, Miss_rate = 0.071, Pending_hits = 67, Reservation_fails = 222
L2_cache_bank[6]: Access = 19802, Miss = 1503, Miss_rate = 0.076, Pending_hits = 58, Reservation_fails = 169
L2_cache_bank[7]: Access = 20664, Miss = 1504, Miss_rate = 0.073, Pending_hits = 65, Reservation_fails = 92
L2_cache_bank[8]: Access = 16304, Miss = 1359, Miss_rate = 0.083, Pending_hits = 67, Reservation_fails = 122
L2_cache_bank[9]: Access = 18395, Miss = 1363, Miss_rate = 0.074, Pending_hits = 58, Reservation_fails = 213
L2_cache_bank[10]: Access = 16280, Miss = 1360, Miss_rate = 0.084, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[11]: Access = 19070, Miss = 1361, Miss_rate = 0.071, Pending_hits = 58, Reservation_fails = 112
L2_total_cache_accesses = 222700
L2_total_cache_misses = 16894
L2_total_cache_miss_rate = 0.0759
L2_total_cache_pending_hits = 723
L2_total_cache_reservation_fails = 1951
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56358
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15278
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 148533
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1581
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 175
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 955
L2_cache_data_port_util = 0.069
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=512998
icnt_total_pkts_simt_to_mem=450022
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.1765
	minimum = 6
	maximum = 85
Network latency average = 9.99723
	minimum = 6
	maximum = 85
Slowest packet = 420142
Flit latency average = 9.03125
	minimum = 6
	maximum = 85
Slowest flit = 898503
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00697889
	minimum = 0 (at node 0)
	maximum = 0.094215 (at node 10)
Accepted packet rate average = 0.00697889
	minimum = 0 (at node 0)
	maximum = 0.094215 (at node 10)
Injected flit rate average = 0.016915
	minimum = 0 (at node 0)
	maximum = 0.253475 (at node 10)
Accepted flit rate average= 0.016915
	minimum = 0 (at node 0)
	maximum = 0.203229 (at node 10)
Injected packet length average = 2.42373
Accepted packet length average = 2.42373
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3883 (15 samples)
	minimum = 6 (15 samples)
	maximum = 88.7333 (15 samples)
Network latency average = 11.901 (15 samples)
	minimum = 6 (15 samples)
	maximum = 75.8 (15 samples)
Flit latency average = 11.4348 (15 samples)
	minimum = 6 (15 samples)
	maximum = 72.3333 (15 samples)
Fragmentation average = 0.00606268 (15 samples)
	minimum = 0 (15 samples)
	maximum = 16.2 (15 samples)
Injected packet rate average = 0.0175634 (15 samples)
	minimum = 0.0104472 (15 samples)
	maximum = 0.0514583 (15 samples)
Accepted packet rate average = 0.0175634 (15 samples)
	minimum = 0.0104472 (15 samples)
	maximum = 0.0514583 (15 samples)
Injected flit rate average = 0.0405274 (15 samples)
	minimum = 0.0188219 (15 samples)
	maximum = 0.150829 (15 samples)
Accepted flit rate average = 0.0405274 (15 samples)
	minimum = 0.0235521 (15 samples)
	maximum = 0.109565 (15 samples)
Injected packet size average = 2.30749 (15 samples)
Accepted packet size average = 2.30749 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 58 sec (178 sec)
gpgpu_simulation_rate = 174868 (inst/sec)
gpgpu_simulation_rate = 3295 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402ce0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (18,1,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,586511)
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,586511)
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,586511)
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,586511)
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,586511)
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,586511)
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,586511)
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,586511)
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,586511)
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,586511)
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,586511)
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,586511)
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,586511)
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,586511)
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,586511)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(3,0,0) tid=(13,16,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(7,0,0) tid=(13,7,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(3,0,0) tid=(10,1,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(2,0,0) tid=(16,28,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (402,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(403,586511)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (407,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(408,586511)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (408,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(409,586511)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (409,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (409,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (412,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (414,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (419,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (421,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (421,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (424,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (429,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (429,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (429,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 587011  inst.: 31466780 (ipc=680.2) sim_rate=174815 (inst/sec) elapsed = 0:0:03:00 / Sun Jul 22 14:51:44 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (816,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (821,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (823,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(0,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 595011  inst.: 31616787 (ipc=57.7) sim_rate=174678 (inst/sec) elapsed = 0:0:03:01 / Sun Jul 22 14:51:45 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(0,0,0) tid=(18,11,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13279,586511), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 16 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 11.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 16 
gpu_sim_cycle = 13280
gpu_sim_insn = 548672
gpu_ipc =      41.3157
gpu_tot_sim_cycle = 599791
gpu_tot_sim_insn = 31675352
gpu_tot_ipc =      52.8106
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 197620
gpu_stall_icnt2sh    = 565847
gpu_total_sim_rate=175001

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 580697
	L1I_total_cache_misses = 4725
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 82342, Miss = 15034, Miss_rate = 0.183, Pending_hits = 4203, Reservation_fails = 70247
	L1D_cache_core[1]: Access = 72285, Miss = 10681, Miss_rate = 0.148, Pending_hits = 2849, Reservation_fails = 47243
	L1D_cache_core[2]: Access = 85437, Miss = 14762, Miss_rate = 0.173, Pending_hits = 4654, Reservation_fails = 70845
	L1D_cache_core[3]: Access = 25241, Miss = 11539, Miss_rate = 0.457, Pending_hits = 4301, Reservation_fails = 73993
	L1D_cache_core[4]: Access = 23055, Miss = 10419, Miss_rate = 0.452, Pending_hits = 3994, Reservation_fails = 70950
	L1D_cache_core[5]: Access = 14914, Miss = 7111, Miss_rate = 0.477, Pending_hits = 2749, Reservation_fails = 48800
	L1D_cache_core[6]: Access = 14967, Miss = 7057, Miss_rate = 0.472, Pending_hits = 2803, Reservation_fails = 47219
	L1D_cache_core[7]: Access = 15149, Miss = 7148, Miss_rate = 0.472, Pending_hits = 2895, Reservation_fails = 46988
	L1D_cache_core[8]: Access = 16353, Miss = 7594, Miss_rate = 0.464, Pending_hits = 2859, Reservation_fails = 45811
	L1D_cache_core[9]: Access = 15690, Miss = 7408, Miss_rate = 0.472, Pending_hits = 3067, Reservation_fails = 44843
	L1D_cache_core[10]: Access = 72775, Miss = 37191, Miss_rate = 0.511, Pending_hits = 11956, Reservation_fails = 216431
	L1D_cache_core[11]: Access = 27434, Miss = 8426, Miss_rate = 0.307, Pending_hits = 3131, Reservation_fails = 46758
	L1D_cache_core[12]: Access = 15048, Miss = 7189, Miss_rate = 0.478, Pending_hits = 2797, Reservation_fails = 48569
	L1D_cache_core[13]: Access = 14950, Miss = 7117, Miss_rate = 0.476, Pending_hits = 2863, Reservation_fails = 48682
	L1D_cache_core[14]: Access = 70451, Miss = 10054, Miss_rate = 0.143, Pending_hits = 2749, Reservation_fails = 49545
	L1D_total_cache_accesses = 566091
	L1D_total_cache_misses = 168730
	L1D_total_cache_miss_rate = 0.2981
	L1D_total_cache_pending_hits = 57870
	L1D_total_cache_reservation_fails = 976924
	L1D_cache_data_port_util = 0.158
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 86404
	L1C_total_cache_misses = 595
	L1C_total_cache_miss_rate = 0.0069
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 57459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 72383
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 603237
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 85809
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373687
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 575972
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4725
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4829, 4829, 4941, 4871, 4885, 4850, 4829, 4829, 4808, 4773, 4864, 4829, 4787, 4752, 4787, 4717, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 
gpgpu_n_tot_thrd_icount = 35456160
gpgpu_n_tot_w_icount = 1108005
gpgpu_n_stall_shd_mem = 1398265
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 72383
gpgpu_n_mem_write_global = 151234
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 2711190
gpgpu_n_store_insn = 1173820
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2754244
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1398265
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2001622	W0_Idle:302872	W0_Scoreboard:884895	W1:54	W2:60	W3:0	W4:30	W5:0	W6:0	W7:0	W8:4702	W9:0	W10:26	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2330	W17:0	W18:38554	W19:0	W20:130299	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:924815
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 579064 {8:72383,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8576336 {40:115122,72:14684,136:21428,}
traffic_breakdown_coretomem[INST_ACC_R] = 2048 {8:256,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9844088 {136:72383,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1209872 {8:151234,}
traffic_breakdown_memtocore[INST_ACC_R] = 34816 {136:256,}
maxmrqlatency = 275 
maxdqlatency = 0 
maxmflatency = 778 
averagemflatency = 273 
max_icnt2mem_latency = 531 
max_icnt2sh_latency = 599790 
mrq_lat_table:21233 	1200 	600 	1203 	3284 	1268 	345 	55 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	102361 	117878 	3401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	34330 	29594 	53165 	63541 	37488 	5777 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9421 	29036 	31964 	1977 	8 	0 	0 	130 	444 	1109 	9765 	20829 	40796 	27910 	27369 	18426 	4456 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	977 	201 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         7         5         4        10        10        13        10         9         5        16        12        26        18        20        20 
dram[1]:         5         4         5         5        10        10        10        10        10         9        12        12        14        18        12        22 
dram[2]:         6         7         4         4        10        12         9        12         5         9        14        12        22        28        22        16 
dram[3]:         7         6         5         6        10        12        10        10         6         8        12        12        30        12        12        16 
dram[4]:         5         7         4         5        10        12         9         9         7         6        12         8        16        18        20        18 
dram[5]:         7         6         4         4        10        12        11        10         8         7        10        14        20        14        14        17 
maximum service time to same row:
dram[0]:     31811     32961     43097     31271     43127     41693     25207     35423     43166     26850     31306     49131     41502     34239     56701     43313 
dram[1]:     82888    100300      4631     10815    113827     85933     14134     29019     79322     85494     34680     15525     92692     85544     19850     42554 
dram[2]:     98879    120433     20662     14343     93762    149165     15005     57551     79613     91450     19417     71686     84362    171909     21578     23481 
dram[3]:     41813     28811     41691     28194     26911     29481     36494     37025     26621     32903     35532     33325     47472     29865     32601     39513 
dram[4]:    125122    108546     14905     14679    153872     93653     29124     28440     82501     93639     37766     31343     99434    103548     36507     58029 
dram[5]:    111967    123416     72036     11010     83972     95444     27856     15005     84053     90242     37278     41963     82335     90158     24477     33959 
average row accesses per activate:
dram[0]:  1.553300  1.439394  1.449735  1.387435  1.530000  1.467290  1.638743  1.410714  1.509434  1.532710  1.618812  1.704082  1.870813  1.955446  1.799020  1.805970 
dram[1]:  1.418367  1.441489  1.409938  1.530201  1.468750  1.439394  1.536723  1.523529  1.390909  1.490099  1.706587  1.666667  1.888325  1.943299  1.849711  1.930636 
dram[2]:  1.535912  1.406250  1.425926  1.346591  1.621302  1.551351  1.491620  1.618497  1.475248  1.504951  1.676301  1.668605  1.943590  2.033333  1.906977  1.810056 
dram[3]:  1.538071  1.424390  1.478495  1.528409  1.590909  1.591837  1.447005  1.483254  1.433628  1.473214  1.701571  1.619512  1.930000  1.840909  1.798030  1.768116 
dram[4]:  1.404145  1.406091  1.345238  1.440994  1.535519  1.445545  1.592814  1.497207  1.530303  1.477833  1.720238  1.605714  1.984127  1.885000  1.874286  1.820225 
dram[5]:  1.483696  1.414894  1.529032  1.503226  1.513369  1.455497  1.679012  1.536723  1.517949  1.440758  1.837662  1.733728  1.968421  1.937500  1.885714  1.780220 
average row locality = 29189/18127 = 1.610250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       179       167       156       154       178       180       185       188       195       200       188       188       214       216       208       208 
dram[1]:       164       160       135       136       166       164       166       159       186       184       165       162       202       206       183       192 
dram[2]:       165       160       136       139       159       166       163       170       184       183       165       164       205       201       192       187 
dram[3]:       178       174       156       154       182       181       188       184       198       197       187       189       211       221       208       209 
dram[4]:       160       164       131       138       164       170       162       163       184       181       169       160       205       204       190       187 
dram[5]:       160       158       140       136       164       162       165       166       181       182       163       168       204       204       190       187 
total reads: 16952
bank skew: 221/131 = 1.69
chip skew: 3017/2730 = 1.11
number of total write accesses:
dram[0]:       127       118       118       111       128       134       128       128       125       128       139       146       177       179       159       155 
dram[1]:       114       111        92        92       116       121       106       100       120       117       120       123       170       171       137       142 
dram[2]:       113       110        95        98       115       121       104       110       114       121       125       123       174       165       136       137 
dram[3]:       125       118       119       115       133       131       126       126       126       133       138       143       175       184       157       157 
dram[4]:       111       113        95        94       117       122       104       105       119       119       120       121       170       173       138       137 
dram[5]:       113       108        97        97       119       116       107       106       115       122       120       125       170       168       140       137 
total reads: 12237
bank skew: 184/92 = 2.00
chip skew: 2206/1952 = 1.13
average mf latency per bank:
dram[0]:       3426      1970      2037      2110      2523      2493      1928      1982      2122      2087      1879      1834      1507      1532      1692      1736
dram[1]:       3460      1900      2248      2223      2631      2566      2047      2167      2093      2045      1931      1880      1558      1527      1744      1714
dram[2]:       3475      3633      2287      2187      2756      2553      2180      2032      2225      2098      1993      1920      1556      1585      1821      1717
dram[3]:       2709      3568      2037      1995      2482      2476      1967      1940      2311      1989      1892      1814      1537      1509      1731      1662
dram[4]:       2001      3358      2346      2271      2622      2526      2152      2161      2141      2074      2003      1966      1586      1550      1809      1776
dram[5]:       1962      3714      2229      2130      2638      2593      2136      2039      2186      1935      1961      1864      1634      1532      1750      1703
maximum mf latency per bank:
dram[0]:        710       642       688       736       635       621       665       758       622       685       745       638       686       734       689       680
dram[1]:        643       603       695       616       617       660       664       709       689       634       706       645       612       611       706       613
dram[2]:        653       697       670       662       641       634       626       649       642       615       696       664       661       692       667       766
dram[3]:        697       603       778       614       662       567       643       630       734       645       664       659       654       652       672       668
dram[4]:        635       655       654       641       662       642       659       630       646       615       614       626       671       702       623       707
dram[5]:        670       598       666       680       673       633       701       651       661       666       683       628       656       671       675       704

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791711 n_nop=774829 n_act=3245 n_pre=3229 n_req=5204 n_rd=6008 n_write=4400 bw_util=0.02629
n_activity=101139 dram_eff=0.2058
bk0: 358a 783956i bk1: 334a 784071i bk2: 312a 784555i bk3: 308a 784629i bk4: 356a 784042i bk5: 360a 783431i bk6: 370a 783830i bk7: 376a 783237i bk8: 390a 783763i bk9: 400a 783299i bk10: 376a 783277i bk11: 376a 783021i bk12: 428a 782067i bk13: 432a 782078i bk14: 416a 782384i bk15: 416a 782821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.050934
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791711 n_nop=776507 n_act=2928 n_pre=2912 n_req=4682 n_rd=5460 n_write=3904 bw_util=0.02366
n_activity=87794 dram_eff=0.2133
bk0: 328a 784389i bk1: 320a 784553i bk2: 270a 785549i bk3: 272a 785667i bk4: 332a 784361i bk5: 328a 783979i bk6: 332a 784313i bk7: 318a 784717i bk8: 372a 783030i bk9: 368a 783783i bk10: 330a 784088i bk11: 324a 784248i bk12: 404a 782540i bk13: 412a 782029i bk14: 366a 783588i bk15: 384a 783270i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0481704
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791711 n_nop=776543 n_act=2892 n_pre=2876 n_req=4700 n_rd=5478 n_write=3922 bw_util=0.02375
n_activity=87256 dram_eff=0.2155
bk0: 330a 784832i bk1: 320a 784345i bk2: 272a 785514i bk3: 278a 785148i bk4: 318a 784699i bk5: 332a 784413i bk6: 326a 784675i bk7: 340a 784457i bk8: 368a 783826i bk9: 366a 783701i bk10: 330a 783928i bk11: 328a 783924i bk12: 410a 782159i bk13: 402a 782648i bk14: 384a 783677i bk15: 374a 783561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0496646
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791711 n_nop=774761 n_act=3260 n_pre=3244 n_req=5223 n_rd=6034 n_write=4412 bw_util=0.02639
n_activity=100516 dram_eff=0.2078
bk0: 356a 783979i bk1: 348a 783769i bk2: 312a 784584i bk3: 308a 784700i bk4: 364a 783815i bk5: 362a 783878i bk6: 376a 783055i bk7: 368a 783393i bk8: 396a 782891i bk9: 394a 783139i bk10: 374a 783366i bk11: 378a 782935i bk12: 422a 781991i bk13: 442a 781353i bk14: 416a 782471i bk15: 418a 782261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0528791
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791711 n_nop=776475 n_act=2936 n_pre=2920 n_req=4690 n_rd=5464 n_write=3916 bw_util=0.0237
n_activity=87276 dram_eff=0.215
bk0: 320a 784232i bk1: 328a 783972i bk2: 262a 785381i bk3: 276a 785290i bk4: 328a 784467i bk5: 340a 783425i bk6: 324a 784853i bk7: 326a 784158i bk8: 368a 784020i bk9: 362a 783663i bk10: 338a 784002i bk11: 320a 783933i bk12: 410a 782490i bk13: 408a 781990i bk14: 380a 783594i bk15: 374a 783575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0497947
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=791711 n_nop=776613 n_act=2867 n_pre=2851 n_req=4690 n_rd=5460 n_write=3920 bw_util=0.0237
n_activity=87453 dram_eff=0.2145
bk0: 320a 784614i bk1: 316a 784702i bk2: 280a 785767i bk3: 272a 785740i bk4: 328a 784465i bk5: 324a 784200i bk6: 330a 784940i bk7: 332a 784681i bk8: 362a 783814i bk9: 364a 783675i bk10: 326a 784477i bk11: 336a 784067i bk12: 408a 782675i bk13: 408a 782611i bk14: 380a 783397i bk15: 374a 783194i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0496292

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20743, Miss = 1503, Miss_rate = 0.072, Pending_hits = 56, Reservation_fails = 373
L2_cache_bank[1]: Access = 17853, Miss = 1501, Miss_rate = 0.084, Pending_hits = 58, Reservation_fails = 194
L2_cache_bank[2]: Access = 19160, Miss = 1367, Miss_rate = 0.071, Pending_hits = 52, Reservation_fails = 128
L2_cache_bank[3]: Access = 16381, Miss = 1363, Miss_rate = 0.083, Pending_hits = 65, Reservation_fails = 200
L2_cache_bank[4]: Access = 19444, Miss = 1369, Miss_rate = 0.070, Pending_hits = 65, Reservation_fails = 126
L2_cache_bank[5]: Access = 19200, Miss = 1370, Miss_rate = 0.071, Pending_hits = 67, Reservation_fails = 222
L2_cache_bank[6]: Access = 19910, Miss = 1508, Miss_rate = 0.076, Pending_hits = 58, Reservation_fails = 169
L2_cache_bank[7]: Access = 20750, Miss = 1509, Miss_rate = 0.073, Pending_hits = 65, Reservation_fails = 92
L2_cache_bank[8]: Access = 16392, Miss = 1365, Miss_rate = 0.083, Pending_hits = 67, Reservation_fails = 122
L2_cache_bank[9]: Access = 18500, Miss = 1367, Miss_rate = 0.074, Pending_hits = 58, Reservation_fails = 213
L2_cache_bank[10]: Access = 16408, Miss = 1367, Miss_rate = 0.083, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[11]: Access = 19155, Miss = 1363, Miss_rate = 0.071, Pending_hits = 58, Reservation_fails = 112
L2_total_cache_accesses = 223896
L2_total_cache_misses = 16952
L2_total_cache_miss_rate = 0.0757
L2_total_cache_pending_hits = 723
L2_total_cache_reservation_fails = 1951
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56375
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15336
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149653
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1581
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 176
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 955
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=514498
icnt_total_pkts_simt_to_mem=454098
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.2596
	minimum = 6
	maximum = 146
Network latency average = 8.8842
	minimum = 6
	maximum = 112
Slowest packet = 445456
Flit latency average = 8.46575
	minimum = 6
	maximum = 108
Slowest flit = 963152
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00667113
	minimum = 0 (at node 0)
	maximum = 0.0900602 (at node 11)
Accepted packet rate average = 0.00667113
	minimum = 0 (at node 0)
	maximum = 0.0900602 (at node 11)
Injected flit rate average = 0.0155511
	minimum = 0 (at node 0)
	maximum = 0.306928 (at node 11)
Accepted flit rate average= 0.0155511
	minimum = 0 (at node 0)
	maximum = 0.112952 (at node 11)
Injected packet length average = 2.3311
Accepted packet length average = 2.3311
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.1302 (16 samples)
	minimum = 6 (16 samples)
	maximum = 92.3125 (16 samples)
Network latency average = 11.7124 (16 samples)
	minimum = 6 (16 samples)
	maximum = 78.0625 (16 samples)
Flit latency average = 11.2493 (16 samples)
	minimum = 6 (16 samples)
	maximum = 74.5625 (16 samples)
Fragmentation average = 0.00568376 (16 samples)
	minimum = 0 (16 samples)
	maximum = 15.1875 (16 samples)
Injected packet rate average = 0.0168827 (16 samples)
	minimum = 0.00979428 (16 samples)
	maximum = 0.0538709 (16 samples)
Accepted packet rate average = 0.0168827 (16 samples)
	minimum = 0.00979428 (16 samples)
	maximum = 0.0538709 (16 samples)
Injected flit rate average = 0.0389664 (16 samples)
	minimum = 0.0176455 (16 samples)
	maximum = 0.160585 (16 samples)
Accepted flit rate average = 0.0389664 (16 samples)
	minimum = 0.0220801 (16 samples)
	maximum = 0.109777 (16 samples)
Injected packet size average = 2.30807 (16 samples)
Accepted packet size average = 2.30807 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 1 sec (181 sec)
gpgpu_simulation_rate = 175001 (inst/sec)
gpgpu_simulation_rate = 3313 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4040b0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (23,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,599791)
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,599791)
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,599791)
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,599791)
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,599791)
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,599791)
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,599791)
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,599791)
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,599791)
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,599791)
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,599791)
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,599791)
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,599791)
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,599791)
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,599791)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,599791)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,599791)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,599791)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,599791)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,599791)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,599791)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,599791)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,599791)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (114,599791), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (114,599791), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114,599791), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114,599791), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (114,599791), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (114,599791), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (167,599791), 1 CTAs running
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(5,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (200,599791), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (360,599791), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (366,599791), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,599791), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (384,599791), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (385,599791), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (466,599791), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (466,599791), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (472,599791), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (473,599791), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (478,599791), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (479,599791), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (484,599791), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (485,599791), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (491,599791), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: cycles simulated: 600791  inst.: 31793592 (ipc=118.2) sim_rate=174690 (inst/sec) elapsed = 0:0:03:02 / Sun Jul 22 14:51:46 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1128,599791), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 17 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 3.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 1129
gpu_sim_insn = 118240
gpu_ipc =     104.7299
gpu_tot_sim_cycle = 600920
gpu_tot_sim_insn = 31793592
gpu_tot_ipc =      52.9082
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 197620
gpu_stall_icnt2sh    = 565864
gpu_total_sim_rate=174690

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 583333
	L1I_total_cache_misses = 5141
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 82342, Miss = 15034, Miss_rate = 0.183, Pending_hits = 4203, Reservation_fails = 70247
	L1D_cache_core[1]: Access = 72285, Miss = 10681, Miss_rate = 0.148, Pending_hits = 2849, Reservation_fails = 47243
	L1D_cache_core[2]: Access = 85437, Miss = 14762, Miss_rate = 0.173, Pending_hits = 4654, Reservation_fails = 70845
	L1D_cache_core[3]: Access = 25282, Miss = 11560, Miss_rate = 0.457, Pending_hits = 4301, Reservation_fails = 73993
	L1D_cache_core[4]: Access = 23055, Miss = 10419, Miss_rate = 0.452, Pending_hits = 3994, Reservation_fails = 70950
	L1D_cache_core[5]: Access = 14914, Miss = 7111, Miss_rate = 0.477, Pending_hits = 2749, Reservation_fails = 48800
	L1D_cache_core[6]: Access = 14967, Miss = 7057, Miss_rate = 0.472, Pending_hits = 2803, Reservation_fails = 47219
	L1D_cache_core[7]: Access = 15149, Miss = 7148, Miss_rate = 0.472, Pending_hits = 2895, Reservation_fails = 46988
	L1D_cache_core[8]: Access = 16353, Miss = 7594, Miss_rate = 0.464, Pending_hits = 2859, Reservation_fails = 45811
	L1D_cache_core[9]: Access = 15690, Miss = 7408, Miss_rate = 0.472, Pending_hits = 3067, Reservation_fails = 44843
	L1D_cache_core[10]: Access = 72775, Miss = 37191, Miss_rate = 0.511, Pending_hits = 11956, Reservation_fails = 216431
	L1D_cache_core[11]: Access = 27434, Miss = 8426, Miss_rate = 0.307, Pending_hits = 3131, Reservation_fails = 46758
	L1D_cache_core[12]: Access = 15048, Miss = 7189, Miss_rate = 0.478, Pending_hits = 2797, Reservation_fails = 48569
	L1D_cache_core[13]: Access = 14950, Miss = 7117, Miss_rate = 0.476, Pending_hits = 2863, Reservation_fails = 48682
	L1D_cache_core[14]: Access = 70451, Miss = 10054, Miss_rate = 0.143, Pending_hits = 2749, Reservation_fails = 49545
	L1D_total_cache_accesses = 566132
	L1D_total_cache_misses = 168751
	L1D_total_cache_miss_rate = 0.2981
	L1D_total_cache_pending_hits = 57870
	L1D_total_cache_reservation_fails = 976924
	L1D_cache_data_port_util = 0.158
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 86775
	L1C_total_cache_misses = 595
	L1C_total_cache_miss_rate = 0.0069
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285015
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 57459
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 72404
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 603237
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86180
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 595
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 54496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 96347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 373687
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 578192
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5141
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4839, 4839, 4951, 4881, 4895, 4860, 4839, 4839, 4818, 4783, 4874, 4839, 4797, 4762, 4797, 4727, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 1161, 
gpgpu_n_tot_thrd_icount = 35574752
gpgpu_n_tot_w_icount = 1111711
gpgpu_n_stall_shd_mem = 1398303
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 72404
gpgpu_n_mem_write_global = 151254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 23
gpgpu_n_load_insn  = 2711230
gpgpu_n_store_insn = 1173840
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2766080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1398303
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2001795	W0_Idle:308296	W0_Scoreboard:885792	W1:54	W2:60	W3:0	W4:30	W5:0	W6:0	W7:0	W8:4702	W9:0	W10:26	W11:0	W12:0	W13:0	W14:0	W15:0	W16:2330	W17:0	W18:38554	W19:0	W20:130325	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:928495
traffic_breakdown_coretomem[CONST_ACC_R] = 184 {8:23,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 579232 {8:72404,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8577136 {40:115142,72:14684,136:21428,}
traffic_breakdown_coretomem[INST_ACC_R] = 2168 {8:271,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1656 {72:23,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9846944 {136:72404,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1210032 {8:151254,}
traffic_breakdown_memtocore[INST_ACC_R] = 36856 {136:271,}
maxmrqlatency = 275 
maxdqlatency = 0 
maxmflatency = 778 
averagemflatency = 273 
max_icnt2mem_latency = 531 
max_icnt2sh_latency = 600919 
mrq_lat_table:21255 	1201 	600 	1204 	3292 	1274 	347 	55 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	102382 	117898 	3401 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	34352 	29619 	53174 	63541 	37488 	5777 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9430 	29040 	31972 	1977 	8 	0 	0 	130 	444 	1109 	9765 	20829 	40796 	27910 	27369 	18426 	4476 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	978 	202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         9         7         5         4        10        10        13        10         9         5        16        12        26        18        20        20 
dram[1]:         5         4         5         5        10        10        10        10        10         9        12        12        14        18        12        22 
dram[2]:         6         7         4         4        10        12         9        12         7         9        14        12        22        28        22        16 
dram[3]:         7         6         5         6        10        12        10        10         6         8        12        12        30        12        12        16 
dram[4]:         5         7         4         5        10        12         9         9         7         6        12         8        16        18        20        18 
dram[5]:         7         6         4         4        10        12        11        10         8         7        10        14        20        14        14        17 
maximum service time to same row:
dram[0]:     31811     32961     43097     31271     43127     41693     25207     35423     43166     26850     31306     49131     41502     34239     56701     43313 
dram[1]:     82888    100300      4631     10815    113827     85933     14134     29019     79322     85494     34680     15525     92692     85544     19850     42554 
dram[2]:     98879    120433     20662     14343     93762    149165     15005     57551     79613     91450     19417     71686     84362    171909     21578     23481 
dram[3]:     41813     28811     41691     28194     26911     29481     36494     37025     26621     32903     35532     33325     47472     29865     32601     39513 
dram[4]:    125122    108546     14905     14679    153872     93653     29124     28440     82501     93639     37766     31343     99434    103548     36507     58029 
dram[5]:    111967    123416     72036     11010     83972     95444     27856     15005     84053     90242     37278     41963     82335     90158     24477     33959 
average row accesses per activate:
dram[0]:  1.553300  1.439394  1.449735  1.387435  1.530000  1.467290  1.638743  1.410714  1.509434  1.532710  1.618812  1.704082  1.870813  1.955446  1.799020  1.805970 
dram[1]:  1.418367  1.441489  1.409938  1.530201  1.468750  1.439394  1.536723  1.523529  1.390909  1.490099  1.706587  1.666667  1.888325  1.943299  1.849711  1.930636 
dram[2]:  1.535912  1.402062  1.425926  1.342697  1.623529  1.553763  1.494506  1.626437  1.470588  1.504951  1.672414  1.668605  1.943590  2.033333  1.906977  1.815642 
dram[3]:  1.538071  1.424390  1.478495  1.528409  1.590909  1.591837  1.447005  1.483254  1.433628  1.473214  1.701571  1.619512  1.930000  1.840909  1.798030  1.768116 
dram[4]:  1.404145  1.406091  1.345238  1.440994  1.535519  1.445545  1.592814  1.497207  1.530303  1.477833  1.720238  1.605714  1.984127  1.885000  1.874286  1.820225 
dram[5]:  1.483696  1.414894  1.525641  1.503226  1.510638  1.455959  1.703704  1.541899  1.515306  1.438679  1.832258  1.729412  1.968421  1.937500  1.875706  1.785714 
average row locality = 29229/18152 = 1.610236
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       179       167       156       154       178       180       185       188       195       200       188       188       214       216       208       208 
dram[1]:       164       160       135       136       166       164       166       159       186       184       165       162       202       206       183       192 
dram[2]:       165       160       136       139       161       168       166       173       184       183       165       164       205       201       192       187 
dram[3]:       178       174       156       154       182       181       188       184       198       197       187       189       211       221       208       209 
dram[4]:       160       164       131       138       164       170       162       163       184       181       169       160       205       204       190       187 
dram[5]:       160       158       140       136       165       164       169       169       181       182       163       168       204       204       190       187 
total reads: 16972
bank skew: 221/131 = 1.69
chip skew: 3017/2730 = 1.11
number of total write accesses:
dram[0]:       127       118       118       111       128       134       128       128       125       128       139       146       177       179       159       155 
dram[1]:       114       111        92        92       116       121       106       100       120       117       120       123       170       171       137       142 
dram[2]:       113       112        95       100       115       121       106       110       116       121       126       123       174       165       136       138 
dram[3]:       125       118       119       115       133       131       126       126       126       133       138       143       175       184       157       157 
dram[4]:       111       113        95        94       117       122       104       105       119       119       120       121       170       173       138       137 
dram[5]:       113       108        98        97       119       117       107       107       116       123       121       126       170       168       142       138 
total reads: 12257
bank skew: 184/92 = 2.00
chip skew: 2206/1952 = 1.13
average mf latency per bank:
dram[0]:       3426      1970      2037      2110      2523      2493      1928      1982      2122      2087      1879      1834      1507      1532      1692      1736
dram[1]:       3460      1900      2248      2223      2631      2566      2047      2167      2093      2045      1931      1880      1558      1527      1744      1714
dram[2]:       3475      3606      2287      2169      2739      2539      2145      2016      2210      2098      1987      1920      1556      1585      1821      1712
dram[3]:       2709      3568      2037      1995      2483      2476      1967      1940      2311      1989      1892      1814      1537      1509      1731      1662
dram[4]:       2001      3358      2346      2271      2622      2526      2152      2161      2141      2074      2003      1966      1586      1550      1809      1776
dram[5]:       1962      3714      2219      2130      2630      2569      2111      2015      2179      1928      1954      1858      1634      1532      1739      1698
maximum mf latency per bank:
dram[0]:        710       642       688       736       635       621       665       758       622       685       745       638       686       734       689       680
dram[1]:        643       603       695       616       617       660       664       709       689       634       706       645       612       611       706       613
dram[2]:        653       697       670       662       641       634       626       649       642       615       696       664       661       692       667       766
dram[3]:        697       603       778       614       662       567       643       630       734       645       664       659       654       652       672       668
dram[4]:        635       655       654       641       662       642       659       630       646       615       614       626       671       702       623       707
dram[5]:        670       598       666       680       673       633       701       651       661       666       683       628       656       671       675       704

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=793200 n_nop=776318 n_act=3245 n_pre=3229 n_req=5204 n_rd=6008 n_write=4400 bw_util=0.02624
n_activity=101139 dram_eff=0.2058
bk0: 358a 785445i bk1: 334a 785560i bk2: 312a 786044i bk3: 308a 786118i bk4: 356a 785531i bk5: 360a 784920i bk6: 370a 785319i bk7: 376a 784726i bk8: 390a 785252i bk9: 400a 784788i bk10: 376a 784766i bk11: 376a 784510i bk12: 428a 783556i bk13: 432a 783567i bk14: 416a 783873i bk15: 416a 784310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0508384
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=793200 n_nop=777996 n_act=2928 n_pre=2912 n_req=4682 n_rd=5460 n_write=3904 bw_util=0.02361
n_activity=87794 dram_eff=0.2133
bk0: 328a 785878i bk1: 320a 786042i bk2: 270a 787038i bk3: 272a 787156i bk4: 332a 785850i bk5: 328a 785468i bk6: 332a 785802i bk7: 318a 786206i bk8: 372a 784519i bk9: 368a 785272i bk10: 330a 785577i bk11: 324a 785737i bk12: 404a 784029i bk13: 412a 783518i bk14: 366a 785077i bk15: 384a 784759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0480799
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=793200 n_nop=777966 n_act=2905 n_pre=2889 n_req=4720 n_rd=5498 n_write=3942 bw_util=0.0238
n_activity=87464 dram_eff=0.2159
bk0: 330a 786328i bk1: 320a 785703i bk2: 272a 787006i bk3: 278a 786505i bk4: 322a 786137i bk5: 336a 785833i bk6: 332a 785990i bk7: 346a 785834i bk8: 368a 785174i bk9: 366a 785184i bk10: 330a 785388i bk11: 328a 785409i bk12: 410a 783647i bk13: 402a 784139i bk14: 384a 785169i bk15: 374a 785052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0503984
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=793200 n_nop=776250 n_act=3260 n_pre=3244 n_req=5223 n_rd=6034 n_write=4412 bw_util=0.02634
n_activity=100516 dram_eff=0.2078
bk0: 356a 785468i bk1: 348a 785258i bk2: 312a 786073i bk3: 308a 786189i bk4: 364a 785304i bk5: 362a 785367i bk6: 376a 784544i bk7: 368a 784882i bk8: 396a 784380i bk9: 394a 784628i bk10: 374a 784855i bk11: 378a 784424i bk12: 422a 783480i bk13: 442a 782842i bk14: 416a 783960i bk15: 418a 783750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0527799
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=793200 n_nop=777964 n_act=2936 n_pre=2920 n_req=4690 n_rd=5464 n_write=3916 bw_util=0.02365
n_activity=87276 dram_eff=0.215
bk0: 320a 785721i bk1: 328a 785461i bk2: 262a 786870i bk3: 276a 786779i bk4: 328a 785956i bk5: 340a 784914i bk6: 324a 786342i bk7: 326a 785647i bk8: 368a 785509i bk9: 362a 785152i bk10: 338a 785491i bk11: 320a 785422i bk12: 410a 783979i bk13: 408a 783479i bk14: 380a 785083i bk15: 374a 785064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0497012
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=793200 n_nop=778038 n_act=2879 n_pre=2863 n_req=4710 n_rd=5480 n_write=3940 bw_util=0.02375
n_activity=87646 dram_eff=0.215
bk0: 320a 786103i bk1: 316a 786193i bk2: 280a 787176i bk3: 272a 787229i bk4: 330a 785921i bk5: 328a 785618i bk6: 338a 786411i bk7: 338a 786084i bk8: 362a 785251i bk9: 364a 785101i bk10: 326a 785857i bk11: 336a 785444i bk12: 408a 784161i bk13: 408a 784100i bk14: 380a 784732i bk15: 374a 784579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0498058

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20743, Miss = 1503, Miss_rate = 0.072, Pending_hits = 56, Reservation_fails = 373
L2_cache_bank[1]: Access = 17853, Miss = 1501, Miss_rate = 0.084, Pending_hits = 58, Reservation_fails = 194
L2_cache_bank[2]: Access = 19169, Miss = 1367, Miss_rate = 0.071, Pending_hits = 52, Reservation_fails = 128
L2_cache_bank[3]: Access = 16381, Miss = 1363, Miss_rate = 0.083, Pending_hits = 65, Reservation_fails = 200
L2_cache_bank[4]: Access = 19460, Miss = 1374, Miss_rate = 0.071, Pending_hits = 65, Reservation_fails = 126
L2_cache_bank[5]: Access = 19210, Miss = 1375, Miss_rate = 0.072, Pending_hits = 67, Reservation_fails = 222
L2_cache_bank[6]: Access = 19911, Miss = 1508, Miss_rate = 0.076, Pending_hits = 58, Reservation_fails = 169
L2_cache_bank[7]: Access = 20750, Miss = 1509, Miss_rate = 0.073, Pending_hits = 65, Reservation_fails = 92
L2_cache_bank[8]: Access = 16392, Miss = 1365, Miss_rate = 0.083, Pending_hits = 67, Reservation_fails = 122
L2_cache_bank[9]: Access = 18500, Miss = 1367, Miss_rate = 0.074, Pending_hits = 58, Reservation_fails = 213
L2_cache_bank[10]: Access = 16418, Miss = 1372, Miss_rate = 0.084, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[11]: Access = 19165, Miss = 1368, Miss_rate = 0.071, Pending_hits = 58, Reservation_fails = 112
L2_total_cache_accesses = 223952
L2_total_cache_misses = 16972
L2_total_cache_miss_rate = 0.0758
L2_total_cache_pending_hits = 723
L2_total_cache_reservation_fails = 1951
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 56376
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15356
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 896
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149673
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1581
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 191
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 955
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=514698
icnt_total_pkts_simt_to_mem=454174
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.4107
	minimum = 6
	maximum = 54
Network latency average = 12.9286
	minimum = 6
	maximum = 45
Slowest packet = 447855
Flit latency average = 12.1304
	minimum = 6
	maximum = 41
Slowest flit = 968767
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00367418
	minimum = 0 (at node 0)
	maximum = 0.0389725 (at node 3)
Accepted packet rate average = 0.00367418
	minimum = 0 (at node 0)
	maximum = 0.0389725 (at node 3)
Injected flit rate average = 0.00905423
	minimum = 0 (at node 0)
	maximum = 0.0566873 (at node 3)
Accepted flit rate average= 0.00905423
	minimum = 0 (at node 0)
	maximum = 0.124004 (at node 3)
Injected packet length average = 2.46429
Accepted packet length average = 2.46429
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2055 (17 samples)
	minimum = 6 (17 samples)
	maximum = 90.0588 (17 samples)
Network latency average = 11.784 (17 samples)
	minimum = 6 (17 samples)
	maximum = 76.1176 (17 samples)
Flit latency average = 11.3011 (17 samples)
	minimum = 6 (17 samples)
	maximum = 72.5882 (17 samples)
Fragmentation average = 0.00534942 (17 samples)
	minimum = 0 (17 samples)
	maximum = 14.2941 (17 samples)
Injected packet rate average = 0.0161057 (17 samples)
	minimum = 0.00921814 (17 samples)
	maximum = 0.0529946 (17 samples)
Accepted packet rate average = 0.0161057 (17 samples)
	minimum = 0.00921814 (17 samples)
	maximum = 0.0529946 (17 samples)
Injected flit rate average = 0.0372069 (17 samples)
	minimum = 0.0166075 (17 samples)
	maximum = 0.154473 (17 samples)
Accepted flit rate average = 0.0372069 (17 samples)
	minimum = 0.0207813 (17 samples)
	maximum = 0.110614 (17 samples)
Injected packet size average = 2.31017 (17 samples)
Accepted packet size average = 2.31017 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 2 sec (182 sec)
gpgpu_simulation_rate = 174690 (inst/sec)
gpgpu_simulation_rate = 3301 (cycle/sec)
