BANK_SELECT,FUNC_0
CACHE_UPDATE_MODE,FUNC_1
CHIP_RV740,VAR_0
DRM_INFO,FUNC_2
EFFECTIVE_L1_QUEUE_SIZE,FUNC_3
EFFECTIVE_L1_TLB_SIZE,FUNC_4
EFFECTIVE_L2_QUEUE_SIZE,FUNC_5
EINVAL,VAR_1
ENABLE_CONTEXT,VAR_2
ENABLE_L1_FRAGMENT_PROCESSING,VAR_3
ENABLE_L1_TLB,VAR_4
ENABLE_L2_CACHE,VAR_5
ENABLE_L2_FRAGMENT_PROCESSING,VAR_6
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE,VAR_7
MC_VM_MB_L1_TLB0_CNTL,VAR_8
MC_VM_MB_L1_TLB1_CNTL,VAR_9
MC_VM_MB_L1_TLB2_CNTL,VAR_10
MC_VM_MB_L1_TLB3_CNTL,VAR_11
MC_VM_MD_L1_TLB0_CNTL,VAR_12
MC_VM_MD_L1_TLB1_CNTL,VAR_13
MC_VM_MD_L1_TLB2_CNTL,VAR_14
MC_VM_MD_L1_TLB3_CNTL,VAR_15
PAGE_TABLE_DEPTH,FUNC_6
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT,VAR_16
SYSTEM_ACCESS_MODE_NOT_IN_SYS,VAR_17
SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU,VAR_18
VM_CONTEXT0_CNTL,VAR_19
VM_CONTEXT0_PAGE_TABLE_BASE_ADDR,VAR_20
VM_CONTEXT0_PAGE_TABLE_END_ADDR,VAR_21
VM_CONTEXT0_PAGE_TABLE_START_ADDR,VAR_22
VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,VAR_23
VM_L2_CNTL,VAR_24
VM_L2_CNTL2,VAR_25
VM_L2_CNTL3,VAR_26
WREG32,FUNC_7
dev_err,FUNC_8
r600_pcie_gart_tlb_flush,FUNC_9
radeon_gart_restore,FUNC_10
radeon_gart_table_vram_pin,FUNC_11
rv770_pcie_gart_enable,FUNC_12
rdev,VAR_27
tmp,VAR_28
r,VAR_29
i,VAR_30
