xpm_memory.sv,systemverilog,xil_defaultlib,E:/Vivado_2018_3/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,E:/Vivado_2018_3/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
Phase_Im_Factor_ROM_Memory.v,verilog,xil_defaultlib,../../../../../../../SDUP/Lab2/cordic_acc/cordic_acc.tmp/cordic_ip_v1_0/Phase_Im_Factor_ROM_Memory/sim/Phase_Im_Factor_ROM_Memory.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
