

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Tue Apr 27 11:01:10 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.500 us|  0.500 us|   51|   51|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_11_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %p_11" [dfg_199.c:17]   --->   Operation 52 'read' 'p_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (3.52ns)   --->   "%sub_ln17_1 = sub i64 359, i64 %p_11_read" [dfg_199.c:17]   --->   Operation 53 'sub' 'sub_ln17_1' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_9_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_9" [dfg_199.c:7]   --->   Operation 54 'read' 'p_9_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i16 %p_9_read" [dfg_199.c:16]   --->   Operation 55 'trunc' 'trunc_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i16 %p_9_read" [dfg_199.c:17]   --->   Operation 56 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [21/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 57 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_13_addr = getelementptr i32 %p_13, i64 0, i64 1" [dfg_199.c:15]   --->   Operation 58 'getelementptr' 'p_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (2.32ns)   --->   "%p_13_load = load i1 %p_13_addr" [dfg_199.c:15]   --->   Operation 59 'load' 'p_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 60 [20/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 60 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 61 [1/2] (2.32ns)   --->   "%p_13_load = load i1 %p_13_addr" [dfg_199.c:15]   --->   Operation 61 'load' 'p_13_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_13_load, i32 31" [dfg_199.c:15]   --->   Operation 62 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = trunc i32 %p_13_load" [dfg_199.c:16]   --->   Operation 63 'trunc' 'trunc_ln16_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [19/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 64 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln15 = sext i32 %p_13_load" [dfg_199.c:15]   --->   Operation 65 'sext' 'sext_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/2] (6.91ns)   --->   "%mul_ln15 = mul i65 %sext_ln15, i65 5493909840" [dfg_199.c:15]   --->   Operation 66 'mul' 'mul_ln15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [18/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 67 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 68 [1/2] (6.91ns)   --->   "%mul_ln15 = mul i65 %sext_ln15, i65 5493909840" [dfg_199.c:15]   --->   Operation 68 'mul' 'mul_ln15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %mul_ln15, i32 48, i32 55" [dfg_199.c:15]   --->   Operation 69 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [17/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 70 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.71>
ST_7 : Operation 71 [1/1] (3.54ns)   --->   "%sub_ln15_1 = sub i65 0, i65 %mul_ln15" [dfg_199.c:15]   --->   Operation 71 'sub' 'sub_ln15_1' <Predicate = (tmp)> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_2)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i65.i32.i32, i65 %sub_ln15_1, i32 48, i32 55" [dfg_199.c:15]   --->   Operation 72 'partselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sub_ln15_2)   --->   "%select_ln15 = select i1 %tmp, i8 %tmp_1, i8 %tmp_2" [dfg_199.c:15]   --->   Operation 73 'select' 'select_ln15' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (1.91ns) (out node of the LUT)   --->   "%sub_ln15_2 = sub i8 0, i8 %select_ln15" [dfg_199.c:15]   --->   Operation 74 'sub' 'sub_ln15_2' <Predicate = (tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (1.24ns)   --->   "%select_ln15_1 = select i1 %tmp, i8 %sub_ln15_2, i8 %tmp_2" [dfg_199.c:15]   --->   Operation 75 'select' 'select_ln15_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [16/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 76 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.58>
ST_8 : Operation 77 [1/1] (1.91ns)   --->   "%sub_ln15 = sub i8 107, i8 %trunc_ln16" [dfg_199.c:15]   --->   Operation 77 'sub' 'sub_ln15' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln16 = sub i8 %sub_ln15, i8 %trunc_ln16_1" [dfg_199.c:16]   --->   Operation 78 'sub' 'sub_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 79 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%v = sub i8 %sub_ln16, i8 %select_ln15_1" [dfg_199.c:15]   --->   Operation 79 'sub' 'v' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 80 [15/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 80 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 81 [14/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 81 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i8 %v" [dfg_199.c:18]   --->   Operation 82 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [6/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln18" [dfg_199.c:18]   --->   Operation 83 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 84 [13/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 84 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [5/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln18" [dfg_199.c:18]   --->   Operation 85 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 86 [12/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 86 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 87 [4/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln18" [dfg_199.c:18]   --->   Operation 87 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.28>
ST_12 : Operation 88 [11/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 88 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 89 [3/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln18" [dfg_199.c:18]   --->   Operation 89 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.28>
ST_13 : Operation 90 [10/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 90 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 91 [2/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln18" [dfg_199.c:18]   --->   Operation 91 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.28>
ST_14 : Operation 92 [9/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 92 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 93 [1/6] (6.28ns)   --->   "%conv = uitodp i32 %zext_ln18" [dfg_199.c:18]   --->   Operation 93 'uitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.94>
ST_15 : Operation 94 [1/1] (0.00ns)   --->   "%p_7_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %p_7" [dfg_199.c:7]   --->   Operation 94 'read' 'p_7_read' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 95 [8/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 95 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 96 [7/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %p_7_read" [dfg_199.c:18]   --->   Operation 96 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 97 [1/1] (0.00ns)   --->   "%data_V_1 = bitcast i64 %p_7_read" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:483]   --->   Operation 97 'bitcast' 'data_V_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V_1, i32 63"   --->   Operation 98 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_1, i32 52, i32 62"   --->   Operation 99 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i64 %data_V_1"   --->   Operation 100 'trunc' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_20, i1 0"   --->   Operation 101 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i54 %mantissa_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 102 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln510_1 = zext i11 %tmp_19" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 103 'zext' 'zext_ln510_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (1.63ns)   --->   "%add_ln510_1 = add i12 %zext_ln510_1, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 104 'add' 'add_ln510_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510_1, i32 11"   --->   Operation 105 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (1.63ns)   --->   "%sub_ln1311_1 = sub i11 1023, i11 %tmp_19"   --->   Operation 106 'sub' 'sub_ln1311_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln1311_1 = sext i11 %sub_ln1311_1"   --->   Operation 107 'sext' 'sext_ln1311_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.69ns)   --->   "%ush_1 = select i1 %isNeg_1, i12 %sext_ln1311_1, i12 %add_ln510_1"   --->   Operation 108 'select' 'ush_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i23_cast_cast_cast = sext i12 %ush_1"   --->   Operation 109 'sext' 'sh_prom_i_i_i_i_i23_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i23_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i23_cast_cast_cast"   --->   Operation 110 'zext' 'sh_prom_i_i_i_i_i23_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i113 %zext_ln15_1, i113 %sh_prom_i_i_i_i_i23_cast_cast_cast_cast"   --->   Operation 111 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i113 %zext_ln15_1, i113 %sh_prom_i_i_i_i_i23_cast_cast_cast_cast"   --->   Operation 112 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i113.i32, i113 %r_V_2, i32 53"   --->   Operation 113 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln662_1 = zext i1 %tmp_16"   --->   Operation 114 'zext' 'zext_ln662_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i113.i32.i32, i113 %r_V_3, i32 53, i32 60"   --->   Operation 115 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 116 [1/1] (4.61ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i8 %zext_ln662_1, i8 %tmp_s"   --->   Operation 116 'select' 'val_1' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.71>
ST_16 : Operation 117 [7/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 117 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 118 [6/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %p_7_read" [dfg_199.c:18]   --->   Operation 118 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 119 [1/1] (1.91ns)   --->   "%result_V_6 = sub i8 0, i8 %val_1"   --->   Operation 119 'sub' 'result_V_6' <Predicate = (p_Result_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 120 [1/1] (1.24ns)   --->   "%result_V_7 = select i1 %p_Result_1, i8 %result_V_6, i8 %val_1" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 120 'select' 'result_V_7' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.71>
ST_17 : Operation 121 [6/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 121 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 122 [5/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %p_7_read" [dfg_199.c:18]   --->   Operation 122 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.71>
ST_18 : Operation 123 [5/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 123 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [4/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %p_7_read" [dfg_199.c:18]   --->   Operation 124 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.71>
ST_19 : Operation 125 [4/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 125 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 126 [3/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %p_7_read" [dfg_199.c:18]   --->   Operation 126 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.71>
ST_20 : Operation 127 [3/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 127 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 128 [2/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %p_7_read" [dfg_199.c:18]   --->   Operation 128 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.71>
ST_21 : Operation 129 [2/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 129 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 130 [1/7] (6.71ns)   --->   "%mul = dmul i64 %conv, i64 %p_7_read" [dfg_199.c:18]   --->   Operation 130 'dmul' 'mul' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i16 %p_9_read" [dfg_199.c:16]   --->   Operation 131 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (2.07ns)   --->   "%sub_ln17 = sub i17 0, i17 %zext_ln16" [dfg_199.c:17]   --->   Operation 132 'sub' 'sub_ln17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i17 %sub_ln17" [dfg_199.c:17]   --->   Operation 133 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/21] (5.07ns)   --->   "%sdiv_ln17 = sdiv i64 %zext_ln17, i64 %sub_ln17_1" [dfg_199.c:17]   --->   Operation 134 'sdiv' 'sdiv_ln17' <Predicate = true> <Delay = 5.07> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 17> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i17 %sdiv_ln17" [dfg_199.c:17]   --->   Operation 135 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i17 %trunc_ln17" [dfg_199.c:17]   --->   Operation 136 'sext' 'sext_ln17_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (2.10ns)   --->   "%sub_ln17_2 = sub i18 %sext_ln17, i18 %sext_ln17_1" [dfg_199.c:17]   --->   Operation 137 'sub' 'sub_ln17_2' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 138 [7/7] (7.29ns)   --->   "%add = dsub i64 1.84467e+19, i64 %mul" [dfg_199.c:18]   --->   Operation 138 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln17_2 = sext i18 %sub_ln17_2" [dfg_199.c:17]   --->   Operation 139 'sext' 'sext_ln17_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 140 [6/6] (6.28ns)   --->   "%v_5 = sitodp i32 %sext_ln17_2" [dfg_199.c:17]   --->   Operation 140 'sitodp' 'v_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 141 [6/7] (7.29ns)   --->   "%add = dsub i64 1.84467e+19, i64 %mul" [dfg_199.c:18]   --->   Operation 141 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 142 [5/6] (6.28ns)   --->   "%v_5 = sitodp i32 %sext_ln17_2" [dfg_199.c:17]   --->   Operation 142 'sitodp' 'v_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 143 [5/7] (7.29ns)   --->   "%add = dsub i64 1.84467e+19, i64 %mul" [dfg_199.c:18]   --->   Operation 143 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 144 [4/6] (6.28ns)   --->   "%v_5 = sitodp i32 %sext_ln17_2" [dfg_199.c:17]   --->   Operation 144 'sitodp' 'v_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 145 [4/7] (7.29ns)   --->   "%add = dsub i64 1.84467e+19, i64 %mul" [dfg_199.c:18]   --->   Operation 145 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 146 [3/6] (6.28ns)   --->   "%v_5 = sitodp i32 %sext_ln17_2" [dfg_199.c:17]   --->   Operation 146 'sitodp' 'v_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 147 [3/7] (7.29ns)   --->   "%add = dsub i64 1.84467e+19, i64 %mul" [dfg_199.c:18]   --->   Operation 147 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 148 [2/6] (6.28ns)   --->   "%v_5 = sitodp i32 %sext_ln17_2" [dfg_199.c:17]   --->   Operation 148 'sitodp' 'v_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 149 [2/7] (7.29ns)   --->   "%add = dsub i64 1.84467e+19, i64 %mul" [dfg_199.c:18]   --->   Operation 149 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.29>
ST_28 : Operation 150 [1/6] (6.28ns)   --->   "%v_5 = sitodp i32 %sext_ln17_2" [dfg_199.c:17]   --->   Operation 150 'sitodp' 'v_5' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 151 [1/7] (7.29ns)   --->   "%add = dsub i64 1.84467e+19, i64 %mul" [dfg_199.c:18]   --->   Operation 151 'dsub' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.71>
ST_29 : Operation 152 [7/7] (6.71ns)   --->   "%v_5_1 = dmul i64 %add, i64 %v_5" [dfg_199.c:18]   --->   Operation 152 'dmul' 'v_5_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.71>
ST_30 : Operation 153 [6/7] (6.71ns)   --->   "%v_5_1 = dmul i64 %add, i64 %v_5" [dfg_199.c:18]   --->   Operation 153 'dmul' 'v_5_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.71>
ST_31 : Operation 154 [5/7] (6.71ns)   --->   "%v_5_1 = dmul i64 %add, i64 %v_5" [dfg_199.c:18]   --->   Operation 154 'dmul' 'v_5_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.71>
ST_32 : Operation 155 [4/7] (6.71ns)   --->   "%v_5_1 = dmul i64 %add, i64 %v_5" [dfg_199.c:18]   --->   Operation 155 'dmul' 'v_5_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.71>
ST_33 : Operation 156 [3/7] (6.71ns)   --->   "%v_5_1 = dmul i64 %add, i64 %v_5" [dfg_199.c:18]   --->   Operation 156 'dmul' 'v_5_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.71>
ST_34 : Operation 157 [2/7] (6.71ns)   --->   "%v_5_1 = dmul i64 %add, i64 %v_5" [dfg_199.c:18]   --->   Operation 157 'dmul' 'v_5_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.71>
ST_35 : Operation 158 [1/7] (6.71ns)   --->   "%v_5_1 = dmul i64 %add, i64 %v_5" [dfg_199.c:18]   --->   Operation 158 'dmul' 'v_5_1' <Predicate = true> <Delay = 6.71> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.71> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.32>
ST_36 : Operation 159 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i64 %v_5_1" [dfg_199.c:19]   --->   Operation 159 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 160 [1/1] (0.99ns)   --->   "%data_V = xor i64 %bitcast_ln19, i64 9223372036854775808" [dfg_199.c:19]   --->   Operation 160 'xor' 'data_V' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 161 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 161 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 162 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i64 %data_V"   --->   Operation 163 'trunc' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_17" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 164 'zext' 'zext_ln510' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 165 [1/1] (1.63ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510]   --->   Operation 165 'add' 'add_ln510' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 166 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 166 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 167 [1/1] (1.63ns)   --->   "%sub_ln1311 = sub i11 1023, i11 %tmp_17"   --->   Operation 167 'sub' 'sub_ln1311' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i11 %sub_ln1311"   --->   Operation 168 'sext' 'sext_ln1311' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 169 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1311, i12 %add_ln510"   --->   Operation 169 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.16>
ST_37 : Operation 170 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_18, i1 0"   --->   Operation 170 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 171 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 172 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i12 %ush"   --->   Operation 172 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 173 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 173 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 174 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i137 %zext_ln15, i137 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 175 'shl' 'r_V_1' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 176 'bitselect' 'tmp_9' <Predicate = (isNeg)> <Delay = 0.00>
ST_37 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_9"   --->   Operation 177 'zext' 'zext_ln662' <Predicate = (isNeg)> <Delay = 0.00>
ST_37 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_8 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_1, i32 53, i32 84"   --->   Operation 178 'partselect' 'tmp_8' <Predicate = (!isNeg)> <Delay = 0.00>
ST_37 : Operation 179 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_8"   --->   Operation 179 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 180 [1/1] (2.55ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 180 'sub' 'result_V_2' <Predicate = (p_Result_s)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.92>
ST_38 : Operation 181 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p" [dfg_199.c:7]   --->   Operation 181 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 182 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_2, i32 %val" [/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 182 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %result_V_7, i6 0" [dfg_199.c:19]   --->   Operation 183 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i14 %shl_ln" [dfg_199.c:19]   --->   Operation 184 'sext' 'sext_ln19' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln19_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %result_V_7, i2 0" [dfg_199.c:19]   --->   Operation 185 'bitconcatenate' 'shl_ln19_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln19_1 = sext i10 %shl_ln19_1" [dfg_199.c:19]   --->   Operation 186 'sext' 'sext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 187 [1/1] (1.81ns)   --->   "%sub_ln19 = sub i15 %sext_ln19, i15 %sext_ln19_1" [dfg_199.c:19]   --->   Operation 187 'sub' 'sub_ln19' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln19_2 = sext i15 %sub_ln19" [dfg_199.c:19]   --->   Operation 188 'sext' 'sext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 189 [1/1] (2.55ns)   --->   "%add_ln19 = add i32 %p_read, i32 47585" [dfg_199.c:19]   --->   Operation 189 'add' 'add_ln19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln19_1 = sub i32 %add_ln19, i32 %result_V" [dfg_199.c:19]   --->   Operation 190 'sub' 'sub_ln19_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_38 : Operation 191 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln19_1 = add i32 %sub_ln19_1, i32 %sext_ln19_2" [dfg_199.c:19]   --->   Operation 191 'add' 'add_ln19_1' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 39 <SV = 38> <Delay = 4.13>
ST_39 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i8 %v" [dfg_199.c:19]   --->   Operation 192 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 193 [13/13] (4.13ns)   --->   "%srem_ln19 = srem i32 %zext_ln19, i32 %add_ln19_1" [dfg_199.c:19]   --->   Operation 193 'srem' 'srem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.13>
ST_40 : Operation 194 [12/13] (4.13ns)   --->   "%srem_ln19 = srem i32 %zext_ln19, i32 %add_ln19_1" [dfg_199.c:19]   --->   Operation 194 'srem' 'srem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.13>
ST_41 : Operation 195 [11/13] (4.13ns)   --->   "%srem_ln19 = srem i32 %zext_ln19, i32 %add_ln19_1" [dfg_199.c:19]   --->   Operation 195 'srem' 'srem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.13>
ST_42 : Operation 196 [10/13] (4.13ns)   --->   "%srem_ln19 = srem i32 %zext_ln19, i32 %add_ln19_1" [dfg_199.c:19]   --->   Operation 196 'srem' 'srem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.13>
ST_43 : Operation 197 [9/13] (4.13ns)   --->   "%srem_ln19 = srem i32 %zext_ln19, i32 %add_ln19_1" [dfg_199.c:19]   --->   Operation 197 'srem' 'srem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.13>
ST_44 : Operation 198 [8/13] (4.13ns)   --->   "%srem_ln19 = srem i32 %zext_ln19, i32 %add_ln19_1" [dfg_199.c:19]   --->   Operation 198 'srem' 'srem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.13>
ST_45 : Operation 199 [7/13] (4.13ns)   --->   "%srem_ln19 = srem i32 %zext_ln19, i32 %add_ln19_1" [dfg_199.c:19]   --->   Operation 199 'srem' 'srem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.13>
ST_46 : Operation 200 [6/13] (4.13ns)   --->   "%srem_ln19 = srem i32 %zext_ln19, i32 %add_ln19_1" [dfg_199.c:19]   --->   Operation 200 'srem' 'srem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 4.13>
ST_47 : Operation 201 [5/13] (4.13ns)   --->   "%srem_ln19 = srem i32 %zext_ln19, i32 %add_ln19_1" [dfg_199.c:19]   --->   Operation 201 'srem' 'srem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 4.13>
ST_48 : Operation 202 [4/13] (4.13ns)   --->   "%srem_ln19 = srem i32 %zext_ln19, i32 %add_ln19_1" [dfg_199.c:19]   --->   Operation 202 'srem' 'srem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 4.13>
ST_49 : Operation 203 [3/13] (4.13ns)   --->   "%srem_ln19 = srem i32 %zext_ln19, i32 %add_ln19_1" [dfg_199.c:19]   --->   Operation 203 'srem' 'srem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 4.13>
ST_50 : Operation 204 [2/13] (4.13ns)   --->   "%srem_ln19 = srem i32 %zext_ln19, i32 %add_ln19_1" [dfg_199.c:19]   --->   Operation 204 'srem' 'srem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 4.13>
ST_51 : Operation 205 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 0"   --->   Operation 205 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 206 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 206 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_7"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_7, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 211 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %p_9"   --->   Operation 211 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %p_9, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_11, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 214 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_11"   --->   Operation 214 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %p_13, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 216 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %p_13"   --->   Operation 216 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 217 [1/13] (4.13ns)   --->   "%srem_ln19 = srem i32 %zext_ln19, i32 %add_ln19_1" [dfg_199.c:19]   --->   Operation 217 'srem' 'srem_ln19' <Predicate = true> <Delay = 4.13> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 12> <II = 8> <Delay = 4.13> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 218 [1/1] (0.00ns)   --->   "%result = trunc i8 %srem_ln19" [dfg_199.c:19]   --->   Operation 218 'trunc' 'result' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 219 [1/1] (0.00ns)   --->   "%ret_ln20 = ret i8 %result" [dfg_199.c:20]   --->   Operation 219 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.52ns
The critical path consists of the following:
	wire read on port 'p_11' (dfg_199.c:17) [41]  (0 ns)
	'sub' operation ('sub_ln17_1', dfg_199.c:17) [42]  (3.52 ns)

 <State 2>: 5.07ns
The critical path consists of the following:
	wire read on port 'p_9' (dfg_199.c:7) [18]  (0 ns)
	'sdiv' operation ('sdiv_ln17', dfg_199.c:17) [43]  (5.07 ns)

 <State 3>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln17', dfg_199.c:17) [43]  (5.07 ns)

 <State 4>: 5.07ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln17', dfg_199.c:17) [43]  (5.07 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln15', dfg_199.c:15) [24]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln15', dfg_199.c:15) [24]  (6.91 ns)

 <State 7>: 6.71ns
The critical path consists of the following:
	'sub' operation ('sub_ln15_1', dfg_199.c:15) [25]  (3.55 ns)
	'select' operation ('select_ln15', dfg_199.c:15) [29]  (0 ns)
	'sub' operation ('sub_ln15_2', dfg_199.c:15) [30]  (1.92 ns)
	'select' operation ('select_ln15_1', dfg_199.c:15) [31]  (1.25 ns)

 <State 8>: 5.58ns
The critical path consists of the following:
	'sub' operation ('sub_ln15', dfg_199.c:15) [35]  (1.92 ns)
	'sub' operation ('sub_ln16', dfg_199.c:16) [36]  (0 ns)
	'sub' operation ('v', dfg_199.c:15) [37]  (3.67 ns)

 <State 9>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv', dfg_199.c:18) [50]  (6.28 ns)

 <State 10>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv', dfg_199.c:18) [50]  (6.28 ns)

 <State 11>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv', dfg_199.c:18) [50]  (6.28 ns)

 <State 12>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv', dfg_199.c:18) [50]  (6.28 ns)

 <State 13>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv', dfg_199.c:18) [50]  (6.28 ns)

 <State 14>: 6.28ns
The critical path consists of the following:
	'uitodp' operation ('conv', dfg_199.c:18) [50]  (6.28 ns)

 <State 15>: 6.95ns
The critical path consists of the following:
	wire read on port 'p_7' (dfg_199.c:7) [19]  (0 ns)
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [85]  (1.64 ns)
	'select' operation ('ush') [89]  (0.697 ns)
	'lshr' operation ('r.V') [92]  (0 ns)
	'select' operation ('val') [97]  (4.61 ns)

 <State 16>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:18) [51]  (6.72 ns)

 <State 17>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:18) [51]  (6.72 ns)

 <State 18>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:18) [51]  (6.72 ns)

 <State 19>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:18) [51]  (6.72 ns)

 <State 20>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:18) [51]  (6.72 ns)

 <State 21>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('mul', dfg_199.c:18) [51]  (6.72 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('add', dfg_199.c:18) [52]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('add', dfg_199.c:18) [52]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('add', dfg_199.c:18) [52]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('add', dfg_199.c:18) [52]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('add', dfg_199.c:18) [52]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('add', dfg_199.c:18) [52]  (7.3 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'dsub' operation ('add', dfg_199.c:18) [52]  (7.3 ns)

 <State 29>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('v_5', dfg_199.c:18) [53]  (6.72 ns)

 <State 30>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('v_5', dfg_199.c:18) [53]  (6.72 ns)

 <State 31>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('v_5', dfg_199.c:18) [53]  (6.72 ns)

 <State 32>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('v_5', dfg_199.c:18) [53]  (6.72 ns)

 <State 33>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('v_5', dfg_199.c:18) [53]  (6.72 ns)

 <State 34>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('v_5', dfg_199.c:18) [53]  (6.72 ns)

 <State 35>: 6.72ns
The critical path consists of the following:
	'dmul' operation ('v_5', dfg_199.c:18) [53]  (6.72 ns)

 <State 36>: 3.33ns
The critical path consists of the following:
	'xor' operation ('data.V', dfg_199.c:19) [56]  (0.99 ns)
	'add' operation ('sh', /wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:510) [63]  (1.64 ns)
	'select' operation ('ush') [67]  (0.697 ns)

 <State 37>: 7.16ns
The critical path consists of the following:
	'lshr' operation ('r.V') [70]  (0 ns)
	'select' operation ('val') [75]  (4.61 ns)
	'sub' operation ('result.V') [76]  (2.55 ns)

 <State 38>: 6.92ns
The critical path consists of the following:
	wire read on port 'p' (dfg_199.c:7) [20]  (0 ns)
	'add' operation ('add_ln19', dfg_199.c:19) [106]  (2.55 ns)
	'sub' operation ('sub_ln19_1', dfg_199.c:19) [107]  (0 ns)
	'add' operation ('add_ln19_1', dfg_199.c:19) [108]  (4.37 ns)

 <State 39>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln19', dfg_199.c:19) [109]  (4.13 ns)

 <State 40>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln19', dfg_199.c:19) [109]  (4.13 ns)

 <State 41>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln19', dfg_199.c:19) [109]  (4.13 ns)

 <State 42>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln19', dfg_199.c:19) [109]  (4.13 ns)

 <State 43>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln19', dfg_199.c:19) [109]  (4.13 ns)

 <State 44>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln19', dfg_199.c:19) [109]  (4.13 ns)

 <State 45>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln19', dfg_199.c:19) [109]  (4.13 ns)

 <State 46>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln19', dfg_199.c:19) [109]  (4.13 ns)

 <State 47>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln19', dfg_199.c:19) [109]  (4.13 ns)

 <State 48>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln19', dfg_199.c:19) [109]  (4.13 ns)

 <State 49>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln19', dfg_199.c:19) [109]  (4.13 ns)

 <State 50>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln19', dfg_199.c:19) [109]  (4.13 ns)

 <State 51>: 4.13ns
The critical path consists of the following:
	'srem' operation ('srem_ln19', dfg_199.c:19) [109]  (4.13 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
