#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Oct 20 11:16:10 2022
# Process ID: 22580
# Current directory: D:/FHH/大学/个人/数字电路/prj/project/project_2_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent79700 D:\FHH\大学\个人\数字电路\prj\project\project_2_2\project_2_2.xpr
# Log file: D:/FHH/大学/个人/数字电路/prj/project/project_2_2/vivado.log
# Journal file: D:/FHH/大学/个人/数字电路/prj/project/project_2_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.xpr
INFO: [Project 1-313] Project file moved from 'D:/FHH/prj/project/project_2_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/Vivado/2017.4/data/ip'.
file mkdir D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new
close [ open D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v w ]
add_files D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v
update_compile_order -fileset sources_1
add_files -norecurse D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_comp_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_comp_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEMPLATE_COMP_16
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_4
INFO: [VRFC 10-311] analyzing module comp_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comp_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-2421] module glbl is previously defined, ignoring this definition [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b371e4ac8ce94eb8b61e3b4ba1414753 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_comp_16_behav xil_defaultlib.Test_comp_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port A_L_B on this module [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:54]
ERROR: [VRFC 10-426] cannot find port A_E_B on this module [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:53]
ERROR: [VRFC 10-426] cannot find port A_G_B on this module [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:52]
ERROR: [VRFC 10-2063] Module <comp_4> not found while processing module instance <C3> [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:125]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_comp_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_comp_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEMPLATE_COMP_16
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_4
INFO: [VRFC 10-311] analyzing module comp_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comp_16
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b371e4ac8ce94eb8b61e3b4ba1414753 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_comp_16_behav xil_defaultlib.Test_comp_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port A_L_B on this module [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:54]
ERROR: [VRFC 10-426] cannot find port A_E_B on this module [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:53]
ERROR: [VRFC 10-426] cannot find port A_G_B on this module [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:52]
ERROR: [VRFC 10-2063] Module <comp_4> not found while processing module instance <C3> [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:125]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_comp_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_comp_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEMPLATE_COMP_16
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_4
INFO: [VRFC 10-311] analyzing module comp_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comp_16
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b371e4ac8ce94eb8b61e3b4ba1414753 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_comp_16_behav xil_defaultlib.Test_comp_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port A_L_B on this module [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:54]
ERROR: [VRFC 10-426] cannot find port A_E_B on this module [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:53]
ERROR: [VRFC 10-426] cannot find port A_G_B on this module [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:52]
ERROR: [VRFC 10-2063] Module <comp_4> not found while processing module instance <C3> [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:125]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_comp_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_comp_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEMPLATE_COMP_16
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_4
INFO: [VRFC 10-311] analyzing module comp_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comp_16
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b371e4ac8ce94eb8b61e3b4ba1414753 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_comp_16_behav xil_defaultlib.Test_comp_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port A_L_B on this module [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:54]
ERROR: [VRFC 10-426] cannot find port A_E_B on this module [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:53]
ERROR: [VRFC 10-426] cannot find port A_G_B on this module [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:52]
ERROR: [VRFC 10-2063] Module <comp_4> not found while processing module instance <C3> [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:125]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_comp_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_comp_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEMPLATE_COMP_16
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_4
INFO: [VRFC 10-311] analyzing module comp_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comp_16
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b371e4ac8ce94eb8b61e3b4ba1414753 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_comp_16_behav xil_defaultlib.Test_comp_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:125]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:126]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:127]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:128]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.TEMPLATE_COMP_16
Compiling module xil_defaultlib.comp_4
Compiling module xil_defaultlib.comp_16
Compiling module xil_defaultlib.Test_comp_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_comp_16_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim/xsim.dir/Test_comp_16_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 20 12:49:48 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 903.922 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_comp_16_behav -key {Behavioral:sim_1:Functional:Test_comp_16} -tclbatch {Test_comp_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_comp_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_comp_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 928.039 ; gain = 24.117
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_comp_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_comp_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEMPLATE_COMP_16
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_4
INFO: [VRFC 10-311] analyzing module comp_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comp_16
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b371e4ac8ce94eb8b61e3b4ba1414753 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_comp_16_behav xil_defaultlib.Test_comp_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port out_A_L_B on this module [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:45]
ERROR: [VRFC 10-426] cannot find port out_A_E_B on this module [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:44]
ERROR: [VRFC 10-426] cannot find port out_A_G_B on this module [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:43]
ERROR: [VRFC 10-2063] Module <OBUF> not found while processing module instance <A_E_B_OBUF_inst> [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v:102]
ERROR: [VRFC 10-2063] Module <CARRY4> not found while processing module instance <A_E_B_OBUF_inst_i_1> [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v:105]
ERROR: [VRFC 10-2063] Module <LUT2> not found while processing module instance <A_E_B_OBUF_inst_i_3> [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v:119]
ERROR: [VRFC 10-2063] Module <LUT6> not found while processing module instance <A_E_B_OBUF_inst_i_4> [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v:125]
ERROR: [VRFC 10-2063] Module <LUT4> not found while processing module instance <A_G_B_OBUF_inst_i_10> [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v:185]
ERROR: [VRFC 10-2063] Module <IBUF> not found while processing module instance <A_IBUF[0]_inst> [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v:320]
ERROR: [VRFC 10-2063] Module <comp_16> not found while processing module instance <inst_comp_16> [D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v:49]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_comp_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_comp_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEMPLATE_COMP_16
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_4
INFO: [VRFC 10-311] analyzing module comp_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comp_16
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b371e4ac8ce94eb8b61e3b4ba1414753 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_comp_16_behav xil_defaultlib.Test_comp_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:125]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:126]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:127]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:128]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.TEMPLATE_COMP_16
Compiling module xil_defaultlib.comp_4
Compiling module xil_defaultlib.comp_16
Compiling module xil_defaultlib.Test_comp_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_comp_16_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_comp_16_behav -key {Behavioral:sim_1:Functional:Test_comp_16} -tclbatch {Test_comp_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_comp_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_comp_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 932.969 ; gain = 1.105
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_comp_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_comp_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEMPLATE_COMP_16
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_4
INFO: [VRFC 10-311] analyzing module comp_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comp_16
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b371e4ac8ce94eb8b61e3b4ba1414753 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_comp_16_behav xil_defaultlib.Test_comp_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:125]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:126]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:127]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:128]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.TEMPLATE_COMP_16
Compiling module xil_defaultlib.comp_4
Compiling module xil_defaultlib.comp_16
Compiling module xil_defaultlib.Test_comp_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_comp_16_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_comp_16_behav -key {Behavioral:sim_1:Functional:Test_comp_16} -tclbatch {Test_comp_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_comp_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_comp_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_comp_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_comp_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEMPLATE_COMP_16
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_4
INFO: [VRFC 10-311] analyzing module comp_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comp_16
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b371e4ac8ce94eb8b61e3b4ba1414753 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_comp_16_behav xil_defaultlib.Test_comp_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:125]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:126]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:127]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:128]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.TEMPLATE_COMP_16
Compiling module xil_defaultlib.comp_4
Compiling module xil_defaultlib.comp_16
Compiling module xil_defaultlib.Test_comp_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_comp_16_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_comp_16_behav -key {Behavioral:sim_1:Functional:Test_comp_16} -tclbatch {Test_comp_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_comp_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_comp_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_comp_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_comp_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEMPLATE_COMP_16
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_4
INFO: [VRFC 10-311] analyzing module comp_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comp_16
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b371e4ac8ce94eb8b61e3b4ba1414753 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_comp_16_behav xil_defaultlib.Test_comp_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:125]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:126]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:127]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port A [D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v:128]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.TEMPLATE_COMP_16
Compiling module xil_defaultlib.comp_4
Compiling module xil_defaultlib.comp_16
Compiling module xil_defaultlib.Test_comp_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_comp_16_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_comp_16_behav -key {Behavioral:sim_1:Functional:Test_comp_16} -tclbatch {Test_comp_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_comp_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_comp_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.191 ; gain = 0.836
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Test_comp_16' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Test_comp_16_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/TEMPLATE_COMP_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TEMPLATE_COMP_16
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.srcs/sources_1/new/comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp_4
INFO: [VRFC 10-311] analyzing module comp_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FHH/大学/个人/数字电路/prj/实验2/comp_16/Test_comp_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_comp_16
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto b371e4ac8ce94eb8b61e3b4ba1414753 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Test_comp_16_behav xil_defaultlib.Test_comp_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.TEMPLATE_COMP_16
Compiling module xil_defaultlib.comp_4
Compiling module xil_defaultlib.comp_16
Compiling module xil_defaultlib.Test_comp_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot Test_comp_16_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FHH/大学/个人/数字电路/prj/project/project_2_2/project_2_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Test_comp_16_behav -key {Behavioral:sim_1:Functional:Test_comp_16} -tclbatch {Test_comp_16.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source Test_comp_16.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Test_comp_16_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 20 17:53:10 2022...
