{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1637669640188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1637669640189 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "DigitalW EP4CE10E22C6 " "Automatically selected device EP4CE10E22C6 for design DigitalW" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1637669640386 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1637669640386 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1637669640450 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1637669640450 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1637669640742 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1637669640763 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C6 " "Device EP4CE6E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637669641147 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C6 " "Device EP4CE15E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637669641147 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C6 " "Device EP4CE22E22C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1637669641147 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1637669641147 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 10393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637669641184 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 10395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637669641184 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 10397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637669641184 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 10399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637669641184 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 10401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637669641184 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1637669641184 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1637669641192 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "47 47 " "No exact pin location assignment(s) for 47 pins of 47 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1637669641712 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1637669642469 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DigitalW.sdc " "Synopsys Design Constraints File file not found: 'DigitalW.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1637669642472 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1637669642473 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALM_Set\|Toggle\|Data_out\[0\]  from: datac  to: combout " "Cell: ALM_Set\|Toggle\|Data_out\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637669642502 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WCH_Set\|Toggle\|Data_out\[0\]  from: datac  to: combout " "Cell: WCH_Set\|Toggle\|Data_out\[0\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1637669642502 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1637669642502 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1637669642517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1637669642519 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1637669642520 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mclk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Mclk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637669642792 ""}  } { { "DigitalW.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/DigitalW.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 10384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637669642792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_gen:pulse\|pulse_generator:PUL3\|out_clk  " "Automatically promoted node Clk_gen:pulse\|pulse_generator:PUL3\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637669642792 ""}  } { { "pulse_generator.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/pulse_generator.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637669642792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_gen:pulse\|pulse_generator:PUL2\|out_clk  " "Automatically promoted node Clk_gen:pulse\|pulse_generator:PUL2\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637669642792 ""}  } { { "pulse_generator.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/pulse_generator.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637669642792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk_gen:pulse\|pulse_generator:PUL1\|out_clk  " "Automatically promoted node Clk_gen:pulse\|pulse_generator:PUL1\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637669642792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MUX2to1_Nbits:Blink5\|Data_out\[0\]~0 " "Destination node MUX2to1_Nbits:Blink5\|Data_out\[0\]~0" {  } { { "MUX2to1_Nbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX2to1_Nbits.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MUX2to1_Nbits:Blink5\|Data_out\[1\]~1 " "Destination node MUX2to1_Nbits:Blink5\|Data_out\[1\]~1" {  } { { "MUX2to1_Nbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX2to1_Nbits.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MUX2to1_Nbits:Blink5\|Data_out\[2\]~2 " "Destination node MUX2to1_Nbits:Blink5\|Data_out\[2\]~2" {  } { { "MUX2to1_Nbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX2to1_Nbits.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MUX2to1_Nbits:Blink5\|Data_out\[3\]~3 " "Destination node MUX2to1_Nbits:Blink5\|Data_out\[3\]~3" {  } { { "MUX2to1_Nbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX2to1_Nbits.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2963 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MUX2to1_Nbits:Blink5\|Data_out\[4\]~4 " "Destination node MUX2to1_Nbits:Blink5\|Data_out\[4\]~4" {  } { { "MUX2to1_Nbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX2to1_Nbits.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2965 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MUX2to1_Nbits:Blink5\|Data_out\[5\]~5 " "Destination node MUX2to1_Nbits:Blink5\|Data_out\[5\]~5" {  } { { "MUX2to1_Nbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX2to1_Nbits.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2967 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MUX2to1_Nbits:Blink5\|Data_out\[6\]~6 " "Destination node MUX2to1_Nbits:Blink5\|Data_out\[6\]~6" {  } { { "MUX2to1_Nbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX2to1_Nbits.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MUX2to1_Nbits:Blink4\|Data_out\[0\]~0 " "Destination node MUX2to1_Nbits:Blink4\|Data_out\[0\]~0" {  } { { "MUX2to1_Nbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX2to1_Nbits.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MUX2to1_Nbits:Blink4\|Data_out\[1\]~1 " "Destination node MUX2to1_Nbits:Blink4\|Data_out\[1\]~1" {  } { { "MUX2to1_Nbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX2to1_Nbits.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2985 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MUX2to1_Nbits:Blink4\|Data_out\[2\]~2 " "Destination node MUX2to1_Nbits:Blink4\|Data_out\[2\]~2" {  } { { "MUX2to1_Nbits.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/MUX2to1_Nbits.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2987 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642792 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1637669642792 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1637669642792 ""}  } { { "pulse_generator.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/pulse_generator.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637669642792 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder2to4:selEn\|out1  " "Automatically promoted node decoder2to4:selEn\|out1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:WCH_Set\|HM\[12\]~2 " "Destination node Set_Time:WCH_Set\|HM\[12\]~2" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2820 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:WCH_Set\|HM\[13\]~6 " "Destination node Set_Time:WCH_Set\|HM\[13\]~6" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:WCH_Set\|HM\[14\]~10 " "Destination node Set_Time:WCH_Set\|HM\[14\]~10" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2836 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:WCH_Set\|HM\[15\]~14 " "Destination node Set_Time:WCH_Set\|HM\[15\]~14" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2844 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:WCH_Set\|HM\[8\]~18 " "Destination node Set_Time:WCH_Set\|HM\[8\]~18" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:WCH_Set\|HM\[9\]~22 " "Destination node Set_Time:WCH_Set\|HM\[9\]~22" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:WCH_Set\|HM\[10\]~26 " "Destination node Set_Time:WCH_Set\|HM\[10\]~26" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2868 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:WCH_Set\|HM\[11\]~30 " "Destination node Set_Time:WCH_Set\|HM\[11\]~30" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2876 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:WCH_Set\|HM\[4\]~34 " "Destination node Set_Time:WCH_Set\|HM\[4\]~34" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2884 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:WCH_Set\|HM\[5\]~38 " "Destination node Set_Time:WCH_Set\|HM\[5\]~38" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1637669642793 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1637669642793 ""}  } { { "decoder2to4.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/decoder2to4.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637669642793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder2to4:selEn\|out2  " "Automatically promoted node decoder2to4:selEn\|out2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:ALM_Set\|HM\[12\]~2 " "Destination node Set_Time:ALM_Set\|HM\[12\]~2" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2816 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:ALM_Set\|HM\[13\]~6 " "Destination node Set_Time:ALM_Set\|HM\[13\]~6" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:ALM_Set\|HM\[14\]~10 " "Destination node Set_Time:ALM_Set\|HM\[14\]~10" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:ALM_Set\|HM\[15\]~14 " "Destination node Set_Time:ALM_Set\|HM\[15\]~14" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2840 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:ALM_Set\|HM\[8\]~18 " "Destination node Set_Time:ALM_Set\|HM\[8\]~18" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2848 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:ALM_Set\|HM\[9\]~22 " "Destination node Set_Time:ALM_Set\|HM\[9\]~22" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:ALM_Set\|HM\[10\]~26 " "Destination node Set_Time:ALM_Set\|HM\[10\]~26" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2864 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:ALM_Set\|HM\[11\]~30 " "Destination node Set_Time:ALM_Set\|HM\[11\]~30" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2872 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:ALM_Set\|HM\[4\]~34 " "Destination node Set_Time:ALM_Set\|HM\[4\]~34" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:ALM_Set\|HM\[5\]~38 " "Destination node Set_Time:ALM_Set\|HM\[5\]~38" {  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 66 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 2888 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642793 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1637669642793 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1637669642793 ""}  } { { "decoder2to4.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/decoder2to4.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637669642793 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Set_Time:ALM_Set\|en_set_Time  " "Automatically promoted node Set_Time:ALM_Set\|en_set_Time " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637669642794 ""}  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637669642794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Set_Time:ALM_Set\|Key_Seq_Gen:KSG\|b_clk  " "Automatically promoted node Set_Time:ALM_Set\|Key_Seq_Gen:KSG\|b_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637669642794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:ALM_Set\|Key_Seq_Gen:KSG\|b_clk~0 " "Destination node Set_Time:ALM_Set\|Key_Seq_Gen:KSG\|b_clk~0" {  } { { "Key_Seq_Gen.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Key_Seq_Gen.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 6932 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:ALM_Set\|Key_Seq_Gen:KSG\|time_cnt\[30\]~98 " "Destination node Set_Time:ALM_Set\|Key_Seq_Gen:KSG\|time_cnt\[30\]~98" {  } { { "Key_Seq_Gen.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Key_Seq_Gen.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 8812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642794 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1637669642794 ""}  } { { "Key_Seq_Gen.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Key_Seq_Gen.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637669642794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Set_Time:WCH_Set\|en_set_Time  " "Automatically promoted node Set_Time:WCH_Set\|en_set_Time " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637669642794 ""}  } { { "Set_Time.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Set_Time.vhd" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637669642794 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Set_Time:WCH_Set\|Key_Seq_Gen:KSG\|b_clk  " "Automatically promoted node Set_Time:WCH_Set\|Key_Seq_Gen:KSG\|b_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637669642794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:WCH_Set\|Key_Seq_Gen:KSG\|process_0~0 " "Destination node Set_Time:WCH_Set\|Key_Seq_Gen:KSG\|process_0~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 6945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642794 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Set_Time:WCH_Set\|Key_Seq_Gen:KSG\|b_clk~2 " "Destination node Set_Time:WCH_Set\|Key_Seq_Gen:KSG\|b_clk~2" {  } { { "Key_Seq_Gen.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Key_Seq_Gen.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 9810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1637669642794 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1637669642794 ""}  } { { "Key_Seq_Gen.vhd" "" { Text "C:/Users/dnf12/Desktop/dWatchProject/Key_Seq_Gen.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637669642794 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1637669643371 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1637669643373 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1637669643373 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637669643377 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637669643379 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1637669643381 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1637669643381 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1637669643382 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1637669643568 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1637669643570 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1637669643570 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "46 unused 2.5V 4 42 0 " "Number of I/O pins in group: 46 (unused VREF, 2.5V VCCIO, 4 input, 42 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1637669643574 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1637669643574 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1637669643574 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637669643575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637669643575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637669643575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637669643575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637669643575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637669643575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637669643575 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637669643575 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1637669643575 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1637669643575 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637669643720 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1637669643748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1637669644659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637669645564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1637669645613 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1637669658957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637669658957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1637669659819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Router estimated average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "C:/Users/dnf12/Desktop/dWatchProject/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1637669662937 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1637669662937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1637669672260 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1637669672260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637669672264 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.84 " "Total time spent on timing analysis during the Fitter is 3.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1637669672459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637669672489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637669673056 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637669673057 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637669673540 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637669674485 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dnf12/Desktop/dWatchProject/output_files/DigitalW.fit.smsg " "Generated suppressed messages file C:/Users/dnf12/Desktop/dWatchProject/output_files/DigitalW.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1637669675258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5892 " "Peak virtual memory: 5892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637669676211 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 21:14:36 2021 " "Processing ended: Tue Nov 23 21:14:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637669676211 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637669676211 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637669676211 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1637669676211 ""}
