[View]
Entity=testbench_for_tutorvhdl
Architecture=
TopLevelType=2
[file:.\src\TutorVHDL.vhd]
Enabled=1
[file:.\src\TestBench\tutorvhdl_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\tutorvhdl_TB_runtest.do]
Enabled=1
[file:.\src\Encoder.vhd]
Enabled=1
[file:.\src\mux.vhd]
Enabled=1
[file:.\src\muxdivider.vhd]
Enabled=1
[file:.\src\stoper.vhd]
Enabled=1
