
f103-projet-crashtest.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fc1c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000d70  0800fd30  0800fd30  0001fd30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08010aa0  08010aa0  00020aa0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  08010aa8  08010aa8  00020aa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08010ab0  08010ab0  00020ab0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000a14  20000000  08010ab4  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000006e8  20000a14  080114c8  00030a14  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200010fc  080114c8  000310fc  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00030a14  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001bcd7  00000000  00000000  00030a3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004b04  00000000  00000000  0004c714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000015b8  00000000  00000000  00051218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001420  00000000  00000000  000527d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001b123  00000000  00000000  00053bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000191fb  00000000  00000000  0006ed13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00083f10  00000000  00000000  00087f0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  0010be1e  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00007358  00000000  00000000  0010be74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000a14 	.word	0x20000a14
 800012c:	00000000 	.word	0x00000000
 8000130:	0800fd14 	.word	0x0800fd14

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000a18 	.word	0x20000a18
 800014c:	0800fd14 	.word	0x0800fd14

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	; 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d96:	2afd      	cmp	r2, #253	; 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	; 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	; 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	; 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2uiz>:
 80010d0:	0042      	lsls	r2, r0, #1
 80010d2:	d20e      	bcs.n	80010f2 <__aeabi_f2uiz+0x22>
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d8:	d30b      	bcc.n	80010f2 <__aeabi_f2uiz+0x22>
 80010da:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d409      	bmi.n	80010f8 <__aeabi_f2uiz+0x28>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010ec:	fa23 f002 	lsr.w	r0, r3, r2
 80010f0:	4770      	bx	lr
 80010f2:	f04f 0000 	mov.w	r0, #0
 80010f6:	4770      	bx	lr
 80010f8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010fc:	d101      	bne.n	8001102 <__aeabi_f2uiz+0x32>
 80010fe:	0242      	lsls	r2, r0, #9
 8001100:	d102      	bne.n	8001108 <__aeabi_f2uiz+0x38>
 8001102:	f04f 30ff 	mov.w	r0, #4294967295
 8001106:	4770      	bx	lr
 8001108:	f04f 0000 	mov.w	r0, #0
 800110c:	4770      	bx	lr
 800110e:	bf00      	nop

08001110 <__aeabi_ldivmod>:
 8001110:	b97b      	cbnz	r3, 8001132 <__aeabi_ldivmod+0x22>
 8001112:	b972      	cbnz	r2, 8001132 <__aeabi_ldivmod+0x22>
 8001114:	2900      	cmp	r1, #0
 8001116:	bfbe      	ittt	lt
 8001118:	2000      	movlt	r0, #0
 800111a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800111e:	e006      	blt.n	800112e <__aeabi_ldivmod+0x1e>
 8001120:	bf08      	it	eq
 8001122:	2800      	cmpeq	r0, #0
 8001124:	bf1c      	itt	ne
 8001126:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 800112a:	f04f 30ff 	movne.w	r0, #4294967295
 800112e:	f000 b9b9 	b.w	80014a4 <__aeabi_idiv0>
 8001132:	f1ad 0c08 	sub.w	ip, sp, #8
 8001136:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800113a:	2900      	cmp	r1, #0
 800113c:	db09      	blt.n	8001152 <__aeabi_ldivmod+0x42>
 800113e:	2b00      	cmp	r3, #0
 8001140:	db1a      	blt.n	8001178 <__aeabi_ldivmod+0x68>
 8001142:	f000 f84d 	bl	80011e0 <__udivmoddi4>
 8001146:	f8dd e004 	ldr.w	lr, [sp, #4]
 800114a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800114e:	b004      	add	sp, #16
 8001150:	4770      	bx	lr
 8001152:	4240      	negs	r0, r0
 8001154:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001158:	2b00      	cmp	r3, #0
 800115a:	db1b      	blt.n	8001194 <__aeabi_ldivmod+0x84>
 800115c:	f000 f840 	bl	80011e0 <__udivmoddi4>
 8001160:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001164:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001168:	b004      	add	sp, #16
 800116a:	4240      	negs	r0, r0
 800116c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001170:	4252      	negs	r2, r2
 8001172:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001176:	4770      	bx	lr
 8001178:	4252      	negs	r2, r2
 800117a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800117e:	f000 f82f 	bl	80011e0 <__udivmoddi4>
 8001182:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001186:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800118a:	b004      	add	sp, #16
 800118c:	4240      	negs	r0, r0
 800118e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001192:	4770      	bx	lr
 8001194:	4252      	negs	r2, r2
 8001196:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800119a:	f000 f821 	bl	80011e0 <__udivmoddi4>
 800119e:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011a6:	b004      	add	sp, #16
 80011a8:	4252      	negs	r2, r2
 80011aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011ae:	4770      	bx	lr

080011b0 <__aeabi_uldivmod>:
 80011b0:	b953      	cbnz	r3, 80011c8 <__aeabi_uldivmod+0x18>
 80011b2:	b94a      	cbnz	r2, 80011c8 <__aeabi_uldivmod+0x18>
 80011b4:	2900      	cmp	r1, #0
 80011b6:	bf08      	it	eq
 80011b8:	2800      	cmpeq	r0, #0
 80011ba:	bf1c      	itt	ne
 80011bc:	f04f 31ff 	movne.w	r1, #4294967295
 80011c0:	f04f 30ff 	movne.w	r0, #4294967295
 80011c4:	f000 b96e 	b.w	80014a4 <__aeabi_idiv0>
 80011c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80011cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011d0:	f000 f806 	bl	80011e0 <__udivmoddi4>
 80011d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011dc:	b004      	add	sp, #16
 80011de:	4770      	bx	lr

080011e0 <__udivmoddi4>:
 80011e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011e4:	9e08      	ldr	r6, [sp, #32]
 80011e6:	460d      	mov	r5, r1
 80011e8:	4604      	mov	r4, r0
 80011ea:	468e      	mov	lr, r1
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	f040 8083 	bne.w	80012f8 <__udivmoddi4+0x118>
 80011f2:	428a      	cmp	r2, r1
 80011f4:	4617      	mov	r7, r2
 80011f6:	d947      	bls.n	8001288 <__udivmoddi4+0xa8>
 80011f8:	fab2 f382 	clz	r3, r2
 80011fc:	b14b      	cbz	r3, 8001212 <__udivmoddi4+0x32>
 80011fe:	f1c3 0120 	rsb	r1, r3, #32
 8001202:	fa05 fe03 	lsl.w	lr, r5, r3
 8001206:	fa20 f101 	lsr.w	r1, r0, r1
 800120a:	409f      	lsls	r7, r3
 800120c:	ea41 0e0e 	orr.w	lr, r1, lr
 8001210:	409c      	lsls	r4, r3
 8001212:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8001216:	fbbe fcf8 	udiv	ip, lr, r8
 800121a:	fa1f f987 	uxth.w	r9, r7
 800121e:	fb08 e21c 	mls	r2, r8, ip, lr
 8001222:	fb0c f009 	mul.w	r0, ip, r9
 8001226:	0c21      	lsrs	r1, r4, #16
 8001228:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 800122c:	4290      	cmp	r0, r2
 800122e:	d90a      	bls.n	8001246 <__udivmoddi4+0x66>
 8001230:	18ba      	adds	r2, r7, r2
 8001232:	f10c 31ff 	add.w	r1, ip, #4294967295
 8001236:	f080 8118 	bcs.w	800146a <__udivmoddi4+0x28a>
 800123a:	4290      	cmp	r0, r2
 800123c:	f240 8115 	bls.w	800146a <__udivmoddi4+0x28a>
 8001240:	f1ac 0c02 	sub.w	ip, ip, #2
 8001244:	443a      	add	r2, r7
 8001246:	1a12      	subs	r2, r2, r0
 8001248:	fbb2 f0f8 	udiv	r0, r2, r8
 800124c:	fb08 2210 	mls	r2, r8, r0, r2
 8001250:	fb00 f109 	mul.w	r1, r0, r9
 8001254:	b2a4      	uxth	r4, r4
 8001256:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800125a:	42a1      	cmp	r1, r4
 800125c:	d909      	bls.n	8001272 <__udivmoddi4+0x92>
 800125e:	193c      	adds	r4, r7, r4
 8001260:	f100 32ff 	add.w	r2, r0, #4294967295
 8001264:	f080 8103 	bcs.w	800146e <__udivmoddi4+0x28e>
 8001268:	42a1      	cmp	r1, r4
 800126a:	f240 8100 	bls.w	800146e <__udivmoddi4+0x28e>
 800126e:	3802      	subs	r0, #2
 8001270:	443c      	add	r4, r7
 8001272:	1a64      	subs	r4, r4, r1
 8001274:	2100      	movs	r1, #0
 8001276:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800127a:	b11e      	cbz	r6, 8001284 <__udivmoddi4+0xa4>
 800127c:	2200      	movs	r2, #0
 800127e:	40dc      	lsrs	r4, r3
 8001280:	e9c6 4200 	strd	r4, r2, [r6]
 8001284:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001288:	b902      	cbnz	r2, 800128c <__udivmoddi4+0xac>
 800128a:	deff      	udf	#255	; 0xff
 800128c:	fab2 f382 	clz	r3, r2
 8001290:	2b00      	cmp	r3, #0
 8001292:	d14f      	bne.n	8001334 <__udivmoddi4+0x154>
 8001294:	1a8d      	subs	r5, r1, r2
 8001296:	2101      	movs	r1, #1
 8001298:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800129c:	fa1f f882 	uxth.w	r8, r2
 80012a0:	fbb5 fcfe 	udiv	ip, r5, lr
 80012a4:	fb0e 551c 	mls	r5, lr, ip, r5
 80012a8:	fb08 f00c 	mul.w	r0, r8, ip
 80012ac:	0c22      	lsrs	r2, r4, #16
 80012ae:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 80012b2:	42a8      	cmp	r0, r5
 80012b4:	d907      	bls.n	80012c6 <__udivmoddi4+0xe6>
 80012b6:	197d      	adds	r5, r7, r5
 80012b8:	f10c 32ff 	add.w	r2, ip, #4294967295
 80012bc:	d202      	bcs.n	80012c4 <__udivmoddi4+0xe4>
 80012be:	42a8      	cmp	r0, r5
 80012c0:	f200 80e9 	bhi.w	8001496 <__udivmoddi4+0x2b6>
 80012c4:	4694      	mov	ip, r2
 80012c6:	1a2d      	subs	r5, r5, r0
 80012c8:	fbb5 f0fe 	udiv	r0, r5, lr
 80012cc:	fb0e 5510 	mls	r5, lr, r0, r5
 80012d0:	fb08 f800 	mul.w	r8, r8, r0
 80012d4:	b2a4      	uxth	r4, r4
 80012d6:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80012da:	45a0      	cmp	r8, r4
 80012dc:	d907      	bls.n	80012ee <__udivmoddi4+0x10e>
 80012de:	193c      	adds	r4, r7, r4
 80012e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80012e4:	d202      	bcs.n	80012ec <__udivmoddi4+0x10c>
 80012e6:	45a0      	cmp	r8, r4
 80012e8:	f200 80d9 	bhi.w	800149e <__udivmoddi4+0x2be>
 80012ec:	4610      	mov	r0, r2
 80012ee:	eba4 0408 	sub.w	r4, r4, r8
 80012f2:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80012f6:	e7c0      	b.n	800127a <__udivmoddi4+0x9a>
 80012f8:	428b      	cmp	r3, r1
 80012fa:	d908      	bls.n	800130e <__udivmoddi4+0x12e>
 80012fc:	2e00      	cmp	r6, #0
 80012fe:	f000 80b1 	beq.w	8001464 <__udivmoddi4+0x284>
 8001302:	2100      	movs	r1, #0
 8001304:	e9c6 0500 	strd	r0, r5, [r6]
 8001308:	4608      	mov	r0, r1
 800130a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800130e:	fab3 f183 	clz	r1, r3
 8001312:	2900      	cmp	r1, #0
 8001314:	d14b      	bne.n	80013ae <__udivmoddi4+0x1ce>
 8001316:	42ab      	cmp	r3, r5
 8001318:	d302      	bcc.n	8001320 <__udivmoddi4+0x140>
 800131a:	4282      	cmp	r2, r0
 800131c:	f200 80b9 	bhi.w	8001492 <__udivmoddi4+0x2b2>
 8001320:	1a84      	subs	r4, r0, r2
 8001322:	eb65 0303 	sbc.w	r3, r5, r3
 8001326:	2001      	movs	r0, #1
 8001328:	469e      	mov	lr, r3
 800132a:	2e00      	cmp	r6, #0
 800132c:	d0aa      	beq.n	8001284 <__udivmoddi4+0xa4>
 800132e:	e9c6 4e00 	strd	r4, lr, [r6]
 8001332:	e7a7      	b.n	8001284 <__udivmoddi4+0xa4>
 8001334:	409f      	lsls	r7, r3
 8001336:	f1c3 0220 	rsb	r2, r3, #32
 800133a:	40d1      	lsrs	r1, r2
 800133c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001340:	fbb1 f0fe 	udiv	r0, r1, lr
 8001344:	fa1f f887 	uxth.w	r8, r7
 8001348:	fb0e 1110 	mls	r1, lr, r0, r1
 800134c:	fa24 f202 	lsr.w	r2, r4, r2
 8001350:	409d      	lsls	r5, r3
 8001352:	fb00 fc08 	mul.w	ip, r0, r8
 8001356:	432a      	orrs	r2, r5
 8001358:	0c15      	lsrs	r5, r2, #16
 800135a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 800135e:	45ac      	cmp	ip, r5
 8001360:	fa04 f403 	lsl.w	r4, r4, r3
 8001364:	d909      	bls.n	800137a <__udivmoddi4+0x19a>
 8001366:	197d      	adds	r5, r7, r5
 8001368:	f100 31ff 	add.w	r1, r0, #4294967295
 800136c:	f080 808f 	bcs.w	800148e <__udivmoddi4+0x2ae>
 8001370:	45ac      	cmp	ip, r5
 8001372:	f240 808c 	bls.w	800148e <__udivmoddi4+0x2ae>
 8001376:	3802      	subs	r0, #2
 8001378:	443d      	add	r5, r7
 800137a:	eba5 050c 	sub.w	r5, r5, ip
 800137e:	fbb5 f1fe 	udiv	r1, r5, lr
 8001382:	fb0e 5c11 	mls	ip, lr, r1, r5
 8001386:	fb01 f908 	mul.w	r9, r1, r8
 800138a:	b295      	uxth	r5, r2
 800138c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8001390:	45a9      	cmp	r9, r5
 8001392:	d907      	bls.n	80013a4 <__udivmoddi4+0x1c4>
 8001394:	197d      	adds	r5, r7, r5
 8001396:	f101 32ff 	add.w	r2, r1, #4294967295
 800139a:	d274      	bcs.n	8001486 <__udivmoddi4+0x2a6>
 800139c:	45a9      	cmp	r9, r5
 800139e:	d972      	bls.n	8001486 <__udivmoddi4+0x2a6>
 80013a0:	3902      	subs	r1, #2
 80013a2:	443d      	add	r5, r7
 80013a4:	eba5 0509 	sub.w	r5, r5, r9
 80013a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80013ac:	e778      	b.n	80012a0 <__udivmoddi4+0xc0>
 80013ae:	f1c1 0720 	rsb	r7, r1, #32
 80013b2:	408b      	lsls	r3, r1
 80013b4:	fa22 fc07 	lsr.w	ip, r2, r7
 80013b8:	ea4c 0c03 	orr.w	ip, ip, r3
 80013bc:	fa25 f407 	lsr.w	r4, r5, r7
 80013c0:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80013c4:	fbb4 f9fe 	udiv	r9, r4, lr
 80013c8:	fa1f f88c 	uxth.w	r8, ip
 80013cc:	fb0e 4419 	mls	r4, lr, r9, r4
 80013d0:	fa20 f307 	lsr.w	r3, r0, r7
 80013d4:	fb09 fa08 	mul.w	sl, r9, r8
 80013d8:	408d      	lsls	r5, r1
 80013da:	431d      	orrs	r5, r3
 80013dc:	0c2b      	lsrs	r3, r5, #16
 80013de:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80013e2:	45a2      	cmp	sl, r4
 80013e4:	fa02 f201 	lsl.w	r2, r2, r1
 80013e8:	fa00 f301 	lsl.w	r3, r0, r1
 80013ec:	d909      	bls.n	8001402 <__udivmoddi4+0x222>
 80013ee:	eb1c 0404 	adds.w	r4, ip, r4
 80013f2:	f109 30ff 	add.w	r0, r9, #4294967295
 80013f6:	d248      	bcs.n	800148a <__udivmoddi4+0x2aa>
 80013f8:	45a2      	cmp	sl, r4
 80013fa:	d946      	bls.n	800148a <__udivmoddi4+0x2aa>
 80013fc:	f1a9 0902 	sub.w	r9, r9, #2
 8001400:	4464      	add	r4, ip
 8001402:	eba4 040a 	sub.w	r4, r4, sl
 8001406:	fbb4 f0fe 	udiv	r0, r4, lr
 800140a:	fb0e 4410 	mls	r4, lr, r0, r4
 800140e:	fb00 fa08 	mul.w	sl, r0, r8
 8001412:	b2ad      	uxth	r5, r5
 8001414:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001418:	45a2      	cmp	sl, r4
 800141a:	d908      	bls.n	800142e <__udivmoddi4+0x24e>
 800141c:	eb1c 0404 	adds.w	r4, ip, r4
 8001420:	f100 35ff 	add.w	r5, r0, #4294967295
 8001424:	d22d      	bcs.n	8001482 <__udivmoddi4+0x2a2>
 8001426:	45a2      	cmp	sl, r4
 8001428:	d92b      	bls.n	8001482 <__udivmoddi4+0x2a2>
 800142a:	3802      	subs	r0, #2
 800142c:	4464      	add	r4, ip
 800142e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001432:	fba0 8902 	umull	r8, r9, r0, r2
 8001436:	eba4 040a 	sub.w	r4, r4, sl
 800143a:	454c      	cmp	r4, r9
 800143c:	46c6      	mov	lr, r8
 800143e:	464d      	mov	r5, r9
 8001440:	d319      	bcc.n	8001476 <__udivmoddi4+0x296>
 8001442:	d016      	beq.n	8001472 <__udivmoddi4+0x292>
 8001444:	b15e      	cbz	r6, 800145e <__udivmoddi4+0x27e>
 8001446:	ebb3 020e 	subs.w	r2, r3, lr
 800144a:	eb64 0405 	sbc.w	r4, r4, r5
 800144e:	fa04 f707 	lsl.w	r7, r4, r7
 8001452:	fa22 f301 	lsr.w	r3, r2, r1
 8001456:	431f      	orrs	r7, r3
 8001458:	40cc      	lsrs	r4, r1
 800145a:	e9c6 7400 	strd	r7, r4, [r6]
 800145e:	2100      	movs	r1, #0
 8001460:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001464:	4631      	mov	r1, r6
 8001466:	4630      	mov	r0, r6
 8001468:	e70c      	b.n	8001284 <__udivmoddi4+0xa4>
 800146a:	468c      	mov	ip, r1
 800146c:	e6eb      	b.n	8001246 <__udivmoddi4+0x66>
 800146e:	4610      	mov	r0, r2
 8001470:	e6ff      	b.n	8001272 <__udivmoddi4+0x92>
 8001472:	4543      	cmp	r3, r8
 8001474:	d2e6      	bcs.n	8001444 <__udivmoddi4+0x264>
 8001476:	ebb8 0e02 	subs.w	lr, r8, r2
 800147a:	eb69 050c 	sbc.w	r5, r9, ip
 800147e:	3801      	subs	r0, #1
 8001480:	e7e0      	b.n	8001444 <__udivmoddi4+0x264>
 8001482:	4628      	mov	r0, r5
 8001484:	e7d3      	b.n	800142e <__udivmoddi4+0x24e>
 8001486:	4611      	mov	r1, r2
 8001488:	e78c      	b.n	80013a4 <__udivmoddi4+0x1c4>
 800148a:	4681      	mov	r9, r0
 800148c:	e7b9      	b.n	8001402 <__udivmoddi4+0x222>
 800148e:	4608      	mov	r0, r1
 8001490:	e773      	b.n	800137a <__udivmoddi4+0x19a>
 8001492:	4608      	mov	r0, r1
 8001494:	e749      	b.n	800132a <__udivmoddi4+0x14a>
 8001496:	f1ac 0c02 	sub.w	ip, ip, #2
 800149a:	443d      	add	r5, r7
 800149c:	e713      	b.n	80012c6 <__udivmoddi4+0xe6>
 800149e:	3802      	subs	r0, #2
 80014a0:	443c      	add	r4, r7
 80014a2:	e724      	b.n	80012ee <__udivmoddi4+0x10e>

080014a4 <__aeabi_idiv0>:
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop

080014a8 <BUTTON_init>:
bool_e readButton(void) {
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
}

void BUTTON_init(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af02      	add	r7, sp, #8
	//Initialisation du port du bouton bleu en entre
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 80014ae:	2303      	movs	r3, #3
 80014b0:	9300      	str	r3, [sp, #0]
 80014b2:	2301      	movs	r3, #1
 80014b4:	2200      	movs	r2, #0
 80014b6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014ba:	4806      	ldr	r0, [pc, #24]	; (80014d4 <BUTTON_init+0x2c>)
 80014bc:	f001 fb84 	bl	8002bc8 <BSP_GPIO_PinCfg>

	Systick_add_callback_function(&process_ms);
 80014c0:	4805      	ldr	r0, [pc, #20]	; (80014d8 <BUTTON_init+0x30>)
 80014c2:	f003 fb2b 	bl	8004b1c <Systick_add_callback_function>

	initialized = TRUE;
 80014c6:	4b05      	ldr	r3, [pc, #20]	; (80014dc <BUTTON_init+0x34>)
 80014c8:	2201      	movs	r2, #1
 80014ca:	601a      	str	r2, [r3, #0]
}
 80014cc:	bf00      	nop
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	40011000 	.word	0x40011000
 80014d8:	080014e1 	.word	0x080014e1
 80014dc:	20000a38 	.word	0x20000a38

080014e0 <process_ms>:

static void process_ms(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
	static uint32_t t10ms = 0;
	t10ms = (t10ms + 1)%10;		//incrmentation de la variable t10ms (modulo 10 !)
 80014e4:	4b10      	ldr	r3, [pc, #64]	; (8001528 <process_ms+0x48>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	1c59      	adds	r1, r3, #1
 80014ea:	4b10      	ldr	r3, [pc, #64]	; (800152c <process_ms+0x4c>)
 80014ec:	fba3 2301 	umull	r2, r3, r3, r1
 80014f0:	08da      	lsrs	r2, r3, #3
 80014f2:	4613      	mov	r3, r2
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	4413      	add	r3, r2
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	1aca      	subs	r2, r1, r3
 80014fc:	4b0a      	ldr	r3, [pc, #40]	; (8001528 <process_ms+0x48>)
 80014fe:	601a      	str	r2, [r3, #0]
	if(!t10ms)
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <process_ms+0x48>)
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d102      	bne.n	800150e <process_ms+0x2e>
		flag_10ms = TRUE; //toutes les 10ms, on lve ce flag.
 8001508:	4b09      	ldr	r3, [pc, #36]	; (8001530 <process_ms+0x50>)
 800150a:	2201      	movs	r2, #1
 800150c:	601a      	str	r2, [r3, #0]
	if(t)
 800150e:	4b09      	ldr	r3, [pc, #36]	; (8001534 <process_ms+0x54>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d004      	beq.n	8001520 <process_ms+0x40>
		t--;
 8001516:	4b07      	ldr	r3, [pc, #28]	; (8001534 <process_ms+0x54>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	3b01      	subs	r3, #1
 800151c:	4a05      	ldr	r2, [pc, #20]	; (8001534 <process_ms+0x54>)
 800151e:	6013      	str	r3, [r2, #0]
}
 8001520:	bf00      	nop
 8001522:	46bd      	mov	sp, r7
 8001524:	bc80      	pop	{r7}
 8001526:	4770      	bx	lr
 8001528:	20000a3c 	.word	0x20000a3c
 800152c:	cccccccd 	.word	0xcccccccd
 8001530:	20000a30 	.word	0x20000a30
 8001534:	20000a34 	.word	0x20000a34

08001538 <Screen_init>:

extern Quadrilateral static_quadrilateral;
extern Circle closeButton;


void Screen_init(void){
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
	ILI9341_Init();
 800153c:	f003 fb18 	bl	8004b70 <ILI9341_Init>
	XPT2046_init();
 8001540:	f004 f982 	bl	8005848 <XPT2046_init>

	ILI9341_Fill(ILI9341_COLOR_WHITE);					 //Back Color
 8001544:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8001548:	f003 fd40 	bl	8004fcc <ILI9341_Fill>
	ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	 //Screen Orientation LandScape
 800154c:	2002      	movs	r0, #2
 800154e:	f003 fdb3 	bl	80050b8 <ILI9341_Rotate>

	drawCloseButton();
 8001552:	f000 f815 	bl	8001580 <drawCloseButton>

	DrawMenu();
 8001556:	f000 f8ed 	bl	8001734 <DrawMenu>

	print_screen_current_state_init(closeButton.centerX + closeButton.radius + TEXT_GAP_7_10, closeButton.centerY);
 800155a:	4b08      	ldr	r3, [pc, #32]	; (800157c <Screen_init+0x44>)
 800155c:	881a      	ldrh	r2, [r3, #0]
 800155e:	4b07      	ldr	r3, [pc, #28]	; (800157c <Screen_init+0x44>)
 8001560:	889b      	ldrh	r3, [r3, #4]
 8001562:	4413      	add	r3, r2
 8001564:	b29b      	uxth	r3, r3
 8001566:	3307      	adds	r3, #7
 8001568:	b29b      	uxth	r3, r3
 800156a:	4a04      	ldr	r2, [pc, #16]	; (800157c <Screen_init+0x44>)
 800156c:	8852      	ldrh	r2, [r2, #2]
 800156e:	4611      	mov	r1, r2
 8001570:	4618      	mov	r0, r3
 8001572:	f000 fa0d 	bl	8001990 <print_screen_current_state_init>
}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	20000000 	.word	0x20000000

08001580 <drawCloseButton>:


void drawCloseButton(void) {
 8001580:	b590      	push	{r4, r7, lr}
 8001582:	b085      	sub	sp, #20
 8001584:	af02      	add	r7, sp, #8
    ILI9341_DrawFilledCircle(closeButton.centerX, closeButton.centerY, closeButton.radius, ILI9341_COLOR_RED);
 8001586:	4b23      	ldr	r3, [pc, #140]	; (8001614 <drawCloseButton+0x94>)
 8001588:	881b      	ldrh	r3, [r3, #0]
 800158a:	b218      	sxth	r0, r3
 800158c:	4b21      	ldr	r3, [pc, #132]	; (8001614 <drawCloseButton+0x94>)
 800158e:	885b      	ldrh	r3, [r3, #2]
 8001590:	b219      	sxth	r1, r3
 8001592:	4b20      	ldr	r3, [pc, #128]	; (8001614 <drawCloseButton+0x94>)
 8001594:	889b      	ldrh	r3, [r3, #4]
 8001596:	b21a      	sxth	r2, r3
 8001598:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800159c:	f004 f866 	bl	800566c <ILI9341_DrawFilledCircle>

    // Dessiner une croix blanche pour indiquer la fermeture
    // Calculer les coordonnes pour centrer les lignes sur le centre du cercle
    int16_t line_length = 10; // Longueur de chaque ligne
 80015a0:	230a      	movs	r3, #10
 80015a2:	80fb      	strh	r3, [r7, #6]
    ILI9341_DrawLine(closeButton.centerX - line_length, closeButton.centerY - line_length, closeButton.centerX + line_length, closeButton.centerY + line_length, ILI9341_COLOR_WHITE);
 80015a4:	4b1b      	ldr	r3, [pc, #108]	; (8001614 <drawCloseButton+0x94>)
 80015a6:	881a      	ldrh	r2, [r3, #0]
 80015a8:	88fb      	ldrh	r3, [r7, #6]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	b298      	uxth	r0, r3
 80015ae:	4b19      	ldr	r3, [pc, #100]	; (8001614 <drawCloseButton+0x94>)
 80015b0:	885a      	ldrh	r2, [r3, #2]
 80015b2:	88fb      	ldrh	r3, [r7, #6]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	b299      	uxth	r1, r3
 80015b8:	4b16      	ldr	r3, [pc, #88]	; (8001614 <drawCloseButton+0x94>)
 80015ba:	881a      	ldrh	r2, [r3, #0]
 80015bc:	88fb      	ldrh	r3, [r7, #6]
 80015be:	4413      	add	r3, r2
 80015c0:	b29c      	uxth	r4, r3
 80015c2:	4b14      	ldr	r3, [pc, #80]	; (8001614 <drawCloseButton+0x94>)
 80015c4:	885a      	ldrh	r2, [r3, #2]
 80015c6:	88fb      	ldrh	r3, [r7, #6]
 80015c8:	4413      	add	r3, r2
 80015ca:	b29b      	uxth	r3, r3
 80015cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80015d0:	9200      	str	r2, [sp, #0]
 80015d2:	4622      	mov	r2, r4
 80015d4:	f003 fefa 	bl	80053cc <ILI9341_DrawLine>
    ILI9341_DrawLine(closeButton.centerX - line_length, closeButton.centerY + line_length, closeButton.centerX + line_length, closeButton.centerY - line_length, ILI9341_COLOR_WHITE);
 80015d8:	4b0e      	ldr	r3, [pc, #56]	; (8001614 <drawCloseButton+0x94>)
 80015da:	881a      	ldrh	r2, [r3, #0]
 80015dc:	88fb      	ldrh	r3, [r7, #6]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	b298      	uxth	r0, r3
 80015e2:	4b0c      	ldr	r3, [pc, #48]	; (8001614 <drawCloseButton+0x94>)
 80015e4:	885a      	ldrh	r2, [r3, #2]
 80015e6:	88fb      	ldrh	r3, [r7, #6]
 80015e8:	4413      	add	r3, r2
 80015ea:	b299      	uxth	r1, r3
 80015ec:	4b09      	ldr	r3, [pc, #36]	; (8001614 <drawCloseButton+0x94>)
 80015ee:	881a      	ldrh	r2, [r3, #0]
 80015f0:	88fb      	ldrh	r3, [r7, #6]
 80015f2:	4413      	add	r3, r2
 80015f4:	b29c      	uxth	r4, r3
 80015f6:	4b07      	ldr	r3, [pc, #28]	; (8001614 <drawCloseButton+0x94>)
 80015f8:	885a      	ldrh	r2, [r3, #2]
 80015fa:	88fb      	ldrh	r3, [r7, #6]
 80015fc:	1ad3      	subs	r3, r2, r3
 80015fe:	b29b      	uxth	r3, r3
 8001600:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001604:	9200      	str	r2, [sp, #0]
 8001606:	4622      	mov	r2, r4
 8001608:	f003 fee0 	bl	80053cc <ILI9341_DrawLine>
}
 800160c:	bf00      	nop
 800160e:	370c      	adds	r7, #12
 8001610:	46bd      	mov	sp, r7
 8001612:	bd90      	pop	{r4, r7, pc}
 8001614:	20000000 	.word	0x20000000

08001618 <isClickedOnRectangle>:




bool_e isClickedOnRectangle(uint16_t click_x, uint16_t click_y, uint16_t rect_x1, uint16_t rect_y1, uint16_t rect_x2, uint16_t rect_y2) {
 8001618:	b490      	push	{r4, r7}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	4604      	mov	r4, r0
 8001620:	4608      	mov	r0, r1
 8001622:	4611      	mov	r1, r2
 8001624:	461a      	mov	r2, r3
 8001626:	4623      	mov	r3, r4
 8001628:	80fb      	strh	r3, [r7, #6]
 800162a:	4603      	mov	r3, r0
 800162c:	80bb      	strh	r3, [r7, #4]
 800162e:	460b      	mov	r3, r1
 8001630:	807b      	strh	r3, [r7, #2]
 8001632:	4613      	mov	r3, r2
 8001634:	803b      	strh	r3, [r7, #0]
    // Vrifier si les coordonnes du clic sont  l'intrieur des limites du rectangle
    if ((click_x >= rect_x1 && click_x <= rect_x2) && (click_y >= rect_y1 && click_y <= rect_y2)) {
 8001636:	88fa      	ldrh	r2, [r7, #6]
 8001638:	887b      	ldrh	r3, [r7, #2]
 800163a:	429a      	cmp	r2, r3
 800163c:	d30d      	bcc.n	800165a <isClickedOnRectangle+0x42>
 800163e:	88fa      	ldrh	r2, [r7, #6]
 8001640:	8a3b      	ldrh	r3, [r7, #16]
 8001642:	429a      	cmp	r2, r3
 8001644:	d809      	bhi.n	800165a <isClickedOnRectangle+0x42>
 8001646:	88ba      	ldrh	r2, [r7, #4]
 8001648:	883b      	ldrh	r3, [r7, #0]
 800164a:	429a      	cmp	r2, r3
 800164c:	d305      	bcc.n	800165a <isClickedOnRectangle+0x42>
 800164e:	88ba      	ldrh	r2, [r7, #4]
 8001650:	8abb      	ldrh	r3, [r7, #20]
 8001652:	429a      	cmp	r2, r3
 8001654:	d801      	bhi.n	800165a <isClickedOnRectangle+0x42>
        return TRUE; // Le clic est  l'intrieur du rectangle
 8001656:	2301      	movs	r3, #1
 8001658:	e000      	b.n	800165c <isClickedOnRectangle+0x44>
    } else {
        return FALSE; // Le clic n'est pas  l'intrieur du rectangle
 800165a:	2300      	movs	r3, #0
    }
}
 800165c:	4618      	mov	r0, r3
 800165e:	3708      	adds	r7, #8
 8001660:	46bd      	mov	sp, r7
 8001662:	bc90      	pop	{r4, r7}
 8001664:	4770      	bx	lr

08001666 <isClickedOnCircle>:




bool_e isClickedOnCircle(uint16_t click_x, uint16_t click_y, uint16_t circle_x, uint16_t circle_y, uint16_t radius) {
 8001666:	b5b0      	push	{r4, r5, r7, lr}
 8001668:	b084      	sub	sp, #16
 800166a:	af00      	add	r7, sp, #0
 800166c:	4604      	mov	r4, r0
 800166e:	4608      	mov	r0, r1
 8001670:	4611      	mov	r1, r2
 8001672:	461a      	mov	r2, r3
 8001674:	4623      	mov	r3, r4
 8001676:	80fb      	strh	r3, [r7, #6]
 8001678:	4603      	mov	r3, r0
 800167a:	80bb      	strh	r3, [r7, #4]
 800167c:	460b      	mov	r3, r1
 800167e:	807b      	strh	r3, [r7, #2]
 8001680:	4613      	mov	r3, r2
 8001682:	803b      	strh	r3, [r7, #0]
    float distance_squared = sqrt(pow(click_x - circle_x, 2) + pow(click_y - circle_y, 2));
 8001684:	88fa      	ldrh	r2, [r7, #6]
 8001686:	887b      	ldrh	r3, [r7, #2]
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	4618      	mov	r0, r3
 800168c:	f7fe feba 	bl	8000404 <__aeabi_i2d>
 8001690:	f04f 0200 	mov.w	r2, #0
 8001694:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001698:	f00d fb82 	bl	800eda0 <pow>
 800169c:	4604      	mov	r4, r0
 800169e:	460d      	mov	r5, r1
 80016a0:	88ba      	ldrh	r2, [r7, #4]
 80016a2:	883b      	ldrh	r3, [r7, #0]
 80016a4:	1ad3      	subs	r3, r2, r3
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7fe feac 	bl	8000404 <__aeabi_i2d>
 80016ac:	f04f 0200 	mov.w	r2, #0
 80016b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016b4:	f00d fb74 	bl	800eda0 <pow>
 80016b8:	4602      	mov	r2, r0
 80016ba:	460b      	mov	r3, r1
 80016bc:	4620      	mov	r0, r4
 80016be:	4629      	mov	r1, r5
 80016c0:	f7fe fd54 	bl	800016c <__adddf3>
 80016c4:	4602      	mov	r2, r0
 80016c6:	460b      	mov	r3, r1
 80016c8:	4610      	mov	r0, r2
 80016ca:	4619      	mov	r1, r3
 80016cc:	f00d fc14 	bl	800eef8 <sqrt>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4610      	mov	r0, r2
 80016d6:	4619      	mov	r1, r3
 80016d8:	f7ff f9d6 	bl	8000a88 <__aeabi_d2f>
 80016dc:	4603      	mov	r3, r0
 80016de:	60fb      	str	r3, [r7, #12]

    // Vrifier si la distance est infrieure ou gale au rayon du cercle au carr
    if (distance_squared <= (float)radius ) {
 80016e0:	8c3b      	ldrh	r3, [r7, #32]
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff fad6 	bl	8000c94 <__aeabi_ui2f>
 80016e8:	4603      	mov	r3, r0
 80016ea:	4619      	mov	r1, r3
 80016ec:	68f8      	ldr	r0, [r7, #12]
 80016ee:	f7ff fcd1 	bl	8001094 <__aeabi_fcmple>
 80016f2:	4603      	mov	r3, r0
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d001      	beq.n	80016fc <isClickedOnCircle+0x96>
        return TRUE; // Le clic est  l'intrieur du cercle
 80016f8:	2301      	movs	r3, #1
 80016fa:	e000      	b.n	80016fe <isClickedOnCircle+0x98>
    } else {
        return FALSE; // Le clic n'est pas  l'intrieur du cercle
 80016fc:	2300      	movs	r3, #0
    }
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bdb0      	pop	{r4, r5, r7, pc}

08001706 <DrawQuadrilateral>:




void DrawQuadrilateral(Quadrilateral quadrilatere_local, uint16_t color){
 8001706:	b590      	push	{r4, r7, lr}
 8001708:	b087      	sub	sp, #28
 800170a:	af02      	add	r7, sp, #8
 800170c:	f107 0308 	add.w	r3, r7, #8
 8001710:	e883 0003 	stmia.w	r3, {r0, r1}
 8001714:	4613      	mov	r3, r2
 8001716:	80fb      	strh	r3, [r7, #6]
	ILI9341_DrawRectangle(quadrilatere_local.x1, quadrilatere_local.y1, quadrilatere_local.x2, quadrilatere_local.y2, color);
 8001718:	8938      	ldrh	r0, [r7, #8]
 800171a:	8979      	ldrh	r1, [r7, #10]
 800171c:	89ba      	ldrh	r2, [r7, #12]
 800171e:	89fc      	ldrh	r4, [r7, #14]
 8001720:	88fb      	ldrh	r3, [r7, #6]
 8001722:	9300      	str	r3, [sp, #0]
 8001724:	4623      	mov	r3, r4
 8001726:	f003 ff31 	bl	800558c <ILI9341_DrawRectangle>
}
 800172a:	bf00      	nop
 800172c:	3714      	adds	r7, #20
 800172e:	46bd      	mov	sp, r7
 8001730:	bd90      	pop	{r4, r7, pc}
	...

08001734 <DrawMenu>:
	ILI9341_DrawRectangle(quadrilatere_local.x1, quadrilatere_local.y1, quadrilatere_local.x2, quadrilatere_local.y2, ILI9341_COLOR_BLACK);

}


void DrawMenu(void){
 8001734:	b590      	push	{r4, r7, lr}
 8001736:	b087      	sub	sp, #28
 8001738:	af02      	add	r7, sp, #8
	// uint16_t x1 = 70;
	// uint16_t y1 = 70;
	// uint16_t x2 = 230;
	// uint16_t y2 = 110;

	uint16_t x1 = SCREEN_WIDTH/4;
 800173a:	2350      	movs	r3, #80	; 0x50
 800173c:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 800173e:	233c      	movs	r3, #60	; 0x3c
 8001740:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 8001742:	23f0      	movs	r3, #240	; 0xf0
 8001744:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 8001746:	2355      	movs	r3, #85	; 0x55
 8001748:	813b      	strh	r3, [r7, #8]

	uint16_t delta1 = 2;
 800174a:	2302      	movs	r3, #2
 800174c:	80fb      	strh	r3, [r7, #6]
	uint16_t delta2 = y2 - y1 + 15;
 800174e:	893a      	ldrh	r2, [r7, #8]
 8001750:	89bb      	ldrh	r3, [r7, #12]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	b29b      	uxth	r3, r3
 8001756:	330f      	adds	r3, #15
 8001758:	80bb      	strh	r3, [r7, #4]

	uint16_t width = 0;
 800175a:	2300      	movs	r3, #0
 800175c:	807b      	strh	r3, [r7, #2]
    uint16_t height = 0;
 800175e:	2300      	movs	r3, #0
 8001760:	803b      	strh	r3, [r7, #0]
    
    ILI9341_GetStringSize("Scanning & Display", &Font_7x10, &width, &height);
 8001762:	463b      	mov	r3, r7
 8001764:	1cba      	adds	r2, r7, #2
 8001766:	493c      	ldr	r1, [pc, #240]	; (8001858 <DrawMenu+0x124>)
 8001768:	483c      	ldr	r0, [pc, #240]	; (800185c <DrawMenu+0x128>)
 800176a:	f003 fd5b 	bl	8005224 <ILI9341_GetStringSize>

	ILI9341_INT_Fill(x1, y1, x2, y2, ILI9341_COLOR_BLUE);
 800176e:	89f8      	ldrh	r0, [r7, #14]
 8001770:	89b9      	ldrh	r1, [r7, #12]
 8001772:	897a      	ldrh	r2, [r7, #10]
 8001774:	893b      	ldrh	r3, [r7, #8]
 8001776:	241f      	movs	r4, #31
 8001778:	9400      	str	r4, [sp, #0]
 800177a:	f003 fc3f 	bl	8004ffc <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1, x2 - delta1, y2 - delta1, ILI9341_COLOR_GREEN);
 800177e:	89fa      	ldrh	r2, [r7, #14]
 8001780:	88fb      	ldrh	r3, [r7, #6]
 8001782:	18d0      	adds	r0, r2, r3
 8001784:	89ba      	ldrh	r2, [r7, #12]
 8001786:	88fb      	ldrh	r3, [r7, #6]
 8001788:	18d1      	adds	r1, r2, r3
 800178a:	897a      	ldrh	r2, [r7, #10]
 800178c:	88fb      	ldrh	r3, [r7, #6]
 800178e:	1ad4      	subs	r4, r2, r3
 8001790:	893a      	ldrh	r2, [r7, #8]
 8001792:	88fb      	ldrh	r3, [r7, #6]
 8001794:	1ad3      	subs	r3, r2, r3
 8001796:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 800179a:	9200      	str	r2, [sp, #0]
 800179c:	4622      	mov	r2, r4
 800179e:	f003 fc2d 	bl	8004ffc <ILI9341_INT_Fill>
	ILI9341_Puts(x1 + delta1 * 4, y1 + delta1 * 4, "Scanning & Display", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_GREEN);
 80017a2:	88fb      	ldrh	r3, [r7, #6]
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	89fb      	ldrh	r3, [r7, #14]
 80017aa:	4413      	add	r3, r2
 80017ac:	b298      	uxth	r0, r3
 80017ae:	88fb      	ldrh	r3, [r7, #6]
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	b29a      	uxth	r2, r3
 80017b4:	89bb      	ldrh	r3, [r7, #12]
 80017b6:	4413      	add	r3, r2
 80017b8:	b299      	uxth	r1, r3
 80017ba:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 80017be:	9301      	str	r3, [sp, #4]
 80017c0:	2300      	movs	r3, #0
 80017c2:	9300      	str	r3, [sp, #0]
 80017c4:	4b24      	ldr	r3, [pc, #144]	; (8001858 <DrawMenu+0x124>)
 80017c6:	4a25      	ldr	r2, [pc, #148]	; (800185c <DrawMenu+0x128>)
 80017c8:	f003 fcb8 	bl	800513c <ILI9341_Puts>


	ILI9341_GetStringSize("CHOIX 2", &Font_7x10, &width, &height);
 80017cc:	463b      	mov	r3, r7
 80017ce:	1cba      	adds	r2, r7, #2
 80017d0:	4921      	ldr	r1, [pc, #132]	; (8001858 <DrawMenu+0x124>)
 80017d2:	4823      	ldr	r0, [pc, #140]	; (8001860 <DrawMenu+0x12c>)
 80017d4:	f003 fd26 	bl	8005224 <ILI9341_GetStringSize>

	ILI9341_INT_Fill(x1, y1 + delta2, x2, y2 + delta2, ILI9341_COLOR_BLUE);
 80017d8:	89f8      	ldrh	r0, [r7, #14]
 80017da:	89ba      	ldrh	r2, [r7, #12]
 80017dc:	88bb      	ldrh	r3, [r7, #4]
 80017de:	18d1      	adds	r1, r2, r3
 80017e0:	897c      	ldrh	r4, [r7, #10]
 80017e2:	893a      	ldrh	r2, [r7, #8]
 80017e4:	88bb      	ldrh	r3, [r7, #4]
 80017e6:	4413      	add	r3, r2
 80017e8:	221f      	movs	r2, #31
 80017ea:	9200      	str	r2, [sp, #0]
 80017ec:	4622      	mov	r2, r4
 80017ee:	f003 fc05 	bl	8004ffc <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1 + delta2, x2 - delta1, y2 - delta1 + delta2, ILI9341_COLOR_GREEN);
 80017f2:	89fa      	ldrh	r2, [r7, #14]
 80017f4:	88fb      	ldrh	r3, [r7, #6]
 80017f6:	18d0      	adds	r0, r2, r3
 80017f8:	89ba      	ldrh	r2, [r7, #12]
 80017fa:	88fb      	ldrh	r3, [r7, #6]
 80017fc:	441a      	add	r2, r3
 80017fe:	88bb      	ldrh	r3, [r7, #4]
 8001800:	18d1      	adds	r1, r2, r3
 8001802:	897a      	ldrh	r2, [r7, #10]
 8001804:	88fb      	ldrh	r3, [r7, #6]
 8001806:	1ad4      	subs	r4, r2, r3
 8001808:	893a      	ldrh	r2, [r7, #8]
 800180a:	88fb      	ldrh	r3, [r7, #6]
 800180c:	1ad2      	subs	r2, r2, r3
 800180e:	88bb      	ldrh	r3, [r7, #4]
 8001810:	4413      	add	r3, r2
 8001812:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8001816:	9200      	str	r2, [sp, #0]
 8001818:	4622      	mov	r2, r4
 800181a:	f003 fbef 	bl	8004ffc <ILI9341_INT_Fill>
	ILI9341_Puts(x1 + delta1 * 4, y1 + delta1 * 4 + delta2, "CHOIX 2", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_GREEN);
 800181e:	88fb      	ldrh	r3, [r7, #6]
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	b29a      	uxth	r2, r3
 8001824:	89fb      	ldrh	r3, [r7, #14]
 8001826:	4413      	add	r3, r2
 8001828:	b298      	uxth	r0, r3
 800182a:	88fb      	ldrh	r3, [r7, #6]
 800182c:	009b      	lsls	r3, r3, #2
 800182e:	b29a      	uxth	r2, r3
 8001830:	89bb      	ldrh	r3, [r7, #12]
 8001832:	4413      	add	r3, r2
 8001834:	b29a      	uxth	r2, r3
 8001836:	88bb      	ldrh	r3, [r7, #4]
 8001838:	4413      	add	r3, r2
 800183a:	b299      	uxth	r1, r3
 800183c:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001840:	9301      	str	r3, [sp, #4]
 8001842:	2300      	movs	r3, #0
 8001844:	9300      	str	r3, [sp, #0]
 8001846:	4b04      	ldr	r3, [pc, #16]	; (8001858 <DrawMenu+0x124>)
 8001848:	4a05      	ldr	r2, [pc, #20]	; (8001860 <DrawMenu+0x12c>)
 800184a:	f003 fc77 	bl	800513c <ILI9341_Puts>
}
 800184e:	bf00      	nop
 8001850:	3714      	adds	r7, #20
 8001852:	46bd      	mov	sp, r7
 8001854:	bd90      	pop	{r4, r7, pc}
 8001856:	bf00      	nop
 8001858:	20000050 	.word	0x20000050
 800185c:	0800fd30 	.word	0x0800fd30
 8001860:	0800fd44 	.word	0x0800fd44

08001864 <HideMenu>:


void HideMenu(void){
 8001864:	b590      	push	{r4, r7, lr}
 8001866:	b087      	sub	sp, #28
 8001868:	af02      	add	r7, sp, #8
	// uint16_t x1 = 70;
	// uint16_t y1 = 70;
	// uint16_t x2 = 230;
	// uint16_t y2 = 110;

	uint16_t x1 = SCREEN_WIDTH/4;
 800186a:	2350      	movs	r3, #80	; 0x50
 800186c:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 800186e:	233c      	movs	r3, #60	; 0x3c
 8001870:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 8001872:	23f0      	movs	r3, #240	; 0xf0
 8001874:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 8001876:	2355      	movs	r3, #85	; 0x55
 8001878:	813b      	strh	r3, [r7, #8]

	uint16_t delta1 = 2;
 800187a:	2302      	movs	r3, #2
 800187c:	80fb      	strh	r3, [r7, #6]
	uint16_t delta2 = y2 - y1 + 15;
 800187e:	893a      	ldrh	r2, [r7, #8]
 8001880:	89bb      	ldrh	r3, [r7, #12]
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	b29b      	uxth	r3, r3
 8001886:	330f      	adds	r3, #15
 8001888:	80bb      	strh	r3, [r7, #4]

	ILI9341_INT_Fill(x1, y1, x2, y2, ILI9341_COLOR_WHITE);
 800188a:	89f8      	ldrh	r0, [r7, #14]
 800188c:	89b9      	ldrh	r1, [r7, #12]
 800188e:	897a      	ldrh	r2, [r7, #10]
 8001890:	893b      	ldrh	r3, [r7, #8]
 8001892:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001896:	9400      	str	r4, [sp, #0]
 8001898:	f003 fbb0 	bl	8004ffc <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1, x2 - delta1, y2 - delta1, ILI9341_COLOR_WHITE);
 800189c:	89fa      	ldrh	r2, [r7, #14]
 800189e:	88fb      	ldrh	r3, [r7, #6]
 80018a0:	18d0      	adds	r0, r2, r3
 80018a2:	89ba      	ldrh	r2, [r7, #12]
 80018a4:	88fb      	ldrh	r3, [r7, #6]
 80018a6:	18d1      	adds	r1, r2, r3
 80018a8:	897a      	ldrh	r2, [r7, #10]
 80018aa:	88fb      	ldrh	r3, [r7, #6]
 80018ac:	1ad4      	subs	r4, r2, r3
 80018ae:	893a      	ldrh	r2, [r7, #8]
 80018b0:	88fb      	ldrh	r3, [r7, #6]
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018b8:	9200      	str	r2, [sp, #0]
 80018ba:	4622      	mov	r2, r4
 80018bc:	f003 fb9e 	bl	8004ffc <ILI9341_INT_Fill>

	ILI9341_INT_Fill(x1, y1 + delta2, x2, y2 + delta2, ILI9341_COLOR_WHITE);
 80018c0:	89f8      	ldrh	r0, [r7, #14]
 80018c2:	89ba      	ldrh	r2, [r7, #12]
 80018c4:	88bb      	ldrh	r3, [r7, #4]
 80018c6:	18d1      	adds	r1, r2, r3
 80018c8:	897c      	ldrh	r4, [r7, #10]
 80018ca:	893a      	ldrh	r2, [r7, #8]
 80018cc:	88bb      	ldrh	r3, [r7, #4]
 80018ce:	4413      	add	r3, r2
 80018d0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018d4:	9200      	str	r2, [sp, #0]
 80018d6:	4622      	mov	r2, r4
 80018d8:	f003 fb90 	bl	8004ffc <ILI9341_INT_Fill>
	ILI9341_INT_Fill(x1 + delta1, y1 + delta1 + delta2, x2 - delta1, y2 - delta1 + delta2, ILI9341_COLOR_WHITE);
 80018dc:	89fa      	ldrh	r2, [r7, #14]
 80018de:	88fb      	ldrh	r3, [r7, #6]
 80018e0:	18d0      	adds	r0, r2, r3
 80018e2:	89ba      	ldrh	r2, [r7, #12]
 80018e4:	88fb      	ldrh	r3, [r7, #6]
 80018e6:	441a      	add	r2, r3
 80018e8:	88bb      	ldrh	r3, [r7, #4]
 80018ea:	18d1      	adds	r1, r2, r3
 80018ec:	897a      	ldrh	r2, [r7, #10]
 80018ee:	88fb      	ldrh	r3, [r7, #6]
 80018f0:	1ad4      	subs	r4, r2, r3
 80018f2:	893a      	ldrh	r2, [r7, #8]
 80018f4:	88fb      	ldrh	r3, [r7, #6]
 80018f6:	1ad2      	subs	r2, r2, r3
 80018f8:	88bb      	ldrh	r3, [r7, #4]
 80018fa:	4413      	add	r3, r2
 80018fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001900:	9200      	str	r2, [sp, #0]
 8001902:	4622      	mov	r2, r4
 8001904:	f003 fb7a 	bl	8004ffc <ILI9341_INT_Fill>
}
 8001908:	bf00      	nop
 800190a:	3714      	adds	r7, #20
 800190c:	46bd      	mov	sp, r7
 800190e:	bd90      	pop	{r4, r7, pc}

08001910 <scanning_enable>:



bool_e scanning_enable(void) {
 8001910:	b590      	push	{r4, r7, lr}
 8001912:	b087      	sub	sp, #28
 8001914:	af02      	add	r7, sp, #8
	static uint16_t static_x,static_y;
	uint16_t x, y;

	uint16_t x1 = SCREEN_WIDTH/4;
 8001916:	2350      	movs	r3, #80	; 0x50
 8001918:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 800191a:	233c      	movs	r3, #60	; 0x3c
 800191c:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 800191e:	23f0      	movs	r3, #240	; 0xf0
 8001920:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 8001922:	2355      	movs	r3, #85	; 0x55
 8001924:	813b      	strh	r3, [r7, #8]

	uint16_t delta1 = 2;
 8001926:	2302      	movs	r3, #2
 8001928:	80fb      	strh	r3, [r7, #6]
	uint16_t delta2 = y2 - y1 + 15;
 800192a:	893a      	ldrh	r2, [r7, #8]
 800192c:	89bb      	ldrh	r3, [r7, #12]
 800192e:	1ad3      	subs	r3, r2, r3
 8001930:	b29b      	uxth	r3, r3
 8001932:	330f      	adds	r3, #15
 8001934:	80bb      	strh	r3, [r7, #4]

	if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 8001936:	4639      	mov	r1, r7
 8001938:	1cbb      	adds	r3, r7, #2
 800193a:	2201      	movs	r2, #1
 800193c:	4618      	mov	r0, r3
 800193e:	f004 f87f 	bl	8005a40 <XPT2046_getMedianCoordinates>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d019      	beq.n	800197c <scanning_enable+0x6c>
	{
		//ILI9341_DrawCircle(static_x, static_y, 15,ILI9341_COLOR_WHITE);
		//ILI9341_DrawCircle(x, y, 15, ILI9341_COLOR_BLUE);

		static_x = x;
 8001948:	887a      	ldrh	r2, [r7, #2]
 800194a:	4b0f      	ldr	r3, [pc, #60]	; (8001988 <scanning_enable+0x78>)
 800194c:	801a      	strh	r2, [r3, #0]
		static_y = y;
 800194e:	883a      	ldrh	r2, [r7, #0]
 8001950:	4b0e      	ldr	r3, [pc, #56]	; (800198c <scanning_enable+0x7c>)
 8001952:	801a      	strh	r2, [r3, #0]

		if(isClickedOnRectangle(static_x, static_y, x1, y1, x2, y2)) {	
 8001954:	4b0c      	ldr	r3, [pc, #48]	; (8001988 <scanning_enable+0x78>)
 8001956:	8818      	ldrh	r0, [r3, #0]
 8001958:	4b0c      	ldr	r3, [pc, #48]	; (800198c <scanning_enable+0x7c>)
 800195a:	8819      	ldrh	r1, [r3, #0]
 800195c:	89bc      	ldrh	r4, [r7, #12]
 800195e:	89fa      	ldrh	r2, [r7, #14]
 8001960:	893b      	ldrh	r3, [r7, #8]
 8001962:	9301      	str	r3, [sp, #4]
 8001964:	897b      	ldrh	r3, [r7, #10]
 8001966:	9300      	str	r3, [sp, #0]
 8001968:	4623      	mov	r3, r4
 800196a:	f7ff fe55 	bl	8001618 <isClickedOnRectangle>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <scanning_enable+0x68>
			return TRUE;
 8001974:	2301      	movs	r3, #1
 8001976:	e002      	b.n	800197e <scanning_enable+0x6e>
		}
		else{
			return FALSE;
 8001978:	2300      	movs	r3, #0
 800197a:	e000      	b.n	800197e <scanning_enable+0x6e>
		}
	}
	else{
		return FALSE;
 800197c:	2300      	movs	r3, #0
	}
}
 800197e:	4618      	mov	r0, r3
 8001980:	3714      	adds	r7, #20
 8001982:	46bd      	mov	sp, r7
 8001984:	bd90      	pop	{r4, r7, pc}
 8001986:	bf00      	nop
 8001988:	20000a40 	.word	0x20000a40
 800198c:	20000a42 	.word	0x20000a42

08001990 <print_screen_current_state_init>:




void print_screen_current_state_init(uint16_t x_pos, uint16_t y_pos) {
 8001990:	b580      	push	{r7, lr}
 8001992:	b084      	sub	sp, #16
 8001994:	af02      	add	r7, sp, #8
 8001996:	4603      	mov	r3, r0
 8001998:	460a      	mov	r2, r1
 800199a:	80fb      	strh	r3, [r7, #6]
 800199c:	4613      	mov	r3, r2
 800199e:	80bb      	strh	r3, [r7, #4]
	ILI9341_Puts(x_pos, 								y_pos, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 80019a0:	88b9      	ldrh	r1, [r7, #4]
 80019a2:	88f8      	ldrh	r0, [r7, #6]
 80019a4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019a8:	9301      	str	r3, [sp, #4]
 80019aa:	2300      	movs	r3, #0
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	4b0b      	ldr	r3, [pc, #44]	; (80019dc <print_screen_current_state_init+0x4c>)
 80019b0:	4a0b      	ldr	r2, [pc, #44]	; (80019e0 <print_screen_current_state_init+0x50>)
 80019b2:	f003 fbc3 	bl	800513c <ILI9341_Puts>
	ILI9341_Puts(x_pos + TEXT_LENGTH_CURRENT_STATE_7_10, y_pos, "Init", &Font_7x10, ILI9341_COLOR_RED, ILI9341_COLOR_WHITE);
 80019b6:	88fb      	ldrh	r3, [r7, #6]
 80019b8:	3370      	adds	r3, #112	; 0x70
 80019ba:	b298      	uxth	r0, r3
 80019bc:	88b9      	ldrh	r1, [r7, #4]
 80019be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019c2:	9301      	str	r3, [sp, #4]
 80019c4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80019c8:	9300      	str	r3, [sp, #0]
 80019ca:	4b04      	ldr	r3, [pc, #16]	; (80019dc <print_screen_current_state_init+0x4c>)
 80019cc:	4a05      	ldr	r2, [pc, #20]	; (80019e4 <print_screen_current_state_init+0x54>)
 80019ce:	f003 fbb5 	bl	800513c <ILI9341_Puts>
}
 80019d2:	bf00      	nop
 80019d4:	3708      	adds	r7, #8
 80019d6:	46bd      	mov	sp, r7
 80019d8:	bd80      	pop	{r7, pc}
 80019da:	bf00      	nop
 80019dc:	20000050 	.word	0x20000050
 80019e0:	0800fd4c 	.word	0x0800fd4c
 80019e4:	0800fd60 	.word	0x0800fd60

080019e8 <process_ms>:
static void state_machine(void);


static volatile uint32_t t = 0;
void process_ms(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
	if(t)
 80019ec:	4b06      	ldr	r3, [pc, #24]	; (8001a08 <process_ms+0x20>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d004      	beq.n	80019fe <process_ms+0x16>
		t--;
 80019f4:	4b04      	ldr	r3, [pc, #16]	; (8001a08 <process_ms+0x20>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	3b01      	subs	r3, #1
 80019fa:	4a03      	ldr	r2, [pc, #12]	; (8001a08 <process_ms+0x20>)
 80019fc:	6013      	str	r3, [r2, #0]

}
 80019fe:	bf00      	nop
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bc80      	pop	{r7}
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	20000a48 	.word	0x20000a48

08001a0c <main>:
static uint16_t y = 30 + TEXT_HEIGHT_7_10;			//static uint16_t y = closeButton.centerY + TEXT_HEIGHT_7_10;
static uint16_t y2 = 30 + TEXT_HEIGHT_7_10 * 2;
static uint16_t y4 = 30 + TEXT_HEIGHT_7_10 * 4;

int main(void)
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premi re  tape de la fonction main().
	HAL_Init();
 8001a12:	f004 f9b5 	bl	8005d80 <HAL_Init>

	//Initialisation de l'UART2   la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
	//Attention, les pins PA2 et PA3 ne sont pas reli es jusqu'au connecteur de la Nucleo.
	//Ces broches sont redirig es vers la sonde de d bogage, la liaison UART  tant ensuite encapsul e sur l'USB vers le PC de d veloppement.
	UART_init(UART2_ID,115200);
 8001a16:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8001a1a:	2001      	movs	r0, #1
 8001a1c:	f002 fb1e 	bl	800405c <UART_init>

	//"Indique que les printf sortent vers le p riph rique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8001a20:	2201      	movs	r2, #1
 8001a22:	2101      	movs	r1, #1
 8001a24:	2001      	movs	r0, #1
 8001a26:	f001 fbeb 	bl	8003200 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	2300      	movs	r3, #0
 8001a30:	2201      	movs	r2, #1
 8001a32:	2120      	movs	r1, #32
 8001a34:	480b      	ldr	r0, [pc, #44]	; (8001a64 <main+0x58>)
 8001a36:	f001 f8c7 	bl	8002bc8 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8001a3a:	2303      	movs	r3, #3
 8001a3c:	9300      	str	r3, [sp, #0]
 8001a3e:	2301      	movs	r3, #1
 8001a40:	2200      	movs	r2, #0
 8001a42:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a46:	4808      	ldr	r0, [pc, #32]	; (8001a68 <main+0x5c>)
 8001a48:	f001 f8be 	bl	8002bc8 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms   la liste des fonctions appel es automatiquement chaque ms par la routine d'interruption du p riph rique SYSTICK
	Systick_add_callback_function(&process_ms);
 8001a4c:	4807      	ldr	r0, [pc, #28]	; (8001a6c <main+0x60>)
 8001a4e:	f003 f865 	bl	8004b1c <Systick_add_callback_function>


	Screen_init();
 8001a52:	f7ff fd71 	bl	8001538 <Screen_init>
	SERVO_init();
 8001a56:	f000 fac1 	bl	8001fdc <SERVO_init>
	BUTTON_init();
 8001a5a:	f7ff fd25 	bl	80014a8 <BUTTON_init>

		//test_scan = scanning_enable();
		//test_scan = TRUE;


		state_machine();
 8001a5e:	f000 f807 	bl	8001a70 <state_machine>
 8001a62:	e7fc      	b.n	8001a5e <main+0x52>
 8001a64:	40010800 	.word	0x40010800
 8001a68:	40011000 	.word	0x40011000
 8001a6c:	080019e9 	.word	0x080019e9

08001a70 <state_machine>:
bool_e test_scan;


/**/
static void state_machine(void)
{
 8001a70:	b590      	push	{r4, r7, lr}
 8001a72:	b095      	sub	sp, #84	; 0x54
 8001a74:	af02      	add	r7, sp, #8


    bool_e entrance = (state!=previous_state)?TRUE:FALSE;
 8001a76:	4b90      	ldr	r3, [pc, #576]	; (8001cb8 <state_machine+0x248>)
 8001a78:	781a      	ldrb	r2, [r3, #0]
 8001a7a:	4b90      	ldr	r3, [pc, #576]	; (8001cbc <state_machine+0x24c>)
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	bf14      	ite	ne
 8001a82:	2301      	movne	r3, #1
 8001a84:	2300      	moveq	r3, #0
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	63fb      	str	r3, [r7, #60]	; 0x3c
    previous_state = state;
 8001a8a:	4b8b      	ldr	r3, [pc, #556]	; (8001cb8 <state_machine+0x248>)
 8001a8c:	781a      	ldrb	r2, [r3, #0]
 8001a8e:	4b8b      	ldr	r3, [pc, #556]	; (8001cbc <state_machine+0x24c>)
 8001a90:	701a      	strb	r2, [r3, #0]


    //bool_e button_event = BUTTON_state_machine();    // chaque passage ici, on scrute un ventuel vnement sur le bouton


    switch(state)
 8001a92:	4b89      	ldr	r3, [pc, #548]	; (8001cb8 <state_machine+0x248>)
 8001a94:	781b      	ldrb	r3, [r3, #0]
 8001a96:	2b04      	cmp	r3, #4
 8001a98:	f200 8212 	bhi.w	8001ec0 <state_machine+0x450>
 8001a9c:	a201      	add	r2, pc, #4	; (adr r2, 8001aa4 <state_machine+0x34>)
 8001a9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aa2:	bf00      	nop
 8001aa4:	08001ab9 	.word	0x08001ab9
 8001aa8:	08001ac7 	.word	0x08001ac7
 8001aac:	08001b97 	.word	0x08001b97
 8001ab0:	08001dad 	.word	0x08001dad
 8001ab4:	08001e39 	.word	0x08001e39
            //Screen_init();
            //SERVO_init();
            //BUTTON_init();
            //UltraSound_init();//
             */
            Systick_add_callback_function(&process_ms);
 8001ab8:	4881      	ldr	r0, [pc, #516]	; (8001cc0 <state_machine+0x250>)
 8001aba:	f003 f82f 	bl	8004b1c <Systick_add_callback_function>
            state = MENU_CHOICE;
 8001abe:	4b7e      	ldr	r3, [pc, #504]	; (8001cb8 <state_machine+0x248>)
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	701a      	strb	r2, [r3, #0]
            break;
 8001ac4:	e203      	b.n	8001ece <state_machine+0x45e>

        case MENU_CHOICE:
            if(entrance)
 8001ac6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d054      	beq.n	8001b76 <state_machine+0x106>
            {
                //printf("[STATEMACHINE] choix menu\n");

				ILI9341_Puts(x, y4, "AAAAAAAAAAAAAAAAAAAAAAA", &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);		//Hide distance display
 8001acc:	4b7d      	ldr	r3, [pc, #500]	; (8001cc4 <state_machine+0x254>)
 8001ace:	8818      	ldrh	r0, [r3, #0]
 8001ad0:	4b7d      	ldr	r3, [pc, #500]	; (8001cc8 <state_machine+0x258>)
 8001ad2:	8819      	ldrh	r1, [r3, #0]
 8001ad4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ad8:	9301      	str	r3, [sp, #4]
 8001ada:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ade:	9300      	str	r3, [sp, #0]
 8001ae0:	4b7a      	ldr	r3, [pc, #488]	; (8001ccc <state_machine+0x25c>)
 8001ae2:	4a7b      	ldr	r2, [pc, #492]	; (8001cd0 <state_machine+0x260>)
 8001ae4:	f003 fb2a 	bl	800513c <ILI9341_Puts>
				ILI9341_Puts(x, y2, "AAAAAAAAAAAAAAAAAAAAAAA", &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);		//Hide position motor display
 8001ae8:	4b76      	ldr	r3, [pc, #472]	; (8001cc4 <state_machine+0x254>)
 8001aea:	8818      	ldrh	r0, [r3, #0]
 8001aec:	4b79      	ldr	r3, [pc, #484]	; (8001cd4 <state_machine+0x264>)
 8001aee:	8819      	ldrh	r1, [r3, #0]
 8001af0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001af4:	9301      	str	r3, [sp, #4]
 8001af6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001afa:	9300      	str	r3, [sp, #0]
 8001afc:	4b73      	ldr	r3, [pc, #460]	; (8001ccc <state_machine+0x25c>)
 8001afe:	4a74      	ldr	r2, [pc, #464]	; (8001cd0 <state_machine+0x260>)
 8001b00:	f003 fb1c 	bl	800513c <ILI9341_Puts>

				DrawMenu();
 8001b04:	f7ff fe16 	bl	8001734 <DrawMenu>

				ILI9341_Puts(x, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001b08:	4b6e      	ldr	r3, [pc, #440]	; (8001cc4 <state_machine+0x254>)
 8001b0a:	8818      	ldrh	r0, [r3, #0]
 8001b0c:	4b72      	ldr	r3, [pc, #456]	; (8001cd8 <state_machine+0x268>)
 8001b0e:	8859      	ldrh	r1, [r3, #2]
 8001b10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b14:	9301      	str	r3, [sp, #4]
 8001b16:	2300      	movs	r3, #0
 8001b18:	9300      	str	r3, [sp, #0]
 8001b1a:	4b6c      	ldr	r3, [pc, #432]	; (8001ccc <state_machine+0x25c>)
 8001b1c:	4a6f      	ldr	r2, [pc, #444]	; (8001cdc <state_machine+0x26c>)
 8001b1e:	f003 fb0d 	bl	800513c <ILI9341_Puts>
				ILI9341_DrawFilledRectangle((uint16_t)(x + strLenghtState), closeButton.centerY, (uint16_t)(x + strLenghtState + strLenghtScanEnv), y, ILI9341_COLOR_WHITE);
 8001b22:	4b68      	ldr	r3, [pc, #416]	; (8001cc4 <state_machine+0x254>)
 8001b24:	881a      	ldrh	r2, [r3, #0]
 8001b26:	4b6e      	ldr	r3, [pc, #440]	; (8001ce0 <state_machine+0x270>)
 8001b28:	881b      	ldrh	r3, [r3, #0]
 8001b2a:	4413      	add	r3, r2
 8001b2c:	b298      	uxth	r0, r3
 8001b2e:	4b6a      	ldr	r3, [pc, #424]	; (8001cd8 <state_machine+0x268>)
 8001b30:	8859      	ldrh	r1, [r3, #2]
 8001b32:	4b64      	ldr	r3, [pc, #400]	; (8001cc4 <state_machine+0x254>)
 8001b34:	881a      	ldrh	r2, [r3, #0]
 8001b36:	4b6a      	ldr	r3, [pc, #424]	; (8001ce0 <state_machine+0x270>)
 8001b38:	881b      	ldrh	r3, [r3, #0]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	b29a      	uxth	r2, r3
 8001b3e:	4b69      	ldr	r3, [pc, #420]	; (8001ce4 <state_machine+0x274>)
 8001b40:	881b      	ldrh	r3, [r3, #0]
 8001b42:	4413      	add	r3, r2
 8001b44:	b29a      	uxth	r2, r3
 8001b46:	4b68      	ldr	r3, [pc, #416]	; (8001ce8 <state_machine+0x278>)
 8001b48:	881b      	ldrh	r3, [r3, #0]
 8001b4a:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001b4e:	9400      	str	r4, [sp, #0]
 8001b50:	f003 fd54 	bl	80055fc <ILI9341_DrawFilledRectangle>
				ILI9341_Puts((uint16_t)(x + strLenghtState), closeButton.centerY, "Choix menu", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE);
 8001b54:	4b5b      	ldr	r3, [pc, #364]	; (8001cc4 <state_machine+0x254>)
 8001b56:	881a      	ldrh	r2, [r3, #0]
 8001b58:	4b61      	ldr	r3, [pc, #388]	; (8001ce0 <state_machine+0x270>)
 8001b5a:	881b      	ldrh	r3, [r3, #0]
 8001b5c:	4413      	add	r3, r2
 8001b5e:	b298      	uxth	r0, r3
 8001b60:	4b5d      	ldr	r3, [pc, #372]	; (8001cd8 <state_machine+0x268>)
 8001b62:	8859      	ldrh	r1, [r3, #2]
 8001b64:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b68:	9301      	str	r3, [sp, #4]
 8001b6a:	231f      	movs	r3, #31
 8001b6c:	9300      	str	r3, [sp, #0]
 8001b6e:	4b57      	ldr	r3, [pc, #348]	; (8001ccc <state_machine+0x25c>)
 8001b70:	4a5e      	ldr	r2, [pc, #376]	; (8001cec <state_machine+0x27c>)
 8001b72:	f003 fae3 	bl	800513c <ILI9341_Puts>

			}

            test_scan = scanning_enable();
 8001b76:	f7ff fecb 	bl	8001910 <scanning_enable>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	4a5c      	ldr	r2, [pc, #368]	; (8001cf0 <state_machine+0x280>)
 8001b7e:	6013      	str	r3, [r2, #0]

            if (test_scan)
 8001b80:	4b5b      	ldr	r3, [pc, #364]	; (8001cf0 <state_machine+0x280>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	f000 819d 	beq.w	8001ec4 <state_machine+0x454>
            {
                state = SCANNING_ENVIRONNEMENT;
 8001b8a:	4b4b      	ldr	r3, [pc, #300]	; (8001cb8 <state_machine+0x248>)
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	701a      	strb	r2, [r3, #0]
                HideMenu();
 8001b90:	f7ff fe68 	bl	8001864 <HideMenu>
            }
            break;
 8001b94:	e196      	b.n	8001ec4 <state_machine+0x454>

        case SCANNING_ENVIRONNEMENT:
            if(entrance)
 8001b96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d036      	beq.n	8001c0a <state_machine+0x19a>
            {
            	ILI9341_Puts(x, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001b9c:	4b49      	ldr	r3, [pc, #292]	; (8001cc4 <state_machine+0x254>)
 8001b9e:	8818      	ldrh	r0, [r3, #0]
 8001ba0:	4b4d      	ldr	r3, [pc, #308]	; (8001cd8 <state_machine+0x268>)
 8001ba2:	8859      	ldrh	r1, [r3, #2]
 8001ba4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001ba8:	9301      	str	r3, [sp, #4]
 8001baa:	2300      	movs	r3, #0
 8001bac:	9300      	str	r3, [sp, #0]
 8001bae:	4b47      	ldr	r3, [pc, #284]	; (8001ccc <state_machine+0x25c>)
 8001bb0:	4a4a      	ldr	r2, [pc, #296]	; (8001cdc <state_machine+0x26c>)
 8001bb2:	f003 fac3 	bl	800513c <ILI9341_Puts>
				ILI9341_DrawFilledRectangle((uint16_t)(x + strLenghtState), closeButton.centerY, (uint16_t)(x + strLenghtState + strLenghtScanEnv), y, ILI9341_COLOR_WHITE);
 8001bb6:	4b43      	ldr	r3, [pc, #268]	; (8001cc4 <state_machine+0x254>)
 8001bb8:	881a      	ldrh	r2, [r3, #0]
 8001bba:	4b49      	ldr	r3, [pc, #292]	; (8001ce0 <state_machine+0x270>)
 8001bbc:	881b      	ldrh	r3, [r3, #0]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	b298      	uxth	r0, r3
 8001bc2:	4b45      	ldr	r3, [pc, #276]	; (8001cd8 <state_machine+0x268>)
 8001bc4:	8859      	ldrh	r1, [r3, #2]
 8001bc6:	4b3f      	ldr	r3, [pc, #252]	; (8001cc4 <state_machine+0x254>)
 8001bc8:	881a      	ldrh	r2, [r3, #0]
 8001bca:	4b45      	ldr	r3, [pc, #276]	; (8001ce0 <state_machine+0x270>)
 8001bcc:	881b      	ldrh	r3, [r3, #0]
 8001bce:	4413      	add	r3, r2
 8001bd0:	b29a      	uxth	r2, r3
 8001bd2:	4b44      	ldr	r3, [pc, #272]	; (8001ce4 <state_machine+0x274>)
 8001bd4:	881b      	ldrh	r3, [r3, #0]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	b29a      	uxth	r2, r3
 8001bda:	4b43      	ldr	r3, [pc, #268]	; (8001ce8 <state_machine+0x278>)
 8001bdc:	881b      	ldrh	r3, [r3, #0]
 8001bde:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001be2:	9400      	str	r4, [sp, #0]
 8001be4:	f003 fd0a 	bl	80055fc <ILI9341_DrawFilledRectangle>
				ILI9341_Puts((uint16_t)(x + strLenghtState), closeButton.centerY, "Scanne environnement", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE);
 8001be8:	4b36      	ldr	r3, [pc, #216]	; (8001cc4 <state_machine+0x254>)
 8001bea:	881a      	ldrh	r2, [r3, #0]
 8001bec:	4b3c      	ldr	r3, [pc, #240]	; (8001ce0 <state_machine+0x270>)
 8001bee:	881b      	ldrh	r3, [r3, #0]
 8001bf0:	4413      	add	r3, r2
 8001bf2:	b298      	uxth	r0, r3
 8001bf4:	4b38      	ldr	r3, [pc, #224]	; (8001cd8 <state_machine+0x268>)
 8001bf6:	8859      	ldrh	r1, [r3, #2]
 8001bf8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bfc:	9301      	str	r3, [sp, #4]
 8001bfe:	231f      	movs	r3, #31
 8001c00:	9300      	str	r3, [sp, #0]
 8001c02:	4b32      	ldr	r3, [pc, #200]	; (8001ccc <state_machine+0x25c>)
 8001c04:	4a3b      	ldr	r2, [pc, #236]	; (8001cf4 <state_machine+0x284>)
 8001c06:	f003 fa99 	bl	800513c <ILI9341_Puts>
            }

            //printf("[STATEMACHINE] scanne l'environnement\n");


            HCSR04_state_machine();
 8001c0a:	f000 fa5d 	bl	80020c8 <HCSR04_state_machine>
            SERVO_rotation();
 8001c0e:	f000 fa1d 	bl	800204c <SERVO_rotation>

            uint32_t current_time = HAL_GetTick();		// Obtenir le temps actuel en millisecondes
 8001c12:	f004 f90d 	bl	8005e30 <HAL_GetTick>
 8001c16:	63b8      	str	r0, [r7, #56]	; 0x38

			if (current_time - last_display_time >= DISPLAY_REFRESH_INTERVAL) {
 8001c18:	4b37      	ldr	r3, [pc, #220]	; (8001cf8 <state_machine+0x288>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001c1e:	1ad3      	subs	r3, r2, r3
 8001c20:	2bf9      	cmp	r3, #249	; 0xf9
 8001c22:	d940      	bls.n	8001ca6 <state_machine+0x236>
				char buffer[50];
				//printf("Position : %d", getPosition());

				ILI9341_Puts(x, y4, "Position moteur : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001c24:	4b27      	ldr	r3, [pc, #156]	; (8001cc4 <state_machine+0x254>)
 8001c26:	8818      	ldrh	r0, [r3, #0]
 8001c28:	4b27      	ldr	r3, [pc, #156]	; (8001cc8 <state_machine+0x258>)
 8001c2a:	8819      	ldrh	r1, [r3, #0]
 8001c2c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c30:	9301      	str	r3, [sp, #4]
 8001c32:	2300      	movs	r3, #0
 8001c34:	9300      	str	r3, [sp, #0]
 8001c36:	4b25      	ldr	r3, [pc, #148]	; (8001ccc <state_machine+0x25c>)
 8001c38:	4a30      	ldr	r2, [pc, #192]	; (8001cfc <state_machine+0x28c>)
 8001c3a:	f003 fa7f 	bl	800513c <ILI9341_Puts>

				sprintf(buffer, "AAAAAAAAAAAAAAAAAAAAAAA");
 8001c3e:	463b      	mov	r3, r7
 8001c40:	4923      	ldr	r1, [pc, #140]	; (8001cd0 <state_machine+0x260>)
 8001c42:	4618      	mov	r0, r3
 8001c44:	f007 fad4 	bl	80091f0 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtPosMot), y4, buffer, &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 8001c48:	4b1e      	ldr	r3, [pc, #120]	; (8001cc4 <state_machine+0x254>)
 8001c4a:	881a      	ldrh	r2, [r3, #0]
 8001c4c:	4b2c      	ldr	r3, [pc, #176]	; (8001d00 <state_machine+0x290>)
 8001c4e:	881b      	ldrh	r3, [r3, #0]
 8001c50:	4413      	add	r3, r2
 8001c52:	b298      	uxth	r0, r3
 8001c54:	4b1c      	ldr	r3, [pc, #112]	; (8001cc8 <state_machine+0x258>)
 8001c56:	8819      	ldrh	r1, [r3, #0]
 8001c58:	463a      	mov	r2, r7
 8001c5a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c5e:	9301      	str	r3, [sp, #4]
 8001c60:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c64:	9300      	str	r3, [sp, #0]
 8001c66:	4b19      	ldr	r3, [pc, #100]	; (8001ccc <state_machine+0x25c>)
 8001c68:	f003 fa68 	bl	800513c <ILI9341_Puts>


				sprintf(buffer, "%d", getPosition());
 8001c6c:	f000 fa22 	bl	80020b4 <getPosition>
 8001c70:	4603      	mov	r3, r0
 8001c72:	461a      	mov	r2, r3
 8001c74:	463b      	mov	r3, r7
 8001c76:	4923      	ldr	r1, [pc, #140]	; (8001d04 <state_machine+0x294>)
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f007 fab9 	bl	80091f0 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtPosMot), y4, buffer, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001c7e:	4b11      	ldr	r3, [pc, #68]	; (8001cc4 <state_machine+0x254>)
 8001c80:	881a      	ldrh	r2, [r3, #0]
 8001c82:	4b1f      	ldr	r3, [pc, #124]	; (8001d00 <state_machine+0x290>)
 8001c84:	881b      	ldrh	r3, [r3, #0]
 8001c86:	4413      	add	r3, r2
 8001c88:	b298      	uxth	r0, r3
 8001c8a:	4b0f      	ldr	r3, [pc, #60]	; (8001cc8 <state_machine+0x258>)
 8001c8c:	8819      	ldrh	r1, [r3, #0]
 8001c8e:	463a      	mov	r2, r7
 8001c90:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c94:	9301      	str	r3, [sp, #4]
 8001c96:	2300      	movs	r3, #0
 8001c98:	9300      	str	r3, [sp, #0]
 8001c9a:	4b0c      	ldr	r3, [pc, #48]	; (8001ccc <state_machine+0x25c>)
 8001c9c:	f003 fa4e 	bl	800513c <ILI9341_Puts>

				last_display_time = current_time; // Mettre  jour le temps du dernier affichage
 8001ca0:	4a15      	ldr	r2, [pc, #84]	; (8001cf8 <state_machine+0x288>)
 8001ca2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ca4:	6013      	str	r3, [r2, #0]
			}

            //printf("print scanning environnment %u\n", DISTANCE_GLOBAL);

			static uint16_t distance;
			uint32_t sum = 0;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	647b      	str	r3, [r7, #68]	; 0x44
			uint8_t valid_sensor_count = 0;
 8001caa:	2300      	movs	r3, #0
 8001cac:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

			for (uint8_t i = 0; i < 5; i++) {
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8001cb6:	e044      	b.n	8001d42 <state_machine+0x2d2>
 8001cb8:	20000a4c 	.word	0x20000a4c
 8001cbc:	20000a4d 	.word	0x20000a4d
 8001cc0:	080019e9 	.word	0x080019e9
 8001cc4:	2000001e 	.word	0x2000001e
 8001cc8:	20000024 	.word	0x20000024
 8001ccc:	20000050 	.word	0x20000050
 8001cd0:	0800fd68 	.word	0x0800fd68
 8001cd4:	20000022 	.word	0x20000022
 8001cd8:	20000010 	.word	0x20000010
 8001cdc:	0800fd80 	.word	0x0800fd80
 8001ce0:	20000016 	.word	0x20000016
 8001ce4:	2000001c 	.word	0x2000001c
 8001ce8:	20000020 	.word	0x20000020
 8001cec:	0800fd94 	.word	0x0800fd94
 8001cf0:	200010d8 	.word	0x200010d8
 8001cf4:	0800fda0 	.word	0x0800fda0
 8001cf8:	20000a44 	.word	0x20000a44
 8001cfc:	0800fdb8 	.word	0x0800fdb8
 8001d00:	20000018 	.word	0x20000018
 8001d04:	0800fdcc 	.word	0x0800fdcc
				HAL_StatusTypeDef status = HCSR04_get_value(i, &distance);
 8001d08:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001d0c:	4972      	ldr	r1, [pc, #456]	; (8001ed8 <state_machine+0x468>)
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f000 fcce 	bl	80026b0 <HCSR04_get_value>
 8001d14:	4603      	mov	r3, r0
 8001d16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
				if (status == HAL_OK) {
 8001d1a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d10a      	bne.n	8001d38 <state_machine+0x2c8>
					sum += distance;
 8001d22:	4b6d      	ldr	r3, [pc, #436]	; (8001ed8 <state_machine+0x468>)
 8001d24:	881b      	ldrh	r3, [r3, #0]
 8001d26:	461a      	mov	r2, r3
 8001d28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d2a:	4413      	add	r3, r2
 8001d2c:	647b      	str	r3, [r7, #68]	; 0x44
					valid_sensor_count++;
 8001d2e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001d32:	3301      	adds	r3, #1
 8001d34:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
			for (uint8_t i = 0; i < 5; i++) {
 8001d38:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8001d42:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8001d46:	2b04      	cmp	r3, #4
 8001d48:	d9de      	bls.n	8001d08 <state_machine+0x298>
				}
			}

			float average_distance;

			if (valid_sensor_count > 0) {
 8001d4a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d017      	beq.n	8001d82 <state_machine+0x312>
				average_distance = (float)sum / valid_sensor_count;
 8001d52:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001d54:	f7fe ff9e 	bl	8000c94 <__aeabi_ui2f>
 8001d58:	4604      	mov	r4, r0
 8001d5a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7fe ff9c 	bl	8000c9c <__aeabi_i2f>
 8001d64:	4603      	mov	r3, r0
 8001d66:	4619      	mov	r1, r3
 8001d68:	4620      	mov	r0, r4
 8001d6a:	f7ff f89f 	bl	8000eac <__aeabi_fdiv>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	637b      	str	r3, [r7, #52]	; 0x34
				distance = (uint16_t) average_distance;
 8001d72:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001d74:	f7ff f9ac 	bl	80010d0 <__aeabi_f2uiz>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	4b56      	ldr	r3, [pc, #344]	; (8001ed8 <state_machine+0x468>)
 8001d7e:	801a      	strh	r2, [r3, #0]
 8001d80:	e002      	b.n	8001d88 <state_machine+0x318>
			} else {
				distance = 0;
 8001d82:	4b55      	ldr	r3, [pc, #340]	; (8001ed8 <state_machine+0x468>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	801a      	strh	r2, [r3, #0]
			}

			//###########################################################
			//############## !!!!!!!! A SUPPRIMER !!!!!!!! ##############
			//###########################################################
			distance = 2000;
 8001d88:	4b53      	ldr	r3, [pc, #332]	; (8001ed8 <state_machine+0x468>)
 8001d8a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001d8e:	801a      	strh	r2, [r3, #0]
			//###########################################################
			//###########################################################
			//###########################################################

            //if (DISTANCE_GLOBAL > 0)
            if (distance > 0)
 8001d90:	4b51      	ldr	r3, [pc, #324]	; (8001ed8 <state_machine+0x468>)
 8001d92:	881b      	ldrh	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d003      	beq.n	8001da0 <state_machine+0x330>
            {
                state = SCREEN_DISPLAY;
 8001d98:	4b50      	ldr	r3, [pc, #320]	; (8001edc <state_machine+0x46c>)
 8001d9a:	2204      	movs	r2, #4
 8001d9c:	701a      	strb	r2, [r3, #0]
 8001d9e:	e002      	b.n	8001da6 <state_machine+0x336>
            }
            else{
            	state = SCANNING_ENVIRONNEMENT;
 8001da0:	4b4e      	ldr	r3, [pc, #312]	; (8001edc <state_machine+0x46c>)
 8001da2:	2202      	movs	r2, #2
 8001da4:	701a      	strb	r2, [r3, #0]
            	//state = PAUSE;
            }

            isClicked();
 8001da6:	f000 f8b7 	bl	8001f18 <isClicked>
            break;
 8001daa:	e090      	b.n	8001ece <state_machine+0x45e>

        case PAUSE:
			if(entrance) {
 8001dac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d03a      	beq.n	8001e28 <state_machine+0x3b8>
				t = 3000;
 8001db2:	4b4b      	ldr	r3, [pc, #300]	; (8001ee0 <state_machine+0x470>)
 8001db4:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001db8:	601a      	str	r2, [r3, #0]
				//t = 30;
				ILI9341_Puts(x, closeButton.centerY, "Current state : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001dba:	4b4a      	ldr	r3, [pc, #296]	; (8001ee4 <state_machine+0x474>)
 8001dbc:	8818      	ldrh	r0, [r3, #0]
 8001dbe:	4b4a      	ldr	r3, [pc, #296]	; (8001ee8 <state_machine+0x478>)
 8001dc0:	8859      	ldrh	r1, [r3, #2]
 8001dc2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dc6:	9301      	str	r3, [sp, #4]
 8001dc8:	2300      	movs	r3, #0
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	4b47      	ldr	r3, [pc, #284]	; (8001eec <state_machine+0x47c>)
 8001dce:	4a48      	ldr	r2, [pc, #288]	; (8001ef0 <state_machine+0x480>)
 8001dd0:	f003 f9b4 	bl	800513c <ILI9341_Puts>
				ILI9341_DrawFilledRectangle((uint16_t)(x + strLenghtState), closeButton.centerY, (uint16_t)(x + strLenghtState + strLenghtScanEnv), y, ILI9341_COLOR_WHITE);
 8001dd4:	4b43      	ldr	r3, [pc, #268]	; (8001ee4 <state_machine+0x474>)
 8001dd6:	881a      	ldrh	r2, [r3, #0]
 8001dd8:	4b46      	ldr	r3, [pc, #280]	; (8001ef4 <state_machine+0x484>)
 8001dda:	881b      	ldrh	r3, [r3, #0]
 8001ddc:	4413      	add	r3, r2
 8001dde:	b298      	uxth	r0, r3
 8001de0:	4b41      	ldr	r3, [pc, #260]	; (8001ee8 <state_machine+0x478>)
 8001de2:	8859      	ldrh	r1, [r3, #2]
 8001de4:	4b3f      	ldr	r3, [pc, #252]	; (8001ee4 <state_machine+0x474>)
 8001de6:	881a      	ldrh	r2, [r3, #0]
 8001de8:	4b42      	ldr	r3, [pc, #264]	; (8001ef4 <state_machine+0x484>)
 8001dea:	881b      	ldrh	r3, [r3, #0]
 8001dec:	4413      	add	r3, r2
 8001dee:	b29a      	uxth	r2, r3
 8001df0:	4b41      	ldr	r3, [pc, #260]	; (8001ef8 <state_machine+0x488>)
 8001df2:	881b      	ldrh	r3, [r3, #0]
 8001df4:	4413      	add	r3, r2
 8001df6:	b29a      	uxth	r2, r3
 8001df8:	4b40      	ldr	r3, [pc, #256]	; (8001efc <state_machine+0x48c>)
 8001dfa:	881b      	ldrh	r3, [r3, #0]
 8001dfc:	f64f 74ff 	movw	r4, #65535	; 0xffff
 8001e00:	9400      	str	r4, [sp, #0]
 8001e02:	f003 fbfb 	bl	80055fc <ILI9341_DrawFilledRectangle>
				ILI9341_Puts((uint16_t)(x + strLenghtState), closeButton.centerY, "Pause", &Font_7x10, ILI9341_COLOR_BLUE, ILI9341_COLOR_WHITE);
 8001e06:	4b37      	ldr	r3, [pc, #220]	; (8001ee4 <state_machine+0x474>)
 8001e08:	881a      	ldrh	r2, [r3, #0]
 8001e0a:	4b3a      	ldr	r3, [pc, #232]	; (8001ef4 <state_machine+0x484>)
 8001e0c:	881b      	ldrh	r3, [r3, #0]
 8001e0e:	4413      	add	r3, r2
 8001e10:	b298      	uxth	r0, r3
 8001e12:	4b35      	ldr	r3, [pc, #212]	; (8001ee8 <state_machine+0x478>)
 8001e14:	8859      	ldrh	r1, [r3, #2]
 8001e16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e1a:	9301      	str	r3, [sp, #4]
 8001e1c:	231f      	movs	r3, #31
 8001e1e:	9300      	str	r3, [sp, #0]
 8001e20:	4b32      	ldr	r3, [pc, #200]	; (8001eec <state_machine+0x47c>)
 8001e22:	4a37      	ldr	r2, [pc, #220]	; (8001f00 <state_machine+0x490>)
 8001e24:	f003 f98a 	bl	800513c <ILI9341_Puts>
			}


			if(!t) {
 8001e28:	4b2d      	ldr	r3, [pc, #180]	; (8001ee0 <state_machine+0x470>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d14b      	bne.n	8001ec8 <state_machine+0x458>
				state = SCANNING_ENVIRONNEMENT;
 8001e30:	4b2a      	ldr	r3, [pc, #168]	; (8001edc <state_machine+0x46c>)
 8001e32:	2202      	movs	r2, #2
 8001e34:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001e36:	e047      	b.n	8001ec8 <state_machine+0x458>

        case SCREEN_DISPLAY:
            if(entrance)
 8001e38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d046      	beq.n	8001ecc <state_machine+0x45c>
            {
            	//printf("print screen display %u\n", DISTANCE_GLOBAL);

            	char buffer[50];

				ILI9341_Puts(x, y2, "Distance : ", &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001e3e:	4b29      	ldr	r3, [pc, #164]	; (8001ee4 <state_machine+0x474>)
 8001e40:	8818      	ldrh	r0, [r3, #0]
 8001e42:	4b30      	ldr	r3, [pc, #192]	; (8001f04 <state_machine+0x494>)
 8001e44:	8819      	ldrh	r1, [r3, #0]
 8001e46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e4a:	9301      	str	r3, [sp, #4]
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	9300      	str	r3, [sp, #0]
 8001e50:	4b26      	ldr	r3, [pc, #152]	; (8001eec <state_machine+0x47c>)
 8001e52:	4a2d      	ldr	r2, [pc, #180]	; (8001f08 <state_machine+0x498>)
 8001e54:	f003 f972 	bl	800513c <ILI9341_Puts>

				sprintf(buffer, "AAAAAAAAAAAAAAAAAAAAAAA");
 8001e58:	463b      	mov	r3, r7
 8001e5a:	492c      	ldr	r1, [pc, #176]	; (8001f0c <state_machine+0x49c>)
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	f007 f9c7 	bl	80091f0 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtDistance), y2, buffer, &Font_7x10, ILI9341_COLOR_WHITE, ILI9341_COLOR_WHITE);
 8001e62:	4b20      	ldr	r3, [pc, #128]	; (8001ee4 <state_machine+0x474>)
 8001e64:	881a      	ldrh	r2, [r3, #0]
 8001e66:	4b2a      	ldr	r3, [pc, #168]	; (8001f10 <state_machine+0x4a0>)
 8001e68:	881b      	ldrh	r3, [r3, #0]
 8001e6a:	4413      	add	r3, r2
 8001e6c:	b298      	uxth	r0, r3
 8001e6e:	4b25      	ldr	r3, [pc, #148]	; (8001f04 <state_machine+0x494>)
 8001e70:	8819      	ldrh	r1, [r3, #0]
 8001e72:	463a      	mov	r2, r7
 8001e74:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001e7e:	9300      	str	r3, [sp, #0]
 8001e80:	4b1a      	ldr	r3, [pc, #104]	; (8001eec <state_machine+0x47c>)
 8001e82:	f003 f95b 	bl	800513c <ILI9341_Puts>

				//sprintf(buffer, "%d", DISTANCE_GLOBAL);
				sprintf(buffer, "%d", distance);
 8001e86:	4b14      	ldr	r3, [pc, #80]	; (8001ed8 <state_machine+0x468>)
 8001e88:	881b      	ldrh	r3, [r3, #0]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	463b      	mov	r3, r7
 8001e8e:	4921      	ldr	r1, [pc, #132]	; (8001f14 <state_machine+0x4a4>)
 8001e90:	4618      	mov	r0, r3
 8001e92:	f007 f9ad 	bl	80091f0 <sprintf>
				ILI9341_Puts((uint16_t)(x + strLenghtDistance), y2, buffer, &Font_7x10, ILI9341_COLOR_BLACK, ILI9341_COLOR_WHITE);
 8001e96:	4b13      	ldr	r3, [pc, #76]	; (8001ee4 <state_machine+0x474>)
 8001e98:	881a      	ldrh	r2, [r3, #0]
 8001e9a:	4b1d      	ldr	r3, [pc, #116]	; (8001f10 <state_machine+0x4a0>)
 8001e9c:	881b      	ldrh	r3, [r3, #0]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	b298      	uxth	r0, r3
 8001ea2:	4b18      	ldr	r3, [pc, #96]	; (8001f04 <state_machine+0x494>)
 8001ea4:	8819      	ldrh	r1, [r3, #0]
 8001ea6:	463a      	mov	r2, r7
 8001ea8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001eac:	9301      	str	r3, [sp, #4]
 8001eae:	2300      	movs	r3, #0
 8001eb0:	9300      	str	r3, [sp, #0]
 8001eb2:	4b0e      	ldr	r3, [pc, #56]	; (8001eec <state_machine+0x47c>)
 8001eb4:	f003 f942 	bl	800513c <ILI9341_Puts>

                state = SCANNING_ENVIRONNEMENT;
 8001eb8:	4b08      	ldr	r3, [pc, #32]	; (8001edc <state_machine+0x46c>)
 8001eba:	2202      	movs	r2, #2
 8001ebc:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001ebe:	e005      	b.n	8001ecc <state_machine+0x45c>
        default:
            break;
 8001ec0:	bf00      	nop
 8001ec2:	e004      	b.n	8001ece <state_machine+0x45e>
            break;
 8001ec4:	bf00      	nop
 8001ec6:	e002      	b.n	8001ece <state_machine+0x45e>
			break;
 8001ec8:	bf00      	nop
 8001eca:	e000      	b.n	8001ece <state_machine+0x45e>
            break;
 8001ecc:	bf00      	nop
    }
}
 8001ece:	bf00      	nop
 8001ed0:	374c      	adds	r7, #76	; 0x4c
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd90      	pop	{r4, r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	20000a4e 	.word	0x20000a4e
 8001edc:	20000a4c 	.word	0x20000a4c
 8001ee0:	20000a48 	.word	0x20000a48
 8001ee4:	2000001e 	.word	0x2000001e
 8001ee8:	20000010 	.word	0x20000010
 8001eec:	20000050 	.word	0x20000050
 8001ef0:	0800fd80 	.word	0x0800fd80
 8001ef4:	20000016 	.word	0x20000016
 8001ef8:	2000001c 	.word	0x2000001c
 8001efc:	20000020 	.word	0x20000020
 8001f00:	0800fdd0 	.word	0x0800fdd0
 8001f04:	20000022 	.word	0x20000022
 8001f08:	0800fdd8 	.word	0x0800fdd8
 8001f0c:	0800fd68 	.word	0x0800fd68
 8001f10:	2000001a 	.word	0x2000001a
 8001f14:	0800fdcc 	.word	0x0800fdcc

08001f18 <isClicked>:




void isClicked(void) {
 8001f18:	b590      	push	{r4, r7, lr}
 8001f1a:	b087      	sub	sp, #28
 8001f1c:	af02      	add	r7, sp, #8
	static uint16_t static_x,static_y;
	Sint16 x, y;

	uint16_t x1 = SCREEN_WIDTH/4;
 8001f1e:	2350      	movs	r3, #80	; 0x50
 8001f20:	81fb      	strh	r3, [r7, #14]
	uint16_t y1 = SCREEN_LENGTH/4;
 8001f22:	233c      	movs	r3, #60	; 0x3c
 8001f24:	81bb      	strh	r3, [r7, #12]
	uint16_t x2 = SCREEN_WIDTH - SCREEN_WIDTH/4;
 8001f26:	23f0      	movs	r3, #240	; 0xf0
 8001f28:	817b      	strh	r3, [r7, #10]
	uint16_t y2 = SCREEN_LENGTH/4 + 25;
 8001f2a:	2355      	movs	r3, #85	; 0x55
 8001f2c:	813b      	strh	r3, [r7, #8]

	//uint16_t delta1 = 2;
	//uint16_t delta2 = y2 - y1 + 15;

	if(XPT2046_getMedianCoordinates(&x, &y, XPT2046_COORDINATE_SCREEN_RELATIVE))
 8001f2e:	1d39      	adds	r1, r7, #4
 8001f30:	1dbb      	adds	r3, r7, #6
 8001f32:	2201      	movs	r2, #1
 8001f34:	4618      	mov	r0, r3
 8001f36:	f003 fd83 	bl	8005a40 <XPT2046_getMedianCoordinates>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d03e      	beq.n	8001fbe <isClicked+0xa6>
	{
		static_x = (uint16_t)x;
 8001f40:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f44:	b29a      	uxth	r2, r3
 8001f46:	4b20      	ldr	r3, [pc, #128]	; (8001fc8 <isClicked+0xb0>)
 8001f48:	801a      	strh	r2, [r3, #0]
		static_y = (uint16_t)y;
 8001f4a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001f4e:	b29a      	uxth	r2, r3
 8001f50:	4b1e      	ldr	r3, [pc, #120]	; (8001fcc <isClicked+0xb4>)
 8001f52:	801a      	strh	r2, [r3, #0]

		if(isClickedOnRectangle(static_x, static_y, x1, y1, x2, y2)) {	
 8001f54:	4b1c      	ldr	r3, [pc, #112]	; (8001fc8 <isClicked+0xb0>)
 8001f56:	8818      	ldrh	r0, [r3, #0]
 8001f58:	4b1c      	ldr	r3, [pc, #112]	; (8001fcc <isClicked+0xb4>)
 8001f5a:	8819      	ldrh	r1, [r3, #0]
 8001f5c:	89bc      	ldrh	r4, [r7, #12]
 8001f5e:	89fa      	ldrh	r2, [r7, #14]
 8001f60:	893b      	ldrh	r3, [r7, #8]
 8001f62:	9301      	str	r3, [sp, #4]
 8001f64:	897b      	ldrh	r3, [r7, #10]
 8001f66:	9300      	str	r3, [sp, #0]
 8001f68:	4623      	mov	r3, r4
 8001f6a:	f7ff fb55 	bl	8001618 <isClickedOnRectangle>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d00a      	beq.n	8001f8a <isClicked+0x72>

			//code temporaire
			DrawQuadrilateral(static_quadrilateral, ILI9341_COLOR_WHITE);		// Supprimer le quadrilatre
 8001f74:	4b16      	ldr	r3, [pc, #88]	; (8001fd0 <isClicked+0xb8>)
 8001f76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f7a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001f7e:	f7ff fbc2 	bl	8001706 <DrawQuadrilateral>
			//code temporaire

			state = PAUSE;
 8001f82:	4b14      	ldr	r3, [pc, #80]	; (8001fd4 <isClicked+0xbc>)
 8001f84:	2203      	movs	r2, #3
 8001f86:	701a      	strb	r2, [r3, #0]
			//code temporaire

			state = MENU_CHOICE;
		}
	}
}
 8001f88:	e019      	b.n	8001fbe <isClicked+0xa6>
		else if(isClickedOnCircle(static_x, static_y, closeButton.centerX, closeButton.centerY, closeButton.radius)) {
 8001f8a:	4b0f      	ldr	r3, [pc, #60]	; (8001fc8 <isClicked+0xb0>)
 8001f8c:	8818      	ldrh	r0, [r3, #0]
 8001f8e:	4b0f      	ldr	r3, [pc, #60]	; (8001fcc <isClicked+0xb4>)
 8001f90:	8819      	ldrh	r1, [r3, #0]
 8001f92:	4b11      	ldr	r3, [pc, #68]	; (8001fd8 <isClicked+0xc0>)
 8001f94:	881a      	ldrh	r2, [r3, #0]
 8001f96:	4b10      	ldr	r3, [pc, #64]	; (8001fd8 <isClicked+0xc0>)
 8001f98:	885c      	ldrh	r4, [r3, #2]
 8001f9a:	4b0f      	ldr	r3, [pc, #60]	; (8001fd8 <isClicked+0xc0>)
 8001f9c:	889b      	ldrh	r3, [r3, #4]
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	4623      	mov	r3, r4
 8001fa2:	f7ff fb60 	bl	8001666 <isClickedOnCircle>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d008      	beq.n	8001fbe <isClicked+0xa6>
			DrawQuadrilateral(static_quadrilateral, ILI9341_COLOR_BLACK);		// Dessiner le quadrilatre
 8001fac:	4b08      	ldr	r3, [pc, #32]	; (8001fd0 <isClicked+0xb8>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001fb4:	f7ff fba7 	bl	8001706 <DrawQuadrilateral>
			state = MENU_CHOICE;
 8001fb8:	4b06      	ldr	r3, [pc, #24]	; (8001fd4 <isClicked+0xbc>)
 8001fba:	2201      	movs	r2, #1
 8001fbc:	701a      	strb	r2, [r3, #0]
}
 8001fbe:	bf00      	nop
 8001fc0:	3714      	adds	r7, #20
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd90      	pop	{r4, r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000a50 	.word	0x20000a50
 8001fcc:	20000a52 	.word	0x20000a52
 8001fd0:	20000008 	.word	0x20000008
 8001fd4:	20000a4c 	.word	0x20000a4c
 8001fd8:	20000010 	.word	0x20000010

08001fdc <SERVO_init>:
#include "macro_types.h"

#define PERIOD_TIMER 10 //ms
static uint16_t current_position;

void SERVO_init(void){
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af02      	add	r7, sp, #8
    //initialisation et lancement du timer1   une priode de 10 ms
    TIMER_run_us(TIMER1_ID, PERIOD_TIMER*1000, FALSE); //10000us = 10ms
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	f242 7110 	movw	r1, #10000	; 0x2710
 8001fe8:	2000      	movs	r0, #0
 8001fea:	f001 fadd 	bl	80035a8 <TIMER_run_us>
    //activation du signal PWM sur le canal 1 du timer 1 (broche PA8)

    //TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_3, 150, FALSE, FALSE);
    TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_1, 150, FALSE, TRUE);
 8001fee:	2301      	movs	r3, #1
 8001ff0:	9300      	str	r3, [sp, #0]
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	2296      	movs	r2, #150	; 0x96
 8001ff6:	2100      	movs	r1, #0
 8001ff8:	2000      	movs	r0, #0
 8001ffa:	f001 fc6b 	bl	80038d4 <TIMER_enable_PWM>

    //rapport cyclique regl pour une position servo de 50%
    SERVO_set_position(0);
 8001ffe:	2000      	movs	r0, #0
 8002000:	f000 f804 	bl	800200c <SERVO_set_position>
}
 8002004:	bf00      	nop
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
	...

0800200c <SERVO_set_position>:


void SERVO_set_position(uint16_t position) {
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	4603      	mov	r3, r0
 8002014:	80fb      	strh	r3, [r7, #6]
    current_position = position;
 8002016:	4a0c      	ldr	r2, [pc, #48]	; (8002048 <SERVO_set_position+0x3c>)
 8002018:	88fb      	ldrh	r3, [r7, #6]
 800201a:	8013      	strh	r3, [r2, #0]
    uint16_t servopos;
    TIMER_run_us(TIMER1_ID,10000,FALSE);
 800201c:	2200      	movs	r2, #0
 800201e:	f242 7110 	movw	r1, #10000	; 0x2710
 8002022:	2000      	movs	r0, #0
 8002024:	f001 fac0 	bl	80035a8 <TIMER_run_us>

    TIMER_set_duty(TIMER1_ID, TIM_CHANNEL_1, position+100);
 8002028:	88fb      	ldrh	r3, [r7, #6]
 800202a:	3364      	adds	r3, #100	; 0x64
 800202c:	b29b      	uxth	r3, r3
 800202e:	461a      	mov	r2, r3
 8002030:	2100      	movs	r1, #0
 8002032:	2000      	movs	r0, #0
 8002034:	f001 feca 	bl	8003dcc <TIMER_set_duty>

    HAL_Delay(25);
 8002038:	2019      	movs	r0, #25
 800203a:	f003 ff03 	bl	8005e44 <HAL_Delay>
}
 800203e:	bf00      	nop
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	20000a54 	.word	0x20000a54

0800204c <SERVO_rotation>:

static uint16_t position = 0;

void SERVO_rotation(void) {
 800204c:	b580      	push	{r7, lr}
 800204e:	af00      	add	r7, sp, #0
    static bool_e rotation = TRUE; // Initialisation  true par dfaut

    rotation = (position >= 180) ? !rotation : rotation;            // Inverser rotation si la position est 0 ou 180
 8002050:	4b16      	ldr	r3, [pc, #88]	; (80020ac <SERVO_rotation+0x60>)
 8002052:	881b      	ldrh	r3, [r3, #0]
 8002054:	2bb3      	cmp	r3, #179	; 0xb3
 8002056:	d907      	bls.n	8002068 <SERVO_rotation+0x1c>
 8002058:	4b15      	ldr	r3, [pc, #84]	; (80020b0 <SERVO_rotation+0x64>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	bf0c      	ite	eq
 8002060:	2301      	moveq	r3, #1
 8002062:	2300      	movne	r3, #0
 8002064:	b2db      	uxtb	r3, r3
 8002066:	e001      	b.n	800206c <SERVO_rotation+0x20>
 8002068:	4b11      	ldr	r3, [pc, #68]	; (80020b0 <SERVO_rotation+0x64>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a10      	ldr	r2, [pc, #64]	; (80020b0 <SERVO_rotation+0x64>)
 800206e:	6013      	str	r3, [r2, #0]
    position = (rotation) ? (position + 10) : (position - 10);      // Incrmenter ou dcrmenter position en fonction de rotation
 8002070:	4b0f      	ldr	r3, [pc, #60]	; (80020b0 <SERVO_rotation+0x64>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d004      	beq.n	8002082 <SERVO_rotation+0x36>
 8002078:	4b0c      	ldr	r3, [pc, #48]	; (80020ac <SERVO_rotation+0x60>)
 800207a:	881b      	ldrh	r3, [r3, #0]
 800207c:	330a      	adds	r3, #10
 800207e:	b29b      	uxth	r3, r3
 8002080:	e003      	b.n	800208a <SERVO_rotation+0x3e>
 8002082:	4b0a      	ldr	r3, [pc, #40]	; (80020ac <SERVO_rotation+0x60>)
 8002084:	881b      	ldrh	r3, [r3, #0]
 8002086:	3b0a      	subs	r3, #10
 8002088:	b29b      	uxth	r3, r3
 800208a:	4a08      	ldr	r2, [pc, #32]	; (80020ac <SERVO_rotation+0x60>)
 800208c:	8013      	strh	r3, [r2, #0]

    position = (position < 0) ? (0) : (position);                   // Reset position pour viter overflow
 800208e:	4b07      	ldr	r3, [pc, #28]	; (80020ac <SERVO_rotation+0x60>)
 8002090:	881a      	ldrh	r2, [r3, #0]
 8002092:	4b06      	ldr	r3, [pc, #24]	; (80020ac <SERVO_rotation+0x60>)
 8002094:	801a      	strh	r2, [r3, #0]

    SERVO_set_position(position);
 8002096:	4b05      	ldr	r3, [pc, #20]	; (80020ac <SERVO_rotation+0x60>)
 8002098:	881b      	ldrh	r3, [r3, #0]
 800209a:	4618      	mov	r0, r3
 800209c:	f7ff ffb6 	bl	800200c <SERVO_set_position>

    HAL_Delay(10); //anti-rebond "de fortune" en cadencant la lecture du bouton
 80020a0:	200a      	movs	r0, #10
 80020a2:	f003 fecf 	bl	8005e44 <HAL_Delay>
}
 80020a6:	bf00      	nop
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	20000a56 	.word	0x20000a56
 80020b0:	20000028 	.word	0x20000028

080020b4 <getPosition>:

uint16_t getPosition(void){
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
	return position;
 80020b8:	4b02      	ldr	r3, [pc, #8]	; (80020c4 <getPosition+0x10>)
 80020ba:	881b      	ldrh	r3, [r3, #0]
}
 80020bc:	4618      	mov	r0, r3
 80020be:	46bd      	mov	sp, r7
 80020c0:	bc80      	pop	{r7}
 80020c2:	4770      	bx	lr
 80020c4:	20000a56 	.word	0x20000a56

080020c8 <HCSR04_state_machine>:
 * @note cette fonction n'utilise que des fonctions publiques. Elle peut donc tre duplique  l'extrieur de ce module logiciel.
 */

/**/
void HCSR04_state_machine(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b084      	sub	sp, #16
 80020cc:	af02      	add	r7, sp, #8
	static uint32_t tlocal;
	static uint8_t id_sensor;
	uint16_t distance;

	//ne pas oublier d'appeler en tche de fond cette fonction.
	HCSR04_process_main();
 80020ce:	f000 f9ef 	bl	80024b0 <HCSR04_process_main>


	switch(state)
 80020d2:	4b37      	ldr	r3, [pc, #220]	; (80021b0 <HCSR04_state_machine+0xe8>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	2b05      	cmp	r3, #5
 80020d8:	d861      	bhi.n	800219e <HCSR04_state_machine+0xd6>
 80020da:	a201      	add	r2, pc, #4	; (adr r2, 80020e0 <HCSR04_state_machine+0x18>)
 80020dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020e0:	080020f9 	.word	0x080020f9
 80020e4:	0800219f 	.word	0x0800219f
 80020e8:	0800211f 	.word	0x0800211f
 80020ec:	0800219f 	.word	0x0800219f
 80020f0:	0800213b 	.word	0x0800213b
 80020f4:	08002187 	.word	0x08002187
	{
		case INIT:
			if(HCSR04_add(&id_sensor, GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6) != HAL_OK)
 80020f8:	2340      	movs	r3, #64	; 0x40
 80020fa:	9300      	str	r3, [sp, #0]
 80020fc:	4b2d      	ldr	r3, [pc, #180]	; (80021b4 <HCSR04_state_machine+0xec>)
 80020fe:	2280      	movs	r2, #128	; 0x80
 8002100:	492d      	ldr	r1, [pc, #180]	; (80021b8 <HCSR04_state_machine+0xf0>)
 8002102:	482e      	ldr	r0, [pc, #184]	; (80021bc <HCSR04_state_machine+0xf4>)
 8002104:	f000 f860 	bl	80021c8 <HCSR04_add>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d003      	beq.n	8002116 <HCSR04_state_machine+0x4e>
			{
				//printf("HCSR04 non ajout - erreur gnante\n");
				state = FAIL;
 800210e:	4b28      	ldr	r3, [pc, #160]	; (80021b0 <HCSR04_state_machine+0xe8>)
 8002110:	2201      	movs	r2, #1
 8002112:	701a      	strb	r2, [r3, #0]
			else
			{
				//printf("HCSR04 ajout\n");
				state = LAUNCH_MEASURE;
			}
			break;
 8002114:	e048      	b.n	80021a8 <HCSR04_state_machine+0xe0>
				state = LAUNCH_MEASURE;
 8002116:	4b26      	ldr	r3, [pc, #152]	; (80021b0 <HCSR04_state_machine+0xe8>)
 8002118:	2202      	movs	r2, #2
 800211a:	701a      	strb	r2, [r3, #0]
			break;
 800211c:	e044      	b.n	80021a8 <HCSR04_state_machine+0xe0>
		case LAUNCH_MEASURE:
			HCSR04_run_measure(id_sensor);
 800211e:	4b27      	ldr	r3, [pc, #156]	; (80021bc <HCSR04_state_machine+0xf4>)
 8002120:	781b      	ldrb	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f000 f8b8 	bl	8002298 <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 8002128:	f003 fe82 	bl	8005e30 <HAL_GetTick>
 800212c:	4603      	mov	r3, r0
 800212e:	4a24      	ldr	r2, [pc, #144]	; (80021c0 <HCSR04_state_machine+0xf8>)
 8002130:	6013      	str	r3, [r2, #0]
			state = WAIT_DURING_MEASURE;
 8002132:	4b1f      	ldr	r3, [pc, #124]	; (80021b0 <HCSR04_state_machine+0xe8>)
 8002134:	2204      	movs	r2, #4
 8002136:	701a      	strb	r2, [r3, #0]
			break;
 8002138:	e036      	b.n	80021a8 <HCSR04_state_machine+0xe0>
		case WAIT_DURING_MEASURE:
			switch(HCSR04_get_value(id_sensor, &distance))
 800213a:	4b20      	ldr	r3, [pc, #128]	; (80021bc <HCSR04_state_machine+0xf4>)
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	1dba      	adds	r2, r7, #6
 8002140:	4611      	mov	r1, r2
 8002142:	4618      	mov	r0, r3
 8002144:	f000 fab4 	bl	80026b0 <HCSR04_get_value>
 8002148:	4603      	mov	r3, r0
 800214a:	2b03      	cmp	r3, #3
 800214c:	d829      	bhi.n	80021a2 <HCSR04_state_machine+0xda>
 800214e:	a201      	add	r2, pc, #4	; (adr r2, 8002154 <HCSR04_state_machine+0x8c>)
 8002150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002154:	08002165 	.word	0x08002165
 8002158:	08002173 	.word	0x08002173
 800215c:	08002183 	.word	0x08002183
 8002160:	0800217b 	.word	0x0800217b
					//rien  faire... on attend...
					break;
				case HAL_OK:
					//printf("sensor %d - distance : %d\n", id_sensor, distance);

					DISTANCE_GLOBAL = distance;
 8002164:	88fa      	ldrh	r2, [r7, #6]
 8002166:	4b17      	ldr	r3, [pc, #92]	; (80021c4 <HCSR04_state_machine+0xfc>)
 8002168:	801a      	strh	r2, [r3, #0]

					state = WAIT_BEFORE_NEXT_MEASURE;
 800216a:	4b11      	ldr	r3, [pc, #68]	; (80021b0 <HCSR04_state_machine+0xe8>)
 800216c:	2205      	movs	r2, #5
 800216e:	701a      	strb	r2, [r3, #0]
					break;
 8002170:	e008      	b.n	8002184 <HCSR04_state_machine+0xbc>
				case HAL_ERROR:
					//printf("sensor %d - erreur ou mesure non lance\n", id_sensor);
					state = WAIT_BEFORE_NEXT_MEASURE;
 8002172:	4b0f      	ldr	r3, [pc, #60]	; (80021b0 <HCSR04_state_machine+0xe8>)
 8002174:	2205      	movs	r2, #5
 8002176:	701a      	strb	r2, [r3, #0]
					break;
 8002178:	e004      	b.n	8002184 <HCSR04_state_machine+0xbc>

				case HAL_TIMEOUT:
					//printf("sensor %d - timeout\n", id_sensor);
					state = WAIT_BEFORE_NEXT_MEASURE;
 800217a:	4b0d      	ldr	r3, [pc, #52]	; (80021b0 <HCSR04_state_machine+0xe8>)
 800217c:	2205      	movs	r2, #5
 800217e:	701a      	strb	r2, [r3, #0]
					break;
 8002180:	e000      	b.n	8002184 <HCSR04_state_machine+0xbc>
					break;
 8002182:	bf00      	nop
			}
			break;
 8002184:	e00d      	b.n	80021a2 <HCSR04_state_machine+0xda>
		case WAIT_BEFORE_NEXT_MEASURE:
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 8002186:	f003 fe53 	bl	8005e30 <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	4b0c      	ldr	r3, [pc, #48]	; (80021c0 <HCSR04_state_machine+0xf8>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	3364      	adds	r3, #100	; 0x64
 8002192:	429a      	cmp	r2, r3
 8002194:	d907      	bls.n	80021a6 <HCSR04_state_machine+0xde>
				state = LAUNCH_MEASURE;
 8002196:	4b06      	ldr	r3, [pc, #24]	; (80021b0 <HCSR04_state_machine+0xe8>)
 8002198:	2202      	movs	r2, #2
 800219a:	701a      	strb	r2, [r3, #0]
			break;
 800219c:	e003      	b.n	80021a6 <HCSR04_state_machine+0xde>
		default:
			break;
 800219e:	bf00      	nop
 80021a0:	e002      	b.n	80021a8 <HCSR04_state_machine+0xe0>
			break;
 80021a2:	bf00      	nop
 80021a4:	e000      	b.n	80021a8 <HCSR04_state_machine+0xe0>
			break;
 80021a6:	bf00      	nop
	}
}
 80021a8:	bf00      	nop
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	20000afc 	.word	0x20000afc
 80021b4:	40010c00 	.word	0x40010c00
 80021b8:	40011000 	.word	0x40011000
 80021bc:	20000afd 	.word	0x20000afd
 80021c0:	20000b00 	.word	0x20000b00
 80021c4:	200010d4 	.word	0x200010d4

080021c8 <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un mme numro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b088      	sub	sp, #32
 80021cc:	af02      	add	r7, sp, #8
 80021ce:	60f8      	str	r0, [r7, #12]
 80021d0:	60b9      	str	r1, [r7, #8]
 80021d2:	603b      	str	r3, [r7, #0]
 80021d4:	4613      	mov	r3, r2
 80021d6:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 80021dc:	2300      	movs	r3, #0
 80021de:	75bb      	strb	r3, [r7, #22]
 80021e0:	e04c      	b.n	800227c <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 80021e2:	7dbb      	ldrb	r3, [r7, #22]
 80021e4:	4a29      	ldr	r2, [pc, #164]	; (800228c <HCSR04_add+0xc4>)
 80021e6:	015b      	lsls	r3, r3, #5
 80021e8:	4413      	add	r3, r2
 80021ea:	330e      	adds	r3, #14
 80021ec:	781b      	ldrb	r3, [r3, #0]
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d141      	bne.n	8002276 <HCSR04_add+0xae>
		{
			//on a trouv une case libre.
			*id = i;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	7dba      	ldrb	r2, [r7, #22]
 80021f6:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 80021f8:	7dbb      	ldrb	r3, [r7, #22]
 80021fa:	4a24      	ldr	r2, [pc, #144]	; (800228c <HCSR04_add+0xc4>)
 80021fc:	015b      	lsls	r3, r3, #5
 80021fe:	4413      	add	r3, r2
 8002200:	330e      	adds	r3, #14
 8002202:	2201      	movs	r2, #1
 8002204:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 8002206:	7dbb      	ldrb	r3, [r7, #22]
 8002208:	4a20      	ldr	r2, [pc, #128]	; (800228c <HCSR04_add+0xc4>)
 800220a:	015b      	lsls	r3, r3, #5
 800220c:	4413      	add	r3, r2
 800220e:	68ba      	ldr	r2, [r7, #8]
 8002210:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 8002212:	7dbb      	ldrb	r3, [r7, #22]
 8002214:	4a1d      	ldr	r2, [pc, #116]	; (800228c <HCSR04_add+0xc4>)
 8002216:	015b      	lsls	r3, r3, #5
 8002218:	4413      	add	r3, r2
 800221a:	3304      	adds	r3, #4
 800221c:	88fa      	ldrh	r2, [r7, #6]
 800221e:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8002220:	7dbb      	ldrb	r3, [r7, #22]
 8002222:	4a1a      	ldr	r2, [pc, #104]	; (800228c <HCSR04_add+0xc4>)
 8002224:	015b      	lsls	r3, r3, #5
 8002226:	4413      	add	r3, r2
 8002228:	3308      	adds	r3, #8
 800222a:	683a      	ldr	r2, [r7, #0]
 800222c:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 800222e:	7dbb      	ldrb	r3, [r7, #22]
 8002230:	4a16      	ldr	r2, [pc, #88]	; (800228c <HCSR04_add+0xc4>)
 8002232:	015b      	lsls	r3, r3, #5
 8002234:	4413      	add	r3, r2
 8002236:	330c      	adds	r3, #12
 8002238:	8c3a      	ldrh	r2, [r7, #32]
 800223a:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 800223c:	8c39      	ldrh	r1, [r7, #32]
 800223e:	2303      	movs	r3, #3
 8002240:	9300      	str	r3, [sp, #0]
 8002242:	2302      	movs	r3, #2
 8002244:	4a12      	ldr	r2, [pc, #72]	; (8002290 <HCSR04_add+0xc8>)
 8002246:	6838      	ldr	r0, [r7, #0]
 8002248:	f000 fcbe 	bl	8002bc8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 800224c:	88f9      	ldrh	r1, [r7, #6]
 800224e:	2303      	movs	r3, #3
 8002250:	9300      	str	r3, [sp, #0]
 8002252:	2300      	movs	r3, #0
 8002254:	2201      	movs	r2, #1
 8002256:	68b8      	ldr	r0, [r7, #8]
 8002258:	f000 fcb6 	bl	8002bc8 <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 800225c:	8c3b      	ldrh	r3, [r7, #32]
 800225e:	4618      	mov	r0, r3
 8002260:	f000 fb04 	bl	800286c <EXTI_gpiopin_to_pin_number>
 8002264:	4603      	mov	r3, r0
 8002266:	2201      	movs	r2, #1
 8002268:	4619      	mov	r1, r3
 800226a:	480a      	ldr	r0, [pc, #40]	; (8002294 <HCSR04_add+0xcc>)
 800226c:	f000 fa96 	bl	800279c <EXTIT_set_callback>
			ret = HAL_OK;
 8002270:	2300      	movs	r3, #0
 8002272:	75fb      	strb	r3, [r7, #23]
			break;
 8002274:	e005      	b.n	8002282 <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8002276:	7dbb      	ldrb	r3, [r7, #22]
 8002278:	3301      	adds	r3, #1
 800227a:	75bb      	strb	r3, [r7, #22]
 800227c:	7dbb      	ldrb	r3, [r7, #22]
 800227e:	2b04      	cmp	r3, #4
 8002280:	d9af      	bls.n	80021e2 <HCSR04_add+0x1a>
		}
	}

	return ret;
 8002282:	7dfb      	ldrb	r3, [r7, #23]
}
 8002284:	4618      	mov	r0, r3
 8002286:	3718      	adds	r7, #24
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}
 800228c:	20000a58 	.word	0x20000a58
 8002290:	10310000 	.word	0x10310000
 8002294:	080022d9 	.word	0x080022d9

08002298 <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b082      	sub	sp, #8
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 80022a2:	79fb      	ldrb	r3, [r7, #7]
 80022a4:	4a0a      	ldr	r2, [pc, #40]	; (80022d0 <HCSR04_run_measure+0x38>)
 80022a6:	015b      	lsls	r3, r3, #5
 80022a8:	4413      	add	r3, r2
 80022aa:	330e      	adds	r3, #14
 80022ac:	781b      	ldrb	r3, [r3, #0]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d009      	beq.n	80022c6 <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 80022b2:	4b08      	ldr	r3, [pc, #32]	; (80022d4 <HCSR04_run_measure+0x3c>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d101      	bne.n	80022be <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 80022ba:	f000 f8e1 	bl	8002480 <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 80022be:	79fb      	ldrb	r3, [r7, #7]
 80022c0:	4618      	mov	r0, r3
 80022c2:	f000 f881 	bl	80023c8 <HCSR04_trig>
	}
}
 80022c6:	bf00      	nop
 80022c8:	3708      	adds	r7, #8
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bd80      	pop	{r7, pc}
 80022ce:	bf00      	nop
 80022d0:	20000a58 	.word	0x20000a58
 80022d4:	20000af8 	.word	0x20000af8

080022d8 <HCSR04_callback>:

/*
 * @brief Fonction de callback devant tre appele uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 80022d8:	b590      	push	{r4, r7, lr}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	4603      	mov	r3, r0
 80022e0:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80022e2:	2300      	movs	r3, #0
 80022e4:	73fb      	strb	r3, [r7, #15]
 80022e6:	e063      	b.n	80023b0 <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv !
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
 80022ea:	4a36      	ldr	r2, [pc, #216]	; (80023c4 <HCSR04_callback+0xec>)
 80022ec:	015b      	lsls	r3, r3, #5
 80022ee:	4413      	add	r3, r2
 80022f0:	330c      	adds	r3, #12
 80022f2:	881b      	ldrh	r3, [r3, #0]
 80022f4:	88fa      	ldrh	r2, [r7, #6]
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d157      	bne.n	80023aa <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 80022fa:	7bfb      	ldrb	r3, [r7, #15]
 80022fc:	4a31      	ldr	r2, [pc, #196]	; (80023c4 <HCSR04_callback+0xec>)
 80022fe:	015b      	lsls	r3, r3, #5
 8002300:	4413      	add	r3, r2
 8002302:	330e      	adds	r3, #14
 8002304:	781b      	ldrb	r3, [r3, #0]
 8002306:	2b03      	cmp	r3, #3
 8002308:	d123      	bne.n	8002352 <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 800230a:	7bfb      	ldrb	r3, [r7, #15]
 800230c:	4a2d      	ldr	r2, [pc, #180]	; (80023c4 <HCSR04_callback+0xec>)
 800230e:	015b      	lsls	r3, r3, #5
 8002310:	4413      	add	r3, r2
 8002312:	3308      	adds	r3, #8
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	7bfb      	ldrb	r3, [r7, #15]
 8002318:	492a      	ldr	r1, [pc, #168]	; (80023c4 <HCSR04_callback+0xec>)
 800231a:	015b      	lsls	r3, r3, #5
 800231c:	440b      	add	r3, r1
 800231e:	330c      	adds	r3, #12
 8002320:	881b      	ldrh	r3, [r3, #0]
 8002322:	4619      	mov	r1, r3
 8002324:	4610      	mov	r0, r2
 8002326:	f004 f9cb 	bl	80066c0 <HAL_GPIO_ReadPin>
 800232a:	4603      	mov	r3, r0
 800232c:	2b01      	cmp	r3, #1
 800232e:	d143      	bne.n	80023b8 <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 8002330:	7bfc      	ldrb	r4, [r7, #15]
 8002332:	f000 f89d 	bl	8002470 <HCSR04_ReadTimerUs>
 8002336:	4602      	mov	r2, r0
 8002338:	4922      	ldr	r1, [pc, #136]	; (80023c4 <HCSR04_callback+0xec>)
 800233a:	0163      	lsls	r3, r4, #5
 800233c:	440b      	add	r3, r1
 800233e:	3318      	adds	r3, #24
 8002340:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 8002342:	7bfb      	ldrb	r3, [r7, #15]
 8002344:	4a1f      	ldr	r2, [pc, #124]	; (80023c4 <HCSR04_callback+0xec>)
 8002346:	015b      	lsls	r3, r3, #5
 8002348:	4413      	add	r3, r2
 800234a:	330e      	adds	r3, #14
 800234c:	2204      	movs	r2, #4
 800234e:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 8002350:	e032      	b.n	80023b8 <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 8002352:	7bfb      	ldrb	r3, [r7, #15]
 8002354:	4a1b      	ldr	r2, [pc, #108]	; (80023c4 <HCSR04_callback+0xec>)
 8002356:	015b      	lsls	r3, r3, #5
 8002358:	4413      	add	r3, r2
 800235a:	330e      	adds	r3, #14
 800235c:	781b      	ldrb	r3, [r3, #0]
 800235e:	2b04      	cmp	r3, #4
 8002360:	d12a      	bne.n	80023b8 <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 8002362:	7bfb      	ldrb	r3, [r7, #15]
 8002364:	4a17      	ldr	r2, [pc, #92]	; (80023c4 <HCSR04_callback+0xec>)
 8002366:	015b      	lsls	r3, r3, #5
 8002368:	4413      	add	r3, r2
 800236a:	3308      	adds	r3, #8
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	7bfb      	ldrb	r3, [r7, #15]
 8002370:	4914      	ldr	r1, [pc, #80]	; (80023c4 <HCSR04_callback+0xec>)
 8002372:	015b      	lsls	r3, r3, #5
 8002374:	440b      	add	r3, r1
 8002376:	330c      	adds	r3, #12
 8002378:	881b      	ldrh	r3, [r3, #0]
 800237a:	4619      	mov	r1, r3
 800237c:	4610      	mov	r0, r2
 800237e:	f004 f99f 	bl	80066c0 <HAL_GPIO_ReadPin>
 8002382:	4603      	mov	r3, r0
 8002384:	2b00      	cmp	r3, #0
 8002386:	d117      	bne.n	80023b8 <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 8002388:	7bfc      	ldrb	r4, [r7, #15]
 800238a:	f000 f871 	bl	8002470 <HCSR04_ReadTimerUs>
 800238e:	4602      	mov	r2, r0
 8002390:	490c      	ldr	r1, [pc, #48]	; (80023c4 <HCSR04_callback+0xec>)
 8002392:	0163      	lsls	r3, r4, #5
 8002394:	440b      	add	r3, r1
 8002396:	3314      	adds	r3, #20
 8002398:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 800239a:	7bfb      	ldrb	r3, [r7, #15]
 800239c:	4a09      	ldr	r2, [pc, #36]	; (80023c4 <HCSR04_callback+0xec>)
 800239e:	015b      	lsls	r3, r3, #5
 80023a0:	4413      	add	r3, r2
 80023a2:	330e      	adds	r3, #14
 80023a4:	2205      	movs	r2, #5
 80023a6:	701a      	strb	r2, [r3, #0]
			break;
 80023a8:	e006      	b.n	80023b8 <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80023aa:	7bfb      	ldrb	r3, [r7, #15]
 80023ac:	3301      	adds	r3, #1
 80023ae:	73fb      	strb	r3, [r7, #15]
 80023b0:	7bfb      	ldrb	r3, [r7, #15]
 80023b2:	2b04      	cmp	r3, #4
 80023b4:	d998      	bls.n	80022e8 <HCSR04_callback+0x10>
		}
	}
}
 80023b6:	e000      	b.n	80023ba <HCSR04_callback+0xe2>
			break;
 80023b8:	bf00      	nop
}
 80023ba:	bf00      	nop
 80023bc:	3714      	adds	r7, #20
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd90      	pop	{r4, r7, pc}
 80023c2:	bf00      	nop
 80023c4:	20000a58 	.word	0x20000a58

080023c8 <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 80023c8:	b590      	push	{r4, r7, lr}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	4603      	mov	r3, r0
 80023d0:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 80023d2:	79fb      	ldrb	r3, [r7, #7]
 80023d4:	4a25      	ldr	r2, [pc, #148]	; (800246c <HCSR04_trig+0xa4>)
 80023d6:	015b      	lsls	r3, r3, #5
 80023d8:	4413      	add	r3, r2
 80023da:	330e      	adds	r3, #14
 80023dc:	781b      	ldrb	r3, [r3, #0]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d03f      	beq.n	8002462 <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 80023e2:	79fb      	ldrb	r3, [r7, #7]
 80023e4:	4a21      	ldr	r2, [pc, #132]	; (800246c <HCSR04_trig+0xa4>)
 80023e6:	015b      	lsls	r3, r3, #5
 80023e8:	4413      	add	r3, r2
 80023ea:	330e      	adds	r3, #14
 80023ec:	2202      	movs	r2, #2
 80023ee:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 80023f0:	79fb      	ldrb	r3, [r7, #7]
 80023f2:	4a1e      	ldr	r2, [pc, #120]	; (800246c <HCSR04_trig+0xa4>)
 80023f4:	015b      	lsls	r3, r3, #5
 80023f6:	4413      	add	r3, r2
 80023f8:	6818      	ldr	r0, [r3, #0]
 80023fa:	79fb      	ldrb	r3, [r7, #7]
 80023fc:	4a1b      	ldr	r2, [pc, #108]	; (800246c <HCSR04_trig+0xa4>)
 80023fe:	015b      	lsls	r3, r3, #5
 8002400:	4413      	add	r3, r2
 8002402:	3304      	adds	r3, #4
 8002404:	881b      	ldrh	r3, [r3, #0]
 8002406:	2201      	movs	r2, #1
 8002408:	4619      	mov	r1, r3
 800240a:	f004 f970 	bl	80066ee <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 800240e:	f000 f82f 	bl	8002470 <HCSR04_ReadTimerUs>
 8002412:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//dlai d'au moins 10us
 8002414:	bf00      	nop
 8002416:	f000 f82b 	bl	8002470 <HCSR04_ReadTimerUs>
 800241a:	4602      	mov	r2, r0
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	1ad3      	subs	r3, r2, r3
 8002420:	2b09      	cmp	r3, #9
 8002422:	d9f8      	bls.n	8002416 <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 8002424:	79fb      	ldrb	r3, [r7, #7]
 8002426:	4a11      	ldr	r2, [pc, #68]	; (800246c <HCSR04_trig+0xa4>)
 8002428:	015b      	lsls	r3, r3, #5
 800242a:	4413      	add	r3, r2
 800242c:	6818      	ldr	r0, [r3, #0]
 800242e:	79fb      	ldrb	r3, [r7, #7]
 8002430:	4a0e      	ldr	r2, [pc, #56]	; (800246c <HCSR04_trig+0xa4>)
 8002432:	015b      	lsls	r3, r3, #5
 8002434:	4413      	add	r3, r2
 8002436:	3304      	adds	r3, #4
 8002438:	881b      	ldrh	r3, [r3, #0]
 800243a:	2200      	movs	r2, #0
 800243c:	4619      	mov	r1, r3
 800243e:	f004 f956 	bl	80066ee <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 8002442:	79fb      	ldrb	r3, [r7, #7]
 8002444:	4a09      	ldr	r2, [pc, #36]	; (800246c <HCSR04_trig+0xa4>)
 8002446:	015b      	lsls	r3, r3, #5
 8002448:	4413      	add	r3, r2
 800244a:	330e      	adds	r3, #14
 800244c:	2203      	movs	r2, #3
 800244e:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 8002450:	79fc      	ldrb	r4, [r7, #7]
 8002452:	f003 fced 	bl	8005e30 <HAL_GetTick>
 8002456:	4602      	mov	r2, r0
 8002458:	4904      	ldr	r1, [pc, #16]	; (800246c <HCSR04_trig+0xa4>)
 800245a:	0163      	lsls	r3, r4, #5
 800245c:	440b      	add	r3, r1
 800245e:	3310      	adds	r3, #16
 8002460:	601a      	str	r2, [r3, #0]
	}
}
 8002462:	bf00      	nop
 8002464:	3714      	adds	r7, #20
 8002466:	46bd      	mov	sp, r7
 8002468:	bd90      	pop	{r4, r7, pc}
 800246a:	bf00      	nop
 800246c:	20000a58 	.word	0x20000a58

08002470 <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu' 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette rsolution correspond  0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 8002474:	2000      	movs	r0, #0
 8002476:	f001 f9df 	bl	8003838 <TIMER_read>
 800247a:	4603      	mov	r3, r0
}
 800247c:	4618      	mov	r0, r3
 800247e:	bd80      	pop	{r7, pc}

08002480 <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 8002484:	2200      	movs	r2, #0
 8002486:	f242 7110 	movw	r1, #10000	; 0x2710
 800248a:	2000      	movs	r0, #0
 800248c:	f001 f88c 	bl	80035a8 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 8002490:	21a0      	movs	r1, #160	; 0xa0
 8002492:	2000      	movs	r0, #0
 8002494:	f001 fa06 	bl	80038a4 <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 8002498:	f649 4140 	movw	r1, #40000	; 0x9c40
 800249c:	2000      	movs	r0, #0
 800249e:	f001 f9df 	bl	8003860 <TIMER_set_period>
	timer_is_running = TRUE;
 80024a2:	4b02      	ldr	r3, [pc, #8]	; (80024ac <HCSR04_RunTimerUs+0x2c>)
 80024a4:	2201      	movs	r2, #1
 80024a6:	601a      	str	r2, [r3, #0]
}
 80024a8:	bf00      	nop
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	20000af8 	.word	0x20000af8

080024b0 <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80024b6:	2300      	movs	r3, #0
 80024b8:	71fb      	strb	r3, [r7, #7]
 80024ba:	e04e      	b.n	800255a <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 80024bc:	79fb      	ldrb	r3, [r7, #7]
 80024be:	4a2b      	ldr	r2, [pc, #172]	; (800256c <HCSR04_process_main+0xbc>)
 80024c0:	015b      	lsls	r3, r3, #5
 80024c2:	4413      	add	r3, r2
 80024c4:	330e      	adds	r3, #14
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	2b08      	cmp	r3, #8
 80024ca:	d840      	bhi.n	800254e <HCSR04_process_main+0x9e>
 80024cc:	a201      	add	r2, pc, #4	; (adr r2, 80024d4 <HCSR04_process_main+0x24>)
 80024ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80024d2:	bf00      	nop
 80024d4:	0800254f 	.word	0x0800254f
 80024d8:	0800254f 	.word	0x0800254f
 80024dc:	0800254f 	.word	0x0800254f
 80024e0:	080024f9 	.word	0x080024f9
 80024e4:	080024f9 	.word	0x080024f9
 80024e8:	08002521 	.word	0x08002521
 80024ec:	0800254f 	.word	0x0800254f
 80024f0:	0800254f 	.word	0x0800254f
 80024f4:	0800254f 	.word	0x0800254f
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 80024f8:	f003 fc9a 	bl	8005e30 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	79fb      	ldrb	r3, [r7, #7]
 8002500:	491a      	ldr	r1, [pc, #104]	; (800256c <HCSR04_process_main+0xbc>)
 8002502:	015b      	lsls	r3, r3, #5
 8002504:	440b      	add	r3, r1
 8002506:	3310      	adds	r3, #16
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	1ad3      	subs	r3, r2, r3
 800250c:	2b96      	cmp	r3, #150	; 0x96
 800250e:	d920      	bls.n	8002552 <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 8002510:	79fb      	ldrb	r3, [r7, #7]
 8002512:	4a16      	ldr	r2, [pc, #88]	; (800256c <HCSR04_process_main+0xbc>)
 8002514:	015b      	lsls	r3, r3, #5
 8002516:	4413      	add	r3, r2
 8002518:	330e      	adds	r3, #14
 800251a:	2206      	movs	r2, #6
 800251c:	701a      	strb	r2, [r3, #0]
				}
				break;
 800251e:	e018      	b.n	8002552 <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement reu un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 8002520:	79fb      	ldrb	r3, [r7, #7]
 8002522:	4618      	mov	r0, r3
 8002524:	f000 f824 	bl	8002570 <HCSR04_compute_distance>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d107      	bne.n	800253e <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	4a0e      	ldr	r2, [pc, #56]	; (800256c <HCSR04_process_main+0xbc>)
 8002532:	015b      	lsls	r3, r3, #5
 8002534:	4413      	add	r3, r2
 8002536:	330e      	adds	r3, #14
 8002538:	2208      	movs	r2, #8
 800253a:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 800253c:	e00a      	b.n	8002554 <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 800253e:	79fb      	ldrb	r3, [r7, #7]
 8002540:	4a0a      	ldr	r2, [pc, #40]	; (800256c <HCSR04_process_main+0xbc>)
 8002542:	015b      	lsls	r3, r3, #5
 8002544:	4413      	add	r3, r2
 8002546:	330e      	adds	r3, #14
 8002548:	2207      	movs	r2, #7
 800254a:	701a      	strb	r2, [r3, #0]
				break;
 800254c:	e002      	b.n	8002554 <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien  faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 800254e:	bf00      	nop
 8002550:	e000      	b.n	8002554 <HCSR04_process_main+0xa4>
				break;
 8002552:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8002554:	79fb      	ldrb	r3, [r7, #7]
 8002556:	3301      	adds	r3, #1
 8002558:	71fb      	strb	r3, [r7, #7]
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	2b04      	cmp	r3, #4
 800255e:	d9ad      	bls.n	80024bc <HCSR04_process_main+0xc>
		}
	}
}
 8002560:	bf00      	nop
 8002562:	bf00      	nop
 8002564:	3708      	adds	r7, #8
 8002566:	46bd      	mov	sp, r7
 8002568:	bd80      	pop	{r7, pc}
 800256a:	bf00      	nop
 800256c:	20000a58 	.word	0x20000a58

08002570 <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b084      	sub	sp, #16
 8002574:	af00      	add	r7, sp, #0
 8002576:	4603      	mov	r3, r0
 8002578:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypothse tant qu'on a pas une valeur correcte.
 800257a:	79fb      	ldrb	r3, [r7, #7]
 800257c:	4a48      	ldr	r2, [pc, #288]	; (80026a0 <HCSR04_compute_distance+0x130>)
 800257e:	015b      	lsls	r3, r3, #5
 8002580:	4413      	add	r3, r2
 8002582:	331c      	adds	r3, #28
 8002584:	2200      	movs	r2, #0
 8002586:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 8002588:	79fb      	ldrb	r3, [r7, #7]
 800258a:	4a45      	ldr	r2, [pc, #276]	; (80026a0 <HCSR04_compute_distance+0x130>)
 800258c:	015b      	lsls	r3, r3, #5
 800258e:	4413      	add	r3, r2
 8002590:	330e      	adds	r3, #14
 8002592:	781b      	ldrb	r3, [r3, #0]
 8002594:	2b05      	cmp	r3, #5
 8002596:	d001      	beq.n	800259c <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 8002598:	2301      	movs	r3, #1
 800259a:	e07d      	b.n	8002698 <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 800259c:	79fb      	ldrb	r3, [r7, #7]
 800259e:	4a40      	ldr	r2, [pc, #256]	; (80026a0 <HCSR04_compute_distance+0x130>)
 80025a0:	015b      	lsls	r3, r3, #5
 80025a2:	4413      	add	r3, r2
 80025a4:	3314      	adds	r3, #20
 80025a6:	681a      	ldr	r2, [r3, #0]
 80025a8:	79fb      	ldrb	r3, [r7, #7]
 80025aa:	493d      	ldr	r1, [pc, #244]	; (80026a0 <HCSR04_compute_distance+0x130>)
 80025ac:	015b      	lsls	r3, r3, #5
 80025ae:	440b      	add	r3, r1
 80025b0:	3318      	adds	r3, #24
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	d20e      	bcs.n	80025d6 <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	4a39      	ldr	r2, [pc, #228]	; (80026a0 <HCSR04_compute_distance+0x130>)
 80025bc:	015b      	lsls	r3, r3, #5
 80025be:	4413      	add	r3, r2
 80025c0:	3314      	adds	r3, #20
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	79fa      	ldrb	r2, [r7, #7]
 80025c6:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 80025ca:	3340      	adds	r3, #64	; 0x40
 80025cc:	4934      	ldr	r1, [pc, #208]	; (80026a0 <HCSR04_compute_distance+0x130>)
 80025ce:	0152      	lsls	r2, r2, #5
 80025d0:	440a      	add	r2, r1
 80025d2:	3214      	adds	r2, #20
 80025d4:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 80025d6:	79fb      	ldrb	r3, [r7, #7]
 80025d8:	4a31      	ldr	r2, [pc, #196]	; (80026a0 <HCSR04_compute_distance+0x130>)
 80025da:	015b      	lsls	r3, r3, #5
 80025dc:	4413      	add	r3, r2
 80025de:	3314      	adds	r3, #20
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	79fb      	ldrb	r3, [r7, #7]
 80025e4:	492e      	ldr	r1, [pc, #184]	; (80026a0 <HCSR04_compute_distance+0x130>)
 80025e6:	015b      	lsls	r3, r3, #5
 80025e8:	440b      	add	r3, r1
 80025ea:	3318      	adds	r3, #24
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d201      	bcs.n	80025f6 <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e050      	b.n	8002698 <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 80025f6:	79fb      	ldrb	r3, [r7, #7]
 80025f8:	4a29      	ldr	r2, [pc, #164]	; (80026a0 <HCSR04_compute_distance+0x130>)
 80025fa:	015b      	lsls	r3, r3, #5
 80025fc:	4413      	add	r3, r2
 80025fe:	3314      	adds	r3, #20
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	79fb      	ldrb	r3, [r7, #7]
 8002604:	4926      	ldr	r1, [pc, #152]	; (80026a0 <HCSR04_compute_distance+0x130>)
 8002606:	015b      	lsls	r3, r3, #5
 8002608:	440b      	add	r3, r1
 800260a:	3318      	adds	r3, #24
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	1ad3      	subs	r3, r2, r3
 8002610:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim ici en pulses de timer purs
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	4613      	mov	r3, r2
 8002616:	009b      	lsls	r3, r3, #2
 8002618:	4413      	add	r3, r2
 800261a:	015b      	lsls	r3, r3, #5
 800261c:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800261e:	f004 fc67 	bl	8006ef0 <HAL_RCC_GetPCLK2Freq>
 8002622:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8002624:	4b1f      	ldr	r3, [pc, #124]	; (80026a4 <HCSR04_compute_distance+0x134>)
 8002626:	685b      	ldr	r3, [r3, #4]
 8002628:	0adb      	lsrs	r3, r3, #11
 800262a:	f003 0307 	and.w	r3, r3, #7
 800262e:	2b00      	cmp	r3, #0
 8002630:	d002      	beq.n	8002638 <HCSR04_compute_distance+0xc8>
			freq *= 2;
 8002632:	68bb      	ldr	r3, [r7, #8]
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	60bb      	str	r3, [r7, #8]
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//frquence exprime en MHz
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	4a1b      	ldr	r2, [pc, #108]	; (80026a8 <HCSR04_compute_distance+0x138>)
 800263c:	fba2 2303 	umull	r2, r3, r2, r3
 8002640:	0c9b      	lsrs	r3, r3, #18
 8002642:	60bb      	str	r3, [r7, #8]
	if(!freq)
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d101      	bne.n	800264e <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e024      	b.n	8002698 <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	fbb2 f3f3 	udiv	r3, r2, r3
 8002656:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	f44f 72ac 	mov.w	r2, #344	; 0x158
 800265e:	fb02 f303 	mul.w	r3, r2, r3
 8002662:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	4a11      	ldr	r2, [pc, #68]	; (80026ac <HCSR04_compute_distance+0x13c>)
 8002668:	fba2 2303 	umull	r2, r3, r2, r3
 800266c:	099b      	lsrs	r3, r3, #6
 800266e:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	085b      	lsrs	r3, r3, #1
 8002674:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del 5m, on considre que la distance n'a pas t acquise (ou bien est infinie)
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	f241 3288 	movw	r2, #5000	; 0x1388
 800267c:	4293      	cmp	r3, r2
 800267e:	d901      	bls.n	8002684 <HCSR04_compute_distance+0x114>
		distance = 0;
 8002680:	2300      	movs	r3, #0
 8002682:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 8002684:	79fb      	ldrb	r3, [r7, #7]
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	b291      	uxth	r1, r2
 800268a:	4a05      	ldr	r2, [pc, #20]	; (80026a0 <HCSR04_compute_distance+0x130>)
 800268c:	015b      	lsls	r3, r3, #5
 800268e:	4413      	add	r3, r2
 8002690:	331c      	adds	r3, #28
 8002692:	460a      	mov	r2, r1
 8002694:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 8002696:	2300      	movs	r3, #0
}
 8002698:	4618      	mov	r0, r3
 800269a:	3710      	adds	r7, #16
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	20000a58 	.word	0x20000a58
 80026a4:	40021000 	.word	0x40021000
 80026a8:	431bde83 	.word	0x431bde83
 80026ac:	10624dd3 	.word	0x10624dd3

080026b0 <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir t initialis pralablement
 * @pre		distance doit tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	4603      	mov	r3, r0
 80026b8:	6039      	str	r1, [r7, #0]
 80026ba:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 80026bc:	2302      	movs	r3, #2
 80026be:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	4a1b      	ldr	r2, [pc, #108]	; (8002730 <HCSR04_get_value+0x80>)
 80026c4:	015b      	lsls	r3, r3, #5
 80026c6:	4413      	add	r3, r2
 80026c8:	330e      	adds	r3, #14
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	2b08      	cmp	r3, #8
 80026ce:	d826      	bhi.n	800271e <HCSR04_get_value+0x6e>
 80026d0:	a201      	add	r2, pc, #4	; (adr r2, 80026d8 <HCSR04_get_value+0x28>)
 80026d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026d6:	bf00      	nop
 80026d8:	08002719 	.word	0x08002719
 80026dc:	08002719 	.word	0x08002719
 80026e0:	0800271f 	.word	0x0800271f
 80026e4:	0800271f 	.word	0x0800271f
 80026e8:	0800271f 	.word	0x0800271f
 80026ec:	0800271f 	.word	0x0800271f
 80026f0:	08002713 	.word	0x08002713
 80026f4:	08002719 	.word	0x08002719
 80026f8:	080026fd 	.word	0x080026fd
	{
		case HCSR04_STATE_IDLE:	//on a reu une distance
			*distance = sensors[id].distance;
 80026fc:	79fb      	ldrb	r3, [r7, #7]
 80026fe:	4a0c      	ldr	r2, [pc, #48]	; (8002730 <HCSR04_get_value+0x80>)
 8002700:	015b      	lsls	r3, r3, #5
 8002702:	4413      	add	r3, r2
 8002704:	331c      	adds	r3, #28
 8002706:	881a      	ldrh	r2, [r3, #0]
 8002708:	683b      	ldr	r3, [r7, #0]
 800270a:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 800270c:	2300      	movs	r3, #0
 800270e:	73fb      	strb	r3, [r7, #15]
			break;
 8002710:	e008      	b.n	8002724 <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 8002712:	2303      	movs	r3, #3
 8002714:	73fb      	strb	r3, [r7, #15]
			break;
 8002716:	e005      	b.n	8002724 <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc en mesure.
		case HCSR04_STATE_ERROR:						//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 8002718:	2301      	movs	r3, #1
 800271a:	73fb      	strb	r3, [r7, #15]
			break;
 800271c:	e002      	b.n	8002724 <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 800271e:	2302      	movs	r3, #2
 8002720:	73fb      	strb	r3, [r7, #15]
			break;
 8002722:	bf00      	nop
	}
	return ret;
 8002724:	7bfb      	ldrb	r3, [r7, #15]
}
 8002726:	4618      	mov	r0, r3
 8002728:	3714      	adds	r7, #20
 800272a:	46bd      	mov	sp, r7
 800272c:	bc80      	pop	{r7}
 800272e:	4770      	bx	lr
 8002730:	20000a58 	.word	0x20000a58

08002734 <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8002738:	4b07      	ldr	r3, [pc, #28]	; (8002758 <DMA1_Channel1_IRQHandler+0x24>)
 800273a:	2201      	movs	r2, #1
 800273c:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 800273e:	4807      	ldr	r0, [pc, #28]	; (800275c <DMA1_Channel1_IRQHandler+0x28>)
 8002740:	f003 fd34 	bl	80061ac <HAL_DMA_IRQHandler>
	if(callback_function)
 8002744:	4b06      	ldr	r3, [pc, #24]	; (8002760 <DMA1_Channel1_IRQHandler+0x2c>)
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d002      	beq.n	8002752 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 800274c:	4b04      	ldr	r3, [pc, #16]	; (8002760 <DMA1_Channel1_IRQHandler+0x2c>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4798      	blx	r3
}
 8002752:	bf00      	nop
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	20000b4c 	.word	0x20000b4c
 800275c:	20000b04 	.word	0x20000b04
 8002760:	20000b48 	.word	0x20000b48

08002764 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002764:	b480      	push	{r7}
 8002766:	b083      	sub	sp, #12
 8002768:	af00      	add	r7, sp, #0
 800276a:	4603      	mov	r3, r0
 800276c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800276e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002772:	2b00      	cmp	r3, #0
 8002774:	db0b      	blt.n	800278e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002776:	79fb      	ldrb	r3, [r7, #7]
 8002778:	f003 021f 	and.w	r2, r3, #31
 800277c:	4906      	ldr	r1, [pc, #24]	; (8002798 <__NVIC_EnableIRQ+0x34>)
 800277e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002782:	095b      	lsrs	r3, r3, #5
 8002784:	2001      	movs	r0, #1
 8002786:	fa00 f202 	lsl.w	r2, r0, r2
 800278a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800278e:	bf00      	nop
 8002790:	370c      	adds	r7, #12
 8002792:	46bd      	mov	sp, r7
 8002794:	bc80      	pop	{r7}
 8002796:	4770      	bx	lr
 8002798:	e000e100 	.word	0xe000e100

0800279c <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b084      	sub	sp, #16
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	460b      	mov	r3, r1
 80027a6:	607a      	str	r2, [r7, #4]
 80027a8:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 80027aa:	7afb      	ldrb	r3, [r7, #11]
 80027ac:	4907      	ldr	r1, [pc, #28]	; (80027cc <EXTIT_set_callback+0x30>)
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d003      	beq.n	80027c2 <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 80027ba:	7afb      	ldrb	r3, [r7, #11]
 80027bc:	4618      	mov	r0, r3
 80027be:	f000 f807 	bl	80027d0 <EXTIT_enable>
}
 80027c2:	bf00      	nop
 80027c4:	3710      	adds	r7, #16
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	20000b50 	.word	0x20000b50

080027d0 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	4603      	mov	r3, r0
 80027d8:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 80027da:	79fb      	ldrb	r3, [r7, #7]
 80027dc:	2b0f      	cmp	r3, #15
 80027de:	d80c      	bhi.n	80027fa <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 80027e0:	79fb      	ldrb	r3, [r7, #7]
 80027e2:	2201      	movs	r2, #1
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	b21a      	sxth	r2, r3
 80027ea:	4b1f      	ldr	r3, [pc, #124]	; (8002868 <EXTIT_enable+0x98>)
 80027ec:	881b      	ldrh	r3, [r3, #0]
 80027ee:	b21b      	sxth	r3, r3
 80027f0:	4313      	orrs	r3, r2
 80027f2:	b21b      	sxth	r3, r3
 80027f4:	b29a      	uxth	r2, r3
 80027f6:	4b1c      	ldr	r3, [pc, #112]	; (8002868 <EXTIT_enable+0x98>)
 80027f8:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 80027fa:	79fb      	ldrb	r3, [r7, #7]
 80027fc:	2b04      	cmp	r3, #4
 80027fe:	d821      	bhi.n	8002844 <EXTIT_enable+0x74>
 8002800:	a201      	add	r2, pc, #4	; (adr r2, 8002808 <EXTIT_enable+0x38>)
 8002802:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002806:	bf00      	nop
 8002808:	0800281d 	.word	0x0800281d
 800280c:	08002825 	.word	0x08002825
 8002810:	0800282d 	.word	0x0800282d
 8002814:	08002835 	.word	0x08002835
 8002818:	0800283d 	.word	0x0800283d
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 800281c:	2006      	movs	r0, #6
 800281e:	f7ff ffa1 	bl	8002764 <__NVIC_EnableIRQ>
 8002822:	e01d      	b.n	8002860 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 8002824:	2007      	movs	r0, #7
 8002826:	f7ff ff9d 	bl	8002764 <__NVIC_EnableIRQ>
 800282a:	e019      	b.n	8002860 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 800282c:	2008      	movs	r0, #8
 800282e:	f7ff ff99 	bl	8002764 <__NVIC_EnableIRQ>
 8002832:	e015      	b.n	8002860 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 8002834:	2009      	movs	r0, #9
 8002836:	f7ff ff95 	bl	8002764 <__NVIC_EnableIRQ>
 800283a:	e011      	b.n	8002860 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 800283c:	200a      	movs	r0, #10
 800283e:	f7ff ff91 	bl	8002764 <__NVIC_EnableIRQ>
 8002842:	e00d      	b.n	8002860 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 8002844:	79fb      	ldrb	r3, [r7, #7]
 8002846:	2b09      	cmp	r3, #9
 8002848:	d803      	bhi.n	8002852 <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 800284a:	2017      	movs	r0, #23
 800284c:	f7ff ff8a 	bl	8002764 <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 8002850:	e005      	b.n	800285e <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 8002852:	79fb      	ldrb	r3, [r7, #7]
 8002854:	2b0f      	cmp	r3, #15
 8002856:	d802      	bhi.n	800285e <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002858:	2028      	movs	r0, #40	; 0x28
 800285a:	f7ff ff83 	bl	8002764 <__NVIC_EnableIRQ>
			break;
 800285e:	bf00      	nop
	}
}
 8002860:	bf00      	nop
 8002862:	3708      	adds	r7, #8
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	20000b90 	.word	0x20000b90

0800286c <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 800286c:	b480      	push	{r7}
 800286e:	b085      	sub	sp, #20
 8002870:	af00      	add	r7, sp, #0
 8002872:	4603      	mov	r3, r0
 8002874:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 8002876:	23ff      	movs	r3, #255	; 0xff
 8002878:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 800287a:	88fb      	ldrh	r3, [r7, #6]
 800287c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002880:	f000 80b8 	beq.w	80029f4 <EXTI_gpiopin_to_pin_number+0x188>
 8002884:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002888:	f300 80b7 	bgt.w	80029fa <EXTI_gpiopin_to_pin_number+0x18e>
 800288c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002890:	f000 80ad 	beq.w	80029ee <EXTI_gpiopin_to_pin_number+0x182>
 8002894:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002898:	f300 80af 	bgt.w	80029fa <EXTI_gpiopin_to_pin_number+0x18e>
 800289c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028a0:	f000 80a2 	beq.w	80029e8 <EXTI_gpiopin_to_pin_number+0x17c>
 80028a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80028a8:	f300 80a7 	bgt.w	80029fa <EXTI_gpiopin_to_pin_number+0x18e>
 80028ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028b0:	f000 8097 	beq.w	80029e2 <EXTI_gpiopin_to_pin_number+0x176>
 80028b4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028b8:	f300 809f 	bgt.w	80029fa <EXTI_gpiopin_to_pin_number+0x18e>
 80028bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028c0:	f000 808c 	beq.w	80029dc <EXTI_gpiopin_to_pin_number+0x170>
 80028c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80028c8:	f300 8097 	bgt.w	80029fa <EXTI_gpiopin_to_pin_number+0x18e>
 80028cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028d0:	f000 8081 	beq.w	80029d6 <EXTI_gpiopin_to_pin_number+0x16a>
 80028d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80028d8:	f300 808f 	bgt.w	80029fa <EXTI_gpiopin_to_pin_number+0x18e>
 80028dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028e0:	d076      	beq.n	80029d0 <EXTI_gpiopin_to_pin_number+0x164>
 80028e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80028e6:	f300 8088 	bgt.w	80029fa <EXTI_gpiopin_to_pin_number+0x18e>
 80028ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028ee:	d06c      	beq.n	80029ca <EXTI_gpiopin_to_pin_number+0x15e>
 80028f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80028f4:	f300 8081 	bgt.w	80029fa <EXTI_gpiopin_to_pin_number+0x18e>
 80028f8:	2b80      	cmp	r3, #128	; 0x80
 80028fa:	d063      	beq.n	80029c4 <EXTI_gpiopin_to_pin_number+0x158>
 80028fc:	2b80      	cmp	r3, #128	; 0x80
 80028fe:	dc7c      	bgt.n	80029fa <EXTI_gpiopin_to_pin_number+0x18e>
 8002900:	2b20      	cmp	r3, #32
 8002902:	dc47      	bgt.n	8002994 <EXTI_gpiopin_to_pin_number+0x128>
 8002904:	2b00      	cmp	r3, #0
 8002906:	dd78      	ble.n	80029fa <EXTI_gpiopin_to_pin_number+0x18e>
 8002908:	3b01      	subs	r3, #1
 800290a:	2b1f      	cmp	r3, #31
 800290c:	d875      	bhi.n	80029fa <EXTI_gpiopin_to_pin_number+0x18e>
 800290e:	a201      	add	r2, pc, #4	; (adr r2, 8002914 <EXTI_gpiopin_to_pin_number+0xa8>)
 8002910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002914:	0800299b 	.word	0x0800299b
 8002918:	080029a1 	.word	0x080029a1
 800291c:	080029fb 	.word	0x080029fb
 8002920:	080029a7 	.word	0x080029a7
 8002924:	080029fb 	.word	0x080029fb
 8002928:	080029fb 	.word	0x080029fb
 800292c:	080029fb 	.word	0x080029fb
 8002930:	080029ad 	.word	0x080029ad
 8002934:	080029fb 	.word	0x080029fb
 8002938:	080029fb 	.word	0x080029fb
 800293c:	080029fb 	.word	0x080029fb
 8002940:	080029fb 	.word	0x080029fb
 8002944:	080029fb 	.word	0x080029fb
 8002948:	080029fb 	.word	0x080029fb
 800294c:	080029fb 	.word	0x080029fb
 8002950:	080029b3 	.word	0x080029b3
 8002954:	080029fb 	.word	0x080029fb
 8002958:	080029fb 	.word	0x080029fb
 800295c:	080029fb 	.word	0x080029fb
 8002960:	080029fb 	.word	0x080029fb
 8002964:	080029fb 	.word	0x080029fb
 8002968:	080029fb 	.word	0x080029fb
 800296c:	080029fb 	.word	0x080029fb
 8002970:	080029fb 	.word	0x080029fb
 8002974:	080029fb 	.word	0x080029fb
 8002978:	080029fb 	.word	0x080029fb
 800297c:	080029fb 	.word	0x080029fb
 8002980:	080029fb 	.word	0x080029fb
 8002984:	080029fb 	.word	0x080029fb
 8002988:	080029fb 	.word	0x080029fb
 800298c:	080029fb 	.word	0x080029fb
 8002990:	080029b9 	.word	0x080029b9
 8002994:	2b40      	cmp	r3, #64	; 0x40
 8002996:	d012      	beq.n	80029be <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 8002998:	e02f      	b.n	80029fa <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 800299a:	2300      	movs	r3, #0
 800299c:	73fb      	strb	r3, [r7, #15]
 800299e:	e02d      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 80029a0:	2301      	movs	r3, #1
 80029a2:	73fb      	strb	r3, [r7, #15]
 80029a4:	e02a      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 80029a6:	2302      	movs	r3, #2
 80029a8:	73fb      	strb	r3, [r7, #15]
 80029aa:	e027      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 80029ac:	2303      	movs	r3, #3
 80029ae:	73fb      	strb	r3, [r7, #15]
 80029b0:	e024      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 80029b2:	2304      	movs	r3, #4
 80029b4:	73fb      	strb	r3, [r7, #15]
 80029b6:	e021      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 80029b8:	2305      	movs	r3, #5
 80029ba:	73fb      	strb	r3, [r7, #15]
 80029bc:	e01e      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 80029be:	2306      	movs	r3, #6
 80029c0:	73fb      	strb	r3, [r7, #15]
 80029c2:	e01b      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 80029c4:	2307      	movs	r3, #7
 80029c6:	73fb      	strb	r3, [r7, #15]
 80029c8:	e018      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 80029ca:	2308      	movs	r3, #8
 80029cc:	73fb      	strb	r3, [r7, #15]
 80029ce:	e015      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 80029d0:	2309      	movs	r3, #9
 80029d2:	73fb      	strb	r3, [r7, #15]
 80029d4:	e012      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 80029d6:	230a      	movs	r3, #10
 80029d8:	73fb      	strb	r3, [r7, #15]
 80029da:	e00f      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 80029dc:	230b      	movs	r3, #11
 80029de:	73fb      	strb	r3, [r7, #15]
 80029e0:	e00c      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 80029e2:	230c      	movs	r3, #12
 80029e4:	73fb      	strb	r3, [r7, #15]
 80029e6:	e009      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 80029e8:	230d      	movs	r3, #13
 80029ea:	73fb      	strb	r3, [r7, #15]
 80029ec:	e006      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 80029ee:	230e      	movs	r3, #14
 80029f0:	73fb      	strb	r3, [r7, #15]
 80029f2:	e003      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 80029f4:	230f      	movs	r3, #15
 80029f6:	73fb      	strb	r3, [r7, #15]
 80029f8:	e000      	b.n	80029fc <EXTI_gpiopin_to_pin_number+0x190>
			break;
 80029fa:	bf00      	nop
	}
	return ret;
 80029fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	3714      	adds	r7, #20
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr

08002a08 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8002a12:	79fb      	ldrb	r3, [r7, #7]
 8002a14:	2201      	movs	r2, #1
 8002a16:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1a:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8002a1c:	4b10      	ldr	r3, [pc, #64]	; (8002a60 <EXTI_call+0x58>)
 8002a1e:	695a      	ldr	r2, [r3, #20]
 8002a20:	89fb      	ldrh	r3, [r7, #14]
 8002a22:	4013      	ands	r3, r2
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d016      	beq.n	8002a56 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8002a28:	4a0d      	ldr	r2, [pc, #52]	; (8002a60 <EXTI_call+0x58>)
 8002a2a:	89fb      	ldrh	r3, [r7, #14]
 8002a2c:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 8002a2e:	4b0d      	ldr	r3, [pc, #52]	; (8002a64 <EXTI_call+0x5c>)
 8002a30:	881a      	ldrh	r2, [r3, #0]
 8002a32:	89fb      	ldrh	r3, [r7, #14]
 8002a34:	4013      	ands	r3, r2
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d00c      	beq.n	8002a56 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 8002a3c:	79fb      	ldrb	r3, [r7, #7]
 8002a3e:	4a0a      	ldr	r2, [pc, #40]	; (8002a68 <EXTI_call+0x60>)
 8002a40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d006      	beq.n	8002a56 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 8002a48:	79fb      	ldrb	r3, [r7, #7]
 8002a4a:	4a07      	ldr	r2, [pc, #28]	; (8002a68 <EXTI_call+0x60>)
 8002a4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a50:	89fa      	ldrh	r2, [r7, #14]
 8002a52:	4610      	mov	r0, r2
 8002a54:	4798      	blx	r3
		}
	}
}
 8002a56:	bf00      	nop
 8002a58:	3710      	adds	r7, #16
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	40010400 	.word	0x40010400
 8002a64:	20000b90 	.word	0x20000b90
 8002a68:	20000b50 	.word	0x20000b50

08002a6c <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8002a70:	2000      	movs	r0, #0
 8002a72:	f7ff ffc9 	bl	8002a08 <EXTI_call>
}
 8002a76:	bf00      	nop
 8002a78:	bd80      	pop	{r7, pc}

08002a7a <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8002a7a:	b580      	push	{r7, lr}
 8002a7c:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8002a7e:	2001      	movs	r0, #1
 8002a80:	f7ff ffc2 	bl	8002a08 <EXTI_call>
}
 8002a84:	bf00      	nop
 8002a86:	bd80      	pop	{r7, pc}

08002a88 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8002a8c:	2002      	movs	r0, #2
 8002a8e:	f7ff ffbb 	bl	8002a08 <EXTI_call>
}
 8002a92:	bf00      	nop
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8002a9a:	2003      	movs	r0, #3
 8002a9c:	f7ff ffb4 	bl	8002a08 <EXTI_call>
}
 8002aa0:	bf00      	nop
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8002aa4:	b580      	push	{r7, lr}
 8002aa6:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8002aa8:	2004      	movs	r0, #4
 8002aaa:	f7ff ffad 	bl	8002a08 <EXTI_call>
}
 8002aae:	bf00      	nop
 8002ab0:	bd80      	pop	{r7, pc}

08002ab2 <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 8002ab2:	b580      	push	{r7, lr}
 8002ab4:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8002ab6:	2005      	movs	r0, #5
 8002ab8:	f7ff ffa6 	bl	8002a08 <EXTI_call>
	EXTI_call(6);
 8002abc:	2006      	movs	r0, #6
 8002abe:	f7ff ffa3 	bl	8002a08 <EXTI_call>
	EXTI_call(7);
 8002ac2:	2007      	movs	r0, #7
 8002ac4:	f7ff ffa0 	bl	8002a08 <EXTI_call>
	EXTI_call(8);
 8002ac8:	2008      	movs	r0, #8
 8002aca:	f7ff ff9d 	bl	8002a08 <EXTI_call>
	EXTI_call(9);
 8002ace:	2009      	movs	r0, #9
 8002ad0:	f7ff ff9a 	bl	8002a08 <EXTI_call>
}
 8002ad4:	bf00      	nop
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8002adc:	200a      	movs	r0, #10
 8002ade:	f7ff ff93 	bl	8002a08 <EXTI_call>
	EXTI_call(11);
 8002ae2:	200b      	movs	r0, #11
 8002ae4:	f7ff ff90 	bl	8002a08 <EXTI_call>
	EXTI_call(12);
 8002ae8:	200c      	movs	r0, #12
 8002aea:	f7ff ff8d 	bl	8002a08 <EXTI_call>
	EXTI_call(13);
 8002aee:	200d      	movs	r0, #13
 8002af0:	f7ff ff8a 	bl	8002a08 <EXTI_call>
	EXTI_call(14);
 8002af4:	200e      	movs	r0, #14
 8002af6:	f7ff ff87 	bl	8002a08 <EXTI_call>
	EXTI_call(15);
 8002afa:	200f      	movs	r0, #15
 8002afc:	f7ff ff84 	bl	8002a08 <EXTI_call>
}
 8002b00:	bf00      	nop
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b089      	sub	sp, #36	; 0x24
 8002b08:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 8002b0a:	4b2d      	ldr	r3, [pc, #180]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b0c:	699b      	ldr	r3, [r3, #24]
 8002b0e:	4a2c      	ldr	r2, [pc, #176]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b10:	f043 0304 	orr.w	r3, r3, #4
 8002b14:	6193      	str	r3, [r2, #24]
 8002b16:	4b2a      	ldr	r3, [pc, #168]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b18:	699b      	ldr	r3, [r3, #24]
 8002b1a:	f003 0304 	and.w	r3, r3, #4
 8002b1e:	61bb      	str	r3, [r7, #24]
 8002b20:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002b22:	4b27      	ldr	r3, [pc, #156]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b24:	699b      	ldr	r3, [r3, #24]
 8002b26:	4a26      	ldr	r2, [pc, #152]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b28:	f043 0308 	orr.w	r3, r3, #8
 8002b2c:	6193      	str	r3, [r2, #24]
 8002b2e:	4b24      	ldr	r3, [pc, #144]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b30:	699b      	ldr	r3, [r3, #24]
 8002b32:	f003 0308 	and.w	r3, r3, #8
 8002b36:	617b      	str	r3, [r7, #20]
 8002b38:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002b3a:	4b21      	ldr	r3, [pc, #132]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b3c:	699b      	ldr	r3, [r3, #24]
 8002b3e:	4a20      	ldr	r2, [pc, #128]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b40:	f043 0310 	orr.w	r3, r3, #16
 8002b44:	6193      	str	r3, [r2, #24]
 8002b46:	4b1e      	ldr	r3, [pc, #120]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b48:	699b      	ldr	r3, [r3, #24]
 8002b4a:	f003 0310 	and.w	r3, r3, #16
 8002b4e:	613b      	str	r3, [r7, #16]
 8002b50:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002b52:	4b1b      	ldr	r3, [pc, #108]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b54:	699b      	ldr	r3, [r3, #24]
 8002b56:	4a1a      	ldr	r2, [pc, #104]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b58:	f043 0320 	orr.w	r3, r3, #32
 8002b5c:	6193      	str	r3, [r2, #24]
 8002b5e:	4b18      	ldr	r3, [pc, #96]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	f003 0320 	and.w	r3, r3, #32
 8002b66:	60fb      	str	r3, [r7, #12]
 8002b68:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002b6a:	4b15      	ldr	r3, [pc, #84]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b6c:	699b      	ldr	r3, [r3, #24]
 8002b6e:	4a14      	ldr	r2, [pc, #80]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002b74:	6193      	str	r3, [r2, #24]
 8002b76:	4b12      	ldr	r3, [pc, #72]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b78:	699b      	ldr	r3, [r3, #24]
 8002b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b7e:	60bb      	str	r3, [r7, #8]
 8002b80:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 8002b82:	4b0f      	ldr	r3, [pc, #60]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b84:	699b      	ldr	r3, [r3, #24]
 8002b86:	4a0e      	ldr	r2, [pc, #56]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b88:	f043 0301 	orr.w	r3, r3, #1
 8002b8c:	6193      	str	r3, [r2, #24]
 8002b8e:	4b0c      	ldr	r3, [pc, #48]	; (8002bc0 <BSP_GPIO_Enable+0xbc>)
 8002b90:	699b      	ldr	r3, [r3, #24]
 8002b92:	f003 0301 	and.w	r3, r3, #1
 8002b96:	607b      	str	r3, [r7, #4]
 8002b98:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 8002b9a:	4b0a      	ldr	r3, [pc, #40]	; (8002bc4 <BSP_GPIO_Enable+0xc0>)
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	61fb      	str	r3, [r7, #28]
 8002ba0:	69fb      	ldr	r3, [r7, #28]
 8002ba2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002ba6:	61fb      	str	r3, [r7, #28]
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002bae:	61fb      	str	r3, [r7, #28]
 8002bb0:	4a04      	ldr	r2, [pc, #16]	; (8002bc4 <BSP_GPIO_Enable+0xc0>)
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	6053      	str	r3, [r2, #4]
#endif
}
 8002bb6:	bf00      	nop
 8002bb8:	3724      	adds	r7, #36	; 0x24
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr
 8002bc0:	40021000 	.word	0x40021000
 8002bc4:	40010000 	.word	0x40010000

08002bc8 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b088      	sub	sp, #32
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	607a      	str	r2, [r7, #4]
 8002bd4:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8002bd6:	68bb      	ldr	r3, [r7, #8]
 8002bd8:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8002be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002be4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8002be6:	f107 0310 	add.w	r3, r7, #16
 8002bea:	4619      	mov	r1, r3
 8002bec:	68f8      	ldr	r0, [r7, #12]
 8002bee:	f003 fbe3 	bl	80063b8 <HAL_GPIO_Init>
}
 8002bf2:	bf00      	nop
 8002bf4:	3720      	adds	r7, #32
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	bd80      	pop	{r7, pc}
	...

08002bfc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002c00:	f3bf 8f4f 	dsb	sy
}
 8002c04:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002c06:	4b06      	ldr	r3, [pc, #24]	; (8002c20 <__NVIC_SystemReset+0x24>)
 8002c08:	68db      	ldr	r3, [r3, #12]
 8002c0a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002c0e:	4904      	ldr	r1, [pc, #16]	; (8002c20 <__NVIC_SystemReset+0x24>)
 8002c10:	4b04      	ldr	r3, [pc, #16]	; (8002c24 <__NVIC_SystemReset+0x28>)
 8002c12:	4313      	orrs	r3, r2
 8002c14:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8002c16:	f3bf 8f4f 	dsb	sy
}
 8002c1a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002c1c:	bf00      	nop
 8002c1e:	e7fd      	b.n	8002c1c <__NVIC_SystemReset+0x20>
 8002c20:	e000ed00 	.word	0xe000ed00
 8002c24:	05fa0004 	.word	0x05fa0004

08002c28 <SPI_Init>:
/*
 * @brief Initialise le bus SPI
 * @param SPIx indique le SPI utilis (SPI1 ou SPI2)
 */
void SPI_Init(SPI_TypeDef* SPIx)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b08a      	sub	sp, #40	; 0x28
 8002c2c:	af02      	add	r7, sp, #8
 8002c2e:	6078      	str	r0, [r7, #4]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	4a80      	ldr	r2, [pc, #512]	; (8002e34 <SPI_Init+0x20c>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d00a      	beq.n	8002c4e <SPI_Init+0x26>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	4a7f      	ldr	r2, [pc, #508]	; (8002e38 <SPI_Init+0x210>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d006      	beq.n	8002c4e <SPI_Init+0x26>
 8002c40:	4a7e      	ldr	r2, [pc, #504]	; (8002e3c <SPI_Init+0x214>)
 8002c42:	211e      	movs	r1, #30
 8002c44:	487e      	ldr	r0, [pc, #504]	; (8002e40 <SPI_Init+0x218>)
 8002c46:	f006 fa09 	bl	800905c <printf>
 8002c4a:	f7ff ffd7 	bl	8002bfc <__NVIC_SystemReset>

	// SPI_ID = SPI2_ID si SPI2 sinon SPI1_ID
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a79      	ldr	r2, [pc, #484]	; (8002e38 <SPI_Init+0x210>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	bf0c      	ite	eq
 8002c56:	2301      	moveq	r3, #1
 8002c58:	2300      	movne	r3, #0
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	77fb      	strb	r3, [r7, #31]
	if(id == SPI1_ID)
 8002c5e:	7ffb      	ldrb	r3, [r7, #31]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d130      	bne.n	8002cc6 <SPI_Init+0x9e>
	{
		//Enables the clocks and pin configuration
		__HAL_RCC_SPI1_CLK_ENABLE();
 8002c64:	4b77      	ldr	r3, [pc, #476]	; (8002e44 <SPI_Init+0x21c>)
 8002c66:	699b      	ldr	r3, [r3, #24]
 8002c68:	4a76      	ldr	r2, [pc, #472]	; (8002e44 <SPI_Init+0x21c>)
 8002c6a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002c6e:	6193      	str	r3, [r2, #24]
 8002c70:	4b74      	ldr	r3, [pc, #464]	; (8002e44 <SPI_Init+0x21c>)
 8002c72:	699b      	ldr	r3, [r3, #24]
 8002c74:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c78:	61bb      	str	r3, [r7, #24]
 8002c7a:	69bb      	ldr	r3, [r7, #24]

		#if SPI1_ON_PA5_PA6_PA7
			__HAL_RCC_GPIOA_CLK_ENABLE();
 8002c7c:	4b71      	ldr	r3, [pc, #452]	; (8002e44 <SPI_Init+0x21c>)
 8002c7e:	699b      	ldr	r3, [r3, #24]
 8002c80:	4a70      	ldr	r2, [pc, #448]	; (8002e44 <SPI_Init+0x21c>)
 8002c82:	f043 0304 	orr.w	r3, r3, #4
 8002c86:	6193      	str	r3, [r2, #24]
 8002c88:	4b6e      	ldr	r3, [pc, #440]	; (8002e44 <SPI_Init+0x21c>)
 8002c8a:	699b      	ldr	r3, [r3, #24]
 8002c8c:	f003 0304 	and.w	r3, r3, #4
 8002c90:	617b      	str	r3, [r7, #20]
 8002c92:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002c94:	2303      	movs	r3, #3
 8002c96:	9300      	str	r3, [sp, #0]
 8002c98:	2301      	movs	r3, #1
 8002c9a:	2202      	movs	r2, #2
 8002c9c:	2120      	movs	r1, #32
 8002c9e:	486a      	ldr	r0, [pc, #424]	; (8002e48 <SPI_Init+0x220>)
 8002ca0:	f7ff ff92 	bl	8002bc8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002ca4:	2303      	movs	r3, #3
 8002ca6:	9300      	str	r3, [sp, #0]
 8002ca8:	2301      	movs	r3, #1
 8002caa:	2200      	movs	r2, #0
 8002cac:	2140      	movs	r1, #64	; 0x40
 8002cae:	4866      	ldr	r0, [pc, #408]	; (8002e48 <SPI_Init+0x220>)
 8002cb0:	f7ff ff8a 	bl	8002bc8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	9300      	str	r3, [sp, #0]
 8002cb8:	2301      	movs	r3, #1
 8002cba:	2202      	movs	r2, #2
 8002cbc:	2180      	movs	r1, #128	; 0x80
 8002cbe:	4862      	ldr	r0, [pc, #392]	; (8002e48 <SPI_Init+0x220>)
 8002cc0:	f7ff ff82 	bl	8002bc8 <BSP_GPIO_PinCfg>
 8002cc4:	e032      	b.n	8002d2c <SPI_Init+0x104>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_5, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
		#endif
	}
	else
	{
		__HAL_RCC_SPI2_CLK_ENABLE();
 8002cc6:	4b5f      	ldr	r3, [pc, #380]	; (8002e44 <SPI_Init+0x21c>)
 8002cc8:	69db      	ldr	r3, [r3, #28]
 8002cca:	4a5e      	ldr	r2, [pc, #376]	; (8002e44 <SPI_Init+0x21c>)
 8002ccc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cd0:	61d3      	str	r3, [r2, #28]
 8002cd2:	4b5c      	ldr	r3, [pc, #368]	; (8002e44 <SPI_Init+0x21c>)
 8002cd4:	69db      	ldr	r3, [r3, #28]
 8002cd6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cda:	613b      	str	r3, [r7, #16]
 8002cdc:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8002cde:	4b59      	ldr	r3, [pc, #356]	; (8002e44 <SPI_Init+0x21c>)
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	4a58      	ldr	r2, [pc, #352]	; (8002e44 <SPI_Init+0x21c>)
 8002ce4:	f043 0308 	orr.w	r3, r3, #8
 8002ce8:	6193      	str	r3, [r2, #24]
 8002cea:	4b56      	ldr	r3, [pc, #344]	; (8002e44 <SPI_Init+0x21c>)
 8002cec:	699b      	ldr	r3, [r3, #24]
 8002cee:	f003 0308 	and.w	r3, r3, #8
 8002cf2:	60fb      	str	r3, [r7, #12]
 8002cf4:	68fb      	ldr	r3, [r7, #12]
		//SPI2 sur PB10 et PB11.
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	9300      	str	r3, [sp, #0]
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	2202      	movs	r2, #2
 8002cfe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d02:	4852      	ldr	r0, [pc, #328]	; (8002e4c <SPI_Init+0x224>)
 8002d04:	f7ff ff60 	bl	8002bc8 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002d08:	2303      	movs	r3, #3
 8002d0a:	9300      	str	r3, [sp, #0]
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d14:	484d      	ldr	r0, [pc, #308]	; (8002e4c <SPI_Init+0x224>)
 8002d16:	f7ff ff57 	bl	8002bc8 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	9300      	str	r3, [sp, #0]
 8002d1e:	2301      	movs	r3, #1
 8002d20:	2202      	movs	r2, #2
 8002d22:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d26:	4849      	ldr	r0, [pc, #292]	; (8002e4c <SPI_Init+0x224>)
 8002d28:	f7ff ff4e 	bl	8002bc8 <BSP_GPIO_PinCfg>
	}
	//Configuration of the SPIx module
	hSPI[id].Instance = SPIx;
 8002d2c:	7ffb      	ldrb	r3, [r7, #31]
 8002d2e:	4a48      	ldr	r2, [pc, #288]	; (8002e50 <SPI_Init+0x228>)
 8002d30:	2158      	movs	r1, #88	; 0x58
 8002d32:	fb01 f303 	mul.w	r3, r1, r3
 8002d36:	4413      	add	r3, r2
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002d3c:	7ffb      	ldrb	r3, [r7, #31]
 8002d3e:	4a44      	ldr	r2, [pc, #272]	; (8002e50 <SPI_Init+0x228>)
 8002d40:	2158      	movs	r1, #88	; 0x58
 8002d42:	fb01 f303 	mul.w	r3, r1, r3
 8002d46:	4413      	add	r3, r2
 8002d48:	331c      	adds	r3, #28
 8002d4a:	2210      	movs	r2, #16
 8002d4c:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d4e:	7ffb      	ldrb	r3, [r7, #31]
 8002d50:	4a3f      	ldr	r2, [pc, #252]	; (8002e50 <SPI_Init+0x228>)
 8002d52:	2158      	movs	r1, #88	; 0x58
 8002d54:	fb01 f303 	mul.w	r3, r1, r3
 8002d58:	4413      	add	r3, r2
 8002d5a:	3314      	adds	r3, #20
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d60:	7ffb      	ldrb	r3, [r7, #31]
 8002d62:	4a3b      	ldr	r2, [pc, #236]	; (8002e50 <SPI_Init+0x228>)
 8002d64:	2158      	movs	r1, #88	; 0x58
 8002d66:	fb01 f303 	mul.w	r3, r1, r3
 8002d6a:	4413      	add	r3, r2
 8002d6c:	3310      	adds	r3, #16
 8002d6e:	2200      	movs	r2, #0
 8002d70:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d72:	7ffb      	ldrb	r3, [r7, #31]
 8002d74:	4a36      	ldr	r2, [pc, #216]	; (8002e50 <SPI_Init+0x228>)
 8002d76:	2158      	movs	r1, #88	; 0x58
 8002d78:	fb01 f303 	mul.w	r3, r1, r3
 8002d7c:	4413      	add	r3, r2
 8002d7e:	3328      	adds	r3, #40	; 0x28
 8002d80:	2200      	movs	r2, #0
 8002d82:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.CRCPolynomial = 0;
 8002d84:	7ffb      	ldrb	r3, [r7, #31]
 8002d86:	4a32      	ldr	r2, [pc, #200]	; (8002e50 <SPI_Init+0x228>)
 8002d88:	2158      	movs	r1, #88	; 0x58
 8002d8a:	fb01 f303 	mul.w	r3, r1, r3
 8002d8e:	4413      	add	r3, r2
 8002d90:	332c      	adds	r3, #44	; 0x2c
 8002d92:	2200      	movs	r2, #0
 8002d94:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8002d96:	7ffb      	ldrb	r3, [r7, #31]
 8002d98:	4a2d      	ldr	r2, [pc, #180]	; (8002e50 <SPI_Init+0x228>)
 8002d9a:	2158      	movs	r1, #88	; 0x58
 8002d9c:	fb01 f303 	mul.w	r3, r1, r3
 8002da0:	4413      	add	r3, r2
 8002da2:	330c      	adds	r3, #12
 8002da4:	2200      	movs	r2, #0
 8002da6:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Direction = SPI_DIRECTION_2LINES;
 8002da8:	7ffb      	ldrb	r3, [r7, #31]
 8002daa:	4a29      	ldr	r2, [pc, #164]	; (8002e50 <SPI_Init+0x228>)
 8002dac:	2158      	movs	r1, #88	; 0x58
 8002dae:	fb01 f303 	mul.w	r3, r1, r3
 8002db2:	4413      	add	r3, r2
 8002db4:	3308      	adds	r3, #8
 8002db6:	2200      	movs	r2, #0
 8002db8:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002dba:	7ffb      	ldrb	r3, [r7, #31]
 8002dbc:	4a24      	ldr	r2, [pc, #144]	; (8002e50 <SPI_Init+0x228>)
 8002dbe:	2158      	movs	r1, #88	; 0x58
 8002dc0:	fb01 f303 	mul.w	r3, r1, r3
 8002dc4:	4413      	add	r3, r2
 8002dc6:	3320      	adds	r3, #32
 8002dc8:	2200      	movs	r2, #0
 8002dca:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.Mode = SPI_MODE_MASTER;
 8002dcc:	7ffb      	ldrb	r3, [r7, #31]
 8002dce:	4a20      	ldr	r2, [pc, #128]	; (8002e50 <SPI_Init+0x228>)
 8002dd0:	2158      	movs	r1, #88	; 0x58
 8002dd2:	fb01 f303 	mul.w	r3, r1, r3
 8002dd6:	4413      	add	r3, r2
 8002dd8:	3304      	adds	r3, #4
 8002dda:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002dde:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.NSS = SPI_NSS_SOFT;			//Chip select must be manage by software.
 8002de0:	7ffb      	ldrb	r3, [r7, #31]
 8002de2:	4a1b      	ldr	r2, [pc, #108]	; (8002e50 <SPI_Init+0x228>)
 8002de4:	2158      	movs	r1, #88	; 0x58
 8002de6:	fb01 f303 	mul.w	r3, r1, r3
 8002dea:	4413      	add	r3, r2
 8002dec:	3318      	adds	r3, #24
 8002dee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002df2:	601a      	str	r2, [r3, #0]
	hSPI[id].Init.TIMode = SPI_TIMODE_DISABLE;
 8002df4:	7ffb      	ldrb	r3, [r7, #31]
 8002df6:	4a16      	ldr	r2, [pc, #88]	; (8002e50 <SPI_Init+0x228>)
 8002df8:	2158      	movs	r1, #88	; 0x58
 8002dfa:	fb01 f303 	mul.w	r3, r1, r3
 8002dfe:	4413      	add	r3, r2
 8002e00:	3324      	adds	r3, #36	; 0x24
 8002e02:	2200      	movs	r2, #0
 8002e04:	601a      	str	r2, [r3, #0]
	hSPI[id].State = HAL_SPI_STATE_RESET;
 8002e06:	7ffb      	ldrb	r3, [r7, #31]
 8002e08:	4a11      	ldr	r2, [pc, #68]	; (8002e50 <SPI_Init+0x228>)
 8002e0a:	2158      	movs	r1, #88	; 0x58
 8002e0c:	fb01 f303 	mul.w	r3, r1, r3
 8002e10:	4413      	add	r3, r2
 8002e12:	3351      	adds	r3, #81	; 0x51
 8002e14:	2200      	movs	r2, #0
 8002e16:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Init(&hSPI[id]);
 8002e18:	7ffb      	ldrb	r3, [r7, #31]
 8002e1a:	2258      	movs	r2, #88	; 0x58
 8002e1c:	fb02 f303 	mul.w	r3, r2, r3
 8002e20:	4a0b      	ldr	r2, [pc, #44]	; (8002e50 <SPI_Init+0x228>)
 8002e22:	4413      	add	r3, r2
 8002e24:	4618      	mov	r0, r3
 8002e26:	f004 fe51 	bl	8007acc <HAL_SPI_Init>
}
 8002e2a:	bf00      	nop
 8002e2c:	3720      	adds	r7, #32
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	40013000 	.word	0x40013000
 8002e38:	40003800 	.word	0x40003800
 8002e3c:	0800fde4 	.word	0x0800fde4
 8002e40:	0800fe04 	.word	0x0800fe04
 8002e44:	40021000 	.word	0x40021000
 8002e48:	40010800 	.word	0x40010800
 8002e4c:	40010c00 	.word	0x40010c00
 8002e50:	20000b94 	.word	0x20000b94

08002e54 <SPI_ReadNoRegister>:
 * @brief Cette fonction sert  recevoir une donne sur l'un des bus SPI.
 * @param SPIx est le SPI  lire.
 * @retval cette fonction retourne la donne lue sur le SPI choisi.
 */
uint8_t SPI_ReadNoRegister(SPI_TypeDef* SPIx)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
	uint8_t data;
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	4a14      	ldr	r2, [pc, #80]	; (8002eb0 <SPI_ReadNoRegister+0x5c>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d00a      	beq.n	8002e7a <SPI_ReadNoRegister+0x26>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4a13      	ldr	r2, [pc, #76]	; (8002eb4 <SPI_ReadNoRegister+0x60>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d006      	beq.n	8002e7a <SPI_ReadNoRegister+0x26>
 8002e6c:	4a12      	ldr	r2, [pc, #72]	; (8002eb8 <SPI_ReadNoRegister+0x64>)
 8002e6e:	2164      	movs	r1, #100	; 0x64
 8002e70:	4812      	ldr	r0, [pc, #72]	; (8002ebc <SPI_ReadNoRegister+0x68>)
 8002e72:	f006 f8f3 	bl	800905c <printf>
 8002e76:	f7ff fec1 	bl	8002bfc <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	4a0d      	ldr	r2, [pc, #52]	; (8002eb4 <SPI_ReadNoRegister+0x60>)
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	bf0c      	ite	eq
 8002e82:	2301      	moveq	r3, #1
 8002e84:	2300      	movne	r3, #0
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	73fb      	strb	r3, [r7, #15]
	data = 0x00;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	73bb      	strb	r3, [r7, #14]
	HAL_SPI_Receive(&hSPI[id],&data,1,100);
 8002e8e:	7bfb      	ldrb	r3, [r7, #15]
 8002e90:	2258      	movs	r2, #88	; 0x58
 8002e92:	fb02 f303 	mul.w	r3, r2, r3
 8002e96:	4a0a      	ldr	r2, [pc, #40]	; (8002ec0 <SPI_ReadNoRegister+0x6c>)
 8002e98:	1898      	adds	r0, r3, r2
 8002e9a:	f107 010e 	add.w	r1, r7, #14
 8002e9e:	2364      	movs	r3, #100	; 0x64
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	f004 f9c0 	bl	8007226 <HAL_SPI_Receive>
	return data;
 8002ea6:	7bbb      	ldrb	r3, [r7, #14]
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3710      	adds	r7, #16
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	40013000 	.word	0x40013000
 8002eb4:	40003800 	.word	0x40003800
 8002eb8:	0800fde4 	.word	0x0800fde4
 8002ebc:	0800fe04 	.word	0x0800fe04
 8002ec0:	20000b94 	.word	0x20000b94

08002ec4 <SPI_WriteNoRegister>:
 * @brief Cette fonction sert  envoyer une donne sur l'un des bus SPI.
 * @param SPIx est le SPI sur lequel envoyer la donne.
 * @param data est la donne  envoyer.
 */
void SPI_WriteNoRegister(SPI_TypeDef* SPIx, uint8_t data)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	460b      	mov	r3, r1
 8002ece:	70fb      	strb	r3, [r7, #3]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	4a12      	ldr	r2, [pc, #72]	; (8002f1c <SPI_WriteNoRegister+0x58>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d00a      	beq.n	8002eee <SPI_WriteNoRegister+0x2a>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	4a11      	ldr	r2, [pc, #68]	; (8002f20 <SPI_WriteNoRegister+0x5c>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d006      	beq.n	8002eee <SPI_WriteNoRegister+0x2a>
 8002ee0:	4a10      	ldr	r2, [pc, #64]	; (8002f24 <SPI_WriteNoRegister+0x60>)
 8002ee2:	217f      	movs	r1, #127	; 0x7f
 8002ee4:	4810      	ldr	r0, [pc, #64]	; (8002f28 <SPI_WriteNoRegister+0x64>)
 8002ee6:	f006 f8b9 	bl	800905c <printf>
 8002eea:	f7ff fe87 	bl	8002bfc <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a0b      	ldr	r2, [pc, #44]	; (8002f20 <SPI_WriteNoRegister+0x5c>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	bf0c      	ite	eq
 8002ef6:	2301      	moveq	r3, #1
 8002ef8:	2300      	movne	r3, #0
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&hSPI[id],&data,1,100);
 8002efe:	7bfb      	ldrb	r3, [r7, #15]
 8002f00:	2258      	movs	r2, #88	; 0x58
 8002f02:	fb02 f303 	mul.w	r3, r2, r3
 8002f06:	4a09      	ldr	r2, [pc, #36]	; (8002f2c <SPI_WriteNoRegister+0x68>)
 8002f08:	1898      	adds	r0, r3, r2
 8002f0a:	1cf9      	adds	r1, r7, #3
 8002f0c:	2364      	movs	r3, #100	; 0x64
 8002f0e:	2201      	movs	r2, #1
 8002f10:	f004 f829 	bl	8006f66 <HAL_SPI_Transmit>
}
 8002f14:	bf00      	nop
 8002f16:	3710      	adds	r7, #16
 8002f18:	46bd      	mov	sp, r7
 8002f1a:	bd80      	pop	{r7, pc}
 8002f1c:	40013000 	.word	0x40013000
 8002f20:	40003800 	.word	0x40003800
 8002f24:	0800fde4 	.word	0x0800fde4
 8002f28:	0800fe04 	.word	0x0800fe04
 8002f2c:	20000b94 	.word	0x20000b94

08002f30 <SPI_WriteMultiNoRegister>:
 * @param SPIx est le SPI sur lequel envoyer les donnes.
 * @param *data est la donne  envoyer.
 * @param count est le nombre de donnes  envoyer.
 */
void SPI_WriteMultiNoRegister(SPI_TypeDef* SPIx, uint8_t* data, uint16_t count)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b086      	sub	sp, #24
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	60f8      	str	r0, [r7, #12]
 8002f38:	60b9      	str	r1, [r7, #8]
 8002f3a:	4613      	mov	r3, r2
 8002f3c:	80fb      	strh	r3, [r7, #6]
	assert(SPIx == SPI1 || SPIx == SPI2);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	4a12      	ldr	r2, [pc, #72]	; (8002f8c <SPI_WriteMultiNoRegister+0x5c>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d00a      	beq.n	8002f5c <SPI_WriteMultiNoRegister+0x2c>
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	4a11      	ldr	r2, [pc, #68]	; (8002f90 <SPI_WriteMultiNoRegister+0x60>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d006      	beq.n	8002f5c <SPI_WriteMultiNoRegister+0x2c>
 8002f4e:	4a11      	ldr	r2, [pc, #68]	; (8002f94 <SPI_WriteMultiNoRegister+0x64>)
 8002f50:	218c      	movs	r1, #140	; 0x8c
 8002f52:	4811      	ldr	r0, [pc, #68]	; (8002f98 <SPI_WriteMultiNoRegister+0x68>)
 8002f54:	f006 f882 	bl	800905c <printf>
 8002f58:	f7ff fe50 	bl	8002bfc <__NVIC_SystemReset>
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	4a0c      	ldr	r2, [pc, #48]	; (8002f90 <SPI_WriteMultiNoRegister+0x60>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	bf0c      	ite	eq
 8002f64:	2301      	moveq	r3, #1
 8002f66:	2300      	movne	r3, #0
 8002f68:	b2db      	uxtb	r3, r3
 8002f6a:	75fb      	strb	r3, [r7, #23]
	HAL_SPI_Transmit(&hSPI[id],data,count,100);
 8002f6c:	7dfb      	ldrb	r3, [r7, #23]
 8002f6e:	2258      	movs	r2, #88	; 0x58
 8002f70:	fb02 f303 	mul.w	r3, r2, r3
 8002f74:	4a09      	ldr	r2, [pc, #36]	; (8002f9c <SPI_WriteMultiNoRegister+0x6c>)
 8002f76:	1898      	adds	r0, r3, r2
 8002f78:	88fa      	ldrh	r2, [r7, #6]
 8002f7a:	2364      	movs	r3, #100	; 0x64
 8002f7c:	68b9      	ldr	r1, [r7, #8]
 8002f7e:	f003 fff2 	bl	8006f66 <HAL_SPI_Transmit>
}
 8002f82:	bf00      	nop
 8002f84:	3718      	adds	r7, #24
 8002f86:	46bd      	mov	sp, r7
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	40013000 	.word	0x40013000
 8002f90:	40003800 	.word	0x40003800
 8002f94:	0800fde4 	.word	0x0800fde4
 8002f98:	0800fe04 	.word	0x0800fe04
 8002f9c:	20000b94 	.word	0x20000b94

08002fa0 <TM_SPI_SetDataSize>:
 * @param SPIx le SPI dont on veut rgler la taille des donnes.
 * @param DataSize est la taille des donnes :
 * 						TM_SPI_DataSize_8b  pour configurer le SPI en mode 8-bits
 * 						TM_SPI_DataSize_16b pour configurer le SPI en mode 16-bits
 */
TM_SPI_DataSize_t TM_SPI_SetDataSize(SPI_TypeDef* SPIx, TM_SPI_DataSize_t DataSize) {
 8002fa0:	b480      	push	{r7}
 8002fa2:	b085      	sub	sp, #20
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	460b      	mov	r3, r1
 8002faa:	70fb      	strb	r3, [r7, #3]
	TM_SPI_DataSize_t status = (SPIx->CR1 & SPI_CR1_DFF) ? TM_SPI_DataSize_16b : TM_SPI_DataSize_8b;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	bf14      	ite	ne
 8002fb8:	2301      	movne	r3, #1
 8002fba:	2300      	moveq	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	73fb      	strb	r3, [r7, #15]
	SPI_ID_e id = ((SPIx == SPI2)?SPI2_ID:SPI1_ID);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a1e      	ldr	r2, [pc, #120]	; (800303c <TM_SPI_SetDataSize+0x9c>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	bf0c      	ite	eq
 8002fc8:	2301      	moveq	r3, #1
 8002fca:	2300      	movne	r3, #0
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	73bb      	strb	r3, [r7, #14]

	/* Disable SPI first */
	SPIx->CR1 &= ~SPI_CR1_SPE;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	601a      	str	r2, [r3, #0]

	/* Set proper value */
	if (DataSize == TM_SPI_DataSize_16b) {
 8002fdc:	78fb      	ldrb	r3, [r7, #3]
 8002fde:	2b01      	cmp	r3, #1
 8002fe0:	d110      	bne.n	8003004 <TM_SPI_SetDataSize+0x64>
		hSPI[id].Init.DataSize = SPI_DATASIZE_16BIT;
 8002fe2:	7bbb      	ldrb	r3, [r7, #14]
 8002fe4:	4a16      	ldr	r2, [pc, #88]	; (8003040 <TM_SPI_SetDataSize+0xa0>)
 8002fe6:	2158      	movs	r1, #88	; 0x58
 8002fe8:	fb01 f303 	mul.w	r3, r1, r3
 8002fec:	4413      	add	r3, r2
 8002fee:	330c      	adds	r3, #12
 8002ff0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002ff4:	601a      	str	r2, [r3, #0]
		/* Set bit for frame */
		SPIx->CR1 |= SPI_CR1_DFF;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	601a      	str	r2, [r3, #0]
 8003002:	e00e      	b.n	8003022 <TM_SPI_SetDataSize+0x82>
	} else {
		hSPI[id].Init.DataSize = SPI_DATASIZE_8BIT;
 8003004:	7bbb      	ldrb	r3, [r7, #14]
 8003006:	4a0e      	ldr	r2, [pc, #56]	; (8003040 <TM_SPI_SetDataSize+0xa0>)
 8003008:	2158      	movs	r1, #88	; 0x58
 800300a:	fb01 f303 	mul.w	r3, r1, r3
 800300e:	4413      	add	r3, r2
 8003010:	330c      	adds	r3, #12
 8003012:	2200      	movs	r2, #0
 8003014:	601a      	str	r2, [r3, #0]
		/* Clear bit for frame */
		SPIx->CR1 &= ~SPI_CR1_DFF;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	601a      	str	r2, [r3, #0]
	}

	/* Enable SPI back */
	SPIx->CR1 |= SPI_CR1_SPE;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	601a      	str	r2, [r3, #0]

	/* Return status */
	return status;
 800302e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003030:	4618      	mov	r0, r3
 8003032:	3714      	adds	r7, #20
 8003034:	46bd      	mov	sp, r7
 8003036:	bc80      	pop	{r7}
 8003038:	4770      	bx	lr
 800303a:	bf00      	nop
 800303c:	40003800 	.word	0x40003800
 8003040:	20000b94 	.word	0x20000b94

08003044 <__NVIC_SystemReset>:
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003048:	f3bf 8f4f 	dsb	sy
}
 800304c:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800304e:	4b06      	ldr	r3, [pc, #24]	; (8003068 <__NVIC_SystemReset+0x24>)
 8003050:	68db      	ldr	r3, [r3, #12]
 8003052:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003056:	4904      	ldr	r1, [pc, #16]	; (8003068 <__NVIC_SystemReset+0x24>)
 8003058:	4b04      	ldr	r3, [pc, #16]	; (800306c <__NVIC_SystemReset+0x28>)
 800305a:	4313      	orrs	r3, r2
 800305c:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800305e:	f3bf 8f4f 	dsb	sy
}
 8003062:	bf00      	nop
    __NOP();
 8003064:	bf00      	nop
 8003066:	e7fd      	b.n	8003064 <__NVIC_SystemReset+0x20>
 8003068:	e000ed00 	.word	0xe000ed00
 800306c:	05fa0004 	.word	0x05fa0004

08003070 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8003074:	f7ff fd46 	bl	8002b04 <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 8003078:	f000 f809 	bl	800308e <SYS_ClockConfig>
}
 800307c:	bf00      	nop
 800307e:	bd80      	pop	{r7, pc}

08003080 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003084:	2003      	movs	r0, #3
 8003086:	f002 ffcd 	bl	8006024 <HAL_NVIC_SetPriorityGrouping>
}
 800308a:	bf00      	nop
 800308c:	bd80      	pop	{r7, pc}

0800308e <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b090      	sub	sp, #64	; 0x40
 8003092:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8003094:	f107 0318 	add.w	r3, r7, #24
 8003098:	2228      	movs	r2, #40	; 0x28
 800309a:	2100      	movs	r1, #0
 800309c:	4618      	mov	r0, r3
 800309e:	f005 ffc9 	bl	8009034 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 80030a2:	2302      	movs	r3, #2
 80030a4:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80030a6:	2300      	movs	r3, #0
 80030a8:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 80030aa:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80030ae:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80030b0:	2302      	movs	r3, #2
 80030b2:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80030b4:	2310      	movs	r3, #16
 80030b6:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 80030b8:	2301      	movs	r3, #1
 80030ba:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 80030bc:	2300      	movs	r3, #0
 80030be:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 80030c0:	2300      	movs	r3, #0
 80030c2:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 80030c4:	f107 0318 	add.w	r3, r7, #24
 80030c8:	4618      	mov	r0, r3
 80030ca:	f003 fb29 	bl	8006720 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80030ce:	2300      	movs	r3, #0
 80030d0:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80030d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030d6:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80030d8:	2300      	movs	r3, #0
 80030da:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80030dc:	2302      	movs	r3, #2
 80030de:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80030e0:	230f      	movs	r3, #15
 80030e2:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80030e4:	1d3b      	adds	r3, r7, #4
 80030e6:	2102      	movs	r1, #2
 80030e8:	4618      	mov	r0, r3
 80030ea:	f003 fd99 	bl	8006c20 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 80030ee:	f001 fc57 	bl	80049a0 <SystemCoreClockUpdate>
}
 80030f2:	bf00      	nop
 80030f4:	3740      	adds	r7, #64	; 0x40
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
	...

080030fc <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8003104:	2204      	movs	r2, #4
 8003106:	4902      	ldr	r1, [pc, #8]	; (8003110 <_exit+0x14>)
 8003108:	2001      	movs	r0, #1
 800310a:	f000 f8db 	bl	80032c4 <_write>
	while (1) {
 800310e:	e7fe      	b.n	800310e <_exit+0x12>
 8003110:	0800fe40 	.word	0x0800fe40

08003114 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003124:	605a      	str	r2, [r3, #4]
	return 0;
 8003126:	2300      	movs	r3, #0
}
 8003128:	4618      	mov	r0, r3
 800312a:	370c      	adds	r7, #12
 800312c:	46bd      	mov	sp, r7
 800312e:	bc80      	pop	{r7}
 8003130:	4770      	bx	lr

08003132 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8003132:	b480      	push	{r7}
 8003134:	af00      	add	r7, sp, #0
	return 1;
 8003136:	2301      	movs	r3, #1
}
 8003138:	4618      	mov	r0, r3
 800313a:	46bd      	mov	sp, r7
 800313c:	bc80      	pop	{r7}
 800313e:	4770      	bx	lr

08003140 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8003140:	b580      	push	{r7, lr}
 8003142:	b082      	sub	sp, #8
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800314a:	f005 fcff 	bl	8008b4c <__errno>
 800314e:	4603      	mov	r3, r0
 8003150:	2216      	movs	r2, #22
 8003152:	601a      	str	r2, [r3, #0]
	return (-1);
 8003154:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003158:	4618      	mov	r0, r3
 800315a:	3708      	adds	r7, #8
 800315c:	46bd      	mov	sp, r7
 800315e:	bd80      	pop	{r7, pc}

08003160 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b084      	sub	sp, #16
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003168:	4b11      	ldr	r3, [pc, #68]	; (80031b0 <_sbrk+0x50>)
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d102      	bne.n	8003176 <_sbrk+0x16>
		heap_end = &end;
 8003170:	4b0f      	ldr	r3, [pc, #60]	; (80031b0 <_sbrk+0x50>)
 8003172:	4a10      	ldr	r2, [pc, #64]	; (80031b4 <_sbrk+0x54>)
 8003174:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003176:	4b0e      	ldr	r3, [pc, #56]	; (80031b0 <_sbrk+0x50>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800317c:	4b0c      	ldr	r3, [pc, #48]	; (80031b0 <_sbrk+0x50>)
 800317e:	681a      	ldr	r2, [r3, #0]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	4413      	add	r3, r2
 8003184:	466a      	mov	r2, sp
 8003186:	4293      	cmp	r3, r2
 8003188:	d907      	bls.n	800319a <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800318a:	f005 fcdf 	bl	8008b4c <__errno>
 800318e:	4603      	mov	r3, r0
 8003190:	220c      	movs	r2, #12
 8003192:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8003194:	f04f 33ff 	mov.w	r3, #4294967295
 8003198:	e006      	b.n	80031a8 <_sbrk+0x48>
	}

	heap_end += incr;
 800319a:	4b05      	ldr	r3, [pc, #20]	; (80031b0 <_sbrk+0x50>)
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4413      	add	r3, r2
 80031a2:	4a03      	ldr	r2, [pc, #12]	; (80031b0 <_sbrk+0x50>)
 80031a4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80031a6:	68fb      	ldr	r3, [r7, #12]
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3710      	adds	r7, #16
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}
 80031b0:	20000c4c 	.word	0x20000c4c
 80031b4:	20001100 	.word	0x20001100

080031b8 <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b084      	sub	sp, #16
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 80031c2:	f005 fcc3 	bl	8008b4c <__errno>
 80031c6:	4603      	mov	r3, r0
 80031c8:	2200      	movs	r2, #0
 80031ca:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80031cc:	6838      	ldr	r0, [r7, #0]
 80031ce:	f7ff ffc7 	bl	8003160 <_sbrk>
 80031d2:	60f8      	str	r0, [r7, #12]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031da:	d10b      	bne.n	80031f4 <_sbrk_r+0x3c>
 80031dc:	f005 fcb6 	bl	8008b4c <__errno>
 80031e0:	4603      	mov	r3, r0
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d005      	beq.n	80031f4 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80031e8:	f005 fcb0 	bl	8008b4c <__errno>
 80031ec:	4603      	mov	r3, r0
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	601a      	str	r2, [r3, #0]
  return ret;
 80031f4:	68fb      	ldr	r3, [r7, #12]
}
 80031f6:	4618      	mov	r0, r3
 80031f8:	3710      	adds	r7, #16
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
	...

08003200 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	4603      	mov	r3, r0
 8003208:	71fb      	strb	r3, [r7, #7]
 800320a:	460b      	mov	r3, r1
 800320c:	71bb      	strb	r3, [r7, #6]
 800320e:	4613      	mov	r3, r2
 8003210:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8003212:	4b08      	ldr	r3, [pc, #32]	; (8003234 <SYS_set_std_usart+0x34>)
 8003214:	4a08      	ldr	r2, [pc, #32]	; (8003238 <SYS_set_std_usart+0x38>)
 8003216:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8003218:	4a08      	ldr	r2, [pc, #32]	; (800323c <SYS_set_std_usart+0x3c>)
 800321a:	79fb      	ldrb	r3, [r7, #7]
 800321c:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 800321e:	4a08      	ldr	r2, [pc, #32]	; (8003240 <SYS_set_std_usart+0x40>)
 8003220:	79bb      	ldrb	r3, [r7, #6]
 8003222:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8003224:	4a07      	ldr	r2, [pc, #28]	; (8003244 <SYS_set_std_usart+0x44>)
 8003226:	797b      	ldrb	r3, [r7, #5]
 8003228:	7013      	strb	r3, [r2, #0]
}
 800322a:	bf00      	nop
 800322c:	370c      	adds	r7, #12
 800322e:	46bd      	mov	sp, r7
 8003230:	bc80      	pop	{r7}
 8003232:	4770      	bx	lr
 8003234:	20000c48 	.word	0x20000c48
 8003238:	e5e0e5e0 	.word	0xe5e0e5e0
 800323c:	20000c46 	.word	0x20000c46
 8003240:	20000c44 	.word	0x20000c44
 8003244:	20000c45 	.word	0x20000c45

08003248 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8003248:	b580      	push	{r7, lr}
 800324a:	b088      	sub	sp, #32
 800324c:	af00      	add	r7, sp, #0
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	60b9      	str	r1, [r7, #8]
 8003252:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8003254:	2300      	movs	r3, #0
 8003256:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d122      	bne.n	80032a4 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 800325e:	2300      	movs	r3, #0
 8003260:	61fb      	str	r3, [r7, #28]
 8003262:	e01a      	b.n	800329a <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8003264:	bf00      	nop
 8003266:	4b16      	ldr	r3, [pc, #88]	; (80032c0 <_read+0x78>)
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	f000 ffc6 	bl	80041fc <UART_data_ready>
 8003270:	4603      	mov	r3, r0
 8003272:	2b00      	cmp	r3, #0
 8003274:	d0f7      	beq.n	8003266 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8003276:	4b12      	ldr	r3, [pc, #72]	; (80032c0 <_read+0x78>)
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	4618      	mov	r0, r3
 800327c:	f000 ffdc 	bl	8004238 <UART_get_next_byte>
 8003280:	4603      	mov	r3, r0
 8003282:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	1c5a      	adds	r2, r3, #1
 8003288:	60ba      	str	r2, [r7, #8]
 800328a:	7dfa      	ldrb	r2, [r7, #23]
 800328c:	701a      	strb	r2, [r3, #0]
				num++;
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	3301      	adds	r3, #1
 8003292:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	3301      	adds	r3, #1
 8003298:	61fb      	str	r3, [r7, #28]
 800329a:	69fa      	ldr	r2, [r7, #28]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	429a      	cmp	r2, r3
 80032a0:	dbe0      	blt.n	8003264 <_read+0x1c>
			}
			break;
 80032a2:	e007      	b.n	80032b4 <_read+0x6c>
		default:
			errno = EBADF;
 80032a4:	f005 fc52 	bl	8008b4c <__errno>
 80032a8:	4603      	mov	r3, r0
 80032aa:	2209      	movs	r2, #9
 80032ac:	601a      	str	r2, [r3, #0]
			return -1;
 80032ae:	f04f 33ff 	mov.w	r3, #4294967295
 80032b2:	e000      	b.n	80032b6 <_read+0x6e>
	}
	return num;
 80032b4:	69bb      	ldr	r3, [r7, #24]
}
 80032b6:	4618      	mov	r0, r3
 80032b8:	3720      	adds	r7, #32
 80032ba:	46bd      	mov	sp, r7
 80032bc:	bd80      	pop	{r7, pc}
 80032be:	bf00      	nop
 80032c0:	20000c46 	.word	0x20000c46

080032c4 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b086      	sub	sp, #24
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d003      	beq.n	80032de <_write+0x1a>
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d014      	beq.n	8003306 <_write+0x42>
 80032dc:	e027      	b.n	800332e <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 80032de:	2300      	movs	r3, #0
 80032e0:	617b      	str	r3, [r7, #20]
 80032e2:	e00b      	b.n	80032fc <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 80032e4:	4b18      	ldr	r3, [pc, #96]	; (8003348 <_write+0x84>)
 80032e6:	7818      	ldrb	r0, [r3, #0]
 80032e8:	68bb      	ldr	r3, [r7, #8]
 80032ea:	1c5a      	adds	r2, r3, #1
 80032ec:	60ba      	str	r2, [r7, #8]
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	4619      	mov	r1, r3
 80032f2:	f000 fffd 	bl	80042f0 <UART_putc>
			for (n = 0; n < len; n++)
 80032f6:	697b      	ldr	r3, [r7, #20]
 80032f8:	3301      	adds	r3, #1
 80032fa:	617b      	str	r3, [r7, #20]
 80032fc:	697a      	ldr	r2, [r7, #20]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	429a      	cmp	r2, r3
 8003302:	dbef      	blt.n	80032e4 <_write+0x20>
#endif
			}
			break;
 8003304:	e01b      	b.n	800333e <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8003306:	2300      	movs	r3, #0
 8003308:	617b      	str	r3, [r7, #20]
 800330a:	e00b      	b.n	8003324 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 800330c:	4b0f      	ldr	r3, [pc, #60]	; (800334c <_write+0x88>)
 800330e:	7818      	ldrb	r0, [r3, #0]
 8003310:	68bb      	ldr	r3, [r7, #8]
 8003312:	1c5a      	adds	r2, r3, #1
 8003314:	60ba      	str	r2, [r7, #8]
 8003316:	781b      	ldrb	r3, [r3, #0]
 8003318:	4619      	mov	r1, r3
 800331a:	f000 ffe9 	bl	80042f0 <UART_putc>
			for (n = 0; n < len; n++)
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	3301      	adds	r3, #1
 8003322:	617b      	str	r3, [r7, #20]
 8003324:	697a      	ldr	r2, [r7, #20]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	429a      	cmp	r2, r3
 800332a:	dbef      	blt.n	800330c <_write+0x48>
#endif
			}
			break;
 800332c:	e007      	b.n	800333e <_write+0x7a>
		default:
			errno = EBADF;
 800332e:	f005 fc0d 	bl	8008b4c <__errno>
 8003332:	4603      	mov	r3, r0
 8003334:	2209      	movs	r2, #9
 8003336:	601a      	str	r2, [r3, #0]
			return -1;
 8003338:	f04f 33ff 	mov.w	r3, #4294967295
 800333c:	e000      	b.n	8003340 <_write+0x7c>
	}
	return len;
 800333e:	687b      	ldr	r3, [r7, #4]
}
 8003340:	4618      	mov	r0, r3
 8003342:	3718      	adds	r7, #24
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	20000c44 	.word	0x20000c44
 800334c:	20000c45 	.word	0x20000c45

08003350 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8003350:	b40f      	push	{r0, r1, r2, r3}
 8003352:	b580      	push	{r7, lr}
 8003354:	b0c2      	sub	sp, #264	; 0x108
 8003356:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8003358:	f507 738a 	add.w	r3, r7, #276	; 0x114
 800335c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8003360:	4638      	mov	r0, r7
 8003362:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003366:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 800336a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800336e:	f008 fbcf 	bl	800bb10 <vsnprintf>
 8003372:	4603      	mov	r3, r0
 8003374:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8003378:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800337c:	2bff      	cmp	r3, #255	; 0xff
 800337e:	d902      	bls.n	8003386 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8003380:	23ff      	movs	r3, #255	; 0xff
 8003382:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8003386:	463b      	mov	r3, r7
 8003388:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800338c:	4619      	mov	r1, r3
 800338e:	2001      	movs	r0, #1
 8003390:	f000 fff0 	bl	8004374 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8003394:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8003398:	4618      	mov	r0, r3
 800339a:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800339e:	46bd      	mov	sp, r7
 80033a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80033a4:	b004      	add	sp, #16
 80033a6:	4770      	bx	lr

080033a8 <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b086      	sub	sp, #24
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 80033b2:	4b52      	ldr	r3, [pc, #328]	; (80034fc <dump_trap_info+0x154>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	4a52      	ldr	r2, [pc, #328]	; (8003500 <dump_trap_info+0x158>)
 80033b8:	4293      	cmp	r3, r2
 80033ba:	d001      	beq.n	80033c0 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80033bc:	f7ff fe42 	bl	8003044 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80033c0:	f3ef 8305 	mrs	r3, IPSR
 80033c4:	60fb      	str	r3, [r7, #12]
  return(result);
 80033c6:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	4619      	mov	r1, r3
 80033cc:	484d      	ldr	r0, [pc, #308]	; (8003504 <dump_trap_info+0x15c>)
 80033ce:	f7ff ffbf 	bl	8003350 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 80033d2:	683b      	ldr	r3, [r7, #0]
 80033d4:	f003 0308 	and.w	r3, r3, #8
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d003      	beq.n	80033e4 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80033dc:	484a      	ldr	r0, [pc, #296]	; (8003508 <dump_trap_info+0x160>)
 80033de:	f7ff ffb7 	bl	8003350 <dump_printf>
 80033e2:	e002      	b.n	80033ea <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80033e4:	4849      	ldr	r0, [pc, #292]	; (800350c <dump_trap_info+0x164>)
 80033e6:	f7ff ffb3 	bl	8003350 <dump_printf>

	int offset, i;
	offset = 0;
 80033ea:	2300      	movs	r3, #0
 80033ec:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80033ee:	4848      	ldr	r0, [pc, #288]	; (8003510 <dump_trap_info+0x168>)
 80033f0:	f7ff ffae 	bl	8003350 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	009b      	lsls	r3, r3, #2
 80033f8:	687a      	ldr	r2, [r7, #4]
 80033fa:	4413      	add	r3, r2
 80033fc:	6819      	ldr	r1, [r3, #0]
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	3301      	adds	r3, #1
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	687a      	ldr	r2, [r7, #4]
 8003406:	4413      	add	r3, r2
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	461a      	mov	r2, r3
 800340c:	4841      	ldr	r0, [pc, #260]	; (8003514 <dump_trap_info+0x16c>)
 800340e:	f7ff ff9f 	bl	8003350 <dump_printf>
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	3302      	adds	r3, #2
 8003416:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	009b      	lsls	r3, r3, #2
 800341c:	687a      	ldr	r2, [r7, #4]
 800341e:	4413      	add	r3, r2
 8003420:	6819      	ldr	r1, [r3, #0]
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	3301      	adds	r3, #1
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	687a      	ldr	r2, [r7, #4]
 800342a:	4413      	add	r3, r2
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	461a      	mov	r2, r3
 8003430:	4839      	ldr	r0, [pc, #228]	; (8003518 <dump_trap_info+0x170>)
 8003432:	f7ff ff8d 	bl	8003350 <dump_printf>
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	3302      	adds	r3, #2
 800343a:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	1c5a      	adds	r2, r3, #1
 8003440:	617a      	str	r2, [r7, #20]
 8003442:	009b      	lsls	r3, r3, #2
 8003444:	687a      	ldr	r2, [r7, #4]
 8003446:	4413      	add	r3, r2
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4619      	mov	r1, r3
 800344c:	4833      	ldr	r0, [pc, #204]	; (800351c <dump_trap_info+0x174>)
 800344e:	f7ff ff7f 	bl	8003350 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	617a      	str	r2, [r7, #20]
 8003458:	009b      	lsls	r3, r3, #2
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	4413      	add	r3, r2
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4619      	mov	r1, r3
 8003462:	482f      	ldr	r0, [pc, #188]	; (8003520 <dump_trap_info+0x178>)
 8003464:	f7ff ff74 	bl	8003350 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8003468:	697b      	ldr	r3, [r7, #20]
 800346a:	1c5a      	adds	r2, r3, #1
 800346c:	617a      	str	r2, [r7, #20]
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	687a      	ldr	r2, [r7, #4]
 8003472:	4413      	add	r3, r2
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4619      	mov	r1, r3
 8003478:	482a      	ldr	r0, [pc, #168]	; (8003524 <dump_trap_info+0x17c>)
 800347a:	f7ff ff69 	bl	8003350 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	1c5a      	adds	r2, r3, #1
 8003482:	617a      	str	r2, [r7, #20]
 8003484:	009b      	lsls	r3, r3, #2
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	4413      	add	r3, r2
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4619      	mov	r1, r3
 800348e:	4826      	ldr	r0, [pc, #152]	; (8003528 <dump_trap_info+0x180>)
 8003490:	f7ff ff5e 	bl	8003350 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8003494:	4825      	ldr	r0, [pc, #148]	; (800352c <dump_trap_info+0x184>)
 8003496:	f7ff ff5b 	bl	8003350 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 800349a:	2300      	movs	r3, #0
 800349c:	613b      	str	r3, [r7, #16]
 800349e:	e019      	b.n	80034d4 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	3301      	adds	r3, #1
 80034a4:	f003 0303 	and.w	r3, r3, #3
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d105      	bne.n	80034b8 <dump_trap_info+0x110>
 80034ac:	693b      	ldr	r3, [r7, #16]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d002      	beq.n	80034b8 <dump_trap_info+0x110>
			dump_printf("\n");
 80034b2:	481f      	ldr	r0, [pc, #124]	; (8003530 <dump_trap_info+0x188>)
 80034b4:	f7ff ff4c 	bl	8003350 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 80034b8:	697b      	ldr	r3, [r7, #20]
 80034ba:	1c5a      	adds	r2, r3, #1
 80034bc:	617a      	str	r2, [r7, #20]
 80034be:	009b      	lsls	r3, r3, #2
 80034c0:	687a      	ldr	r2, [r7, #4]
 80034c2:	4413      	add	r3, r2
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4619      	mov	r1, r3
 80034c8:	481a      	ldr	r0, [pc, #104]	; (8003534 <dump_trap_info+0x18c>)
 80034ca:	f7ff ff41 	bl	8003350 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80034ce:	693b      	ldr	r3, [r7, #16]
 80034d0:	3301      	adds	r3, #1
 80034d2:	613b      	str	r3, [r7, #16]
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	2b1f      	cmp	r3, #31
 80034d8:	dc06      	bgt.n	80034e8 <dump_trap_info+0x140>
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	4413      	add	r3, r2
 80034e2:	4a15      	ldr	r2, [pc, #84]	; (8003538 <dump_trap_info+0x190>)
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d3db      	bcc.n	80034a0 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80034e8:	4811      	ldr	r0, [pc, #68]	; (8003530 <dump_trap_info+0x188>)
 80034ea:	f7ff ff31 	bl	8003350 <dump_printf>


	dump_printf("END of Fault Handler\n");
 80034ee:	4813      	ldr	r0, [pc, #76]	; (800353c <dump_trap_info+0x194>)
 80034f0:	f7ff ff2e 	bl	8003350 <dump_printf>
}
 80034f4:	bf00      	nop
 80034f6:	3718      	adds	r7, #24
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}
 80034fc:	20000c48 	.word	0x20000c48
 8003500:	e5e0e5e0 	.word	0xe5e0e5e0
 8003504:	0800fe84 	.word	0x0800fe84
 8003508:	0800fea4 	.word	0x0800fea4
 800350c:	0800febc 	.word	0x0800febc
 8003510:	0800fed8 	.word	0x0800fed8
 8003514:	0800feec 	.word	0x0800feec
 8003518:	0800ff0c 	.word	0x0800ff0c
 800351c:	0800ff2c 	.word	0x0800ff2c
 8003520:	0800ff3c 	.word	0x0800ff3c
 8003524:	0800ff50 	.word	0x0800ff50
 8003528:	0800ff64 	.word	0x0800ff64
 800352c:	0800ff78 	.word	0x0800ff78
 8003530:	0800ff88 	.word	0x0800ff88
 8003534:	0800ff8c 	.word	0x0800ff8c
 8003538:	20005000 	.word	0x20005000
 800353c:	0800ff98 	.word	0x0800ff98

08003540 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
 8003540:	f01e 0f04 	tst.w	lr, #4
 8003544:	bf0c      	ite	eq
 8003546:	f3ef 8008 	mrseq	r0, MSP
 800354a:	f3ef 8009 	mrsne	r0, PSP
 800354e:	4671      	mov	r1, lr
 8003550:	f7ff bf2a 	b.w	80033a8 <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8003554:	bf00      	nop
	...

08003558 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 800355c:	4802      	ldr	r0, [pc, #8]	; (8003568 <NMI_Handler+0x10>)
 800355e:	f7ff fef7 	bl	8003350 <dump_printf>
}
 8003562:	bf00      	nop
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	0800ffb0 	.word	0x0800ffb0

0800356c <SVC_Handler>:

void SVC_Handler(void)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8003570:	4802      	ldr	r0, [pc, #8]	; (800357c <SVC_Handler+0x10>)
 8003572:	f7ff feed 	bl	8003350 <dump_printf>
}
 8003576:	bf00      	nop
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	0800ffc4 	.word	0x0800ffc4

08003580 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8003584:	4802      	ldr	r0, [pc, #8]	; (8003590 <DebugMon_Handler+0x10>)
 8003586:	f7ff fee3 	bl	8003350 <dump_printf>
}
 800358a:	bf00      	nop
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	0800ffe4 	.word	0x0800ffe4

08003594 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8003598:	4802      	ldr	r0, [pc, #8]	; (80035a4 <PendSV_Handler+0x10>)
 800359a:	f7ff fed9 	bl	8003350 <dump_printf>
}
 800359e:	bf00      	nop
 80035a0:	bd80      	pop	{r7, pc}
 80035a2:	bf00      	nop
 80035a4:	08010000 	.word	0x08010000

080035a8 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 80035a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80035ac:	b090      	sub	sp, #64	; 0x40
 80035ae:	af00      	add	r7, sp, #0
 80035b0:	4603      	mov	r3, r0
 80035b2:	60b9      	str	r1, [r7, #8]
 80035b4:	607a      	str	r2, [r7, #4]
 80035b6:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 80035b8:	7bfb      	ldrb	r3, [r7, #15]
 80035ba:	2b03      	cmp	r3, #3
 80035bc:	d83e      	bhi.n	800363c <TIMER_run_us+0x94>
 80035be:	a201      	add	r2, pc, #4	; (adr r2, 80035c4 <TIMER_run_us+0x1c>)
 80035c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035c4:	080035d5 	.word	0x080035d5
 80035c8:	080035ef 	.word	0x080035ef
 80035cc:	08003609 	.word	0x08003609
 80035d0:	08003623 	.word	0x08003623
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 80035d4:	4b94      	ldr	r3, [pc, #592]	; (8003828 <TIMER_run_us+0x280>)
 80035d6:	699b      	ldr	r3, [r3, #24]
 80035d8:	4a93      	ldr	r2, [pc, #588]	; (8003828 <TIMER_run_us+0x280>)
 80035da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80035de:	6193      	str	r3, [r2, #24]
 80035e0:	4b91      	ldr	r3, [pc, #580]	; (8003828 <TIMER_run_us+0x280>)
 80035e2:	699b      	ldr	r3, [r3, #24]
 80035e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80035e8:	61fb      	str	r3, [r7, #28]
 80035ea:	69fb      	ldr	r3, [r7, #28]
			break;
 80035ec:	e027      	b.n	800363e <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 80035ee:	4b8e      	ldr	r3, [pc, #568]	; (8003828 <TIMER_run_us+0x280>)
 80035f0:	69db      	ldr	r3, [r3, #28]
 80035f2:	4a8d      	ldr	r2, [pc, #564]	; (8003828 <TIMER_run_us+0x280>)
 80035f4:	f043 0301 	orr.w	r3, r3, #1
 80035f8:	61d3      	str	r3, [r2, #28]
 80035fa:	4b8b      	ldr	r3, [pc, #556]	; (8003828 <TIMER_run_us+0x280>)
 80035fc:	69db      	ldr	r3, [r3, #28]
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	61bb      	str	r3, [r7, #24]
 8003604:	69bb      	ldr	r3, [r7, #24]
			break;
 8003606:	e01a      	b.n	800363e <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8003608:	4b87      	ldr	r3, [pc, #540]	; (8003828 <TIMER_run_us+0x280>)
 800360a:	69db      	ldr	r3, [r3, #28]
 800360c:	4a86      	ldr	r2, [pc, #536]	; (8003828 <TIMER_run_us+0x280>)
 800360e:	f043 0302 	orr.w	r3, r3, #2
 8003612:	61d3      	str	r3, [r2, #28]
 8003614:	4b84      	ldr	r3, [pc, #528]	; (8003828 <TIMER_run_us+0x280>)
 8003616:	69db      	ldr	r3, [r3, #28]
 8003618:	f003 0302 	and.w	r3, r3, #2
 800361c:	617b      	str	r3, [r7, #20]
 800361e:	697b      	ldr	r3, [r7, #20]
			break;
 8003620:	e00d      	b.n	800363e <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 8003622:	4b81      	ldr	r3, [pc, #516]	; (8003828 <TIMER_run_us+0x280>)
 8003624:	69db      	ldr	r3, [r3, #28]
 8003626:	4a80      	ldr	r2, [pc, #512]	; (8003828 <TIMER_run_us+0x280>)
 8003628:	f043 0304 	orr.w	r3, r3, #4
 800362c:	61d3      	str	r3, [r2, #28]
 800362e:	4b7e      	ldr	r3, [pc, #504]	; (8003828 <TIMER_run_us+0x280>)
 8003630:	69db      	ldr	r3, [r3, #28]
 8003632:	f003 0304 	and.w	r3, r3, #4
 8003636:	613b      	str	r3, [r7, #16]
 8003638:	693b      	ldr	r3, [r7, #16]
			break;
 800363a:	e000      	b.n	800363e <TIMER_run_us+0x96>
		default:
			break;
 800363c:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 800363e:	7bfa      	ldrb	r2, [r7, #15]
 8003640:	7bfb      	ldrb	r3, [r7, #15]
 8003642:	497a      	ldr	r1, [pc, #488]	; (800382c <TIMER_run_us+0x284>)
 8003644:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8003648:	4979      	ldr	r1, [pc, #484]	; (8003830 <TIMER_run_us+0x288>)
 800364a:	019b      	lsls	r3, r3, #6
 800364c:	440b      	add	r3, r1
 800364e:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8003650:	7bfb      	ldrb	r3, [r7, #15]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d10d      	bne.n	8003672 <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8003656:	f003 fc4b 	bl	8006ef0 <HAL_RCC_GetPCLK2Freq>
 800365a:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 800365c:	4b72      	ldr	r3, [pc, #456]	; (8003828 <TIMER_run_us+0x280>)
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	0adb      	lsrs	r3, r3, #11
 8003662:	f003 0307 	and.w	r3, r3, #7
 8003666:	2b00      	cmp	r3, #0
 8003668:	d010      	beq.n	800368c <TIMER_run_us+0xe4>
			freq *= 2;
 800366a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003670:	e00c      	b.n	800368c <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8003672:	f003 fc29 	bl	8006ec8 <HAL_RCC_GetPCLK1Freq>
 8003676:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8003678:	4b6b      	ldr	r3, [pc, #428]	; (8003828 <TIMER_run_us+0x280>)
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	0a1b      	lsrs	r3, r3, #8
 800367e:	f003 0307 	and.w	r3, r3, #7
 8003682:	2b00      	cmp	r3, #0
 8003684:	d002      	beq.n	800368c <TIMER_run_us+0xe4>
			freq *= 2;
 8003686:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003688:	005b      	lsls	r3, r3, #1
 800368a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 800368c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800368e:	461a      	mov	r2, r3
 8003690:	f04f 0300 	mov.w	r3, #0
 8003694:	a162      	add	r1, pc, #392	; (adr r1, 8003820 <TIMER_run_us+0x278>)
 8003696:	e9d1 0100 	ldrd	r0, r1, [r1]
 800369a:	f7fd fd39 	bl	8001110 <__aeabi_ldivmod>
 800369e:	4602      	mov	r2, r0
 80036a0:	460b      	mov	r3, r1
 80036a2:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	461c      	mov	r4, r3
 80036aa:	f04f 0500 	mov.w	r5, #0
 80036ae:	4622      	mov	r2, r4
 80036b0:	462b      	mov	r3, r5
 80036b2:	f04f 0000 	mov.w	r0, #0
 80036b6:	f04f 0100 	mov.w	r1, #0
 80036ba:	0159      	lsls	r1, r3, #5
 80036bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036c0:	0150      	lsls	r0, r2, #5
 80036c2:	4602      	mov	r2, r0
 80036c4:	460b      	mov	r3, r1
 80036c6:	1b12      	subs	r2, r2, r4
 80036c8:	eb63 0305 	sbc.w	r3, r3, r5
 80036cc:	f04f 0000 	mov.w	r0, #0
 80036d0:	f04f 0100 	mov.w	r1, #0
 80036d4:	0259      	lsls	r1, r3, #9
 80036d6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80036da:	0250      	lsls	r0, r2, #9
 80036dc:	4602      	mov	r2, r0
 80036de:	460b      	mov	r3, r1
 80036e0:	1912      	adds	r2, r2, r4
 80036e2:	eb45 0303 	adc.w	r3, r5, r3
 80036e6:	f04f 0000 	mov.w	r0, #0
 80036ea:	f04f 0100 	mov.w	r1, #0
 80036ee:	0199      	lsls	r1, r3, #6
 80036f0:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80036f4:	0190      	lsls	r0, r2, #6
 80036f6:	1a80      	subs	r0, r0, r2
 80036f8:	eb61 0103 	sbc.w	r1, r1, r3
 80036fc:	eb10 0804 	adds.w	r8, r0, r4
 8003700:	eb41 0905 	adc.w	r9, r1, r5
 8003704:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003708:	4640      	mov	r0, r8
 800370a:	4649      	mov	r1, r9
 800370c:	f7fd fd50 	bl	80011b0 <__aeabi_uldivmod>
 8003710:	4602      	mov	r2, r0
 8003712:	460b      	mov	r3, r1
 8003714:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8003718:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800371c:	2b00      	cmp	r3, #0
 800371e:	bf08      	it	eq
 8003720:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8003724:	d329      	bcc.n	800377a <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8003726:	2301      	movs	r3, #1
 8003728:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 800372a:	e00e      	b.n	800374a <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 800372c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800372e:	005b      	lsls	r3, r3, #1
 8003730:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8003732:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003736:	f04f 0200 	mov.w	r2, #0
 800373a:	f04f 0300 	mov.w	r3, #0
 800373e:	0842      	lsrs	r2, r0, #1
 8003740:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8003744:	084b      	lsrs	r3, r1, #1
 8003746:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 800374a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800374e:	2b00      	cmp	r3, #0
 8003750:	bf08      	it	eq
 8003752:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8003756:	d2e9      	bcs.n	800372c <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8003758:	7bfb      	ldrb	r3, [r7, #15]
 800375a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800375c:	3a01      	subs	r2, #1
 800375e:	4934      	ldr	r1, [pc, #208]	; (8003830 <TIMER_run_us+0x288>)
 8003760:	019b      	lsls	r3, r3, #6
 8003762:	440b      	add	r3, r1
 8003764:	3304      	adds	r3, #4
 8003766:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8003768:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800376a:	7bfb      	ldrb	r3, [r7, #15]
 800376c:	3a01      	subs	r2, #1
 800376e:	4930      	ldr	r1, [pc, #192]	; (8003830 <TIMER_run_us+0x288>)
 8003770:	019b      	lsls	r3, r3, #6
 8003772:	440b      	add	r3, r1
 8003774:	330c      	adds	r3, #12
 8003776:	601a      	str	r2, [r3, #0]
 8003778:	e00e      	b.n	8003798 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 800377a:	7bfb      	ldrb	r3, [r7, #15]
 800377c:	4a2c      	ldr	r2, [pc, #176]	; (8003830 <TIMER_run_us+0x288>)
 800377e:	019b      	lsls	r3, r3, #6
 8003780:	4413      	add	r3, r2
 8003782:	3304      	adds	r3, #4
 8003784:	2200      	movs	r2, #0
 8003786:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8003788:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800378a:	7bfb      	ldrb	r3, [r7, #15]
 800378c:	3a01      	subs	r2, #1
 800378e:	4928      	ldr	r1, [pc, #160]	; (8003830 <TIMER_run_us+0x288>)
 8003790:	019b      	lsls	r3, r3, #6
 8003792:	440b      	add	r3, r1
 8003794:	330c      	adds	r3, #12
 8003796:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003798:	7bfb      	ldrb	r3, [r7, #15]
 800379a:	4a25      	ldr	r2, [pc, #148]	; (8003830 <TIMER_run_us+0x288>)
 800379c:	019b      	lsls	r3, r3, #6
 800379e:	4413      	add	r3, r2
 80037a0:	3310      	adds	r3, #16
 80037a2:	2200      	movs	r2, #0
 80037a4:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 80037a6:	7bfb      	ldrb	r3, [r7, #15]
 80037a8:	4a21      	ldr	r2, [pc, #132]	; (8003830 <TIMER_run_us+0x288>)
 80037aa:	019b      	lsls	r3, r3, #6
 80037ac:	4413      	add	r3, r2
 80037ae:	3308      	adds	r3, #8
 80037b0:	2200      	movs	r2, #0
 80037b2:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 80037b4:	7bfb      	ldrb	r3, [r7, #15]
 80037b6:	019b      	lsls	r3, r3, #6
 80037b8:	4a1d      	ldr	r2, [pc, #116]	; (8003830 <TIMER_run_us+0x288>)
 80037ba:	4413      	add	r3, r2
 80037bc:	4618      	mov	r0, r3
 80037be:	f004 f9f7 	bl	8007bb0 <HAL_TIM_Base_Init>

	if(enable_irq)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d011      	beq.n	80037ec <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 80037c8:	7bfb      	ldrb	r3, [r7, #15]
 80037ca:	4618      	mov	r0, r3
 80037cc:	f000 fbba 	bl	8003f44 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 80037d0:	7bfb      	ldrb	r3, [r7, #15]
 80037d2:	4a18      	ldr	r2, [pc, #96]	; (8003834 <TIMER_run_us+0x28c>)
 80037d4:	56d3      	ldrsb	r3, [r2, r3]
 80037d6:	2201      	movs	r2, #1
 80037d8:	2104      	movs	r1, #4
 80037da:	4618      	mov	r0, r3
 80037dc:	f002 fc2d 	bl	800603a <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80037e0:	7bfb      	ldrb	r3, [r7, #15]
 80037e2:	4a14      	ldr	r2, [pc, #80]	; (8003834 <TIMER_run_us+0x28c>)
 80037e4:	56d3      	ldrsb	r3, [r2, r3]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f002 fc43 	bl	8006072 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 80037ec:	7bfb      	ldrb	r3, [r7, #15]
 80037ee:	019b      	lsls	r3, r3, #6
 80037f0:	4a0f      	ldr	r2, [pc, #60]	; (8003830 <TIMER_run_us+0x288>)
 80037f2:	4413      	add	r3, r2
 80037f4:	4618      	mov	r0, r3
 80037f6:	f004 fa0f 	bl	8007c18 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 80037fa:	7bfb      	ldrb	r3, [r7, #15]
 80037fc:	4a0c      	ldr	r2, [pc, #48]	; (8003830 <TIMER_run_us+0x288>)
 80037fe:	019b      	lsls	r3, r3, #6
 8003800:	4413      	add	r3, r2
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	7bfb      	ldrb	r3, [r7, #15]
 8003808:	4909      	ldr	r1, [pc, #36]	; (8003830 <TIMER_run_us+0x288>)
 800380a:	019b      	lsls	r3, r3, #6
 800380c:	440b      	add	r3, r1
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f042 0201 	orr.w	r2, r2, #1
 8003814:	601a      	str	r2, [r3, #0]
}
 8003816:	bf00      	nop
 8003818:	3740      	adds	r7, #64	; 0x40
 800381a:	46bd      	mov	sp, r7
 800381c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003820:	d4a51000 	.word	0xd4a51000
 8003824:	000000e8 	.word	0x000000e8
 8003828:	40021000 	.word	0x40021000
 800382c:	2000002c 	.word	0x2000002c
 8003830:	20000c50 	.word	0x20000c50
 8003834:	080102c8 	.word	0x080102c8

08003838 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8003838:	b480      	push	{r7}
 800383a:	b083      	sub	sp, #12
 800383c:	af00      	add	r7, sp, #0
 800383e:	4603      	mov	r3, r0
 8003840:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 8003842:	79fb      	ldrb	r3, [r7, #7]
 8003844:	4a05      	ldr	r2, [pc, #20]	; (800385c <TIMER_read+0x24>)
 8003846:	019b      	lsls	r3, r3, #6
 8003848:	4413      	add	r3, r2
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800384e:	b29b      	uxth	r3, r3
}
 8003850:	4618      	mov	r0, r3
 8003852:	370c      	adds	r7, #12
 8003854:	46bd      	mov	sp, r7
 8003856:	bc80      	pop	{r7}
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	20000c50 	.word	0x20000c50

08003860 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8003860:	b480      	push	{r7}
 8003862:	b083      	sub	sp, #12
 8003864:	af00      	add	r7, sp, #0
 8003866:	4603      	mov	r3, r0
 8003868:	460a      	mov	r2, r1
 800386a:	71fb      	strb	r3, [r7, #7]
 800386c:	4613      	mov	r3, r2
 800386e:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8003870:	88bb      	ldrh	r3, [r7, #4]
 8003872:	1e59      	subs	r1, r3, #1
 8003874:	79fb      	ldrb	r3, [r7, #7]
 8003876:	4a0a      	ldr	r2, [pc, #40]	; (80038a0 <TIMER_set_period+0x40>)
 8003878:	019b      	lsls	r3, r3, #6
 800387a:	4413      	add	r3, r2
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	460a      	mov	r2, r1
 8003880:	62da      	str	r2, [r3, #44]	; 0x2c
 8003882:	88bb      	ldrh	r3, [r7, #4]
 8003884:	1e5a      	subs	r2, r3, #1
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	4611      	mov	r1, r2
 800388a:	4a05      	ldr	r2, [pc, #20]	; (80038a0 <TIMER_set_period+0x40>)
 800388c:	019b      	lsls	r3, r3, #6
 800388e:	4413      	add	r3, r2
 8003890:	330c      	adds	r3, #12
 8003892:	6019      	str	r1, [r3, #0]
}
 8003894:	bf00      	nop
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	bc80      	pop	{r7}
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	20000c50 	.word	0x20000c50

080038a4 <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 80038a4:	b480      	push	{r7}
 80038a6:	b083      	sub	sp, #12
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	4603      	mov	r3, r0
 80038ac:	460a      	mov	r2, r1
 80038ae:	71fb      	strb	r3, [r7, #7]
 80038b0:	4613      	mov	r3, r2
 80038b2:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 80038b4:	88bb      	ldrh	r3, [r7, #4]
 80038b6:	1e59      	subs	r1, r3, #1
 80038b8:	79fb      	ldrb	r3, [r7, #7]
 80038ba:	4a05      	ldr	r2, [pc, #20]	; (80038d0 <TIMER_set_prescaler+0x2c>)
 80038bc:	019b      	lsls	r3, r3, #6
 80038be:	4413      	add	r3, r2
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	460a      	mov	r2, r1
 80038c4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80038c6:	bf00      	nop
 80038c8:	370c      	adds	r7, #12
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bc80      	pop	{r7}
 80038ce:	4770      	bx	lr
 80038d0:	20000c50 	.word	0x20000c50

080038d4 <TIMER_enable_PWM>:

void TIMER_enable_PWM(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b092      	sub	sp, #72	; 0x48
 80038d8:	af02      	add	r7, sp, #8
 80038da:	607b      	str	r3, [r7, #4]
 80038dc:	4603      	mov	r3, r0
 80038de:	73fb      	strb	r3, [r7, #15]
 80038e0:	460b      	mov	r3, r1
 80038e2:	81bb      	strh	r3, [r7, #12]
 80038e4:	4613      	mov	r3, r2
 80038e6:	817b      	strh	r3, [r7, #10]
	switch(timer_id)
 80038e8:	7bfb      	ldrb	r3, [r7, #15]
 80038ea:	2b03      	cmp	r3, #3
 80038ec:	f200 8224 	bhi.w	8003d38 <TIMER_enable_PWM+0x464>
 80038f0:	a201      	add	r2, pc, #4	; (adr r2, 80038f8 <TIMER_enable_PWM+0x24>)
 80038f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f6:	bf00      	nop
 80038f8:	08003909 	.word	0x08003909
 80038fc:	08003a49 	.word	0x08003a49
 8003900:	08003bb1 	.word	0x08003bb1
 8003904:	08003ca9 	.word	0x08003ca9
	{
		case TIMER1_ID:
			if(negative_channel)
 8003908:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800390a:	2b00      	cmp	r3, #0
 800390c:	d050      	beq.n	80039b0 <TIMER_enable_PWM+0xdc>
			{
				if(remap)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d011      	beq.n	8003938 <TIMER_enable_PWM+0x64>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 8003914:	4ba3      	ldr	r3, [pc, #652]	; (8003ba4 <TIMER_enable_PWM+0x2d0>)
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	62fb      	str	r3, [r7, #44]	; 0x2c
 800391a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800391c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003920:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003924:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003928:	62fb      	str	r3, [r7, #44]	; 0x2c
 800392a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800392c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003930:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003932:	4a9c      	ldr	r2, [pc, #624]	; (8003ba4 <TIMER_enable_PWM+0x2d0>)
 8003934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003936:	6053      	str	r3, [r2, #4]
				switch(TIM_CHANNEL_x)
 8003938:	89bb      	ldrh	r3, [r7, #12]
 800393a:	2b08      	cmp	r3, #8
 800393c:	d029      	beq.n	8003992 <TIMER_enable_PWM+0xbe>
 800393e:	2b08      	cmp	r3, #8
 8003940:	dc7e      	bgt.n	8003a40 <TIMER_enable_PWM+0x16c>
 8003942:	2b00      	cmp	r3, #0
 8003944:	d002      	beq.n	800394c <TIMER_enable_PWM+0x78>
 8003946:	2b04      	cmp	r3, #4
 8003948:	d014      	beq.n	8003974 <TIMER_enable_PWM+0xa0>
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
 800394a:	e079      	b.n	8003a40 <TIMER_enable_PWM+0x16c>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <TIMER_enable_PWM+0x82>
 8003952:	4895      	ldr	r0, [pc, #596]	; (8003ba8 <TIMER_enable_PWM+0x2d4>)
 8003954:	e000      	b.n	8003958 <TIMER_enable_PWM+0x84>
 8003956:	4895      	ldr	r0, [pc, #596]	; (8003bac <TIMER_enable_PWM+0x2d8>)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <TIMER_enable_PWM+0x8e>
 800395e:	2180      	movs	r1, #128	; 0x80
 8003960:	e001      	b.n	8003966 <TIMER_enable_PWM+0x92>
 8003962:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003966:	2303      	movs	r3, #3
 8003968:	9300      	str	r3, [sp, #0]
 800396a:	2300      	movs	r3, #0
 800396c:	2202      	movs	r2, #2
 800396e:	f7ff f92b 	bl	8002bc8 <BSP_GPIO_PinCfg>
 8003972:	e068      	b.n	8003a46 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d001      	beq.n	800397e <TIMER_enable_PWM+0xaa>
 800397a:	2101      	movs	r1, #1
 800397c:	e001      	b.n	8003982 <TIMER_enable_PWM+0xae>
 800397e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003982:	2303      	movs	r3, #3
 8003984:	9300      	str	r3, [sp, #0]
 8003986:	2300      	movs	r3, #0
 8003988:	2202      	movs	r2, #2
 800398a:	4888      	ldr	r0, [pc, #544]	; (8003bac <TIMER_enable_PWM+0x2d8>)
 800398c:	f7ff f91c 	bl	8002bc8 <BSP_GPIO_PinCfg>
 8003990:	e059      	b.n	8003a46 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <TIMER_enable_PWM+0xc8>
 8003998:	2102      	movs	r1, #2
 800399a:	e001      	b.n	80039a0 <TIMER_enable_PWM+0xcc>
 800399c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80039a0:	2303      	movs	r3, #3
 80039a2:	9300      	str	r3, [sp, #0]
 80039a4:	2300      	movs	r3, #0
 80039a6:	2202      	movs	r2, #2
 80039a8:	4880      	ldr	r0, [pc, #512]	; (8003bac <TIMER_enable_PWM+0x2d8>)
 80039aa:	f7ff f90d 	bl	8002bc8 <BSP_GPIO_PinCfg>
 80039ae:	e04a      	b.n	8003a46 <TIMER_enable_PWM+0x172>
				}
			}
			else
			{
				switch(TIM_CHANNEL_x)
 80039b0:	89bb      	ldrh	r3, [r7, #12]
 80039b2:	2b0c      	cmp	r3, #12
 80039b4:	d846      	bhi.n	8003a44 <TIMER_enable_PWM+0x170>
 80039b6:	a201      	add	r2, pc, #4	; (adr r2, 80039bc <TIMER_enable_PWM+0xe8>)
 80039b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039bc:	080039f1 	.word	0x080039f1
 80039c0:	08003a45 	.word	0x08003a45
 80039c4:	08003a45 	.word	0x08003a45
 80039c8:	08003a45 	.word	0x08003a45
 80039cc:	08003a05 	.word	0x08003a05
 80039d0:	08003a45 	.word	0x08003a45
 80039d4:	08003a45 	.word	0x08003a45
 80039d8:	08003a45 	.word	0x08003a45
 80039dc:	08003a19 	.word	0x08003a19
 80039e0:	08003a45 	.word	0x08003a45
 80039e4:	08003a45 	.word	0x08003a45
 80039e8:	08003a45 	.word	0x08003a45
 80039ec:	08003a2d 	.word	0x08003a2d
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 80039f0:	2303      	movs	r3, #3
 80039f2:	9300      	str	r3, [sp, #0]
 80039f4:	2300      	movs	r3, #0
 80039f6:	2202      	movs	r2, #2
 80039f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80039fc:	486a      	ldr	r0, [pc, #424]	; (8003ba8 <TIMER_enable_PWM+0x2d4>)
 80039fe:	f7ff f8e3 	bl	8002bc8 <BSP_GPIO_PinCfg>
 8003a02:	e020      	b.n	8003a46 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003a04:	2303      	movs	r3, #3
 8003a06:	9300      	str	r3, [sp, #0]
 8003a08:	2300      	movs	r3, #0
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003a10:	4865      	ldr	r0, [pc, #404]	; (8003ba8 <TIMER_enable_PWM+0x2d4>)
 8003a12:	f7ff f8d9 	bl	8002bc8 <BSP_GPIO_PinCfg>
 8003a16:	e016      	b.n	8003a46 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003a18:	2303      	movs	r3, #3
 8003a1a:	9300      	str	r3, [sp, #0]
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	2202      	movs	r2, #2
 8003a20:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003a24:	4860      	ldr	r0, [pc, #384]	; (8003ba8 <TIMER_enable_PWM+0x2d4>)
 8003a26:	f7ff f8cf 	bl	8002bc8 <BSP_GPIO_PinCfg>
 8003a2a:	e00c      	b.n	8003a46 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	9300      	str	r3, [sp, #0]
 8003a30:	2300      	movs	r3, #0
 8003a32:	2202      	movs	r2, #2
 8003a34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003a38:	485b      	ldr	r0, [pc, #364]	; (8003ba8 <TIMER_enable_PWM+0x2d4>)
 8003a3a:	f7ff f8c5 	bl	8002bc8 <BSP_GPIO_PinCfg>
 8003a3e:	e002      	b.n	8003a46 <TIMER_enable_PWM+0x172>
					default:	break;
 8003a40:	bf00      	nop
 8003a42:	e17a      	b.n	8003d3a <TIMER_enable_PWM+0x466>
					default:	break;
 8003a44:	bf00      	nop
				}
			}
			break;
 8003a46:	e178      	b.n	8003d3a <TIMER_enable_PWM+0x466>
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
 8003a48:	89bb      	ldrh	r3, [r7, #12]
 8003a4a:	2b0c      	cmp	r3, #12
 8003a4c:	f200 80a1 	bhi.w	8003b92 <TIMER_enable_PWM+0x2be>
 8003a50:	a201      	add	r2, pc, #4	; (adr r2, 8003a58 <TIMER_enable_PWM+0x184>)
 8003a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a56:	bf00      	nop
 8003a58:	08003a8d 	.word	0x08003a8d
 8003a5c:	08003b93 	.word	0x08003b93
 8003a60:	08003b93 	.word	0x08003b93
 8003a64:	08003b93 	.word	0x08003b93
 8003a68:	08003a9f 	.word	0x08003a9f
 8003a6c:	08003b93 	.word	0x08003b93
 8003a70:	08003b93 	.word	0x08003b93
 8003a74:	08003b93 	.word	0x08003b93
 8003a78:	08003aef 	.word	0x08003aef
 8003a7c:	08003b93 	.word	0x08003b93
 8003a80:	08003b93 	.word	0x08003b93
 8003a84:	08003b93 	.word	0x08003b93
 8003a88:	08003b41 	.word	0x08003b41
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	9300      	str	r3, [sp, #0]
 8003a90:	2300      	movs	r3, #0
 8003a92:	2202      	movs	r2, #2
 8003a94:	2101      	movs	r1, #1
 8003a96:	4844      	ldr	r0, [pc, #272]	; (8003ba8 <TIMER_enable_PWM+0x2d4>)
 8003a98:	f7ff f896 	bl	8002bc8 <BSP_GPIO_PinCfg>
					break;
 8003a9c:	e080      	b.n	8003ba0 <TIMER_enable_PWM+0x2cc>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d001      	beq.n	8003aa8 <TIMER_enable_PWM+0x1d4>
 8003aa4:	4841      	ldr	r0, [pc, #260]	; (8003bac <TIMER_enable_PWM+0x2d8>)
 8003aa6:	e000      	b.n	8003aaa <TIMER_enable_PWM+0x1d6>
 8003aa8:	483f      	ldr	r0, [pc, #252]	; (8003ba8 <TIMER_enable_PWM+0x2d4>)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d001      	beq.n	8003ab4 <TIMER_enable_PWM+0x1e0>
 8003ab0:	2108      	movs	r1, #8
 8003ab2:	e000      	b.n	8003ab6 <TIMER_enable_PWM+0x1e2>
 8003ab4:	2102      	movs	r1, #2
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	9300      	str	r3, [sp, #0]
 8003aba:	2300      	movs	r3, #0
 8003abc:	2202      	movs	r2, #2
 8003abe:	f7ff f883 	bl	8002bc8 <BSP_GPIO_PinCfg>
					if (remap)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d066      	beq.n	8003b96 <TIMER_enable_PWM+0x2c2>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8003ac8:	4b36      	ldr	r3, [pc, #216]	; (8003ba4 <TIMER_enable_PWM+0x2d0>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	633b      	str	r3, [r7, #48]	; 0x30
 8003ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ad0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ad4:	633b      	str	r3, [r7, #48]	; 0x30
 8003ad6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ad8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003adc:	633b      	str	r3, [r7, #48]	; 0x30
 8003ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ae0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ae4:	633b      	str	r3, [r7, #48]	; 0x30
 8003ae6:	4a2f      	ldr	r2, [pc, #188]	; (8003ba4 <TIMER_enable_PWM+0x2d0>)
 8003ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aea:	6053      	str	r3, [r2, #4]
					break;
 8003aec:	e053      	b.n	8003b96 <TIMER_enable_PWM+0x2c2>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d001      	beq.n	8003af8 <TIMER_enable_PWM+0x224>
 8003af4:	482d      	ldr	r0, [pc, #180]	; (8003bac <TIMER_enable_PWM+0x2d8>)
 8003af6:	e000      	b.n	8003afa <TIMER_enable_PWM+0x226>
 8003af8:	482b      	ldr	r0, [pc, #172]	; (8003ba8 <TIMER_enable_PWM+0x2d4>)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d002      	beq.n	8003b06 <TIMER_enable_PWM+0x232>
 8003b00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b04:	e000      	b.n	8003b08 <TIMER_enable_PWM+0x234>
 8003b06:	2104      	movs	r1, #4
 8003b08:	2303      	movs	r3, #3
 8003b0a:	9300      	str	r3, [sp, #0]
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	2202      	movs	r2, #2
 8003b10:	f7ff f85a 	bl	8002bc8 <BSP_GPIO_PinCfg>
					if(remap)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d03f      	beq.n	8003b9a <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8003b1a:	4b22      	ldr	r3, [pc, #136]	; (8003ba4 <TIMER_enable_PWM+0x2d0>)
 8003b1c:	685b      	ldr	r3, [r3, #4]
 8003b1e:	637b      	str	r3, [r7, #52]	; 0x34
 8003b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b26:	637b      	str	r3, [r7, #52]	; 0x34
 8003b28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b2a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003b2e:	637b      	str	r3, [r7, #52]	; 0x34
 8003b30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b36:	637b      	str	r3, [r7, #52]	; 0x34
 8003b38:	4a1a      	ldr	r2, [pc, #104]	; (8003ba4 <TIMER_enable_PWM+0x2d0>)
 8003b3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b3c:	6053      	str	r3, [r2, #4]
					break;
 8003b3e:	e02c      	b.n	8003b9a <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d001      	beq.n	8003b4a <TIMER_enable_PWM+0x276>
 8003b46:	4819      	ldr	r0, [pc, #100]	; (8003bac <TIMER_enable_PWM+0x2d8>)
 8003b48:	e000      	b.n	8003b4c <TIMER_enable_PWM+0x278>
 8003b4a:	4817      	ldr	r0, [pc, #92]	; (8003ba8 <TIMER_enable_PWM+0x2d4>)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d002      	beq.n	8003b58 <TIMER_enable_PWM+0x284>
 8003b52:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003b56:	e000      	b.n	8003b5a <TIMER_enable_PWM+0x286>
 8003b58:	2108      	movs	r1, #8
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	9300      	str	r3, [sp, #0]
 8003b5e:	2300      	movs	r3, #0
 8003b60:	2202      	movs	r2, #2
 8003b62:	f7ff f831 	bl	8002bc8 <BSP_GPIO_PinCfg>
					if (remap)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d018      	beq.n	8003b9e <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8003b6c:	4b0d      	ldr	r3, [pc, #52]	; (8003ba4 <TIMER_enable_PWM+0x2d0>)
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b74:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003b78:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b7c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003b80:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b84:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003b88:	63bb      	str	r3, [r7, #56]	; 0x38
 8003b8a:	4a06      	ldr	r2, [pc, #24]	; (8003ba4 <TIMER_enable_PWM+0x2d0>)
 8003b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b8e:	6053      	str	r3, [r2, #4]
					break;
 8003b90:	e005      	b.n	8003b9e <TIMER_enable_PWM+0x2ca>
				default:	break;
 8003b92:	bf00      	nop
 8003b94:	e0d1      	b.n	8003d3a <TIMER_enable_PWM+0x466>
					break;
 8003b96:	bf00      	nop
 8003b98:	e0cf      	b.n	8003d3a <TIMER_enable_PWM+0x466>
					break;
 8003b9a:	bf00      	nop
 8003b9c:	e0cd      	b.n	8003d3a <TIMER_enable_PWM+0x466>
					break;
 8003b9e:	bf00      	nop
			}
			break;
 8003ba0:	e0cb      	b.n	8003d3a <TIMER_enable_PWM+0x466>
 8003ba2:	bf00      	nop
 8003ba4:	40010000 	.word	0x40010000
 8003ba8:	40010800 	.word	0x40010800
 8003bac:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d011      	beq.n	8003bda <TIMER_enable_PWM+0x306>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 8003bb6:	4b80      	ldr	r3, [pc, #512]	; (8003db8 <TIMER_enable_PWM+0x4e4>)
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bbe:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003bc2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bc6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8003bca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bcc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bce:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8003bd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003bd4:	4a78      	ldr	r2, [pc, #480]	; (8003db8 <TIMER_enable_PWM+0x4e4>)
 8003bd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bd8:	6053      	str	r3, [r2, #4]
			switch(TIM_CHANNEL_x)
 8003bda:	89bb      	ldrh	r3, [r7, #12]
 8003bdc:	2b0c      	cmp	r3, #12
 8003bde:	d861      	bhi.n	8003ca4 <TIMER_enable_PWM+0x3d0>
 8003be0:	a201      	add	r2, pc, #4	; (adr r2, 8003be8 <TIMER_enable_PWM+0x314>)
 8003be2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be6:	bf00      	nop
 8003be8:	08003c1d 	.word	0x08003c1d
 8003bec:	08003ca5 	.word	0x08003ca5
 8003bf0:	08003ca5 	.word	0x08003ca5
 8003bf4:	08003ca5 	.word	0x08003ca5
 8003bf8:	08003c39 	.word	0x08003c39
 8003bfc:	08003ca5 	.word	0x08003ca5
 8003c00:	08003ca5 	.word	0x08003ca5
 8003c04:	08003ca5 	.word	0x08003ca5
 8003c08:	08003c55 	.word	0x08003c55
 8003c0c:	08003ca5 	.word	0x08003ca5
 8003c10:	08003ca5 	.word	0x08003ca5
 8003c14:	08003ca5 	.word	0x08003ca5
 8003c18:	08003c7d 	.word	0x08003c7d
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d001      	beq.n	8003c26 <TIMER_enable_PWM+0x352>
 8003c22:	4866      	ldr	r0, [pc, #408]	; (8003dbc <TIMER_enable_PWM+0x4e8>)
 8003c24:	e000      	b.n	8003c28 <TIMER_enable_PWM+0x354>
 8003c26:	4866      	ldr	r0, [pc, #408]	; (8003dc0 <TIMER_enable_PWM+0x4ec>)
 8003c28:	2303      	movs	r3, #3
 8003c2a:	9300      	str	r3, [sp, #0]
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	2202      	movs	r2, #2
 8003c30:	2140      	movs	r1, #64	; 0x40
 8003c32:	f7fe ffc9 	bl	8002bc8 <BSP_GPIO_PinCfg>
 8003c36:	e036      	b.n	8003ca6 <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d001      	beq.n	8003c42 <TIMER_enable_PWM+0x36e>
 8003c3e:	485f      	ldr	r0, [pc, #380]	; (8003dbc <TIMER_enable_PWM+0x4e8>)
 8003c40:	e000      	b.n	8003c44 <TIMER_enable_PWM+0x370>
 8003c42:	485f      	ldr	r0, [pc, #380]	; (8003dc0 <TIMER_enable_PWM+0x4ec>)
 8003c44:	2303      	movs	r3, #3
 8003c46:	9300      	str	r3, [sp, #0]
 8003c48:	2300      	movs	r3, #0
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	2180      	movs	r1, #128	; 0x80
 8003c4e:	f7fe ffbb 	bl	8002bc8 <BSP_GPIO_PinCfg>
 8003c52:	e028      	b.n	8003ca6 <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d001      	beq.n	8003c5e <TIMER_enable_PWM+0x38a>
 8003c5a:	4858      	ldr	r0, [pc, #352]	; (8003dbc <TIMER_enable_PWM+0x4e8>)
 8003c5c:	e000      	b.n	8003c60 <TIMER_enable_PWM+0x38c>
 8003c5e:	4859      	ldr	r0, [pc, #356]	; (8003dc4 <TIMER_enable_PWM+0x4f0>)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d002      	beq.n	8003c6c <TIMER_enable_PWM+0x398>
 8003c66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003c6a:	e000      	b.n	8003c6e <TIMER_enable_PWM+0x39a>
 8003c6c:	2101      	movs	r1, #1
 8003c6e:	2303      	movs	r3, #3
 8003c70:	9300      	str	r3, [sp, #0]
 8003c72:	2300      	movs	r3, #0
 8003c74:	2202      	movs	r2, #2
 8003c76:	f7fe ffa7 	bl	8002bc8 <BSP_GPIO_PinCfg>
 8003c7a:	e014      	b.n	8003ca6 <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d001      	beq.n	8003c86 <TIMER_enable_PWM+0x3b2>
 8003c82:	484e      	ldr	r0, [pc, #312]	; (8003dbc <TIMER_enable_PWM+0x4e8>)
 8003c84:	e000      	b.n	8003c88 <TIMER_enable_PWM+0x3b4>
 8003c86:	484f      	ldr	r0, [pc, #316]	; (8003dc4 <TIMER_enable_PWM+0x4f0>)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d002      	beq.n	8003c94 <TIMER_enable_PWM+0x3c0>
 8003c8e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003c92:	e000      	b.n	8003c96 <TIMER_enable_PWM+0x3c2>
 8003c94:	2102      	movs	r1, #2
 8003c96:	2303      	movs	r3, #3
 8003c98:	9300      	str	r3, [sp, #0]
 8003c9a:	2300      	movs	r3, #0
 8003c9c:	2202      	movs	r2, #2
 8003c9e:	f7fe ff93 	bl	8002bc8 <BSP_GPIO_PinCfg>
 8003ca2:	e000      	b.n	8003ca6 <TIMER_enable_PWM+0x3d2>
				default:	break;
 8003ca4:	bf00      	nop
			}
			break;
 8003ca6:	e048      	b.n	8003d3a <TIMER_enable_PWM+0x466>
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
 8003ca8:	89bb      	ldrh	r3, [r7, #12]
 8003caa:	2b0c      	cmp	r3, #12
 8003cac:	d842      	bhi.n	8003d34 <TIMER_enable_PWM+0x460>
 8003cae:	a201      	add	r2, pc, #4	; (adr r2, 8003cb4 <TIMER_enable_PWM+0x3e0>)
 8003cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cb4:	08003ce9 	.word	0x08003ce9
 8003cb8:	08003d35 	.word	0x08003d35
 8003cbc:	08003d35 	.word	0x08003d35
 8003cc0:	08003d35 	.word	0x08003d35
 8003cc4:	08003cfb 	.word	0x08003cfb
 8003cc8:	08003d35 	.word	0x08003d35
 8003ccc:	08003d35 	.word	0x08003d35
 8003cd0:	08003d35 	.word	0x08003d35
 8003cd4:	08003d0d 	.word	0x08003d0d
 8003cd8:	08003d35 	.word	0x08003d35
 8003cdc:	08003d35 	.word	0x08003d35
 8003ce0:	08003d35 	.word	0x08003d35
 8003ce4:	08003d21 	.word	0x08003d21
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003ce8:	2303      	movs	r3, #3
 8003cea:	9300      	str	r3, [sp, #0]
 8003cec:	2300      	movs	r3, #0
 8003cee:	2202      	movs	r2, #2
 8003cf0:	2140      	movs	r1, #64	; 0x40
 8003cf2:	4834      	ldr	r0, [pc, #208]	; (8003dc4 <TIMER_enable_PWM+0x4f0>)
 8003cf4:	f7fe ff68 	bl	8002bc8 <BSP_GPIO_PinCfg>
 8003cf8:	e01d      	b.n	8003d36 <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	9300      	str	r3, [sp, #0]
 8003cfe:	2300      	movs	r3, #0
 8003d00:	2202      	movs	r2, #2
 8003d02:	2180      	movs	r1, #128	; 0x80
 8003d04:	482f      	ldr	r0, [pc, #188]	; (8003dc4 <TIMER_enable_PWM+0x4f0>)
 8003d06:	f7fe ff5f 	bl	8002bc8 <BSP_GPIO_PinCfg>
 8003d0a:	e014      	b.n	8003d36 <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003d0c:	2303      	movs	r3, #3
 8003d0e:	9300      	str	r3, [sp, #0]
 8003d10:	2300      	movs	r3, #0
 8003d12:	2202      	movs	r2, #2
 8003d14:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003d18:	482a      	ldr	r0, [pc, #168]	; (8003dc4 <TIMER_enable_PWM+0x4f0>)
 8003d1a:	f7fe ff55 	bl	8002bc8 <BSP_GPIO_PinCfg>
 8003d1e:	e00a      	b.n	8003d36 <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8003d20:	2303      	movs	r3, #3
 8003d22:	9300      	str	r3, [sp, #0]
 8003d24:	2300      	movs	r3, #0
 8003d26:	2202      	movs	r2, #2
 8003d28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003d2c:	4825      	ldr	r0, [pc, #148]	; (8003dc4 <TIMER_enable_PWM+0x4f0>)
 8003d2e:	f7fe ff4b 	bl	8002bc8 <BSP_GPIO_PinCfg>
 8003d32:	e000      	b.n	8003d36 <TIMER_enable_PWM+0x462>
				default:	break;
 8003d34:	bf00      	nop
			}
			break;
 8003d36:	e000      	b.n	8003d3a <TIMER_enable_PWM+0x466>
		default:
			break;
 8003d38:	bf00      	nop
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
 8003d3a:	2360      	movs	r3, #96	; 0x60
 8003d3c:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 8003d3e:	2300      	movs	r3, #0
 8003d40:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d42:	2300      	movs	r3, #0
 8003d44:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003d46:	2300      	movs	r3, #0
 8003d48:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 8003d52:	2300      	movs	r3, #0
 8003d54:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 8003d56:	7bfb      	ldrb	r3, [r7, #15]
 8003d58:	019b      	lsls	r3, r3, #6
 8003d5a:	4a1b      	ldr	r2, [pc, #108]	; (8003dc8 <TIMER_enable_PWM+0x4f4>)
 8003d5c:	4413      	add	r3, r2
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f003 ff7d 	bl	8007c5e <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8003d64:	7bfb      	ldrb	r3, [r7, #15]
 8003d66:	019b      	lsls	r3, r3, #6
 8003d68:	4a17      	ldr	r2, [pc, #92]	; (8003dc8 <TIMER_enable_PWM+0x4f4>)
 8003d6a:	4413      	add	r3, r2
 8003d6c:	89ba      	ldrh	r2, [r7, #12]
 8003d6e:	f107 0110 	add.w	r1, r7, #16
 8003d72:	4618      	mov	r0, r3
 8003d74:	f003 ffda 	bl	8007d2c <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8003d78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d009      	beq.n	8003d92 <TIMER_enable_PWM+0x4be>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8003d7e:	7bfb      	ldrb	r3, [r7, #15]
 8003d80:	019b      	lsls	r3, r3, #6
 8003d82:	4a11      	ldr	r2, [pc, #68]	; (8003dc8 <TIMER_enable_PWM+0x4f4>)
 8003d84:	4413      	add	r3, r2
 8003d86:	89ba      	ldrh	r2, [r7, #12]
 8003d88:	4611      	mov	r1, r2
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f004 fa3c 	bl	8008208 <HAL_TIMEx_PWMN_Start>
 8003d90:	e008      	b.n	8003da4 <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
 8003d94:	019b      	lsls	r3, r3, #6
 8003d96:	4a0c      	ldr	r2, [pc, #48]	; (8003dc8 <TIMER_enable_PWM+0x4f4>)
 8003d98:	4413      	add	r3, r2
 8003d9a:	89ba      	ldrh	r2, [r7, #12]
 8003d9c:	4611      	mov	r1, r2
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f003 ff92 	bl	8007cc8 <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 8003da4:	897a      	ldrh	r2, [r7, #10]
 8003da6:	89b9      	ldrh	r1, [r7, #12]
 8003da8:	7bfb      	ldrb	r3, [r7, #15]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f000 f80e 	bl	8003dcc <TIMER_set_duty>
}
 8003db0:	bf00      	nop
 8003db2:	3740      	adds	r7, #64	; 0x40
 8003db4:	46bd      	mov	sp, r7
 8003db6:	bd80      	pop	{r7, pc}
 8003db8:	40010000 	.word	0x40010000
 8003dbc:	40011000 	.word	0x40011000
 8003dc0:	40010800 	.word	0x40010800
 8003dc4:	40010c00 	.word	0x40010c00
 8003dc8:	20000c50 	.word	0x20000c50

08003dcc <TIMER_set_duty>:
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b083      	sub	sp, #12
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	71fb      	strb	r3, [r7, #7]
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	80bb      	strh	r3, [r7, #4]
 8003dda:	4613      	mov	r3, r2
 8003ddc:	807b      	strh	r3, [r7, #2]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 8003dde:	887b      	ldrh	r3, [r7, #2]
 8003de0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003de4:	bf28      	it	cs
 8003de6:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
 8003dea:	807b      	strh	r3, [r7, #2]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 8003dec:	887b      	ldrh	r3, [r7, #2]
 8003dee:	79fa      	ldrb	r2, [r7, #7]
 8003df0:	491c      	ldr	r1, [pc, #112]	; (8003e64 <TIMER_set_duty+0x98>)
 8003df2:	0192      	lsls	r2, r2, #6
 8003df4:	440a      	add	r2, r1
 8003df6:	320c      	adds	r2, #12
 8003df8:	6812      	ldr	r2, [r2, #0]
 8003dfa:	3201      	adds	r2, #1
 8003dfc:	fb02 f303 	mul.w	r3, r2, r3
 8003e00:	4a19      	ldr	r2, [pc, #100]	; (8003e68 <TIMER_set_duty+0x9c>)
 8003e02:	fba2 2303 	umull	r2, r3, r2, r3
 8003e06:	099b      	lsrs	r3, r3, #6
 8003e08:	807b      	strh	r3, [r7, #2]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003e0a:	88bb      	ldrh	r3, [r7, #4]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d107      	bne.n	8003e20 <TIMER_set_duty+0x54>
 8003e10:	79fb      	ldrb	r3, [r7, #7]
 8003e12:	4a14      	ldr	r2, [pc, #80]	; (8003e64 <TIMER_set_duty+0x98>)
 8003e14:	019b      	lsls	r3, r3, #6
 8003e16:	4413      	add	r3, r2
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	887a      	ldrh	r2, [r7, #2]
 8003e1c:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003e1e:	e01c      	b.n	8003e5a <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003e20:	88bb      	ldrh	r3, [r7, #4]
 8003e22:	2b04      	cmp	r3, #4
 8003e24:	d107      	bne.n	8003e36 <TIMER_set_duty+0x6a>
 8003e26:	79fb      	ldrb	r3, [r7, #7]
 8003e28:	4a0e      	ldr	r2, [pc, #56]	; (8003e64 <TIMER_set_duty+0x98>)
 8003e2a:	019b      	lsls	r3, r3, #6
 8003e2c:	4413      	add	r3, r2
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	887b      	ldrh	r3, [r7, #2]
 8003e32:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003e34:	e011      	b.n	8003e5a <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003e36:	88bb      	ldrh	r3, [r7, #4]
 8003e38:	2b08      	cmp	r3, #8
 8003e3a:	d107      	bne.n	8003e4c <TIMER_set_duty+0x80>
 8003e3c:	79fb      	ldrb	r3, [r7, #7]
 8003e3e:	4a09      	ldr	r2, [pc, #36]	; (8003e64 <TIMER_set_duty+0x98>)
 8003e40:	019b      	lsls	r3, r3, #6
 8003e42:	4413      	add	r3, r2
 8003e44:	681a      	ldr	r2, [r3, #0]
 8003e46:	887b      	ldrh	r3, [r7, #2]
 8003e48:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8003e4a:	e006      	b.n	8003e5a <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8003e4c:	79fb      	ldrb	r3, [r7, #7]
 8003e4e:	4a05      	ldr	r2, [pc, #20]	; (8003e64 <TIMER_set_duty+0x98>)
 8003e50:	019b      	lsls	r3, r3, #6
 8003e52:	4413      	add	r3, r2
 8003e54:	681a      	ldr	r2, [r3, #0]
 8003e56:	887b      	ldrh	r3, [r7, #2]
 8003e58:	6413      	str	r3, [r2, #64]	; 0x40
}
 8003e5a:	bf00      	nop
 8003e5c:	370c      	adds	r7, #12
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bc80      	pop	{r7}
 8003e62:	4770      	bx	lr
 8003e64:	20000c50 	.word	0x20000c50
 8003e68:	10624dd3 	.word	0x10624dd3

08003e6c <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	af00      	add	r7, sp, #0

}
 8003e70:	bf00      	nop
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr

08003e78 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	af00      	add	r7, sp, #0

}
 8003e7c:	bf00      	nop
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bc80      	pop	{r7}
 8003e82:	4770      	bx	lr

08003e84 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8003e84:	b480      	push	{r7}
 8003e86:	af00      	add	r7, sp, #0

}
 8003e88:	bf00      	nop
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bc80      	pop	{r7}
 8003e8e:	4770      	bx	lr

08003e90 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0

}
 8003e94:	bf00      	nop
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bc80      	pop	{r7}
 8003e9a:	4770      	bx	lr

08003e9c <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003ea0:	4b07      	ldr	r3, [pc, #28]	; (8003ec0 <TIM1_UP_IRQHandler+0x24>)
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	68db      	ldr	r3, [r3, #12]
 8003ea6:	f003 0301 	and.w	r3, r3, #1
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d106      	bne.n	8003ebc <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003eae:	4b04      	ldr	r3, [pc, #16]	; (8003ec0 <TIM1_UP_IRQHandler+0x24>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f06f 0201 	mvn.w	r2, #1
 8003eb6:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003eb8:	f7ff ffd8 	bl	8003e6c <TIMER1_user_handler_it>
	}
}
 8003ebc:	bf00      	nop
 8003ebe:	bd80      	pop	{r7, pc}
 8003ec0:	20000c50 	.word	0x20000c50

08003ec4 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003ec8:	4b07      	ldr	r3, [pc, #28]	; (8003ee8 <TIM2_IRQHandler+0x24>)
 8003eca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	f003 0301 	and.w	r3, r3, #1
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d106      	bne.n	8003ee4 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003ed6:	4b04      	ldr	r3, [pc, #16]	; (8003ee8 <TIM2_IRQHandler+0x24>)
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eda:	f06f 0201 	mvn.w	r2, #1
 8003ede:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003ee0:	f7ff ffca 	bl	8003e78 <TIMER2_user_handler_it>
	}
}
 8003ee4:	bf00      	nop
 8003ee6:	bd80      	pop	{r7, pc}
 8003ee8:	20000c50 	.word	0x20000c50

08003eec <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8003eec:	b580      	push	{r7, lr}
 8003eee:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003ef0:	4b08      	ldr	r3, [pc, #32]	; (8003f14 <TIM3_IRQHandler+0x28>)
 8003ef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003ef6:	68db      	ldr	r3, [r3, #12]
 8003ef8:	f003 0301 	and.w	r3, r3, #1
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d107      	bne.n	8003f10 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003f00:	4b04      	ldr	r3, [pc, #16]	; (8003f14 <TIM3_IRQHandler+0x28>)
 8003f02:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f06:	f06f 0201 	mvn.w	r2, #1
 8003f0a:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003f0c:	f7ff ffba 	bl	8003e84 <TIMER3_user_handler_it>
	}
}
 8003f10:	bf00      	nop
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	20000c50 	.word	0x20000c50

08003f18 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8003f1c:	4b08      	ldr	r3, [pc, #32]	; (8003f40 <TIM4_IRQHandler+0x28>)
 8003f1e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	f003 0301 	and.w	r3, r3, #1
 8003f28:	2b01      	cmp	r3, #1
 8003f2a:	d107      	bne.n	8003f3c <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003f2c:	4b04      	ldr	r3, [pc, #16]	; (8003f40 <TIM4_IRQHandler+0x28>)
 8003f2e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003f32:	f06f 0201 	mvn.w	r2, #1
 8003f36:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8003f38:	f7ff ffaa 	bl	8003e90 <TIMER4_user_handler_it>
	}
}
 8003f3c:	bf00      	nop
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	20000c50 	.word	0x20000c50

08003f44 <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 8003f44:	b480      	push	{r7}
 8003f46:	b083      	sub	sp, #12
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 8003f4e:	79fb      	ldrb	r3, [r7, #7]
 8003f50:	2b03      	cmp	r3, #3
 8003f52:	d825      	bhi.n	8003fa0 <clear_it_status+0x5c>
 8003f54:	a201      	add	r2, pc, #4	; (adr r2, 8003f5c <clear_it_status+0x18>)
 8003f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f5a:	bf00      	nop
 8003f5c:	08003f6d 	.word	0x08003f6d
 8003f60:	08003f79 	.word	0x08003f79
 8003f64:	08003f85 	.word	0x08003f85
 8003f68:	08003f93 	.word	0x08003f93
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8003f6c:	4b0f      	ldr	r3, [pc, #60]	; (8003fac <clear_it_status+0x68>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f06f 0201 	mvn.w	r2, #1
 8003f74:	611a      	str	r2, [r3, #16]
			break;
 8003f76:	e014      	b.n	8003fa2 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8003f78:	4b0c      	ldr	r3, [pc, #48]	; (8003fac <clear_it_status+0x68>)
 8003f7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f7c:	f06f 0201 	mvn.w	r2, #1
 8003f80:	611a      	str	r2, [r3, #16]
			break;
 8003f82:	e00e      	b.n	8003fa2 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8003f84:	4b09      	ldr	r3, [pc, #36]	; (8003fac <clear_it_status+0x68>)
 8003f86:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f8a:	f06f 0201 	mvn.w	r2, #1
 8003f8e:	611a      	str	r2, [r3, #16]
			break;
 8003f90:	e007      	b.n	8003fa2 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8003f92:	4b06      	ldr	r3, [pc, #24]	; (8003fac <clear_it_status+0x68>)
 8003f94:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003f98:	f06f 0201 	mvn.w	r2, #1
 8003f9c:	611a      	str	r2, [r3, #16]
			break;
 8003f9e:	e000      	b.n	8003fa2 <clear_it_status+0x5e>
		default:
			break;
 8003fa0:	bf00      	nop

	}
}
 8003fa2:	bf00      	nop
 8003fa4:	370c      	adds	r7, #12
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bc80      	pop	{r7}
 8003faa:	4770      	bx	lr
 8003fac:	20000c50 	.word	0x20000c50

08003fb0 <__NVIC_EnableIRQ>:
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b083      	sub	sp, #12
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	db0b      	blt.n	8003fda <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fc2:	79fb      	ldrb	r3, [r7, #7]
 8003fc4:	f003 021f 	and.w	r2, r3, #31
 8003fc8:	4906      	ldr	r1, [pc, #24]	; (8003fe4 <__NVIC_EnableIRQ+0x34>)
 8003fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fce:	095b      	lsrs	r3, r3, #5
 8003fd0:	2001      	movs	r0, #1
 8003fd2:	fa00 f202 	lsl.w	r2, r0, r2
 8003fd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003fda:	bf00      	nop
 8003fdc:	370c      	adds	r7, #12
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bc80      	pop	{r7}
 8003fe2:	4770      	bx	lr
 8003fe4:	e000e100 	.word	0xe000e100

08003fe8 <__NVIC_DisableIRQ>:
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	4603      	mov	r3, r0
 8003ff0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	db12      	blt.n	8004020 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ffa:	79fb      	ldrb	r3, [r7, #7]
 8003ffc:	f003 021f 	and.w	r2, r3, #31
 8004000:	490a      	ldr	r1, [pc, #40]	; (800402c <__NVIC_DisableIRQ+0x44>)
 8004002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004006:	095b      	lsrs	r3, r3, #5
 8004008:	2001      	movs	r0, #1
 800400a:	fa00 f202 	lsl.w	r2, r0, r2
 800400e:	3320      	adds	r3, #32
 8004010:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8004014:	f3bf 8f4f 	dsb	sy
}
 8004018:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800401a:	f3bf 8f6f 	isb	sy
}
 800401e:	bf00      	nop
}
 8004020:	bf00      	nop
 8004022:	370c      	adds	r7, #12
 8004024:	46bd      	mov	sp, r7
 8004026:	bc80      	pop	{r7}
 8004028:	4770      	bx	lr
 800402a:	bf00      	nop
 800402c:	e000e100 	.word	0xe000e100

08004030 <__NVIC_SystemReset>:
{
 8004030:	b480      	push	{r7}
 8004032:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8004034:	f3bf 8f4f 	dsb	sy
}
 8004038:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800403a:	4b06      	ldr	r3, [pc, #24]	; (8004054 <__NVIC_SystemReset+0x24>)
 800403c:	68db      	ldr	r3, [r3, #12]
 800403e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004042:	4904      	ldr	r1, [pc, #16]	; (8004054 <__NVIC_SystemReset+0x24>)
 8004044:	4b04      	ldr	r3, [pc, #16]	; (8004058 <__NVIC_SystemReset+0x28>)
 8004046:	4313      	orrs	r3, r2
 8004048:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800404a:	f3bf 8f4f 	dsb	sy
}
 800404e:	bf00      	nop
    __NOP();
 8004050:	bf00      	nop
 8004052:	e7fd      	b.n	8004050 <__NVIC_SystemReset+0x20>
 8004054:	e000ed00 	.word	0xe000ed00
 8004058:	05fa0004 	.word	0x05fa0004

0800405c <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b082      	sub	sp, #8
 8004060:	af00      	add	r7, sp, #0
 8004062:	4603      	mov	r3, r0
 8004064:	6039      	str	r1, [r7, #0]
 8004066:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800406e:	d806      	bhi.n	800407e <UART_init+0x22>
 8004070:	4a56      	ldr	r2, [pc, #344]	; (80041cc <UART_init+0x170>)
 8004072:	218a      	movs	r1, #138	; 0x8a
 8004074:	4856      	ldr	r0, [pc, #344]	; (80041d0 <UART_init+0x174>)
 8004076:	f004 fff1 	bl	800905c <printf>
 800407a:	f7ff ffd9 	bl	8004030 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 800407e:	79fb      	ldrb	r3, [r7, #7]
 8004080:	2b02      	cmp	r3, #2
 8004082:	d906      	bls.n	8004092 <UART_init+0x36>
 8004084:	4a53      	ldr	r2, [pc, #332]	; (80041d4 <UART_init+0x178>)
 8004086:	218b      	movs	r1, #139	; 0x8b
 8004088:	4851      	ldr	r0, [pc, #324]	; (80041d0 <UART_init+0x174>)
 800408a:	f004 ffe7 	bl	800905c <printf>
 800408e:	f7ff ffcf 	bl	8004030 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8004092:	79fb      	ldrb	r3, [r7, #7]
 8004094:	4a50      	ldr	r2, [pc, #320]	; (80041d8 <UART_init+0x17c>)
 8004096:	2100      	movs	r1, #0
 8004098:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 800409c:	79fb      	ldrb	r3, [r7, #7]
 800409e:	4a4f      	ldr	r2, [pc, #316]	; (80041dc <UART_init+0x180>)
 80040a0:	2100      	movs	r1, #0
 80040a2:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 80040a4:	79fb      	ldrb	r3, [r7, #7]
 80040a6:	4a4e      	ldr	r2, [pc, #312]	; (80041e0 <UART_init+0x184>)
 80040a8:	2100      	movs	r1, #0
 80040aa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 80040ae:	79fa      	ldrb	r2, [r7, #7]
 80040b0:	79fb      	ldrb	r3, [r7, #7]
 80040b2:	494c      	ldr	r1, [pc, #304]	; (80041e4 <UART_init+0x188>)
 80040b4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80040b8:	494b      	ldr	r1, [pc, #300]	; (80041e8 <UART_init+0x18c>)
 80040ba:	019b      	lsls	r3, r3, #6
 80040bc:	440b      	add	r3, r1
 80040be:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 80040c0:	79fb      	ldrb	r3, [r7, #7]
 80040c2:	4a49      	ldr	r2, [pc, #292]	; (80041e8 <UART_init+0x18c>)
 80040c4:	019b      	lsls	r3, r3, #6
 80040c6:	4413      	add	r3, r2
 80040c8:	3304      	adds	r3, #4
 80040ca:	683a      	ldr	r2, [r7, #0]
 80040cc:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 80040ce:	79fb      	ldrb	r3, [r7, #7]
 80040d0:	4a45      	ldr	r2, [pc, #276]	; (80041e8 <UART_init+0x18c>)
 80040d2:	019b      	lsls	r3, r3, #6
 80040d4:	4413      	add	r3, r2
 80040d6:	3308      	adds	r3, #8
 80040d8:	2200      	movs	r2, #0
 80040da:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 80040dc:	79fb      	ldrb	r3, [r7, #7]
 80040de:	4a42      	ldr	r2, [pc, #264]	; (80041e8 <UART_init+0x18c>)
 80040e0:	019b      	lsls	r3, r3, #6
 80040e2:	4413      	add	r3, r2
 80040e4:	330c      	adds	r3, #12
 80040e6:	2200      	movs	r2, #0
 80040e8:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 80040ea:	79fb      	ldrb	r3, [r7, #7]
 80040ec:	4a3e      	ldr	r2, [pc, #248]	; (80041e8 <UART_init+0x18c>)
 80040ee:	019b      	lsls	r3, r3, #6
 80040f0:	4413      	add	r3, r2
 80040f2:	3310      	adds	r3, #16
 80040f4:	2200      	movs	r2, #0
 80040f6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 80040f8:	79fb      	ldrb	r3, [r7, #7]
 80040fa:	4a3b      	ldr	r2, [pc, #236]	; (80041e8 <UART_init+0x18c>)
 80040fc:	019b      	lsls	r3, r3, #6
 80040fe:	4413      	add	r3, r2
 8004100:	3318      	adds	r3, #24
 8004102:	2200      	movs	r2, #0
 8004104:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8004106:	79fb      	ldrb	r3, [r7, #7]
 8004108:	4a37      	ldr	r2, [pc, #220]	; (80041e8 <UART_init+0x18c>)
 800410a:	019b      	lsls	r3, r3, #6
 800410c:	4413      	add	r3, r2
 800410e:	3314      	adds	r3, #20
 8004110:	220c      	movs	r2, #12
 8004112:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 8004114:	79fb      	ldrb	r3, [r7, #7]
 8004116:	4a34      	ldr	r2, [pc, #208]	; (80041e8 <UART_init+0x18c>)
 8004118:	019b      	lsls	r3, r3, #6
 800411a:	4413      	add	r3, r2
 800411c:	331c      	adds	r3, #28
 800411e:	2200      	movs	r2, #0
 8004120:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 8004122:	79fb      	ldrb	r3, [r7, #7]
 8004124:	019b      	lsls	r3, r3, #6
 8004126:	4a30      	ldr	r2, [pc, #192]	; (80041e8 <UART_init+0x18c>)
 8004128:	4413      	add	r3, r2
 800412a:	4618      	mov	r0, r3
 800412c:	f004 f8ba 	bl	80082a4 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8004130:	79fb      	ldrb	r3, [r7, #7]
 8004132:	4a2d      	ldr	r2, [pc, #180]	; (80041e8 <UART_init+0x18c>)
 8004134:	019b      	lsls	r3, r3, #6
 8004136:	4413      	add	r3, r2
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	68da      	ldr	r2, [r3, #12]
 800413c:	79fb      	ldrb	r3, [r7, #7]
 800413e:	492a      	ldr	r1, [pc, #168]	; (80041e8 <UART_init+0x18c>)
 8004140:	019b      	lsls	r3, r3, #6
 8004142:	440b      	add	r3, r1
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800414a:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 800414c:	79fb      	ldrb	r3, [r7, #7]
 800414e:	4a27      	ldr	r2, [pc, #156]	; (80041ec <UART_init+0x190>)
 8004150:	56d3      	ldrsb	r3, [r2, r3]
 8004152:	2201      	movs	r2, #1
 8004154:	2101      	movs	r1, #1
 8004156:	4618      	mov	r0, r3
 8004158:	f001 ff6f 	bl	800603a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 800415c:	79fb      	ldrb	r3, [r7, #7]
 800415e:	4a23      	ldr	r2, [pc, #140]	; (80041ec <UART_init+0x190>)
 8004160:	56d3      	ldrsb	r3, [r2, r3]
 8004162:	4618      	mov	r0, r3
 8004164:	f001 ff85 	bl	8006072 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 8004168:	79fb      	ldrb	r3, [r7, #7]
 800416a:	019b      	lsls	r3, r3, #6
 800416c:	4a1e      	ldr	r2, [pc, #120]	; (80041e8 <UART_init+0x18c>)
 800416e:	1898      	adds	r0, r3, r2
 8004170:	79fb      	ldrb	r3, [r7, #7]
 8004172:	79fa      	ldrb	r2, [r7, #7]
 8004174:	4919      	ldr	r1, [pc, #100]	; (80041dc <UART_init+0x180>)
 8004176:	5c8a      	ldrb	r2, [r1, r2]
 8004178:	01db      	lsls	r3, r3, #7
 800417a:	4413      	add	r3, r2
 800417c:	4a1c      	ldr	r2, [pc, #112]	; (80041f0 <UART_init+0x194>)
 800417e:	4413      	add	r3, r2
 8004180:	2201      	movs	r2, #1
 8004182:	4619      	mov	r1, r3
 8004184:	f004 f91f 	bl	80083c6 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8004188:	4b1a      	ldr	r3, [pc, #104]	; (80041f4 <UART_init+0x198>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	6898      	ldr	r0, [r3, #8]
 800418e:	2300      	movs	r3, #0
 8004190:	2202      	movs	r2, #2
 8004192:	2100      	movs	r1, #0
 8004194:	f004 ff74 	bl	8009080 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8004198:	4b16      	ldr	r3, [pc, #88]	; (80041f4 <UART_init+0x198>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	68d8      	ldr	r0, [r3, #12]
 800419e:	2300      	movs	r3, #0
 80041a0:	2202      	movs	r2, #2
 80041a2:	2100      	movs	r1, #0
 80041a4:	f004 ff6c 	bl	8009080 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 80041a8:	4b12      	ldr	r3, [pc, #72]	; (80041f4 <UART_init+0x198>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	6858      	ldr	r0, [r3, #4]
 80041ae:	2300      	movs	r3, #0
 80041b0:	2202      	movs	r2, #2
 80041b2:	2100      	movs	r1, #0
 80041b4:	f004 ff64 	bl	8009080 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 80041b8:	79fb      	ldrb	r3, [r7, #7]
 80041ba:	4a0f      	ldr	r2, [pc, #60]	; (80041f8 <UART_init+0x19c>)
 80041bc:	2101      	movs	r1, #1
 80041be:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80041c2:	bf00      	nop
 80041c4:	3708      	adds	r7, #8
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	08010028 	.word	0x08010028
 80041d0:	08010038 	.word	0x08010038
 80041d4:	08010074 	.word	0x08010074
 80041d8:	20000f94 	.word	0x20000f94
 80041dc:	20000f90 	.word	0x20000f90
 80041e0:	20000fa0 	.word	0x20000fa0
 80041e4:	2000003c 	.word	0x2000003c
 80041e8:	20000d50 	.word	0x20000d50
 80041ec:	080102cc 	.word	0x080102cc
 80041f0:	20000e10 	.word	0x20000e10
 80041f4:	20000064 	.word	0x20000064
 80041f8:	20000fac 	.word	0x20000fac

080041fc <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	4603      	mov	r3, r0
 8004204:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8004206:	79fb      	ldrb	r3, [r7, #7]
 8004208:	2b02      	cmp	r3, #2
 800420a:	d906      	bls.n	800421a <UART_data_ready+0x1e>
 800420c:	4a07      	ldr	r2, [pc, #28]	; (800422c <UART_data_ready+0x30>)
 800420e:	21c8      	movs	r1, #200	; 0xc8
 8004210:	4807      	ldr	r0, [pc, #28]	; (8004230 <UART_data_ready+0x34>)
 8004212:	f004 ff23 	bl	800905c <printf>
 8004216:	f7ff ff0b 	bl	8004030 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 800421a:	79fb      	ldrb	r3, [r7, #7]
 800421c:	4a05      	ldr	r2, [pc, #20]	; (8004234 <UART_data_ready+0x38>)
 800421e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8004222:	4618      	mov	r0, r3
 8004224:	3708      	adds	r7, #8
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}
 800422a:	bf00      	nop
 800422c:	08010074 	.word	0x08010074
 8004230:	08010038 	.word	0x08010038
 8004234:	20000fa0 	.word	0x20000fa0

08004238 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b084      	sub	sp, #16
 800423c:	af00      	add	r7, sp, #0
 800423e:	4603      	mov	r3, r0
 8004240:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 8004242:	79fb      	ldrb	r3, [r7, #7]
 8004244:	2b02      	cmp	r3, #2
 8004246:	d906      	bls.n	8004256 <UART_get_next_byte+0x1e>
 8004248:	4a22      	ldr	r2, [pc, #136]	; (80042d4 <UART_get_next_byte+0x9c>)
 800424a:	21d4      	movs	r1, #212	; 0xd4
 800424c:	4822      	ldr	r0, [pc, #136]	; (80042d8 <UART_get_next_byte+0xa0>)
 800424e:	f004 ff05 	bl	800905c <printf>
 8004252:	f7ff feed 	bl	8004030 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8004256:	79fb      	ldrb	r3, [r7, #7]
 8004258:	4a20      	ldr	r2, [pc, #128]	; (80042dc <UART_get_next_byte+0xa4>)
 800425a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d101      	bne.n	8004266 <UART_get_next_byte+0x2e>
		return 0;
 8004262:	2300      	movs	r3, #0
 8004264:	e031      	b.n	80042ca <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8004266:	79fa      	ldrb	r2, [r7, #7]
 8004268:	79fb      	ldrb	r3, [r7, #7]
 800426a:	491d      	ldr	r1, [pc, #116]	; (80042e0 <UART_get_next_byte+0xa8>)
 800426c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004270:	491c      	ldr	r1, [pc, #112]	; (80042e4 <UART_get_next_byte+0xac>)
 8004272:	01d2      	lsls	r2, r2, #7
 8004274:	440a      	add	r2, r1
 8004276:	4413      	add	r3, r2
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 800427c:	79fb      	ldrb	r3, [r7, #7]
 800427e:	4a18      	ldr	r2, [pc, #96]	; (80042e0 <UART_get_next_byte+0xa8>)
 8004280:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004284:	1c5a      	adds	r2, r3, #1
 8004286:	79fb      	ldrb	r3, [r7, #7]
 8004288:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800428c:	4914      	ldr	r1, [pc, #80]	; (80042e0 <UART_get_next_byte+0xa8>)
 800428e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8004292:	79fb      	ldrb	r3, [r7, #7]
 8004294:	4a14      	ldr	r2, [pc, #80]	; (80042e8 <UART_get_next_byte+0xb0>)
 8004296:	56d3      	ldrsb	r3, [r2, r3]
 8004298:	4618      	mov	r0, r3
 800429a:	f7ff fea5 	bl	8003fe8 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 800429e:	79fb      	ldrb	r3, [r7, #7]
 80042a0:	4a12      	ldr	r2, [pc, #72]	; (80042ec <UART_get_next_byte+0xb4>)
 80042a2:	5cd3      	ldrb	r3, [r2, r3]
 80042a4:	4619      	mov	r1, r3
 80042a6:	79fb      	ldrb	r3, [r7, #7]
 80042a8:	4a0d      	ldr	r2, [pc, #52]	; (80042e0 <UART_get_next_byte+0xa8>)
 80042aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042ae:	4299      	cmp	r1, r3
 80042b0:	d104      	bne.n	80042bc <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 80042b2:	79fb      	ldrb	r3, [r7, #7]
 80042b4:	4a09      	ldr	r2, [pc, #36]	; (80042dc <UART_get_next_byte+0xa4>)
 80042b6:	2100      	movs	r1, #0
 80042b8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80042bc:	79fb      	ldrb	r3, [r7, #7]
 80042be:	4a0a      	ldr	r2, [pc, #40]	; (80042e8 <UART_get_next_byte+0xb0>)
 80042c0:	56d3      	ldrsb	r3, [r2, r3]
 80042c2:	4618      	mov	r0, r3
 80042c4:	f7ff fe74 	bl	8003fb0 <__NVIC_EnableIRQ>
	return ret;
 80042c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3710      	adds	r7, #16
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}
 80042d2:	bf00      	nop
 80042d4:	08010074 	.word	0x08010074
 80042d8:	08010038 	.word	0x08010038
 80042dc:	20000fa0 	.word	0x20000fa0
 80042e0:	20000f94 	.word	0x20000f94
 80042e4:	20000e10 	.word	0x20000e10
 80042e8:	080102cc 	.word	0x080102cc
 80042ec:	20000f90 	.word	0x20000f90

080042f0 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b084      	sub	sp, #16
 80042f4:	af00      	add	r7, sp, #0
 80042f6:	4603      	mov	r3, r0
 80042f8:	460a      	mov	r2, r1
 80042fa:	71fb      	strb	r3, [r7, #7]
 80042fc:	4613      	mov	r3, r2
 80042fe:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8004300:	79fb      	ldrb	r3, [r7, #7]
 8004302:	2b02      	cmp	r3, #2
 8004304:	d907      	bls.n	8004316 <UART_putc+0x26>
 8004306:	4a16      	ldr	r2, [pc, #88]	; (8004360 <UART_putc+0x70>)
 8004308:	f240 113d 	movw	r1, #317	; 0x13d
 800430c:	4815      	ldr	r0, [pc, #84]	; (8004364 <UART_putc+0x74>)
 800430e:	f004 fea5 	bl	800905c <printf>
 8004312:	f7ff fe8d 	bl	8004030 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 8004316:	79fb      	ldrb	r3, [r7, #7]
 8004318:	4a13      	ldr	r2, [pc, #76]	; (8004368 <UART_putc+0x78>)
 800431a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d019      	beq.n	8004356 <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8004322:	79fb      	ldrb	r3, [r7, #7]
 8004324:	4a11      	ldr	r2, [pc, #68]	; (800436c <UART_putc+0x7c>)
 8004326:	56d3      	ldrsb	r3, [r2, r3]
 8004328:	4618      	mov	r0, r3
 800432a:	f7ff fe5d 	bl	8003fe8 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 800432e:	79fb      	ldrb	r3, [r7, #7]
 8004330:	019b      	lsls	r3, r3, #6
 8004332:	4a0f      	ldr	r2, [pc, #60]	; (8004370 <UART_putc+0x80>)
 8004334:	4413      	add	r3, r2
 8004336:	1db9      	adds	r1, r7, #6
 8004338:	2201      	movs	r2, #1
 800433a:	4618      	mov	r0, r3
 800433c:	f003 ffff 	bl	800833e <HAL_UART_Transmit_IT>
 8004340:	4603      	mov	r3, r0
 8004342:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8004344:	79fb      	ldrb	r3, [r7, #7]
 8004346:	4a09      	ldr	r2, [pc, #36]	; (800436c <UART_putc+0x7c>)
 8004348:	56d3      	ldrsb	r3, [r2, r3]
 800434a:	4618      	mov	r0, r3
 800434c:	f7ff fe30 	bl	8003fb0 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 8004350:	7bfb      	ldrb	r3, [r7, #15]
 8004352:	2b02      	cmp	r3, #2
 8004354:	d0e5      	beq.n	8004322 <UART_putc+0x32>
	}
}
 8004356:	bf00      	nop
 8004358:	3710      	adds	r7, #16
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	08010074 	.word	0x08010074
 8004364:	08010038 	.word	0x08010038
 8004368:	20000fac 	.word	0x20000fac
 800436c:	080102cc 	.word	0x080102cc
 8004370:	20000d50 	.word	0x20000d50

08004374 <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 8004374:	b480      	push	{r7}
 8004376:	b087      	sub	sp, #28
 8004378:	af00      	add	r7, sp, #0
 800437a:	4603      	mov	r3, r0
 800437c:	60b9      	str	r1, [r7, #8]
 800437e:	607a      	str	r2, [r7, #4]
 8004380:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 8004382:	7bfb      	ldrb	r3, [r7, #15]
 8004384:	4a13      	ldr	r2, [pc, #76]	; (80043d4 <UART_impolite_force_puts_on_uart+0x60>)
 8004386:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d01d      	beq.n	80043ca <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 800438e:	7bfb      	ldrb	r3, [r7, #15]
 8004390:	4a11      	ldr	r2, [pc, #68]	; (80043d8 <UART_impolite_force_puts_on_uart+0x64>)
 8004392:	019b      	lsls	r3, r3, #6
 8004394:	4413      	add	r3, r2
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 800439a:	2300      	movs	r3, #0
 800439c:	617b      	str	r3, [r7, #20]
 800439e:	e010      	b.n	80043c2 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 80043a0:	bf00      	nop
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d0f9      	beq.n	80043a2 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 80043ae:	68ba      	ldr	r2, [r7, #8]
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	4413      	add	r3, r2
 80043b4:	781b      	ldrb	r3, [r3, #0]
 80043b6:	461a      	mov	r2, r3
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	3301      	adds	r3, #1
 80043c0:	617b      	str	r3, [r7, #20]
 80043c2:	697a      	ldr	r2, [r7, #20]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	429a      	cmp	r2, r3
 80043c8:	d3ea      	bcc.n	80043a0 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 80043ca:	bf00      	nop
 80043cc:	371c      	adds	r7, #28
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bc80      	pop	{r7}
 80043d2:	4770      	bx	lr
 80043d4:	20000fac 	.word	0x20000fac
 80043d8:	20000d50 	.word	0x20000d50

080043dc <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 80043e0:	4802      	ldr	r0, [pc, #8]	; (80043ec <USART1_IRQHandler+0x10>)
 80043e2:	f004 f845 	bl	8008470 <HAL_UART_IRQHandler>
}
 80043e6:	bf00      	nop
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	20000d50 	.word	0x20000d50

080043f0 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 80043f4:	4802      	ldr	r0, [pc, #8]	; (8004400 <USART2_IRQHandler+0x10>)
 80043f6:	f004 f83b 	bl	8008470 <HAL_UART_IRQHandler>
}
 80043fa:	bf00      	nop
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	20000d90 	.word	0x20000d90

08004404 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8004408:	4802      	ldr	r0, [pc, #8]	; (8004414 <USART3_IRQHandler+0x10>)
 800440a:	f004 f831 	bl	8008470 <HAL_UART_IRQHandler>
}
 800440e:	bf00      	nop
 8004410:	bd80      	pop	{r7, pc}
 8004412:	bf00      	nop
 8004414:	20000dd0 	.word	0x20000dd0

08004418 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	b084      	sub	sp, #16
 800441c:	af00      	add	r7, sp, #0
 800441e:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4a1e      	ldr	r2, [pc, #120]	; (80044a0 <HAL_UART_RxCpltCallback+0x88>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d102      	bne.n	8004430 <HAL_UART_RxCpltCallback+0x18>
 800442a:	2300      	movs	r3, #0
 800442c:	73fb      	strb	r3, [r7, #15]
 800442e:	e00e      	b.n	800444e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4a1b      	ldr	r2, [pc, #108]	; (80044a4 <HAL_UART_RxCpltCallback+0x8c>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d102      	bne.n	8004440 <HAL_UART_RxCpltCallback+0x28>
 800443a:	2301      	movs	r3, #1
 800443c:	73fb      	strb	r3, [r7, #15]
 800443e:	e006      	b.n	800444e <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a18      	ldr	r2, [pc, #96]	; (80044a8 <HAL_UART_RxCpltCallback+0x90>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d126      	bne.n	8004498 <HAL_UART_RxCpltCallback+0x80>
 800444a:	2302      	movs	r3, #2
 800444c:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 800444e:	7bfb      	ldrb	r3, [r7, #15]
 8004450:	4a16      	ldr	r2, [pc, #88]	; (80044ac <HAL_UART_RxCpltCallback+0x94>)
 8004452:	2101      	movs	r1, #1
 8004454:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 8004458:	7bfb      	ldrb	r3, [r7, #15]
 800445a:	4a15      	ldr	r2, [pc, #84]	; (80044b0 <HAL_UART_RxCpltCallback+0x98>)
 800445c:	5cd3      	ldrb	r3, [r2, r3]
 800445e:	3301      	adds	r3, #1
 8004460:	425a      	negs	r2, r3
 8004462:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004466:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800446a:	bf58      	it	pl
 800446c:	4253      	negpl	r3, r2
 800446e:	7bfa      	ldrb	r2, [r7, #15]
 8004470:	b2d9      	uxtb	r1, r3
 8004472:	4b0f      	ldr	r3, [pc, #60]	; (80044b0 <HAL_UART_RxCpltCallback+0x98>)
 8004474:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8004476:	7bfb      	ldrb	r3, [r7, #15]
 8004478:	019b      	lsls	r3, r3, #6
 800447a:	4a0e      	ldr	r2, [pc, #56]	; (80044b4 <HAL_UART_RxCpltCallback+0x9c>)
 800447c:	1898      	adds	r0, r3, r2
 800447e:	7bfb      	ldrb	r3, [r7, #15]
 8004480:	7bfa      	ldrb	r2, [r7, #15]
 8004482:	490b      	ldr	r1, [pc, #44]	; (80044b0 <HAL_UART_RxCpltCallback+0x98>)
 8004484:	5c8a      	ldrb	r2, [r1, r2]
 8004486:	01db      	lsls	r3, r3, #7
 8004488:	4413      	add	r3, r2
 800448a:	4a0b      	ldr	r2, [pc, #44]	; (80044b8 <HAL_UART_RxCpltCallback+0xa0>)
 800448c:	4413      	add	r3, r2
 800448e:	2201      	movs	r2, #1
 8004490:	4619      	mov	r1, r3
 8004492:	f003 ff98 	bl	80083c6 <HAL_UART_Receive_IT>
 8004496:	e000      	b.n	800449a <HAL_UART_RxCpltCallback+0x82>
	else return;
 8004498:	bf00      	nop
}
 800449a:	3710      	adds	r7, #16
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	40013800 	.word	0x40013800
 80044a4:	40004400 	.word	0x40004400
 80044a8:	40004800 	.word	0x40004800
 80044ac:	20000fa0 	.word	0x20000fa0
 80044b0:	20000f90 	.word	0x20000f90
 80044b4:	20000d50 	.word	0x20000d50
 80044b8:	20000e10 	.word	0x20000e10

080044bc <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b08a      	sub	sp, #40	; 0x28
 80044c0:	af02      	add	r7, sp, #8
 80044c2:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a47      	ldr	r2, [pc, #284]	; (80045e8 <HAL_UART_MspInit+0x12c>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d12a      	bne.n	8004524 <HAL_UART_MspInit+0x68>
	{
		#ifdef UART1_ON_PA9_PA10
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80044ce:	4b47      	ldr	r3, [pc, #284]	; (80045ec <HAL_UART_MspInit+0x130>)
 80044d0:	699b      	ldr	r3, [r3, #24]
 80044d2:	4a46      	ldr	r2, [pc, #280]	; (80045ec <HAL_UART_MspInit+0x130>)
 80044d4:	f043 0304 	orr.w	r3, r3, #4
 80044d8:	6193      	str	r3, [r2, #24]
 80044da:	4b44      	ldr	r3, [pc, #272]	; (80045ec <HAL_UART_MspInit+0x130>)
 80044dc:	699b      	ldr	r3, [r3, #24]
 80044de:	f003 0304 	and.w	r3, r3, #4
 80044e2:	61fb      	str	r3, [r7, #28]
 80044e4:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 80044e6:	2303      	movs	r3, #3
 80044e8:	9300      	str	r3, [sp, #0]
 80044ea:	2301      	movs	r3, #1
 80044ec:	2202      	movs	r2, #2
 80044ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80044f2:	483f      	ldr	r0, [pc, #252]	; (80045f0 <HAL_UART_MspInit+0x134>)
 80044f4:	f7fe fb68 	bl	8002bc8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80044f8:	2303      	movs	r3, #3
 80044fa:	9300      	str	r3, [sp, #0]
 80044fc:	2301      	movs	r3, #1
 80044fe:	2200      	movs	r2, #0
 8004500:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8004504:	483a      	ldr	r0, [pc, #232]	; (80045f0 <HAL_UART_MspInit+0x134>)
 8004506:	f7fe fb5f 	bl	8002bc8 <BSP_GPIO_PinCfg>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART1_ENABLE();
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 800450a:	4b38      	ldr	r3, [pc, #224]	; (80045ec <HAL_UART_MspInit+0x130>)
 800450c:	699b      	ldr	r3, [r3, #24]
 800450e:	4a37      	ldr	r2, [pc, #220]	; (80045ec <HAL_UART_MspInit+0x130>)
 8004510:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004514:	6193      	str	r3, [r2, #24]
 8004516:	4b35      	ldr	r3, [pc, #212]	; (80045ec <HAL_UART_MspInit+0x130>)
 8004518:	699b      	ldr	r3, [r3, #24]
 800451a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800451e:	61bb      	str	r3, [r7, #24]
 8004520:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 8004522:	e05c      	b.n	80045de <HAL_UART_MspInit+0x122>
	else if(huart->Instance == USART2)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a32      	ldr	r2, [pc, #200]	; (80045f4 <HAL_UART_MspInit+0x138>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d128      	bne.n	8004580 <HAL_UART_MspInit+0xc4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 800452e:	4b2f      	ldr	r3, [pc, #188]	; (80045ec <HAL_UART_MspInit+0x130>)
 8004530:	699b      	ldr	r3, [r3, #24]
 8004532:	4a2e      	ldr	r2, [pc, #184]	; (80045ec <HAL_UART_MspInit+0x130>)
 8004534:	f043 0304 	orr.w	r3, r3, #4
 8004538:	6193      	str	r3, [r2, #24]
 800453a:	4b2c      	ldr	r3, [pc, #176]	; (80045ec <HAL_UART_MspInit+0x130>)
 800453c:	699b      	ldr	r3, [r3, #24]
 800453e:	f003 0304 	and.w	r3, r3, #4
 8004542:	617b      	str	r3, [r7, #20]
 8004544:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8004546:	2303      	movs	r3, #3
 8004548:	9300      	str	r3, [sp, #0]
 800454a:	2301      	movs	r3, #1
 800454c:	2202      	movs	r2, #2
 800454e:	2104      	movs	r1, #4
 8004550:	4827      	ldr	r0, [pc, #156]	; (80045f0 <HAL_UART_MspInit+0x134>)
 8004552:	f7fe fb39 	bl	8002bc8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8004556:	2303      	movs	r3, #3
 8004558:	9300      	str	r3, [sp, #0]
 800455a:	2301      	movs	r3, #1
 800455c:	2200      	movs	r2, #0
 800455e:	2108      	movs	r1, #8
 8004560:	4823      	ldr	r0, [pc, #140]	; (80045f0 <HAL_UART_MspInit+0x134>)
 8004562:	f7fe fb31 	bl	8002bc8 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8004566:	4b21      	ldr	r3, [pc, #132]	; (80045ec <HAL_UART_MspInit+0x130>)
 8004568:	69db      	ldr	r3, [r3, #28]
 800456a:	4a20      	ldr	r2, [pc, #128]	; (80045ec <HAL_UART_MspInit+0x130>)
 800456c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004570:	61d3      	str	r3, [r2, #28]
 8004572:	4b1e      	ldr	r3, [pc, #120]	; (80045ec <HAL_UART_MspInit+0x130>)
 8004574:	69db      	ldr	r3, [r3, #28]
 8004576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800457a:	613b      	str	r3, [r7, #16]
 800457c:	693b      	ldr	r3, [r7, #16]
}
 800457e:	e02e      	b.n	80045de <HAL_UART_MspInit+0x122>
	else if(huart->Instance == USART3)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a1c      	ldr	r2, [pc, #112]	; (80045f8 <HAL_UART_MspInit+0x13c>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d129      	bne.n	80045de <HAL_UART_MspInit+0x122>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800458a:	4b18      	ldr	r3, [pc, #96]	; (80045ec <HAL_UART_MspInit+0x130>)
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	4a17      	ldr	r2, [pc, #92]	; (80045ec <HAL_UART_MspInit+0x130>)
 8004590:	f043 0308 	orr.w	r3, r3, #8
 8004594:	6193      	str	r3, [r2, #24]
 8004596:	4b15      	ldr	r3, [pc, #84]	; (80045ec <HAL_UART_MspInit+0x130>)
 8004598:	699b      	ldr	r3, [r3, #24]
 800459a:	f003 0308 	and.w	r3, r3, #8
 800459e:	60fb      	str	r3, [r7, #12]
 80045a0:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 80045a2:	2303      	movs	r3, #3
 80045a4:	9300      	str	r3, [sp, #0]
 80045a6:	2301      	movs	r3, #1
 80045a8:	2202      	movs	r2, #2
 80045aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80045ae:	4813      	ldr	r0, [pc, #76]	; (80045fc <HAL_UART_MspInit+0x140>)
 80045b0:	f7fe fb0a 	bl	8002bc8 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80045b4:	2303      	movs	r3, #3
 80045b6:	9300      	str	r3, [sp, #0]
 80045b8:	2301      	movs	r3, #1
 80045ba:	2200      	movs	r2, #0
 80045bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80045c0:	480e      	ldr	r0, [pc, #56]	; (80045fc <HAL_UART_MspInit+0x140>)
 80045c2:	f7fe fb01 	bl	8002bc8 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 80045c6:	4b09      	ldr	r3, [pc, #36]	; (80045ec <HAL_UART_MspInit+0x130>)
 80045c8:	69db      	ldr	r3, [r3, #28]
 80045ca:	4a08      	ldr	r2, [pc, #32]	; (80045ec <HAL_UART_MspInit+0x130>)
 80045cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045d0:	61d3      	str	r3, [r2, #28]
 80045d2:	4b06      	ldr	r3, [pc, #24]	; (80045ec <HAL_UART_MspInit+0x130>)
 80045d4:	69db      	ldr	r3, [r3, #28]
 80045d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80045da:	60bb      	str	r3, [r7, #8]
 80045dc:	68bb      	ldr	r3, [r7, #8]
}
 80045de:	bf00      	nop
 80045e0:	3720      	adds	r7, #32
 80045e2:	46bd      	mov	sp, r7
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	bf00      	nop
 80045e8:	40013800 	.word	0x40013800
 80045ec:	40021000 	.word	0x40021000
 80045f0:	40010800 	.word	0x40010800
 80045f4:	40004400 	.word	0x40004400
 80045f8:	40004800 	.word	0x40004800
 80045fc:	40010c00 	.word	0x40010c00

08004600 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800460c:	2b08      	cmp	r3, #8
 800460e:	d106      	bne.n	800461e <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2222      	movs	r2, #34	; 0x22
 800461a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 800461e:	bf00      	nop
 8004620:	370c      	adds	r7, #12
 8004622:	46bd      	mov	sp, r7
 8004624:	bc80      	pop	{r7}
 8004626:	4770      	bx	lr

08004628 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8004628:	b580      	push	{r7, lr}
 800462a:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 800462c:	4b03      	ldr	r3, [pc, #12]	; (800463c <WWDG_IRQHandler+0x14>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4903      	ldr	r1, [pc, #12]	; (8004640 <WWDG_IRQHandler+0x18>)
 8004632:	4618      	mov	r0, r3
 8004634:	f7fe fe8c 	bl	8003350 <dump_printf>
	while(1);
 8004638:	e7fe      	b.n	8004638 <WWDG_IRQHandler+0x10>
 800463a:	bf00      	nop
 800463c:	20000048 	.word	0x20000048
 8004640:	08010104 	.word	0x08010104

08004644 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8004648:	4b03      	ldr	r3, [pc, #12]	; (8004658 <PVD_IRQHandler+0x14>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4903      	ldr	r1, [pc, #12]	; (800465c <PVD_IRQHandler+0x18>)
 800464e:	4618      	mov	r0, r3
 8004650:	f7fe fe7e 	bl	8003350 <dump_printf>
	while(1);
 8004654:	e7fe      	b.n	8004654 <PVD_IRQHandler+0x10>
 8004656:	bf00      	nop
 8004658:	20000048 	.word	0x20000048
 800465c:	0801010c 	.word	0x0801010c

08004660 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8004664:	4b03      	ldr	r3, [pc, #12]	; (8004674 <TAMPER_IRQHandler+0x14>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	4903      	ldr	r1, [pc, #12]	; (8004678 <TAMPER_IRQHandler+0x18>)
 800466a:	4618      	mov	r0, r3
 800466c:	f7fe fe70 	bl	8003350 <dump_printf>
	while(1);
 8004670:	e7fe      	b.n	8004670 <TAMPER_IRQHandler+0x10>
 8004672:	bf00      	nop
 8004674:	20000048 	.word	0x20000048
 8004678:	08010110 	.word	0x08010110

0800467c <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8004680:	4b03      	ldr	r3, [pc, #12]	; (8004690 <RTC_IRQHandler+0x14>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4903      	ldr	r1, [pc, #12]	; (8004694 <RTC_IRQHandler+0x18>)
 8004686:	4618      	mov	r0, r3
 8004688:	f7fe fe62 	bl	8003350 <dump_printf>
	while(1);
 800468c:	e7fe      	b.n	800468c <RTC_IRQHandler+0x10>
 800468e:	bf00      	nop
 8004690:	20000048 	.word	0x20000048
 8004694:	08010118 	.word	0x08010118

08004698 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 800469c:	4b03      	ldr	r3, [pc, #12]	; (80046ac <FLASH_IRQHandler+0x14>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	4903      	ldr	r1, [pc, #12]	; (80046b0 <FLASH_IRQHandler+0x18>)
 80046a2:	4618      	mov	r0, r3
 80046a4:	f7fe fe54 	bl	8003350 <dump_printf>
	while(1);
 80046a8:	e7fe      	b.n	80046a8 <FLASH_IRQHandler+0x10>
 80046aa:	bf00      	nop
 80046ac:	20000048 	.word	0x20000048
 80046b0:	0801011c 	.word	0x0801011c

080046b4 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 80046b8:	4b03      	ldr	r3, [pc, #12]	; (80046c8 <RCC_IRQHandler+0x14>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	4903      	ldr	r1, [pc, #12]	; (80046cc <RCC_IRQHandler+0x18>)
 80046be:	4618      	mov	r0, r3
 80046c0:	f7fe fe46 	bl	8003350 <dump_printf>
	while(1);
 80046c4:	e7fe      	b.n	80046c4 <RCC_IRQHandler+0x10>
 80046c6:	bf00      	nop
 80046c8:	20000048 	.word	0x20000048
 80046cc:	08010124 	.word	0x08010124

080046d0 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 80046d4:	4b03      	ldr	r3, [pc, #12]	; (80046e4 <DMA1_Channel2_IRQHandler+0x14>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4903      	ldr	r1, [pc, #12]	; (80046e8 <DMA1_Channel2_IRQHandler+0x18>)
 80046da:	4618      	mov	r0, r3
 80046dc:	f7fe fe38 	bl	8003350 <dump_printf>
	while(1);
 80046e0:	e7fe      	b.n	80046e0 <DMA1_Channel2_IRQHandler+0x10>
 80046e2:	bf00      	nop
 80046e4:	20000048 	.word	0x20000048
 80046e8:	08010160 	.word	0x08010160

080046ec <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 80046ec:	b580      	push	{r7, lr}
 80046ee:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 80046f0:	4b03      	ldr	r3, [pc, #12]	; (8004700 <DMA1_Channel3_IRQHandler+0x14>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4903      	ldr	r1, [pc, #12]	; (8004704 <DMA1_Channel3_IRQHandler+0x18>)
 80046f6:	4618      	mov	r0, r3
 80046f8:	f7fe fe2a 	bl	8003350 <dump_printf>
	while(1);
 80046fc:	e7fe      	b.n	80046fc <DMA1_Channel3_IRQHandler+0x10>
 80046fe:	bf00      	nop
 8004700:	20000048 	.word	0x20000048
 8004704:	08010170 	.word	0x08010170

08004708 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 800470c:	4b03      	ldr	r3, [pc, #12]	; (800471c <DMA1_Channel4_IRQHandler+0x14>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4903      	ldr	r1, [pc, #12]	; (8004720 <DMA1_Channel4_IRQHandler+0x18>)
 8004712:	4618      	mov	r0, r3
 8004714:	f7fe fe1c 	bl	8003350 <dump_printf>
	while(1);
 8004718:	e7fe      	b.n	8004718 <DMA1_Channel4_IRQHandler+0x10>
 800471a:	bf00      	nop
 800471c:	20000048 	.word	0x20000048
 8004720:	08010180 	.word	0x08010180

08004724 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8004724:	b580      	push	{r7, lr}
 8004726:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8004728:	4b03      	ldr	r3, [pc, #12]	; (8004738 <DMA1_Channel5_IRQHandler+0x14>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	4903      	ldr	r1, [pc, #12]	; (800473c <DMA1_Channel5_IRQHandler+0x18>)
 800472e:	4618      	mov	r0, r3
 8004730:	f7fe fe0e 	bl	8003350 <dump_printf>
	while(1);
 8004734:	e7fe      	b.n	8004734 <DMA1_Channel5_IRQHandler+0x10>
 8004736:	bf00      	nop
 8004738:	20000048 	.word	0x20000048
 800473c:	08010190 	.word	0x08010190

08004740 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8004744:	4b03      	ldr	r3, [pc, #12]	; (8004754 <DMA1_Channel6_IRQHandler+0x14>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4903      	ldr	r1, [pc, #12]	; (8004758 <DMA1_Channel6_IRQHandler+0x18>)
 800474a:	4618      	mov	r0, r3
 800474c:	f7fe fe00 	bl	8003350 <dump_printf>
	while(1);
 8004750:	e7fe      	b.n	8004750 <DMA1_Channel6_IRQHandler+0x10>
 8004752:	bf00      	nop
 8004754:	20000048 	.word	0x20000048
 8004758:	080101a0 	.word	0x080101a0

0800475c <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8004760:	4b03      	ldr	r3, [pc, #12]	; (8004770 <DMA1_Channel7_IRQHandler+0x14>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4903      	ldr	r1, [pc, #12]	; (8004774 <DMA1_Channel7_IRQHandler+0x18>)
 8004766:	4618      	mov	r0, r3
 8004768:	f7fe fdf2 	bl	8003350 <dump_printf>
	while(1);
 800476c:	e7fe      	b.n	800476c <DMA1_Channel7_IRQHandler+0x10>
 800476e:	bf00      	nop
 8004770:	20000048 	.word	0x20000048
 8004774:	080101b0 	.word	0x080101b0

08004778 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8004778:	b580      	push	{r7, lr}
 800477a:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 800477c:	4b03      	ldr	r3, [pc, #12]	; (800478c <ADC1_2_IRQHandler+0x14>)
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4903      	ldr	r1, [pc, #12]	; (8004790 <ADC1_2_IRQHandler+0x18>)
 8004782:	4618      	mov	r0, r3
 8004784:	f7fe fde4 	bl	8003350 <dump_printf>
	while(1);
 8004788:	e7fe      	b.n	8004788 <ADC1_2_IRQHandler+0x10>
 800478a:	bf00      	nop
 800478c:	20000048 	.word	0x20000048
 8004790:	080101c0 	.word	0x080101c0

08004794 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8004798:	4b03      	ldr	r3, [pc, #12]	; (80047a8 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4903      	ldr	r1, [pc, #12]	; (80047ac <USB_HP_CAN1_TX_IRQHandler+0x18>)
 800479e:	4618      	mov	r0, r3
 80047a0:	f7fe fdd6 	bl	8003350 <dump_printf>
	while(1);
 80047a4:	e7fe      	b.n	80047a4 <USB_HP_CAN1_TX_IRQHandler+0x10>
 80047a6:	bf00      	nop
 80047a8:	20000048 	.word	0x20000048
 80047ac:	080101c8 	.word	0x080101c8

080047b0 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 80047b4:	4b03      	ldr	r3, [pc, #12]	; (80047c4 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4903      	ldr	r1, [pc, #12]	; (80047c8 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 80047ba:	4618      	mov	r0, r3
 80047bc:	f7fe fdc8 	bl	8003350 <dump_printf>
	while(1);
 80047c0:	e7fe      	b.n	80047c0 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 80047c2:	bf00      	nop
 80047c4:	20000048 	.word	0x20000048
 80047c8:	080101d8 	.word	0x080101d8

080047cc <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 80047d0:	4b03      	ldr	r3, [pc, #12]	; (80047e0 <CAN1_RX1_IRQHandler+0x14>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4903      	ldr	r1, [pc, #12]	; (80047e4 <CAN1_RX1_IRQHandler+0x18>)
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7fe fdba 	bl	8003350 <dump_printf>
	while(1);
 80047dc:	e7fe      	b.n	80047dc <CAN1_RX1_IRQHandler+0x10>
 80047de:	bf00      	nop
 80047e0:	20000048 	.word	0x20000048
 80047e4:	080101e8 	.word	0x080101e8

080047e8 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 80047e8:	b580      	push	{r7, lr}
 80047ea:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 80047ec:	4b03      	ldr	r3, [pc, #12]	; (80047fc <CAN1_SCE_IRQHandler+0x14>)
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4903      	ldr	r1, [pc, #12]	; (8004800 <CAN1_SCE_IRQHandler+0x18>)
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7fe fdac 	bl	8003350 <dump_printf>
	while(1);
 80047f8:	e7fe      	b.n	80047f8 <CAN1_SCE_IRQHandler+0x10>
 80047fa:	bf00      	nop
 80047fc:	20000048 	.word	0x20000048
 8004800:	080101f4 	.word	0x080101f4

08004804 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8004808:	4b03      	ldr	r3, [pc, #12]	; (8004818 <TIM1_BRK_IRQHandler+0x14>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	4903      	ldr	r1, [pc, #12]	; (800481c <TIM1_BRK_IRQHandler+0x18>)
 800480e:	4618      	mov	r0, r3
 8004810:	f7fe fd9e 	bl	8003350 <dump_printf>
	while(1);
 8004814:	e7fe      	b.n	8004814 <TIM1_BRK_IRQHandler+0x10>
 8004816:	bf00      	nop
 8004818:	20000048 	.word	0x20000048
 800481c:	08010208 	.word	0x08010208

08004820 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8004824:	4b03      	ldr	r3, [pc, #12]	; (8004834 <TIM1_TRG_COM_IRQHandler+0x14>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	4903      	ldr	r1, [pc, #12]	; (8004838 <TIM1_TRG_COM_IRQHandler+0x18>)
 800482a:	4618      	mov	r0, r3
 800482c:	f7fe fd90 	bl	8003350 <dump_printf>
	while(1);
 8004830:	e7fe      	b.n	8004830 <TIM1_TRG_COM_IRQHandler+0x10>
 8004832:	bf00      	nop
 8004834:	20000048 	.word	0x20000048
 8004838:	0801021c 	.word	0x0801021c

0800483c <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8004840:	4b03      	ldr	r3, [pc, #12]	; (8004850 <TIM1_CC_IRQHandler+0x14>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4903      	ldr	r1, [pc, #12]	; (8004854 <TIM1_CC_IRQHandler+0x18>)
 8004846:	4618      	mov	r0, r3
 8004848:	f7fe fd82 	bl	8003350 <dump_printf>
	while(1);
 800484c:	e7fe      	b.n	800484c <TIM1_CC_IRQHandler+0x10>
 800484e:	bf00      	nop
 8004850:	20000048 	.word	0x20000048
 8004854:	0801022c 	.word	0x0801022c

08004858 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8004858:	b580      	push	{r7, lr}
 800485a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 800485c:	4b03      	ldr	r3, [pc, #12]	; (800486c <I2C1_EV_IRQHandler+0x14>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4903      	ldr	r1, [pc, #12]	; (8004870 <I2C1_EV_IRQHandler+0x18>)
 8004862:	4618      	mov	r0, r3
 8004864:	f7fe fd74 	bl	8003350 <dump_printf>
	while(1);
 8004868:	e7fe      	b.n	8004868 <I2C1_EV_IRQHandler+0x10>
 800486a:	bf00      	nop
 800486c:	20000048 	.word	0x20000048
 8004870:	0801024c 	.word	0x0801024c

08004874 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8004878:	4b03      	ldr	r3, [pc, #12]	; (8004888 <I2C1_ER_IRQHandler+0x14>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4903      	ldr	r1, [pc, #12]	; (800488c <I2C1_ER_IRQHandler+0x18>)
 800487e:	4618      	mov	r0, r3
 8004880:	f7fe fd66 	bl	8003350 <dump_printf>
	while(1);
 8004884:	e7fe      	b.n	8004884 <I2C1_ER_IRQHandler+0x10>
 8004886:	bf00      	nop
 8004888:	20000048 	.word	0x20000048
 800488c:	08010254 	.word	0x08010254

08004890 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8004894:	4b03      	ldr	r3, [pc, #12]	; (80048a4 <I2C2_EV_IRQHandler+0x14>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4903      	ldr	r1, [pc, #12]	; (80048a8 <I2C2_EV_IRQHandler+0x18>)
 800489a:	4618      	mov	r0, r3
 800489c:	f7fe fd58 	bl	8003350 <dump_printf>
	while(1);
 80048a0:	e7fe      	b.n	80048a0 <I2C2_EV_IRQHandler+0x10>
 80048a2:	bf00      	nop
 80048a4:	20000048 	.word	0x20000048
 80048a8:	0801025c 	.word	0x0801025c

080048ac <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 80048b0:	4b03      	ldr	r3, [pc, #12]	; (80048c0 <I2C2_ER_IRQHandler+0x14>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4903      	ldr	r1, [pc, #12]	; (80048c4 <I2C2_ER_IRQHandler+0x18>)
 80048b6:	4618      	mov	r0, r3
 80048b8:	f7fe fd4a 	bl	8003350 <dump_printf>
	while(1);
 80048bc:	e7fe      	b.n	80048bc <I2C2_ER_IRQHandler+0x10>
 80048be:	bf00      	nop
 80048c0:	20000048 	.word	0x20000048
 80048c4:	08010264 	.word	0x08010264

080048c8 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 80048cc:	4b03      	ldr	r3, [pc, #12]	; (80048dc <SPI1_IRQHandler+0x14>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4903      	ldr	r1, [pc, #12]	; (80048e0 <SPI1_IRQHandler+0x18>)
 80048d2:	4618      	mov	r0, r3
 80048d4:	f7fe fd3c 	bl	8003350 <dump_printf>
	while(1);
 80048d8:	e7fe      	b.n	80048d8 <SPI1_IRQHandler+0x10>
 80048da:	bf00      	nop
 80048dc:	20000048 	.word	0x20000048
 80048e0:	0801026c 	.word	0x0801026c

080048e4 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 80048e8:	4b03      	ldr	r3, [pc, #12]	; (80048f8 <SPI2_IRQHandler+0x14>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	4903      	ldr	r1, [pc, #12]	; (80048fc <SPI2_IRQHandler+0x18>)
 80048ee:	4618      	mov	r0, r3
 80048f0:	f7fe fd2e 	bl	8003350 <dump_printf>
	while(1);
 80048f4:	e7fe      	b.n	80048f4 <SPI2_IRQHandler+0x10>
 80048f6:	bf00      	nop
 80048f8:	20000048 	.word	0x20000048
 80048fc:	08010274 	.word	0x08010274

08004900 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8004904:	4b03      	ldr	r3, [pc, #12]	; (8004914 <RTC_Alarm_IRQHandler+0x14>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	4903      	ldr	r1, [pc, #12]	; (8004918 <RTC_Alarm_IRQHandler+0x18>)
 800490a:	4618      	mov	r0, r3
 800490c:	f7fe fd20 	bl	8003350 <dump_printf>
	while(1);
 8004910:	e7fe      	b.n	8004910 <RTC_Alarm_IRQHandler+0x10>
 8004912:	bf00      	nop
 8004914:	20000048 	.word	0x20000048
 8004918:	080102a0 	.word	0x080102a0

0800491c <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8004920:	4b03      	ldr	r3, [pc, #12]	; (8004930 <USBWakeUp_IRQHandler+0x14>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4903      	ldr	r1, [pc, #12]	; (8004934 <USBWakeUp_IRQHandler+0x18>)
 8004926:	4618      	mov	r0, r3
 8004928:	f7fe fd12 	bl	8003350 <dump_printf>
}
 800492c:	bf00      	nop
 800492e:	bd80      	pop	{r7, pc}
 8004930:	20000048 	.word	0x20000048
 8004934:	080102ac 	.word	0x080102ac

08004938 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004938:	b480      	push	{r7}
 800493a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800493c:	4b15      	ldr	r3, [pc, #84]	; (8004994 <SystemInit+0x5c>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a14      	ldr	r2, [pc, #80]	; (8004994 <SystemInit+0x5c>)
 8004942:	f043 0301 	orr.w	r3, r3, #1
 8004946:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8004948:	4b12      	ldr	r3, [pc, #72]	; (8004994 <SystemInit+0x5c>)
 800494a:	685a      	ldr	r2, [r3, #4]
 800494c:	4911      	ldr	r1, [pc, #68]	; (8004994 <SystemInit+0x5c>)
 800494e:	4b12      	ldr	r3, [pc, #72]	; (8004998 <SystemInit+0x60>)
 8004950:	4013      	ands	r3, r2
 8004952:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004954:	4b0f      	ldr	r3, [pc, #60]	; (8004994 <SystemInit+0x5c>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	4a0e      	ldr	r2, [pc, #56]	; (8004994 <SystemInit+0x5c>)
 800495a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800495e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004962:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004964:	4b0b      	ldr	r3, [pc, #44]	; (8004994 <SystemInit+0x5c>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	4a0a      	ldr	r2, [pc, #40]	; (8004994 <SystemInit+0x5c>)
 800496a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800496e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8004970:	4b08      	ldr	r3, [pc, #32]	; (8004994 <SystemInit+0x5c>)
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	4a07      	ldr	r2, [pc, #28]	; (8004994 <SystemInit+0x5c>)
 8004976:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800497a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800497c:	4b05      	ldr	r3, [pc, #20]	; (8004994 <SystemInit+0x5c>)
 800497e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004982:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004984:	4b05      	ldr	r3, [pc, #20]	; (800499c <SystemInit+0x64>)
 8004986:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800498a:	609a      	str	r2, [r3, #8]
#endif 
}
 800498c:	bf00      	nop
 800498e:	46bd      	mov	sp, r7
 8004990:	bc80      	pop	{r7}
 8004992:	4770      	bx	lr
 8004994:	40021000 	.word	0x40021000
 8004998:	f8ff0000 	.word	0xf8ff0000
 800499c:	e000ed00 	.word	0xe000ed00

080049a0 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 80049a6:	2300      	movs	r3, #0
 80049a8:	60fb      	str	r3, [r7, #12]
 80049aa:	2300      	movs	r3, #0
 80049ac:	60bb      	str	r3, [r7, #8]
 80049ae:	2300      	movs	r3, #0
 80049b0:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80049b2:	4b2f      	ldr	r3, [pc, #188]	; (8004a70 <SystemCoreClockUpdate+0xd0>)
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	f003 030c 	and.w	r3, r3, #12
 80049ba:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2b08      	cmp	r3, #8
 80049c0:	d011      	beq.n	80049e6 <SystemCoreClockUpdate+0x46>
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2b08      	cmp	r3, #8
 80049c6:	d83a      	bhi.n	8004a3e <SystemCoreClockUpdate+0x9e>
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d003      	beq.n	80049d6 <SystemCoreClockUpdate+0x36>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2b04      	cmp	r3, #4
 80049d2:	d004      	beq.n	80049de <SystemCoreClockUpdate+0x3e>
 80049d4:	e033      	b.n	8004a3e <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 80049d6:	4b27      	ldr	r3, [pc, #156]	; (8004a74 <SystemCoreClockUpdate+0xd4>)
 80049d8:	4a27      	ldr	r2, [pc, #156]	; (8004a78 <SystemCoreClockUpdate+0xd8>)
 80049da:	601a      	str	r2, [r3, #0]
      break;
 80049dc:	e033      	b.n	8004a46 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 80049de:	4b25      	ldr	r3, [pc, #148]	; (8004a74 <SystemCoreClockUpdate+0xd4>)
 80049e0:	4a25      	ldr	r2, [pc, #148]	; (8004a78 <SystemCoreClockUpdate+0xd8>)
 80049e2:	601a      	str	r2, [r3, #0]
      break;
 80049e4:	e02f      	b.n	8004a46 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 80049e6:	4b22      	ldr	r3, [pc, #136]	; (8004a70 <SystemCoreClockUpdate+0xd0>)
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80049ee:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 80049f0:	4b1f      	ldr	r3, [pc, #124]	; (8004a70 <SystemCoreClockUpdate+0xd0>)
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80049f8:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	0c9b      	lsrs	r3, r3, #18
 80049fe:	3302      	adds	r3, #2
 8004a00:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d106      	bne.n	8004a16 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	4a1c      	ldr	r2, [pc, #112]	; (8004a7c <SystemCoreClockUpdate+0xdc>)
 8004a0c:	fb02 f303 	mul.w	r3, r2, r3
 8004a10:	4a18      	ldr	r2, [pc, #96]	; (8004a74 <SystemCoreClockUpdate+0xd4>)
 8004a12:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8004a14:	e017      	b.n	8004a46 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8004a16:	4b16      	ldr	r3, [pc, #88]	; (8004a70 <SystemCoreClockUpdate+0xd0>)
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d006      	beq.n	8004a30 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	4a15      	ldr	r2, [pc, #84]	; (8004a7c <SystemCoreClockUpdate+0xdc>)
 8004a26:	fb02 f303 	mul.w	r3, r2, r3
 8004a2a:	4a12      	ldr	r2, [pc, #72]	; (8004a74 <SystemCoreClockUpdate+0xd4>)
 8004a2c:	6013      	str	r3, [r2, #0]
      break;
 8004a2e:	e00a      	b.n	8004a46 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	4a11      	ldr	r2, [pc, #68]	; (8004a78 <SystemCoreClockUpdate+0xd8>)
 8004a34:	fb02 f303 	mul.w	r3, r2, r3
 8004a38:	4a0e      	ldr	r2, [pc, #56]	; (8004a74 <SystemCoreClockUpdate+0xd4>)
 8004a3a:	6013      	str	r3, [r2, #0]
      break;
 8004a3c:	e003      	b.n	8004a46 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8004a3e:	4b0d      	ldr	r3, [pc, #52]	; (8004a74 <SystemCoreClockUpdate+0xd4>)
 8004a40:	4a0d      	ldr	r2, [pc, #52]	; (8004a78 <SystemCoreClockUpdate+0xd8>)
 8004a42:	601a      	str	r2, [r3, #0]
      break;
 8004a44:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8004a46:	4b0a      	ldr	r3, [pc, #40]	; (8004a70 <SystemCoreClockUpdate+0xd0>)
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	091b      	lsrs	r3, r3, #4
 8004a4c:	f003 030f 	and.w	r3, r3, #15
 8004a50:	4a0b      	ldr	r2, [pc, #44]	; (8004a80 <SystemCoreClockUpdate+0xe0>)
 8004a52:	5cd3      	ldrb	r3, [r2, r3]
 8004a54:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8004a56:	4b07      	ldr	r3, [pc, #28]	; (8004a74 <SystemCoreClockUpdate+0xd4>)
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a60:	4a04      	ldr	r2, [pc, #16]	; (8004a74 <SystemCoreClockUpdate+0xd4>)
 8004a62:	6013      	str	r3, [r2, #0]
}
 8004a64:	bf00      	nop
 8004a66:	3714      	adds	r7, #20
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bc80      	pop	{r7}
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	40021000 	.word	0x40021000
 8004a74:	2000004c 	.word	0x2000004c
 8004a78:	007a1200 	.word	0x007a1200
 8004a7c:	003d0900 	.word	0x003d0900
 8004a80:	080102d0 	.word	0x080102d0

08004a84 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b082      	sub	sp, #8
 8004a88:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004a8a:	2300      	movs	r3, #0
 8004a8c:	71fb      	strb	r3, [r7, #7]
 8004a8e:	e007      	b.n	8004aa0 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8004a90:	79fb      	ldrb	r3, [r7, #7]
 8004a92:	4a0b      	ldr	r2, [pc, #44]	; (8004ac0 <Systick_init+0x3c>)
 8004a94:	2100      	movs	r1, #0
 8004a96:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004a9a:	79fb      	ldrb	r3, [r7, #7]
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	71fb      	strb	r3, [r7, #7]
 8004aa0:	79fb      	ldrb	r3, [r7, #7]
 8004aa2:	2b0f      	cmp	r3, #15
 8004aa4:	d9f4      	bls.n	8004a90 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	2100      	movs	r1, #0
 8004aaa:	f04f 30ff 	mov.w	r0, #4294967295
 8004aae:	f001 fac4 	bl	800603a <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8004ab2:	4b04      	ldr	r3, [pc, #16]	; (8004ac4 <Systick_init+0x40>)
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	601a      	str	r2, [r3, #0]
}
 8004ab8:	bf00      	nop
 8004aba:	3708      	adds	r7, #8
 8004abc:	46bd      	mov	sp, r7
 8004abe:	bd80      	pop	{r7, pc}
 8004ac0:	20000fb8 	.word	0x20000fb8
 8004ac4:	20000ff8 	.word	0x20000ff8

08004ac8 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b082      	sub	sp, #8
 8004acc:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8004ace:	f001 f99d 	bl	8005e0c <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8004ad2:	f001 fae8 	bl	80060a6 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8004ad6:	4b0f      	ldr	r3, [pc, #60]	; (8004b14 <SysTick_Handler+0x4c>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d101      	bne.n	8004ae2 <SysTick_Handler+0x1a>
		Systick_init();
 8004ade:	f7ff ffd1 	bl	8004a84 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	71fb      	strb	r3, [r7, #7]
 8004ae6:	e00d      	b.n	8004b04 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8004ae8:	79fb      	ldrb	r3, [r7, #7]
 8004aea:	4a0b      	ldr	r2, [pc, #44]	; (8004b18 <SysTick_Handler+0x50>)
 8004aec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d004      	beq.n	8004afe <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8004af4:	79fb      	ldrb	r3, [r7, #7]
 8004af6:	4a08      	ldr	r2, [pc, #32]	; (8004b18 <SysTick_Handler+0x50>)
 8004af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004afc:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004afe:	79fb      	ldrb	r3, [r7, #7]
 8004b00:	3301      	adds	r3, #1
 8004b02:	71fb      	strb	r3, [r7, #7]
 8004b04:	79fb      	ldrb	r3, [r7, #7]
 8004b06:	2b0f      	cmp	r3, #15
 8004b08:	d9ee      	bls.n	8004ae8 <SysTick_Handler+0x20>
	}
}
 8004b0a:	bf00      	nop
 8004b0c:	bf00      	nop
 8004b0e:	3708      	adds	r7, #8
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}
 8004b14:	20000ff8 	.word	0x20000ff8
 8004b18:	20000fb8 	.word	0x20000fb8

08004b1c <Systick_add_callback_function>:

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b084      	sub	sp, #16
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8004b24:	4b10      	ldr	r3, [pc, #64]	; (8004b68 <Systick_add_callback_function+0x4c>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d101      	bne.n	8004b30 <Systick_add_callback_function+0x14>
		Systick_init();
 8004b2c:	f7ff ffaa 	bl	8004a84 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004b30:	2300      	movs	r3, #0
 8004b32:	73fb      	strb	r3, [r7, #15]
 8004b34:	e00f      	b.n	8004b56 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8004b36:	7bfb      	ldrb	r3, [r7, #15]
 8004b38:	4a0c      	ldr	r2, [pc, #48]	; (8004b6c <Systick_add_callback_function+0x50>)
 8004b3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d106      	bne.n	8004b50 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8004b42:	7bfb      	ldrb	r3, [r7, #15]
 8004b44:	4909      	ldr	r1, [pc, #36]	; (8004b6c <Systick_add_callback_function+0x50>)
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e006      	b.n	8004b5e <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8004b50:	7bfb      	ldrb	r3, [r7, #15]
 8004b52:	3301      	adds	r3, #1
 8004b54:	73fb      	strb	r3, [r7, #15]
 8004b56:	7bfb      	ldrb	r3, [r7, #15]
 8004b58:	2b0f      	cmp	r3, #15
 8004b5a:	d9ec      	bls.n	8004b36 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8004b5c:	2300      	movs	r3, #0

}
 8004b5e:	4618      	mov	r0, r3
 8004b60:	3710      	adds	r7, #16
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bd80      	pop	{r7, pc}
 8004b66:	bf00      	nop
 8004b68:	20000ff8 	.word	0x20000ff8
 8004b6c:	20000fb8 	.word	0x20000fb8

08004b70 <ILI9341_Init>:
 *         It also initializes external SDRAM
 * @param  None
 * @retval None
 */
void ILI9341_Init(void)
{
 8004b70:	b580      	push	{r7, lr}
 8004b72:	b082      	sub	sp, #8
 8004b74:	af02      	add	r7, sp, #8
	/* Init WRX pin */
	//BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
	BSP_GPIO_PinCfg(ILI9341_WRX_PORT,ILI9341_WRX_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8004b76:	2303      	movs	r3, #3
 8004b78:	9300      	str	r3, [sp, #0]
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	2201      	movs	r2, #1
 8004b7e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004b82:	4818      	ldr	r0, [pc, #96]	; (8004be4 <ILI9341_Init+0x74>)
 8004b84:	f7fe f820 	bl	8002bc8 <BSP_GPIO_PinCfg>
	
	/* Init CS pin */
	//BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_MEDIUM);
	BSP_GPIO_PinCfg(ILI9341_CS_PORT,ILI9341_CS_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8004b88:	2303      	movs	r3, #3
 8004b8a:	9300      	str	r3, [sp, #0]
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004b94:	4813      	ldr	r0, [pc, #76]	; (8004be4 <ILI9341_Init+0x74>)
 8004b96:	f7fe f817 	bl	8002bc8 <BSP_GPIO_PinCfg>
	
	/* Init RST pin */
	//BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_LOW);
	BSP_GPIO_PinCfg(ILI9341_RST_PORT,ILI9341_RST_PIN, GPIO_MODE_OUTPUT_PP,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	9300      	str	r3, [sp, #0]
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004ba6:	480f      	ldr	r0, [pc, #60]	; (8004be4 <ILI9341_Init+0x74>)
 8004ba8:	f7fe f80e 	bl	8002bc8 <BSP_GPIO_PinCfg>


	/* CS high */
	ILI9341_CS_SET();
 8004bac:	2201      	movs	r2, #1
 8004bae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004bb2:	480c      	ldr	r0, [pc, #48]	; (8004be4 <ILI9341_Init+0x74>)
 8004bb4:	f001 fd9b 	bl	80066ee <HAL_GPIO_WritePin>
	
	/* Init SPI */
	SPI_Init(ILI9341_SPI);
 8004bb8:	480b      	ldr	r0, [pc, #44]	; (8004be8 <ILI9341_Init+0x78>)
 8004bba:	f7fe f835 	bl	8002c28 <SPI_Init>
	
	/* Init DMA for SPI */
	//SPI_DMA_Init(ILI9341_SPI);
	
	/* Init LCD */
	ILI9341_InitLCD();
 8004bbe:	f000 f819 	bl	8004bf4 <ILI9341_InitLCD>
	
	/* Set default settings */
	ILI9341_x = ILI9341_y = 0;
 8004bc2:	4b0a      	ldr	r3, [pc, #40]	; (8004bec <ILI9341_Init+0x7c>)
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	801a      	strh	r2, [r3, #0]
 8004bc8:	4b08      	ldr	r3, [pc, #32]	; (8004bec <ILI9341_Init+0x7c>)
 8004bca:	881a      	ldrh	r2, [r3, #0]
 8004bcc:	4b08      	ldr	r3, [pc, #32]	; (8004bf0 <ILI9341_Init+0x80>)
 8004bce:	801a      	strh	r2, [r3, #0]
	ILI9341_Rotate(ILI9341_Orientation_Portrait_1);
 8004bd0:	2000      	movs	r0, #0
 8004bd2:	f000 fa71 	bl	80050b8 <ILI9341_Rotate>
	//ILI9341_Rotate(ILI9341_Orientation_Landscape_1);	//Utiliser cette fonction pour modifier l'orientation en paysage
	
	/* Fill with white color */
	ILI9341_Fill(ILI9341_COLOR_WHITE);
 8004bd6:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8004bda:	f000 f9f7 	bl	8004fcc <ILI9341_Fill>
}
 8004bde:	bf00      	nop
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	40010800 	.word	0x40010800
 8004be8:	40013000 	.word	0x40013000
 8004bec:	200010e6 	.word	0x200010e6
 8004bf0:	200010dc 	.word	0x200010dc

08004bf4 <ILI9341_InitLCD>:
/**
 * @brief  Initializes ILI9341 LCD
 * @param  None
 * @retval None
 */
void ILI9341_InitLCD(void) {
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	af00      	add	r7, sp, #0
	/* Force reset */
	ILI9341_RST_RESET();
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004bfe:	4898      	ldr	r0, [pc, #608]	; (8004e60 <ILI9341_InitLCD+0x26c>)
 8004c00:	f001 fd75 	bl	80066ee <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8004c04:	2014      	movs	r0, #20
 8004c06:	f001 f91d 	bl	8005e44 <HAL_Delay>
	ILI9341_RST_SET();
 8004c0a:	2201      	movs	r2, #1
 8004c0c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c10:	4893      	ldr	r0, [pc, #588]	; (8004e60 <ILI9341_InitLCD+0x26c>)
 8004c12:	f001 fd6c 	bl	80066ee <HAL_GPIO_WritePin>
	
	/* Delay for RST response */
	//HAL_Delay(20);
	HAL_Delay(10);
 8004c16:	200a      	movs	r0, #10
 8004c18:	f001 f914 	bl	8005e44 <HAL_Delay>
	
	/* Software reset */
	ILI9341_SendCommand(ILI9341_RESET);
 8004c1c:	2001      	movs	r0, #1
 8004c1e:	f000 f921 	bl	8004e64 <ILI9341_SendCommand>
	//HAL_Delay(50);
	HAL_Delay(25);
 8004c22:	2019      	movs	r0, #25
 8004c24:	f001 f90e 	bl	8005e44 <HAL_Delay>
	
	// Power control A
	ILI9341_SendCommand(ILI9341_POWERA);
 8004c28:	20cb      	movs	r0, #203	; 0xcb
 8004c2a:	f000 f91b 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x39);
 8004c2e:	2039      	movs	r0, #57	; 0x39
 8004c30:	f000 f93c 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x2C);
 8004c34:	202c      	movs	r0, #44	; 0x2c
 8004c36:	f000 f939 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004c3a:	2000      	movs	r0, #0
 8004c3c:	f000 f936 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x34);
 8004c40:	2034      	movs	r0, #52	; 0x34
 8004c42:	f000 f933 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x02);
 8004c46:	2002      	movs	r0, #2
 8004c48:	f000 f930 	bl	8004eac <ILI9341_SendData>

	// Power control B
	ILI9341_SendCommand(ILI9341_POWERB);
 8004c4c:	20cf      	movs	r0, #207	; 0xcf
 8004c4e:	f000 f909 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004c52:	2000      	movs	r0, #0
 8004c54:	f000 f92a 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8004c58:	20c1      	movs	r0, #193	; 0xc1
 8004c5a:	f000 f927 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x30);
 8004c5e:	2030      	movs	r0, #48	; 0x30
 8004c60:	f000 f924 	bl	8004eac <ILI9341_SendData>

	// Driver timing control A
	ILI9341_SendCommand(ILI9341_DTCA);
 8004c64:	20e8      	movs	r0, #232	; 0xe8
 8004c66:	f000 f8fd 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x85);
 8004c6a:	2085      	movs	r0, #133	; 0x85
 8004c6c:	f000 f91e 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004c70:	2000      	movs	r0, #0
 8004c72:	f000 f91b 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x78);
 8004c76:	2078      	movs	r0, #120	; 0x78
 8004c78:	f000 f918 	bl	8004eac <ILI9341_SendData>

	// Driver timing control B
	ILI9341_SendCommand(ILI9341_DTCB);
 8004c7c:	20ea      	movs	r0, #234	; 0xea
 8004c7e:	f000 f8f1 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004c82:	2000      	movs	r0, #0
 8004c84:	f000 f912 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004c88:	2000      	movs	r0, #0
 8004c8a:	f000 f90f 	bl	8004eac <ILI9341_SendData>

	// Power on sequence control
	ILI9341_SendCommand(ILI9341_POWER_SEQ);
 8004c8e:	20ed      	movs	r0, #237	; 0xed
 8004c90:	f000 f8e8 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x64);
 8004c94:	2064      	movs	r0, #100	; 0x64
 8004c96:	f000 f909 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004c9a:	2003      	movs	r0, #3
 8004c9c:	f000 f906 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x12);
 8004ca0:	2012      	movs	r0, #18
 8004ca2:	f000 f903 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x81);
 8004ca6:	2081      	movs	r0, #129	; 0x81
 8004ca8:	f000 f900 	bl	8004eac <ILI9341_SendData>

	// Pump ratio control
	ILI9341_SendCommand(ILI9341_PRC);
 8004cac:	20f7      	movs	r0, #247	; 0xf7
 8004cae:	f000 f8d9 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x20);
 8004cb2:	2020      	movs	r0, #32
 8004cb4:	f000 f8fa 	bl	8004eac <ILI9341_SendData>

	// Power control 1
	ILI9341_SendCommand(ILI9341_POWER1);
 8004cb8:	20c0      	movs	r0, #192	; 0xc0
 8004cba:	f000 f8d3 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x23);
 8004cbe:	2023      	movs	r0, #35	; 0x23
 8004cc0:	f000 f8f4 	bl	8004eac <ILI9341_SendData>

	// Power control 2
	ILI9341_SendCommand(ILI9341_POWER2);
 8004cc4:	20c1      	movs	r0, #193	; 0xc1
 8004cc6:	f000 f8cd 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x10);
 8004cca:	2010      	movs	r0, #16
 8004ccc:	f000 f8ee 	bl	8004eac <ILI9341_SendData>

	// VCOM control 1
	ILI9341_SendCommand(ILI9341_VCOM1);
 8004cd0:	20c5      	movs	r0, #197	; 0xc5
 8004cd2:	f000 f8c7 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x3E);
 8004cd6:	203e      	movs	r0, #62	; 0x3e
 8004cd8:	f000 f8e8 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x28);
 8004cdc:	2028      	movs	r0, #40	; 0x28
 8004cde:	f000 f8e5 	bl	8004eac <ILI9341_SendData>

	// VCOM control 2
	ILI9341_SendCommand(ILI9341_VCOM2);
 8004ce2:	20c7      	movs	r0, #199	; 0xc7
 8004ce4:	f000 f8be 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x86);
 8004ce8:	2086      	movs	r0, #134	; 0x86
 8004cea:	f000 f8df 	bl	8004eac <ILI9341_SendData>

	// Memory access control
	ILI9341_SendCommand(ILI9341_MAC);
 8004cee:	2036      	movs	r0, #54	; 0x36
 8004cf0:	f000 f8b8 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x48);
 8004cf4:	2048      	movs	r0, #72	; 0x48
 8004cf6:	f000 f8d9 	bl	8004eac <ILI9341_SendData>

	// Pixel format set
	ILI9341_SendCommand(ILI9341_PIXEL_FORMAT);
 8004cfa:	203a      	movs	r0, #58	; 0x3a
 8004cfc:	f000 f8b2 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x55);
 8004d00:	2055      	movs	r0, #85	; 0x55
 8004d02:	f000 f8d3 	bl	8004eac <ILI9341_SendData>

	// Frame rate control
	ILI9341_SendCommand(ILI9341_FRC);
 8004d06:	20b1      	movs	r0, #177	; 0xb1
 8004d08:	f000 f8ac 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004d0c:	2000      	movs	r0, #0
 8004d0e:	f000 f8cd 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x18);
 8004d12:	2018      	movs	r0, #24
 8004d14:	f000 f8ca 	bl	8004eac <ILI9341_SendData>

	// Display function control
	ILI9341_SendCommand(ILI9341_DFC);
 8004d18:	20b6      	movs	r0, #182	; 0xb6
 8004d1a:	f000 f8a3 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x08);
 8004d1e:	2008      	movs	r0, #8
 8004d20:	f000 f8c4 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x82);
 8004d24:	2082      	movs	r0, #130	; 0x82
 8004d26:	f000 f8c1 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x27);
 8004d2a:	2027      	movs	r0, #39	; 0x27
 8004d2c:	f000 f8be 	bl	8004eac <ILI9341_SendData>

	// 3Gamma function disable
	ILI9341_SendCommand(ILI9341_3GAMMA_EN);
 8004d30:	20f2      	movs	r0, #242	; 0xf2
 8004d32:	f000 f897 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004d36:	2000      	movs	r0, #0
 8004d38:	f000 f8b8 	bl	8004eac <ILI9341_SendData>


	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8004d3c:	202a      	movs	r0, #42	; 0x2a
 8004d3e:	f000 f891 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004d42:	2000      	movs	r0, #0
 8004d44:	f000 f8b2 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004d48:	2000      	movs	r0, #0
 8004d4a:	f000 f8af 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004d4e:	2000      	movs	r0, #0
 8004d50:	f000 f8ac 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0xEF);
 8004d54:	20ef      	movs	r0, #239	; 0xef
 8004d56:	f000 f8a9 	bl	8004eac <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8004d5a:	202b      	movs	r0, #43	; 0x2b
 8004d5c:	f000 f882 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004d60:	2000      	movs	r0, #0
 8004d62:	f000 f8a3 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004d66:	2000      	movs	r0, #0
 8004d68:	f000 f8a0 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x01);
 8004d6c:	2001      	movs	r0, #1
 8004d6e:	f000 f89d 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x3F);
 8004d72:	203f      	movs	r0, #63	; 0x3f
 8004d74:	f000 f89a 	bl	8004eac <ILI9341_SendData>

	// Gamma curve selected
	ILI9341_SendCommand(ILI9341_GAMMA);
 8004d78:	2026      	movs	r0, #38	; 0x26
 8004d7a:	f000 f873 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x01);
 8004d7e:	2001      	movs	r0, #1
 8004d80:	f000 f894 	bl	8004eac <ILI9341_SendData>

	// Set positive gamma
	ILI9341_SendCommand(ILI9341_PGAMMA);
 8004d84:	20e0      	movs	r0, #224	; 0xe0
 8004d86:	f000 f86d 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x0F);
 8004d8a:	200f      	movs	r0, #15
 8004d8c:	f000 f88e 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004d90:	2031      	movs	r0, #49	; 0x31
 8004d92:	f000 f88b 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x2B);
 8004d96:	202b      	movs	r0, #43	; 0x2b
 8004d98:	f000 f888 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004d9c:	200c      	movs	r0, #12
 8004d9e:	f000 f885 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004da2:	200e      	movs	r0, #14
 8004da4:	f000 f882 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004da8:	2008      	movs	r0, #8
 8004daa:	f000 f87f 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x4E);
 8004dae:	204e      	movs	r0, #78	; 0x4e
 8004db0:	f000 f87c 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0xF1);
 8004db4:	20f1      	movs	r0, #241	; 0xf1
 8004db6:	f000 f879 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x37);
 8004dba:	2037      	movs	r0, #55	; 0x37
 8004dbc:	f000 f876 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004dc0:	2007      	movs	r0, #7
 8004dc2:	f000 f873 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x10);
 8004dc6:	2010      	movs	r0, #16
 8004dc8:	f000 f870 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004dcc:	2003      	movs	r0, #3
 8004dce:	f000 f86d 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004dd2:	200e      	movs	r0, #14
 8004dd4:	f000 f86a 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x09);
 8004dd8:	2009      	movs	r0, #9
 8004dda:	f000 f867 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x00);
 8004dde:	2000      	movs	r0, #0
 8004de0:	f000 f864 	bl	8004eac <ILI9341_SendData>

	// Set negative gama
	ILI9341_SendCommand(ILI9341_NGAMMA);
 8004de4:	20e1      	movs	r0, #225	; 0xe1
 8004de6:	f000 f83d 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(0x00);
 8004dea:	2000      	movs	r0, #0
 8004dec:	f000 f85e 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x0E);
 8004df0:	200e      	movs	r0, #14
 8004df2:	f000 f85b 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x14);
 8004df6:	2014      	movs	r0, #20
 8004df8:	f000 f858 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x03);
 8004dfc:	2003      	movs	r0, #3
 8004dfe:	f000 f855 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x11);
 8004e02:	2011      	movs	r0, #17
 8004e04:	f000 f852 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x07);
 8004e08:	2007      	movs	r0, #7
 8004e0a:	f000 f84f 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004e0e:	2031      	movs	r0, #49	; 0x31
 8004e10:	f000 f84c 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0xC1);
 8004e14:	20c1      	movs	r0, #193	; 0xc1
 8004e16:	f000 f849 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x48);
 8004e1a:	2048      	movs	r0, #72	; 0x48
 8004e1c:	f000 f846 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x08);
 8004e20:	2008      	movs	r0, #8
 8004e22:	f000 f843 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8004e26:	200f      	movs	r0, #15
 8004e28:	f000 f840 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x0C);
 8004e2c:	200c      	movs	r0, #12
 8004e2e:	f000 f83d 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x31);
 8004e32:	2031      	movs	r0, #49	; 0x31
 8004e34:	f000 f83a 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x36);
 8004e38:	2036      	movs	r0, #54	; 0x36
 8004e3a:	f000 f837 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(0x0F);
 8004e3e:	200f      	movs	r0, #15
 8004e40:	f000 f834 	bl	8004eac <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_SLEEP_OUT);
 8004e44:	2011      	movs	r0, #17
 8004e46:	f000 f80d 	bl	8004e64 <ILI9341_SendCommand>

	HAL_Delay(10);
 8004e4a:	200a      	movs	r0, #10
 8004e4c:	f000 fffa 	bl	8005e44 <HAL_Delay>

	ILI9341_SendCommand(ILI9341_DISPLAY_ON);
 8004e50:	2029      	movs	r0, #41	; 0x29
 8004e52:	f000 f807 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendCommand(ILI9341_GRAM);
 8004e56:	202c      	movs	r0, #44	; 0x2c
 8004e58:	f000 f804 	bl	8004e64 <ILI9341_SendCommand>
}
 8004e5c:	bf00      	nop
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	40010800 	.word	0x40010800

08004e64 <ILI9341_SendCommand>:
/**
 * @brief  Sends chosen Command to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendCommand(uint8_t data) {
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b082      	sub	sp, #8
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	71fb      	strb	r3, [r7, #7]
	ILI9341_WRX_RESET();
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004e74:	480b      	ldr	r0, [pc, #44]	; (8004ea4 <ILI9341_SendCommand+0x40>)
 8004e76:	f001 fc3a 	bl	80066ee <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004e80:	4808      	ldr	r0, [pc, #32]	; (8004ea4 <ILI9341_SendCommand+0x40>)
 8004e82:	f001 fc34 	bl	80066ee <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI,data);
 8004e86:	79fb      	ldrb	r3, [r7, #7]
 8004e88:	4619      	mov	r1, r3
 8004e8a:	4807      	ldr	r0, [pc, #28]	; (8004ea8 <ILI9341_SendCommand+0x44>)
 8004e8c:	f7fe f81a 	bl	8002ec4 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004e90:	2201      	movs	r2, #1
 8004e92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004e96:	4803      	ldr	r0, [pc, #12]	; (8004ea4 <ILI9341_SendCommand+0x40>)
 8004e98:	f001 fc29 	bl	80066ee <HAL_GPIO_WritePin>
}
 8004e9c:	bf00      	nop
 8004e9e:	3708      	adds	r7, #8
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	40010800 	.word	0x40010800
 8004ea8:	40013000 	.word	0x40013000

08004eac <ILI9341_SendData>:
/**
 * @brief  Sends chosen Data to the SPI bus
 * @param  None
 * @retval None
 */
void ILI9341_SendData(uint8_t data) {
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	4603      	mov	r3, r0
 8004eb4:	71fb      	strb	r3, [r7, #7]
	//TODO Isnt that redundant
	ILI9341_WRX_SET();
 8004eb6:	2201      	movs	r2, #1
 8004eb8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004ebc:	480b      	ldr	r0, [pc, #44]	; (8004eec <ILI9341_SendData+0x40>)
 8004ebe:	f001 fc16 	bl	80066ee <HAL_GPIO_WritePin>
	ILI9341_CS_RESET();
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004ec8:	4808      	ldr	r0, [pc, #32]	; (8004eec <ILI9341_SendData+0x40>)
 8004eca:	f001 fc10 	bl	80066ee <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(ILI9341_SPI, data);
 8004ece:	79fb      	ldrb	r3, [r7, #7]
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	4807      	ldr	r0, [pc, #28]	; (8004ef0 <ILI9341_SendData+0x44>)
 8004ed4:	f7fd fff6 	bl	8002ec4 <SPI_WriteNoRegister>
	ILI9341_CS_SET();
 8004ed8:	2201      	movs	r2, #1
 8004eda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004ede:	4803      	ldr	r0, [pc, #12]	; (8004eec <ILI9341_SendData+0x40>)
 8004ee0:	f001 fc05 	bl	80066ee <HAL_GPIO_WritePin>
}
 8004ee4:	bf00      	nop
 8004ee6:	3708      	adds	r7, #8
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}
 8004eec:	40010800 	.word	0x40010800
 8004ef0:	40013000 	.word	0x40013000

08004ef4 <ILI9341_DrawPixel>:
 * @param  x: X position for pixel
 * @param  y: Y position for pixel
 * @param  color: Color of pixel
 * @retval None
 */
void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	4603      	mov	r3, r0
 8004efc:	80fb      	strh	r3, [r7, #6]
 8004efe:	460b      	mov	r3, r1
 8004f00:	80bb      	strh	r3, [r7, #4]
 8004f02:	4613      	mov	r3, r2
 8004f04:	807b      	strh	r3, [r7, #2]
	ILI9341_SetCursorPosition(x, y, x, y);
 8004f06:	88bb      	ldrh	r3, [r7, #4]
 8004f08:	88fa      	ldrh	r2, [r7, #6]
 8004f0a:	88b9      	ldrh	r1, [r7, #4]
 8004f0c:	88f8      	ldrh	r0, [r7, #6]
 8004f0e:	f000 f813 	bl	8004f38 <ILI9341_SetCursorPosition>

	ILI9341_SendCommand(ILI9341_GRAM);
 8004f12:	202c      	movs	r0, #44	; 0x2c
 8004f14:	f7ff ffa6 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(color >> 8);
 8004f18:	887b      	ldrh	r3, [r7, #2]
 8004f1a:	0a1b      	lsrs	r3, r3, #8
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	4618      	mov	r0, r3
 8004f22:	f7ff ffc3 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(color & 0xFF);
 8004f26:	887b      	ldrh	r3, [r7, #2]
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f7ff ffbe 	bl	8004eac <ILI9341_SendData>
}
 8004f30:	bf00      	nop
 8004f32:	3708      	adds	r7, #8
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <ILI9341_SetCursorPosition>:
 * @param  y1: Y coordinate of top left corner of area
 * @param  x2: X coordinate of bottom right of area
 * @param  y2: Y coordinate of bottom right of area
 * @retval None
 */
void ILI9341_SetCursorPosition(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8004f38:	b590      	push	{r4, r7, lr}
 8004f3a:	b083      	sub	sp, #12
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	4604      	mov	r4, r0
 8004f40:	4608      	mov	r0, r1
 8004f42:	4611      	mov	r1, r2
 8004f44:	461a      	mov	r2, r3
 8004f46:	4623      	mov	r3, r4
 8004f48:	80fb      	strh	r3, [r7, #6]
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	80bb      	strh	r3, [r7, #4]
 8004f4e:	460b      	mov	r3, r1
 8004f50:	807b      	strh	r3, [r7, #2]
 8004f52:	4613      	mov	r3, r2
 8004f54:	803b      	strh	r3, [r7, #0]
	ILI9341_SendCommand(ILI9341_COLUMN_ADDR);
 8004f56:	202a      	movs	r0, #42	; 0x2a
 8004f58:	f7ff ff84 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(x1 >> 8);
 8004f5c:	88fb      	ldrh	r3, [r7, #6]
 8004f5e:	0a1b      	lsrs	r3, r3, #8
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	4618      	mov	r0, r3
 8004f66:	f7ff ffa1 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(x1 & 0xFF);
 8004f6a:	88fb      	ldrh	r3, [r7, #6]
 8004f6c:	b2db      	uxtb	r3, r3
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f7ff ff9c 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(x2 >> 8);
 8004f74:	887b      	ldrh	r3, [r7, #2]
 8004f76:	0a1b      	lsrs	r3, r3, #8
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f7ff ff95 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(x2 & 0xFF);
 8004f82:	887b      	ldrh	r3, [r7, #2]
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	4618      	mov	r0, r3
 8004f88:	f7ff ff90 	bl	8004eac <ILI9341_SendData>

	ILI9341_SendCommand(ILI9341_PAGE_ADDR);
 8004f8c:	202b      	movs	r0, #43	; 0x2b
 8004f8e:	f7ff ff69 	bl	8004e64 <ILI9341_SendCommand>
	ILI9341_SendData(y1 >> 8);
 8004f92:	88bb      	ldrh	r3, [r7, #4]
 8004f94:	0a1b      	lsrs	r3, r3, #8
 8004f96:	b29b      	uxth	r3, r3
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f7ff ff86 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(y1 & 0xFF);
 8004fa0:	88bb      	ldrh	r3, [r7, #4]
 8004fa2:	b2db      	uxtb	r3, r3
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	f7ff ff81 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(y2 >> 8);
 8004faa:	883b      	ldrh	r3, [r7, #0]
 8004fac:	0a1b      	lsrs	r3, r3, #8
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	b2db      	uxtb	r3, r3
 8004fb2:	4618      	mov	r0, r3
 8004fb4:	f7ff ff7a 	bl	8004eac <ILI9341_SendData>
	ILI9341_SendData(y2 & 0xFF);
 8004fb8:	883b      	ldrh	r3, [r7, #0]
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f7ff ff75 	bl	8004eac <ILI9341_SendData>
}
 8004fc2:	bf00      	nop
 8004fc4:	370c      	adds	r7, #12
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd90      	pop	{r4, r7, pc}
	...

08004fcc <ILI9341_Fill>:
/**
 * @brief  Fills entire LCD with color
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_Fill(uint16_t color) {
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b084      	sub	sp, #16
 8004fd0:	af02      	add	r7, sp, #8
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	80fb      	strh	r3, [r7, #6]
	/* Fill entire screen */
	ILI9341_INT_Fill(0, 0, ILI9341_Opts.width - 1, ILI9341_Opts.height, color);
 8004fd6:	4b08      	ldr	r3, [pc, #32]	; (8004ff8 <ILI9341_Fill+0x2c>)
 8004fd8:	881b      	ldrh	r3, [r3, #0]
 8004fda:	3b01      	subs	r3, #1
 8004fdc:	b29a      	uxth	r2, r3
 8004fde:	4b06      	ldr	r3, [pc, #24]	; (8004ff8 <ILI9341_Fill+0x2c>)
 8004fe0:	8859      	ldrh	r1, [r3, #2]
 8004fe2:	88fb      	ldrh	r3, [r7, #6]
 8004fe4:	9300      	str	r3, [sp, #0]
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	2100      	movs	r1, #0
 8004fea:	2000      	movs	r0, #0
 8004fec:	f000 f806 	bl	8004ffc <ILI9341_INT_Fill>
}
 8004ff0:	bf00      	nop
 8004ff2:	3708      	adds	r7, #8
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	200010e0 	.word	0x200010e0

08004ffc <ILI9341_INT_Fill>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Color to be used in fill
 * @retval None
 */
void ILI9341_INT_Fill(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 8004ffc:	b590      	push	{r4, r7, lr}
 8004ffe:	b087      	sub	sp, #28
 8005000:	af00      	add	r7, sp, #0
 8005002:	4604      	mov	r4, r0
 8005004:	4608      	mov	r0, r1
 8005006:	4611      	mov	r1, r2
 8005008:	461a      	mov	r2, r3
 800500a:	4623      	mov	r3, r4
 800500c:	80fb      	strh	r3, [r7, #6]
 800500e:	4603      	mov	r3, r0
 8005010:	80bb      	strh	r3, [r7, #4]
 8005012:	460b      	mov	r3, r1
 8005014:	807b      	strh	r3, [r7, #2]
 8005016:	4613      	mov	r3, r2
 8005018:	803b      	strh	r3, [r7, #0]
	uint32_t pixels_count;
	uint8_t datas[2];
	datas[1] = HIGHINT(color);
 800501a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800501c:	0a1b      	lsrs	r3, r3, #8
 800501e:	b29b      	uxth	r3, r3
 8005020:	b2db      	uxtb	r3, r3
 8005022:	737b      	strb	r3, [r7, #13]
	datas[0] = LOWINT(color);
 8005024:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005026:	b2db      	uxtb	r3, r3
 8005028:	733b      	strb	r3, [r7, #12]

	/* Set cursor position */
	ILI9341_SetCursorPosition(x0, y0, x1, y1);
 800502a:	883b      	ldrh	r3, [r7, #0]
 800502c:	887a      	ldrh	r2, [r7, #2]
 800502e:	88b9      	ldrh	r1, [r7, #4]
 8005030:	88f8      	ldrh	r0, [r7, #6]
 8005032:	f7ff ff81 	bl	8004f38 <ILI9341_SetCursorPosition>

	/* Set command for GRAM data */
	ILI9341_SendCommand(ILI9341_GRAM);
 8005036:	202c      	movs	r0, #44	; 0x2c
 8005038:	f7ff ff14 	bl	8004e64 <ILI9341_SendCommand>
	
	/* Calculate pixels count */
	pixels_count = (x1 - x0 + 1) * (y1 - y0 + 1);
 800503c:	887a      	ldrh	r2, [r7, #2]
 800503e:	88fb      	ldrh	r3, [r7, #6]
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	3301      	adds	r3, #1
 8005044:	8839      	ldrh	r1, [r7, #0]
 8005046:	88ba      	ldrh	r2, [r7, #4]
 8005048:	1a8a      	subs	r2, r1, r2
 800504a:	3201      	adds	r2, #1
 800504c:	fb02 f303 	mul.w	r3, r2, r3
 8005050:	613b      	str	r3, [r7, #16]

	/* Send everything */
	ILI9341_CS_RESET();
 8005052:	2200      	movs	r2, #0
 8005054:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005058:	4815      	ldr	r0, [pc, #84]	; (80050b0 <ILI9341_INT_Fill+0xb4>)
 800505a:	f001 fb48 	bl	80066ee <HAL_GPIO_WritePin>
	ILI9341_WRX_SET();
 800505e:	2201      	movs	r2, #1
 8005060:	f44f 7180 	mov.w	r1, #256	; 0x100
 8005064:	4812      	ldr	r0, [pc, #72]	; (80050b0 <ILI9341_INT_Fill+0xb4>)
 8005066:	f001 fb42 	bl	80066ee <HAL_GPIO_WritePin>
	
	/* Go to 16-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_16b);
 800506a:	2101      	movs	r1, #1
 800506c:	4811      	ldr	r0, [pc, #68]	; (80050b4 <ILI9341_INT_Fill+0xb8>)
 800506e:	f7fd ff97 	bl	8002fa0 <TM_SPI_SetDataSize>
	
	/* Send first 65535 bytes, SPI MUST BE IN 16-bit MODE */
	//SPI_DMA_SendHalfWord(ILI9341_SPI, color, (pixels_count > 0xFFFF) ? 0xFFFF : pixels_count);
	uint32_t i;
	for(i=0;i<pixels_count;i++)
 8005072:	2300      	movs	r3, #0
 8005074:	617b      	str	r3, [r7, #20]
 8005076:	e009      	b.n	800508c <ILI9341_INT_Fill+0x90>
		SPI_WriteMultiNoRegister(ILI9341_SPI, datas, 1);
 8005078:	f107 030c 	add.w	r3, r7, #12
 800507c:	2201      	movs	r2, #1
 800507e:	4619      	mov	r1, r3
 8005080:	480c      	ldr	r0, [pc, #48]	; (80050b4 <ILI9341_INT_Fill+0xb8>)
 8005082:	f7fd ff55 	bl	8002f30 <SPI_WriteMultiNoRegister>
	for(i=0;i<pixels_count;i++)
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	3301      	adds	r3, #1
 800508a:	617b      	str	r3, [r7, #20]
 800508c:	697a      	ldr	r2, [r7, #20]
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	429a      	cmp	r2, r3
 8005092:	d3f1      	bcc.n	8005078 <ILI9341_INT_Fill+0x7c>
		//SPI_DMA_SendHalfWord(ILI9341_SPI, color, pixels_count - 0xFFFF);
		/* Wait till done */
		//while (SPI_DMA_Working(ILI9341_SPI));
	//}
	
	ILI9341_CS_SET();
 8005094:	2201      	movs	r2, #1
 8005096:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800509a:	4805      	ldr	r0, [pc, #20]	; (80050b0 <ILI9341_INT_Fill+0xb4>)
 800509c:	f001 fb27 	bl	80066ee <HAL_GPIO_WritePin>

	/* Go back to 8-bit SPI mode */
	TM_SPI_SetDataSize(ILI9341_SPI, TM_SPI_DataSize_8b);
 80050a0:	2100      	movs	r1, #0
 80050a2:	4804      	ldr	r0, [pc, #16]	; (80050b4 <ILI9341_INT_Fill+0xb8>)
 80050a4:	f7fd ff7c 	bl	8002fa0 <TM_SPI_SetDataSize>
}
 80050a8:	bf00      	nop
 80050aa:	371c      	adds	r7, #28
 80050ac:	46bd      	mov	sp, r7
 80050ae:	bd90      	pop	{r4, r7, pc}
 80050b0:	40010800 	.word	0x40010800
 80050b4:	40013000 	.word	0x40013000

080050b8 <ILI9341_Rotate>:
/**
 * @brief  Rotates LCD to specific orientation
 * @param  orientation: LCD orientation. This parameter can be a value of @ref ILI9341_Orientation_t enumeration
 * @retval None
 */
void ILI9341_Rotate(ILI9341_Orientation_t orientation) {
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b082      	sub	sp, #8
 80050bc:	af00      	add	r7, sp, #0
 80050be:	4603      	mov	r3, r0
 80050c0:	71fb      	strb	r3, [r7, #7]
	ILI9341_SendCommand(ILI9341_MAC);
 80050c2:	2036      	movs	r0, #54	; 0x36
 80050c4:	f7ff fece 	bl	8004e64 <ILI9341_SendCommand>
		ILI9341_SendData(0x68);
		ILI9341_Opts.width = ILI9341_WIDTH;
		ILI9341_Opts.height = ILI9341_HEIGHT;
		ILI9341_Opts.orientation = ILI9341_Orientation_Portrait_1;
#else
	if (orientation == ILI9341_Orientation_Portrait_1) {
 80050c8:	79fb      	ldrb	r3, [r7, #7]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d103      	bne.n	80050d6 <ILI9341_Rotate+0x1e>
			ILI9341_SendData(0x58);
 80050ce:	2058      	movs	r0, #88	; 0x58
 80050d0:	f7ff feec 	bl	8004eac <ILI9341_SendData>
 80050d4:	e013      	b.n	80050fe <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Portrait_2) {
 80050d6:	79fb      	ldrb	r3, [r7, #7]
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d103      	bne.n	80050e4 <ILI9341_Rotate+0x2c>
			ILI9341_SendData(0x88);
 80050dc:	2088      	movs	r0, #136	; 0x88
 80050de:	f7ff fee5 	bl	8004eac <ILI9341_SendData>
 80050e2:	e00c      	b.n	80050fe <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_1) {
 80050e4:	79fb      	ldrb	r3, [r7, #7]
 80050e6:	2b02      	cmp	r3, #2
 80050e8:	d103      	bne.n	80050f2 <ILI9341_Rotate+0x3a>
			ILI9341_SendData(0x28);
 80050ea:	2028      	movs	r0, #40	; 0x28
 80050ec:	f7ff fede 	bl	8004eac <ILI9341_SendData>
 80050f0:	e005      	b.n	80050fe <ILI9341_Rotate+0x46>
		} else if (orientation == ILI9341_Orientation_Landscape_2) {
 80050f2:	79fb      	ldrb	r3, [r7, #7]
 80050f4:	2b03      	cmp	r3, #3
 80050f6:	d102      	bne.n	80050fe <ILI9341_Rotate+0x46>
			ILI9341_SendData(0xE8);
 80050f8:	20e8      	movs	r0, #232	; 0xe8
 80050fa:	f7ff fed7 	bl	8004eac <ILI9341_SendData>
		}

	ILI9341_Opts.orientation = orientation;
 80050fe:	4a0e      	ldr	r2, [pc, #56]	; (8005138 <ILI9341_Rotate+0x80>)
 8005100:	79fb      	ldrb	r3, [r7, #7]
 8005102:	7113      	strb	r3, [r2, #4]
	if (orientation == ILI9341_Orientation_Portrait_1 || orientation == ILI9341_Orientation_Portrait_2) {
 8005104:	79fb      	ldrb	r3, [r7, #7]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d002      	beq.n	8005110 <ILI9341_Rotate+0x58>
 800510a:	79fb      	ldrb	r3, [r7, #7]
 800510c:	2b01      	cmp	r3, #1
 800510e:	d107      	bne.n	8005120 <ILI9341_Rotate+0x68>
		ILI9341_Opts.width = ILI9341_WIDTH;
 8005110:	4b09      	ldr	r3, [pc, #36]	; (8005138 <ILI9341_Rotate+0x80>)
 8005112:	22f0      	movs	r2, #240	; 0xf0
 8005114:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_HEIGHT;
 8005116:	4b08      	ldr	r3, [pc, #32]	; (8005138 <ILI9341_Rotate+0x80>)
 8005118:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800511c:	805a      	strh	r2, [r3, #2]
 800511e:	e007      	b.n	8005130 <ILI9341_Rotate+0x78>
	} else {
		ILI9341_Opts.width = ILI9341_HEIGHT;
 8005120:	4b05      	ldr	r3, [pc, #20]	; (8005138 <ILI9341_Rotate+0x80>)
 8005122:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8005126:	801a      	strh	r2, [r3, #0]
		ILI9341_Opts.height = ILI9341_WIDTH;
 8005128:	4b03      	ldr	r3, [pc, #12]	; (8005138 <ILI9341_Rotate+0x80>)
 800512a:	22f0      	movs	r2, #240	; 0xf0
 800512c:	805a      	strh	r2, [r3, #2]
	}
#endif
}
 800512e:	bf00      	nop
 8005130:	bf00      	nop
 8005132:	3708      	adds	r7, #8
 8005134:	46bd      	mov	sp, r7
 8005136:	bd80      	pop	{r7, pc}
 8005138:	200010e0 	.word	0x200010e0

0800513c <ILI9341_Puts>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for string
 * @param  background: Color for string background
 * @retval None
 */
void ILI9341_Puts(uint16_t x, uint16_t y, char *str, FontDef_t *font, uint16_t foreground, uint16_t background) {
 800513c:	b580      	push	{r7, lr}
 800513e:	b088      	sub	sp, #32
 8005140:	af02      	add	r7, sp, #8
 8005142:	60ba      	str	r2, [r7, #8]
 8005144:	607b      	str	r3, [r7, #4]
 8005146:	4603      	mov	r3, r0
 8005148:	81fb      	strh	r3, [r7, #14]
 800514a:	460b      	mov	r3, r1
 800514c:	81bb      	strh	r3, [r7, #12]
	uint16_t startX = x;
 800514e:	89fb      	ldrh	r3, [r7, #14]
 8005150:	82fb      	strh	r3, [r7, #22]
	
	/* Set X and Y coordinates */
	ILI9341_x = x;
 8005152:	4a31      	ldr	r2, [pc, #196]	; (8005218 <ILI9341_Puts+0xdc>)
 8005154:	89fb      	ldrh	r3, [r7, #14]
 8005156:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8005158:	4a30      	ldr	r2, [pc, #192]	; (800521c <ILI9341_Puts+0xe0>)
 800515a:	89bb      	ldrh	r3, [r7, #12]
 800515c:	8013      	strh	r3, [r2, #0]
	
	while (*str) {
 800515e:	e051      	b.n	8005204 <ILI9341_Puts+0xc8>
		/* New line */
		if (*str == '\n') {
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	781b      	ldrb	r3, [r3, #0]
 8005164:	2b0a      	cmp	r3, #10
 8005166:	d11d      	bne.n	80051a4 <ILI9341_Puts+0x68>
			ILI9341_y += font->FontHeight + 1;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	785b      	ldrb	r3, [r3, #1]
 800516c:	b29a      	uxth	r2, r3
 800516e:	4b2b      	ldr	r3, [pc, #172]	; (800521c <ILI9341_Puts+0xe0>)
 8005170:	881b      	ldrh	r3, [r3, #0]
 8005172:	4413      	add	r3, r2
 8005174:	b29b      	uxth	r3, r3
 8005176:	3301      	adds	r3, #1
 8005178:	b29a      	uxth	r2, r3
 800517a:	4b28      	ldr	r3, [pc, #160]	; (800521c <ILI9341_Puts+0xe0>)
 800517c:	801a      	strh	r2, [r3, #0]
			/* if after \n is also \r, than go to the left of the screen */
			if (*(str + 1) == '\r') {
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	3301      	adds	r3, #1
 8005182:	781b      	ldrb	r3, [r3, #0]
 8005184:	2b0d      	cmp	r3, #13
 8005186:	d106      	bne.n	8005196 <ILI9341_Puts+0x5a>
				ILI9341_x = 0;
 8005188:	4b23      	ldr	r3, [pc, #140]	; (8005218 <ILI9341_Puts+0xdc>)
 800518a:	2200      	movs	r2, #0
 800518c:	801a      	strh	r2, [r3, #0]
				str++;
 800518e:	68bb      	ldr	r3, [r7, #8]
 8005190:	3301      	adds	r3, #1
 8005192:	60bb      	str	r3, [r7, #8]
 8005194:	e002      	b.n	800519c <ILI9341_Puts+0x60>
			} else {
				ILI9341_x = startX;
 8005196:	4a20      	ldr	r2, [pc, #128]	; (8005218 <ILI9341_Puts+0xdc>)
 8005198:	8afb      	ldrh	r3, [r7, #22]
 800519a:	8013      	strh	r3, [r2, #0]
			}
			str++;
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	3301      	adds	r3, #1
 80051a0:	60bb      	str	r3, [r7, #8]
			continue;
 80051a2:	e02f      	b.n	8005204 <ILI9341_Puts+0xc8>
		} else if (*str == '\r') {
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	781b      	ldrb	r3, [r3, #0]
 80051a8:	2b0d      	cmp	r3, #13
 80051aa:	d103      	bne.n	80051b4 <ILI9341_Puts+0x78>
			str++;
 80051ac:	68bb      	ldr	r3, [r7, #8]
 80051ae:	3301      	adds	r3, #1
 80051b0:	60bb      	str	r3, [r7, #8]
			continue;
 80051b2:	e027      	b.n	8005204 <ILI9341_Puts+0xc8>
		}
		if(ILI9341_x > ILI9341_Opts.width - font->FontWidth)
 80051b4:	4b18      	ldr	r3, [pc, #96]	; (8005218 <ILI9341_Puts+0xdc>)
 80051b6:	881b      	ldrh	r3, [r3, #0]
 80051b8:	461a      	mov	r2, r3
 80051ba:	4b19      	ldr	r3, [pc, #100]	; (8005220 <ILI9341_Puts+0xe4>)
 80051bc:	881b      	ldrh	r3, [r3, #0]
 80051be:	4619      	mov	r1, r3
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	781b      	ldrb	r3, [r3, #0]
 80051c4:	1acb      	subs	r3, r1, r3
 80051c6:	429a      	cmp	r2, r3
 80051c8:	dd0d      	ble.n	80051e6 <ILI9341_Puts+0xaa>
		{  
			//on passe  la ligne suivante, en s'alignant sous le dbut de la premire ligne
			ILI9341_y += font->FontHeight + 1;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	785b      	ldrb	r3, [r3, #1]
 80051ce:	b29a      	uxth	r2, r3
 80051d0:	4b12      	ldr	r3, [pc, #72]	; (800521c <ILI9341_Puts+0xe0>)
 80051d2:	881b      	ldrh	r3, [r3, #0]
 80051d4:	4413      	add	r3, r2
 80051d6:	b29b      	uxth	r3, r3
 80051d8:	3301      	adds	r3, #1
 80051da:	b29a      	uxth	r2, r3
 80051dc:	4b0f      	ldr	r3, [pc, #60]	; (800521c <ILI9341_Puts+0xe0>)
 80051de:	801a      	strh	r2, [r3, #0]
			ILI9341_x = startX;
 80051e0:	4a0d      	ldr	r2, [pc, #52]	; (8005218 <ILI9341_Puts+0xdc>)
 80051e2:	8afb      	ldrh	r3, [r7, #22]
 80051e4:	8013      	strh	r3, [r2, #0]
		}
		/* Put character to LCD */
		ILI9341_Putc(ILI9341_x, ILI9341_y, *str++, font, foreground, background);
 80051e6:	4b0c      	ldr	r3, [pc, #48]	; (8005218 <ILI9341_Puts+0xdc>)
 80051e8:	8818      	ldrh	r0, [r3, #0]
 80051ea:	4b0c      	ldr	r3, [pc, #48]	; (800521c <ILI9341_Puts+0xe0>)
 80051ec:	8819      	ldrh	r1, [r3, #0]
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	1c5a      	adds	r2, r3, #1
 80051f2:	60ba      	str	r2, [r7, #8]
 80051f4:	781a      	ldrb	r2, [r3, #0]
 80051f6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80051f8:	9301      	str	r3, [sp, #4]
 80051fa:	8c3b      	ldrh	r3, [r7, #32]
 80051fc:	9300      	str	r3, [sp, #0]
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f000 f834 	bl	800526c <ILI9341_Putc>
	while (*str) {
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	781b      	ldrb	r3, [r3, #0]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d1a9      	bne.n	8005160 <ILI9341_Puts+0x24>
	}
}
 800520c:	bf00      	nop
 800520e:	bf00      	nop
 8005210:	3718      	adds	r7, #24
 8005212:	46bd      	mov	sp, r7
 8005214:	bd80      	pop	{r7, pc}
 8005216:	bf00      	nop
 8005218:	200010dc 	.word	0x200010dc
 800521c:	200010e6 	.word	0x200010e6
 8005220:	200010e0 	.word	0x200010e0

08005224 <ILI9341_GetStringSize>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  *width: Pointer to variable to store width
 * @param  *height: Pointer to variable to store height
 * @retval None
 */
void ILI9341_GetStringSize(char *str, FontDef_t *font, uint16_t *width, uint16_t *height) {
 8005224:	b480      	push	{r7}
 8005226:	b087      	sub	sp, #28
 8005228:	af00      	add	r7, sp, #0
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	60b9      	str	r1, [r7, #8]
 800522e:	607a      	str	r2, [r7, #4]
 8005230:	603b      	str	r3, [r7, #0]
	uint16_t w = 0;
 8005232:	2300      	movs	r3, #0
 8005234:	82fb      	strh	r3, [r7, #22]
	*height = font->FontHeight;
 8005236:	68bb      	ldr	r3, [r7, #8]
 8005238:	785b      	ldrb	r3, [r3, #1]
 800523a:	b29a      	uxth	r2, r3
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	801a      	strh	r2, [r3, #0]
	while (*str++) {
 8005240:	e005      	b.n	800524e <ILI9341_GetStringSize+0x2a>
		w += font->FontWidth;
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	781b      	ldrb	r3, [r3, #0]
 8005246:	b29a      	uxth	r2, r3
 8005248:	8afb      	ldrh	r3, [r7, #22]
 800524a:	4413      	add	r3, r2
 800524c:	82fb      	strh	r3, [r7, #22]
	while (*str++) {
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	1c5a      	adds	r2, r3, #1
 8005252:	60fa      	str	r2, [r7, #12]
 8005254:	781b      	ldrb	r3, [r3, #0]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d1f3      	bne.n	8005242 <ILI9341_GetStringSize+0x1e>
	}
	*width = w;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	8afa      	ldrh	r2, [r7, #22]
 800525e:	801a      	strh	r2, [r3, #0]
}
 8005260:	bf00      	nop
 8005262:	371c      	adds	r7, #28
 8005264:	46bd      	mov	sp, r7
 8005266:	bc80      	pop	{r7}
 8005268:	4770      	bx	lr
	...

0800526c <ILI9341_Putc>:
 * @param  *font: Pointer to @ref FontDef_t used font
 * @param  foreground: Color for char
 * @param  background: Color for char background
 * @retval None
 */
void ILI9341_Putc(uint16_t x, uint16_t y, char c, FontDef_t *font, uint16_t foreground, uint16_t background) {
 800526c:	b590      	push	{r4, r7, lr}
 800526e:	b08d      	sub	sp, #52	; 0x34
 8005270:	af02      	add	r7, sp, #8
 8005272:	607b      	str	r3, [r7, #4]
 8005274:	4603      	mov	r3, r0
 8005276:	81fb      	strh	r3, [r7, #14]
 8005278:	460b      	mov	r3, r1
 800527a:	81bb      	strh	r3, [r7, #12]
 800527c:	4613      	mov	r3, r2
 800527e:	72fb      	strb	r3, [r7, #11]
	uint32_t i, b, j;
	/* Set coordinates */
	ILI9341_x = x;
 8005280:	4a4f      	ldr	r2, [pc, #316]	; (80053c0 <ILI9341_Putc+0x154>)
 8005282:	89fb      	ldrh	r3, [r7, #14]
 8005284:	8013      	strh	r3, [r2, #0]
	ILI9341_y = y;
 8005286:	4a4f      	ldr	r2, [pc, #316]	; (80053c4 <ILI9341_Putc+0x158>)
 8005288:	89bb      	ldrh	r3, [r7, #12]
 800528a:	8013      	strh	r3, [r2, #0]
	
	if ((ILI9341_x + font->FontWidth) > ILI9341_Opts.width) {
 800528c:	4b4c      	ldr	r3, [pc, #304]	; (80053c0 <ILI9341_Putc+0x154>)
 800528e:	881b      	ldrh	r3, [r3, #0]
 8005290:	461a      	mov	r2, r3
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	781b      	ldrb	r3, [r3, #0]
 8005296:	4413      	add	r3, r2
 8005298:	4a4b      	ldr	r2, [pc, #300]	; (80053c8 <ILI9341_Putc+0x15c>)
 800529a:	8812      	ldrh	r2, [r2, #0]
 800529c:	4293      	cmp	r3, r2
 800529e:	dd0b      	ble.n	80052b8 <ILI9341_Putc+0x4c>
		/* If at the end of a line of display, go to new line and set x to 0 position */
		ILI9341_y += font->FontHeight;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	785b      	ldrb	r3, [r3, #1]
 80052a4:	b29a      	uxth	r2, r3
 80052a6:	4b47      	ldr	r3, [pc, #284]	; (80053c4 <ILI9341_Putc+0x158>)
 80052a8:	881b      	ldrh	r3, [r3, #0]
 80052aa:	4413      	add	r3, r2
 80052ac:	b29a      	uxth	r2, r3
 80052ae:	4b45      	ldr	r3, [pc, #276]	; (80053c4 <ILI9341_Putc+0x158>)
 80052b0:	801a      	strh	r2, [r3, #0]
		ILI9341_x = 0;
 80052b2:	4b43      	ldr	r3, [pc, #268]	; (80053c0 <ILI9341_Putc+0x154>)
 80052b4:	2200      	movs	r2, #0
 80052b6:	801a      	strh	r2, [r3, #0]
	}
	
	/* Draw rectangle for background */
	ILI9341_INT_Fill(ILI9341_x, ILI9341_y, ILI9341_x + font->FontWidth, ILI9341_y + font->FontHeight, background);
 80052b8:	4b41      	ldr	r3, [pc, #260]	; (80053c0 <ILI9341_Putc+0x154>)
 80052ba:	8818      	ldrh	r0, [r3, #0]
 80052bc:	4b41      	ldr	r3, [pc, #260]	; (80053c4 <ILI9341_Putc+0x158>)
 80052be:	8819      	ldrh	r1, [r3, #0]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	781b      	ldrb	r3, [r3, #0]
 80052c4:	b29a      	uxth	r2, r3
 80052c6:	4b3e      	ldr	r3, [pc, #248]	; (80053c0 <ILI9341_Putc+0x154>)
 80052c8:	881b      	ldrh	r3, [r3, #0]
 80052ca:	4413      	add	r3, r2
 80052cc:	b29c      	uxth	r4, r3
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	785b      	ldrb	r3, [r3, #1]
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	4b3b      	ldr	r3, [pc, #236]	; (80053c4 <ILI9341_Putc+0x158>)
 80052d6:	881b      	ldrh	r3, [r3, #0]
 80052d8:	4413      	add	r3, r2
 80052da:	b29a      	uxth	r2, r3
 80052dc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80052de:	9300      	str	r3, [sp, #0]
 80052e0:	4613      	mov	r3, r2
 80052e2:	4622      	mov	r2, r4
 80052e4:	f7ff fe8a 	bl	8004ffc <ILI9341_INT_Fill>
	

	/* Draw font data */
	for (i = 0; i < font->FontHeight; i++) {
 80052e8:	2300      	movs	r3, #0
 80052ea:	627b      	str	r3, [r7, #36]	; 0x24
 80052ec:	e054      	b.n	8005398 <ILI9341_Putc+0x12c>


		if(font->datasize == 1)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	7a1b      	ldrb	r3, [r3, #8]
 80052f2:	2b01      	cmp	r3, #1
 80052f4:	d111      	bne.n	800531a <ILI9341_Putc+0xae>
		{
			uint8_t * data;
			data = (uint8_t *)font->data;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	617b      	str	r3, [r7, #20]
			b = (uint32_t)(data[(c - 32) * font->FontHeight + i]) << 8;
 80052fc:	7afb      	ldrb	r3, [r7, #11]
 80052fe:	3b20      	subs	r3, #32
 8005300:	687a      	ldr	r2, [r7, #4]
 8005302:	7852      	ldrb	r2, [r2, #1]
 8005304:	fb02 f303 	mul.w	r3, r2, r3
 8005308:	461a      	mov	r2, r3
 800530a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530c:	4413      	add	r3, r2
 800530e:	697a      	ldr	r2, [r7, #20]
 8005310:	4413      	add	r3, r2
 8005312:	781b      	ldrb	r3, [r3, #0]
 8005314:	021b      	lsls	r3, r3, #8
 8005316:	623b      	str	r3, [r7, #32]
 8005318:	e017      	b.n	800534a <ILI9341_Putc+0xde>
		}
		else if(font->datasize == 2)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	7a1b      	ldrb	r3, [r3, #8]
 800531e:	2b02      	cmp	r3, #2
 8005320:	d111      	bne.n	8005346 <ILI9341_Putc+0xda>
		{
			uint16_t * data;
			data = (uint16_t *)font->data;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	61bb      	str	r3, [r7, #24]
			b = data[(c - 32) * font->FontHeight + i];
 8005328:	7afb      	ldrb	r3, [r7, #11]
 800532a:	3b20      	subs	r3, #32
 800532c:	687a      	ldr	r2, [r7, #4]
 800532e:	7852      	ldrb	r2, [r2, #1]
 8005330:	fb02 f303 	mul.w	r3, r2, r3
 8005334:	461a      	mov	r2, r3
 8005336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005338:	4413      	add	r3, r2
 800533a:	005b      	lsls	r3, r3, #1
 800533c:	69ba      	ldr	r2, [r7, #24]
 800533e:	4413      	add	r3, r2
 8005340:	881b      	ldrh	r3, [r3, #0]
 8005342:	623b      	str	r3, [r7, #32]
 8005344:	e001      	b.n	800534a <ILI9341_Putc+0xde>
		}
		else
			b = 0;	//should never happen
 8005346:	2300      	movs	r3, #0
 8005348:	623b      	str	r3, [r7, #32]
		for (j = 0; j < font->FontWidth; j++) {
 800534a:	2300      	movs	r3, #0
 800534c:	61fb      	str	r3, [r7, #28]
 800534e:	e01a      	b.n	8005386 <ILI9341_Putc+0x11a>
			if ((b << j) & 0x8000) {
 8005350:	6a3a      	ldr	r2, [r7, #32]
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	fa02 f303 	lsl.w	r3, r2, r3
 8005358:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800535c:	2b00      	cmp	r3, #0
 800535e:	d00f      	beq.n	8005380 <ILI9341_Putc+0x114>
				ILI9341_DrawPixel(ILI9341_x + j, (ILI9341_y + i), foreground);
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	b29a      	uxth	r2, r3
 8005364:	4b16      	ldr	r3, [pc, #88]	; (80053c0 <ILI9341_Putc+0x154>)
 8005366:	881b      	ldrh	r3, [r3, #0]
 8005368:	4413      	add	r3, r2
 800536a:	b298      	uxth	r0, r3
 800536c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800536e:	b29a      	uxth	r2, r3
 8005370:	4b14      	ldr	r3, [pc, #80]	; (80053c4 <ILI9341_Putc+0x158>)
 8005372:	881b      	ldrh	r3, [r3, #0]
 8005374:	4413      	add	r3, r2
 8005376:	b29b      	uxth	r3, r3
 8005378:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800537a:	4619      	mov	r1, r3
 800537c:	f7ff fdba 	bl	8004ef4 <ILI9341_DrawPixel>
		for (j = 0; j < font->FontWidth; j++) {
 8005380:	69fb      	ldr	r3, [r7, #28]
 8005382:	3301      	adds	r3, #1
 8005384:	61fb      	str	r3, [r7, #28]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	461a      	mov	r2, r3
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	4293      	cmp	r3, r2
 8005390:	d3de      	bcc.n	8005350 <ILI9341_Putc+0xe4>
	for (i = 0; i < font->FontHeight; i++) {
 8005392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005394:	3301      	adds	r3, #1
 8005396:	627b      	str	r3, [r7, #36]	; 0x24
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	785b      	ldrb	r3, [r3, #1]
 800539c:	461a      	mov	r2, r3
 800539e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d3a4      	bcc.n	80052ee <ILI9341_Putc+0x82>
			}
		}
	}
	
	/* Set new pointer */
	ILI9341_x += font->FontWidth;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	781b      	ldrb	r3, [r3, #0]
 80053a8:	b29a      	uxth	r2, r3
 80053aa:	4b05      	ldr	r3, [pc, #20]	; (80053c0 <ILI9341_Putc+0x154>)
 80053ac:	881b      	ldrh	r3, [r3, #0]
 80053ae:	4413      	add	r3, r2
 80053b0:	b29a      	uxth	r2, r3
 80053b2:	4b03      	ldr	r3, [pc, #12]	; (80053c0 <ILI9341_Putc+0x154>)
 80053b4:	801a      	strh	r2, [r3, #0]
}
 80053b6:	bf00      	nop
 80053b8:	372c      	adds	r7, #44	; 0x2c
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd90      	pop	{r4, r7, pc}
 80053be:	bf00      	nop
 80053c0:	200010dc 	.word	0x200010dc
 80053c4:	200010e6 	.word	0x200010e6
 80053c8:	200010e0 	.word	0x200010e0

080053cc <ILI9341_DrawLine>:
 * @param  y1: Y coordinate of ending point
 * @param  color: Line color
 * @retval None
 */
void ILI9341_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 80053cc:	b590      	push	{r4, r7, lr}
 80053ce:	b08d      	sub	sp, #52	; 0x34
 80053d0:	af02      	add	r7, sp, #8
 80053d2:	4604      	mov	r4, r0
 80053d4:	4608      	mov	r0, r1
 80053d6:	4611      	mov	r1, r2
 80053d8:	461a      	mov	r2, r3
 80053da:	4623      	mov	r3, r4
 80053dc:	80fb      	strh	r3, [r7, #6]
 80053de:	4603      	mov	r3, r0
 80053e0:	80bb      	strh	r3, [r7, #4]
 80053e2:	460b      	mov	r3, r1
 80053e4:	807b      	strh	r3, [r7, #2]
 80053e6:	4613      	mov	r3, r2
 80053e8:	803b      	strh	r3, [r7, #0]
    //WindowMax();
    int   dx = 0, dy = 0;
 80053ea:	2300      	movs	r3, #0
 80053ec:	61bb      	str	r3, [r7, #24]
 80053ee:	2300      	movs	r3, #0
 80053f0:	617b      	str	r3, [r7, #20]
    int   dx_sym = 0, dy_sym = 0;
 80053f2:	2300      	movs	r3, #0
 80053f4:	627b      	str	r3, [r7, #36]	; 0x24
 80053f6:	2300      	movs	r3, #0
 80053f8:	623b      	str	r3, [r7, #32]
    int   dx_x2 = 0, dy_x2 = 0;
 80053fa:	2300      	movs	r3, #0
 80053fc:	613b      	str	r3, [r7, #16]
 80053fe:	2300      	movs	r3, #0
 8005400:	60fb      	str	r3, [r7, #12]
    int   di = 0;
 8005402:	2300      	movs	r3, #0
 8005404:	61fb      	str	r3, [r7, #28]


    dx = x1-x0;
 8005406:	887a      	ldrh	r2, [r7, #2]
 8005408:	88fb      	ldrh	r3, [r7, #6]
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	61bb      	str	r3, [r7, #24]
    dy = y1-y0;
 800540e:	883a      	ldrh	r2, [r7, #0]
 8005410:	88bb      	ldrh	r3, [r7, #4]
 8005412:	1ad3      	subs	r3, r2, r3
 8005414:	617b      	str	r3, [r7, #20]

    if (dx == 0) {        /* vertical line */
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d117      	bne.n	800544c <ILI9341_DrawLine+0x80>
        if (y1 > y0) ILI9341_INT_Fill(x0, y0, x0, y1, color);
 800541c:	883a      	ldrh	r2, [r7, #0]
 800541e:	88bb      	ldrh	r3, [r7, #4]
 8005420:	429a      	cmp	r2, r3
 8005422:	d909      	bls.n	8005438 <ILI9341_DrawLine+0x6c>
 8005424:	883c      	ldrh	r4, [r7, #0]
 8005426:	88fa      	ldrh	r2, [r7, #6]
 8005428:	88b9      	ldrh	r1, [r7, #4]
 800542a:	88f8      	ldrh	r0, [r7, #6]
 800542c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800542e:	9300      	str	r3, [sp, #0]
 8005430:	4623      	mov	r3, r4
 8005432:	f7ff fde3 	bl	8004ffc <ILI9341_INT_Fill>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
        return;
 8005436:	e0a6      	b.n	8005586 <ILI9341_DrawLine+0x1ba>
        else ILI9341_INT_Fill(x0, y1, x0, y0, color);
 8005438:	88bc      	ldrh	r4, [r7, #4]
 800543a:	88fa      	ldrh	r2, [r7, #6]
 800543c:	8839      	ldrh	r1, [r7, #0]
 800543e:	88f8      	ldrh	r0, [r7, #6]
 8005440:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005442:	9300      	str	r3, [sp, #0]
 8005444:	4623      	mov	r3, r4
 8005446:	f7ff fdd9 	bl	8004ffc <ILI9341_INT_Fill>
        return;
 800544a:	e09c      	b.n	8005586 <ILI9341_DrawLine+0x1ba>
    }

    if (dx > 0) {
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	2b00      	cmp	r3, #0
 8005450:	dd02      	ble.n	8005458 <ILI9341_DrawLine+0x8c>
        dx_sym = 1;
 8005452:	2301      	movs	r3, #1
 8005454:	627b      	str	r3, [r7, #36]	; 0x24
 8005456:	e002      	b.n	800545e <ILI9341_DrawLine+0x92>
    } else {
        dx_sym = -1;
 8005458:	f04f 33ff 	mov.w	r3, #4294967295
 800545c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    if (dy == 0) {        /* horizontal line */
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d117      	bne.n	8005494 <ILI9341_DrawLine+0xc8>
        if (x1 > x0) ILI9341_INT_Fill(x0, y0, x1, y0, color);
 8005464:	887a      	ldrh	r2, [r7, #2]
 8005466:	88fb      	ldrh	r3, [r7, #6]
 8005468:	429a      	cmp	r2, r3
 800546a:	d909      	bls.n	8005480 <ILI9341_DrawLine+0xb4>
 800546c:	88bc      	ldrh	r4, [r7, #4]
 800546e:	887a      	ldrh	r2, [r7, #2]
 8005470:	88b9      	ldrh	r1, [r7, #4]
 8005472:	88f8      	ldrh	r0, [r7, #6]
 8005474:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8005476:	9300      	str	r3, [sp, #0]
 8005478:	4623      	mov	r3, r4
 800547a:	f7ff fdbf 	bl	8004ffc <ILI9341_INT_Fill>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
        return;
 800547e:	e082      	b.n	8005586 <ILI9341_DrawLine+0x1ba>
        else  ILI9341_INT_Fill(x1, y0, x0, y0, color);
 8005480:	88bc      	ldrh	r4, [r7, #4]
 8005482:	88fa      	ldrh	r2, [r7, #6]
 8005484:	88b9      	ldrh	r1, [r7, #4]
 8005486:	8878      	ldrh	r0, [r7, #2]
 8005488:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800548a:	9300      	str	r3, [sp, #0]
 800548c:	4623      	mov	r3, r4
 800548e:	f7ff fdb5 	bl	8004ffc <ILI9341_INT_Fill>
        return;
 8005492:	e078      	b.n	8005586 <ILI9341_DrawLine+0x1ba>
    }

    if (dy > 0) {
 8005494:	697b      	ldr	r3, [r7, #20]
 8005496:	2b00      	cmp	r3, #0
 8005498:	dd02      	ble.n	80054a0 <ILI9341_DrawLine+0xd4>
        dy_sym = 1;
 800549a:	2301      	movs	r3, #1
 800549c:	623b      	str	r3, [r7, #32]
 800549e:	e002      	b.n	80054a6 <ILI9341_DrawLine+0xda>
    } else {
        dy_sym = -1;
 80054a0:	f04f 33ff 	mov.w	r3, #4294967295
 80054a4:	623b      	str	r3, [r7, #32]
    }

    dx = dx_sym*dx;
 80054a6:	69bb      	ldr	r3, [r7, #24]
 80054a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054aa:	fb02 f303 	mul.w	r3, r2, r3
 80054ae:	61bb      	str	r3, [r7, #24]
    dy = dy_sym*dy;
 80054b0:	697b      	ldr	r3, [r7, #20]
 80054b2:	6a3a      	ldr	r2, [r7, #32]
 80054b4:	fb02 f303 	mul.w	r3, r2, r3
 80054b8:	617b      	str	r3, [r7, #20]

    dx_x2 = dx*2;
 80054ba:	69bb      	ldr	r3, [r7, #24]
 80054bc:	005b      	lsls	r3, r3, #1
 80054be:	613b      	str	r3, [r7, #16]
    dy_x2 = dy*2;
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	005b      	lsls	r3, r3, #1
 80054c4:	60fb      	str	r3, [r7, #12]

    if (dx >= dy) {
 80054c6:	69ba      	ldr	r2, [r7, #24]
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	429a      	cmp	r2, r3
 80054cc:	db2d      	blt.n	800552a <ILI9341_DrawLine+0x15e>
        di = dy_x2 - dx;
 80054ce:	68fa      	ldr	r2, [r7, #12]
 80054d0:	69bb      	ldr	r3, [r7, #24]
 80054d2:	1ad3      	subs	r3, r2, r3
 80054d4:	61fb      	str	r3, [r7, #28]
        while (x0 != x1) {
 80054d6:	e01d      	b.n	8005514 <ILI9341_DrawLine+0x148>

        	ILI9341_DrawPixel(x0, y0, color);
 80054d8:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80054da:	88b9      	ldrh	r1, [r7, #4]
 80054dc:	88fb      	ldrh	r3, [r7, #6]
 80054de:	4618      	mov	r0, r3
 80054e0:	f7ff fd08 	bl	8004ef4 <ILI9341_DrawPixel>
            x0 += dx_sym;
 80054e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e6:	b29a      	uxth	r2, r3
 80054e8:	88fb      	ldrh	r3, [r7, #6]
 80054ea:	4413      	add	r3, r2
 80054ec:	80fb      	strh	r3, [r7, #6]
            if (di<0) {
 80054ee:	69fb      	ldr	r3, [r7, #28]
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	da04      	bge.n	80054fe <ILI9341_DrawLine+0x132>
                di += dy_x2;
 80054f4:	69fa      	ldr	r2, [r7, #28]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	4413      	add	r3, r2
 80054fa:	61fb      	str	r3, [r7, #28]
 80054fc:	e00a      	b.n	8005514 <ILI9341_DrawLine+0x148>
            } else {
                di += dy_x2 - dx_x2;
 80054fe:	68fa      	ldr	r2, [r7, #12]
 8005500:	693b      	ldr	r3, [r7, #16]
 8005502:	1ad3      	subs	r3, r2, r3
 8005504:	69fa      	ldr	r2, [r7, #28]
 8005506:	4413      	add	r3, r2
 8005508:	61fb      	str	r3, [r7, #28]
                y0 += dy_sym;
 800550a:	6a3b      	ldr	r3, [r7, #32]
 800550c:	b29a      	uxth	r2, r3
 800550e:	88bb      	ldrh	r3, [r7, #4]
 8005510:	4413      	add	r3, r2
 8005512:	80bb      	strh	r3, [r7, #4]
        while (x0 != x1) {
 8005514:	88fa      	ldrh	r2, [r7, #6]
 8005516:	887b      	ldrh	r3, [r7, #2]
 8005518:	429a      	cmp	r2, r3
 800551a:	d1dd      	bne.n	80054d8 <ILI9341_DrawLine+0x10c>
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
 800551c:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800551e:	88b9      	ldrh	r1, [r7, #4]
 8005520:	88fb      	ldrh	r3, [r7, #6]
 8005522:	4618      	mov	r0, r3
 8005524:	f7ff fce6 	bl	8004ef4 <ILI9341_DrawPixel>
                x0 += dx_sym;
            }
        }
        ILI9341_DrawPixel(x0, y0, color);
    }
    return;
 8005528:	e02c      	b.n	8005584 <ILI9341_DrawLine+0x1b8>
        di = dx_x2 - dy;
 800552a:	693a      	ldr	r2, [r7, #16]
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	61fb      	str	r3, [r7, #28]
        while (y0 != y1) {
 8005532:	e01d      	b.n	8005570 <ILI9341_DrawLine+0x1a4>
        	ILI9341_DrawPixel(x0, y0, color);
 8005534:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8005536:	88b9      	ldrh	r1, [r7, #4]
 8005538:	88fb      	ldrh	r3, [r7, #6]
 800553a:	4618      	mov	r0, r3
 800553c:	f7ff fcda 	bl	8004ef4 <ILI9341_DrawPixel>
            y0 += dy_sym;
 8005540:	6a3b      	ldr	r3, [r7, #32]
 8005542:	b29a      	uxth	r2, r3
 8005544:	88bb      	ldrh	r3, [r7, #4]
 8005546:	4413      	add	r3, r2
 8005548:	80bb      	strh	r3, [r7, #4]
            if (di < 0) {
 800554a:	69fb      	ldr	r3, [r7, #28]
 800554c:	2b00      	cmp	r3, #0
 800554e:	da04      	bge.n	800555a <ILI9341_DrawLine+0x18e>
                di += dx_x2;
 8005550:	69fa      	ldr	r2, [r7, #28]
 8005552:	693b      	ldr	r3, [r7, #16]
 8005554:	4413      	add	r3, r2
 8005556:	61fb      	str	r3, [r7, #28]
 8005558:	e00a      	b.n	8005570 <ILI9341_DrawLine+0x1a4>
                di += dx_x2 - dy_x2;
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	1ad3      	subs	r3, r2, r3
 8005560:	69fa      	ldr	r2, [r7, #28]
 8005562:	4413      	add	r3, r2
 8005564:	61fb      	str	r3, [r7, #28]
                x0 += dx_sym;
 8005566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005568:	b29a      	uxth	r2, r3
 800556a:	88fb      	ldrh	r3, [r7, #6]
 800556c:	4413      	add	r3, r2
 800556e:	80fb      	strh	r3, [r7, #6]
        while (y0 != y1) {
 8005570:	88ba      	ldrh	r2, [r7, #4]
 8005572:	883b      	ldrh	r3, [r7, #0]
 8005574:	429a      	cmp	r2, r3
 8005576:	d1dd      	bne.n	8005534 <ILI9341_DrawLine+0x168>
        ILI9341_DrawPixel(x0, y0, color);
 8005578:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800557a:	88b9      	ldrh	r1, [r7, #4]
 800557c:	88fb      	ldrh	r3, [r7, #6]
 800557e:	4618      	mov	r0, r3
 8005580:	f7ff fcb8 	bl	8004ef4 <ILI9341_DrawPixel>
    return;
 8005584:	bf00      	nop
}
 8005586:	372c      	adds	r7, #44	; 0x2c
 8005588:	46bd      	mov	sp, r7
 800558a:	bd90      	pop	{r4, r7, pc}

0800558c <ILI9341_DrawRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 800558c:	b590      	push	{r4, r7, lr}
 800558e:	b085      	sub	sp, #20
 8005590:	af02      	add	r7, sp, #8
 8005592:	4604      	mov	r4, r0
 8005594:	4608      	mov	r0, r1
 8005596:	4611      	mov	r1, r2
 8005598:	461a      	mov	r2, r3
 800559a:	4623      	mov	r3, r4
 800559c:	80fb      	strh	r3, [r7, #6]
 800559e:	4603      	mov	r3, r0
 80055a0:	80bb      	strh	r3, [r7, #4]
 80055a2:	460b      	mov	r3, r1
 80055a4:	807b      	strh	r3, [r7, #2]
 80055a6:	4613      	mov	r3, r2
 80055a8:	803b      	strh	r3, [r7, #0]
	ILI9341_DrawLine(x0, y0, x1, y0, color); //Top
 80055aa:	88bc      	ldrh	r4, [r7, #4]
 80055ac:	887a      	ldrh	r2, [r7, #2]
 80055ae:	88b9      	ldrh	r1, [r7, #4]
 80055b0:	88f8      	ldrh	r0, [r7, #6]
 80055b2:	8b3b      	ldrh	r3, [r7, #24]
 80055b4:	9300      	str	r3, [sp, #0]
 80055b6:	4623      	mov	r3, r4
 80055b8:	f7ff ff08 	bl	80053cc <ILI9341_DrawLine>
	ILI9341_DrawLine(x0, y0, x0, y1, color);	//Left
 80055bc:	883c      	ldrh	r4, [r7, #0]
 80055be:	88fa      	ldrh	r2, [r7, #6]
 80055c0:	88b9      	ldrh	r1, [r7, #4]
 80055c2:	88f8      	ldrh	r0, [r7, #6]
 80055c4:	8b3b      	ldrh	r3, [r7, #24]
 80055c6:	9300      	str	r3, [sp, #0]
 80055c8:	4623      	mov	r3, r4
 80055ca:	f7ff feff 	bl	80053cc <ILI9341_DrawLine>
	ILI9341_DrawLine(x1, y0, x1, y1, color);	//Right
 80055ce:	883c      	ldrh	r4, [r7, #0]
 80055d0:	887a      	ldrh	r2, [r7, #2]
 80055d2:	88b9      	ldrh	r1, [r7, #4]
 80055d4:	8878      	ldrh	r0, [r7, #2]
 80055d6:	8b3b      	ldrh	r3, [r7, #24]
 80055d8:	9300      	str	r3, [sp, #0]
 80055da:	4623      	mov	r3, r4
 80055dc:	f7ff fef6 	bl	80053cc <ILI9341_DrawLine>
	ILI9341_DrawLine(x0, y1, x1, y1, color);	//Bottom
 80055e0:	883c      	ldrh	r4, [r7, #0]
 80055e2:	887a      	ldrh	r2, [r7, #2]
 80055e4:	8839      	ldrh	r1, [r7, #0]
 80055e6:	88f8      	ldrh	r0, [r7, #6]
 80055e8:	8b3b      	ldrh	r3, [r7, #24]
 80055ea:	9300      	str	r3, [sp, #0]
 80055ec:	4623      	mov	r3, r4
 80055ee:	f7ff feed 	bl	80053cc <ILI9341_DrawLine>
}
 80055f2:	bf00      	nop
 80055f4:	370c      	adds	r7, #12
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd90      	pop	{r4, r7, pc}
	...

080055fc <ILI9341_DrawFilledRectangle>:
 * @param  x1: X coordinate of bottom right point
 * @param  y1: Y coordinate of bottom right point
 * @param  color: Rectangle color
 * @retval None
 */
void ILI9341_DrawFilledRectangle(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color) {
 80055fc:	b590      	push	{r4, r7, lr}
 80055fe:	b087      	sub	sp, #28
 8005600:	af02      	add	r7, sp, #8
 8005602:	4604      	mov	r4, r0
 8005604:	4608      	mov	r0, r1
 8005606:	4611      	mov	r1, r2
 8005608:	461a      	mov	r2, r3
 800560a:	4623      	mov	r3, r4
 800560c:	80fb      	strh	r3, [r7, #6]
 800560e:	4603      	mov	r3, r0
 8005610:	80bb      	strh	r3, [r7, #4]
 8005612:	460b      	mov	r3, r1
 8005614:	807b      	strh	r3, [r7, #2]
 8005616:	4613      	mov	r3, r2
 8005618:	803b      	strh	r3, [r7, #0]
	uint16_t tmp;
	
	/* Check correction */
	if (x0 > x1) {
 800561a:	88fa      	ldrh	r2, [r7, #6]
 800561c:	887b      	ldrh	r3, [r7, #2]
 800561e:	429a      	cmp	r2, r3
 8005620:	d905      	bls.n	800562e <ILI9341_DrawFilledRectangle+0x32>
		tmp = x0;
 8005622:	88fb      	ldrh	r3, [r7, #6]
 8005624:	81fb      	strh	r3, [r7, #14]
		x0 = x1;
 8005626:	887b      	ldrh	r3, [r7, #2]
 8005628:	80fb      	strh	r3, [r7, #6]
		x1 = tmp;
 800562a:	89fb      	ldrh	r3, [r7, #14]
 800562c:	807b      	strh	r3, [r7, #2]
	}
	if (y0 > y1) {
 800562e:	88ba      	ldrh	r2, [r7, #4]
 8005630:	883b      	ldrh	r3, [r7, #0]
 8005632:	429a      	cmp	r2, r3
 8005634:	d905      	bls.n	8005642 <ILI9341_DrawFilledRectangle+0x46>
		tmp = y0;
 8005636:	88bb      	ldrh	r3, [r7, #4]
 8005638:	81fb      	strh	r3, [r7, #14]
		y0 = y1;
 800563a:	883b      	ldrh	r3, [r7, #0]
 800563c:	80bb      	strh	r3, [r7, #4]
		y1 = tmp;
 800563e:	89fb      	ldrh	r3, [r7, #14]
 8005640:	803b      	strh	r3, [r7, #0]
	}
	
	/* Fill rectangle */
	ILI9341_INT_Fill(x0, y0, x1, y1, color);
 8005642:	883c      	ldrh	r4, [r7, #0]
 8005644:	887a      	ldrh	r2, [r7, #2]
 8005646:	88b9      	ldrh	r1, [r7, #4]
 8005648:	88f8      	ldrh	r0, [r7, #6]
 800564a:	8c3b      	ldrh	r3, [r7, #32]
 800564c:	9300      	str	r3, [sp, #0]
 800564e:	4623      	mov	r3, r4
 8005650:	f7ff fcd4 	bl	8004ffc <ILI9341_INT_Fill>
	
	/* CS HIGH back */
	ILI9341_CS_SET();
 8005654:	2201      	movs	r2, #1
 8005656:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800565a:	4803      	ldr	r0, [pc, #12]	; (8005668 <ILI9341_DrawFilledRectangle+0x6c>)
 800565c:	f001 f847 	bl	80066ee <HAL_GPIO_WritePin>
}
 8005660:	bf00      	nop
 8005662:	3714      	adds	r7, #20
 8005664:	46bd      	mov	sp, r7
 8005666:	bd90      	pop	{r4, r7, pc}
 8005668:	40010800 	.word	0x40010800

0800566c <ILI9341_DrawFilledCircle>:
 * @param  y0: Y coordinate of center circle point
 * @param  r: Circle radius
 * @param  color: Circle color
 * @retval None
 */
void ILI9341_DrawFilledCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color) {
 800566c:	b590      	push	{r4, r7, lr}
 800566e:	b089      	sub	sp, #36	; 0x24
 8005670:	af02      	add	r7, sp, #8
 8005672:	4604      	mov	r4, r0
 8005674:	4608      	mov	r0, r1
 8005676:	4611      	mov	r1, r2
 8005678:	461a      	mov	r2, r3
 800567a:	4623      	mov	r3, r4
 800567c:	80fb      	strh	r3, [r7, #6]
 800567e:	4603      	mov	r3, r0
 8005680:	80bb      	strh	r3, [r7, #4]
 8005682:	460b      	mov	r3, r1
 8005684:	807b      	strh	r3, [r7, #2]
 8005686:	4613      	mov	r3, r2
 8005688:	803b      	strh	r3, [r7, #0]
	int16_t f = 1 - r;
 800568a:	887b      	ldrh	r3, [r7, #2]
 800568c:	f1c3 0301 	rsb	r3, r3, #1
 8005690:	b29b      	uxth	r3, r3
 8005692:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8005694:	2301      	movs	r3, #1
 8005696:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8005698:	887b      	ldrh	r3, [r7, #2]
 800569a:	461a      	mov	r2, r3
 800569c:	03d2      	lsls	r2, r2, #15
 800569e:	1ad3      	subs	r3, r2, r3
 80056a0:	005b      	lsls	r3, r3, #1
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 80056a6:	2300      	movs	r3, #0
 80056a8:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 80056aa:	887b      	ldrh	r3, [r7, #2]
 80056ac:	81fb      	strh	r3, [r7, #14]

    ILI9341_DrawPixel(x0, y0 + r, color);
 80056ae:	88f8      	ldrh	r0, [r7, #6]
 80056b0:	88ba      	ldrh	r2, [r7, #4]
 80056b2:	887b      	ldrh	r3, [r7, #2]
 80056b4:	4413      	add	r3, r2
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	883a      	ldrh	r2, [r7, #0]
 80056ba:	4619      	mov	r1, r3
 80056bc:	f7ff fc1a 	bl	8004ef4 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0, y0 - r, color);
 80056c0:	88f8      	ldrh	r0, [r7, #6]
 80056c2:	88ba      	ldrh	r2, [r7, #4]
 80056c4:	887b      	ldrh	r3, [r7, #2]
 80056c6:	1ad3      	subs	r3, r2, r3
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	883a      	ldrh	r2, [r7, #0]
 80056cc:	4619      	mov	r1, r3
 80056ce:	f7ff fc11 	bl	8004ef4 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 + r, y0, color);
 80056d2:	88fa      	ldrh	r2, [r7, #6]
 80056d4:	887b      	ldrh	r3, [r7, #2]
 80056d6:	4413      	add	r3, r2
 80056d8:	b29b      	uxth	r3, r3
 80056da:	88b9      	ldrh	r1, [r7, #4]
 80056dc:	883a      	ldrh	r2, [r7, #0]
 80056de:	4618      	mov	r0, r3
 80056e0:	f7ff fc08 	bl	8004ef4 <ILI9341_DrawPixel>
    ILI9341_DrawPixel(x0 - r, y0, color);
 80056e4:	88fa      	ldrh	r2, [r7, #6]
 80056e6:	887b      	ldrh	r3, [r7, #2]
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	b29b      	uxth	r3, r3
 80056ec:	88b9      	ldrh	r1, [r7, #4]
 80056ee:	883a      	ldrh	r2, [r7, #0]
 80056f0:	4618      	mov	r0, r3
 80056f2:	f7ff fbff 	bl	8004ef4 <ILI9341_DrawPixel>
    ILI9341_DrawLine(x0 - r, y0, x0 + r, y0, color);
 80056f6:	88fa      	ldrh	r2, [r7, #6]
 80056f8:	887b      	ldrh	r3, [r7, #2]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	b298      	uxth	r0, r3
 80056fe:	88b9      	ldrh	r1, [r7, #4]
 8005700:	88fa      	ldrh	r2, [r7, #6]
 8005702:	887b      	ldrh	r3, [r7, #2]
 8005704:	4413      	add	r3, r2
 8005706:	b29a      	uxth	r2, r3
 8005708:	88bc      	ldrh	r4, [r7, #4]
 800570a:	883b      	ldrh	r3, [r7, #0]
 800570c:	9300      	str	r3, [sp, #0]
 800570e:	4623      	mov	r3, r4
 8005710:	f7ff fe5c 	bl	80053cc <ILI9341_DrawLine>

    while (x < y) {
 8005714:	e079      	b.n	800580a <ILI9341_DrawFilledCircle+0x19e>
        if (f >= 0) {
 8005716:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800571a:	2b00      	cmp	r3, #0
 800571c:	db0e      	blt.n	800573c <ILI9341_DrawFilledCircle+0xd0>
            y--;
 800571e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005722:	b29b      	uxth	r3, r3
 8005724:	3b01      	subs	r3, #1
 8005726:	b29b      	uxth	r3, r3
 8005728:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 800572a:	8a7b      	ldrh	r3, [r7, #18]
 800572c:	3302      	adds	r3, #2
 800572e:	b29b      	uxth	r3, r3
 8005730:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 8005732:	8afa      	ldrh	r2, [r7, #22]
 8005734:	8a7b      	ldrh	r3, [r7, #18]
 8005736:	4413      	add	r3, r2
 8005738:	b29b      	uxth	r3, r3
 800573a:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 800573c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005740:	b29b      	uxth	r3, r3
 8005742:	3301      	adds	r3, #1
 8005744:	b29b      	uxth	r3, r3
 8005746:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8005748:	8abb      	ldrh	r3, [r7, #20]
 800574a:	3302      	adds	r3, #2
 800574c:	b29b      	uxth	r3, r3
 800574e:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 8005750:	8afa      	ldrh	r2, [r7, #22]
 8005752:	8abb      	ldrh	r3, [r7, #20]
 8005754:	4413      	add	r3, r2
 8005756:	b29b      	uxth	r3, r3
 8005758:	82fb      	strh	r3, [r7, #22]

        ILI9341_DrawLine(x0 - x, y0 + y, x0 + x, y0 + y, color);
 800575a:	88fa      	ldrh	r2, [r7, #6]
 800575c:	8a3b      	ldrh	r3, [r7, #16]
 800575e:	1ad3      	subs	r3, r2, r3
 8005760:	b298      	uxth	r0, r3
 8005762:	88ba      	ldrh	r2, [r7, #4]
 8005764:	89fb      	ldrh	r3, [r7, #14]
 8005766:	4413      	add	r3, r2
 8005768:	b299      	uxth	r1, r3
 800576a:	88fa      	ldrh	r2, [r7, #6]
 800576c:	8a3b      	ldrh	r3, [r7, #16]
 800576e:	4413      	add	r3, r2
 8005770:	b29c      	uxth	r4, r3
 8005772:	88ba      	ldrh	r2, [r7, #4]
 8005774:	89fb      	ldrh	r3, [r7, #14]
 8005776:	4413      	add	r3, r2
 8005778:	b29a      	uxth	r2, r3
 800577a:	883b      	ldrh	r3, [r7, #0]
 800577c:	9300      	str	r3, [sp, #0]
 800577e:	4613      	mov	r3, r2
 8005780:	4622      	mov	r2, r4
 8005782:	f7ff fe23 	bl	80053cc <ILI9341_DrawLine>
        ILI9341_DrawLine(x0 + x, y0 - y, x0 - x, y0 - y, color);
 8005786:	88fa      	ldrh	r2, [r7, #6]
 8005788:	8a3b      	ldrh	r3, [r7, #16]
 800578a:	4413      	add	r3, r2
 800578c:	b298      	uxth	r0, r3
 800578e:	88ba      	ldrh	r2, [r7, #4]
 8005790:	89fb      	ldrh	r3, [r7, #14]
 8005792:	1ad3      	subs	r3, r2, r3
 8005794:	b299      	uxth	r1, r3
 8005796:	88fa      	ldrh	r2, [r7, #6]
 8005798:	8a3b      	ldrh	r3, [r7, #16]
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	b29c      	uxth	r4, r3
 800579e:	88ba      	ldrh	r2, [r7, #4]
 80057a0:	89fb      	ldrh	r3, [r7, #14]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	b29a      	uxth	r2, r3
 80057a6:	883b      	ldrh	r3, [r7, #0]
 80057a8:	9300      	str	r3, [sp, #0]
 80057aa:	4613      	mov	r3, r2
 80057ac:	4622      	mov	r2, r4
 80057ae:	f7ff fe0d 	bl	80053cc <ILI9341_DrawLine>

        ILI9341_DrawLine(x0 + y, y0 + x, x0 - y, y0 + x, color);
 80057b2:	88fa      	ldrh	r2, [r7, #6]
 80057b4:	89fb      	ldrh	r3, [r7, #14]
 80057b6:	4413      	add	r3, r2
 80057b8:	b298      	uxth	r0, r3
 80057ba:	88ba      	ldrh	r2, [r7, #4]
 80057bc:	8a3b      	ldrh	r3, [r7, #16]
 80057be:	4413      	add	r3, r2
 80057c0:	b299      	uxth	r1, r3
 80057c2:	88fa      	ldrh	r2, [r7, #6]
 80057c4:	89fb      	ldrh	r3, [r7, #14]
 80057c6:	1ad3      	subs	r3, r2, r3
 80057c8:	b29c      	uxth	r4, r3
 80057ca:	88ba      	ldrh	r2, [r7, #4]
 80057cc:	8a3b      	ldrh	r3, [r7, #16]
 80057ce:	4413      	add	r3, r2
 80057d0:	b29a      	uxth	r2, r3
 80057d2:	883b      	ldrh	r3, [r7, #0]
 80057d4:	9300      	str	r3, [sp, #0]
 80057d6:	4613      	mov	r3, r2
 80057d8:	4622      	mov	r2, r4
 80057da:	f7ff fdf7 	bl	80053cc <ILI9341_DrawLine>
        ILI9341_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, color);
 80057de:	88fa      	ldrh	r2, [r7, #6]
 80057e0:	89fb      	ldrh	r3, [r7, #14]
 80057e2:	4413      	add	r3, r2
 80057e4:	b298      	uxth	r0, r3
 80057e6:	88ba      	ldrh	r2, [r7, #4]
 80057e8:	8a3b      	ldrh	r3, [r7, #16]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	b299      	uxth	r1, r3
 80057ee:	88fa      	ldrh	r2, [r7, #6]
 80057f0:	89fb      	ldrh	r3, [r7, #14]
 80057f2:	1ad3      	subs	r3, r2, r3
 80057f4:	b29c      	uxth	r4, r3
 80057f6:	88ba      	ldrh	r2, [r7, #4]
 80057f8:	8a3b      	ldrh	r3, [r7, #16]
 80057fa:	1ad3      	subs	r3, r2, r3
 80057fc:	b29a      	uxth	r2, r3
 80057fe:	883b      	ldrh	r3, [r7, #0]
 8005800:	9300      	str	r3, [sp, #0]
 8005802:	4613      	mov	r3, r2
 8005804:	4622      	mov	r2, r4
 8005806:	f7ff fde1 	bl	80053cc <ILI9341_DrawLine>
    while (x < y) {
 800580a:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800580e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005812:	429a      	cmp	r2, r3
 8005814:	f6ff af7f 	blt.w	8005716 <ILI9341_DrawFilledCircle+0xaa>
    }
}
 8005818:	bf00      	nop
 800581a:	bf00      	nop
 800581c:	371c      	adds	r7, #28
 800581e:	46bd      	mov	sp, r7
 8005820:	bd90      	pop	{r4, r7, pc}
	...

08005824 <ILI9341_getOptions>:
/**
 * @brief  Returns ILI9341 options
 * @retval ILI9341_Opts : options
 */

ILI931_Options_t ILI9341_getOptions(void){
 8005824:	b480      	push	{r7}
 8005826:	b083      	sub	sp, #12
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
	return ILI9341_Opts;
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	4a05      	ldr	r2, [pc, #20]	; (8005844 <ILI9341_getOptions+0x20>)
 8005830:	6811      	ldr	r1, [r2, #0]
 8005832:	6019      	str	r1, [r3, #0]
 8005834:	8892      	ldrh	r2, [r2, #4]
 8005836:	809a      	strh	r2, [r3, #4]
}
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	370c      	adds	r7, #12
 800583c:	46bd      	mov	sp, r7
 800583e:	bc80      	pop	{r7}
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	200010e0 	.word	0x200010e0

08005848 <XPT2046_init>:


/**
 * @brief init function for XPT2046 lib
 */
void XPT2046_init(void){
 8005848:	b580      	push	{r7, lr}
 800584a:	b082      	sub	sp, #8
 800584c:	af02      	add	r7, sp, #8

	// Initialise SPI
	SPI_Init(XPT2046_SPI);
 800584e:	4810      	ldr	r0, [pc, #64]	; (8005890 <XPT2046_init+0x48>)
 8005850:	f7fd f9ea 	bl	8002c28 <SPI_Init>
	BSP_GPIO_PinCfg(PIN_CS_TOUCH,GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8005854:	2303      	movs	r3, #3
 8005856:	9300      	str	r3, [sp, #0]
 8005858:	2300      	movs	r3, #0
 800585a:	2201      	movs	r2, #1
 800585c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005860:	480c      	ldr	r0, [pc, #48]	; (8005894 <XPT2046_init+0x4c>)
 8005862:	f7fd f9b1 	bl	8002bc8 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(PIN_IRQ_TOUCH,GPIO_MODE_INPUT,GPIO_PULLDOWN,GPIO_SPEED_FREQ_HIGH);
 8005866:	2303      	movs	r3, #3
 8005868:	9300      	str	r3, [sp, #0]
 800586a:	2302      	movs	r3, #2
 800586c:	2200      	movs	r2, #0
 800586e:	2108      	movs	r1, #8
 8005870:	4809      	ldr	r0, [pc, #36]	; (8005898 <XPT2046_init+0x50>)
 8005872:	f7fd f9a9 	bl	8002bc8 <BSP_GPIO_PinCfg>
	XPT2046_CS_SET();
 8005876:	2201      	movs	r2, #1
 8005878:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800587c:	4805      	ldr	r0, [pc, #20]	; (8005894 <XPT2046_init+0x4c>)
 800587e:	f000 ff36 	bl	80066ee <HAL_GPIO_WritePin>

	XPT2046_getReading(CONTROL_BYTE_START
 8005882:	20d0      	movs	r0, #208	; 0xd0
 8005884:	f000 f9b8 	bl	8005bf8 <XPT2046_getReading>
					   | CONTROL_BYTE_CHANNEL_SELECT_X
					   | CONTROL_BYTE_MODE_12_BIT
					   | CONTROL_BYTE_SD_DIFFERENTIAL
					   | CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);
}
 8005888:	bf00      	nop
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}
 800588e:	bf00      	nop
 8005890:	40013000 	.word	0x40013000
 8005894:	40010800 	.word	0x40010800
 8005898:	40010c00 	.word	0x40010c00

0800589c <XPT2046_getCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 800589c:	b580      	push	{r7, lr}
 800589e:	b08e      	sub	sp, #56	; 0x38
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	60f8      	str	r0, [r7, #12]
 80058a4:	60b9      	str	r1, [r7, #8]
 80058a6:	4613      	mov	r3, r2
 80058a8:	71fb      	strb	r3, [r7, #7]
	Uint8 i, j;
	Sint16 allX[7] , allY[7];
	bool_e ret;
	for (i=0; i < 7 ; i++){
 80058aa:	2300      	movs	r3, #0
 80058ac:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80058b0:	e020      	b.n	80058f4 <XPT2046_getCoordinates+0x58>

		allY[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 80058b2:	2090      	movs	r0, #144	; 0x90
 80058b4:	f000 f9a0 	bl	8005bf8 <XPT2046_getReading>
 80058b8:	4603      	mov	r3, r0
 80058ba:	461a      	mov	r2, r3
 80058bc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80058c0:	b212      	sxth	r2, r2
 80058c2:	005b      	lsls	r3, r3, #1
 80058c4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80058c8:	440b      	add	r3, r1
 80058ca:	f823 2c28 	strh.w	r2, [r3, #-40]
										| CONTROL_BYTE_CHANNEL_SELECT_Y
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);

		allX[i] = (Sint16)XPT2046_getReading(CONTROL_BYTE_START
 80058ce:	20d0      	movs	r0, #208	; 0xd0
 80058d0:	f000 f992 	bl	8005bf8 <XPT2046_getReading>
 80058d4:	4603      	mov	r3, r0
 80058d6:	461a      	mov	r2, r3
 80058d8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80058dc:	b212      	sxth	r2, r2
 80058de:	005b      	lsls	r3, r3, #1
 80058e0:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80058e4:	440b      	add	r3, r1
 80058e6:	f823 2c18 	strh.w	r2, [r3, #-24]
	for (i=0; i < 7 ; i++){
 80058ea:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80058ee:	3301      	adds	r3, #1
 80058f0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80058f4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80058f8:	2b06      	cmp	r3, #6
 80058fa:	d9da      	bls.n	80058b2 <XPT2046_getCoordinates+0x16>
										| CONTROL_BYTE_MODE_12_BIT
										| CONTROL_BYTE_SD_DIFFERENTIAL
										| CONTROL_BYTE_POWER_DOWN_MODE_LOW_POWER_IRQ);
	}

	for (i=0; i < 4 ; i++){
 80058fc:	2300      	movs	r3, #0
 80058fe:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8005902:	e070      	b.n	80059e6 <XPT2046_getCoordinates+0x14a>
		for (j=i; j < 7 ; j++) {
 8005904:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005908:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 800590c:	e062      	b.n	80059d4 <XPT2046_getCoordinates+0x138>
			Sint16 temp = allX[i];
 800590e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005912:	005b      	lsls	r3, r3, #1
 8005914:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005918:	4413      	add	r3, r2
 800591a:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800591e:	85fb      	strh	r3, [r7, #46]	; 0x2e
			if(temp > allX[j]){
 8005920:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005924:	005b      	lsls	r3, r3, #1
 8005926:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800592a:	4413      	add	r3, r2
 800592c:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8005930:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8005934:	429a      	cmp	r2, r3
 8005936:	dd19      	ble.n	800596c <XPT2046_getCoordinates+0xd0>
				allX[i] = allX[j];
 8005938:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800593c:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8005940:	005b      	lsls	r3, r3, #1
 8005942:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8005946:	440b      	add	r3, r1
 8005948:	f933 1c18 	ldrsh.w	r1, [r3, #-24]
 800594c:	0053      	lsls	r3, r2, #1
 800594e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005952:	4413      	add	r3, r2
 8005954:	460a      	mov	r2, r1
 8005956:	f823 2c18 	strh.w	r2, [r3, #-24]
				allX[j] = temp;
 800595a:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800595e:	005b      	lsls	r3, r3, #1
 8005960:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005964:	4413      	add	r3, r2
 8005966:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8005968:	f823 2c18 	strh.w	r2, [r3, #-24]
			}
			temp = allY[i];
 800596c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005970:	005b      	lsls	r3, r3, #1
 8005972:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005976:	4413      	add	r3, r2
 8005978:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 800597c:	85fb      	strh	r3, [r7, #46]	; 0x2e
			if(temp > allY[j]){
 800597e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8005982:	005b      	lsls	r3, r3, #1
 8005984:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005988:	4413      	add	r3, r2
 800598a:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 800598e:	f9b7 202e 	ldrsh.w	r2, [r7, #46]	; 0x2e
 8005992:	429a      	cmp	r2, r3
 8005994:	dd19      	ble.n	80059ca <XPT2046_getCoordinates+0x12e>
				allY[i] = allY[j];
 8005996:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800599a:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800599e:	005b      	lsls	r3, r3, #1
 80059a0:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80059a4:	440b      	add	r3, r1
 80059a6:	f933 1c28 	ldrsh.w	r1, [r3, #-40]
 80059aa:	0053      	lsls	r3, r2, #1
 80059ac:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80059b0:	4413      	add	r3, r2
 80059b2:	460a      	mov	r2, r1
 80059b4:	f823 2c28 	strh.w	r2, [r3, #-40]
				allY[j] = temp;
 80059b8:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80059bc:	005b      	lsls	r3, r3, #1
 80059be:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80059c2:	4413      	add	r3, r2
 80059c4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80059c6:	f823 2c28 	strh.w	r2, [r3, #-40]
		for (j=i; j < 7 ; j++) {
 80059ca:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80059ce:	3301      	adds	r3, #1
 80059d0:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 80059d4:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 80059d8:	2b06      	cmp	r3, #6
 80059da:	d998      	bls.n	800590e <XPT2046_getCoordinates+0x72>
	for (i=0; i < 4 ; i++){
 80059dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80059e0:	3301      	adds	r3, #1
 80059e2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80059e6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80059ea:	2b03      	cmp	r3, #3
 80059ec:	d98a      	bls.n	8005904 <XPT2046_getCoordinates+0x68>
			}
		}
	}

#ifdef XPT2046_USE_PIN_IRQ_TO_CHECK_TOUCH
	if(!HAL_GPIO_ReadPin(PIN_IRQ_TOUCH))
 80059ee:	2108      	movs	r1, #8
 80059f0:	4812      	ldr	r0, [pc, #72]	; (8005a3c <XPT2046_getCoordinates+0x1a0>)
 80059f2:	f000 fe65 	bl	80066c0 <HAL_GPIO_ReadPin>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d102      	bne.n	8005a02 <XPT2046_getCoordinates+0x166>
		ret = TRUE;
 80059fc:	2301      	movs	r3, #1
 80059fe:	633b      	str	r3, [r7, #48]	; 0x30
 8005a00:	e001      	b.n	8005a06 <XPT2046_getCoordinates+0x16a>
	else
		ret =  FALSE;
 8005a02:	2300      	movs	r3, #0
 8005a04:	633b      	str	r3, [r7, #48]	; 0x30
		ret =  FALSE;
	else
		ret =  TRUE;
#endif

	if(coordinateMode == XPT2046_COORDINATE_SCREEN_RELATIVE)
 8005a06:	79fb      	ldrb	r3, [r7, #7]
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d109      	bne.n	8005a20 <XPT2046_getCoordinates+0x184>
		XPT2046_convertCoordinateScreenMode(&(allX[3]), &(allY[3]));
 8005a0c:	f107 0310 	add.w	r3, r7, #16
 8005a10:	1d9a      	adds	r2, r3, #6
 8005a12:	f107 0320 	add.w	r3, r7, #32
 8005a16:	3306      	adds	r3, #6
 8005a18:	4611      	mov	r1, r2
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f000 f91c 	bl	8005c58 <XPT2046_convertCoordinateScreenMode>

	*pX = allX[3];
 8005a20:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	801a      	strh	r2, [r3, #0]
	*pY = allY[3];
 8005a28:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	801a      	strh	r2, [r3, #0]

	return ret;
 8005a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8005a32:	4618      	mov	r0, r3
 8005a34:	3738      	adds	r7, #56	; 0x38
 8005a36:	46bd      	mov	sp, r7
 8005a38:	bd80      	pop	{r7, pc}
 8005a3a:	bf00      	nop
 8005a3c:	40010c00 	.word	0x40010c00

08005a40 <XPT2046_getMedianCoordinates>:
 * @param *pX : pointer to get the X coordinate
 * @param *pY : pointer to get the Y coordinate
 * @param coordinateMode : either XPT2046_COORDINATE_RAW or XPT2046_COORDINATE_SCREEN_RELATIVE
 * @return a boolean that shows whether or not the screen has been touched (and the coordinate returned is valid)
 */
bool_e XPT2046_getMedianCoordinates(Sint16 * pX, Sint16 * pY, XPT2046_coordinateMode_e coordinateMode){
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b092      	sub	sp, #72	; 0x48
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	60f8      	str	r0, [r7, #12]
 8005a48:	60b9      	str	r1, [r7, #8]
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	71fb      	strb	r3, [r7, #7]
	Uint8 n = 0, i, j;
 8005a4e:	2300      	movs	r3, #0
 8005a50:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	}point_t;
	point_t tab[NB_POINTS_FOR_MEDIAN];
	point_t current;
	Sint16 index;

	index = 0;
 8005a54:	2300      	movs	r3, #0
 8005a56:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
	XPT2046_getCoordinates(&tab[0].x , &tab[0].y, coordinateMode);	//on place le premier point dans la premire case du tableau.
 8005a5a:	79fa      	ldrb	r2, [r7, #7]
 8005a5c:	f107 0320 	add.w	r3, r7, #32
 8005a60:	1c99      	adds	r1, r3, #2
 8005a62:	f107 0320 	add.w	r3, r7, #32
 8005a66:	4618      	mov	r0, r3
 8005a68:	f7ff ff18 	bl	800589c <XPT2046_getCoordinates>


	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 8005a6c:	2301      	movs	r3, #1
 8005a6e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8005a72:	e061      	b.n	8005b38 <XPT2046_getMedianCoordinates+0xf8>
	{
		if(XPT2046_getCoordinates(&current.x , &current.y, coordinateMode))	//rcup d'un point
 8005a74:	79fa      	ldrb	r2, [r7, #7]
 8005a76:	f107 031c 	add.w	r3, r7, #28
 8005a7a:	1c99      	adds	r1, r3, #2
 8005a7c:	f107 031c 	add.w	r3, r7, #28
 8005a80:	4618      	mov	r0, r3
 8005a82:	f7ff ff0b 	bl	800589c <XPT2046_getCoordinates>
 8005a86:	4603      	mov	r3, r0
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d04e      	beq.n	8005b2a <XPT2046_getMedianCoordinates+0xea>
		{
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 8005a8c:	2300      	movs	r3, #0
 8005a8e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8005a92:	e010      	b.n	8005ab6 <XPT2046_getMedianCoordinates+0x76>
			{
				if(current.x < tab[i].x)
 8005a94:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8005a98:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005aa2:	440b      	add	r3, r1
 8005aa4:	f933 3c28 	ldrsh.w	r3, [r3, #-40]
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	db0b      	blt.n	8005ac4 <XPT2046_getMedianCoordinates+0x84>
			for(i=0; i<index; i++)		//parcours des valeurs plus faibles
 8005aac:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005ab0:	3301      	adds	r3, #1
 8005ab2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8005ab6:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8005aba:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005abe:	429a      	cmp	r2, r3
 8005ac0:	dbe8      	blt.n	8005a94 <XPT2046_getMedianCoordinates+0x54>
 8005ac2:	e000      	b.n	8005ac6 <XPT2046_getMedianCoordinates+0x86>
					break;
 8005ac4:	bf00      	nop
			}
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 8005ac6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8005aca:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8005ace:	e015      	b.n	8005afc <XPT2046_getMedianCoordinates+0xbc>
			{
				tab[j] = tab[j-1];
 8005ad0:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005ad4:	1e5a      	subs	r2, r3, #1
 8005ad6:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005ae0:	440b      	add	r3, r1
 8005ae2:	0092      	lsls	r2, r2, #2
 8005ae4:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8005ae8:	440a      	add	r2, r1
 8005aea:	f852 2c28 	ldr.w	r2, [r2, #-40]
 8005aee:	f843 2c28 	str.w	r2, [r3, #-40]
			for(j=(uint8_t)index; j>i; j--)	//dplacement des valeurs plus grandes de 1 case
 8005af2:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8005af6:	3b01      	subs	r3, #1
 8005af8:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8005afc:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8005b00:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005b04:	429a      	cmp	r2, r3
 8005b06:	d8e3      	bhi.n	8005ad0 <XPT2046_getMedianCoordinates+0x90>
			}
			tab[i] = current;	//criture de la nouvelle valeur  sa position
 8005b08:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8005b0c:	009b      	lsls	r3, r3, #2
 8005b0e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005b12:	4413      	add	r3, r2
 8005b14:	69fa      	ldr	r2, [r7, #28]
 8005b16:	f843 2c28 	str.w	r2, [r3, #-40]

			index++;
 8005b1a:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	3301      	adds	r3, #1
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8005b28:	e001      	b.n	8005b2e <XPT2046_getMedianCoordinates+0xee>
		}
		else
			return FALSE;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	e05f      	b.n	8005bee <XPT2046_getMedianCoordinates+0x1ae>
	for(n=1; n<NB_POINTS_FOR_MEDIAN; n++)
 8005b2e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005b32:	3301      	adds	r3, #1
 8005b34:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8005b38:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8005b3c:	2b07      	cmp	r3, #7
 8005b3e:	d999      	bls.n	8005a74 <XPT2046_getMedianCoordinates+0x34>
	}

	*pX = tab[index/2].x;
 8005b40:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005b44:	0fda      	lsrs	r2, r3, #31
 8005b46:	4413      	add	r3, r2
 8005b48:	105b      	asrs	r3, r3, #1
 8005b4a:	b21b      	sxth	r3, r3
 8005b4c:	009b      	lsls	r3, r3, #2
 8005b4e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005b52:	4413      	add	r3, r2
 8005b54:	f933 2c28 	ldrsh.w	r2, [r3, #-40]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	801a      	strh	r2, [r3, #0]
	*pY = tab[index/2].y;
 8005b5c:	f9b7 3042 	ldrsh.w	r3, [r7, #66]	; 0x42
 8005b60:	0fda      	lsrs	r2, r3, #31
 8005b62:	4413      	add	r3, r2
 8005b64:	105b      	asrs	r3, r3, #1
 8005b66:	b21b      	sxth	r3, r3
 8005b68:	009b      	lsls	r3, r3, #2
 8005b6a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8005b6e:	4413      	add	r3, r2
 8005b70:	f933 2c26 	ldrsh.w	r2, [r3, #-38]
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	801a      	strh	r2, [r3, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 8005b78:	f107 0314 	add.w	r3, r7, #20
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f7ff fe51 	bl	8005824 <ILI9341_getOptions>
	if(screenOption.orientation == ILI9341_Orientation_Portrait_1 || screenOption.orientation == ILI9341_Orientation_Portrait_2)
 8005b82:	7e3b      	ldrb	r3, [r7, #24]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d002      	beq.n	8005b8e <XPT2046_getMedianCoordinates+0x14e>
 8005b88:	7e3b      	ldrb	r3, [r7, #24]
 8005b8a:	2b01      	cmp	r3, #1
 8005b8c:	d116      	bne.n	8005bbc <XPT2046_getMedianCoordinates+0x17c>
	{
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	dd28      	ble.n	8005bea <XPT2046_getMedianCoordinates+0x1aa>
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b9e:	2bee      	cmp	r3, #238	; 0xee
 8005ba0:	dc23      	bgt.n	8005bea <XPT2046_getMedianCoordinates+0x1aa>
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	dd1e      	ble.n	8005bea <XPT2046_getMedianCoordinates+0x1aa>
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005bb2:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 8005bb6:	dc18      	bgt.n	8005bea <XPT2046_getMedianCoordinates+0x1aa>
			return TRUE;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e018      	b.n	8005bee <XPT2046_getMedianCoordinates+0x1ae>
	}
	else
	{
		if(*pX > 0 && *pX < 319 && *pY > 0 && *pY < 239)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	dd12      	ble.n	8005bec <XPT2046_getMedianCoordinates+0x1ac>
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005bcc:	f5b3 7f9f 	cmp.w	r3, #318	; 0x13e
 8005bd0:	dc0c      	bgt.n	8005bec <XPT2046_getMedianCoordinates+0x1ac>
 8005bd2:	68bb      	ldr	r3, [r7, #8]
 8005bd4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	dd07      	ble.n	8005bec <XPT2046_getMedianCoordinates+0x1ac>
 8005bdc:	68bb      	ldr	r3, [r7, #8]
 8005bde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005be2:	2bee      	cmp	r3, #238	; 0xee
 8005be4:	dc02      	bgt.n	8005bec <XPT2046_getMedianCoordinates+0x1ac>
			return TRUE;
 8005be6:	2301      	movs	r3, #1
 8005be8:	e001      	b.n	8005bee <XPT2046_getMedianCoordinates+0x1ae>
		if(*pX > 0 && *pX < 239 && *pY > 0 && *pY < 319)
 8005bea:	bf00      	nop
	}
	return FALSE;
 8005bec:	2300      	movs	r3, #0
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3748      	adds	r7, #72	; 0x48
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
	...

08005bf8 <XPT2046_getReading>:
/*
 * @brief private function used to read the SPI
 * @param controlByte controlByte used to read
 * @return data read from screen touch
 */
static Uint16 XPT2046_getReading(controlByte_t controlByte){
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	4603      	mov	r3, r0
 8005c00:	71fb      	strb	r3, [r7, #7]

	Uint16 ret;

	XPT2046_CS_RESET();
 8005c02:	2200      	movs	r2, #0
 8005c04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005c08:	4811      	ldr	r0, [pc, #68]	; (8005c50 <XPT2046_getReading+0x58>)
 8005c0a:	f000 fd70 	bl	80066ee <HAL_GPIO_WritePin>
	SPI_WriteNoRegister(XPT2046_SPI,controlByte);
 8005c0e:	79fb      	ldrb	r3, [r7, #7]
 8005c10:	4619      	mov	r1, r3
 8005c12:	4810      	ldr	r0, [pc, #64]	; (8005c54 <XPT2046_getReading+0x5c>)
 8005c14:	f7fd f956 	bl	8002ec4 <SPI_WriteNoRegister>

	ret = (Uint16)((Uint16)(SPI_ReadNoRegister(XPT2046_SPI)) << 5);
 8005c18:	480e      	ldr	r0, [pc, #56]	; (8005c54 <XPT2046_getReading+0x5c>)
 8005c1a:	f7fd f91b 	bl	8002e54 <SPI_ReadNoRegister>
 8005c1e:	4603      	mov	r3, r0
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	015b      	lsls	r3, r3, #5
 8005c24:	81fb      	strh	r3, [r7, #14]
	ret |= (Uint16)(SPI_ReadNoRegister(XPT2046_SPI) >> (Uint16)(3));
 8005c26:	480b      	ldr	r0, [pc, #44]	; (8005c54 <XPT2046_getReading+0x5c>)
 8005c28:	f7fd f914 	bl	8002e54 <SPI_ReadNoRegister>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	08db      	lsrs	r3, r3, #3
 8005c30:	b2db      	uxtb	r3, r3
 8005c32:	b29a      	uxth	r2, r3
 8005c34:	89fb      	ldrh	r3, [r7, #14]
 8005c36:	4313      	orrs	r3, r2
 8005c38:	81fb      	strh	r3, [r7, #14]

	XPT2046_CS_SET();
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005c40:	4803      	ldr	r0, [pc, #12]	; (8005c50 <XPT2046_getReading+0x58>)
 8005c42:	f000 fd54 	bl	80066ee <HAL_GPIO_WritePin>

	return ret;
 8005c46:	89fb      	ldrh	r3, [r7, #14]
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3710      	adds	r7, #16
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	40010800 	.word	0x40010800
 8005c54:	40013000 	.word	0x40013000

08005c58 <XPT2046_convertCoordinateScreenMode>:
/*
 * @brief private function used to convert coordinates from Raw to ScreenMode
 * @param *pX X coordinate of the data
 * @param *pY Y coordinate of the data
 */
static void XPT2046_convertCoordinateScreenMode(Sint16 * pX, Sint16 * pY){
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b086      	sub	sp, #24
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
 8005c60:	6039      	str	r1, [r7, #0]
	ILI931_Options_t screenOption = ILI9341_getOptions();
 8005c62:	f107 0308 	add.w	r3, r7, #8
 8005c66:	4618      	mov	r0, r3
 8005c68:	f7ff fddc 	bl	8005824 <ILI9341_getOptions>
	Sint32 tempX, tempY;
	tempX = (Sint32)*pX;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c72:	617b      	str	r3, [r7, #20]
	tempY = (Sint32)*pY;
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005c7a:	613b      	str	r3, [r7, #16]

	switch(screenOption.orientation){
 8005c7c:	7b3b      	ldrb	r3, [r7, #12]
 8005c7e:	2b03      	cmp	r3, #3
 8005c80:	d87a      	bhi.n	8005d78 <XPT2046_convertCoordinateScreenMode+0x120>
 8005c82:	a201      	add	r2, pc, #4	; (adr r2, 8005c88 <XPT2046_convertCoordinateScreenMode+0x30>)
 8005c84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c88:	08005c99 	.word	0x08005c99
 8005c8c:	08005cd3 	.word	0x08005cd3
 8005c90:	08005d09 	.word	0x08005d09
 8005c94:	08005d41 	.word	0x08005d41
	case ILI9341_Orientation_Portrait_1 :
		*pX = (Sint16)((4096 - tempX) * (Sint32)screenOption.width / 4096);
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005c9e:	893a      	ldrh	r2, [r7, #8]
 8005ca0:	fb02 f303 	mul.w	r3, r2, r3
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	da01      	bge.n	8005cac <XPT2046_convertCoordinateScreenMode+0x54>
 8005ca8:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005cac:	131b      	asrs	r3, r3, #12
 8005cae:	b21a      	sxth	r2, r3
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempY) * (Sint32)screenOption.height / 4096);
 8005cb4:	693b      	ldr	r3, [r7, #16]
 8005cb6:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005cba:	897a      	ldrh	r2, [r7, #10]
 8005cbc:	fb02 f303 	mul.w	r3, r2, r3
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	da01      	bge.n	8005cc8 <XPT2046_convertCoordinateScreenMode+0x70>
 8005cc4:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005cc8:	131b      	asrs	r3, r3, #12
 8005cca:	b21a      	sxth	r2, r3
 8005ccc:	683b      	ldr	r3, [r7, #0]
 8005cce:	801a      	strh	r2, [r3, #0]
		break;
 8005cd0:	e052      	b.n	8005d78 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Portrait_2 :
		*pX = (Sint16)(tempX * (Sint32)screenOption.width / 4096);
 8005cd2:	893b      	ldrh	r3, [r7, #8]
 8005cd4:	461a      	mov	r2, r3
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	fb03 f302 	mul.w	r3, r3, r2
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	da01      	bge.n	8005ce4 <XPT2046_convertCoordinateScreenMode+0x8c>
 8005ce0:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005ce4:	131b      	asrs	r3, r3, #12
 8005ce6:	b21a      	sxth	r2, r3
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempY * (Sint32)screenOption.height / 4096);
 8005cec:	897b      	ldrh	r3, [r7, #10]
 8005cee:	461a      	mov	r2, r3
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	fb03 f302 	mul.w	r3, r3, r2
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	da01      	bge.n	8005cfe <XPT2046_convertCoordinateScreenMode+0xa6>
 8005cfa:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005cfe:	131b      	asrs	r3, r3, #12
 8005d00:	b21a      	sxth	r2, r3
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	801a      	strh	r2, [r3, #0]
		break;
 8005d06:	e037      	b.n	8005d78 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_1 :
		*pX = (Sint16)((4096 - tempY) * (Sint32)screenOption.width / 4096);
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005d0e:	893a      	ldrh	r2, [r7, #8]
 8005d10:	fb02 f303 	mul.w	r3, r2, r3
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	da01      	bge.n	8005d1c <XPT2046_convertCoordinateScreenMode+0xc4>
 8005d18:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005d1c:	131b      	asrs	r3, r3, #12
 8005d1e:	b21a      	sxth	r2, r3
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)(tempX * (Sint32)screenOption.height / 4096);
 8005d24:	897b      	ldrh	r3, [r7, #10]
 8005d26:	461a      	mov	r2, r3
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	fb03 f302 	mul.w	r3, r3, r2
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	da01      	bge.n	8005d36 <XPT2046_convertCoordinateScreenMode+0xde>
 8005d32:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005d36:	131b      	asrs	r3, r3, #12
 8005d38:	b21a      	sxth	r2, r3
 8005d3a:	683b      	ldr	r3, [r7, #0]
 8005d3c:	801a      	strh	r2, [r3, #0]
		break;
 8005d3e:	e01b      	b.n	8005d78 <XPT2046_convertCoordinateScreenMode+0x120>

	case ILI9341_Orientation_Landscape_2 :
		*pX = (Sint16)((tempY) * (Sint32)screenOption.width / 4096);
 8005d40:	893b      	ldrh	r3, [r7, #8]
 8005d42:	461a      	mov	r2, r3
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	fb03 f302 	mul.w	r3, r3, r2
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	da01      	bge.n	8005d52 <XPT2046_convertCoordinateScreenMode+0xfa>
 8005d4e:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005d52:	131b      	asrs	r3, r3, #12
 8005d54:	b21a      	sxth	r2, r3
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	801a      	strh	r2, [r3, #0]
		*pY = (Sint16)((4096 - tempX) * (Sint32)screenOption.height / 4096);
 8005d5a:	697b      	ldr	r3, [r7, #20]
 8005d5c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8005d60:	897a      	ldrh	r2, [r7, #10]
 8005d62:	fb02 f303 	mul.w	r3, r2, r3
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	da01      	bge.n	8005d6e <XPT2046_convertCoordinateScreenMode+0x116>
 8005d6a:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8005d6e:	131b      	asrs	r3, r3, #12
 8005d70:	b21a      	sxth	r2, r3
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	801a      	strh	r2, [r3, #0]
		break;
 8005d76:	bf00      	nop
	}
}
 8005d78:	bf00      	nop
 8005d7a:	3718      	adds	r7, #24
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	bd80      	pop	{r7, pc}

08005d80 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005d84:	4b08      	ldr	r3, [pc, #32]	; (8005da8 <HAL_Init+0x28>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a07      	ldr	r2, [pc, #28]	; (8005da8 <HAL_Init+0x28>)
 8005d8a:	f043 0310 	orr.w	r3, r3, #16
 8005d8e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005d90:	2003      	movs	r0, #3
 8005d92:	f000 f947 	bl	8006024 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005d96:	200f      	movs	r0, #15
 8005d98:	f000 f808 	bl	8005dac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005d9c:	f7fd f968 	bl	8003070 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005da0:	2300      	movs	r3, #0
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	bd80      	pop	{r7, pc}
 8005da6:	bf00      	nop
 8005da8:	40022000 	.word	0x40022000

08005dac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b082      	sub	sp, #8
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005db4:	4b12      	ldr	r3, [pc, #72]	; (8005e00 <HAL_InitTick+0x54>)
 8005db6:	681a      	ldr	r2, [r3, #0]
 8005db8:	4b12      	ldr	r3, [pc, #72]	; (8005e04 <HAL_InitTick+0x58>)
 8005dba:	781b      	ldrb	r3, [r3, #0]
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005dc2:	fbb3 f3f1 	udiv	r3, r3, r1
 8005dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dca:	4618      	mov	r0, r3
 8005dcc:	f000 f95f 	bl	800608e <HAL_SYSTICK_Config>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d001      	beq.n	8005dda <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e00e      	b.n	8005df8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2b0f      	cmp	r3, #15
 8005dde:	d80a      	bhi.n	8005df6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005de0:	2200      	movs	r2, #0
 8005de2:	6879      	ldr	r1, [r7, #4]
 8005de4:	f04f 30ff 	mov.w	r0, #4294967295
 8005de8:	f000 f927 	bl	800603a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005dec:	4a06      	ldr	r2, [pc, #24]	; (8005e08 <HAL_InitTick+0x5c>)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005df2:	2300      	movs	r3, #0
 8005df4:	e000      	b.n	8005df8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005df6:	2301      	movs	r3, #1
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3708      	adds	r7, #8
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}
 8005e00:	2000004c 	.word	0x2000004c
 8005e04:	20000060 	.word	0x20000060
 8005e08:	2000005c 	.word	0x2000005c

08005e0c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005e10:	4b05      	ldr	r3, [pc, #20]	; (8005e28 <HAL_IncTick+0x1c>)
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	461a      	mov	r2, r3
 8005e16:	4b05      	ldr	r3, [pc, #20]	; (8005e2c <HAL_IncTick+0x20>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	4413      	add	r3, r2
 8005e1c:	4a03      	ldr	r2, [pc, #12]	; (8005e2c <HAL_IncTick+0x20>)
 8005e1e:	6013      	str	r3, [r2, #0]
}
 8005e20:	bf00      	nop
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bc80      	pop	{r7}
 8005e26:	4770      	bx	lr
 8005e28:	20000060 	.word	0x20000060
 8005e2c:	200010e8 	.word	0x200010e8

08005e30 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005e30:	b480      	push	{r7}
 8005e32:	af00      	add	r7, sp, #0
  return uwTick;
 8005e34:	4b02      	ldr	r3, [pc, #8]	; (8005e40 <HAL_GetTick+0x10>)
 8005e36:	681b      	ldr	r3, [r3, #0]
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bc80      	pop	{r7}
 8005e3e:	4770      	bx	lr
 8005e40:	200010e8 	.word	0x200010e8

08005e44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005e4c:	f7ff fff0 	bl	8005e30 <HAL_GetTick>
 8005e50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e5c:	d005      	beq.n	8005e6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005e5e:	4b0a      	ldr	r3, [pc, #40]	; (8005e88 <HAL_Delay+0x44>)
 8005e60:	781b      	ldrb	r3, [r3, #0]
 8005e62:	461a      	mov	r2, r3
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	4413      	add	r3, r2
 8005e68:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005e6a:	bf00      	nop
 8005e6c:	f7ff ffe0 	bl	8005e30 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	68fa      	ldr	r2, [r7, #12]
 8005e78:	429a      	cmp	r2, r3
 8005e7a:	d8f7      	bhi.n	8005e6c <HAL_Delay+0x28>
  {
  }
}
 8005e7c:	bf00      	nop
 8005e7e:	bf00      	nop
 8005e80:	3710      	adds	r7, #16
 8005e82:	46bd      	mov	sp, r7
 8005e84:	bd80      	pop	{r7, pc}
 8005e86:	bf00      	nop
 8005e88:	20000060 	.word	0x20000060

08005e8c <__NVIC_SetPriorityGrouping>:
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b085      	sub	sp, #20
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	f003 0307 	and.w	r3, r3, #7
 8005e9a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e9c:	4b0c      	ldr	r3, [pc, #48]	; (8005ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8005e9e:	68db      	ldr	r3, [r3, #12]
 8005ea0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005ea2:	68ba      	ldr	r2, [r7, #8]
 8005ea4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005eb4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005eb8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ebc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005ebe:	4a04      	ldr	r2, [pc, #16]	; (8005ed0 <__NVIC_SetPriorityGrouping+0x44>)
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	60d3      	str	r3, [r2, #12]
}
 8005ec4:	bf00      	nop
 8005ec6:	3714      	adds	r7, #20
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bc80      	pop	{r7}
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	e000ed00 	.word	0xe000ed00

08005ed4 <__NVIC_GetPriorityGrouping>:
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005ed8:	4b04      	ldr	r3, [pc, #16]	; (8005eec <__NVIC_GetPriorityGrouping+0x18>)
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	0a1b      	lsrs	r3, r3, #8
 8005ede:	f003 0307 	and.w	r3, r3, #7
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bc80      	pop	{r7}
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	e000ed00 	.word	0xe000ed00

08005ef0 <__NVIC_EnableIRQ>:
{
 8005ef0:	b480      	push	{r7}
 8005ef2:	b083      	sub	sp, #12
 8005ef4:	af00      	add	r7, sp, #0
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005efa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	db0b      	blt.n	8005f1a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f02:	79fb      	ldrb	r3, [r7, #7]
 8005f04:	f003 021f 	and.w	r2, r3, #31
 8005f08:	4906      	ldr	r1, [pc, #24]	; (8005f24 <__NVIC_EnableIRQ+0x34>)
 8005f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f0e:	095b      	lsrs	r3, r3, #5
 8005f10:	2001      	movs	r0, #1
 8005f12:	fa00 f202 	lsl.w	r2, r0, r2
 8005f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005f1a:	bf00      	nop
 8005f1c:	370c      	adds	r7, #12
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bc80      	pop	{r7}
 8005f22:	4770      	bx	lr
 8005f24:	e000e100 	.word	0xe000e100

08005f28 <__NVIC_SetPriority>:
{
 8005f28:	b480      	push	{r7}
 8005f2a:	b083      	sub	sp, #12
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	4603      	mov	r3, r0
 8005f30:	6039      	str	r1, [r7, #0]
 8005f32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	db0a      	blt.n	8005f52 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	b2da      	uxtb	r2, r3
 8005f40:	490c      	ldr	r1, [pc, #48]	; (8005f74 <__NVIC_SetPriority+0x4c>)
 8005f42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f46:	0112      	lsls	r2, r2, #4
 8005f48:	b2d2      	uxtb	r2, r2
 8005f4a:	440b      	add	r3, r1
 8005f4c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005f50:	e00a      	b.n	8005f68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	b2da      	uxtb	r2, r3
 8005f56:	4908      	ldr	r1, [pc, #32]	; (8005f78 <__NVIC_SetPriority+0x50>)
 8005f58:	79fb      	ldrb	r3, [r7, #7]
 8005f5a:	f003 030f 	and.w	r3, r3, #15
 8005f5e:	3b04      	subs	r3, #4
 8005f60:	0112      	lsls	r2, r2, #4
 8005f62:	b2d2      	uxtb	r2, r2
 8005f64:	440b      	add	r3, r1
 8005f66:	761a      	strb	r2, [r3, #24]
}
 8005f68:	bf00      	nop
 8005f6a:	370c      	adds	r7, #12
 8005f6c:	46bd      	mov	sp, r7
 8005f6e:	bc80      	pop	{r7}
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	e000e100 	.word	0xe000e100
 8005f78:	e000ed00 	.word	0xe000ed00

08005f7c <NVIC_EncodePriority>:
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b089      	sub	sp, #36	; 0x24
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	60f8      	str	r0, [r7, #12]
 8005f84:	60b9      	str	r1, [r7, #8]
 8005f86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f003 0307 	and.w	r3, r3, #7
 8005f8e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f90:	69fb      	ldr	r3, [r7, #28]
 8005f92:	f1c3 0307 	rsb	r3, r3, #7
 8005f96:	2b04      	cmp	r3, #4
 8005f98:	bf28      	it	cs
 8005f9a:	2304      	movcs	r3, #4
 8005f9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005f9e:	69fb      	ldr	r3, [r7, #28]
 8005fa0:	3304      	adds	r3, #4
 8005fa2:	2b06      	cmp	r3, #6
 8005fa4:	d902      	bls.n	8005fac <NVIC_EncodePriority+0x30>
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	3b03      	subs	r3, #3
 8005faa:	e000      	b.n	8005fae <NVIC_EncodePriority+0x32>
 8005fac:	2300      	movs	r3, #0
 8005fae:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005fb0:	f04f 32ff 	mov.w	r2, #4294967295
 8005fb4:	69bb      	ldr	r3, [r7, #24]
 8005fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8005fba:	43da      	mvns	r2, r3
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	401a      	ands	r2, r3
 8005fc0:	697b      	ldr	r3, [r7, #20]
 8005fc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005fc4:	f04f 31ff 	mov.w	r1, #4294967295
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	fa01 f303 	lsl.w	r3, r1, r3
 8005fce:	43d9      	mvns	r1, r3
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005fd4:	4313      	orrs	r3, r2
}
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	3724      	adds	r7, #36	; 0x24
 8005fda:	46bd      	mov	sp, r7
 8005fdc:	bc80      	pop	{r7}
 8005fde:	4770      	bx	lr

08005fe0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b082      	sub	sp, #8
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	3b01      	subs	r3, #1
 8005fec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005ff0:	d301      	bcc.n	8005ff6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e00f      	b.n	8006016 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ff6:	4a0a      	ldr	r2, [pc, #40]	; (8006020 <SysTick_Config+0x40>)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	3b01      	subs	r3, #1
 8005ffc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005ffe:	210f      	movs	r1, #15
 8006000:	f04f 30ff 	mov.w	r0, #4294967295
 8006004:	f7ff ff90 	bl	8005f28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006008:	4b05      	ldr	r3, [pc, #20]	; (8006020 <SysTick_Config+0x40>)
 800600a:	2200      	movs	r2, #0
 800600c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800600e:	4b04      	ldr	r3, [pc, #16]	; (8006020 <SysTick_Config+0x40>)
 8006010:	2207      	movs	r2, #7
 8006012:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006014:	2300      	movs	r3, #0
}
 8006016:	4618      	mov	r0, r3
 8006018:	3708      	adds	r7, #8
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	e000e010 	.word	0xe000e010

08006024 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b082      	sub	sp, #8
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f7ff ff2d 	bl	8005e8c <__NVIC_SetPriorityGrouping>
}
 8006032:	bf00      	nop
 8006034:	3708      	adds	r7, #8
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}

0800603a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800603a:	b580      	push	{r7, lr}
 800603c:	b086      	sub	sp, #24
 800603e:	af00      	add	r7, sp, #0
 8006040:	4603      	mov	r3, r0
 8006042:	60b9      	str	r1, [r7, #8]
 8006044:	607a      	str	r2, [r7, #4]
 8006046:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006048:	2300      	movs	r3, #0
 800604a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800604c:	f7ff ff42 	bl	8005ed4 <__NVIC_GetPriorityGrouping>
 8006050:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006052:	687a      	ldr	r2, [r7, #4]
 8006054:	68b9      	ldr	r1, [r7, #8]
 8006056:	6978      	ldr	r0, [r7, #20]
 8006058:	f7ff ff90 	bl	8005f7c <NVIC_EncodePriority>
 800605c:	4602      	mov	r2, r0
 800605e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006062:	4611      	mov	r1, r2
 8006064:	4618      	mov	r0, r3
 8006066:	f7ff ff5f 	bl	8005f28 <__NVIC_SetPriority>
}
 800606a:	bf00      	nop
 800606c:	3718      	adds	r7, #24
 800606e:	46bd      	mov	sp, r7
 8006070:	bd80      	pop	{r7, pc}

08006072 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006072:	b580      	push	{r7, lr}
 8006074:	b082      	sub	sp, #8
 8006076:	af00      	add	r7, sp, #0
 8006078:	4603      	mov	r3, r0
 800607a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800607c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006080:	4618      	mov	r0, r3
 8006082:	f7ff ff35 	bl	8005ef0 <__NVIC_EnableIRQ>
}
 8006086:	bf00      	nop
 8006088:	3708      	adds	r7, #8
 800608a:	46bd      	mov	sp, r7
 800608c:	bd80      	pop	{r7, pc}

0800608e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800608e:	b580      	push	{r7, lr}
 8006090:	b082      	sub	sp, #8
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f7ff ffa2 	bl	8005fe0 <SysTick_Config>
 800609c:	4603      	mov	r3, r0
}
 800609e:	4618      	mov	r0, r3
 80060a0:	3708      	adds	r7, #8
 80060a2:	46bd      	mov	sp, r7
 80060a4:	bd80      	pop	{r7, pc}

080060a6 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80060a6:	b580      	push	{r7, lr}
 80060a8:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80060aa:	f000 f802 	bl	80060b2 <HAL_SYSTICK_Callback>
}
 80060ae:	bf00      	nop
 80060b0:	bd80      	pop	{r7, pc}

080060b2 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80060b2:	b480      	push	{r7}
 80060b4:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80060b6:	bf00      	nop
 80060b8:	46bd      	mov	sp, r7
 80060ba:	bc80      	pop	{r7}
 80060bc:	4770      	bx	lr
	...

080060c0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b084      	sub	sp, #16
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060c8:	2300      	movs	r3, #0
 80060ca:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	d005      	beq.n	80060e2 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2204      	movs	r2, #4
 80060da:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80060dc:	2301      	movs	r3, #1
 80060de:	73fb      	strb	r3, [r7, #15]
 80060e0:	e051      	b.n	8006186 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	681a      	ldr	r2, [r3, #0]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f022 020e 	bic.w	r2, r2, #14
 80060f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	681a      	ldr	r2, [r3, #0]
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f022 0201 	bic.w	r2, r2, #1
 8006100:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a22      	ldr	r2, [pc, #136]	; (8006190 <HAL_DMA_Abort_IT+0xd0>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d029      	beq.n	8006160 <HAL_DMA_Abort_IT+0xa0>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a20      	ldr	r2, [pc, #128]	; (8006194 <HAL_DMA_Abort_IT+0xd4>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d022      	beq.n	800615c <HAL_DMA_Abort_IT+0x9c>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a1f      	ldr	r2, [pc, #124]	; (8006198 <HAL_DMA_Abort_IT+0xd8>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d01a      	beq.n	8006156 <HAL_DMA_Abort_IT+0x96>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a1d      	ldr	r2, [pc, #116]	; (800619c <HAL_DMA_Abort_IT+0xdc>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d012      	beq.n	8006150 <HAL_DMA_Abort_IT+0x90>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a1c      	ldr	r2, [pc, #112]	; (80061a0 <HAL_DMA_Abort_IT+0xe0>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d00a      	beq.n	800614a <HAL_DMA_Abort_IT+0x8a>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a1a      	ldr	r2, [pc, #104]	; (80061a4 <HAL_DMA_Abort_IT+0xe4>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d102      	bne.n	8006144 <HAL_DMA_Abort_IT+0x84>
 800613e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8006142:	e00e      	b.n	8006162 <HAL_DMA_Abort_IT+0xa2>
 8006144:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006148:	e00b      	b.n	8006162 <HAL_DMA_Abort_IT+0xa2>
 800614a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800614e:	e008      	b.n	8006162 <HAL_DMA_Abort_IT+0xa2>
 8006150:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006154:	e005      	b.n	8006162 <HAL_DMA_Abort_IT+0xa2>
 8006156:	f44f 7380 	mov.w	r3, #256	; 0x100
 800615a:	e002      	b.n	8006162 <HAL_DMA_Abort_IT+0xa2>
 800615c:	2310      	movs	r3, #16
 800615e:	e000      	b.n	8006162 <HAL_DMA_Abort_IT+0xa2>
 8006160:	2301      	movs	r3, #1
 8006162:	4a11      	ldr	r2, [pc, #68]	; (80061a8 <HAL_DMA_Abort_IT+0xe8>)
 8006164:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2201      	movs	r2, #1
 800616a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800617a:	2b00      	cmp	r3, #0
 800617c:	d003      	beq.n	8006186 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	4798      	blx	r3
    } 
  }
  return status;
 8006186:	7bfb      	ldrb	r3, [r7, #15]
}
 8006188:	4618      	mov	r0, r3
 800618a:	3710      	adds	r7, #16
 800618c:	46bd      	mov	sp, r7
 800618e:	bd80      	pop	{r7, pc}
 8006190:	40020008 	.word	0x40020008
 8006194:	4002001c 	.word	0x4002001c
 8006198:	40020030 	.word	0x40020030
 800619c:	40020044 	.word	0x40020044
 80061a0:	40020058 	.word	0x40020058
 80061a4:	4002006c 	.word	0x4002006c
 80061a8:	40020000 	.word	0x40020000

080061ac <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b084      	sub	sp, #16
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c8:	2204      	movs	r2, #4
 80061ca:	409a      	lsls	r2, r3
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	4013      	ands	r3, r2
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d04f      	beq.n	8006274 <HAL_DMA_IRQHandler+0xc8>
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	f003 0304 	and.w	r3, r3, #4
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d04a      	beq.n	8006274 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0320 	and.w	r3, r3, #32
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d107      	bne.n	80061fc <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	681a      	ldr	r2, [r3, #0]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f022 0204 	bic.w	r2, r2, #4
 80061fa:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a66      	ldr	r2, [pc, #408]	; (800639c <HAL_DMA_IRQHandler+0x1f0>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d029      	beq.n	800625a <HAL_DMA_IRQHandler+0xae>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a65      	ldr	r2, [pc, #404]	; (80063a0 <HAL_DMA_IRQHandler+0x1f4>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d022      	beq.n	8006256 <HAL_DMA_IRQHandler+0xaa>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a63      	ldr	r2, [pc, #396]	; (80063a4 <HAL_DMA_IRQHandler+0x1f8>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d01a      	beq.n	8006250 <HAL_DMA_IRQHandler+0xa4>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a62      	ldr	r2, [pc, #392]	; (80063a8 <HAL_DMA_IRQHandler+0x1fc>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d012      	beq.n	800624a <HAL_DMA_IRQHandler+0x9e>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a60      	ldr	r2, [pc, #384]	; (80063ac <HAL_DMA_IRQHandler+0x200>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d00a      	beq.n	8006244 <HAL_DMA_IRQHandler+0x98>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a5f      	ldr	r2, [pc, #380]	; (80063b0 <HAL_DMA_IRQHandler+0x204>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d102      	bne.n	800623e <HAL_DMA_IRQHandler+0x92>
 8006238:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800623c:	e00e      	b.n	800625c <HAL_DMA_IRQHandler+0xb0>
 800623e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006242:	e00b      	b.n	800625c <HAL_DMA_IRQHandler+0xb0>
 8006244:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006248:	e008      	b.n	800625c <HAL_DMA_IRQHandler+0xb0>
 800624a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800624e:	e005      	b.n	800625c <HAL_DMA_IRQHandler+0xb0>
 8006250:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006254:	e002      	b.n	800625c <HAL_DMA_IRQHandler+0xb0>
 8006256:	2340      	movs	r3, #64	; 0x40
 8006258:	e000      	b.n	800625c <HAL_DMA_IRQHandler+0xb0>
 800625a:	2304      	movs	r3, #4
 800625c:	4a55      	ldr	r2, [pc, #340]	; (80063b4 <HAL_DMA_IRQHandler+0x208>)
 800625e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006264:	2b00      	cmp	r3, #0
 8006266:	f000 8094 	beq.w	8006392 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800626e:	6878      	ldr	r0, [r7, #4]
 8006270:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8006272:	e08e      	b.n	8006392 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006278:	2202      	movs	r2, #2
 800627a:	409a      	lsls	r2, r3
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	4013      	ands	r3, r2
 8006280:	2b00      	cmp	r3, #0
 8006282:	d056      	beq.n	8006332 <HAL_DMA_IRQHandler+0x186>
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	f003 0302 	and.w	r3, r3, #2
 800628a:	2b00      	cmp	r3, #0
 800628c:	d051      	beq.n	8006332 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f003 0320 	and.w	r3, r3, #32
 8006298:	2b00      	cmp	r3, #0
 800629a:	d10b      	bne.n	80062b4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	681a      	ldr	r2, [r3, #0]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f022 020a 	bic.w	r2, r2, #10
 80062aa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	4a38      	ldr	r2, [pc, #224]	; (800639c <HAL_DMA_IRQHandler+0x1f0>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d029      	beq.n	8006312 <HAL_DMA_IRQHandler+0x166>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a37      	ldr	r2, [pc, #220]	; (80063a0 <HAL_DMA_IRQHandler+0x1f4>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d022      	beq.n	800630e <HAL_DMA_IRQHandler+0x162>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a35      	ldr	r2, [pc, #212]	; (80063a4 <HAL_DMA_IRQHandler+0x1f8>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d01a      	beq.n	8006308 <HAL_DMA_IRQHandler+0x15c>
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	4a34      	ldr	r2, [pc, #208]	; (80063a8 <HAL_DMA_IRQHandler+0x1fc>)
 80062d8:	4293      	cmp	r3, r2
 80062da:	d012      	beq.n	8006302 <HAL_DMA_IRQHandler+0x156>
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	4a32      	ldr	r2, [pc, #200]	; (80063ac <HAL_DMA_IRQHandler+0x200>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d00a      	beq.n	80062fc <HAL_DMA_IRQHandler+0x150>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a31      	ldr	r2, [pc, #196]	; (80063b0 <HAL_DMA_IRQHandler+0x204>)
 80062ec:	4293      	cmp	r3, r2
 80062ee:	d102      	bne.n	80062f6 <HAL_DMA_IRQHandler+0x14a>
 80062f0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80062f4:	e00e      	b.n	8006314 <HAL_DMA_IRQHandler+0x168>
 80062f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80062fa:	e00b      	b.n	8006314 <HAL_DMA_IRQHandler+0x168>
 80062fc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006300:	e008      	b.n	8006314 <HAL_DMA_IRQHandler+0x168>
 8006302:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006306:	e005      	b.n	8006314 <HAL_DMA_IRQHandler+0x168>
 8006308:	f44f 7300 	mov.w	r3, #512	; 0x200
 800630c:	e002      	b.n	8006314 <HAL_DMA_IRQHandler+0x168>
 800630e:	2320      	movs	r3, #32
 8006310:	e000      	b.n	8006314 <HAL_DMA_IRQHandler+0x168>
 8006312:	2302      	movs	r3, #2
 8006314:	4a27      	ldr	r2, [pc, #156]	; (80063b4 <HAL_DMA_IRQHandler+0x208>)
 8006316:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2200      	movs	r2, #0
 800631c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006324:	2b00      	cmp	r3, #0
 8006326:	d034      	beq.n	8006392 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006330:	e02f      	b.n	8006392 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006336:	2208      	movs	r2, #8
 8006338:	409a      	lsls	r2, r3
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	4013      	ands	r3, r2
 800633e:	2b00      	cmp	r3, #0
 8006340:	d028      	beq.n	8006394 <HAL_DMA_IRQHandler+0x1e8>
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	f003 0308 	and.w	r3, r3, #8
 8006348:	2b00      	cmp	r3, #0
 800634a:	d023      	beq.n	8006394 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	f022 020e 	bic.w	r2, r2, #14
 800635a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006364:	2101      	movs	r1, #1
 8006366:	fa01 f202 	lsl.w	r2, r1, r2
 800636a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2201      	movs	r2, #1
 8006370:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2201      	movs	r2, #1
 8006376:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006386:	2b00      	cmp	r3, #0
 8006388:	d004      	beq.n	8006394 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	4798      	blx	r3
    }
  }
  return;
 8006392:	bf00      	nop
 8006394:	bf00      	nop
}
 8006396:	3710      	adds	r7, #16
 8006398:	46bd      	mov	sp, r7
 800639a:	bd80      	pop	{r7, pc}
 800639c:	40020008 	.word	0x40020008
 80063a0:	4002001c 	.word	0x4002001c
 80063a4:	40020030 	.word	0x40020030
 80063a8:	40020044 	.word	0x40020044
 80063ac:	40020058 	.word	0x40020058
 80063b0:	4002006c 	.word	0x4002006c
 80063b4:	40020000 	.word	0x40020000

080063b8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80063b8:	b480      	push	{r7}
 80063ba:	b08b      	sub	sp, #44	; 0x2c
 80063bc:	af00      	add	r7, sp, #0
 80063be:	6078      	str	r0, [r7, #4]
 80063c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80063c2:	2300      	movs	r3, #0
 80063c4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80063c6:	2300      	movs	r3, #0
 80063c8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80063ca:	e169      	b.n	80066a0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80063cc:	2201      	movs	r2, #1
 80063ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d0:	fa02 f303 	lsl.w	r3, r2, r3
 80063d4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	69fa      	ldr	r2, [r7, #28]
 80063dc:	4013      	ands	r3, r2
 80063de:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80063e0:	69ba      	ldr	r2, [r7, #24]
 80063e2:	69fb      	ldr	r3, [r7, #28]
 80063e4:	429a      	cmp	r2, r3
 80063e6:	f040 8158 	bne.w	800669a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	4a9a      	ldr	r2, [pc, #616]	; (8006658 <HAL_GPIO_Init+0x2a0>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d05e      	beq.n	80064b2 <HAL_GPIO_Init+0xfa>
 80063f4:	4a98      	ldr	r2, [pc, #608]	; (8006658 <HAL_GPIO_Init+0x2a0>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d875      	bhi.n	80064e6 <HAL_GPIO_Init+0x12e>
 80063fa:	4a98      	ldr	r2, [pc, #608]	; (800665c <HAL_GPIO_Init+0x2a4>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d058      	beq.n	80064b2 <HAL_GPIO_Init+0xfa>
 8006400:	4a96      	ldr	r2, [pc, #600]	; (800665c <HAL_GPIO_Init+0x2a4>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d86f      	bhi.n	80064e6 <HAL_GPIO_Init+0x12e>
 8006406:	4a96      	ldr	r2, [pc, #600]	; (8006660 <HAL_GPIO_Init+0x2a8>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d052      	beq.n	80064b2 <HAL_GPIO_Init+0xfa>
 800640c:	4a94      	ldr	r2, [pc, #592]	; (8006660 <HAL_GPIO_Init+0x2a8>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d869      	bhi.n	80064e6 <HAL_GPIO_Init+0x12e>
 8006412:	4a94      	ldr	r2, [pc, #592]	; (8006664 <HAL_GPIO_Init+0x2ac>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d04c      	beq.n	80064b2 <HAL_GPIO_Init+0xfa>
 8006418:	4a92      	ldr	r2, [pc, #584]	; (8006664 <HAL_GPIO_Init+0x2ac>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d863      	bhi.n	80064e6 <HAL_GPIO_Init+0x12e>
 800641e:	4a92      	ldr	r2, [pc, #584]	; (8006668 <HAL_GPIO_Init+0x2b0>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d046      	beq.n	80064b2 <HAL_GPIO_Init+0xfa>
 8006424:	4a90      	ldr	r2, [pc, #576]	; (8006668 <HAL_GPIO_Init+0x2b0>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d85d      	bhi.n	80064e6 <HAL_GPIO_Init+0x12e>
 800642a:	2b12      	cmp	r3, #18
 800642c:	d82a      	bhi.n	8006484 <HAL_GPIO_Init+0xcc>
 800642e:	2b12      	cmp	r3, #18
 8006430:	d859      	bhi.n	80064e6 <HAL_GPIO_Init+0x12e>
 8006432:	a201      	add	r2, pc, #4	; (adr r2, 8006438 <HAL_GPIO_Init+0x80>)
 8006434:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006438:	080064b3 	.word	0x080064b3
 800643c:	0800648d 	.word	0x0800648d
 8006440:	0800649f 	.word	0x0800649f
 8006444:	080064e1 	.word	0x080064e1
 8006448:	080064e7 	.word	0x080064e7
 800644c:	080064e7 	.word	0x080064e7
 8006450:	080064e7 	.word	0x080064e7
 8006454:	080064e7 	.word	0x080064e7
 8006458:	080064e7 	.word	0x080064e7
 800645c:	080064e7 	.word	0x080064e7
 8006460:	080064e7 	.word	0x080064e7
 8006464:	080064e7 	.word	0x080064e7
 8006468:	080064e7 	.word	0x080064e7
 800646c:	080064e7 	.word	0x080064e7
 8006470:	080064e7 	.word	0x080064e7
 8006474:	080064e7 	.word	0x080064e7
 8006478:	080064e7 	.word	0x080064e7
 800647c:	08006495 	.word	0x08006495
 8006480:	080064a9 	.word	0x080064a9
 8006484:	4a79      	ldr	r2, [pc, #484]	; (800666c <HAL_GPIO_Init+0x2b4>)
 8006486:	4293      	cmp	r3, r2
 8006488:	d013      	beq.n	80064b2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800648a:	e02c      	b.n	80064e6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800648c:	683b      	ldr	r3, [r7, #0]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	623b      	str	r3, [r7, #32]
          break;
 8006492:	e029      	b.n	80064e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006494:	683b      	ldr	r3, [r7, #0]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	3304      	adds	r3, #4
 800649a:	623b      	str	r3, [r7, #32]
          break;
 800649c:	e024      	b.n	80064e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	3308      	adds	r3, #8
 80064a4:	623b      	str	r3, [r7, #32]
          break;
 80064a6:	e01f      	b.n	80064e8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	330c      	adds	r3, #12
 80064ae:	623b      	str	r3, [r7, #32]
          break;
 80064b0:	e01a      	b.n	80064e8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	689b      	ldr	r3, [r3, #8]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d102      	bne.n	80064c0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80064ba:	2304      	movs	r3, #4
 80064bc:	623b      	str	r3, [r7, #32]
          break;
 80064be:	e013      	b.n	80064e8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	2b01      	cmp	r3, #1
 80064c6:	d105      	bne.n	80064d4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80064c8:	2308      	movs	r3, #8
 80064ca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	69fa      	ldr	r2, [r7, #28]
 80064d0:	611a      	str	r2, [r3, #16]
          break;
 80064d2:	e009      	b.n	80064e8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80064d4:	2308      	movs	r3, #8
 80064d6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	69fa      	ldr	r2, [r7, #28]
 80064dc:	615a      	str	r2, [r3, #20]
          break;
 80064de:	e003      	b.n	80064e8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80064e0:	2300      	movs	r3, #0
 80064e2:	623b      	str	r3, [r7, #32]
          break;
 80064e4:	e000      	b.n	80064e8 <HAL_GPIO_Init+0x130>
          break;
 80064e6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80064e8:	69bb      	ldr	r3, [r7, #24]
 80064ea:	2bff      	cmp	r3, #255	; 0xff
 80064ec:	d801      	bhi.n	80064f2 <HAL_GPIO_Init+0x13a>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	e001      	b.n	80064f6 <HAL_GPIO_Init+0x13e>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	3304      	adds	r3, #4
 80064f6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80064f8:	69bb      	ldr	r3, [r7, #24]
 80064fa:	2bff      	cmp	r3, #255	; 0xff
 80064fc:	d802      	bhi.n	8006504 <HAL_GPIO_Init+0x14c>
 80064fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006500:	009b      	lsls	r3, r3, #2
 8006502:	e002      	b.n	800650a <HAL_GPIO_Init+0x152>
 8006504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006506:	3b08      	subs	r3, #8
 8006508:	009b      	lsls	r3, r3, #2
 800650a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	681a      	ldr	r2, [r3, #0]
 8006510:	210f      	movs	r1, #15
 8006512:	693b      	ldr	r3, [r7, #16]
 8006514:	fa01 f303 	lsl.w	r3, r1, r3
 8006518:	43db      	mvns	r3, r3
 800651a:	401a      	ands	r2, r3
 800651c:	6a39      	ldr	r1, [r7, #32]
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	fa01 f303 	lsl.w	r3, r1, r3
 8006524:	431a      	orrs	r2, r3
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800652a:	683b      	ldr	r3, [r7, #0]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006532:	2b00      	cmp	r3, #0
 8006534:	f000 80b1 	beq.w	800669a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006538:	4b4d      	ldr	r3, [pc, #308]	; (8006670 <HAL_GPIO_Init+0x2b8>)
 800653a:	699b      	ldr	r3, [r3, #24]
 800653c:	4a4c      	ldr	r2, [pc, #304]	; (8006670 <HAL_GPIO_Init+0x2b8>)
 800653e:	f043 0301 	orr.w	r3, r3, #1
 8006542:	6193      	str	r3, [r2, #24]
 8006544:	4b4a      	ldr	r3, [pc, #296]	; (8006670 <HAL_GPIO_Init+0x2b8>)
 8006546:	699b      	ldr	r3, [r3, #24]
 8006548:	f003 0301 	and.w	r3, r3, #1
 800654c:	60bb      	str	r3, [r7, #8]
 800654e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006550:	4a48      	ldr	r2, [pc, #288]	; (8006674 <HAL_GPIO_Init+0x2bc>)
 8006552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006554:	089b      	lsrs	r3, r3, #2
 8006556:	3302      	adds	r3, #2
 8006558:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800655c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800655e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006560:	f003 0303 	and.w	r3, r3, #3
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	220f      	movs	r2, #15
 8006568:	fa02 f303 	lsl.w	r3, r2, r3
 800656c:	43db      	mvns	r3, r3
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	4013      	ands	r3, r2
 8006572:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	4a40      	ldr	r2, [pc, #256]	; (8006678 <HAL_GPIO_Init+0x2c0>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d013      	beq.n	80065a4 <HAL_GPIO_Init+0x1ec>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a3f      	ldr	r2, [pc, #252]	; (800667c <HAL_GPIO_Init+0x2c4>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d00d      	beq.n	80065a0 <HAL_GPIO_Init+0x1e8>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	4a3e      	ldr	r2, [pc, #248]	; (8006680 <HAL_GPIO_Init+0x2c8>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d007      	beq.n	800659c <HAL_GPIO_Init+0x1e4>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4a3d      	ldr	r2, [pc, #244]	; (8006684 <HAL_GPIO_Init+0x2cc>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d101      	bne.n	8006598 <HAL_GPIO_Init+0x1e0>
 8006594:	2303      	movs	r3, #3
 8006596:	e006      	b.n	80065a6 <HAL_GPIO_Init+0x1ee>
 8006598:	2304      	movs	r3, #4
 800659a:	e004      	b.n	80065a6 <HAL_GPIO_Init+0x1ee>
 800659c:	2302      	movs	r3, #2
 800659e:	e002      	b.n	80065a6 <HAL_GPIO_Init+0x1ee>
 80065a0:	2301      	movs	r3, #1
 80065a2:	e000      	b.n	80065a6 <HAL_GPIO_Init+0x1ee>
 80065a4:	2300      	movs	r3, #0
 80065a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065a8:	f002 0203 	and.w	r2, r2, #3
 80065ac:	0092      	lsls	r2, r2, #2
 80065ae:	4093      	lsls	r3, r2
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80065b6:	492f      	ldr	r1, [pc, #188]	; (8006674 <HAL_GPIO_Init+0x2bc>)
 80065b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ba:	089b      	lsrs	r3, r3, #2
 80065bc:	3302      	adds	r3, #2
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d006      	beq.n	80065de <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80065d0:	4b2d      	ldr	r3, [pc, #180]	; (8006688 <HAL_GPIO_Init+0x2d0>)
 80065d2:	681a      	ldr	r2, [r3, #0]
 80065d4:	492c      	ldr	r1, [pc, #176]	; (8006688 <HAL_GPIO_Init+0x2d0>)
 80065d6:	69bb      	ldr	r3, [r7, #24]
 80065d8:	4313      	orrs	r3, r2
 80065da:	600b      	str	r3, [r1, #0]
 80065dc:	e006      	b.n	80065ec <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80065de:	4b2a      	ldr	r3, [pc, #168]	; (8006688 <HAL_GPIO_Init+0x2d0>)
 80065e0:	681a      	ldr	r2, [r3, #0]
 80065e2:	69bb      	ldr	r3, [r7, #24]
 80065e4:	43db      	mvns	r3, r3
 80065e6:	4928      	ldr	r1, [pc, #160]	; (8006688 <HAL_GPIO_Init+0x2d0>)
 80065e8:	4013      	ands	r3, r2
 80065ea:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	685b      	ldr	r3, [r3, #4]
 80065f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d006      	beq.n	8006606 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80065f8:	4b23      	ldr	r3, [pc, #140]	; (8006688 <HAL_GPIO_Init+0x2d0>)
 80065fa:	685a      	ldr	r2, [r3, #4]
 80065fc:	4922      	ldr	r1, [pc, #136]	; (8006688 <HAL_GPIO_Init+0x2d0>)
 80065fe:	69bb      	ldr	r3, [r7, #24]
 8006600:	4313      	orrs	r3, r2
 8006602:	604b      	str	r3, [r1, #4]
 8006604:	e006      	b.n	8006614 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8006606:	4b20      	ldr	r3, [pc, #128]	; (8006688 <HAL_GPIO_Init+0x2d0>)
 8006608:	685a      	ldr	r2, [r3, #4]
 800660a:	69bb      	ldr	r3, [r7, #24]
 800660c:	43db      	mvns	r3, r3
 800660e:	491e      	ldr	r1, [pc, #120]	; (8006688 <HAL_GPIO_Init+0x2d0>)
 8006610:	4013      	ands	r3, r2
 8006612:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	685b      	ldr	r3, [r3, #4]
 8006618:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800661c:	2b00      	cmp	r3, #0
 800661e:	d006      	beq.n	800662e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8006620:	4b19      	ldr	r3, [pc, #100]	; (8006688 <HAL_GPIO_Init+0x2d0>)
 8006622:	689a      	ldr	r2, [r3, #8]
 8006624:	4918      	ldr	r1, [pc, #96]	; (8006688 <HAL_GPIO_Init+0x2d0>)
 8006626:	69bb      	ldr	r3, [r7, #24]
 8006628:	4313      	orrs	r3, r2
 800662a:	608b      	str	r3, [r1, #8]
 800662c:	e006      	b.n	800663c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800662e:	4b16      	ldr	r3, [pc, #88]	; (8006688 <HAL_GPIO_Init+0x2d0>)
 8006630:	689a      	ldr	r2, [r3, #8]
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	43db      	mvns	r3, r3
 8006636:	4914      	ldr	r1, [pc, #80]	; (8006688 <HAL_GPIO_Init+0x2d0>)
 8006638:	4013      	ands	r3, r2
 800663a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	685b      	ldr	r3, [r3, #4]
 8006640:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006644:	2b00      	cmp	r3, #0
 8006646:	d021      	beq.n	800668c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8006648:	4b0f      	ldr	r3, [pc, #60]	; (8006688 <HAL_GPIO_Init+0x2d0>)
 800664a:	68da      	ldr	r2, [r3, #12]
 800664c:	490e      	ldr	r1, [pc, #56]	; (8006688 <HAL_GPIO_Init+0x2d0>)
 800664e:	69bb      	ldr	r3, [r7, #24]
 8006650:	4313      	orrs	r3, r2
 8006652:	60cb      	str	r3, [r1, #12]
 8006654:	e021      	b.n	800669a <HAL_GPIO_Init+0x2e2>
 8006656:	bf00      	nop
 8006658:	10320000 	.word	0x10320000
 800665c:	10310000 	.word	0x10310000
 8006660:	10220000 	.word	0x10220000
 8006664:	10210000 	.word	0x10210000
 8006668:	10120000 	.word	0x10120000
 800666c:	10110000 	.word	0x10110000
 8006670:	40021000 	.word	0x40021000
 8006674:	40010000 	.word	0x40010000
 8006678:	40010800 	.word	0x40010800
 800667c:	40010c00 	.word	0x40010c00
 8006680:	40011000 	.word	0x40011000
 8006684:	40011400 	.word	0x40011400
 8006688:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800668c:	4b0b      	ldr	r3, [pc, #44]	; (80066bc <HAL_GPIO_Init+0x304>)
 800668e:	68da      	ldr	r2, [r3, #12]
 8006690:	69bb      	ldr	r3, [r7, #24]
 8006692:	43db      	mvns	r3, r3
 8006694:	4909      	ldr	r1, [pc, #36]	; (80066bc <HAL_GPIO_Init+0x304>)
 8006696:	4013      	ands	r3, r2
 8006698:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800669a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800669c:	3301      	adds	r3, #1
 800669e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066a6:	fa22 f303 	lsr.w	r3, r2, r3
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	f47f ae8e 	bne.w	80063cc <HAL_GPIO_Init+0x14>
  }
}
 80066b0:	bf00      	nop
 80066b2:	bf00      	nop
 80066b4:	372c      	adds	r7, #44	; 0x2c
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bc80      	pop	{r7}
 80066ba:	4770      	bx	lr
 80066bc:	40010400 	.word	0x40010400

080066c0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b085      	sub	sp, #20
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
 80066c8:	460b      	mov	r3, r1
 80066ca:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	689a      	ldr	r2, [r3, #8]
 80066d0:	887b      	ldrh	r3, [r7, #2]
 80066d2:	4013      	ands	r3, r2
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d002      	beq.n	80066de <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80066d8:	2301      	movs	r3, #1
 80066da:	73fb      	strb	r3, [r7, #15]
 80066dc:	e001      	b.n	80066e2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80066de:	2300      	movs	r3, #0
 80066e0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80066e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	3714      	adds	r7, #20
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bc80      	pop	{r7}
 80066ec:	4770      	bx	lr

080066ee <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80066ee:	b480      	push	{r7}
 80066f0:	b083      	sub	sp, #12
 80066f2:	af00      	add	r7, sp, #0
 80066f4:	6078      	str	r0, [r7, #4]
 80066f6:	460b      	mov	r3, r1
 80066f8:	807b      	strh	r3, [r7, #2]
 80066fa:	4613      	mov	r3, r2
 80066fc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80066fe:	787b      	ldrb	r3, [r7, #1]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d003      	beq.n	800670c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006704:	887a      	ldrh	r2, [r7, #2]
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800670a:	e003      	b.n	8006714 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800670c:	887b      	ldrh	r3, [r7, #2]
 800670e:	041a      	lsls	r2, r3, #16
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	611a      	str	r2, [r3, #16]
}
 8006714:	bf00      	nop
 8006716:	370c      	adds	r7, #12
 8006718:	46bd      	mov	sp, r7
 800671a:	bc80      	pop	{r7}
 800671c:	4770      	bx	lr
	...

08006720 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006720:	b580      	push	{r7, lr}
 8006722:	b086      	sub	sp, #24
 8006724:	af00      	add	r7, sp, #0
 8006726:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d101      	bne.n	8006732 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	e26c      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	f003 0301 	and.w	r3, r3, #1
 800673a:	2b00      	cmp	r3, #0
 800673c:	f000 8087 	beq.w	800684e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006740:	4b92      	ldr	r3, [pc, #584]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	f003 030c 	and.w	r3, r3, #12
 8006748:	2b04      	cmp	r3, #4
 800674a:	d00c      	beq.n	8006766 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800674c:	4b8f      	ldr	r3, [pc, #572]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 800674e:	685b      	ldr	r3, [r3, #4]
 8006750:	f003 030c 	and.w	r3, r3, #12
 8006754:	2b08      	cmp	r3, #8
 8006756:	d112      	bne.n	800677e <HAL_RCC_OscConfig+0x5e>
 8006758:	4b8c      	ldr	r3, [pc, #560]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006760:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006764:	d10b      	bne.n	800677e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006766:	4b89      	ldr	r3, [pc, #548]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d06c      	beq.n	800684c <HAL_RCC_OscConfig+0x12c>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	685b      	ldr	r3, [r3, #4]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d168      	bne.n	800684c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800677a:	2301      	movs	r3, #1
 800677c:	e246      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006786:	d106      	bne.n	8006796 <HAL_RCC_OscConfig+0x76>
 8006788:	4b80      	ldr	r3, [pc, #512]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4a7f      	ldr	r2, [pc, #508]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 800678e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006792:	6013      	str	r3, [r2, #0]
 8006794:	e02e      	b.n	80067f4 <HAL_RCC_OscConfig+0xd4>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d10c      	bne.n	80067b8 <HAL_RCC_OscConfig+0x98>
 800679e:	4b7b      	ldr	r3, [pc, #492]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a7a      	ldr	r2, [pc, #488]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80067a4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067a8:	6013      	str	r3, [r2, #0]
 80067aa:	4b78      	ldr	r3, [pc, #480]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a77      	ldr	r2, [pc, #476]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80067b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80067b4:	6013      	str	r3, [r2, #0]
 80067b6:	e01d      	b.n	80067f4 <HAL_RCC_OscConfig+0xd4>
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80067c0:	d10c      	bne.n	80067dc <HAL_RCC_OscConfig+0xbc>
 80067c2:	4b72      	ldr	r3, [pc, #456]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a71      	ldr	r2, [pc, #452]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80067c8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80067cc:	6013      	str	r3, [r2, #0]
 80067ce:	4b6f      	ldr	r3, [pc, #444]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a6e      	ldr	r2, [pc, #440]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80067d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067d8:	6013      	str	r3, [r2, #0]
 80067da:	e00b      	b.n	80067f4 <HAL_RCC_OscConfig+0xd4>
 80067dc:	4b6b      	ldr	r3, [pc, #428]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a6a      	ldr	r2, [pc, #424]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80067e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067e6:	6013      	str	r3, [r2, #0]
 80067e8:	4b68      	ldr	r3, [pc, #416]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a67      	ldr	r2, [pc, #412]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80067ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80067f2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	685b      	ldr	r3, [r3, #4]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d013      	beq.n	8006824 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067fc:	f7ff fb18 	bl	8005e30 <HAL_GetTick>
 8006800:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006802:	e008      	b.n	8006816 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006804:	f7ff fb14 	bl	8005e30 <HAL_GetTick>
 8006808:	4602      	mov	r2, r0
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	1ad3      	subs	r3, r2, r3
 800680e:	2b64      	cmp	r3, #100	; 0x64
 8006810:	d901      	bls.n	8006816 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006812:	2303      	movs	r3, #3
 8006814:	e1fa      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006816:	4b5d      	ldr	r3, [pc, #372]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800681e:	2b00      	cmp	r3, #0
 8006820:	d0f0      	beq.n	8006804 <HAL_RCC_OscConfig+0xe4>
 8006822:	e014      	b.n	800684e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006824:	f7ff fb04 	bl	8005e30 <HAL_GetTick>
 8006828:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800682a:	e008      	b.n	800683e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800682c:	f7ff fb00 	bl	8005e30 <HAL_GetTick>
 8006830:	4602      	mov	r2, r0
 8006832:	693b      	ldr	r3, [r7, #16]
 8006834:	1ad3      	subs	r3, r2, r3
 8006836:	2b64      	cmp	r3, #100	; 0x64
 8006838:	d901      	bls.n	800683e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800683a:	2303      	movs	r3, #3
 800683c:	e1e6      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800683e:	4b53      	ldr	r3, [pc, #332]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006846:	2b00      	cmp	r3, #0
 8006848:	d1f0      	bne.n	800682c <HAL_RCC_OscConfig+0x10c>
 800684a:	e000      	b.n	800684e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800684c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	f003 0302 	and.w	r3, r3, #2
 8006856:	2b00      	cmp	r3, #0
 8006858:	d063      	beq.n	8006922 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800685a:	4b4c      	ldr	r3, [pc, #304]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 800685c:	685b      	ldr	r3, [r3, #4]
 800685e:	f003 030c 	and.w	r3, r3, #12
 8006862:	2b00      	cmp	r3, #0
 8006864:	d00b      	beq.n	800687e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006866:	4b49      	ldr	r3, [pc, #292]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	f003 030c 	and.w	r3, r3, #12
 800686e:	2b08      	cmp	r3, #8
 8006870:	d11c      	bne.n	80068ac <HAL_RCC_OscConfig+0x18c>
 8006872:	4b46      	ldr	r3, [pc, #280]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 8006874:	685b      	ldr	r3, [r3, #4]
 8006876:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800687a:	2b00      	cmp	r3, #0
 800687c:	d116      	bne.n	80068ac <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800687e:	4b43      	ldr	r3, [pc, #268]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f003 0302 	and.w	r3, r3, #2
 8006886:	2b00      	cmp	r3, #0
 8006888:	d005      	beq.n	8006896 <HAL_RCC_OscConfig+0x176>
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	691b      	ldr	r3, [r3, #16]
 800688e:	2b01      	cmp	r3, #1
 8006890:	d001      	beq.n	8006896 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e1ba      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006896:	4b3d      	ldr	r3, [pc, #244]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	695b      	ldr	r3, [r3, #20]
 80068a2:	00db      	lsls	r3, r3, #3
 80068a4:	4939      	ldr	r1, [pc, #228]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80068a6:	4313      	orrs	r3, r2
 80068a8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80068aa:	e03a      	b.n	8006922 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	691b      	ldr	r3, [r3, #16]
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d020      	beq.n	80068f6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80068b4:	4b36      	ldr	r3, [pc, #216]	; (8006990 <HAL_RCC_OscConfig+0x270>)
 80068b6:	2201      	movs	r2, #1
 80068b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068ba:	f7ff fab9 	bl	8005e30 <HAL_GetTick>
 80068be:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068c0:	e008      	b.n	80068d4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80068c2:	f7ff fab5 	bl	8005e30 <HAL_GetTick>
 80068c6:	4602      	mov	r2, r0
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	1ad3      	subs	r3, r2, r3
 80068cc:	2b02      	cmp	r3, #2
 80068ce:	d901      	bls.n	80068d4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80068d0:	2303      	movs	r3, #3
 80068d2:	e19b      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80068d4:	4b2d      	ldr	r3, [pc, #180]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f003 0302 	and.w	r3, r3, #2
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d0f0      	beq.n	80068c2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80068e0:	4b2a      	ldr	r3, [pc, #168]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	695b      	ldr	r3, [r3, #20]
 80068ec:	00db      	lsls	r3, r3, #3
 80068ee:	4927      	ldr	r1, [pc, #156]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 80068f0:	4313      	orrs	r3, r2
 80068f2:	600b      	str	r3, [r1, #0]
 80068f4:	e015      	b.n	8006922 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80068f6:	4b26      	ldr	r3, [pc, #152]	; (8006990 <HAL_RCC_OscConfig+0x270>)
 80068f8:	2200      	movs	r2, #0
 80068fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80068fc:	f7ff fa98 	bl	8005e30 <HAL_GetTick>
 8006900:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006902:	e008      	b.n	8006916 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006904:	f7ff fa94 	bl	8005e30 <HAL_GetTick>
 8006908:	4602      	mov	r2, r0
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	1ad3      	subs	r3, r2, r3
 800690e:	2b02      	cmp	r3, #2
 8006910:	d901      	bls.n	8006916 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006912:	2303      	movs	r3, #3
 8006914:	e17a      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006916:	4b1d      	ldr	r3, [pc, #116]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f003 0302 	and.w	r3, r3, #2
 800691e:	2b00      	cmp	r3, #0
 8006920:	d1f0      	bne.n	8006904 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f003 0308 	and.w	r3, r3, #8
 800692a:	2b00      	cmp	r3, #0
 800692c:	d03a      	beq.n	80069a4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	699b      	ldr	r3, [r3, #24]
 8006932:	2b00      	cmp	r3, #0
 8006934:	d019      	beq.n	800696a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006936:	4b17      	ldr	r3, [pc, #92]	; (8006994 <HAL_RCC_OscConfig+0x274>)
 8006938:	2201      	movs	r2, #1
 800693a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800693c:	f7ff fa78 	bl	8005e30 <HAL_GetTick>
 8006940:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006942:	e008      	b.n	8006956 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006944:	f7ff fa74 	bl	8005e30 <HAL_GetTick>
 8006948:	4602      	mov	r2, r0
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	1ad3      	subs	r3, r2, r3
 800694e:	2b02      	cmp	r3, #2
 8006950:	d901      	bls.n	8006956 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006952:	2303      	movs	r3, #3
 8006954:	e15a      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006956:	4b0d      	ldr	r3, [pc, #52]	; (800698c <HAL_RCC_OscConfig+0x26c>)
 8006958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800695a:	f003 0302 	and.w	r3, r3, #2
 800695e:	2b00      	cmp	r3, #0
 8006960:	d0f0      	beq.n	8006944 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006962:	2001      	movs	r0, #1
 8006964:	f000 fad8 	bl	8006f18 <RCC_Delay>
 8006968:	e01c      	b.n	80069a4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800696a:	4b0a      	ldr	r3, [pc, #40]	; (8006994 <HAL_RCC_OscConfig+0x274>)
 800696c:	2200      	movs	r2, #0
 800696e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006970:	f7ff fa5e 	bl	8005e30 <HAL_GetTick>
 8006974:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006976:	e00f      	b.n	8006998 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006978:	f7ff fa5a 	bl	8005e30 <HAL_GetTick>
 800697c:	4602      	mov	r2, r0
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	1ad3      	subs	r3, r2, r3
 8006982:	2b02      	cmp	r3, #2
 8006984:	d908      	bls.n	8006998 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8006986:	2303      	movs	r3, #3
 8006988:	e140      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
 800698a:	bf00      	nop
 800698c:	40021000 	.word	0x40021000
 8006990:	42420000 	.word	0x42420000
 8006994:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006998:	4b9e      	ldr	r3, [pc, #632]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 800699a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800699c:	f003 0302 	and.w	r3, r3, #2
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d1e9      	bne.n	8006978 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 0304 	and.w	r3, r3, #4
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	f000 80a6 	beq.w	8006afe <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80069b2:	2300      	movs	r3, #0
 80069b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80069b6:	4b97      	ldr	r3, [pc, #604]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 80069b8:	69db      	ldr	r3, [r3, #28]
 80069ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d10d      	bne.n	80069de <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80069c2:	4b94      	ldr	r3, [pc, #592]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 80069c4:	69db      	ldr	r3, [r3, #28]
 80069c6:	4a93      	ldr	r2, [pc, #588]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 80069c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80069cc:	61d3      	str	r3, [r2, #28]
 80069ce:	4b91      	ldr	r3, [pc, #580]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 80069d0:	69db      	ldr	r3, [r3, #28]
 80069d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80069d6:	60bb      	str	r3, [r7, #8]
 80069d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80069da:	2301      	movs	r3, #1
 80069dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069de:	4b8e      	ldr	r3, [pc, #568]	; (8006c18 <HAL_RCC_OscConfig+0x4f8>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d118      	bne.n	8006a1c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80069ea:	4b8b      	ldr	r3, [pc, #556]	; (8006c18 <HAL_RCC_OscConfig+0x4f8>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	4a8a      	ldr	r2, [pc, #552]	; (8006c18 <HAL_RCC_OscConfig+0x4f8>)
 80069f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80069f6:	f7ff fa1b 	bl	8005e30 <HAL_GetTick>
 80069fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80069fc:	e008      	b.n	8006a10 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80069fe:	f7ff fa17 	bl	8005e30 <HAL_GetTick>
 8006a02:	4602      	mov	r2, r0
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	1ad3      	subs	r3, r2, r3
 8006a08:	2b64      	cmp	r3, #100	; 0x64
 8006a0a:	d901      	bls.n	8006a10 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006a0c:	2303      	movs	r3, #3
 8006a0e:	e0fd      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a10:	4b81      	ldr	r3, [pc, #516]	; (8006c18 <HAL_RCC_OscConfig+0x4f8>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d0f0      	beq.n	80069fe <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	68db      	ldr	r3, [r3, #12]
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d106      	bne.n	8006a32 <HAL_RCC_OscConfig+0x312>
 8006a24:	4b7b      	ldr	r3, [pc, #492]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006a26:	6a1b      	ldr	r3, [r3, #32]
 8006a28:	4a7a      	ldr	r2, [pc, #488]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006a2a:	f043 0301 	orr.w	r3, r3, #1
 8006a2e:	6213      	str	r3, [r2, #32]
 8006a30:	e02d      	b.n	8006a8e <HAL_RCC_OscConfig+0x36e>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	68db      	ldr	r3, [r3, #12]
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d10c      	bne.n	8006a54 <HAL_RCC_OscConfig+0x334>
 8006a3a:	4b76      	ldr	r3, [pc, #472]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006a3c:	6a1b      	ldr	r3, [r3, #32]
 8006a3e:	4a75      	ldr	r2, [pc, #468]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006a40:	f023 0301 	bic.w	r3, r3, #1
 8006a44:	6213      	str	r3, [r2, #32]
 8006a46:	4b73      	ldr	r3, [pc, #460]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006a48:	6a1b      	ldr	r3, [r3, #32]
 8006a4a:	4a72      	ldr	r2, [pc, #456]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006a4c:	f023 0304 	bic.w	r3, r3, #4
 8006a50:	6213      	str	r3, [r2, #32]
 8006a52:	e01c      	b.n	8006a8e <HAL_RCC_OscConfig+0x36e>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	68db      	ldr	r3, [r3, #12]
 8006a58:	2b05      	cmp	r3, #5
 8006a5a:	d10c      	bne.n	8006a76 <HAL_RCC_OscConfig+0x356>
 8006a5c:	4b6d      	ldr	r3, [pc, #436]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006a5e:	6a1b      	ldr	r3, [r3, #32]
 8006a60:	4a6c      	ldr	r2, [pc, #432]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006a62:	f043 0304 	orr.w	r3, r3, #4
 8006a66:	6213      	str	r3, [r2, #32]
 8006a68:	4b6a      	ldr	r3, [pc, #424]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006a6a:	6a1b      	ldr	r3, [r3, #32]
 8006a6c:	4a69      	ldr	r2, [pc, #420]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006a6e:	f043 0301 	orr.w	r3, r3, #1
 8006a72:	6213      	str	r3, [r2, #32]
 8006a74:	e00b      	b.n	8006a8e <HAL_RCC_OscConfig+0x36e>
 8006a76:	4b67      	ldr	r3, [pc, #412]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006a78:	6a1b      	ldr	r3, [r3, #32]
 8006a7a:	4a66      	ldr	r2, [pc, #408]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006a7c:	f023 0301 	bic.w	r3, r3, #1
 8006a80:	6213      	str	r3, [r2, #32]
 8006a82:	4b64      	ldr	r3, [pc, #400]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006a84:	6a1b      	ldr	r3, [r3, #32]
 8006a86:	4a63      	ldr	r2, [pc, #396]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006a88:	f023 0304 	bic.w	r3, r3, #4
 8006a8c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d015      	beq.n	8006ac2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006a96:	f7ff f9cb 	bl	8005e30 <HAL_GetTick>
 8006a9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006a9c:	e00a      	b.n	8006ab4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006a9e:	f7ff f9c7 	bl	8005e30 <HAL_GetTick>
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	1ad3      	subs	r3, r2, r3
 8006aa8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d901      	bls.n	8006ab4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8006ab0:	2303      	movs	r3, #3
 8006ab2:	e0ab      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ab4:	4b57      	ldr	r3, [pc, #348]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006ab6:	6a1b      	ldr	r3, [r3, #32]
 8006ab8:	f003 0302 	and.w	r3, r3, #2
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d0ee      	beq.n	8006a9e <HAL_RCC_OscConfig+0x37e>
 8006ac0:	e014      	b.n	8006aec <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ac2:	f7ff f9b5 	bl	8005e30 <HAL_GetTick>
 8006ac6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ac8:	e00a      	b.n	8006ae0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006aca:	f7ff f9b1 	bl	8005e30 <HAL_GetTick>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	1ad3      	subs	r3, r2, r3
 8006ad4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d901      	bls.n	8006ae0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006adc:	2303      	movs	r3, #3
 8006ade:	e095      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ae0:	4b4c      	ldr	r3, [pc, #304]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006ae2:	6a1b      	ldr	r3, [r3, #32]
 8006ae4:	f003 0302 	and.w	r3, r3, #2
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d1ee      	bne.n	8006aca <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006aec:	7dfb      	ldrb	r3, [r7, #23]
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d105      	bne.n	8006afe <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006af2:	4b48      	ldr	r3, [pc, #288]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006af4:	69db      	ldr	r3, [r3, #28]
 8006af6:	4a47      	ldr	r2, [pc, #284]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006af8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006afc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	69db      	ldr	r3, [r3, #28]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	f000 8081 	beq.w	8006c0a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006b08:	4b42      	ldr	r3, [pc, #264]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	f003 030c 	and.w	r3, r3, #12
 8006b10:	2b08      	cmp	r3, #8
 8006b12:	d061      	beq.n	8006bd8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	69db      	ldr	r3, [r3, #28]
 8006b18:	2b02      	cmp	r3, #2
 8006b1a:	d146      	bne.n	8006baa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006b1c:	4b3f      	ldr	r3, [pc, #252]	; (8006c1c <HAL_RCC_OscConfig+0x4fc>)
 8006b1e:	2200      	movs	r2, #0
 8006b20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b22:	f7ff f985 	bl	8005e30 <HAL_GetTick>
 8006b26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006b28:	e008      	b.n	8006b3c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b2a:	f7ff f981 	bl	8005e30 <HAL_GetTick>
 8006b2e:	4602      	mov	r2, r0
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	1ad3      	subs	r3, r2, r3
 8006b34:	2b02      	cmp	r3, #2
 8006b36:	d901      	bls.n	8006b3c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8006b38:	2303      	movs	r3, #3
 8006b3a:	e067      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006b3c:	4b35      	ldr	r3, [pc, #212]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d1f0      	bne.n	8006b2a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6a1b      	ldr	r3, [r3, #32]
 8006b4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006b50:	d108      	bne.n	8006b64 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006b52:	4b30      	ldr	r3, [pc, #192]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	492d      	ldr	r1, [pc, #180]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006b60:	4313      	orrs	r3, r2
 8006b62:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006b64:	4b2b      	ldr	r3, [pc, #172]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6a19      	ldr	r1, [r3, #32]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b74:	430b      	orrs	r3, r1
 8006b76:	4927      	ldr	r1, [pc, #156]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006b78:	4313      	orrs	r3, r2
 8006b7a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006b7c:	4b27      	ldr	r3, [pc, #156]	; (8006c1c <HAL_RCC_OscConfig+0x4fc>)
 8006b7e:	2201      	movs	r2, #1
 8006b80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006b82:	f7ff f955 	bl	8005e30 <HAL_GetTick>
 8006b86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006b88:	e008      	b.n	8006b9c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006b8a:	f7ff f951 	bl	8005e30 <HAL_GetTick>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	693b      	ldr	r3, [r7, #16]
 8006b92:	1ad3      	subs	r3, r2, r3
 8006b94:	2b02      	cmp	r3, #2
 8006b96:	d901      	bls.n	8006b9c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8006b98:	2303      	movs	r3, #3
 8006b9a:	e037      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006b9c:	4b1d      	ldr	r3, [pc, #116]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d0f0      	beq.n	8006b8a <HAL_RCC_OscConfig+0x46a>
 8006ba8:	e02f      	b.n	8006c0a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006baa:	4b1c      	ldr	r3, [pc, #112]	; (8006c1c <HAL_RCC_OscConfig+0x4fc>)
 8006bac:	2200      	movs	r2, #0
 8006bae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006bb0:	f7ff f93e 	bl	8005e30 <HAL_GetTick>
 8006bb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006bb6:	e008      	b.n	8006bca <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006bb8:	f7ff f93a 	bl	8005e30 <HAL_GetTick>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	2b02      	cmp	r3, #2
 8006bc4:	d901      	bls.n	8006bca <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006bc6:	2303      	movs	r3, #3
 8006bc8:	e020      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006bca:	4b12      	ldr	r3, [pc, #72]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d1f0      	bne.n	8006bb8 <HAL_RCC_OscConfig+0x498>
 8006bd6:	e018      	b.n	8006c0a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	69db      	ldr	r3, [r3, #28]
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d101      	bne.n	8006be4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8006be0:	2301      	movs	r3, #1
 8006be2:	e013      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006be4:	4b0b      	ldr	r3, [pc, #44]	; (8006c14 <HAL_RCC_OscConfig+0x4f4>)
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6a1b      	ldr	r3, [r3, #32]
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d106      	bne.n	8006c06 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d001      	beq.n	8006c0a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8006c06:	2301      	movs	r3, #1
 8006c08:	e000      	b.n	8006c0c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8006c0a:	2300      	movs	r3, #0
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	3718      	adds	r7, #24
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}
 8006c14:	40021000 	.word	0x40021000
 8006c18:	40007000 	.word	0x40007000
 8006c1c:	42420060 	.word	0x42420060

08006c20 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b084      	sub	sp, #16
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d101      	bne.n	8006c34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006c30:	2301      	movs	r3, #1
 8006c32:	e0d0      	b.n	8006dd6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006c34:	4b6a      	ldr	r3, [pc, #424]	; (8006de0 <HAL_RCC_ClockConfig+0x1c0>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f003 0307 	and.w	r3, r3, #7
 8006c3c:	683a      	ldr	r2, [r7, #0]
 8006c3e:	429a      	cmp	r2, r3
 8006c40:	d910      	bls.n	8006c64 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c42:	4b67      	ldr	r3, [pc, #412]	; (8006de0 <HAL_RCC_ClockConfig+0x1c0>)
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f023 0207 	bic.w	r2, r3, #7
 8006c4a:	4965      	ldr	r1, [pc, #404]	; (8006de0 <HAL_RCC_ClockConfig+0x1c0>)
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006c52:	4b63      	ldr	r3, [pc, #396]	; (8006de0 <HAL_RCC_ClockConfig+0x1c0>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f003 0307 	and.w	r3, r3, #7
 8006c5a:	683a      	ldr	r2, [r7, #0]
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d001      	beq.n	8006c64 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006c60:	2301      	movs	r3, #1
 8006c62:	e0b8      	b.n	8006dd6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f003 0302 	and.w	r3, r3, #2
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d020      	beq.n	8006cb2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f003 0304 	and.w	r3, r3, #4
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d005      	beq.n	8006c88 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c7c:	4b59      	ldr	r3, [pc, #356]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006c7e:	685b      	ldr	r3, [r3, #4]
 8006c80:	4a58      	ldr	r2, [pc, #352]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006c82:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006c86:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	f003 0308 	and.w	r3, r3, #8
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d005      	beq.n	8006ca0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006c94:	4b53      	ldr	r3, [pc, #332]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	4a52      	ldr	r2, [pc, #328]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006c9a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8006c9e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006ca0:	4b50      	ldr	r3, [pc, #320]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	689b      	ldr	r3, [r3, #8]
 8006cac:	494d      	ldr	r1, [pc, #308]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006cae:	4313      	orrs	r3, r2
 8006cb0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f003 0301 	and.w	r3, r3, #1
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d040      	beq.n	8006d40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	685b      	ldr	r3, [r3, #4]
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d107      	bne.n	8006cd6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006cc6:	4b47      	ldr	r3, [pc, #284]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d115      	bne.n	8006cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e07f      	b.n	8006dd6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	2b02      	cmp	r3, #2
 8006cdc:	d107      	bne.n	8006cee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cde:	4b41      	ldr	r3, [pc, #260]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d109      	bne.n	8006cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cea:	2301      	movs	r3, #1
 8006cec:	e073      	b.n	8006dd6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006cee:	4b3d      	ldr	r3, [pc, #244]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f003 0302 	and.w	r3, r3, #2
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d101      	bne.n	8006cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	e06b      	b.n	8006dd6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006cfe:	4b39      	ldr	r3, [pc, #228]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	f023 0203 	bic.w	r2, r3, #3
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	685b      	ldr	r3, [r3, #4]
 8006d0a:	4936      	ldr	r1, [pc, #216]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006d10:	f7ff f88e 	bl	8005e30 <HAL_GetTick>
 8006d14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d16:	e00a      	b.n	8006d2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006d18:	f7ff f88a 	bl	8005e30 <HAL_GetTick>
 8006d1c:	4602      	mov	r2, r0
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	1ad3      	subs	r3, r2, r3
 8006d22:	f241 3288 	movw	r2, #5000	; 0x1388
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d901      	bls.n	8006d2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006d2a:	2303      	movs	r3, #3
 8006d2c:	e053      	b.n	8006dd6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006d2e:	4b2d      	ldr	r3, [pc, #180]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	f003 020c 	and.w	r2, r3, #12
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	009b      	lsls	r3, r3, #2
 8006d3c:	429a      	cmp	r2, r3
 8006d3e:	d1eb      	bne.n	8006d18 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006d40:	4b27      	ldr	r3, [pc, #156]	; (8006de0 <HAL_RCC_ClockConfig+0x1c0>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f003 0307 	and.w	r3, r3, #7
 8006d48:	683a      	ldr	r2, [r7, #0]
 8006d4a:	429a      	cmp	r2, r3
 8006d4c:	d210      	bcs.n	8006d70 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006d4e:	4b24      	ldr	r3, [pc, #144]	; (8006de0 <HAL_RCC_ClockConfig+0x1c0>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	f023 0207 	bic.w	r2, r3, #7
 8006d56:	4922      	ldr	r1, [pc, #136]	; (8006de0 <HAL_RCC_ClockConfig+0x1c0>)
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006d5e:	4b20      	ldr	r3, [pc, #128]	; (8006de0 <HAL_RCC_ClockConfig+0x1c0>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f003 0307 	and.w	r3, r3, #7
 8006d66:	683a      	ldr	r2, [r7, #0]
 8006d68:	429a      	cmp	r2, r3
 8006d6a:	d001      	beq.n	8006d70 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	e032      	b.n	8006dd6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f003 0304 	and.w	r3, r3, #4
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d008      	beq.n	8006d8e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006d7c:	4b19      	ldr	r3, [pc, #100]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	68db      	ldr	r3, [r3, #12]
 8006d88:	4916      	ldr	r1, [pc, #88]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006d8a:	4313      	orrs	r3, r2
 8006d8c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	f003 0308 	and.w	r3, r3, #8
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d009      	beq.n	8006dae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006d9a:	4b12      	ldr	r3, [pc, #72]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	691b      	ldr	r3, [r3, #16]
 8006da6:	00db      	lsls	r3, r3, #3
 8006da8:	490e      	ldr	r1, [pc, #56]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006daa:	4313      	orrs	r3, r2
 8006dac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006dae:	f000 f821 	bl	8006df4 <HAL_RCC_GetSysClockFreq>
 8006db2:	4602      	mov	r2, r0
 8006db4:	4b0b      	ldr	r3, [pc, #44]	; (8006de4 <HAL_RCC_ClockConfig+0x1c4>)
 8006db6:	685b      	ldr	r3, [r3, #4]
 8006db8:	091b      	lsrs	r3, r3, #4
 8006dba:	f003 030f 	and.w	r3, r3, #15
 8006dbe:	490a      	ldr	r1, [pc, #40]	; (8006de8 <HAL_RCC_ClockConfig+0x1c8>)
 8006dc0:	5ccb      	ldrb	r3, [r1, r3]
 8006dc2:	fa22 f303 	lsr.w	r3, r2, r3
 8006dc6:	4a09      	ldr	r2, [pc, #36]	; (8006dec <HAL_RCC_ClockConfig+0x1cc>)
 8006dc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006dca:	4b09      	ldr	r3, [pc, #36]	; (8006df0 <HAL_RCC_ClockConfig+0x1d0>)
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f7fe ffec 	bl	8005dac <HAL_InitTick>

  return HAL_OK;
 8006dd4:	2300      	movs	r3, #0
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	3710      	adds	r7, #16
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}
 8006dde:	bf00      	nop
 8006de0:	40022000 	.word	0x40022000
 8006de4:	40021000 	.word	0x40021000
 8006de8:	080102d0 	.word	0x080102d0
 8006dec:	2000004c 	.word	0x2000004c
 8006df0:	2000005c 	.word	0x2000005c

08006df4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006df4:	b490      	push	{r4, r7}
 8006df6:	b08a      	sub	sp, #40	; 0x28
 8006df8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006dfa:	4b2a      	ldr	r3, [pc, #168]	; (8006ea4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006dfc:	1d3c      	adds	r4, r7, #4
 8006dfe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006e00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006e04:	f240 2301 	movw	r3, #513	; 0x201
 8006e08:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	61fb      	str	r3, [r7, #28]
 8006e0e:	2300      	movs	r3, #0
 8006e10:	61bb      	str	r3, [r7, #24]
 8006e12:	2300      	movs	r3, #0
 8006e14:	627b      	str	r3, [r7, #36]	; 0x24
 8006e16:	2300      	movs	r3, #0
 8006e18:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006e1a:	2300      	movs	r3, #0
 8006e1c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006e1e:	4b22      	ldr	r3, [pc, #136]	; (8006ea8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006e20:	685b      	ldr	r3, [r3, #4]
 8006e22:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006e24:	69fb      	ldr	r3, [r7, #28]
 8006e26:	f003 030c 	and.w	r3, r3, #12
 8006e2a:	2b04      	cmp	r3, #4
 8006e2c:	d002      	beq.n	8006e34 <HAL_RCC_GetSysClockFreq+0x40>
 8006e2e:	2b08      	cmp	r3, #8
 8006e30:	d003      	beq.n	8006e3a <HAL_RCC_GetSysClockFreq+0x46>
 8006e32:	e02d      	b.n	8006e90 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006e34:	4b1d      	ldr	r3, [pc, #116]	; (8006eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e36:	623b      	str	r3, [r7, #32]
      break;
 8006e38:	e02d      	b.n	8006e96 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006e3a:	69fb      	ldr	r3, [r7, #28]
 8006e3c:	0c9b      	lsrs	r3, r3, #18
 8006e3e:	f003 030f 	and.w	r3, r3, #15
 8006e42:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006e46:	4413      	add	r3, r2
 8006e48:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006e4c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006e4e:	69fb      	ldr	r3, [r7, #28]
 8006e50:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d013      	beq.n	8006e80 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006e58:	4b13      	ldr	r3, [pc, #76]	; (8006ea8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	0c5b      	lsrs	r3, r3, #17
 8006e5e:	f003 0301 	and.w	r3, r3, #1
 8006e62:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8006e66:	4413      	add	r3, r2
 8006e68:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006e6c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	4a0e      	ldr	r2, [pc, #56]	; (8006eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e72:	fb02 f203 	mul.w	r2, r2, r3
 8006e76:	69bb      	ldr	r3, [r7, #24]
 8006e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e7c:	627b      	str	r3, [r7, #36]	; 0x24
 8006e7e:	e004      	b.n	8006e8a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006e80:	697b      	ldr	r3, [r7, #20]
 8006e82:	4a0b      	ldr	r2, [pc, #44]	; (8006eb0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006e84:	fb02 f303 	mul.w	r3, r2, r3
 8006e88:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8006e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e8c:	623b      	str	r3, [r7, #32]
      break;
 8006e8e:	e002      	b.n	8006e96 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8006e90:	4b06      	ldr	r3, [pc, #24]	; (8006eac <HAL_RCC_GetSysClockFreq+0xb8>)
 8006e92:	623b      	str	r3, [r7, #32]
      break;
 8006e94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e96:	6a3b      	ldr	r3, [r7, #32]
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3728      	adds	r7, #40	; 0x28
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bc90      	pop	{r4, r7}
 8006ea0:	4770      	bx	lr
 8006ea2:	bf00      	nop
 8006ea4:	080102b8 	.word	0x080102b8
 8006ea8:	40021000 	.word	0x40021000
 8006eac:	007a1200 	.word	0x007a1200
 8006eb0:	003d0900 	.word	0x003d0900

08006eb4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006eb8:	4b02      	ldr	r3, [pc, #8]	; (8006ec4 <HAL_RCC_GetHCLKFreq+0x10>)
 8006eba:	681b      	ldr	r3, [r3, #0]
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bc80      	pop	{r7}
 8006ec2:	4770      	bx	lr
 8006ec4:	2000004c 	.word	0x2000004c

08006ec8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006ec8:	b580      	push	{r7, lr}
 8006eca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006ecc:	f7ff fff2 	bl	8006eb4 <HAL_RCC_GetHCLKFreq>
 8006ed0:	4602      	mov	r2, r0
 8006ed2:	4b05      	ldr	r3, [pc, #20]	; (8006ee8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006ed4:	685b      	ldr	r3, [r3, #4]
 8006ed6:	0a1b      	lsrs	r3, r3, #8
 8006ed8:	f003 0307 	and.w	r3, r3, #7
 8006edc:	4903      	ldr	r1, [pc, #12]	; (8006eec <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ede:	5ccb      	ldrb	r3, [r1, r3]
 8006ee0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	bd80      	pop	{r7, pc}
 8006ee8:	40021000 	.word	0x40021000
 8006eec:	080102e0 	.word	0x080102e0

08006ef0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006ef4:	f7ff ffde 	bl	8006eb4 <HAL_RCC_GetHCLKFreq>
 8006ef8:	4602      	mov	r2, r0
 8006efa:	4b05      	ldr	r3, [pc, #20]	; (8006f10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	0adb      	lsrs	r3, r3, #11
 8006f00:	f003 0307 	and.w	r3, r3, #7
 8006f04:	4903      	ldr	r1, [pc, #12]	; (8006f14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006f06:	5ccb      	ldrb	r3, [r1, r3]
 8006f08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	40021000 	.word	0x40021000
 8006f14:	080102e0 	.word	0x080102e0

08006f18 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b085      	sub	sp, #20
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006f20:	4b0a      	ldr	r3, [pc, #40]	; (8006f4c <RCC_Delay+0x34>)
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a0a      	ldr	r2, [pc, #40]	; (8006f50 <RCC_Delay+0x38>)
 8006f26:	fba2 2303 	umull	r2, r3, r2, r3
 8006f2a:	0a5b      	lsrs	r3, r3, #9
 8006f2c:	687a      	ldr	r2, [r7, #4]
 8006f2e:	fb02 f303 	mul.w	r3, r2, r3
 8006f32:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006f34:	bf00      	nop
  }
  while (Delay --);
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	1e5a      	subs	r2, r3, #1
 8006f3a:	60fa      	str	r2, [r7, #12]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d1f9      	bne.n	8006f34 <RCC_Delay+0x1c>
}
 8006f40:	bf00      	nop
 8006f42:	bf00      	nop
 8006f44:	3714      	adds	r7, #20
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bc80      	pop	{r7}
 8006f4a:	4770      	bx	lr
 8006f4c:	2000004c 	.word	0x2000004c
 8006f50:	10624dd3 	.word	0x10624dd3

08006f54 <HAL_SPI_MspInit>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b083      	sub	sp, #12
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
  */
}
 8006f5c:	bf00      	nop
 8006f5e:	370c      	adds	r7, #12
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bc80      	pop	{r7}
 8006f64:	4770      	bx	lr

08006f66 <HAL_SPI_Transmit>:
  * @param  Size: amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f66:	b580      	push	{r7, lr}
 8006f68:	b08a      	sub	sp, #40	; 0x28
 8006f6a:	af02      	add	r7, sp, #8
 8006f6c:	60f8      	str	r0, [r7, #12]
 8006f6e:	60b9      	str	r1, [r7, #8]
 8006f70:	603b      	str	r3, [r7, #0]
 8006f72:	4613      	mov	r3, r2
 8006f74:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = 0U;
 8006f76:	2300      	movs	r3, #0
 8006f78:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	d101      	bne.n	8006f8c <HAL_SPI_Transmit+0x26>
 8006f88:	2302      	movs	r3, #2
 8006f8a:	e148      	b.n	800721e <HAL_SPI_Transmit+0x2b8>
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f94:	f7fe ff4c 	bl	8005e30 <HAL_GetTick>
 8006f98:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	2b01      	cmp	r3, #1
 8006fa4:	d002      	beq.n	8006fac <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006fa6:	2302      	movs	r3, #2
 8006fa8:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006faa:	e12f      	b.n	800720c <HAL_SPI_Transmit+0x2a6>
  }

  if((pData == NULL ) || (Size == 0U))
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d002      	beq.n	8006fb8 <HAL_SPI_Transmit+0x52>
 8006fb2:	88fb      	ldrh	r3, [r7, #6]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d102      	bne.n	8006fbe <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006fb8:	2301      	movs	r3, #1
 8006fba:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006fbc:	e126      	b.n	800720c <HAL_SPI_Transmit+0x2a6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	2203      	movs	r2, #3
 8006fc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	68ba      	ldr	r2, [r7, #8]
 8006fd0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	88fa      	ldrh	r2, [r7, #6]
 8006fd6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	88fa      	ldrh	r2, [r7, #6]
 8006fdc:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	2200      	movs	r2, #0
 8006fee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	689b      	ldr	r3, [r3, #8]
 8007000:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007004:	d107      	bne.n	8007016 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007014:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800701a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800701e:	d110      	bne.n	8007042 <HAL_SPI_Transmit+0xdc>
  {
    SPI_RESET_CRC(hspi);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	6819      	ldr	r1, [r3, #0]
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681a      	ldr	r2, [r3, #0]
 800702a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800702e:	400b      	ands	r3, r1
 8007030:	6013      	str	r3, [r2, #0]
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681a      	ldr	r2, [r3, #0]
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007040:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800704c:	2b40      	cmp	r3, #64	; 0x40
 800704e:	d007      	beq.n	8007060 <HAL_SPI_Transmit+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	681a      	ldr	r2, [r3, #0]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800705e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	68db      	ldr	r3, [r3, #12]
 8007064:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007068:	d147      	bne.n	80070fa <HAL_SPI_Transmit+0x194>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d004      	beq.n	800707c <HAL_SPI_Transmit+0x116>
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007076:	b29b      	uxth	r3, r3
 8007078:	2b01      	cmp	r3, #1
 800707a:	d138      	bne.n	80070ee <HAL_SPI_Transmit+0x188>
    {
      hspi->Instance->DR = *((uint16_t *)pData);
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	881a      	ldrh	r2, [r3, #0]
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	60da      	str	r2, [r3, #12]
      pData += sizeof(uint16_t);
 8007086:	68bb      	ldr	r3, [r7, #8]
 8007088:	3302      	adds	r3, #2
 800708a:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007090:	b29b      	uxth	r3, r3
 8007092:	3b01      	subs	r3, #1
 8007094:	b29a      	uxth	r2, r3
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800709a:	e028      	b.n	80070ee <HAL_SPI_Transmit+0x188>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	f003 0302 	and.w	r3, r3, #2
 80070a6:	2b02      	cmp	r3, #2
 80070a8:	d10f      	bne.n	80070ca <HAL_SPI_Transmit+0x164>
      {
          hspi->Instance->DR = *((uint16_t *)pData);
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	881a      	ldrh	r2, [r3, #0]
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	60da      	str	r2, [r3, #12]
          pData += sizeof(uint16_t);
 80070b4:	68bb      	ldr	r3, [r7, #8]
 80070b6:	3302      	adds	r3, #2
 80070b8:	60bb      	str	r3, [r7, #8]
          hspi->TxXferCount--;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070be:	b29b      	uxth	r3, r3
 80070c0:	3b01      	subs	r3, #1
 80070c2:	b29a      	uxth	r2, r3
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	86da      	strh	r2, [r3, #54]	; 0x36
 80070c8:	e011      	b.n	80070ee <HAL_SPI_Transmit+0x188>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d00b      	beq.n	80070e8 <HAL_SPI_Transmit+0x182>
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070d6:	d00a      	beq.n	80070ee <HAL_SPI_Transmit+0x188>
 80070d8:	f7fe feaa 	bl	8005e30 <HAL_GetTick>
 80070dc:	4602      	mov	r2, r0
 80070de:	69bb      	ldr	r3, [r7, #24]
 80070e0:	1ad3      	subs	r3, r2, r3
 80070e2:	683a      	ldr	r2, [r7, #0]
 80070e4:	429a      	cmp	r2, r3
 80070e6:	d802      	bhi.n	80070ee <HAL_SPI_Transmit+0x188>
        {
          errorcode = HAL_TIMEOUT;
 80070e8:	2303      	movs	r3, #3
 80070ea:	77fb      	strb	r3, [r7, #31]
          goto error;
 80070ec:	e08e      	b.n	800720c <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d1d1      	bne.n	800709c <HAL_SPI_Transmit+0x136>
 80070f8:	e048      	b.n	800718c <HAL_SPI_Transmit+0x226>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d004      	beq.n	800710c <HAL_SPI_Transmit+0x1a6>
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007106:	b29b      	uxth	r3, r3
 8007108:	2b01      	cmp	r3, #1
 800710a:	d13a      	bne.n	8007182 <HAL_SPI_Transmit+0x21c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	330c      	adds	r3, #12
 8007112:	68ba      	ldr	r2, [r7, #8]
 8007114:	7812      	ldrb	r2, [r2, #0]
 8007116:	701a      	strb	r2, [r3, #0]
      pData += sizeof(uint8_t);
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	3301      	adds	r3, #1
 800711c:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007122:	b29b      	uxth	r3, r3
 8007124:	3b01      	subs	r3, #1
 8007126:	b29a      	uxth	r2, r3
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800712c:	e029      	b.n	8007182 <HAL_SPI_Transmit+0x21c>
    {
      /* Wait until TXE flag is set to send data */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	689b      	ldr	r3, [r3, #8]
 8007134:	f003 0302 	and.w	r3, r3, #2
 8007138:	2b02      	cmp	r3, #2
 800713a:	d110      	bne.n	800715e <HAL_SPI_Transmit+0x1f8>
      {
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	330c      	adds	r3, #12
 8007142:	68ba      	ldr	r2, [r7, #8]
 8007144:	7812      	ldrb	r2, [r2, #0]
 8007146:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8007148:	68bb      	ldr	r3, [r7, #8]
 800714a:	3301      	adds	r3, #1
 800714c:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007152:	b29b      	uxth	r3, r3
 8007154:	3b01      	subs	r3, #1
 8007156:	b29a      	uxth	r2, r3
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	86da      	strh	r2, [r3, #54]	; 0x36
 800715c:	e011      	b.n	8007182 <HAL_SPI_Transmit+0x21c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d00b      	beq.n	800717c <HAL_SPI_Transmit+0x216>
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800716a:	d00a      	beq.n	8007182 <HAL_SPI_Transmit+0x21c>
 800716c:	f7fe fe60 	bl	8005e30 <HAL_GetTick>
 8007170:	4602      	mov	r2, r0
 8007172:	69bb      	ldr	r3, [r7, #24]
 8007174:	1ad3      	subs	r3, r2, r3
 8007176:	683a      	ldr	r2, [r7, #0]
 8007178:	429a      	cmp	r2, r3
 800717a:	d802      	bhi.n	8007182 <HAL_SPI_Transmit+0x21c>
        {
          errorcode = HAL_TIMEOUT;
 800717c:	2303      	movs	r3, #3
 800717e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007180:	e044      	b.n	800720c <HAL_SPI_Transmit+0x2a6>
    while (hspi->TxXferCount > 0U)
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007186:	b29b      	uxth	r3, r3
 8007188:	2b00      	cmp	r3, #0
 800718a:	d1d0      	bne.n	800712e <HAL_SPI_Transmit+0x1c8>
      }
    }
  }

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 800718c:	69bb      	ldr	r3, [r7, #24]
 800718e:	9300      	str	r3, [sp, #0]
 8007190:	683b      	ldr	r3, [r7, #0]
 8007192:	2201      	movs	r2, #1
 8007194:	2102      	movs	r1, #2
 8007196:	68f8      	ldr	r0, [r7, #12]
 8007198:	f000 fc10 	bl	80079bc <SPI_WaitFlagStateUntilTimeout>
 800719c:	4603      	mov	r3, r0
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d002      	beq.n	80071a8 <HAL_SPI_Transmit+0x242>
  {
    errorcode = HAL_TIMEOUT;
 80071a2:	2303      	movs	r3, #3
 80071a4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80071a6:	e031      	b.n	800720c <HAL_SPI_Transmit+0x2a6>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 80071a8:	69ba      	ldr	r2, [r7, #24]
 80071aa:	6839      	ldr	r1, [r7, #0]
 80071ac:	68f8      	ldr	r0, [r7, #12]
 80071ae:	f000 fc6e 	bl	8007a8e <SPI_CheckFlag_BSY>
 80071b2:	4603      	mov	r3, r0
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d005      	beq.n	80071c4 <HAL_SPI_Transmit+0x25e>
  {
    errorcode = HAL_ERROR;
 80071b8:	2301      	movs	r3, #1
 80071ba:	77fb      	strb	r3, [r7, #31]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	2220      	movs	r2, #32
 80071c0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80071c2:	e023      	b.n	800720c <HAL_SPI_Transmit+0x2a6>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	689b      	ldr	r3, [r3, #8]
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d10a      	bne.n	80071e2 <HAL_SPI_Transmit+0x27c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80071cc:	2300      	movs	r3, #0
 80071ce:	617b      	str	r3, [r7, #20]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	68db      	ldr	r3, [r3, #12]
 80071d6:	617b      	str	r3, [r7, #20]
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	689b      	ldr	r3, [r3, #8]
 80071de:	617b      	str	r3, [r7, #20]
 80071e0:	697b      	ldr	r3, [r7, #20]
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80071ea:	d107      	bne.n	80071fc <HAL_SPI_Transmit+0x296>
  {
     SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	681a      	ldr	r2, [r3, #0]
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80071fa:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007200:	2b00      	cmp	r3, #0
 8007202:	d002      	beq.n	800720a <HAL_SPI_Transmit+0x2a4>
  {
    errorcode = HAL_ERROR;
 8007204:	2301      	movs	r3, #1
 8007206:	77fb      	strb	r3, [r7, #31]
 8007208:	e000      	b.n	800720c <HAL_SPI_Transmit+0x2a6>
  }

error:
 800720a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2200      	movs	r2, #0
 8007218:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800721c:	7ffb      	ldrb	r3, [r7, #31]
}
 800721e:	4618      	mov	r0, r3
 8007220:	3720      	adds	r7, #32
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}

08007226 <HAL_SPI_Receive>:
  * @param  Size: amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007226:	b580      	push	{r7, lr}
 8007228:	b08a      	sub	sp, #40	; 0x28
 800722a:	af02      	add	r7, sp, #8
 800722c:	60f8      	str	r0, [r7, #12]
 800722e:	60b9      	str	r1, [r7, #8]
 8007230:	603b      	str	r3, [r7, #0]
 8007232:	4613      	mov	r3, r2
 8007234:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg = 0U;
 8007236:	2300      	movs	r3, #0
 8007238:	82fb      	strh	r3, [r7, #22]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 800723a:	2300      	movs	r3, #0
 800723c:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800723e:	2300      	movs	r3, #0
 8007240:	77fb      	strb	r3, [r7, #31]

  if((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800724a:	d112      	bne.n	8007272 <HAL_SPI_Receive+0x4c>
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	689b      	ldr	r3, [r3, #8]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d10e      	bne.n	8007272 <HAL_SPI_Receive+0x4c>
  {
     hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2204      	movs	r2, #4
 8007258:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
     /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi,pData,pData,Size,Timeout);
 800725c:	88fa      	ldrh	r2, [r7, #6]
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	9300      	str	r3, [sp, #0]
 8007262:	4613      	mov	r3, r2
 8007264:	68ba      	ldr	r2, [r7, #8]
 8007266:	68b9      	ldr	r1, [r7, #8]
 8007268:	68f8      	ldr	r0, [r7, #12]
 800726a:	f000 f97d 	bl	8007568 <HAL_SPI_TransmitReceive>
 800726e:	4603      	mov	r3, r0
 8007270:	e176      	b.n	8007560 <HAL_SPI_Receive+0x33a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007278:	2b01      	cmp	r3, #1
 800727a:	d101      	bne.n	8007280 <HAL_SPI_Receive+0x5a>
 800727c:	2302      	movs	r3, #2
 800727e:	e16f      	b.n	8007560 <HAL_SPI_Receive+0x33a>
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	2201      	movs	r2, #1
 8007284:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007288:	f7fe fdd2 	bl	8005e30 <HAL_GetTick>
 800728c:	61b8      	str	r0, [r7, #24]

  if(hspi->State != HAL_SPI_STATE_READY)
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007294:	b2db      	uxtb	r3, r3
 8007296:	2b01      	cmp	r3, #1
 8007298:	d002      	beq.n	80072a0 <HAL_SPI_Receive+0x7a>
  {
    errorcode = HAL_BUSY;
 800729a:	2302      	movs	r3, #2
 800729c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800729e:	e156      	b.n	800754e <HAL_SPI_Receive+0x328>
  }

  if((pData == NULL ) || (Size == 0U))
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d002      	beq.n	80072ac <HAL_SPI_Receive+0x86>
 80072a6:	88fb      	ldrh	r3, [r7, #6]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d102      	bne.n	80072b2 <HAL_SPI_Receive+0x8c>
  {
    errorcode = HAL_ERROR;
 80072ac:	2301      	movs	r3, #1
 80072ae:	77fb      	strb	r3, [r7, #31]
    goto error;
 80072b0:	e14d      	b.n	800754e <HAL_SPI_Receive+0x328>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	2204      	movs	r2, #4
 80072b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	2200      	movs	r2, #0
 80072be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	68ba      	ldr	r2, [r7, #8]
 80072c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	88fa      	ldrh	r2, [r7, #6]
 80072ca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	88fa      	ldrh	r2, [r7, #6]
 80072d0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	2200      	movs	r2, #0
 80072d6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	2200      	movs	r2, #0
 80072dc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	2200      	movs	r2, #0
 80072e2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2200      	movs	r2, #0
 80072e8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	2200      	movs	r2, #0
 80072ee:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80072f8:	d117      	bne.n	800732a <HAL_SPI_Receive+0x104>
  {
    SPI_RESET_CRC(hspi);
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	6819      	ldr	r1, [r3, #0]
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007308:	400b      	ands	r3, r1
 800730a:	6013      	str	r3, [r2, #0]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	681a      	ldr	r2, [r3, #0]
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800731a:	601a      	str	r2, [r3, #0]
    /* this is done to handle the CRCNEXT before the latest data */
    hspi->RxXferCount--;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007320:	b29b      	uxth	r3, r3
 8007322:	3b01      	subs	r3, #1
 8007324:	b29a      	uxth	r2, r3
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	87da      	strh	r2, [r3, #62]	; 0x3e
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	689b      	ldr	r3, [r3, #8]
 800732e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007332:	d107      	bne.n	8007344 <HAL_SPI_Receive+0x11e>
  {
    SPI_1LINE_RX(hspi);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007342:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800734e:	2b40      	cmp	r3, #64	; 0x40
 8007350:	d007      	beq.n	8007362 <HAL_SPI_Receive+0x13c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007360:	601a      	str	r2, [r3, #0]
  }

    /* Receive data in 8 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	2b00      	cmp	r3, #0
 8007368:	d15b      	bne.n	8007422 <HAL_SPI_Receive+0x1fc>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
 800736a:	e02a      	b.n	80073c2 <HAL_SPI_Receive+0x19c>
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	689b      	ldr	r3, [r3, #8]
 8007372:	f003 0301 	and.w	r3, r3, #1
 8007376:	2b01      	cmp	r3, #1
 8007378:	d111      	bne.n	800739e <HAL_SPI_Receive+0x178>
      {
        /* read the received data */
        (* (uint8_t *)pData)= *(__IO uint8_t *)&hspi->Instance->DR;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	330c      	adds	r3, #12
 8007380:	781b      	ldrb	r3, [r3, #0]
 8007382:	b2da      	uxtb	r2, r3
 8007384:	68bb      	ldr	r3, [r7, #8]
 8007386:	701a      	strb	r2, [r3, #0]
        pData += sizeof(uint8_t);
 8007388:	68bb      	ldr	r3, [r7, #8]
 800738a:	3301      	adds	r3, #1
 800738c:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 800738e:	68fb      	ldr	r3, [r7, #12]
 8007390:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007392:	b29b      	uxth	r3, r3
 8007394:	3b01      	subs	r3, #1
 8007396:	b29a      	uxth	r2, r3
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800739c:	e011      	b.n	80073c2 <HAL_SPI_Receive+0x19c>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800739e:	683b      	ldr	r3, [r7, #0]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d00b      	beq.n	80073bc <HAL_SPI_Receive+0x196>
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073aa:	d00a      	beq.n	80073c2 <HAL_SPI_Receive+0x19c>
 80073ac:	f7fe fd40 	bl	8005e30 <HAL_GetTick>
 80073b0:	4602      	mov	r2, r0
 80073b2:	69bb      	ldr	r3, [r7, #24]
 80073b4:	1ad3      	subs	r3, r2, r3
 80073b6:	683a      	ldr	r2, [r7, #0]
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d802      	bhi.n	80073c2 <HAL_SPI_Receive+0x19c>
        {
          errorcode = HAL_TIMEOUT;
 80073bc:	2303      	movs	r3, #3
 80073be:	77fb      	strb	r3, [r7, #31]
          goto error;
 80073c0:	e0c5      	b.n	800754e <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073c6:	b29b      	uxth	r3, r3
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d1cf      	bne.n	800736c <HAL_SPI_Receive+0x146>
 80073cc:	e02e      	b.n	800742c <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while(hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	689b      	ldr	r3, [r3, #8]
 80073d4:	f003 0301 	and.w	r3, r3, #1
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d110      	bne.n	80073fe <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t*)pData) = hspi->Instance->DR;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	68db      	ldr	r3, [r3, #12]
 80073e2:	b29a      	uxth	r2, r3
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	801a      	strh	r2, [r3, #0]
        pData += sizeof(uint16_t);
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	3302      	adds	r3, #2
 80073ec:	60bb      	str	r3, [r7, #8]
        hspi->RxXferCount--;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073f2:	b29b      	uxth	r3, r3
 80073f4:	3b01      	subs	r3, #1
 80073f6:	b29a      	uxth	r2, r3
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80073fc:	e011      	b.n	8007422 <HAL_SPI_Receive+0x1fc>
      }
      else
      {
        /* Timeout management */
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d00b      	beq.n	800741c <HAL_SPI_Receive+0x1f6>
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	f1b3 3fff 	cmp.w	r3, #4294967295
 800740a:	d00a      	beq.n	8007422 <HAL_SPI_Receive+0x1fc>
 800740c:	f7fe fd10 	bl	8005e30 <HAL_GetTick>
 8007410:	4602      	mov	r2, r0
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	1ad3      	subs	r3, r2, r3
 8007416:	683a      	ldr	r2, [r7, #0]
 8007418:	429a      	cmp	r2, r3
 800741a:	d802      	bhi.n	8007422 <HAL_SPI_Receive+0x1fc>
        {
          errorcode = HAL_TIMEOUT;
 800741c:	2303      	movs	r3, #3
 800741e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007420:	e095      	b.n	800754e <HAL_SPI_Receive+0x328>
    while(hspi->RxXferCount > 0U)
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007426:	b29b      	uxth	r3, r3
 8007428:	2b00      	cmp	r3, #0
 800742a:	d1d0      	bne.n	80073ce <HAL_SPI_Receive+0x1a8>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Handle the CRC Transmission */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007430:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007434:	d142      	bne.n	80074bc <HAL_SPI_Receive+0x296>
  {
    /* freeze the CRC before the latest data */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	681a      	ldr	r2, [r3, #0]
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007444:	601a      	str	r2, [r3, #0]

    /* Read the latest data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007446:	69bb      	ldr	r3, [r7, #24]
 8007448:	9300      	str	r3, [sp, #0]
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	2201      	movs	r2, #1
 800744e:	2101      	movs	r1, #1
 8007450:	68f8      	ldr	r0, [r7, #12]
 8007452:	f000 fab3 	bl	80079bc <SPI_WaitFlagStateUntilTimeout>
 8007456:	4603      	mov	r3, r0
 8007458:	2b00      	cmp	r3, #0
 800745a:	d002      	beq.n	8007462 <HAL_SPI_Receive+0x23c>
    {
      /* the latest data has not been received */
      errorcode = HAL_TIMEOUT;
 800745c:	2303      	movs	r3, #3
 800745e:	77fb      	strb	r3, [r7, #31]
      goto error;
 8007460:	e075      	b.n	800754e <HAL_SPI_Receive+0x328>
    }

    /* Receive last data in 16 Bit mode */
    if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	68db      	ldr	r3, [r3, #12]
 8007466:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800746a:	d106      	bne.n	800747a <HAL_SPI_Receive+0x254>
    {
      *((uint16_t*)pData) = hspi->Instance->DR;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	68db      	ldr	r3, [r3, #12]
 8007472:	b29a      	uxth	r2, r3
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	801a      	strh	r2, [r3, #0]
 8007478:	e006      	b.n	8007488 <HAL_SPI_Receive+0x262>
    }
    /* Receive last data in 8 Bit mode */
    else
    {
      (*(uint8_t *)pData) = *(__IO uint8_t *)&hspi->Instance->DR;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	330c      	adds	r3, #12
 8007480:	781b      	ldrb	r3, [r3, #0]
 8007482:	b2da      	uxtb	r2, r3
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	701a      	strb	r2, [r3, #0]
    }

    /* Wait the CRC data */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 8007488:	69bb      	ldr	r3, [r7, #24]
 800748a:	9300      	str	r3, [sp, #0]
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	2201      	movs	r2, #1
 8007490:	2101      	movs	r1, #1
 8007492:	68f8      	ldr	r0, [r7, #12]
 8007494:	f000 fa92 	bl	80079bc <SPI_WaitFlagStateUntilTimeout>
 8007498:	4603      	mov	r3, r0
 800749a:	2b00      	cmp	r3, #0
 800749c:	d008      	beq.n	80074b0 <HAL_SPI_Receive+0x28a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80074a2:	f043 0202 	orr.w	r2, r3, #2
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 80074aa:	2303      	movs	r3, #3
 80074ac:	77fb      	strb	r3, [r7, #31]
      goto error;
 80074ae:	e04e      	b.n	800754e <HAL_SPI_Receive+0x328>
    }

    /* Read CRC to Flush DR and RXNE flag */
    tmpreg = hspi->Instance->DR;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	68db      	ldr	r3, [r3, #12]
 80074b6:	b29b      	uxth	r3, r3
 80074b8:	82fb      	strh	r3, [r7, #22]
    /* To avoid GCC warning */
    UNUSED(tmpreg);
 80074ba:	8afb      	ldrh	r3, [r7, #22]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	685b      	ldr	r3, [r3, #4]
 80074c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80074c4:	d111      	bne.n	80074ea <HAL_SPI_Receive+0x2c4>
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80074ce:	d004      	beq.n	80074da <HAL_SPI_Receive+0x2b4>
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80074d8:	d107      	bne.n	80074ea <HAL_SPI_Receive+0x2c4>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80074e8:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
    /* Check if CRC error occurred */
    if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	689b      	ldr	r3, [r3, #8]
 80074f0:	f003 0310 	and.w	r3, r3, #16
 80074f4:	2b10      	cmp	r3, #16
 80074f6:	d122      	bne.n	800753e <HAL_SPI_Receive+0x318>
    {
      /* Check if CRC error is valid or not (workaround to be applied or not) */
      if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 80074f8:	68f8      	ldr	r0, [r7, #12]
 80074fa:	f000 fb4f 	bl	8007b9c <SPI_ISCRCErrorValid>
 80074fe:	4603      	mov	r3, r0
 8007500:	2b01      	cmp	r3, #1
 8007502:	d117      	bne.n	8007534 <HAL_SPI_Receive+0x30e>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007508:	f043 0202 	orr.w	r2, r3, #2
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Reset CRC Calculation */
        SPI_RESET_CRC(hspi);
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	6819      	ldr	r1, [r3, #0]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681a      	ldr	r2, [r3, #0]
 800751a:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800751e:	400b      	ands	r3, r1
 8007520:	6013      	str	r3, [r2, #0]
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	681a      	ldr	r2, [r3, #0]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007530:	601a      	str	r2, [r3, #0]
 8007532:	e004      	b.n	800753e <HAL_SPI_Receive+0x318>
      }
      else
      {
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f64f 72ef 	movw	r2, #65519	; 0xffef
 800753c:	609a      	str	r2, [r3, #8]
      }
    }
#endif /* USE_SPI_CRC */

  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007542:	2b00      	cmp	r3, #0
 8007544:	d002      	beq.n	800754c <HAL_SPI_Receive+0x326>
  {
    errorcode = HAL_ERROR;
 8007546:	2301      	movs	r3, #1
 8007548:	77fb      	strb	r3, [r7, #31]
 800754a:	e000      	b.n	800754e <HAL_SPI_Receive+0x328>
  }

error :
 800754c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2201      	movs	r2, #1
 8007552:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2200      	movs	r2, #0
 800755a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800755e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007560:	4618      	mov	r0, r3
 8007562:	3720      	adds	r7, #32
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}

08007568 <HAL_SPI_TransmitReceive>:
  * @param  Size: amount of data to be sent and received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b08e      	sub	sp, #56	; 0x38
 800756c:	af02      	add	r7, sp, #8
 800756e:	60f8      	str	r0, [r7, #12]
 8007570:	60b9      	str	r1, [r7, #8]
 8007572:	607a      	str	r2, [r7, #4]
 8007574:	807b      	strh	r3, [r7, #2]
  uint32_t tmp = 0U, tmp1 = 0U;
 8007576:	2300      	movs	r3, #0
 8007578:	627b      	str	r3, [r7, #36]	; 0x24
 800757a:	2300      	movs	r3, #0
 800757c:	623b      	str	r3, [r7, #32]
#if (USE_SPI_CRC != 0U)
  __IO uint16_t tmpreg1 = 0U;
 800757e:	2300      	movs	r3, #0
 8007580:	837b      	strh	r3, [r7, #26]
#endif /* USE_SPI_CRC */
  uint32_t tickstart = 0U;
 8007582:	2300      	movs	r3, #0
 8007584:	61fb      	str	r3, [r7, #28]
  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t txallowed = 1U;
 8007586:	2301      	movs	r3, #1
 8007588:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef errorcode = HAL_OK;
 800758a:	2300      	movs	r3, #0
 800758c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007596:	2b01      	cmp	r3, #1
 8007598:	d101      	bne.n	800759e <HAL_SPI_TransmitReceive+0x36>
 800759a:	2302      	movs	r3, #2
 800759c:	e20a      	b.n	80079b4 <HAL_SPI_TransmitReceive+0x44c>
 800759e:	68fb      	ldr	r3, [r7, #12]
 80075a0:	2201      	movs	r2, #1
 80075a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80075a6:	f7fe fc43 	bl	8005e30 <HAL_GetTick>
 80075aa:	61f8      	str	r0, [r7, #28]
  
  tmp  = hspi->State;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80075b2:	b2db      	uxtb	r3, r3
 80075b4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp1 = hspi->Init.Mode;
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	623b      	str	r3, [r7, #32]
  
  if(!((tmp == HAL_SPI_STATE_READY) || \
 80075bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075be:	2b01      	cmp	r3, #1
 80075c0:	d00e      	beq.n	80075e0 <HAL_SPI_TransmitReceive+0x78>
 80075c2:	6a3b      	ldr	r3, [r7, #32]
 80075c4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80075c8:	d106      	bne.n	80075d8 <HAL_SPI_TransmitReceive+0x70>
    ((tmp1 == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp == HAL_SPI_STATE_BUSY_RX))))
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	689b      	ldr	r3, [r3, #8]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d102      	bne.n	80075d8 <HAL_SPI_TransmitReceive+0x70>
 80075d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075d4:	2b04      	cmp	r3, #4
 80075d6:	d003      	beq.n	80075e0 <HAL_SPI_TransmitReceive+0x78>
  {
    errorcode = HAL_BUSY;
 80075d8:	2302      	movs	r3, #2
 80075da:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80075de:	e1df      	b.n	80079a0 <HAL_SPI_TransmitReceive+0x438>
  }

  if((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80075e0:	68bb      	ldr	r3, [r7, #8]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d005      	beq.n	80075f2 <HAL_SPI_TransmitReceive+0x8a>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d002      	beq.n	80075f2 <HAL_SPI_TransmitReceive+0x8a>
 80075ec:	887b      	ldrh	r3, [r7, #2]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d103      	bne.n	80075fa <HAL_SPI_TransmitReceive+0x92>
  {
    errorcode = HAL_ERROR;
 80075f2:	2301      	movs	r3, #1
 80075f4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80075f8:	e1d2      	b.n	80079a0 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if(hspi->State == HAL_SPI_STATE_READY)
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007600:	b2db      	uxtb	r3, r3
 8007602:	2b01      	cmp	r3, #1
 8007604:	d103      	bne.n	800760e <HAL_SPI_TransmitReceive+0xa6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	2205      	movs	r2, #5
 800760a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2200      	movs	r2, #0
 8007612:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	687a      	ldr	r2, [r7, #4]
 8007618:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800761a:	68fb      	ldr	r3, [r7, #12]
 800761c:	887a      	ldrh	r2, [r7, #2]
 800761e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	887a      	ldrh	r2, [r7, #2]
 8007624:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	68ba      	ldr	r2, [r7, #8]
 800762a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	887a      	ldrh	r2, [r7, #2]
 8007630:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	887a      	ldrh	r2, [r7, #2]
 8007636:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	2200      	movs	r2, #0
 800763c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2200      	movs	r2, #0
 8007642:	645a      	str	r2, [r3, #68]	; 0x44

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007648:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800764c:	d110      	bne.n	8007670 <HAL_SPI_TransmitReceive+0x108>
  {
    SPI_RESET_CRC(hspi);
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	6819      	ldr	r1, [r3, #0]
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	681a      	ldr	r2, [r3, #0]
 8007658:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800765c:	400b      	ands	r3, r1
 800765e:	6013      	str	r3, [r2, #0]
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	681b      	ldr	r3, [r3, #0]
 8007664:	681a      	ldr	r2, [r3, #0]
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800766e:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if((hspi->Instance->CR1 &SPI_CR1_SPE) != SPI_CR1_SPE)
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800767a:	2b40      	cmp	r3, #64	; 0x40
 800767c:	d007      	beq.n	800768e <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	681a      	ldr	r2, [r3, #0]
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800768c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	68db      	ldr	r3, [r3, #12]
 8007692:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007696:	f040 8084 	bne.w	80077a2 <HAL_SPI_TransmitReceive+0x23a>
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	685b      	ldr	r3, [r3, #4]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d004      	beq.n	80076ac <HAL_SPI_TransmitReceive+0x144>
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076a6:	b29b      	uxth	r3, r3
 80076a8:	2b01      	cmp	r3, #1
 80076aa:	d16f      	bne.n	800778c <HAL_SPI_TransmitReceive+0x224>
    {
      hspi->Instance->DR = *((uint16_t *)pTxData);
 80076ac:	68bb      	ldr	r3, [r7, #8]
 80076ae:	881a      	ldrh	r2, [r3, #0]
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	60da      	str	r2, [r3, #12]
      pTxData += sizeof(uint16_t);
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	3302      	adds	r3, #2
 80076ba:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	3b01      	subs	r3, #1
 80076c4:	b29a      	uxth	r2, r3
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80076ca:	e05f      	b.n	800778c <HAL_SPI_TransmitReceive+0x224>
    {
      /* Check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80076cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d02e      	beq.n	8007730 <HAL_SPI_TransmitReceive+0x1c8>
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076d6:	b29b      	uxth	r3, r3
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d029      	beq.n	8007730 <HAL_SPI_TransmitReceive+0x1c8>
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	689b      	ldr	r3, [r3, #8]
 80076e2:	f003 0302 	and.w	r3, r3, #2
 80076e6:	2b02      	cmp	r3, #2
 80076e8:	d122      	bne.n	8007730 <HAL_SPI_TransmitReceive+0x1c8>
      {
        hspi->Instance->DR = *((uint16_t *)pTxData);
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	881a      	ldrh	r2, [r3, #0]
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	60da      	str	r2, [r3, #12]
        pTxData += sizeof(uint16_t);
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	3302      	adds	r3, #2
 80076f8:	60bb      	str	r3, [r7, #8]
        hspi->TxXferCount--;
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80076fe:	b29b      	uxth	r3, r3
 8007700:	3b01      	subs	r3, #1
 8007702:	b29a      	uxth	r2, r3
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8007708:	2300      	movs	r3, #0
 800770a:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007710:	b29b      	uxth	r3, r3
 8007712:	2b00      	cmp	r3, #0
 8007714:	d10c      	bne.n	8007730 <HAL_SPI_TransmitReceive+0x1c8>
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800771a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800771e:	d107      	bne.n	8007730 <HAL_SPI_TransmitReceive+0x1c8>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	681a      	ldr	r2, [r3, #0]
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800772e:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007734:	b29b      	uxth	r3, r3
 8007736:	2b00      	cmp	r3, #0
 8007738:	d018      	beq.n	800776c <HAL_SPI_TransmitReceive+0x204>
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	689b      	ldr	r3, [r3, #8]
 8007740:	f003 0301 	and.w	r3, r3, #1
 8007744:	2b01      	cmp	r3, #1
 8007746:	d111      	bne.n	800776c <HAL_SPI_TransmitReceive+0x204>
      {
        *((uint16_t *)pRxData) = hspi->Instance->DR;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	68db      	ldr	r3, [r3, #12]
 800774e:	b29a      	uxth	r2, r3
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	801a      	strh	r2, [r3, #0]
        pRxData += sizeof(uint16_t);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	3302      	adds	r3, #2
 8007758:	607b      	str	r3, [r7, #4]
        hspi->RxXferCount--;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800775e:	b29b      	uxth	r3, r3
 8007760:	3b01      	subs	r3, #1
 8007762:	b29a      	uxth	r2, r3
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8007768:	2301      	movs	r3, #1
 800776a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 800776c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800776e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007772:	d00b      	beq.n	800778c <HAL_SPI_TransmitReceive+0x224>
 8007774:	f7fe fb5c 	bl	8005e30 <HAL_GetTick>
 8007778:	4602      	mov	r2, r0
 800777a:	69fb      	ldr	r3, [r7, #28]
 800777c:	1ad3      	subs	r3, r2, r3
 800777e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007780:	429a      	cmp	r2, r3
 8007782:	d803      	bhi.n	800778c <HAL_SPI_TransmitReceive+0x224>
      {
        errorcode = HAL_TIMEOUT;
 8007784:	2303      	movs	r3, #3
 8007786:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800778a:	e109      	b.n	80079a0 <HAL_SPI_TransmitReceive+0x438>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007790:	b29b      	uxth	r3, r3
 8007792:	2b00      	cmp	r3, #0
 8007794:	d19a      	bne.n	80076cc <HAL_SPI_TransmitReceive+0x164>
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800779a:	b29b      	uxth	r3, r3
 800779c:	2b00      	cmp	r3, #0
 800779e:	d195      	bne.n	80076cc <HAL_SPI_TransmitReceive+0x164>
 80077a0:	e082      	b.n	80078a8 <HAL_SPI_TransmitReceive+0x340>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01U))
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	685b      	ldr	r3, [r3, #4]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d004      	beq.n	80077b4 <HAL_SPI_TransmitReceive+0x24c>
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077ae:	b29b      	uxth	r3, r3
 80077b0:	2b01      	cmp	r3, #1
 80077b2:	d16f      	bne.n	8007894 <HAL_SPI_TransmitReceive+0x32c>
    {
      *((__IO uint8_t*)&hspi->Instance->DR) = (*pTxData);
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	330c      	adds	r3, #12
 80077ba:	68ba      	ldr	r2, [r7, #8]
 80077bc:	7812      	ldrb	r2, [r2, #0]
 80077be:	701a      	strb	r2, [r3, #0]
      pTxData += sizeof(uint8_t);
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	3301      	adds	r3, #1
 80077c4:	60bb      	str	r3, [r7, #8]
      hspi->TxXferCount--;
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077ca:	b29b      	uxth	r3, r3
 80077cc:	3b01      	subs	r3, #1
 80077ce:	b29a      	uxth	r2, r3
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077d4:	e05e      	b.n	8007894 <HAL_SPI_TransmitReceive+0x32c>
    {
      /* check TXE flag */
      if(txallowed && (hspi->TxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)))
 80077d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d02e      	beq.n	800783a <HAL_SPI_TransmitReceive+0x2d2>
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d029      	beq.n	800783a <HAL_SPI_TransmitReceive+0x2d2>
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	f003 0302 	and.w	r3, r3, #2
 80077f0:	2b02      	cmp	r3, #2
 80077f2:	d122      	bne.n	800783a <HAL_SPI_TransmitReceive+0x2d2>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*pTxData++);
 80077f4:	68bb      	ldr	r3, [r7, #8]
 80077f6:	1c5a      	adds	r2, r3, #1
 80077f8:	60ba      	str	r2, [r7, #8]
 80077fa:	68fa      	ldr	r2, [r7, #12]
 80077fc:	6812      	ldr	r2, [r2, #0]
 80077fe:	320c      	adds	r2, #12
 8007800:	781b      	ldrb	r3, [r3, #0]
 8007802:	7013      	strb	r3, [r2, #0]
        hspi->TxXferCount--;
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007808:	b29b      	uxth	r3, r3
 800780a:	3b01      	subs	r3, #1
 800780c:	b29a      	uxth	r2, r3
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */ 
        txallowed = 0U;
 8007812:	2300      	movs	r3, #0
 8007814:	62fb      	str	r3, [r7, #44]	; 0x2c

#if (USE_SPI_CRC != 0U)
        /* Enable CRC Transmission */
        if((hspi->TxXferCount == 0U) && (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE))
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800781a:	b29b      	uxth	r3, r3
 800781c:	2b00      	cmp	r3, #0
 800781e:	d10c      	bne.n	800783a <HAL_SPI_TransmitReceive+0x2d2>
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007824:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007828:	d107      	bne.n	800783a <HAL_SPI_TransmitReceive+0x2d2>
        {
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	681a      	ldr	r2, [r3, #0]
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007838:	601a      	str	r2, [r3, #0]
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if((hspi->RxXferCount > 0U) && (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)))
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800783e:	b29b      	uxth	r3, r3
 8007840:	2b00      	cmp	r3, #0
 8007842:	d017      	beq.n	8007874 <HAL_SPI_TransmitReceive+0x30c>
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	f003 0301 	and.w	r3, r3, #1
 800784e:	2b01      	cmp	r3, #1
 8007850:	d110      	bne.n	8007874 <HAL_SPI_TransmitReceive+0x30c>
      {
        (*(uint8_t *)pRxData++) = hspi->Instance->DR;
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	68d9      	ldr	r1, [r3, #12]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	1c5a      	adds	r2, r3, #1
 800785c:	607a      	str	r2, [r7, #4]
 800785e:	b2ca      	uxtb	r2, r1
 8007860:	701a      	strb	r2, [r3, #0]
        hspi->RxXferCount--;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007866:	b29b      	uxth	r3, r3
 8007868:	3b01      	subs	r3, #1
 800786a:	b29a      	uxth	r2, r3
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */ 
        txallowed = 1U;
 8007870:	2301      	movs	r3, #1
 8007872:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout))
 8007874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007876:	f1b3 3fff 	cmp.w	r3, #4294967295
 800787a:	d00b      	beq.n	8007894 <HAL_SPI_TransmitReceive+0x32c>
 800787c:	f7fe fad8 	bl	8005e30 <HAL_GetTick>
 8007880:	4602      	mov	r2, r0
 8007882:	69fb      	ldr	r3, [r7, #28]
 8007884:	1ad3      	subs	r3, r2, r3
 8007886:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007888:	429a      	cmp	r2, r3
 800788a:	d803      	bhi.n	8007894 <HAL_SPI_TransmitReceive+0x32c>
      {
        errorcode = HAL_TIMEOUT;
 800788c:	2303      	movs	r3, #3
 800788e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007892:	e085      	b.n	80079a0 <HAL_SPI_TransmitReceive+0x438>
    while((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007894:	68fb      	ldr	r3, [r7, #12]
 8007896:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007898:	b29b      	uxth	r3, r3
 800789a:	2b00      	cmp	r3, #0
 800789c:	d19b      	bne.n	80077d6 <HAL_SPI_TransmitReceive+0x26e>
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80078a2:	b29b      	uxth	r3, r3
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d196      	bne.n	80077d6 <HAL_SPI_TransmitReceive+0x26e>
    }
  }

#if (USE_SPI_CRC != 0U)
  /* Read CRC from DR to close CRC calculation process */
  if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80078b0:	d11a      	bne.n	80078e8 <HAL_SPI_TransmitReceive+0x380>
  {
    /* Wait until TXE flag */
    if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, SET, Timeout, tickstart) != HAL_OK)
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	9300      	str	r3, [sp, #0]
 80078b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078b8:	2201      	movs	r2, #1
 80078ba:	2101      	movs	r1, #1
 80078bc:	68f8      	ldr	r0, [r7, #12]
 80078be:	f000 f87d 	bl	80079bc <SPI_WaitFlagStateUntilTimeout>
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d009      	beq.n	80078dc <HAL_SPI_TransmitReceive+0x374>
    {
      /* Error on the CRC reception */
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078cc:	f043 0202 	orr.w	r2, r3, #2
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	655a      	str	r2, [r3, #84]	; 0x54
      errorcode = HAL_TIMEOUT;
 80078d4:	2303      	movs	r3, #3
 80078d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
      goto error;
 80078da:	e061      	b.n	80079a0 <HAL_SPI_TransmitReceive+0x438>
    }
    /* Read CRC */
    tmpreg1 = hspi->Instance->DR;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	68db      	ldr	r3, [r3, #12]
 80078e2:	b29b      	uxth	r3, r3
 80078e4:	837b      	strh	r3, [r7, #26]
    /* To avoid GCC warning */
    UNUSED(tmpreg1);
 80078e6:	8b7b      	ldrh	r3, [r7, #26]
  }

  /* Check if CRC error occurred */
  if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	f003 0310 	and.w	r3, r3, #16
 80078f2:	2b10      	cmp	r3, #16
 80078f4:	d125      	bne.n	8007942 <HAL_SPI_TransmitReceive+0x3da>
  {
    /* Check if CRC error is valid or not (workaround to be applied or not) */
    if (SPI_ISCRCErrorValid(hspi) == SPI_VALID_CRC_ERROR)
 80078f6:	68f8      	ldr	r0, [r7, #12]
 80078f8:	f000 f950 	bl	8007b9c <SPI_ISCRCErrorValid>
 80078fc:	4603      	mov	r3, r0
 80078fe:	2b01      	cmp	r3, #1
 8007900:	d11a      	bne.n	8007938 <HAL_SPI_TransmitReceive+0x3d0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007906:	f043 0202 	orr.w	r2, r3, #2
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Reset CRC Calculation */
      SPI_RESET_CRC(hspi);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	6819      	ldr	r1, [r3, #0]
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681a      	ldr	r2, [r3, #0]
 8007918:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800791c:	400b      	ands	r3, r1
 800791e:	6013      	str	r3, [r2, #0]
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	681a      	ldr	r2, [r3, #0]
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800792e:	601a      	str	r2, [r3, #0]

   	  errorcode = HAL_ERROR;
 8007930:	2301      	movs	r3, #1
 8007932:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8007936:	e004      	b.n	8007942 <HAL_SPI_TransmitReceive+0x3da>
    }
    else
    {
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8007940:	609a      	str	r2, [r3, #8]
    }
  }
#endif /* USE_SPI_CRC */

  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8007942:	69fb      	ldr	r3, [r7, #28]
 8007944:	9300      	str	r3, [sp, #0]
 8007946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007948:	2201      	movs	r2, #1
 800794a:	2102      	movs	r1, #2
 800794c:	68f8      	ldr	r0, [r7, #12]
 800794e:	f000 f835 	bl	80079bc <SPI_WaitFlagStateUntilTimeout>
 8007952:	4603      	mov	r3, r0
 8007954:	2b00      	cmp	r3, #0
 8007956:	d003      	beq.n	8007960 <HAL_SPI_TransmitReceive+0x3f8>
  {
    errorcode = HAL_TIMEOUT;
 8007958:	2303      	movs	r3, #3
 800795a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800795e:	e01f      	b.n	80079a0 <HAL_SPI_TransmitReceive+0x438>
  }
  
  /* Check Busy flag */
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8007960:	69fa      	ldr	r2, [r7, #28]
 8007962:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007964:	68f8      	ldr	r0, [r7, #12]
 8007966:	f000 f892 	bl	8007a8e <SPI_CheckFlag_BSY>
 800796a:	4603      	mov	r3, r0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d006      	beq.n	800797e <HAL_SPI_TransmitReceive+0x416>
  {
    errorcode = HAL_ERROR;
 8007970:	2301      	movs	r3, #1
 8007972:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	2220      	movs	r2, #32
 800797a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800797c:	e010      	b.n	80079a0 <HAL_SPI_TransmitReceive+0x438>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d10b      	bne.n	800799e <HAL_SPI_TransmitReceive+0x436>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007986:	2300      	movs	r3, #0
 8007988:	617b      	str	r3, [r7, #20]
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	68db      	ldr	r3, [r3, #12]
 8007990:	617b      	str	r3, [r7, #20]
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	689b      	ldr	r3, [r3, #8]
 8007998:	617b      	str	r3, [r7, #20]
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	e000      	b.n	80079a0 <HAL_SPI_TransmitReceive+0x438>
  }
  
error :
 800799e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2201      	movs	r2, #1
 80079a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	2200      	movs	r2, #0
 80079ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80079b0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80079b4:	4618      	mov	r0, r3
 80079b6:	3730      	adds	r7, #48	; 0x30
 80079b8:	46bd      	mov	sp, r7
 80079ba:	bd80      	pop	{r7, pc}

080079bc <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 80079bc:	b580      	push	{r7, lr}
 80079be:	b084      	sub	sp, #16
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	60f8      	str	r0, [r7, #12]
 80079c4:	60b9      	str	r1, [r7, #8]
 80079c6:	607a      	str	r2, [r7, #4]
 80079c8:	603b      	str	r3, [r7, #0]
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 80079ca:	e04d      	b.n	8007a68 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if(Timeout != HAL_MAX_DELAY)
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80079d2:	d049      	beq.n	8007a68 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d007      	beq.n	80079ea <SPI_WaitFlagStateUntilTimeout+0x2e>
 80079da:	f7fe fa29 	bl	8005e30 <HAL_GetTick>
 80079de:	4602      	mov	r2, r0
 80079e0:	69bb      	ldr	r3, [r7, #24]
 80079e2:	1ad3      	subs	r3, r2, r3
 80079e4:	683a      	ldr	r2, [r7, #0]
 80079e6:	429a      	cmp	r2, r3
 80079e8:	d83e      	bhi.n	8007a68 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	685a      	ldr	r2, [r3, #4]
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80079f8:	605a      	str	r2, [r3, #4]

        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007a02:	d111      	bne.n	8007a28 <SPI_WaitFlagStateUntilTimeout+0x6c>
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	689b      	ldr	r3, [r3, #8]
 8007a08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007a0c:	d004      	beq.n	8007a18 <SPI_WaitFlagStateUntilTimeout+0x5c>
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a16:	d107      	bne.n	8007a28 <SPI_WaitFlagStateUntilTimeout+0x6c>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	681a      	ldr	r2, [r3, #0]
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a26:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007a30:	d110      	bne.n	8007a54 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	6819      	ldr	r1, [r3, #0]
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681a      	ldr	r2, [r3, #0]
 8007a3c:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 8007a40:	400b      	ands	r3, r1
 8007a42:	6013      	str	r3, [r2, #0]
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	681a      	ldr	r2, [r3, #0]
 8007a4a:	68fb      	ldr	r3, [r7, #12]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007a52:	601a      	str	r2, [r3, #0]
        }

        hspi->State= HAL_SPI_STATE_READY;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2201      	movs	r2, #1
 8007a58:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007a64:	2303      	movs	r3, #3
 8007a66:	e00e      	b.n	8007a86 <SPI_WaitFlagStateUntilTimeout+0xca>
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	689a      	ldr	r2, [r3, #8]
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	4013      	ands	r3, r2
 8007a72:	68ba      	ldr	r2, [r7, #8]
 8007a74:	429a      	cmp	r2, r3
 8007a76:	d101      	bne.n	8007a7c <SPI_WaitFlagStateUntilTimeout+0xc0>
 8007a78:	2201      	movs	r2, #1
 8007a7a:	e000      	b.n	8007a7e <SPI_WaitFlagStateUntilTimeout+0xc2>
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d1a3      	bne.n	80079cc <SPI_WaitFlagStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8007a84:	2300      	movs	r3, #0
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3710      	adds	r7, #16
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}

08007a8e <SPI_CheckFlag_BSY>:
  * @param Timeout: Timeout duration
  * @param Tickstart: tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007a8e:	b580      	push	{r7, lr}
 8007a90:	b086      	sub	sp, #24
 8007a92:	af02      	add	r7, sp, #8
 8007a94:	60f8      	str	r0, [r7, #12]
 8007a96:	60b9      	str	r1, [r7, #8]
 8007a98:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	9300      	str	r3, [sp, #0]
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	2180      	movs	r1, #128	; 0x80
 8007aa4:	68f8      	ldr	r0, [r7, #12]
 8007aa6:	f7ff ff89 	bl	80079bc <SPI_WaitFlagStateUntilTimeout>
 8007aaa:	4603      	mov	r3, r0
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d007      	beq.n	8007ac0 <SPI_CheckFlag_BSY+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007ab4:	f043 0220 	orr.w	r2, r3, #32
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8007abc:	2303      	movs	r3, #3
 8007abe:	e000      	b.n	8007ac2 <SPI_CheckFlag_BSY+0x34>
  }
  return HAL_OK;
 8007ac0:	2300      	movs	r3, #0
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	3710      	adds	r7, #16
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd80      	pop	{r7, pc}
	...

08007acc <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b082      	sub	sp, #8
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d101      	bne.n	8007ade <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007ada:	2301      	movs	r3, #1
 8007adc:	e057      	b.n	8007b8e <HAL_SPI_Init+0xc2>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if(hspi->State == HAL_SPI_STATE_RESET)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d102      	bne.n	8007af0 <HAL_SPI_Init+0x24>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f7ff fa32 	bl	8006f54 <HAL_SPI_MspInit>
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2202      	movs	r2, #2
 8007af4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	681a      	ldr	r2, [r3, #0]
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007b06:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	685a      	ldr	r2, [r3, #4]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	689b      	ldr	r3, [r3, #8]
 8007b10:	431a      	orrs	r2, r3
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	68db      	ldr	r3, [r3, #12]
 8007b16:	431a      	orrs	r2, r3
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	691b      	ldr	r3, [r3, #16]
 8007b1c:	431a      	orrs	r2, r3
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	695b      	ldr	r3, [r3, #20]
 8007b22:	431a      	orrs	r2, r3
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	699b      	ldr	r3, [r3, #24]
 8007b28:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007b2c:	431a      	orrs	r2, r3
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	69db      	ldr	r3, [r3, #28]
 8007b32:	431a      	orrs	r2, r3
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	6a1b      	ldr	r3, [r3, #32]
 8007b38:	ea42 0103 	orr.w	r1, r2, r3
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	430a      	orrs	r2, r1
 8007b46:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	699b      	ldr	r3, [r3, #24]
 8007b4c:	0c1b      	lsrs	r3, r3, #16
 8007b4e:	f003 0104 	and.w	r1, r3, #4
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	430a      	orrs	r2, r1
 8007b5c:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	687a      	ldr	r2, [r7, #4]
 8007b64:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007b66:	611a      	str	r2, [r3, #16]

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	69da      	ldr	r2, [r3, #28]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007b76:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0U;
#else
  uCRCErrorWorkaroundCheck = 0U;
 8007b78:	4b07      	ldr	r3, [pc, #28]	; (8007b98 <HAL_SPI_Init+0xcc>)
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	701a      	strb	r2, [r3, #0]
#endif /* STM32F101xE || STM32F103xE */
#endif /* USE_SPI_CRC */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2200      	movs	r2, #0
 8007b82:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2201      	movs	r2, #1
 8007b88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  
  return HAL_OK;
 8007b8c:	2300      	movs	r3, #0
}
 8007b8e:	4618      	mov	r0, r3
 8007b90:	3708      	adds	r7, #8
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}
 8007b96:	bf00      	nop
 8007b98:	20000ffc 	.word	0x20000ffc

08007b9c <SPI_ISCRCErrorValid>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval CRC error validity (SPI_INVALID_CRC_ERROR or SPI_VALID_CRC_ERROR).  
*/
uint8_t SPI_ISCRCErrorValid(SPI_HandleTypeDef *hspi)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	b083      	sub	sp, #12
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  return (SPI_VALID_CRC_ERROR);
#else
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hspi);

  return (SPI_VALID_CRC_ERROR);
 8007ba4:	2301      	movs	r3, #1
#endif
}
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	370c      	adds	r7, #12
 8007baa:	46bd      	mov	sp, r7
 8007bac:	bc80      	pop	{r7}
 8007bae:	4770      	bx	lr

08007bb0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b082      	sub	sp, #8
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d101      	bne.n	8007bc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	e01d      	b.n	8007bfe <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bc8:	b2db      	uxtb	r3, r3
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d106      	bne.n	8007bdc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007bd6:	6878      	ldr	r0, [r7, #4]
 8007bd8:	f000 f815 	bl	8007c06 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2202      	movs	r2, #2
 8007be0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681a      	ldr	r2, [r3, #0]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	3304      	adds	r3, #4
 8007bec:	4619      	mov	r1, r3
 8007bee:	4610      	mov	r0, r2
 8007bf0:	f000 f8fc 	bl	8007dec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	2201      	movs	r2, #1
 8007bf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007bfc:	2300      	movs	r3, #0
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3708      	adds	r7, #8
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}

08007c06 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007c06:	b480      	push	{r7}
 8007c08:	b083      	sub	sp, #12
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007c0e:	bf00      	nop
 8007c10:	370c      	adds	r7, #12
 8007c12:	46bd      	mov	sp, r7
 8007c14:	bc80      	pop	{r7}
 8007c16:	4770      	bx	lr

08007c18 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b085      	sub	sp, #20
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	68da      	ldr	r2, [r3, #12]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f042 0201 	orr.w	r2, r2, #1
 8007c2e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	f003 0307 	and.w	r3, r3, #7
 8007c3a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	2b06      	cmp	r3, #6
 8007c40:	d007      	beq.n	8007c52 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	681a      	ldr	r2, [r3, #0]
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	f042 0201 	orr.w	r2, r2, #1
 8007c50:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007c52:	2300      	movs	r3, #0
}
 8007c54:	4618      	mov	r0, r3
 8007c56:	3714      	adds	r7, #20
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bc80      	pop	{r7}
 8007c5c:	4770      	bx	lr

08007c5e <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8007c5e:	b580      	push	{r7, lr}
 8007c60:	b082      	sub	sp, #8
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d101      	bne.n	8007c70 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	e01d      	b.n	8007cac <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d106      	bne.n	8007c8a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2200      	movs	r2, #0
 8007c80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8007c84:	6878      	ldr	r0, [r7, #4]
 8007c86:	f000 f815 	bl	8007cb4 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	2202      	movs	r2, #2
 8007c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681a      	ldr	r2, [r3, #0]
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	3304      	adds	r3, #4
 8007c9a:	4619      	mov	r1, r3
 8007c9c:	4610      	mov	r0, r2
 8007c9e:	f000 f8a5 	bl	8007dec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007caa:	2300      	movs	r3, #0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	3708      	adds	r7, #8
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b083      	sub	sp, #12
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8007cbc:	bf00      	nop
 8007cbe:	370c      	adds	r7, #12
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bc80      	pop	{r7}
 8007cc4:	4770      	bx	lr
	...

08007cc8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b084      	sub	sp, #16
 8007ccc:	af00      	add	r7, sp, #0
 8007cce:	6078      	str	r0, [r7, #4]
 8007cd0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	6839      	ldr	r1, [r7, #0]
 8007cda:	4618      	mov	r0, r3
 8007cdc:	f000 fa70 	bl	80081c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	4a10      	ldr	r2, [pc, #64]	; (8007d28 <HAL_TIM_PWM_Start+0x60>)
 8007ce6:	4293      	cmp	r3, r2
 8007ce8:	d107      	bne.n	8007cfa <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007cf8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	689b      	ldr	r3, [r3, #8]
 8007d00:	f003 0307 	and.w	r3, r3, #7
 8007d04:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2b06      	cmp	r3, #6
 8007d0a:	d007      	beq.n	8007d1c <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	681a      	ldr	r2, [r3, #0]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f042 0201 	orr.w	r2, r2, #1
 8007d1a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d1c:	2300      	movs	r3, #0
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3710      	adds	r7, #16
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	40012c00 	.word	0x40012c00

08007d2c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b084      	sub	sp, #16
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	60f8      	str	r0, [r7, #12]
 8007d34:	60b9      	str	r1, [r7, #8]
 8007d36:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d3e:	2b01      	cmp	r3, #1
 8007d40:	d101      	bne.n	8007d46 <HAL_TIM_OC_ConfigChannel+0x1a>
 8007d42:	2302      	movs	r3, #2
 8007d44:	e04e      	b.n	8007de4 <HAL_TIM_OC_ConfigChannel+0xb8>
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	2201      	movs	r2, #1
 8007d4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	2202      	movs	r2, #2
 8007d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2b0c      	cmp	r3, #12
 8007d5a:	d839      	bhi.n	8007dd0 <HAL_TIM_OC_ConfigChannel+0xa4>
 8007d5c:	a201      	add	r2, pc, #4	; (adr r2, 8007d64 <HAL_TIM_OC_ConfigChannel+0x38>)
 8007d5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d62:	bf00      	nop
 8007d64:	08007d99 	.word	0x08007d99
 8007d68:	08007dd1 	.word	0x08007dd1
 8007d6c:	08007dd1 	.word	0x08007dd1
 8007d70:	08007dd1 	.word	0x08007dd1
 8007d74:	08007da7 	.word	0x08007da7
 8007d78:	08007dd1 	.word	0x08007dd1
 8007d7c:	08007dd1 	.word	0x08007dd1
 8007d80:	08007dd1 	.word	0x08007dd1
 8007d84:	08007db5 	.word	0x08007db5
 8007d88:	08007dd1 	.word	0x08007dd1
 8007d8c:	08007dd1 	.word	0x08007dd1
 8007d90:	08007dd1 	.word	0x08007dd1
 8007d94:	08007dc3 	.word	0x08007dc3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	68b9      	ldr	r1, [r7, #8]
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f000 f886 	bl	8007eb0 <TIM_OC1_SetConfig>
      break;
 8007da4:	e015      	b.n	8007dd2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	68b9      	ldr	r1, [r7, #8]
 8007dac:	4618      	mov	r0, r3
 8007dae:	f000 f8e5 	bl	8007f7c <TIM_OC2_SetConfig>
      break;
 8007db2:	e00e      	b.n	8007dd2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	68b9      	ldr	r1, [r7, #8]
 8007dba:	4618      	mov	r0, r3
 8007dbc:	f000 f948 	bl	8008050 <TIM_OC3_SetConfig>
      break;
 8007dc0:	e007      	b.n	8007dd2 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	68b9      	ldr	r1, [r7, #8]
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f000 f9ab 	bl	8008124 <TIM_OC4_SetConfig>
      break;
 8007dce:	e000      	b.n	8007dd2 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8007dd0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007de2:	2300      	movs	r3, #0
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3710      	adds	r7, #16
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}

08007dec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007dec:	b480      	push	{r7}
 8007dee:	b085      	sub	sp, #20
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
 8007df4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	4a29      	ldr	r2, [pc, #164]	; (8007ea4 <TIM_Base_SetConfig+0xb8>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d00b      	beq.n	8007e1c <TIM_Base_SetConfig+0x30>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e0a:	d007      	beq.n	8007e1c <TIM_Base_SetConfig+0x30>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	4a26      	ldr	r2, [pc, #152]	; (8007ea8 <TIM_Base_SetConfig+0xbc>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d003      	beq.n	8007e1c <TIM_Base_SetConfig+0x30>
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	4a25      	ldr	r2, [pc, #148]	; (8007eac <TIM_Base_SetConfig+0xc0>)
 8007e18:	4293      	cmp	r3, r2
 8007e1a:	d108      	bne.n	8007e2e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	68fa      	ldr	r2, [r7, #12]
 8007e2a:	4313      	orrs	r3, r2
 8007e2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	4a1c      	ldr	r2, [pc, #112]	; (8007ea4 <TIM_Base_SetConfig+0xb8>)
 8007e32:	4293      	cmp	r3, r2
 8007e34:	d00b      	beq.n	8007e4e <TIM_Base_SetConfig+0x62>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e3c:	d007      	beq.n	8007e4e <TIM_Base_SetConfig+0x62>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	4a19      	ldr	r2, [pc, #100]	; (8007ea8 <TIM_Base_SetConfig+0xbc>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d003      	beq.n	8007e4e <TIM_Base_SetConfig+0x62>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	4a18      	ldr	r2, [pc, #96]	; (8007eac <TIM_Base_SetConfig+0xc0>)
 8007e4a:	4293      	cmp	r3, r2
 8007e4c:	d108      	bne.n	8007e60 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	68db      	ldr	r3, [r3, #12]
 8007e5a:	68fa      	ldr	r2, [r7, #12]
 8007e5c:	4313      	orrs	r3, r2
 8007e5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	695b      	ldr	r3, [r3, #20]
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	68fa      	ldr	r2, [r7, #12]
 8007e72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	689a      	ldr	r2, [r3, #8]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	681a      	ldr	r2, [r3, #0]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	4a07      	ldr	r2, [pc, #28]	; (8007ea4 <TIM_Base_SetConfig+0xb8>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d103      	bne.n	8007e94 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	691a      	ldr	r2, [r3, #16]
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2201      	movs	r2, #1
 8007e98:	615a      	str	r2, [r3, #20]
}
 8007e9a:	bf00      	nop
 8007e9c:	3714      	adds	r7, #20
 8007e9e:	46bd      	mov	sp, r7
 8007ea0:	bc80      	pop	{r7}
 8007ea2:	4770      	bx	lr
 8007ea4:	40012c00 	.word	0x40012c00
 8007ea8:	40000400 	.word	0x40000400
 8007eac:	40000800 	.word	0x40000800

08007eb0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b087      	sub	sp, #28
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6a1b      	ldr	r3, [r3, #32]
 8007ebe:	f023 0201 	bic.w	r2, r3, #1
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6a1b      	ldr	r3, [r3, #32]
 8007eca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	685b      	ldr	r3, [r3, #4]
 8007ed0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	699b      	ldr	r3, [r3, #24]
 8007ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	f023 0303 	bic.w	r3, r3, #3
 8007ee6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ee8:	683b      	ldr	r3, [r7, #0]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	68fa      	ldr	r2, [r7, #12]
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	f023 0302 	bic.w	r3, r3, #2
 8007ef8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	689b      	ldr	r3, [r3, #8]
 8007efe:	697a      	ldr	r2, [r7, #20]
 8007f00:	4313      	orrs	r3, r2
 8007f02:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	4a1c      	ldr	r2, [pc, #112]	; (8007f78 <TIM_OC1_SetConfig+0xc8>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d10c      	bne.n	8007f26 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007f0c:	697b      	ldr	r3, [r7, #20]
 8007f0e:	f023 0308 	bic.w	r3, r3, #8
 8007f12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	68db      	ldr	r3, [r3, #12]
 8007f18:	697a      	ldr	r2, [r7, #20]
 8007f1a:	4313      	orrs	r3, r2
 8007f1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f1e:	697b      	ldr	r3, [r7, #20]
 8007f20:	f023 0304 	bic.w	r3, r3, #4
 8007f24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	4a13      	ldr	r2, [pc, #76]	; (8007f78 <TIM_OC1_SetConfig+0xc8>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d111      	bne.n	8007f52 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007f2e:	693b      	ldr	r3, [r7, #16]
 8007f30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f34:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007f36:	693b      	ldr	r3, [r7, #16]
 8007f38:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007f3c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	695b      	ldr	r3, [r3, #20]
 8007f42:	693a      	ldr	r2, [r7, #16]
 8007f44:	4313      	orrs	r3, r2
 8007f46:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007f48:	683b      	ldr	r3, [r7, #0]
 8007f4a:	699b      	ldr	r3, [r3, #24]
 8007f4c:	693a      	ldr	r2, [r7, #16]
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	693a      	ldr	r2, [r7, #16]
 8007f56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	68fa      	ldr	r2, [r7, #12]
 8007f5c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	685a      	ldr	r2, [r3, #4]
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	697a      	ldr	r2, [r7, #20]
 8007f6a:	621a      	str	r2, [r3, #32]
}
 8007f6c:	bf00      	nop
 8007f6e:	371c      	adds	r7, #28
 8007f70:	46bd      	mov	sp, r7
 8007f72:	bc80      	pop	{r7}
 8007f74:	4770      	bx	lr
 8007f76:	bf00      	nop
 8007f78:	40012c00 	.word	0x40012c00

08007f7c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f7c:	b480      	push	{r7}
 8007f7e:	b087      	sub	sp, #28
 8007f80:	af00      	add	r7, sp, #0
 8007f82:	6078      	str	r0, [r7, #4]
 8007f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6a1b      	ldr	r3, [r3, #32]
 8007f8a:	f023 0210 	bic.w	r2, r3, #16
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6a1b      	ldr	r3, [r3, #32]
 8007f96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	685b      	ldr	r3, [r3, #4]
 8007f9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	699b      	ldr	r3, [r3, #24]
 8007fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007faa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	021b      	lsls	r3, r3, #8
 8007fba:	68fa      	ldr	r2, [r7, #12]
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	f023 0320 	bic.w	r3, r3, #32
 8007fc6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007fc8:	683b      	ldr	r3, [r7, #0]
 8007fca:	689b      	ldr	r3, [r3, #8]
 8007fcc:	011b      	lsls	r3, r3, #4
 8007fce:	697a      	ldr	r2, [r7, #20]
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	4a1d      	ldr	r2, [pc, #116]	; (800804c <TIM_OC2_SetConfig+0xd0>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d10d      	bne.n	8007ff8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007fdc:	697b      	ldr	r3, [r7, #20]
 8007fde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007fe2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	68db      	ldr	r3, [r3, #12]
 8007fe8:	011b      	lsls	r3, r3, #4
 8007fea:	697a      	ldr	r2, [r7, #20]
 8007fec:	4313      	orrs	r3, r2
 8007fee:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ff6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	4a14      	ldr	r2, [pc, #80]	; (800804c <TIM_OC2_SetConfig+0xd0>)
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d113      	bne.n	8008028 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008000:	693b      	ldr	r3, [r7, #16]
 8008002:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008006:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008008:	693b      	ldr	r3, [r7, #16]
 800800a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800800e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008010:	683b      	ldr	r3, [r7, #0]
 8008012:	695b      	ldr	r3, [r3, #20]
 8008014:	009b      	lsls	r3, r3, #2
 8008016:	693a      	ldr	r2, [r7, #16]
 8008018:	4313      	orrs	r3, r2
 800801a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	699b      	ldr	r3, [r3, #24]
 8008020:	009b      	lsls	r3, r3, #2
 8008022:	693a      	ldr	r2, [r7, #16]
 8008024:	4313      	orrs	r3, r2
 8008026:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	693a      	ldr	r2, [r7, #16]
 800802c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	68fa      	ldr	r2, [r7, #12]
 8008032:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	685a      	ldr	r2, [r3, #4]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	697a      	ldr	r2, [r7, #20]
 8008040:	621a      	str	r2, [r3, #32]
}
 8008042:	bf00      	nop
 8008044:	371c      	adds	r7, #28
 8008046:	46bd      	mov	sp, r7
 8008048:	bc80      	pop	{r7}
 800804a:	4770      	bx	lr
 800804c:	40012c00 	.word	0x40012c00

08008050 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008050:	b480      	push	{r7}
 8008052:	b087      	sub	sp, #28
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
 8008058:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6a1b      	ldr	r3, [r3, #32]
 800805e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6a1b      	ldr	r3, [r3, #32]
 800806a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	685b      	ldr	r3, [r3, #4]
 8008070:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	69db      	ldr	r3, [r3, #28]
 8008076:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800807e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	f023 0303 	bic.w	r3, r3, #3
 8008086:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008088:	683b      	ldr	r3, [r7, #0]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	68fa      	ldr	r2, [r7, #12]
 800808e:	4313      	orrs	r3, r2
 8008090:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008092:	697b      	ldr	r3, [r7, #20]
 8008094:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008098:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	689b      	ldr	r3, [r3, #8]
 800809e:	021b      	lsls	r3, r3, #8
 80080a0:	697a      	ldr	r2, [r7, #20]
 80080a2:	4313      	orrs	r3, r2
 80080a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	4a1d      	ldr	r2, [pc, #116]	; (8008120 <TIM_OC3_SetConfig+0xd0>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d10d      	bne.n	80080ca <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80080b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	68db      	ldr	r3, [r3, #12]
 80080ba:	021b      	lsls	r3, r3, #8
 80080bc:	697a      	ldr	r2, [r7, #20]
 80080be:	4313      	orrs	r3, r2
 80080c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80080c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	4a14      	ldr	r2, [pc, #80]	; (8008120 <TIM_OC3_SetConfig+0xd0>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d113      	bne.n	80080fa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80080d2:	693b      	ldr	r3, [r7, #16]
 80080d4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80080d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80080e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80080e2:	683b      	ldr	r3, [r7, #0]
 80080e4:	695b      	ldr	r3, [r3, #20]
 80080e6:	011b      	lsls	r3, r3, #4
 80080e8:	693a      	ldr	r2, [r7, #16]
 80080ea:	4313      	orrs	r3, r2
 80080ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	699b      	ldr	r3, [r3, #24]
 80080f2:	011b      	lsls	r3, r3, #4
 80080f4:	693a      	ldr	r2, [r7, #16]
 80080f6:	4313      	orrs	r3, r2
 80080f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	693a      	ldr	r2, [r7, #16]
 80080fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	68fa      	ldr	r2, [r7, #12]
 8008104:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	685a      	ldr	r2, [r3, #4]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	697a      	ldr	r2, [r7, #20]
 8008112:	621a      	str	r2, [r3, #32]
}
 8008114:	bf00      	nop
 8008116:	371c      	adds	r7, #28
 8008118:	46bd      	mov	sp, r7
 800811a:	bc80      	pop	{r7}
 800811c:	4770      	bx	lr
 800811e:	bf00      	nop
 8008120:	40012c00 	.word	0x40012c00

08008124 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008124:	b480      	push	{r7}
 8008126:	b087      	sub	sp, #28
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
 800812c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	6a1b      	ldr	r3, [r3, #32]
 8008132:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6a1b      	ldr	r3, [r3, #32]
 800813e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	685b      	ldr	r3, [r3, #4]
 8008144:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	69db      	ldr	r3, [r3, #28]
 800814a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008152:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800815a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	021b      	lsls	r3, r3, #8
 8008162:	68fa      	ldr	r2, [r7, #12]
 8008164:	4313      	orrs	r3, r2
 8008166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800816e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	031b      	lsls	r3, r3, #12
 8008176:	693a      	ldr	r2, [r7, #16]
 8008178:	4313      	orrs	r3, r2
 800817a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	4a0f      	ldr	r2, [pc, #60]	; (80081bc <TIM_OC4_SetConfig+0x98>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d109      	bne.n	8008198 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800818a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	695b      	ldr	r3, [r3, #20]
 8008190:	019b      	lsls	r3, r3, #6
 8008192:	697a      	ldr	r2, [r7, #20]
 8008194:	4313      	orrs	r3, r2
 8008196:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	697a      	ldr	r2, [r7, #20]
 800819c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	68fa      	ldr	r2, [r7, #12]
 80081a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80081a4:	683b      	ldr	r3, [r7, #0]
 80081a6:	685a      	ldr	r2, [r3, #4]
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	693a      	ldr	r2, [r7, #16]
 80081b0:	621a      	str	r2, [r3, #32]
}
 80081b2:	bf00      	nop
 80081b4:	371c      	adds	r7, #28
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bc80      	pop	{r7}
 80081ba:	4770      	bx	lr
 80081bc:	40012c00 	.word	0x40012c00

080081c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80081c0:	b480      	push	{r7}
 80081c2:	b087      	sub	sp, #28
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	60f8      	str	r0, [r7, #12]
 80081c8:	60b9      	str	r1, [r7, #8]
 80081ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80081cc:	68bb      	ldr	r3, [r7, #8]
 80081ce:	f003 031f 	and.w	r3, r3, #31
 80081d2:	2201      	movs	r2, #1
 80081d4:	fa02 f303 	lsl.w	r3, r2, r3
 80081d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	6a1a      	ldr	r2, [r3, #32]
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	43db      	mvns	r3, r3
 80081e2:	401a      	ands	r2, r3
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	6a1a      	ldr	r2, [r3, #32]
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	f003 031f 	and.w	r3, r3, #31
 80081f2:	6879      	ldr	r1, [r7, #4]
 80081f4:	fa01 f303 	lsl.w	r3, r1, r3
 80081f8:	431a      	orrs	r2, r3
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	621a      	str	r2, [r3, #32]
}
 80081fe:	bf00      	nop
 8008200:	371c      	adds	r7, #28
 8008202:	46bd      	mov	sp, r7
 8008204:	bc80      	pop	{r7}
 8008206:	4770      	bx	lr

08008208 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b084      	sub	sp, #16
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
 8008210:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	2204      	movs	r2, #4
 8008218:	6839      	ldr	r1, [r7, #0]
 800821a:	4618      	mov	r0, r3
 800821c:	f000 f81e 	bl	800825c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800822e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	689b      	ldr	r3, [r3, #8]
 8008236:	f003 0307 	and.w	r3, r3, #7
 800823a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2b06      	cmp	r3, #6
 8008240:	d007      	beq.n	8008252 <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	681a      	ldr	r2, [r3, #0]
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	f042 0201 	orr.w	r2, r2, #1
 8008250:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008252:	2300      	movs	r3, #0
}
 8008254:	4618      	mov	r0, r3
 8008256:	3710      	adds	r7, #16
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}

0800825c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800825c:	b480      	push	{r7}
 800825e:	b087      	sub	sp, #28
 8008260:	af00      	add	r7, sp, #0
 8008262:	60f8      	str	r0, [r7, #12]
 8008264:	60b9      	str	r1, [r7, #8]
 8008266:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	f003 031f 	and.w	r3, r3, #31
 800826e:	2204      	movs	r2, #4
 8008270:	fa02 f303 	lsl.w	r3, r2, r3
 8008274:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	6a1a      	ldr	r2, [r3, #32]
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	43db      	mvns	r3, r3
 800827e:	401a      	ands	r2, r3
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6a1a      	ldr	r2, [r3, #32]
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	f003 031f 	and.w	r3, r3, #31
 800828e:	6879      	ldr	r1, [r7, #4]
 8008290:	fa01 f303 	lsl.w	r3, r1, r3
 8008294:	431a      	orrs	r2, r3
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	621a      	str	r2, [r3, #32]
}
 800829a:	bf00      	nop
 800829c:	371c      	adds	r7, #28
 800829e:	46bd      	mov	sp, r7
 80082a0:	bc80      	pop	{r7}
 80082a2:	4770      	bx	lr

080082a4 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b082      	sub	sp, #8
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d101      	bne.n	80082b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80082b2:	2301      	movs	r3, #1
 80082b4:	e03f      	b.n	8008336 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80082bc:	b2db      	uxtb	r3, r3
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d106      	bne.n	80082d0 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2200      	movs	r2, #0
 80082c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80082ca:	6878      	ldr	r0, [r7, #4]
 80082cc:	f7fc f8f6 	bl	80044bc <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2224      	movs	r2, #36	; 0x24
 80082d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	68da      	ldr	r2, [r3, #12]
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80082e6:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80082e8:	6878      	ldr	r0, [r7, #4]
 80082ea:	f000 fae3 	bl	80088b4 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	691a      	ldr	r2, [r3, #16]
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80082fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	695a      	ldr	r2, [r3, #20]
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800830c:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	68da      	ldr	r2, [r3, #12]
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800831c:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	2200      	movs	r2, #0
 8008322:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2220      	movs	r2, #32
 8008328:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2220      	movs	r2, #32
 8008330:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8008334:	2300      	movs	r3, #0
}
 8008336:	4618      	mov	r0, r3
 8008338:	3708      	adds	r7, #8
 800833a:	46bd      	mov	sp, r7
 800833c:	bd80      	pop	{r7, pc}

0800833e <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800833e:	b480      	push	{r7}
 8008340:	b085      	sub	sp, #20
 8008342:	af00      	add	r7, sp, #0
 8008344:	60f8      	str	r0, [r7, #12]
 8008346:	60b9      	str	r1, [r7, #8]
 8008348:	4613      	mov	r3, r2
 800834a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008352:	b2db      	uxtb	r3, r3
 8008354:	2b20      	cmp	r3, #32
 8008356:	d130      	bne.n	80083ba <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8008358:	68bb      	ldr	r3, [r7, #8]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d002      	beq.n	8008364 <HAL_UART_Transmit_IT+0x26>
 800835e:	88fb      	ldrh	r3, [r7, #6]
 8008360:	2b00      	cmp	r3, #0
 8008362:	d101      	bne.n	8008368 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8008364:	2301      	movs	r3, #1
 8008366:	e029      	b.n	80083bc <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800836e:	2b01      	cmp	r3, #1
 8008370:	d101      	bne.n	8008376 <HAL_UART_Transmit_IT+0x38>
 8008372:	2302      	movs	r3, #2
 8008374:	e022      	b.n	80083bc <HAL_UART_Transmit_IT+0x7e>
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	2201      	movs	r2, #1
 800837a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	68ba      	ldr	r2, [r7, #8]
 8008382:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	88fa      	ldrh	r2, [r7, #6]
 8008388:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	88fa      	ldrh	r2, [r7, #6]
 800838e:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	2200      	movs	r2, #0
 8008394:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2221      	movs	r2, #33	; 0x21
 800839a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	2200      	movs	r2, #0
 80083a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	68da      	ldr	r2, [r3, #12]
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80083b4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80083b6:	2300      	movs	r3, #0
 80083b8:	e000      	b.n	80083bc <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80083ba:	2302      	movs	r3, #2
  }
}
 80083bc:	4618      	mov	r0, r3
 80083be:	3714      	adds	r7, #20
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bc80      	pop	{r7}
 80083c4:	4770      	bx	lr

080083c6 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80083c6:	b480      	push	{r7}
 80083c8:	b085      	sub	sp, #20
 80083ca:	af00      	add	r7, sp, #0
 80083cc:	60f8      	str	r0, [r7, #12]
 80083ce:	60b9      	str	r1, [r7, #8]
 80083d0:	4613      	mov	r3, r2
 80083d2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80083da:	b2db      	uxtb	r3, r3
 80083dc:	2b20      	cmp	r3, #32
 80083de:	d140      	bne.n	8008462 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 80083e0:	68bb      	ldr	r3, [r7, #8]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d002      	beq.n	80083ec <HAL_UART_Receive_IT+0x26>
 80083e6:	88fb      	ldrh	r3, [r7, #6]
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d101      	bne.n	80083f0 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80083ec:	2301      	movs	r3, #1
 80083ee:	e039      	b.n	8008464 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80083f6:	2b01      	cmp	r3, #1
 80083f8:	d101      	bne.n	80083fe <HAL_UART_Receive_IT+0x38>
 80083fa:	2302      	movs	r3, #2
 80083fc:	e032      	b.n	8008464 <HAL_UART_Receive_IT+0x9e>
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	2201      	movs	r2, #1
 8008402:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	68ba      	ldr	r2, [r7, #8]
 800840a:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	88fa      	ldrh	r2, [r7, #6]
 8008410:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	88fa      	ldrh	r2, [r7, #6]
 8008416:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	2200      	movs	r2, #0
 800841c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	2222      	movs	r2, #34	; 0x22
 8008422:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	2200      	movs	r2, #0
 800842a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	68da      	ldr	r2, [r3, #12]
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800843c:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	695a      	ldr	r2, [r3, #20]
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	f042 0201 	orr.w	r2, r2, #1
 800844c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	68da      	ldr	r2, [r3, #12]
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f042 0220 	orr.w	r2, r2, #32
 800845c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800845e:	2300      	movs	r3, #0
 8008460:	e000      	b.n	8008464 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8008462:	2302      	movs	r3, #2
  }
}
 8008464:	4618      	mov	r0, r3
 8008466:	3714      	adds	r7, #20
 8008468:	46bd      	mov	sp, r7
 800846a:	bc80      	pop	{r7}
 800846c:	4770      	bx	lr
	...

08008470 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b088      	sub	sp, #32
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	68db      	ldr	r3, [r3, #12]
 8008486:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	695b      	ldr	r3, [r3, #20]
 800848e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8008490:	2300      	movs	r3, #0
 8008492:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8008494:	2300      	movs	r3, #0
 8008496:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008498:	69fb      	ldr	r3, [r7, #28]
 800849a:	f003 030f 	and.w	r3, r3, #15
 800849e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80084a0:	693b      	ldr	r3, [r7, #16]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d10d      	bne.n	80084c2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80084a6:	69fb      	ldr	r3, [r7, #28]
 80084a8:	f003 0320 	and.w	r3, r3, #32
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	d008      	beq.n	80084c2 <HAL_UART_IRQHandler+0x52>
 80084b0:	69bb      	ldr	r3, [r7, #24]
 80084b2:	f003 0320 	and.w	r3, r3, #32
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d003      	beq.n	80084c2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	f000 f979 	bl	80087b2 <UART_Receive_IT>
      return;
 80084c0:	e0cb      	b.n	800865a <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80084c2:	693b      	ldr	r3, [r7, #16]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	f000 80ab 	beq.w	8008620 <HAL_UART_IRQHandler+0x1b0>
 80084ca:	697b      	ldr	r3, [r7, #20]
 80084cc:	f003 0301 	and.w	r3, r3, #1
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d105      	bne.n	80084e0 <HAL_UART_IRQHandler+0x70>
 80084d4:	69bb      	ldr	r3, [r7, #24]
 80084d6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80084da:	2b00      	cmp	r3, #0
 80084dc:	f000 80a0 	beq.w	8008620 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80084e0:	69fb      	ldr	r3, [r7, #28]
 80084e2:	f003 0301 	and.w	r3, r3, #1
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d00a      	beq.n	8008500 <HAL_UART_IRQHandler+0x90>
 80084ea:	69bb      	ldr	r3, [r7, #24]
 80084ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d005      	beq.n	8008500 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084f8:	f043 0201 	orr.w	r2, r3, #1
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008500:	69fb      	ldr	r3, [r7, #28]
 8008502:	f003 0304 	and.w	r3, r3, #4
 8008506:	2b00      	cmp	r3, #0
 8008508:	d00a      	beq.n	8008520 <HAL_UART_IRQHandler+0xb0>
 800850a:	697b      	ldr	r3, [r7, #20]
 800850c:	f003 0301 	and.w	r3, r3, #1
 8008510:	2b00      	cmp	r3, #0
 8008512:	d005      	beq.n	8008520 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008518:	f043 0202 	orr.w	r2, r3, #2
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008520:	69fb      	ldr	r3, [r7, #28]
 8008522:	f003 0302 	and.w	r3, r3, #2
 8008526:	2b00      	cmp	r3, #0
 8008528:	d00a      	beq.n	8008540 <HAL_UART_IRQHandler+0xd0>
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	f003 0301 	and.w	r3, r3, #1
 8008530:	2b00      	cmp	r3, #0
 8008532:	d005      	beq.n	8008540 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008538:	f043 0204 	orr.w	r2, r3, #4
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008540:	69fb      	ldr	r3, [r7, #28]
 8008542:	f003 0308 	and.w	r3, r3, #8
 8008546:	2b00      	cmp	r3, #0
 8008548:	d00a      	beq.n	8008560 <HAL_UART_IRQHandler+0xf0>
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	f003 0301 	and.w	r3, r3, #1
 8008550:	2b00      	cmp	r3, #0
 8008552:	d005      	beq.n	8008560 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008558:	f043 0208 	orr.w	r2, r3, #8
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008564:	2b00      	cmp	r3, #0
 8008566:	d077      	beq.n	8008658 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008568:	69fb      	ldr	r3, [r7, #28]
 800856a:	f003 0320 	and.w	r3, r3, #32
 800856e:	2b00      	cmp	r3, #0
 8008570:	d007      	beq.n	8008582 <HAL_UART_IRQHandler+0x112>
 8008572:	69bb      	ldr	r3, [r7, #24]
 8008574:	f003 0320 	and.w	r3, r3, #32
 8008578:	2b00      	cmp	r3, #0
 800857a:	d002      	beq.n	8008582 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	f000 f918 	bl	80087b2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	695b      	ldr	r3, [r3, #20]
 8008588:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800858c:	2b00      	cmp	r3, #0
 800858e:	bf14      	ite	ne
 8008590:	2301      	movne	r3, #1
 8008592:	2300      	moveq	r3, #0
 8008594:	b2db      	uxtb	r3, r3
 8008596:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800859c:	f003 0308 	and.w	r3, r3, #8
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d102      	bne.n	80085aa <HAL_UART_IRQHandler+0x13a>
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d031      	beq.n	800860e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f000 f863 	bl	8008676 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	695b      	ldr	r3, [r3, #20]
 80085b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d023      	beq.n	8008606 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	695a      	ldr	r2, [r3, #20]
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80085cc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d013      	beq.n	80085fe <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085da:	4a21      	ldr	r2, [pc, #132]	; (8008660 <HAL_UART_IRQHandler+0x1f0>)
 80085dc:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085e2:	4618      	mov	r0, r3
 80085e4:	f7fd fd6c 	bl	80060c0 <HAL_DMA_Abort_IT>
 80085e8:	4603      	mov	r3, r0
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d016      	beq.n	800861c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085f4:	687a      	ldr	r2, [r7, #4]
 80085f6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80085f8:	4610      	mov	r0, r2
 80085fa:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085fc:	e00e      	b.n	800861c <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 80085fe:	6878      	ldr	r0, [r7, #4]
 8008600:	f7fb fffe 	bl	8004600 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008604:	e00a      	b.n	800861c <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f7fb fffa 	bl	8004600 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800860c:	e006      	b.n	800861c <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800860e:	6878      	ldr	r0, [r7, #4]
 8008610:	f7fb fff6 	bl	8004600 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2200      	movs	r2, #0
 8008618:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800861a:	e01d      	b.n	8008658 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800861c:	bf00      	nop
    return;
 800861e:	e01b      	b.n	8008658 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008620:	69fb      	ldr	r3, [r7, #28]
 8008622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008626:	2b00      	cmp	r3, #0
 8008628:	d008      	beq.n	800863c <HAL_UART_IRQHandler+0x1cc>
 800862a:	69bb      	ldr	r3, [r7, #24]
 800862c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008630:	2b00      	cmp	r3, #0
 8008632:	d003      	beq.n	800863c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8008634:	6878      	ldr	r0, [r7, #4]
 8008636:	f000 f84f 	bl	80086d8 <UART_Transmit_IT>
    return;
 800863a:	e00e      	b.n	800865a <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800863c:	69fb      	ldr	r3, [r7, #28]
 800863e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008642:	2b00      	cmp	r3, #0
 8008644:	d009      	beq.n	800865a <HAL_UART_IRQHandler+0x1ea>
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800864c:	2b00      	cmp	r3, #0
 800864e:	d004      	beq.n	800865a <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 8008650:	6878      	ldr	r0, [r7, #4]
 8008652:	f000 f896 	bl	8008782 <UART_EndTransmit_IT>
    return;
 8008656:	e000      	b.n	800865a <HAL_UART_IRQHandler+0x1ea>
    return;
 8008658:	bf00      	nop
  }
}
 800865a:	3720      	adds	r7, #32
 800865c:	46bd      	mov	sp, r7
 800865e:	bd80      	pop	{r7, pc}
 8008660:	080086b1 	.word	0x080086b1

08008664 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008664:	b480      	push	{r7}
 8008666:	b083      	sub	sp, #12
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 800866c:	bf00      	nop
 800866e:	370c      	adds	r7, #12
 8008670:	46bd      	mov	sp, r7
 8008672:	bc80      	pop	{r7}
 8008674:	4770      	bx	lr

08008676 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008676:	b480      	push	{r7}
 8008678:	b083      	sub	sp, #12
 800867a:	af00      	add	r7, sp, #0
 800867c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	68da      	ldr	r2, [r3, #12]
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800868c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	695a      	ldr	r2, [r3, #20]
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f022 0201 	bic.w	r2, r2, #1
 800869c:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2220      	movs	r2, #32
 80086a2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80086a6:	bf00      	nop
 80086a8:	370c      	adds	r7, #12
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bc80      	pop	{r7}
 80086ae:	4770      	bx	lr

080086b0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b084      	sub	sp, #16
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2200      	movs	r2, #0
 80086c2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2200      	movs	r2, #0
 80086c8:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80086ca:	68f8      	ldr	r0, [r7, #12]
 80086cc:	f7fb ff98 	bl	8004600 <HAL_UART_ErrorCallback>
}
 80086d0:	bf00      	nop
 80086d2:	3710      	adds	r7, #16
 80086d4:	46bd      	mov	sp, r7
 80086d6:	bd80      	pop	{r7, pc}

080086d8 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80086d8:	b480      	push	{r7}
 80086da:	b085      	sub	sp, #20
 80086dc:	af00      	add	r7, sp, #0
 80086de:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80086e6:	b2db      	uxtb	r3, r3
 80086e8:	2b21      	cmp	r3, #33	; 0x21
 80086ea:	d144      	bne.n	8008776 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	689b      	ldr	r3, [r3, #8]
 80086f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086f4:	d11a      	bne.n	800872c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6a1b      	ldr	r3, [r3, #32]
 80086fa:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	881b      	ldrh	r3, [r3, #0]
 8008700:	461a      	mov	r2, r3
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800870a:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	691b      	ldr	r3, [r3, #16]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d105      	bne.n	8008720 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6a1b      	ldr	r3, [r3, #32]
 8008718:	1c9a      	adds	r2, r3, #2
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	621a      	str	r2, [r3, #32]
 800871e:	e00e      	b.n	800873e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	6a1b      	ldr	r3, [r3, #32]
 8008724:	1c5a      	adds	r2, r3, #1
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	621a      	str	r2, [r3, #32]
 800872a:	e008      	b.n	800873e <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6a1b      	ldr	r3, [r3, #32]
 8008730:	1c59      	adds	r1, r3, #1
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	6211      	str	r1, [r2, #32]
 8008736:	781a      	ldrb	r2, [r3, #0]
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008742:	b29b      	uxth	r3, r3
 8008744:	3b01      	subs	r3, #1
 8008746:	b29b      	uxth	r3, r3
 8008748:	687a      	ldr	r2, [r7, #4]
 800874a:	4619      	mov	r1, r3
 800874c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800874e:	2b00      	cmp	r3, #0
 8008750:	d10f      	bne.n	8008772 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	68da      	ldr	r2, [r3, #12]
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008760:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	68da      	ldr	r2, [r3, #12]
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008770:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008772:	2300      	movs	r3, #0
 8008774:	e000      	b.n	8008778 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008776:	2302      	movs	r3, #2
  }
}
 8008778:	4618      	mov	r0, r3
 800877a:	3714      	adds	r7, #20
 800877c:	46bd      	mov	sp, r7
 800877e:	bc80      	pop	{r7}
 8008780:	4770      	bx	lr

08008782 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008782:	b580      	push	{r7, lr}
 8008784:	b082      	sub	sp, #8
 8008786:	af00      	add	r7, sp, #0
 8008788:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	68da      	ldr	r2, [r3, #12]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008798:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2220      	movs	r2, #32
 800879e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f7ff ff5e 	bl	8008664 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80087a8:	2300      	movs	r3, #0
}
 80087aa:	4618      	mov	r0, r3
 80087ac:	3708      	adds	r7, #8
 80087ae:	46bd      	mov	sp, r7
 80087b0:	bd80      	pop	{r7, pc}

080087b2 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80087b2:	b580      	push	{r7, lr}
 80087b4:	b084      	sub	sp, #16
 80087b6:	af00      	add	r7, sp, #0
 80087b8:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80087c0:	b2db      	uxtb	r3, r3
 80087c2:	2b22      	cmp	r3, #34	; 0x22
 80087c4:	d171      	bne.n	80088aa <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	689b      	ldr	r3, [r3, #8]
 80087ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087ce:	d123      	bne.n	8008818 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087d4:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	691b      	ldr	r3, [r3, #16]
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d10e      	bne.n	80087fc <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	b29b      	uxth	r3, r3
 80087e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087ea:	b29a      	uxth	r2, r3
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80087f4:	1c9a      	adds	r2, r3, #2
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	629a      	str	r2, [r3, #40]	; 0x28
 80087fa:	e029      	b.n	8008850 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	b29b      	uxth	r3, r3
 8008804:	b2db      	uxtb	r3, r3
 8008806:	b29a      	uxth	r2, r3
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008810:	1c5a      	adds	r2, r3, #1
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	629a      	str	r2, [r3, #40]	; 0x28
 8008816:	e01b      	b.n	8008850 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	691b      	ldr	r3, [r3, #16]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d10a      	bne.n	8008836 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	6858      	ldr	r0, [r3, #4]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800882a:	1c59      	adds	r1, r3, #1
 800882c:	687a      	ldr	r2, [r7, #4]
 800882e:	6291      	str	r1, [r2, #40]	; 0x28
 8008830:	b2c2      	uxtb	r2, r0
 8008832:	701a      	strb	r2, [r3, #0]
 8008834:	e00c      	b.n	8008850 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	685b      	ldr	r3, [r3, #4]
 800883c:	b2da      	uxtb	r2, r3
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008842:	1c58      	adds	r0, r3, #1
 8008844:	6879      	ldr	r1, [r7, #4]
 8008846:	6288      	str	r0, [r1, #40]	; 0x28
 8008848:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800884c:	b2d2      	uxtb	r2, r2
 800884e:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008854:	b29b      	uxth	r3, r3
 8008856:	3b01      	subs	r3, #1
 8008858:	b29b      	uxth	r3, r3
 800885a:	687a      	ldr	r2, [r7, #4]
 800885c:	4619      	mov	r1, r3
 800885e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008860:	2b00      	cmp	r3, #0
 8008862:	d120      	bne.n	80088a6 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	68da      	ldr	r2, [r3, #12]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	f022 0220 	bic.w	r2, r2, #32
 8008872:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	68da      	ldr	r2, [r3, #12]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008882:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	695a      	ldr	r2, [r3, #20]
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f022 0201 	bic.w	r2, r2, #1
 8008892:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2220      	movs	r2, #32
 8008898:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f7fb fdbb 	bl	8004418 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80088a2:	2300      	movs	r3, #0
 80088a4:	e002      	b.n	80088ac <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80088a6:	2300      	movs	r3, #0
 80088a8:	e000      	b.n	80088ac <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80088aa:	2302      	movs	r3, #2
  }
}
 80088ac:	4618      	mov	r0, r3
 80088ae:	3710      	adds	r7, #16
 80088b0:	46bd      	mov	sp, r7
 80088b2:	bd80      	pop	{r7, pc}

080088b4 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80088b4:	b5b0      	push	{r4, r5, r7, lr}
 80088b6:	b084      	sub	sp, #16
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80088bc:	2300      	movs	r3, #0
 80088be:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	691b      	ldr	r3, [r3, #16]
 80088c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	68da      	ldr	r2, [r3, #12]
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	430a      	orrs	r2, r1
 80088d4:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	689a      	ldr	r2, [r3, #8]
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	691b      	ldr	r3, [r3, #16]
 80088de:	431a      	orrs	r2, r3
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	695b      	ldr	r3, [r3, #20]
 80088e4:	4313      	orrs	r3, r2
 80088e6:	68fa      	ldr	r2, [r7, #12]
 80088e8:	4313      	orrs	r3, r2
 80088ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	68db      	ldr	r3, [r3, #12]
 80088f2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80088f6:	f023 030c 	bic.w	r3, r3, #12
 80088fa:	687a      	ldr	r2, [r7, #4]
 80088fc:	6812      	ldr	r2, [r2, #0]
 80088fe:	68f9      	ldr	r1, [r7, #12]
 8008900:	430b      	orrs	r3, r1
 8008902:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	695b      	ldr	r3, [r3, #20]
 800890a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	699a      	ldr	r2, [r3, #24]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	430a      	orrs	r2, r1
 8008918:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	4a6f      	ldr	r2, [pc, #444]	; (8008adc <UART_SetConfig+0x228>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d16b      	bne.n	80089fc <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8008924:	f7fe fae4 	bl	8006ef0 <HAL_RCC_GetPCLK2Freq>
 8008928:	4602      	mov	r2, r0
 800892a:	4613      	mov	r3, r2
 800892c:	009b      	lsls	r3, r3, #2
 800892e:	4413      	add	r3, r2
 8008930:	009a      	lsls	r2, r3, #2
 8008932:	441a      	add	r2, r3
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	685b      	ldr	r3, [r3, #4]
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	fbb2 f3f3 	udiv	r3, r2, r3
 800893e:	4a68      	ldr	r2, [pc, #416]	; (8008ae0 <UART_SetConfig+0x22c>)
 8008940:	fba2 2303 	umull	r2, r3, r2, r3
 8008944:	095b      	lsrs	r3, r3, #5
 8008946:	011c      	lsls	r4, r3, #4
 8008948:	f7fe fad2 	bl	8006ef0 <HAL_RCC_GetPCLK2Freq>
 800894c:	4602      	mov	r2, r0
 800894e:	4613      	mov	r3, r2
 8008950:	009b      	lsls	r3, r3, #2
 8008952:	4413      	add	r3, r2
 8008954:	009a      	lsls	r2, r3, #2
 8008956:	441a      	add	r2, r3
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	685b      	ldr	r3, [r3, #4]
 800895c:	009b      	lsls	r3, r3, #2
 800895e:	fbb2 f5f3 	udiv	r5, r2, r3
 8008962:	f7fe fac5 	bl	8006ef0 <HAL_RCC_GetPCLK2Freq>
 8008966:	4602      	mov	r2, r0
 8008968:	4613      	mov	r3, r2
 800896a:	009b      	lsls	r3, r3, #2
 800896c:	4413      	add	r3, r2
 800896e:	009a      	lsls	r2, r3, #2
 8008970:	441a      	add	r2, r3
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	fbb2 f3f3 	udiv	r3, r2, r3
 800897c:	4a58      	ldr	r2, [pc, #352]	; (8008ae0 <UART_SetConfig+0x22c>)
 800897e:	fba2 2303 	umull	r2, r3, r2, r3
 8008982:	095b      	lsrs	r3, r3, #5
 8008984:	2264      	movs	r2, #100	; 0x64
 8008986:	fb02 f303 	mul.w	r3, r2, r3
 800898a:	1aeb      	subs	r3, r5, r3
 800898c:	011b      	lsls	r3, r3, #4
 800898e:	3332      	adds	r3, #50	; 0x32
 8008990:	4a53      	ldr	r2, [pc, #332]	; (8008ae0 <UART_SetConfig+0x22c>)
 8008992:	fba2 2303 	umull	r2, r3, r2, r3
 8008996:	095b      	lsrs	r3, r3, #5
 8008998:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800899c:	441c      	add	r4, r3
 800899e:	f7fe faa7 	bl	8006ef0 <HAL_RCC_GetPCLK2Freq>
 80089a2:	4602      	mov	r2, r0
 80089a4:	4613      	mov	r3, r2
 80089a6:	009b      	lsls	r3, r3, #2
 80089a8:	4413      	add	r3, r2
 80089aa:	009a      	lsls	r2, r3, #2
 80089ac:	441a      	add	r2, r3
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	685b      	ldr	r3, [r3, #4]
 80089b2:	009b      	lsls	r3, r3, #2
 80089b4:	fbb2 f5f3 	udiv	r5, r2, r3
 80089b8:	f7fe fa9a 	bl	8006ef0 <HAL_RCC_GetPCLK2Freq>
 80089bc:	4602      	mov	r2, r0
 80089be:	4613      	mov	r3, r2
 80089c0:	009b      	lsls	r3, r3, #2
 80089c2:	4413      	add	r3, r2
 80089c4:	009a      	lsls	r2, r3, #2
 80089c6:	441a      	add	r2, r3
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	009b      	lsls	r3, r3, #2
 80089ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80089d2:	4a43      	ldr	r2, [pc, #268]	; (8008ae0 <UART_SetConfig+0x22c>)
 80089d4:	fba2 2303 	umull	r2, r3, r2, r3
 80089d8:	095b      	lsrs	r3, r3, #5
 80089da:	2264      	movs	r2, #100	; 0x64
 80089dc:	fb02 f303 	mul.w	r3, r2, r3
 80089e0:	1aeb      	subs	r3, r5, r3
 80089e2:	011b      	lsls	r3, r3, #4
 80089e4:	3332      	adds	r3, #50	; 0x32
 80089e6:	4a3e      	ldr	r2, [pc, #248]	; (8008ae0 <UART_SetConfig+0x22c>)
 80089e8:	fba2 2303 	umull	r2, r3, r2, r3
 80089ec:	095b      	lsrs	r3, r3, #5
 80089ee:	f003 020f 	and.w	r2, r3, #15
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	4422      	add	r2, r4
 80089f8:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 80089fa:	e06a      	b.n	8008ad2 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80089fc:	f7fe fa64 	bl	8006ec8 <HAL_RCC_GetPCLK1Freq>
 8008a00:	4602      	mov	r2, r0
 8008a02:	4613      	mov	r3, r2
 8008a04:	009b      	lsls	r3, r3, #2
 8008a06:	4413      	add	r3, r2
 8008a08:	009a      	lsls	r2, r3, #2
 8008a0a:	441a      	add	r2, r3
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	685b      	ldr	r3, [r3, #4]
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a16:	4a32      	ldr	r2, [pc, #200]	; (8008ae0 <UART_SetConfig+0x22c>)
 8008a18:	fba2 2303 	umull	r2, r3, r2, r3
 8008a1c:	095b      	lsrs	r3, r3, #5
 8008a1e:	011c      	lsls	r4, r3, #4
 8008a20:	f7fe fa52 	bl	8006ec8 <HAL_RCC_GetPCLK1Freq>
 8008a24:	4602      	mov	r2, r0
 8008a26:	4613      	mov	r3, r2
 8008a28:	009b      	lsls	r3, r3, #2
 8008a2a:	4413      	add	r3, r2
 8008a2c:	009a      	lsls	r2, r3, #2
 8008a2e:	441a      	add	r2, r3
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	009b      	lsls	r3, r3, #2
 8008a36:	fbb2 f5f3 	udiv	r5, r2, r3
 8008a3a:	f7fe fa45 	bl	8006ec8 <HAL_RCC_GetPCLK1Freq>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	4613      	mov	r3, r2
 8008a42:	009b      	lsls	r3, r3, #2
 8008a44:	4413      	add	r3, r2
 8008a46:	009a      	lsls	r2, r3, #2
 8008a48:	441a      	add	r2, r3
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	009b      	lsls	r3, r3, #2
 8008a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a54:	4a22      	ldr	r2, [pc, #136]	; (8008ae0 <UART_SetConfig+0x22c>)
 8008a56:	fba2 2303 	umull	r2, r3, r2, r3
 8008a5a:	095b      	lsrs	r3, r3, #5
 8008a5c:	2264      	movs	r2, #100	; 0x64
 8008a5e:	fb02 f303 	mul.w	r3, r2, r3
 8008a62:	1aeb      	subs	r3, r5, r3
 8008a64:	011b      	lsls	r3, r3, #4
 8008a66:	3332      	adds	r3, #50	; 0x32
 8008a68:	4a1d      	ldr	r2, [pc, #116]	; (8008ae0 <UART_SetConfig+0x22c>)
 8008a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8008a6e:	095b      	lsrs	r3, r3, #5
 8008a70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008a74:	441c      	add	r4, r3
 8008a76:	f7fe fa27 	bl	8006ec8 <HAL_RCC_GetPCLK1Freq>
 8008a7a:	4602      	mov	r2, r0
 8008a7c:	4613      	mov	r3, r2
 8008a7e:	009b      	lsls	r3, r3, #2
 8008a80:	4413      	add	r3, r2
 8008a82:	009a      	lsls	r2, r3, #2
 8008a84:	441a      	add	r2, r3
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	685b      	ldr	r3, [r3, #4]
 8008a8a:	009b      	lsls	r3, r3, #2
 8008a8c:	fbb2 f5f3 	udiv	r5, r2, r3
 8008a90:	f7fe fa1a 	bl	8006ec8 <HAL_RCC_GetPCLK1Freq>
 8008a94:	4602      	mov	r2, r0
 8008a96:	4613      	mov	r3, r2
 8008a98:	009b      	lsls	r3, r3, #2
 8008a9a:	4413      	add	r3, r2
 8008a9c:	009a      	lsls	r2, r3, #2
 8008a9e:	441a      	add	r2, r3
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	685b      	ldr	r3, [r3, #4]
 8008aa4:	009b      	lsls	r3, r3, #2
 8008aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008aaa:	4a0d      	ldr	r2, [pc, #52]	; (8008ae0 <UART_SetConfig+0x22c>)
 8008aac:	fba2 2303 	umull	r2, r3, r2, r3
 8008ab0:	095b      	lsrs	r3, r3, #5
 8008ab2:	2264      	movs	r2, #100	; 0x64
 8008ab4:	fb02 f303 	mul.w	r3, r2, r3
 8008ab8:	1aeb      	subs	r3, r5, r3
 8008aba:	011b      	lsls	r3, r3, #4
 8008abc:	3332      	adds	r3, #50	; 0x32
 8008abe:	4a08      	ldr	r2, [pc, #32]	; (8008ae0 <UART_SetConfig+0x22c>)
 8008ac0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ac4:	095b      	lsrs	r3, r3, #5
 8008ac6:	f003 020f 	and.w	r2, r3, #15
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4422      	add	r2, r4
 8008ad0:	609a      	str	r2, [r3, #8]
}
 8008ad2:	bf00      	nop
 8008ad4:	3710      	adds	r7, #16
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bdb0      	pop	{r4, r5, r7, pc}
 8008ada:	bf00      	nop
 8008adc:	40013800 	.word	0x40013800
 8008ae0:	51eb851f 	.word	0x51eb851f

08008ae4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8008ae4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8008ae6:	e003      	b.n	8008af0 <LoopCopyDataInit>

08008ae8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8008ae8:	4b12      	ldr	r3, [pc, #72]	; (8008b34 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8008aea:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8008aec:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8008aee:	3104      	adds	r1, #4

08008af0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8008af0:	4811      	ldr	r0, [pc, #68]	; (8008b38 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8008af2:	4b12      	ldr	r3, [pc, #72]	; (8008b3c <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8008af4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8008af6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8008af8:	d3f6      	bcc.n	8008ae8 <CopyDataInit>
  ldr r2, =_sbss
 8008afa:	4a11      	ldr	r2, [pc, #68]	; (8008b40 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8008afc:	e002      	b.n	8008b04 <LoopFillZerobss>

08008afe <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8008afe:	2300      	movs	r3, #0
  str r3, [r2], #4
 8008b00:	f842 3b04 	str.w	r3, [r2], #4

08008b04 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8008b04:	4b0f      	ldr	r3, [pc, #60]	; (8008b44 <LoopPaintStack+0x30>)
  cmp r2, r3
 8008b06:	429a      	cmp	r2, r3
  bcc FillZerobss
 8008b08:	d3f9      	bcc.n	8008afe <FillZerobss>

  ldr r3, =0x55555555
 8008b0a:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8008b0e:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8008b12:	4a0c      	ldr	r2, [pc, #48]	; (8008b44 <LoopPaintStack+0x30>)

08008b14 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8008b14:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8008b18:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8008b1a:	d1fb      	bne.n	8008b14 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8008b1c:	f7fb ff0c 	bl	8004938 <SystemInit>
    bl  SystemCoreClockUpdate
 8008b20:	f7fb ff3e 	bl	80049a0 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8008b24:	f7fa faac 	bl	8003080 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8008b28:	f000 f816 	bl	8008b58 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8008b2c:	f7f8 ff6e 	bl	8001a0c <main>
  b Infinite_Loop
 8008b30:	f000 b80a 	b.w	8008b48 <Default_Handler>
  ldr r3, =_sidata
 8008b34:	08010ab4 	.word	0x08010ab4
  ldr r0, =_sdata
 8008b38:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8008b3c:	20000a14 	.word	0x20000a14
  ldr r2, =_sbss
 8008b40:	20000a14 	.word	0x20000a14
  ldr r3, = _ebss
 8008b44:	200010fc 	.word	0x200010fc

08008b48 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8008b48:	e7fe      	b.n	8008b48 <Default_Handler>
	...

08008b4c <__errno>:
 8008b4c:	4b01      	ldr	r3, [pc, #4]	; (8008b54 <__errno+0x8>)
 8008b4e:	6818      	ldr	r0, [r3, #0]
 8008b50:	4770      	bx	lr
 8008b52:	bf00      	nop
 8008b54:	20000064 	.word	0x20000064

08008b58 <__libc_init_array>:
 8008b58:	b570      	push	{r4, r5, r6, lr}
 8008b5a:	2600      	movs	r6, #0
 8008b5c:	4d0c      	ldr	r5, [pc, #48]	; (8008b90 <__libc_init_array+0x38>)
 8008b5e:	4c0d      	ldr	r4, [pc, #52]	; (8008b94 <__libc_init_array+0x3c>)
 8008b60:	1b64      	subs	r4, r4, r5
 8008b62:	10a4      	asrs	r4, r4, #2
 8008b64:	42a6      	cmp	r6, r4
 8008b66:	d109      	bne.n	8008b7c <__libc_init_array+0x24>
 8008b68:	f007 f8d4 	bl	800fd14 <_init>
 8008b6c:	2600      	movs	r6, #0
 8008b6e:	4d0a      	ldr	r5, [pc, #40]	; (8008b98 <__libc_init_array+0x40>)
 8008b70:	4c0a      	ldr	r4, [pc, #40]	; (8008b9c <__libc_init_array+0x44>)
 8008b72:	1b64      	subs	r4, r4, r5
 8008b74:	10a4      	asrs	r4, r4, #2
 8008b76:	42a6      	cmp	r6, r4
 8008b78:	d105      	bne.n	8008b86 <__libc_init_array+0x2e>
 8008b7a:	bd70      	pop	{r4, r5, r6, pc}
 8008b7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b80:	4798      	blx	r3
 8008b82:	3601      	adds	r6, #1
 8008b84:	e7ee      	b.n	8008b64 <__libc_init_array+0xc>
 8008b86:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b8a:	4798      	blx	r3
 8008b8c:	3601      	adds	r6, #1
 8008b8e:	e7f2      	b.n	8008b76 <__libc_init_array+0x1e>
 8008b90:	08010aa8 	.word	0x08010aa8
 8008b94:	08010aa8 	.word	0x08010aa8
 8008b98:	08010aa8 	.word	0x08010aa8
 8008b9c:	08010ab0 	.word	0x08010ab0

08008ba0 <malloc>:
 8008ba0:	4b02      	ldr	r3, [pc, #8]	; (8008bac <malloc+0xc>)
 8008ba2:	4601      	mov	r1, r0
 8008ba4:	6818      	ldr	r0, [r3, #0]
 8008ba6:	f000 b803 	b.w	8008bb0 <_malloc_r>
 8008baa:	bf00      	nop
 8008bac:	20000064 	.word	0x20000064

08008bb0 <_malloc_r>:
 8008bb0:	f101 030b 	add.w	r3, r1, #11
 8008bb4:	2b16      	cmp	r3, #22
 8008bb6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bba:	4605      	mov	r5, r0
 8008bbc:	d906      	bls.n	8008bcc <_malloc_r+0x1c>
 8008bbe:	f033 0707 	bics.w	r7, r3, #7
 8008bc2:	d504      	bpl.n	8008bce <_malloc_r+0x1e>
 8008bc4:	230c      	movs	r3, #12
 8008bc6:	602b      	str	r3, [r5, #0]
 8008bc8:	2400      	movs	r4, #0
 8008bca:	e1ae      	b.n	8008f2a <_malloc_r+0x37a>
 8008bcc:	2710      	movs	r7, #16
 8008bce:	42b9      	cmp	r1, r7
 8008bd0:	d8f8      	bhi.n	8008bc4 <_malloc_r+0x14>
 8008bd2:	4628      	mov	r0, r5
 8008bd4:	f000 fa36 	bl	8009044 <__malloc_lock>
 8008bd8:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8008bdc:	4ec3      	ldr	r6, [pc, #780]	; (8008eec <_malloc_r+0x33c>)
 8008bde:	d238      	bcs.n	8008c52 <_malloc_r+0xa2>
 8008be0:	f107 0208 	add.w	r2, r7, #8
 8008be4:	4432      	add	r2, r6
 8008be6:	6854      	ldr	r4, [r2, #4]
 8008be8:	f1a2 0108 	sub.w	r1, r2, #8
 8008bec:	428c      	cmp	r4, r1
 8008bee:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8008bf2:	d102      	bne.n	8008bfa <_malloc_r+0x4a>
 8008bf4:	68d4      	ldr	r4, [r2, #12]
 8008bf6:	42a2      	cmp	r2, r4
 8008bf8:	d010      	beq.n	8008c1c <_malloc_r+0x6c>
 8008bfa:	6863      	ldr	r3, [r4, #4]
 8008bfc:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8008c00:	f023 0303 	bic.w	r3, r3, #3
 8008c04:	60ca      	str	r2, [r1, #12]
 8008c06:	4423      	add	r3, r4
 8008c08:	6091      	str	r1, [r2, #8]
 8008c0a:	685a      	ldr	r2, [r3, #4]
 8008c0c:	f042 0201 	orr.w	r2, r2, #1
 8008c10:	605a      	str	r2, [r3, #4]
 8008c12:	4628      	mov	r0, r5
 8008c14:	f000 fa1c 	bl	8009050 <__malloc_unlock>
 8008c18:	3408      	adds	r4, #8
 8008c1a:	e186      	b.n	8008f2a <_malloc_r+0x37a>
 8008c1c:	3302      	adds	r3, #2
 8008c1e:	4ab4      	ldr	r2, [pc, #720]	; (8008ef0 <_malloc_r+0x340>)
 8008c20:	6934      	ldr	r4, [r6, #16]
 8008c22:	4611      	mov	r1, r2
 8008c24:	4294      	cmp	r4, r2
 8008c26:	d077      	beq.n	8008d18 <_malloc_r+0x168>
 8008c28:	6860      	ldr	r0, [r4, #4]
 8008c2a:	f020 0c03 	bic.w	ip, r0, #3
 8008c2e:	ebac 0007 	sub.w	r0, ip, r7
 8008c32:	280f      	cmp	r0, #15
 8008c34:	dd48      	ble.n	8008cc8 <_malloc_r+0x118>
 8008c36:	19e1      	adds	r1, r4, r7
 8008c38:	f040 0301 	orr.w	r3, r0, #1
 8008c3c:	f047 0701 	orr.w	r7, r7, #1
 8008c40:	6067      	str	r7, [r4, #4]
 8008c42:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8008c46:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8008c4a:	604b      	str	r3, [r1, #4]
 8008c4c:	f844 000c 	str.w	r0, [r4, ip]
 8008c50:	e7df      	b.n	8008c12 <_malloc_r+0x62>
 8008c52:	0a7b      	lsrs	r3, r7, #9
 8008c54:	d02a      	beq.n	8008cac <_malloc_r+0xfc>
 8008c56:	2b04      	cmp	r3, #4
 8008c58:	d812      	bhi.n	8008c80 <_malloc_r+0xd0>
 8008c5a:	09bb      	lsrs	r3, r7, #6
 8008c5c:	3338      	adds	r3, #56	; 0x38
 8008c5e:	1c5a      	adds	r2, r3, #1
 8008c60:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8008c64:	6854      	ldr	r4, [r2, #4]
 8008c66:	f1a2 0c08 	sub.w	ip, r2, #8
 8008c6a:	4564      	cmp	r4, ip
 8008c6c:	d006      	beq.n	8008c7c <_malloc_r+0xcc>
 8008c6e:	6862      	ldr	r2, [r4, #4]
 8008c70:	f022 0203 	bic.w	r2, r2, #3
 8008c74:	1bd0      	subs	r0, r2, r7
 8008c76:	280f      	cmp	r0, #15
 8008c78:	dd1c      	ble.n	8008cb4 <_malloc_r+0x104>
 8008c7a:	3b01      	subs	r3, #1
 8008c7c:	3301      	adds	r3, #1
 8008c7e:	e7ce      	b.n	8008c1e <_malloc_r+0x6e>
 8008c80:	2b14      	cmp	r3, #20
 8008c82:	d801      	bhi.n	8008c88 <_malloc_r+0xd8>
 8008c84:	335b      	adds	r3, #91	; 0x5b
 8008c86:	e7ea      	b.n	8008c5e <_malloc_r+0xae>
 8008c88:	2b54      	cmp	r3, #84	; 0x54
 8008c8a:	d802      	bhi.n	8008c92 <_malloc_r+0xe2>
 8008c8c:	0b3b      	lsrs	r3, r7, #12
 8008c8e:	336e      	adds	r3, #110	; 0x6e
 8008c90:	e7e5      	b.n	8008c5e <_malloc_r+0xae>
 8008c92:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8008c96:	d802      	bhi.n	8008c9e <_malloc_r+0xee>
 8008c98:	0bfb      	lsrs	r3, r7, #15
 8008c9a:	3377      	adds	r3, #119	; 0x77
 8008c9c:	e7df      	b.n	8008c5e <_malloc_r+0xae>
 8008c9e:	f240 5254 	movw	r2, #1364	; 0x554
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	d804      	bhi.n	8008cb0 <_malloc_r+0x100>
 8008ca6:	0cbb      	lsrs	r3, r7, #18
 8008ca8:	337c      	adds	r3, #124	; 0x7c
 8008caa:	e7d8      	b.n	8008c5e <_malloc_r+0xae>
 8008cac:	233f      	movs	r3, #63	; 0x3f
 8008cae:	e7d6      	b.n	8008c5e <_malloc_r+0xae>
 8008cb0:	237e      	movs	r3, #126	; 0x7e
 8008cb2:	e7d4      	b.n	8008c5e <_malloc_r+0xae>
 8008cb4:	2800      	cmp	r0, #0
 8008cb6:	68e1      	ldr	r1, [r4, #12]
 8008cb8:	db04      	blt.n	8008cc4 <_malloc_r+0x114>
 8008cba:	68a3      	ldr	r3, [r4, #8]
 8008cbc:	60d9      	str	r1, [r3, #12]
 8008cbe:	608b      	str	r3, [r1, #8]
 8008cc0:	18a3      	adds	r3, r4, r2
 8008cc2:	e7a2      	b.n	8008c0a <_malloc_r+0x5a>
 8008cc4:	460c      	mov	r4, r1
 8008cc6:	e7d0      	b.n	8008c6a <_malloc_r+0xba>
 8008cc8:	2800      	cmp	r0, #0
 8008cca:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8008cce:	db07      	blt.n	8008ce0 <_malloc_r+0x130>
 8008cd0:	44a4      	add	ip, r4
 8008cd2:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8008cd6:	f043 0301 	orr.w	r3, r3, #1
 8008cda:	f8cc 3004 	str.w	r3, [ip, #4]
 8008cde:	e798      	b.n	8008c12 <_malloc_r+0x62>
 8008ce0:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8008ce4:	6870      	ldr	r0, [r6, #4]
 8008ce6:	f080 809e 	bcs.w	8008e26 <_malloc_r+0x276>
 8008cea:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8008cee:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8008cf2:	f04f 0c01 	mov.w	ip, #1
 8008cf6:	fa0c fc0e 	lsl.w	ip, ip, lr
 8008cfa:	ea4c 0000 	orr.w	r0, ip, r0
 8008cfe:	3201      	adds	r2, #1
 8008d00:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8008d04:	6070      	str	r0, [r6, #4]
 8008d06:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8008d0a:	3808      	subs	r0, #8
 8008d0c:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8008d10:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8008d14:	f8cc 400c 	str.w	r4, [ip, #12]
 8008d18:	2001      	movs	r0, #1
 8008d1a:	109a      	asrs	r2, r3, #2
 8008d1c:	fa00 f202 	lsl.w	r2, r0, r2
 8008d20:	6870      	ldr	r0, [r6, #4]
 8008d22:	4290      	cmp	r0, r2
 8008d24:	d326      	bcc.n	8008d74 <_malloc_r+0x1c4>
 8008d26:	4210      	tst	r0, r2
 8008d28:	d106      	bne.n	8008d38 <_malloc_r+0x188>
 8008d2a:	f023 0303 	bic.w	r3, r3, #3
 8008d2e:	0052      	lsls	r2, r2, #1
 8008d30:	4210      	tst	r0, r2
 8008d32:	f103 0304 	add.w	r3, r3, #4
 8008d36:	d0fa      	beq.n	8008d2e <_malloc_r+0x17e>
 8008d38:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8008d3c:	46c1      	mov	r9, r8
 8008d3e:	469e      	mov	lr, r3
 8008d40:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8008d44:	454c      	cmp	r4, r9
 8008d46:	f040 80b3 	bne.w	8008eb0 <_malloc_r+0x300>
 8008d4a:	f10e 0e01 	add.w	lr, lr, #1
 8008d4e:	f01e 0f03 	tst.w	lr, #3
 8008d52:	f109 0908 	add.w	r9, r9, #8
 8008d56:	d1f3      	bne.n	8008d40 <_malloc_r+0x190>
 8008d58:	0798      	lsls	r0, r3, #30
 8008d5a:	f040 80ec 	bne.w	8008f36 <_malloc_r+0x386>
 8008d5e:	6873      	ldr	r3, [r6, #4]
 8008d60:	ea23 0302 	bic.w	r3, r3, r2
 8008d64:	6073      	str	r3, [r6, #4]
 8008d66:	6870      	ldr	r0, [r6, #4]
 8008d68:	0052      	lsls	r2, r2, #1
 8008d6a:	4290      	cmp	r0, r2
 8008d6c:	d302      	bcc.n	8008d74 <_malloc_r+0x1c4>
 8008d6e:	2a00      	cmp	r2, #0
 8008d70:	f040 80ed 	bne.w	8008f4e <_malloc_r+0x39e>
 8008d74:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8008d78:	f8db 1004 	ldr.w	r1, [fp, #4]
 8008d7c:	f021 0903 	bic.w	r9, r1, #3
 8008d80:	45b9      	cmp	r9, r7
 8008d82:	d304      	bcc.n	8008d8e <_malloc_r+0x1de>
 8008d84:	eba9 0207 	sub.w	r2, r9, r7
 8008d88:	2a0f      	cmp	r2, #15
 8008d8a:	f300 8148 	bgt.w	800901e <_malloc_r+0x46e>
 8008d8e:	4a59      	ldr	r2, [pc, #356]	; (8008ef4 <_malloc_r+0x344>)
 8008d90:	eb0b 0309 	add.w	r3, fp, r9
 8008d94:	6811      	ldr	r1, [r2, #0]
 8008d96:	2008      	movs	r0, #8
 8008d98:	3110      	adds	r1, #16
 8008d9a:	4439      	add	r1, r7
 8008d9c:	9301      	str	r3, [sp, #4]
 8008d9e:	9100      	str	r1, [sp, #0]
 8008da0:	f001 fc1c 	bl	800a5dc <sysconf>
 8008da4:	e9dd 1300 	ldrd	r1, r3, [sp]
 8008da8:	4680      	mov	r8, r0
 8008daa:	4a53      	ldr	r2, [pc, #332]	; (8008ef8 <_malloc_r+0x348>)
 8008dac:	6810      	ldr	r0, [r2, #0]
 8008dae:	3001      	adds	r0, #1
 8008db0:	bf1f      	itttt	ne
 8008db2:	f101 31ff 	addne.w	r1, r1, #4294967295
 8008db6:	4441      	addne	r1, r8
 8008db8:	f1c8 0000 	rsbne	r0, r8, #0
 8008dbc:	4001      	andne	r1, r0
 8008dbe:	4628      	mov	r0, r5
 8008dc0:	e9cd 1300 	strd	r1, r3, [sp]
 8008dc4:	f7fa f9f8 	bl	80031b8 <_sbrk_r>
 8008dc8:	1c42      	adds	r2, r0, #1
 8008dca:	4604      	mov	r4, r0
 8008dcc:	f000 80fb 	beq.w	8008fc6 <_malloc_r+0x416>
 8008dd0:	9b01      	ldr	r3, [sp, #4]
 8008dd2:	9900      	ldr	r1, [sp, #0]
 8008dd4:	4283      	cmp	r3, r0
 8008dd6:	4a48      	ldr	r2, [pc, #288]	; (8008ef8 <_malloc_r+0x348>)
 8008dd8:	d902      	bls.n	8008de0 <_malloc_r+0x230>
 8008dda:	45b3      	cmp	fp, r6
 8008ddc:	f040 80f3 	bne.w	8008fc6 <_malloc_r+0x416>
 8008de0:	f8df a120 	ldr.w	sl, [pc, #288]	; 8008f04 <_malloc_r+0x354>
 8008de4:	42a3      	cmp	r3, r4
 8008de6:	f8da 0000 	ldr.w	r0, [sl]
 8008dea:	f108 3cff 	add.w	ip, r8, #4294967295
 8008dee:	eb00 0e01 	add.w	lr, r0, r1
 8008df2:	f8ca e000 	str.w	lr, [sl]
 8008df6:	f040 80ac 	bne.w	8008f52 <_malloc_r+0x3a2>
 8008dfa:	ea13 0f0c 	tst.w	r3, ip
 8008dfe:	f040 80a8 	bne.w	8008f52 <_malloc_r+0x3a2>
 8008e02:	68b3      	ldr	r3, [r6, #8]
 8008e04:	4449      	add	r1, r9
 8008e06:	f041 0101 	orr.w	r1, r1, #1
 8008e0a:	6059      	str	r1, [r3, #4]
 8008e0c:	4a3b      	ldr	r2, [pc, #236]	; (8008efc <_malloc_r+0x34c>)
 8008e0e:	f8da 3000 	ldr.w	r3, [sl]
 8008e12:	6811      	ldr	r1, [r2, #0]
 8008e14:	428b      	cmp	r3, r1
 8008e16:	bf88      	it	hi
 8008e18:	6013      	strhi	r3, [r2, #0]
 8008e1a:	4a39      	ldr	r2, [pc, #228]	; (8008f00 <_malloc_r+0x350>)
 8008e1c:	6811      	ldr	r1, [r2, #0]
 8008e1e:	428b      	cmp	r3, r1
 8008e20:	bf88      	it	hi
 8008e22:	6013      	strhi	r3, [r2, #0]
 8008e24:	e0cf      	b.n	8008fc6 <_malloc_r+0x416>
 8008e26:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8008e2a:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8008e2e:	d218      	bcs.n	8008e62 <_malloc_r+0x2b2>
 8008e30:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8008e34:	3238      	adds	r2, #56	; 0x38
 8008e36:	f102 0e01 	add.w	lr, r2, #1
 8008e3a:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8008e3e:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8008e42:	45f0      	cmp	r8, lr
 8008e44:	d12b      	bne.n	8008e9e <_malloc_r+0x2ee>
 8008e46:	f04f 0c01 	mov.w	ip, #1
 8008e4a:	1092      	asrs	r2, r2, #2
 8008e4c:	fa0c f202 	lsl.w	r2, ip, r2
 8008e50:	4310      	orrs	r0, r2
 8008e52:	6070      	str	r0, [r6, #4]
 8008e54:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8008e58:	f8c8 4008 	str.w	r4, [r8, #8]
 8008e5c:	f8ce 400c 	str.w	r4, [lr, #12]
 8008e60:	e75a      	b.n	8008d18 <_malloc_r+0x168>
 8008e62:	2a14      	cmp	r2, #20
 8008e64:	d801      	bhi.n	8008e6a <_malloc_r+0x2ba>
 8008e66:	325b      	adds	r2, #91	; 0x5b
 8008e68:	e7e5      	b.n	8008e36 <_malloc_r+0x286>
 8008e6a:	2a54      	cmp	r2, #84	; 0x54
 8008e6c:	d803      	bhi.n	8008e76 <_malloc_r+0x2c6>
 8008e6e:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8008e72:	326e      	adds	r2, #110	; 0x6e
 8008e74:	e7df      	b.n	8008e36 <_malloc_r+0x286>
 8008e76:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008e7a:	d803      	bhi.n	8008e84 <_malloc_r+0x2d4>
 8008e7c:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8008e80:	3277      	adds	r2, #119	; 0x77
 8008e82:	e7d8      	b.n	8008e36 <_malloc_r+0x286>
 8008e84:	f240 5e54 	movw	lr, #1364	; 0x554
 8008e88:	4572      	cmp	r2, lr
 8008e8a:	bf96      	itet	ls
 8008e8c:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8008e90:	227e      	movhi	r2, #126	; 0x7e
 8008e92:	327c      	addls	r2, #124	; 0x7c
 8008e94:	e7cf      	b.n	8008e36 <_malloc_r+0x286>
 8008e96:	f8de e008 	ldr.w	lr, [lr, #8]
 8008e9a:	45f0      	cmp	r8, lr
 8008e9c:	d005      	beq.n	8008eaa <_malloc_r+0x2fa>
 8008e9e:	f8de 2004 	ldr.w	r2, [lr, #4]
 8008ea2:	f022 0203 	bic.w	r2, r2, #3
 8008ea6:	4562      	cmp	r2, ip
 8008ea8:	d8f5      	bhi.n	8008e96 <_malloc_r+0x2e6>
 8008eaa:	f8de 800c 	ldr.w	r8, [lr, #12]
 8008eae:	e7d1      	b.n	8008e54 <_malloc_r+0x2a4>
 8008eb0:	6860      	ldr	r0, [r4, #4]
 8008eb2:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8008eb6:	f020 0003 	bic.w	r0, r0, #3
 8008eba:	eba0 0a07 	sub.w	sl, r0, r7
 8008ebe:	f1ba 0f0f 	cmp.w	sl, #15
 8008ec2:	dd21      	ble.n	8008f08 <_malloc_r+0x358>
 8008ec4:	68a3      	ldr	r3, [r4, #8]
 8008ec6:	19e2      	adds	r2, r4, r7
 8008ec8:	f047 0701 	orr.w	r7, r7, #1
 8008ecc:	6067      	str	r7, [r4, #4]
 8008ece:	f8c3 c00c 	str.w	ip, [r3, #12]
 8008ed2:	f8cc 3008 	str.w	r3, [ip, #8]
 8008ed6:	f04a 0301 	orr.w	r3, sl, #1
 8008eda:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8008ede:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8008ee2:	6053      	str	r3, [r2, #4]
 8008ee4:	f844 a000 	str.w	sl, [r4, r0]
 8008ee8:	e693      	b.n	8008c12 <_malloc_r+0x62>
 8008eea:	bf00      	nop
 8008eec:	20000490 	.word	0x20000490
 8008ef0:	20000498 	.word	0x20000498
 8008ef4:	20001030 	.word	0x20001030
 8008ef8:	20000898 	.word	0x20000898
 8008efc:	20001028 	.word	0x20001028
 8008f00:	2000102c 	.word	0x2000102c
 8008f04:	20001000 	.word	0x20001000
 8008f08:	f1ba 0f00 	cmp.w	sl, #0
 8008f0c:	db11      	blt.n	8008f32 <_malloc_r+0x382>
 8008f0e:	4420      	add	r0, r4
 8008f10:	6843      	ldr	r3, [r0, #4]
 8008f12:	f043 0301 	orr.w	r3, r3, #1
 8008f16:	6043      	str	r3, [r0, #4]
 8008f18:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8008f1c:	4628      	mov	r0, r5
 8008f1e:	f8c3 c00c 	str.w	ip, [r3, #12]
 8008f22:	f8cc 3008 	str.w	r3, [ip, #8]
 8008f26:	f000 f893 	bl	8009050 <__malloc_unlock>
 8008f2a:	4620      	mov	r0, r4
 8008f2c:	b003      	add	sp, #12
 8008f2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f32:	4664      	mov	r4, ip
 8008f34:	e706      	b.n	8008d44 <_malloc_r+0x194>
 8008f36:	f858 0908 	ldr.w	r0, [r8], #-8
 8008f3a:	3b01      	subs	r3, #1
 8008f3c:	4540      	cmp	r0, r8
 8008f3e:	f43f af0b 	beq.w	8008d58 <_malloc_r+0x1a8>
 8008f42:	e710      	b.n	8008d66 <_malloc_r+0x1b6>
 8008f44:	3304      	adds	r3, #4
 8008f46:	0052      	lsls	r2, r2, #1
 8008f48:	4210      	tst	r0, r2
 8008f4a:	d0fb      	beq.n	8008f44 <_malloc_r+0x394>
 8008f4c:	e6f4      	b.n	8008d38 <_malloc_r+0x188>
 8008f4e:	4673      	mov	r3, lr
 8008f50:	e7fa      	b.n	8008f48 <_malloc_r+0x398>
 8008f52:	6810      	ldr	r0, [r2, #0]
 8008f54:	3001      	adds	r0, #1
 8008f56:	bf1b      	ittet	ne
 8008f58:	1ae3      	subne	r3, r4, r3
 8008f5a:	4473      	addne	r3, lr
 8008f5c:	6014      	streq	r4, [r2, #0]
 8008f5e:	f8ca 3000 	strne.w	r3, [sl]
 8008f62:	f014 0307 	ands.w	r3, r4, #7
 8008f66:	bf0e      	itee	eq
 8008f68:	4618      	moveq	r0, r3
 8008f6a:	f1c3 0008 	rsbne	r0, r3, #8
 8008f6e:	1824      	addne	r4, r4, r0
 8008f70:	1862      	adds	r2, r4, r1
 8008f72:	ea02 010c 	and.w	r1, r2, ip
 8008f76:	4480      	add	r8, r0
 8008f78:	eba8 0801 	sub.w	r8, r8, r1
 8008f7c:	ea08 080c 	and.w	r8, r8, ip
 8008f80:	4641      	mov	r1, r8
 8008f82:	4628      	mov	r0, r5
 8008f84:	9301      	str	r3, [sp, #4]
 8008f86:	9200      	str	r2, [sp, #0]
 8008f88:	f7fa f916 	bl	80031b8 <_sbrk_r>
 8008f8c:	1c43      	adds	r3, r0, #1
 8008f8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008f92:	d105      	bne.n	8008fa0 <_malloc_r+0x3f0>
 8008f94:	b32b      	cbz	r3, 8008fe2 <_malloc_r+0x432>
 8008f96:	f04f 0800 	mov.w	r8, #0
 8008f9a:	f1a3 0008 	sub.w	r0, r3, #8
 8008f9e:	4410      	add	r0, r2
 8008fa0:	f8da 2000 	ldr.w	r2, [sl]
 8008fa4:	1b00      	subs	r0, r0, r4
 8008fa6:	4440      	add	r0, r8
 8008fa8:	4442      	add	r2, r8
 8008faa:	f040 0001 	orr.w	r0, r0, #1
 8008fae:	45b3      	cmp	fp, r6
 8008fb0:	60b4      	str	r4, [r6, #8]
 8008fb2:	f8ca 2000 	str.w	r2, [sl]
 8008fb6:	6060      	str	r0, [r4, #4]
 8008fb8:	f43f af28 	beq.w	8008e0c <_malloc_r+0x25c>
 8008fbc:	f1b9 0f0f 	cmp.w	r9, #15
 8008fc0:	d812      	bhi.n	8008fe8 <_malloc_r+0x438>
 8008fc2:	2301      	movs	r3, #1
 8008fc4:	6063      	str	r3, [r4, #4]
 8008fc6:	68b3      	ldr	r3, [r6, #8]
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	f023 0303 	bic.w	r3, r3, #3
 8008fce:	42bb      	cmp	r3, r7
 8008fd0:	eba3 0207 	sub.w	r2, r3, r7
 8008fd4:	d301      	bcc.n	8008fda <_malloc_r+0x42a>
 8008fd6:	2a0f      	cmp	r2, #15
 8008fd8:	dc21      	bgt.n	800901e <_malloc_r+0x46e>
 8008fda:	4628      	mov	r0, r5
 8008fdc:	f000 f838 	bl	8009050 <__malloc_unlock>
 8008fe0:	e5f2      	b.n	8008bc8 <_malloc_r+0x18>
 8008fe2:	4610      	mov	r0, r2
 8008fe4:	4698      	mov	r8, r3
 8008fe6:	e7db      	b.n	8008fa0 <_malloc_r+0x3f0>
 8008fe8:	2205      	movs	r2, #5
 8008fea:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008fee:	f1a9 090c 	sub.w	r9, r9, #12
 8008ff2:	f029 0907 	bic.w	r9, r9, #7
 8008ff6:	f003 0301 	and.w	r3, r3, #1
 8008ffa:	ea43 0309 	orr.w	r3, r3, r9
 8008ffe:	f8cb 3004 	str.w	r3, [fp, #4]
 8009002:	f1b9 0f0f 	cmp.w	r9, #15
 8009006:	eb0b 0309 	add.w	r3, fp, r9
 800900a:	e9c3 2201 	strd	r2, r2, [r3, #4]
 800900e:	f67f aefd 	bls.w	8008e0c <_malloc_r+0x25c>
 8009012:	4628      	mov	r0, r5
 8009014:	f10b 0108 	add.w	r1, fp, #8
 8009018:	f003 fdc6 	bl	800cba8 <_free_r>
 800901c:	e6f6      	b.n	8008e0c <_malloc_r+0x25c>
 800901e:	68b4      	ldr	r4, [r6, #8]
 8009020:	f047 0301 	orr.w	r3, r7, #1
 8009024:	f042 0201 	orr.w	r2, r2, #1
 8009028:	4427      	add	r7, r4
 800902a:	6063      	str	r3, [r4, #4]
 800902c:	60b7      	str	r7, [r6, #8]
 800902e:	607a      	str	r2, [r7, #4]
 8009030:	e5ef      	b.n	8008c12 <_malloc_r+0x62>
 8009032:	bf00      	nop

08009034 <memset>:
 8009034:	4603      	mov	r3, r0
 8009036:	4402      	add	r2, r0
 8009038:	4293      	cmp	r3, r2
 800903a:	d100      	bne.n	800903e <memset+0xa>
 800903c:	4770      	bx	lr
 800903e:	f803 1b01 	strb.w	r1, [r3], #1
 8009042:	e7f9      	b.n	8009038 <memset+0x4>

08009044 <__malloc_lock>:
 8009044:	4801      	ldr	r0, [pc, #4]	; (800904c <__malloc_lock+0x8>)
 8009046:	f003 bfdf 	b.w	800d008 <__retarget_lock_acquire_recursive>
 800904a:	bf00      	nop
 800904c:	200010f0 	.word	0x200010f0

08009050 <__malloc_unlock>:
 8009050:	4801      	ldr	r0, [pc, #4]	; (8009058 <__malloc_unlock+0x8>)
 8009052:	f003 bfda 	b.w	800d00a <__retarget_lock_release_recursive>
 8009056:	bf00      	nop
 8009058:	200010f0 	.word	0x200010f0

0800905c <printf>:
 800905c:	b40f      	push	{r0, r1, r2, r3}
 800905e:	b507      	push	{r0, r1, r2, lr}
 8009060:	4906      	ldr	r1, [pc, #24]	; (800907c <printf+0x20>)
 8009062:	ab04      	add	r3, sp, #16
 8009064:	6808      	ldr	r0, [r1, #0]
 8009066:	f853 2b04 	ldr.w	r2, [r3], #4
 800906a:	6881      	ldr	r1, [r0, #8]
 800906c:	9301      	str	r3, [sp, #4]
 800906e:	f001 fac3 	bl	800a5f8 <_vfprintf_r>
 8009072:	b003      	add	sp, #12
 8009074:	f85d eb04 	ldr.w	lr, [sp], #4
 8009078:	b004      	add	sp, #16
 800907a:	4770      	bx	lr
 800907c:	20000064 	.word	0x20000064

08009080 <setvbuf>:
 8009080:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009084:	461d      	mov	r5, r3
 8009086:	4b59      	ldr	r3, [pc, #356]	; (80091ec <setvbuf+0x16c>)
 8009088:	4604      	mov	r4, r0
 800908a:	681f      	ldr	r7, [r3, #0]
 800908c:	460e      	mov	r6, r1
 800908e:	4690      	mov	r8, r2
 8009090:	b127      	cbz	r7, 800909c <setvbuf+0x1c>
 8009092:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009094:	b913      	cbnz	r3, 800909c <setvbuf+0x1c>
 8009096:	4638      	mov	r0, r7
 8009098:	f003 fcf6 	bl	800ca88 <__sinit>
 800909c:	f1b8 0f02 	cmp.w	r8, #2
 80090a0:	d006      	beq.n	80090b0 <setvbuf+0x30>
 80090a2:	f1b8 0f01 	cmp.w	r8, #1
 80090a6:	f200 809b 	bhi.w	80091e0 <setvbuf+0x160>
 80090aa:	2d00      	cmp	r5, #0
 80090ac:	f2c0 8098 	blt.w	80091e0 <setvbuf+0x160>
 80090b0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80090b2:	07db      	lsls	r3, r3, #31
 80090b4:	d405      	bmi.n	80090c2 <setvbuf+0x42>
 80090b6:	89a3      	ldrh	r3, [r4, #12]
 80090b8:	0598      	lsls	r0, r3, #22
 80090ba:	d402      	bmi.n	80090c2 <setvbuf+0x42>
 80090bc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80090be:	f003 ffa3 	bl	800d008 <__retarget_lock_acquire_recursive>
 80090c2:	4621      	mov	r1, r4
 80090c4:	4638      	mov	r0, r7
 80090c6:	f003 fc73 	bl	800c9b0 <_fflush_r>
 80090ca:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80090cc:	b141      	cbz	r1, 80090e0 <setvbuf+0x60>
 80090ce:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80090d2:	4299      	cmp	r1, r3
 80090d4:	d002      	beq.n	80090dc <setvbuf+0x5c>
 80090d6:	4638      	mov	r0, r7
 80090d8:	f003 fd66 	bl	800cba8 <_free_r>
 80090dc:	2300      	movs	r3, #0
 80090de:	6323      	str	r3, [r4, #48]	; 0x30
 80090e0:	2300      	movs	r3, #0
 80090e2:	61a3      	str	r3, [r4, #24]
 80090e4:	6063      	str	r3, [r4, #4]
 80090e6:	89a3      	ldrh	r3, [r4, #12]
 80090e8:	0619      	lsls	r1, r3, #24
 80090ea:	d503      	bpl.n	80090f4 <setvbuf+0x74>
 80090ec:	4638      	mov	r0, r7
 80090ee:	6921      	ldr	r1, [r4, #16]
 80090f0:	f003 fd5a 	bl	800cba8 <_free_r>
 80090f4:	89a3      	ldrh	r3, [r4, #12]
 80090f6:	f1b8 0f02 	cmp.w	r8, #2
 80090fa:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 80090fe:	f023 0303 	bic.w	r3, r3, #3
 8009102:	81a3      	strh	r3, [r4, #12]
 8009104:	d068      	beq.n	80091d8 <setvbuf+0x158>
 8009106:	ab01      	add	r3, sp, #4
 8009108:	466a      	mov	r2, sp
 800910a:	4621      	mov	r1, r4
 800910c:	4638      	mov	r0, r7
 800910e:	f003 ff7d 	bl	800d00c <__swhatbuf_r>
 8009112:	89a3      	ldrh	r3, [r4, #12]
 8009114:	4318      	orrs	r0, r3
 8009116:	81a0      	strh	r0, [r4, #12]
 8009118:	bb35      	cbnz	r5, 8009168 <setvbuf+0xe8>
 800911a:	9d00      	ldr	r5, [sp, #0]
 800911c:	4628      	mov	r0, r5
 800911e:	f7ff fd3f 	bl	8008ba0 <malloc>
 8009122:	4606      	mov	r6, r0
 8009124:	2800      	cmp	r0, #0
 8009126:	d152      	bne.n	80091ce <setvbuf+0x14e>
 8009128:	f8dd 9000 	ldr.w	r9, [sp]
 800912c:	45a9      	cmp	r9, r5
 800912e:	d147      	bne.n	80091c0 <setvbuf+0x140>
 8009130:	f04f 35ff 	mov.w	r5, #4294967295
 8009134:	2200      	movs	r2, #0
 8009136:	60a2      	str	r2, [r4, #8]
 8009138:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800913c:	6022      	str	r2, [r4, #0]
 800913e:	6122      	str	r2, [r4, #16]
 8009140:	2201      	movs	r2, #1
 8009142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009146:	6162      	str	r2, [r4, #20]
 8009148:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800914a:	f043 0302 	orr.w	r3, r3, #2
 800914e:	07d2      	lsls	r2, r2, #31
 8009150:	81a3      	strh	r3, [r4, #12]
 8009152:	d405      	bmi.n	8009160 <setvbuf+0xe0>
 8009154:	f413 7f00 	tst.w	r3, #512	; 0x200
 8009158:	d102      	bne.n	8009160 <setvbuf+0xe0>
 800915a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800915c:	f003 ff55 	bl	800d00a <__retarget_lock_release_recursive>
 8009160:	4628      	mov	r0, r5
 8009162:	b003      	add	sp, #12
 8009164:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009168:	2e00      	cmp	r6, #0
 800916a:	d0d7      	beq.n	800911c <setvbuf+0x9c>
 800916c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800916e:	b913      	cbnz	r3, 8009176 <setvbuf+0xf6>
 8009170:	4638      	mov	r0, r7
 8009172:	f003 fc89 	bl	800ca88 <__sinit>
 8009176:	9b00      	ldr	r3, [sp, #0]
 8009178:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800917c:	42ab      	cmp	r3, r5
 800917e:	bf18      	it	ne
 8009180:	89a3      	ldrhne	r3, [r4, #12]
 8009182:	6026      	str	r6, [r4, #0]
 8009184:	bf1c      	itt	ne
 8009186:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800918a:	81a3      	strhne	r3, [r4, #12]
 800918c:	f1b8 0f01 	cmp.w	r8, #1
 8009190:	bf02      	ittt	eq
 8009192:	89a3      	ldrheq	r3, [r4, #12]
 8009194:	f043 0301 	orreq.w	r3, r3, #1
 8009198:	81a3      	strheq	r3, [r4, #12]
 800919a:	89a2      	ldrh	r2, [r4, #12]
 800919c:	f012 0308 	ands.w	r3, r2, #8
 80091a0:	d01c      	beq.n	80091dc <setvbuf+0x15c>
 80091a2:	07d3      	lsls	r3, r2, #31
 80091a4:	bf41      	itttt	mi
 80091a6:	2300      	movmi	r3, #0
 80091a8:	426d      	negmi	r5, r5
 80091aa:	60a3      	strmi	r3, [r4, #8]
 80091ac:	61a5      	strmi	r5, [r4, #24]
 80091ae:	bf58      	it	pl
 80091b0:	60a5      	strpl	r5, [r4, #8]
 80091b2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80091b4:	f015 0501 	ands.w	r5, r5, #1
 80091b8:	d115      	bne.n	80091e6 <setvbuf+0x166>
 80091ba:	f412 7f00 	tst.w	r2, #512	; 0x200
 80091be:	e7cb      	b.n	8009158 <setvbuf+0xd8>
 80091c0:	4648      	mov	r0, r9
 80091c2:	f7ff fced 	bl	8008ba0 <malloc>
 80091c6:	4606      	mov	r6, r0
 80091c8:	2800      	cmp	r0, #0
 80091ca:	d0b1      	beq.n	8009130 <setvbuf+0xb0>
 80091cc:	464d      	mov	r5, r9
 80091ce:	89a3      	ldrh	r3, [r4, #12]
 80091d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091d4:	81a3      	strh	r3, [r4, #12]
 80091d6:	e7c9      	b.n	800916c <setvbuf+0xec>
 80091d8:	2500      	movs	r5, #0
 80091da:	e7ab      	b.n	8009134 <setvbuf+0xb4>
 80091dc:	60a3      	str	r3, [r4, #8]
 80091de:	e7e8      	b.n	80091b2 <setvbuf+0x132>
 80091e0:	f04f 35ff 	mov.w	r5, #4294967295
 80091e4:	e7bc      	b.n	8009160 <setvbuf+0xe0>
 80091e6:	2500      	movs	r5, #0
 80091e8:	e7ba      	b.n	8009160 <setvbuf+0xe0>
 80091ea:	bf00      	nop
 80091ec:	20000064 	.word	0x20000064

080091f0 <sprintf>:
 80091f0:	b40e      	push	{r1, r2, r3}
 80091f2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80091f6:	b500      	push	{lr}
 80091f8:	b09c      	sub	sp, #112	; 0x70
 80091fa:	ab1d      	add	r3, sp, #116	; 0x74
 80091fc:	9002      	str	r0, [sp, #8]
 80091fe:	9006      	str	r0, [sp, #24]
 8009200:	9107      	str	r1, [sp, #28]
 8009202:	9104      	str	r1, [sp, #16]
 8009204:	4808      	ldr	r0, [pc, #32]	; (8009228 <sprintf+0x38>)
 8009206:	4909      	ldr	r1, [pc, #36]	; (800922c <sprintf+0x3c>)
 8009208:	f853 2b04 	ldr.w	r2, [r3], #4
 800920c:	9105      	str	r1, [sp, #20]
 800920e:	6800      	ldr	r0, [r0, #0]
 8009210:	a902      	add	r1, sp, #8
 8009212:	9301      	str	r3, [sp, #4]
 8009214:	f000 f80c 	bl	8009230 <_svfprintf_r>
 8009218:	2200      	movs	r2, #0
 800921a:	9b02      	ldr	r3, [sp, #8]
 800921c:	701a      	strb	r2, [r3, #0]
 800921e:	b01c      	add	sp, #112	; 0x70
 8009220:	f85d eb04 	ldr.w	lr, [sp], #4
 8009224:	b003      	add	sp, #12
 8009226:	4770      	bx	lr
 8009228:	20000064 	.word	0x20000064
 800922c:	ffff0208 	.word	0xffff0208

08009230 <_svfprintf_r>:
 8009230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009234:	b0d3      	sub	sp, #332	; 0x14c
 8009236:	468b      	mov	fp, r1
 8009238:	9207      	str	r2, [sp, #28]
 800923a:	461e      	mov	r6, r3
 800923c:	4681      	mov	r9, r0
 800923e:	f003 fedd 	bl	800cffc <_localeconv_r>
 8009242:	6803      	ldr	r3, [r0, #0]
 8009244:	4618      	mov	r0, r3
 8009246:	9318      	str	r3, [sp, #96]	; 0x60
 8009248:	f7f6 ff82 	bl	8000150 <strlen>
 800924c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8009250:	9012      	str	r0, [sp, #72]	; 0x48
 8009252:	061a      	lsls	r2, r3, #24
 8009254:	d518      	bpl.n	8009288 <_svfprintf_r+0x58>
 8009256:	f8db 3010 	ldr.w	r3, [fp, #16]
 800925a:	b9ab      	cbnz	r3, 8009288 <_svfprintf_r+0x58>
 800925c:	2140      	movs	r1, #64	; 0x40
 800925e:	4648      	mov	r0, r9
 8009260:	f7ff fca6 	bl	8008bb0 <_malloc_r>
 8009264:	f8cb 0000 	str.w	r0, [fp]
 8009268:	f8cb 0010 	str.w	r0, [fp, #16]
 800926c:	b948      	cbnz	r0, 8009282 <_svfprintf_r+0x52>
 800926e:	230c      	movs	r3, #12
 8009270:	f8c9 3000 	str.w	r3, [r9]
 8009274:	f04f 33ff 	mov.w	r3, #4294967295
 8009278:	9313      	str	r3, [sp, #76]	; 0x4c
 800927a:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800927c:	b053      	add	sp, #332	; 0x14c
 800927e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009282:	2340      	movs	r3, #64	; 0x40
 8009284:	f8cb 3014 	str.w	r3, [fp, #20]
 8009288:	2500      	movs	r5, #0
 800928a:	2200      	movs	r2, #0
 800928c:	2300      	movs	r3, #0
 800928e:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8009292:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009296:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800929a:	ac29      	add	r4, sp, #164	; 0xa4
 800929c:	9426      	str	r4, [sp, #152]	; 0x98
 800929e:	9508      	str	r5, [sp, #32]
 80092a0:	950e      	str	r5, [sp, #56]	; 0x38
 80092a2:	9516      	str	r5, [sp, #88]	; 0x58
 80092a4:	9519      	str	r5, [sp, #100]	; 0x64
 80092a6:	9513      	str	r5, [sp, #76]	; 0x4c
 80092a8:	9b07      	ldr	r3, [sp, #28]
 80092aa:	461d      	mov	r5, r3
 80092ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80092b0:	b10a      	cbz	r2, 80092b6 <_svfprintf_r+0x86>
 80092b2:	2a25      	cmp	r2, #37	; 0x25
 80092b4:	d1f9      	bne.n	80092aa <_svfprintf_r+0x7a>
 80092b6:	9b07      	ldr	r3, [sp, #28]
 80092b8:	1aef      	subs	r7, r5, r3
 80092ba:	d00d      	beq.n	80092d8 <_svfprintf_r+0xa8>
 80092bc:	e9c4 3700 	strd	r3, r7, [r4]
 80092c0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80092c2:	443b      	add	r3, r7
 80092c4:	9328      	str	r3, [sp, #160]	; 0xa0
 80092c6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80092c8:	3301      	adds	r3, #1
 80092ca:	2b07      	cmp	r3, #7
 80092cc:	9327      	str	r3, [sp, #156]	; 0x9c
 80092ce:	dc78      	bgt.n	80093c2 <_svfprintf_r+0x192>
 80092d0:	3408      	adds	r4, #8
 80092d2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80092d4:	443b      	add	r3, r7
 80092d6:	9313      	str	r3, [sp, #76]	; 0x4c
 80092d8:	782b      	ldrb	r3, [r5, #0]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	f001 8142 	beq.w	800a564 <_svfprintf_r+0x1334>
 80092e0:	2300      	movs	r3, #0
 80092e2:	f04f 38ff 	mov.w	r8, #4294967295
 80092e6:	469a      	mov	sl, r3
 80092e8:	270a      	movs	r7, #10
 80092ea:	212b      	movs	r1, #43	; 0x2b
 80092ec:	3501      	adds	r5, #1
 80092ee:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80092f2:	9314      	str	r3, [sp, #80]	; 0x50
 80092f4:	462a      	mov	r2, r5
 80092f6:	f812 3b01 	ldrb.w	r3, [r2], #1
 80092fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80092fc:	920f      	str	r2, [sp, #60]	; 0x3c
 80092fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009300:	3b20      	subs	r3, #32
 8009302:	2b5a      	cmp	r3, #90	; 0x5a
 8009304:	f200 85a0 	bhi.w	8009e48 <_svfprintf_r+0xc18>
 8009308:	e8df f013 	tbh	[pc, r3, lsl #1]
 800930c:	059e007e 	.word	0x059e007e
 8009310:	0086059e 	.word	0x0086059e
 8009314:	059e059e 	.word	0x059e059e
 8009318:	0065059e 	.word	0x0065059e
 800931c:	059e059e 	.word	0x059e059e
 8009320:	00930089 	.word	0x00930089
 8009324:	0090059e 	.word	0x0090059e
 8009328:	059e0096 	.word	0x059e0096
 800932c:	00b300b0 	.word	0x00b300b0
 8009330:	00b300b3 	.word	0x00b300b3
 8009334:	00b300b3 	.word	0x00b300b3
 8009338:	00b300b3 	.word	0x00b300b3
 800933c:	00b300b3 	.word	0x00b300b3
 8009340:	059e059e 	.word	0x059e059e
 8009344:	059e059e 	.word	0x059e059e
 8009348:	059e059e 	.word	0x059e059e
 800934c:	011d059e 	.word	0x011d059e
 8009350:	00e0059e 	.word	0x00e0059e
 8009354:	011d00f3 	.word	0x011d00f3
 8009358:	011d011d 	.word	0x011d011d
 800935c:	059e059e 	.word	0x059e059e
 8009360:	059e059e 	.word	0x059e059e
 8009364:	059e00c3 	.word	0x059e00c3
 8009368:	0471059e 	.word	0x0471059e
 800936c:	059e059e 	.word	0x059e059e
 8009370:	04b8059e 	.word	0x04b8059e
 8009374:	04da059e 	.word	0x04da059e
 8009378:	059e059e 	.word	0x059e059e
 800937c:	059e04f9 	.word	0x059e04f9
 8009380:	059e059e 	.word	0x059e059e
 8009384:	059e059e 	.word	0x059e059e
 8009388:	059e059e 	.word	0x059e059e
 800938c:	011d059e 	.word	0x011d059e
 8009390:	00e0059e 	.word	0x00e0059e
 8009394:	011d00f5 	.word	0x011d00f5
 8009398:	011d011d 	.word	0x011d011d
 800939c:	00f500c6 	.word	0x00f500c6
 80093a0:	059e00da 	.word	0x059e00da
 80093a4:	059e00d3 	.word	0x059e00d3
 80093a8:	0473044e 	.word	0x0473044e
 80093ac:	00da04a7 	.word	0x00da04a7
 80093b0:	04b8059e 	.word	0x04b8059e
 80093b4:	04dc007c 	.word	0x04dc007c
 80093b8:	059e059e 	.word	0x059e059e
 80093bc:	059e0516 	.word	0x059e0516
 80093c0:	007c      	.short	0x007c
 80093c2:	4659      	mov	r1, fp
 80093c4:	4648      	mov	r0, r9
 80093c6:	aa26      	add	r2, sp, #152	; 0x98
 80093c8:	f004 fc2a 	bl	800dc20 <__ssprint_r>
 80093cc:	2800      	cmp	r0, #0
 80093ce:	f040 8128 	bne.w	8009622 <_svfprintf_r+0x3f2>
 80093d2:	ac29      	add	r4, sp, #164	; 0xa4
 80093d4:	e77d      	b.n	80092d2 <_svfprintf_r+0xa2>
 80093d6:	4648      	mov	r0, r9
 80093d8:	f003 fe10 	bl	800cffc <_localeconv_r>
 80093dc:	6843      	ldr	r3, [r0, #4]
 80093de:	4618      	mov	r0, r3
 80093e0:	9319      	str	r3, [sp, #100]	; 0x64
 80093e2:	f7f6 feb5 	bl	8000150 <strlen>
 80093e6:	9016      	str	r0, [sp, #88]	; 0x58
 80093e8:	4648      	mov	r0, r9
 80093ea:	f003 fe07 	bl	800cffc <_localeconv_r>
 80093ee:	6883      	ldr	r3, [r0, #8]
 80093f0:	212b      	movs	r1, #43	; 0x2b
 80093f2:	930e      	str	r3, [sp, #56]	; 0x38
 80093f4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80093f6:	b12b      	cbz	r3, 8009404 <_svfprintf_r+0x1d4>
 80093f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80093fa:	b11b      	cbz	r3, 8009404 <_svfprintf_r+0x1d4>
 80093fc:	781b      	ldrb	r3, [r3, #0]
 80093fe:	b10b      	cbz	r3, 8009404 <_svfprintf_r+0x1d4>
 8009400:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8009404:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009406:	e775      	b.n	80092f4 <_svfprintf_r+0xc4>
 8009408:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800940c:	2b00      	cmp	r3, #0
 800940e:	d1f9      	bne.n	8009404 <_svfprintf_r+0x1d4>
 8009410:	2320      	movs	r3, #32
 8009412:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009416:	e7f5      	b.n	8009404 <_svfprintf_r+0x1d4>
 8009418:	f04a 0a01 	orr.w	sl, sl, #1
 800941c:	e7f2      	b.n	8009404 <_svfprintf_r+0x1d4>
 800941e:	f856 3b04 	ldr.w	r3, [r6], #4
 8009422:	2b00      	cmp	r3, #0
 8009424:	9314      	str	r3, [sp, #80]	; 0x50
 8009426:	daed      	bge.n	8009404 <_svfprintf_r+0x1d4>
 8009428:	425b      	negs	r3, r3
 800942a:	9314      	str	r3, [sp, #80]	; 0x50
 800942c:	f04a 0a04 	orr.w	sl, sl, #4
 8009430:	e7e8      	b.n	8009404 <_svfprintf_r+0x1d4>
 8009432:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8009436:	e7e5      	b.n	8009404 <_svfprintf_r+0x1d4>
 8009438:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800943a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800943e:	2b2a      	cmp	r3, #42	; 0x2a
 8009440:	930b      	str	r3, [sp, #44]	; 0x2c
 8009442:	d110      	bne.n	8009466 <_svfprintf_r+0x236>
 8009444:	f856 0b04 	ldr.w	r0, [r6], #4
 8009448:	920f      	str	r2, [sp, #60]	; 0x3c
 800944a:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 800944e:	e7d9      	b.n	8009404 <_svfprintf_r+0x1d4>
 8009450:	fb07 3808 	mla	r8, r7, r8, r3
 8009454:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009458:	930b      	str	r3, [sp, #44]	; 0x2c
 800945a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800945c:	3b30      	subs	r3, #48	; 0x30
 800945e:	2b09      	cmp	r3, #9
 8009460:	d9f6      	bls.n	8009450 <_svfprintf_r+0x220>
 8009462:	920f      	str	r2, [sp, #60]	; 0x3c
 8009464:	e74b      	b.n	80092fe <_svfprintf_r+0xce>
 8009466:	f04f 0800 	mov.w	r8, #0
 800946a:	e7f6      	b.n	800945a <_svfprintf_r+0x22a>
 800946c:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8009470:	e7c8      	b.n	8009404 <_svfprintf_r+0x1d4>
 8009472:	2300      	movs	r3, #0
 8009474:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8009476:	9314      	str	r3, [sp, #80]	; 0x50
 8009478:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800947a:	9814      	ldr	r0, [sp, #80]	; 0x50
 800947c:	3b30      	subs	r3, #48	; 0x30
 800947e:	fb07 3300 	mla	r3, r7, r0, r3
 8009482:	9314      	str	r3, [sp, #80]	; 0x50
 8009484:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009488:	930b      	str	r3, [sp, #44]	; 0x2c
 800948a:	3b30      	subs	r3, #48	; 0x30
 800948c:	2b09      	cmp	r3, #9
 800948e:	d9f3      	bls.n	8009478 <_svfprintf_r+0x248>
 8009490:	e7e7      	b.n	8009462 <_svfprintf_r+0x232>
 8009492:	f04a 0a08 	orr.w	sl, sl, #8
 8009496:	e7b5      	b.n	8009404 <_svfprintf_r+0x1d4>
 8009498:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800949a:	781b      	ldrb	r3, [r3, #0]
 800949c:	2b68      	cmp	r3, #104	; 0x68
 800949e:	bf01      	itttt	eq
 80094a0:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 80094a2:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 80094a6:	3301      	addeq	r3, #1
 80094a8:	930f      	streq	r3, [sp, #60]	; 0x3c
 80094aa:	bf18      	it	ne
 80094ac:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 80094b0:	e7a8      	b.n	8009404 <_svfprintf_r+0x1d4>
 80094b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80094b4:	781b      	ldrb	r3, [r3, #0]
 80094b6:	2b6c      	cmp	r3, #108	; 0x6c
 80094b8:	d105      	bne.n	80094c6 <_svfprintf_r+0x296>
 80094ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80094bc:	3301      	adds	r3, #1
 80094be:	930f      	str	r3, [sp, #60]	; 0x3c
 80094c0:	f04a 0a20 	orr.w	sl, sl, #32
 80094c4:	e79e      	b.n	8009404 <_svfprintf_r+0x1d4>
 80094c6:	f04a 0a10 	orr.w	sl, sl, #16
 80094ca:	e79b      	b.n	8009404 <_svfprintf_r+0x1d4>
 80094cc:	4632      	mov	r2, r6
 80094ce:	2000      	movs	r0, #0
 80094d0:	f852 3b04 	ldr.w	r3, [r2], #4
 80094d4:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80094d8:	920a      	str	r2, [sp, #40]	; 0x28
 80094da:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80094de:	ab39      	add	r3, sp, #228	; 0xe4
 80094e0:	4607      	mov	r7, r0
 80094e2:	f04f 0801 	mov.w	r8, #1
 80094e6:	4606      	mov	r6, r0
 80094e8:	4605      	mov	r5, r0
 80094ea:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80094ee:	9307      	str	r3, [sp, #28]
 80094f0:	e1a9      	b.n	8009846 <_svfprintf_r+0x616>
 80094f2:	f04a 0a10 	orr.w	sl, sl, #16
 80094f6:	f01a 0f20 	tst.w	sl, #32
 80094fa:	d011      	beq.n	8009520 <_svfprintf_r+0x2f0>
 80094fc:	3607      	adds	r6, #7
 80094fe:	f026 0307 	bic.w	r3, r6, #7
 8009502:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009506:	930a      	str	r3, [sp, #40]	; 0x28
 8009508:	2e00      	cmp	r6, #0
 800950a:	f177 0300 	sbcs.w	r3, r7, #0
 800950e:	da05      	bge.n	800951c <_svfprintf_r+0x2ec>
 8009510:	232d      	movs	r3, #45	; 0x2d
 8009512:	4276      	negs	r6, r6
 8009514:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8009518:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800951c:	2301      	movs	r3, #1
 800951e:	e377      	b.n	8009c10 <_svfprintf_r+0x9e0>
 8009520:	1d33      	adds	r3, r6, #4
 8009522:	f01a 0f10 	tst.w	sl, #16
 8009526:	930a      	str	r3, [sp, #40]	; 0x28
 8009528:	d002      	beq.n	8009530 <_svfprintf_r+0x300>
 800952a:	6836      	ldr	r6, [r6, #0]
 800952c:	17f7      	asrs	r7, r6, #31
 800952e:	e7eb      	b.n	8009508 <_svfprintf_r+0x2d8>
 8009530:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009534:	6836      	ldr	r6, [r6, #0]
 8009536:	d001      	beq.n	800953c <_svfprintf_r+0x30c>
 8009538:	b236      	sxth	r6, r6
 800953a:	e7f7      	b.n	800952c <_svfprintf_r+0x2fc>
 800953c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009540:	bf18      	it	ne
 8009542:	b276      	sxtbne	r6, r6
 8009544:	e7f2      	b.n	800952c <_svfprintf_r+0x2fc>
 8009546:	3607      	adds	r6, #7
 8009548:	f026 0307 	bic.w	r3, r6, #7
 800954c:	4619      	mov	r1, r3
 800954e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8009552:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8009556:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800955a:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800955e:	910a      	str	r1, [sp, #40]	; 0x28
 8009560:	f04f 32ff 	mov.w	r2, #4294967295
 8009564:	4630      	mov	r0, r6
 8009566:	4629      	mov	r1, r5
 8009568:	4b32      	ldr	r3, [pc, #200]	; (8009634 <_svfprintf_r+0x404>)
 800956a:	f7f7 fa4f 	bl	8000a0c <__aeabi_dcmpun>
 800956e:	bb08      	cbnz	r0, 80095b4 <_svfprintf_r+0x384>
 8009570:	f04f 32ff 	mov.w	r2, #4294967295
 8009574:	4630      	mov	r0, r6
 8009576:	4629      	mov	r1, r5
 8009578:	4b2e      	ldr	r3, [pc, #184]	; (8009634 <_svfprintf_r+0x404>)
 800957a:	f7f7 fa29 	bl	80009d0 <__aeabi_dcmple>
 800957e:	b9c8      	cbnz	r0, 80095b4 <_svfprintf_r+0x384>
 8009580:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009584:	2200      	movs	r2, #0
 8009586:	2300      	movs	r3, #0
 8009588:	f7f7 fa18 	bl	80009bc <__aeabi_dcmplt>
 800958c:	b110      	cbz	r0, 8009594 <_svfprintf_r+0x364>
 800958e:	232d      	movs	r3, #45	; 0x2d
 8009590:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009594:	4a28      	ldr	r2, [pc, #160]	; (8009638 <_svfprintf_r+0x408>)
 8009596:	4829      	ldr	r0, [pc, #164]	; (800963c <_svfprintf_r+0x40c>)
 8009598:	4613      	mov	r3, r2
 800959a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800959c:	2700      	movs	r7, #0
 800959e:	2947      	cmp	r1, #71	; 0x47
 80095a0:	bfc8      	it	gt
 80095a2:	4603      	movgt	r3, r0
 80095a4:	f04f 0803 	mov.w	r8, #3
 80095a8:	9307      	str	r3, [sp, #28]
 80095aa:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 80095ae:	463e      	mov	r6, r7
 80095b0:	f000 bc24 	b.w	8009dfc <_svfprintf_r+0xbcc>
 80095b4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80095b8:	4610      	mov	r0, r2
 80095ba:	4619      	mov	r1, r3
 80095bc:	f7f7 fa26 	bl	8000a0c <__aeabi_dcmpun>
 80095c0:	4607      	mov	r7, r0
 80095c2:	b148      	cbz	r0, 80095d8 <_svfprintf_r+0x3a8>
 80095c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80095c6:	4a1e      	ldr	r2, [pc, #120]	; (8009640 <_svfprintf_r+0x410>)
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	bfb8      	it	lt
 80095cc:	232d      	movlt	r3, #45	; 0x2d
 80095ce:	481d      	ldr	r0, [pc, #116]	; (8009644 <_svfprintf_r+0x414>)
 80095d0:	bfb8      	it	lt
 80095d2:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80095d6:	e7df      	b.n	8009598 <_svfprintf_r+0x368>
 80095d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095da:	f023 0320 	bic.w	r3, r3, #32
 80095de:	2b41      	cmp	r3, #65	; 0x41
 80095e0:	930c      	str	r3, [sp, #48]	; 0x30
 80095e2:	d131      	bne.n	8009648 <_svfprintf_r+0x418>
 80095e4:	2330      	movs	r3, #48	; 0x30
 80095e6:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80095ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80095ec:	f04a 0a02 	orr.w	sl, sl, #2
 80095f0:	2b61      	cmp	r3, #97	; 0x61
 80095f2:	bf0c      	ite	eq
 80095f4:	2378      	moveq	r3, #120	; 0x78
 80095f6:	2358      	movne	r3, #88	; 0x58
 80095f8:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 80095fc:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8009600:	f340 81fa 	ble.w	80099f8 <_svfprintf_r+0x7c8>
 8009604:	4648      	mov	r0, r9
 8009606:	f108 0101 	add.w	r1, r8, #1
 800960a:	f7ff fad1 	bl	8008bb0 <_malloc_r>
 800960e:	9007      	str	r0, [sp, #28]
 8009610:	2800      	cmp	r0, #0
 8009612:	f040 81f4 	bne.w	80099fe <_svfprintf_r+0x7ce>
 8009616:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800961a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800961e:	f8ab 300c 	strh.w	r3, [fp, #12]
 8009622:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8009626:	f013 0f40 	tst.w	r3, #64	; 0x40
 800962a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800962c:	bf18      	it	ne
 800962e:	f04f 33ff 	movne.w	r3, #4294967295
 8009632:	e621      	b.n	8009278 <_svfprintf_r+0x48>
 8009634:	7fefffff 	.word	0x7fefffff
 8009638:	080106a4 	.word	0x080106a4
 800963c:	080106a8 	.word	0x080106a8
 8009640:	080106ac 	.word	0x080106ac
 8009644:	080106b0 	.word	0x080106b0
 8009648:	f1b8 3fff 	cmp.w	r8, #4294967295
 800964c:	f000 81d9 	beq.w	8009a02 <_svfprintf_r+0x7d2>
 8009650:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009652:	2b47      	cmp	r3, #71	; 0x47
 8009654:	d105      	bne.n	8009662 <_svfprintf_r+0x432>
 8009656:	f1b8 0f00 	cmp.w	r8, #0
 800965a:	d102      	bne.n	8009662 <_svfprintf_r+0x432>
 800965c:	4647      	mov	r7, r8
 800965e:	f04f 0801 	mov.w	r8, #1
 8009662:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8009666:	9315      	str	r3, [sp, #84]	; 0x54
 8009668:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800966a:	1e1d      	subs	r5, r3, #0
 800966c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800966e:	9308      	str	r3, [sp, #32]
 8009670:	bfb7      	itett	lt
 8009672:	462b      	movlt	r3, r5
 8009674:	2300      	movge	r3, #0
 8009676:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800967a:	232d      	movlt	r3, #45	; 0x2d
 800967c:	931c      	str	r3, [sp, #112]	; 0x70
 800967e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009680:	2b41      	cmp	r3, #65	; 0x41
 8009682:	f040 81d7 	bne.w	8009a34 <_svfprintf_r+0x804>
 8009686:	aa20      	add	r2, sp, #128	; 0x80
 8009688:	4629      	mov	r1, r5
 800968a:	9808      	ldr	r0, [sp, #32]
 800968c:	f004 fa3e 	bl	800db0c <frexp>
 8009690:	2200      	movs	r2, #0
 8009692:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8009696:	f7f6 ff1f 	bl	80004d8 <__aeabi_dmul>
 800969a:	4602      	mov	r2, r0
 800969c:	460b      	mov	r3, r1
 800969e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80096a2:	2200      	movs	r2, #0
 80096a4:	2300      	movs	r3, #0
 80096a6:	f7f7 f97f 	bl	80009a8 <__aeabi_dcmpeq>
 80096aa:	b108      	cbz	r0, 80096b0 <_svfprintf_r+0x480>
 80096ac:	2301      	movs	r3, #1
 80096ae:	9320      	str	r3, [sp, #128]	; 0x80
 80096b0:	4eb4      	ldr	r6, [pc, #720]	; (8009984 <_svfprintf_r+0x754>)
 80096b2:	4bb5      	ldr	r3, [pc, #724]	; (8009988 <_svfprintf_r+0x758>)
 80096b4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80096b6:	9d07      	ldr	r5, [sp, #28]
 80096b8:	2a61      	cmp	r2, #97	; 0x61
 80096ba:	bf18      	it	ne
 80096bc:	461e      	movne	r6, r3
 80096be:	9617      	str	r6, [sp, #92]	; 0x5c
 80096c0:	f108 36ff 	add.w	r6, r8, #4294967295
 80096c4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80096c8:	2200      	movs	r2, #0
 80096ca:	4bb0      	ldr	r3, [pc, #704]	; (800998c <_svfprintf_r+0x75c>)
 80096cc:	f7f6 ff04 	bl	80004d8 <__aeabi_dmul>
 80096d0:	4602      	mov	r2, r0
 80096d2:	460b      	mov	r3, r1
 80096d4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80096d8:	f7f7 f9ae 	bl	8000a38 <__aeabi_d2iz>
 80096dc:	901d      	str	r0, [sp, #116]	; 0x74
 80096de:	f7f6 fe91 	bl	8000404 <__aeabi_i2d>
 80096e2:	4602      	mov	r2, r0
 80096e4:	460b      	mov	r3, r1
 80096e6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80096ea:	f7f6 fd3d 	bl	8000168 <__aeabi_dsub>
 80096ee:	4602      	mov	r2, r0
 80096f0:	460b      	mov	r3, r1
 80096f2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80096f6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80096f8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80096fa:	960d      	str	r6, [sp, #52]	; 0x34
 80096fc:	5c9b      	ldrb	r3, [r3, r2]
 80096fe:	f805 3b01 	strb.w	r3, [r5], #1
 8009702:	1c73      	adds	r3, r6, #1
 8009704:	d006      	beq.n	8009714 <_svfprintf_r+0x4e4>
 8009706:	2200      	movs	r2, #0
 8009708:	2300      	movs	r3, #0
 800970a:	3e01      	subs	r6, #1
 800970c:	f7f7 f94c 	bl	80009a8 <__aeabi_dcmpeq>
 8009710:	2800      	cmp	r0, #0
 8009712:	d0d7      	beq.n	80096c4 <_svfprintf_r+0x494>
 8009714:	2200      	movs	r2, #0
 8009716:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800971a:	4b9d      	ldr	r3, [pc, #628]	; (8009990 <_svfprintf_r+0x760>)
 800971c:	f7f7 f96c 	bl	80009f8 <__aeabi_dcmpgt>
 8009720:	b960      	cbnz	r0, 800973c <_svfprintf_r+0x50c>
 8009722:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009726:	2200      	movs	r2, #0
 8009728:	4b99      	ldr	r3, [pc, #612]	; (8009990 <_svfprintf_r+0x760>)
 800972a:	f7f7 f93d 	bl	80009a8 <__aeabi_dcmpeq>
 800972e:	2800      	cmp	r0, #0
 8009730:	f000 817b 	beq.w	8009a2a <_svfprintf_r+0x7fa>
 8009734:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8009736:	07d8      	lsls	r0, r3, #31
 8009738:	f140 8177 	bpl.w	8009a2a <_svfprintf_r+0x7fa>
 800973c:	2030      	movs	r0, #48	; 0x30
 800973e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009740:	9524      	str	r5, [sp, #144]	; 0x90
 8009742:	7bd9      	ldrb	r1, [r3, #15]
 8009744:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009746:	1e53      	subs	r3, r2, #1
 8009748:	9324      	str	r3, [sp, #144]	; 0x90
 800974a:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800974e:	428b      	cmp	r3, r1
 8009750:	f000 815a 	beq.w	8009a08 <_svfprintf_r+0x7d8>
 8009754:	2b39      	cmp	r3, #57	; 0x39
 8009756:	bf0b      	itete	eq
 8009758:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800975a:	3301      	addne	r3, #1
 800975c:	7a9b      	ldrbeq	r3, [r3, #10]
 800975e:	b2db      	uxtbne	r3, r3
 8009760:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009764:	9b07      	ldr	r3, [sp, #28]
 8009766:	1aeb      	subs	r3, r5, r3
 8009768:	9308      	str	r3, [sp, #32]
 800976a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800976c:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800976e:	2b47      	cmp	r3, #71	; 0x47
 8009770:	f040 81ad 	bne.w	8009ace <_svfprintf_r+0x89e>
 8009774:	1ce9      	adds	r1, r5, #3
 8009776:	db02      	blt.n	800977e <_svfprintf_r+0x54e>
 8009778:	45a8      	cmp	r8, r5
 800977a:	f280 81cf 	bge.w	8009b1c <_svfprintf_r+0x8ec>
 800977e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009780:	3b02      	subs	r3, #2
 8009782:	930b      	str	r3, [sp, #44]	; 0x2c
 8009784:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009786:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800978a:	f021 0120 	bic.w	r1, r1, #32
 800978e:	2941      	cmp	r1, #65	; 0x41
 8009790:	bf08      	it	eq
 8009792:	320f      	addeq	r2, #15
 8009794:	f105 33ff 	add.w	r3, r5, #4294967295
 8009798:	bf06      	itte	eq
 800979a:	b2d2      	uxtbeq	r2, r2
 800979c:	2101      	moveq	r1, #1
 800979e:	2100      	movne	r1, #0
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80097a6:	bfb4      	ite	lt
 80097a8:	222d      	movlt	r2, #45	; 0x2d
 80097aa:	222b      	movge	r2, #43	; 0x2b
 80097ac:	9320      	str	r3, [sp, #128]	; 0x80
 80097ae:	bfb8      	it	lt
 80097b0:	f1c5 0301 	rsblt	r3, r5, #1
 80097b4:	2b09      	cmp	r3, #9
 80097b6:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80097ba:	f340 819e 	ble.w	8009afa <_svfprintf_r+0x8ca>
 80097be:	260a      	movs	r6, #10
 80097c0:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80097c4:	fb93 f5f6 	sdiv	r5, r3, r6
 80097c8:	4611      	mov	r1, r2
 80097ca:	fb06 3015 	mls	r0, r6, r5, r3
 80097ce:	3030      	adds	r0, #48	; 0x30
 80097d0:	f801 0c01 	strb.w	r0, [r1, #-1]
 80097d4:	4618      	mov	r0, r3
 80097d6:	2863      	cmp	r0, #99	; 0x63
 80097d8:	462b      	mov	r3, r5
 80097da:	f102 32ff 	add.w	r2, r2, #4294967295
 80097de:	dcf1      	bgt.n	80097c4 <_svfprintf_r+0x594>
 80097e0:	3330      	adds	r3, #48	; 0x30
 80097e2:	1e88      	subs	r0, r1, #2
 80097e4:	f802 3c01 	strb.w	r3, [r2, #-1]
 80097e8:	4603      	mov	r3, r0
 80097ea:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80097ee:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80097f2:	42ab      	cmp	r3, r5
 80097f4:	f0c0 817c 	bcc.w	8009af0 <_svfprintf_r+0x8c0>
 80097f8:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 80097fc:	1a52      	subs	r2, r2, r1
 80097fe:	42a8      	cmp	r0, r5
 8009800:	bf88      	it	hi
 8009802:	2200      	movhi	r2, #0
 8009804:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8009808:	441a      	add	r2, r3
 800980a:	ab22      	add	r3, sp, #136	; 0x88
 800980c:	1ad3      	subs	r3, r2, r3
 800980e:	9a08      	ldr	r2, [sp, #32]
 8009810:	931a      	str	r3, [sp, #104]	; 0x68
 8009812:	2a01      	cmp	r2, #1
 8009814:	eb03 0802 	add.w	r8, r3, r2
 8009818:	dc02      	bgt.n	8009820 <_svfprintf_r+0x5f0>
 800981a:	f01a 0f01 	tst.w	sl, #1
 800981e:	d001      	beq.n	8009824 <_svfprintf_r+0x5f4>
 8009820:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009822:	4498      	add	r8, r3
 8009824:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 8009828:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800982c:	9315      	str	r3, [sp, #84]	; 0x54
 800982e:	2300      	movs	r3, #0
 8009830:	461d      	mov	r5, r3
 8009832:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009836:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8009838:	b113      	cbz	r3, 8009840 <_svfprintf_r+0x610>
 800983a:	232d      	movs	r3, #45	; 0x2d
 800983c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8009840:	2600      	movs	r6, #0
 8009842:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 8009846:	4546      	cmp	r6, r8
 8009848:	4633      	mov	r3, r6
 800984a:	bfb8      	it	lt
 800984c:	4643      	movlt	r3, r8
 800984e:	9315      	str	r3, [sp, #84]	; 0x54
 8009850:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8009854:	b113      	cbz	r3, 800985c <_svfprintf_r+0x62c>
 8009856:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009858:	3301      	adds	r3, #1
 800985a:	9315      	str	r3, [sp, #84]	; 0x54
 800985c:	f01a 0302 	ands.w	r3, sl, #2
 8009860:	931c      	str	r3, [sp, #112]	; 0x70
 8009862:	bf1e      	ittt	ne
 8009864:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8009866:	3302      	addne	r3, #2
 8009868:	9315      	strne	r3, [sp, #84]	; 0x54
 800986a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800986e:	931d      	str	r3, [sp, #116]	; 0x74
 8009870:	d121      	bne.n	80098b6 <_svfprintf_r+0x686>
 8009872:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009876:	1a9b      	subs	r3, r3, r2
 8009878:	2b00      	cmp	r3, #0
 800987a:	9317      	str	r3, [sp, #92]	; 0x5c
 800987c:	dd1b      	ble.n	80098b6 <_svfprintf_r+0x686>
 800987e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009882:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009884:	3301      	adds	r3, #1
 8009886:	2810      	cmp	r0, #16
 8009888:	4842      	ldr	r0, [pc, #264]	; (8009994 <_svfprintf_r+0x764>)
 800988a:	f104 0108 	add.w	r1, r4, #8
 800988e:	6020      	str	r0, [r4, #0]
 8009890:	f300 82e6 	bgt.w	8009e60 <_svfprintf_r+0xc30>
 8009894:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009896:	2b07      	cmp	r3, #7
 8009898:	4402      	add	r2, r0
 800989a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800989e:	6060      	str	r0, [r4, #4]
 80098a0:	f340 82f3 	ble.w	8009e8a <_svfprintf_r+0xc5a>
 80098a4:	4659      	mov	r1, fp
 80098a6:	4648      	mov	r0, r9
 80098a8:	aa26      	add	r2, sp, #152	; 0x98
 80098aa:	f004 f9b9 	bl	800dc20 <__ssprint_r>
 80098ae:	2800      	cmp	r0, #0
 80098b0:	f040 8636 	bne.w	800a520 <_svfprintf_r+0x12f0>
 80098b4:	ac29      	add	r4, sp, #164	; 0xa4
 80098b6:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80098ba:	b173      	cbz	r3, 80098da <_svfprintf_r+0x6aa>
 80098bc:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80098c0:	6023      	str	r3, [r4, #0]
 80098c2:	2301      	movs	r3, #1
 80098c4:	6063      	str	r3, [r4, #4]
 80098c6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80098c8:	3301      	adds	r3, #1
 80098ca:	9328      	str	r3, [sp, #160]	; 0xa0
 80098cc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80098ce:	3301      	adds	r3, #1
 80098d0:	2b07      	cmp	r3, #7
 80098d2:	9327      	str	r3, [sp, #156]	; 0x9c
 80098d4:	f300 82db 	bgt.w	8009e8e <_svfprintf_r+0xc5e>
 80098d8:	3408      	adds	r4, #8
 80098da:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80098dc:	b16b      	cbz	r3, 80098fa <_svfprintf_r+0x6ca>
 80098de:	ab1f      	add	r3, sp, #124	; 0x7c
 80098e0:	6023      	str	r3, [r4, #0]
 80098e2:	2302      	movs	r3, #2
 80098e4:	6063      	str	r3, [r4, #4]
 80098e6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80098e8:	3302      	adds	r3, #2
 80098ea:	9328      	str	r3, [sp, #160]	; 0xa0
 80098ec:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80098ee:	3301      	adds	r3, #1
 80098f0:	2b07      	cmp	r3, #7
 80098f2:	9327      	str	r3, [sp, #156]	; 0x9c
 80098f4:	f300 82d5 	bgt.w	8009ea2 <_svfprintf_r+0xc72>
 80098f8:	3408      	adds	r4, #8
 80098fa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80098fc:	2b80      	cmp	r3, #128	; 0x80
 80098fe:	d121      	bne.n	8009944 <_svfprintf_r+0x714>
 8009900:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8009904:	1a9b      	subs	r3, r3, r2
 8009906:	2b00      	cmp	r3, #0
 8009908:	9317      	str	r3, [sp, #92]	; 0x5c
 800990a:	dd1b      	ble.n	8009944 <_svfprintf_r+0x714>
 800990c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009910:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009912:	3301      	adds	r3, #1
 8009914:	2810      	cmp	r0, #16
 8009916:	4820      	ldr	r0, [pc, #128]	; (8009998 <_svfprintf_r+0x768>)
 8009918:	f104 0108 	add.w	r1, r4, #8
 800991c:	6020      	str	r0, [r4, #0]
 800991e:	f300 82ca 	bgt.w	8009eb6 <_svfprintf_r+0xc86>
 8009922:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009924:	2b07      	cmp	r3, #7
 8009926:	4402      	add	r2, r0
 8009928:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800992c:	6060      	str	r0, [r4, #4]
 800992e:	f340 82d7 	ble.w	8009ee0 <_svfprintf_r+0xcb0>
 8009932:	4659      	mov	r1, fp
 8009934:	4648      	mov	r0, r9
 8009936:	aa26      	add	r2, sp, #152	; 0x98
 8009938:	f004 f972 	bl	800dc20 <__ssprint_r>
 800993c:	2800      	cmp	r0, #0
 800993e:	f040 85ef 	bne.w	800a520 <_svfprintf_r+0x12f0>
 8009942:	ac29      	add	r4, sp, #164	; 0xa4
 8009944:	eba6 0608 	sub.w	r6, r6, r8
 8009948:	2e00      	cmp	r6, #0
 800994a:	dd27      	ble.n	800999c <_svfprintf_r+0x76c>
 800994c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009950:	4811      	ldr	r0, [pc, #68]	; (8009998 <_svfprintf_r+0x768>)
 8009952:	2e10      	cmp	r6, #16
 8009954:	f103 0301 	add.w	r3, r3, #1
 8009958:	f104 0108 	add.w	r1, r4, #8
 800995c:	6020      	str	r0, [r4, #0]
 800995e:	f300 82c1 	bgt.w	8009ee4 <_svfprintf_r+0xcb4>
 8009962:	6066      	str	r6, [r4, #4]
 8009964:	2b07      	cmp	r3, #7
 8009966:	4416      	add	r6, r2
 8009968:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800996c:	f340 82cd 	ble.w	8009f0a <_svfprintf_r+0xcda>
 8009970:	4659      	mov	r1, fp
 8009972:	4648      	mov	r0, r9
 8009974:	aa26      	add	r2, sp, #152	; 0x98
 8009976:	f004 f953 	bl	800dc20 <__ssprint_r>
 800997a:	2800      	cmp	r0, #0
 800997c:	f040 85d0 	bne.w	800a520 <_svfprintf_r+0x12f0>
 8009980:	ac29      	add	r4, sp, #164	; 0xa4
 8009982:	e00b      	b.n	800999c <_svfprintf_r+0x76c>
 8009984:	080106b4 	.word	0x080106b4
 8009988:	080106c5 	.word	0x080106c5
 800998c:	40300000 	.word	0x40300000
 8009990:	3fe00000 	.word	0x3fe00000
 8009994:	080106d8 	.word	0x080106d8
 8009998:	080106e8 	.word	0x080106e8
 800999c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80099a0:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80099a2:	f040 82b9 	bne.w	8009f18 <_svfprintf_r+0xce8>
 80099a6:	9b07      	ldr	r3, [sp, #28]
 80099a8:	4446      	add	r6, r8
 80099aa:	e9c4 3800 	strd	r3, r8, [r4]
 80099ae:	9628      	str	r6, [sp, #160]	; 0xa0
 80099b0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80099b2:	3301      	adds	r3, #1
 80099b4:	2b07      	cmp	r3, #7
 80099b6:	9327      	str	r3, [sp, #156]	; 0x9c
 80099b8:	f300 82f4 	bgt.w	8009fa4 <_svfprintf_r+0xd74>
 80099bc:	3408      	adds	r4, #8
 80099be:	f01a 0f04 	tst.w	sl, #4
 80099c2:	f040 858e 	bne.w	800a4e2 <_svfprintf_r+0x12b2>
 80099c6:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80099ca:	9915      	ldr	r1, [sp, #84]	; 0x54
 80099cc:	428a      	cmp	r2, r1
 80099ce:	bfac      	ite	ge
 80099d0:	189b      	addge	r3, r3, r2
 80099d2:	185b      	addlt	r3, r3, r1
 80099d4:	9313      	str	r3, [sp, #76]	; 0x4c
 80099d6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80099d8:	b13b      	cbz	r3, 80099ea <_svfprintf_r+0x7ba>
 80099da:	4659      	mov	r1, fp
 80099dc:	4648      	mov	r0, r9
 80099de:	aa26      	add	r2, sp, #152	; 0x98
 80099e0:	f004 f91e 	bl	800dc20 <__ssprint_r>
 80099e4:	2800      	cmp	r0, #0
 80099e6:	f040 859b 	bne.w	800a520 <_svfprintf_r+0x12f0>
 80099ea:	2300      	movs	r3, #0
 80099ec:	9327      	str	r3, [sp, #156]	; 0x9c
 80099ee:	2f00      	cmp	r7, #0
 80099f0:	f040 85b2 	bne.w	800a558 <_svfprintf_r+0x1328>
 80099f4:	ac29      	add	r4, sp, #164	; 0xa4
 80099f6:	e0e3      	b.n	8009bc0 <_svfprintf_r+0x990>
 80099f8:	ab39      	add	r3, sp, #228	; 0xe4
 80099fa:	9307      	str	r3, [sp, #28]
 80099fc:	e631      	b.n	8009662 <_svfprintf_r+0x432>
 80099fe:	9f07      	ldr	r7, [sp, #28]
 8009a00:	e62f      	b.n	8009662 <_svfprintf_r+0x432>
 8009a02:	f04f 0806 	mov.w	r8, #6
 8009a06:	e62c      	b.n	8009662 <_svfprintf_r+0x432>
 8009a08:	f802 0c01 	strb.w	r0, [r2, #-1]
 8009a0c:	e69a      	b.n	8009744 <_svfprintf_r+0x514>
 8009a0e:	f803 0b01 	strb.w	r0, [r3], #1
 8009a12:	1aca      	subs	r2, r1, r3
 8009a14:	2a00      	cmp	r2, #0
 8009a16:	dafa      	bge.n	8009a0e <_svfprintf_r+0x7de>
 8009a18:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009a1a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a1c:	3201      	adds	r2, #1
 8009a1e:	f103 0301 	add.w	r3, r3, #1
 8009a22:	bfb8      	it	lt
 8009a24:	2300      	movlt	r3, #0
 8009a26:	441d      	add	r5, r3
 8009a28:	e69c      	b.n	8009764 <_svfprintf_r+0x534>
 8009a2a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009a2c:	462b      	mov	r3, r5
 8009a2e:	2030      	movs	r0, #48	; 0x30
 8009a30:	18a9      	adds	r1, r5, r2
 8009a32:	e7ee      	b.n	8009a12 <_svfprintf_r+0x7e2>
 8009a34:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a36:	2b46      	cmp	r3, #70	; 0x46
 8009a38:	d005      	beq.n	8009a46 <_svfprintf_r+0x816>
 8009a3a:	2b45      	cmp	r3, #69	; 0x45
 8009a3c:	d11b      	bne.n	8009a76 <_svfprintf_r+0x846>
 8009a3e:	f108 0601 	add.w	r6, r8, #1
 8009a42:	2302      	movs	r3, #2
 8009a44:	e001      	b.n	8009a4a <_svfprintf_r+0x81a>
 8009a46:	4646      	mov	r6, r8
 8009a48:	2303      	movs	r3, #3
 8009a4a:	aa24      	add	r2, sp, #144	; 0x90
 8009a4c:	9204      	str	r2, [sp, #16]
 8009a4e:	aa21      	add	r2, sp, #132	; 0x84
 8009a50:	9203      	str	r2, [sp, #12]
 8009a52:	aa20      	add	r2, sp, #128	; 0x80
 8009a54:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8009a58:	9300      	str	r3, [sp, #0]
 8009a5a:	4648      	mov	r0, r9
 8009a5c:	462b      	mov	r3, r5
 8009a5e:	9a08      	ldr	r2, [sp, #32]
 8009a60:	f002 f95a 	bl	800bd18 <_dtoa_r>
 8009a64:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a66:	9007      	str	r0, [sp, #28]
 8009a68:	2b47      	cmp	r3, #71	; 0x47
 8009a6a:	d106      	bne.n	8009a7a <_svfprintf_r+0x84a>
 8009a6c:	f01a 0f01 	tst.w	sl, #1
 8009a70:	d103      	bne.n	8009a7a <_svfprintf_r+0x84a>
 8009a72:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8009a74:	e676      	b.n	8009764 <_svfprintf_r+0x534>
 8009a76:	4646      	mov	r6, r8
 8009a78:	e7e3      	b.n	8009a42 <_svfprintf_r+0x812>
 8009a7a:	9b07      	ldr	r3, [sp, #28]
 8009a7c:	4433      	add	r3, r6
 8009a7e:	930d      	str	r3, [sp, #52]	; 0x34
 8009a80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a82:	2b46      	cmp	r3, #70	; 0x46
 8009a84:	d111      	bne.n	8009aaa <_svfprintf_r+0x87a>
 8009a86:	9b07      	ldr	r3, [sp, #28]
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	2b30      	cmp	r3, #48	; 0x30
 8009a8c:	d109      	bne.n	8009aa2 <_svfprintf_r+0x872>
 8009a8e:	2200      	movs	r2, #0
 8009a90:	2300      	movs	r3, #0
 8009a92:	4629      	mov	r1, r5
 8009a94:	9808      	ldr	r0, [sp, #32]
 8009a96:	f7f6 ff87 	bl	80009a8 <__aeabi_dcmpeq>
 8009a9a:	b910      	cbnz	r0, 8009aa2 <_svfprintf_r+0x872>
 8009a9c:	f1c6 0601 	rsb	r6, r6, #1
 8009aa0:	9620      	str	r6, [sp, #128]	; 0x80
 8009aa2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009aa4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009aa6:	441a      	add	r2, r3
 8009aa8:	920d      	str	r2, [sp, #52]	; 0x34
 8009aaa:	2200      	movs	r2, #0
 8009aac:	2300      	movs	r3, #0
 8009aae:	4629      	mov	r1, r5
 8009ab0:	9808      	ldr	r0, [sp, #32]
 8009ab2:	f7f6 ff79 	bl	80009a8 <__aeabi_dcmpeq>
 8009ab6:	b108      	cbz	r0, 8009abc <_svfprintf_r+0x88c>
 8009ab8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009aba:	9324      	str	r3, [sp, #144]	; 0x90
 8009abc:	2230      	movs	r2, #48	; 0x30
 8009abe:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009ac0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009ac2:	4299      	cmp	r1, r3
 8009ac4:	d9d5      	bls.n	8009a72 <_svfprintf_r+0x842>
 8009ac6:	1c59      	adds	r1, r3, #1
 8009ac8:	9124      	str	r1, [sp, #144]	; 0x90
 8009aca:	701a      	strb	r2, [r3, #0]
 8009acc:	e7f7      	b.n	8009abe <_svfprintf_r+0x88e>
 8009ace:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009ad0:	2b46      	cmp	r3, #70	; 0x46
 8009ad2:	f47f ae57 	bne.w	8009784 <_svfprintf_r+0x554>
 8009ad6:	f00a 0301 	and.w	r3, sl, #1
 8009ada:	2d00      	cmp	r5, #0
 8009adc:	ea43 0308 	orr.w	r3, r3, r8
 8009ae0:	dd18      	ble.n	8009b14 <_svfprintf_r+0x8e4>
 8009ae2:	b383      	cbz	r3, 8009b46 <_svfprintf_r+0x916>
 8009ae4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009ae6:	18eb      	adds	r3, r5, r3
 8009ae8:	4498      	add	r8, r3
 8009aea:	2366      	movs	r3, #102	; 0x66
 8009aec:	930b      	str	r3, [sp, #44]	; 0x2c
 8009aee:	e030      	b.n	8009b52 <_svfprintf_r+0x922>
 8009af0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8009af4:	f802 6b01 	strb.w	r6, [r2], #1
 8009af8:	e67b      	b.n	80097f2 <_svfprintf_r+0x5c2>
 8009afa:	b941      	cbnz	r1, 8009b0e <_svfprintf_r+0x8de>
 8009afc:	2230      	movs	r2, #48	; 0x30
 8009afe:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8009b02:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8009b06:	3330      	adds	r3, #48	; 0x30
 8009b08:	f802 3b01 	strb.w	r3, [r2], #1
 8009b0c:	e67d      	b.n	800980a <_svfprintf_r+0x5da>
 8009b0e:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8009b12:	e7f8      	b.n	8009b06 <_svfprintf_r+0x8d6>
 8009b14:	b1cb      	cbz	r3, 8009b4a <_svfprintf_r+0x91a>
 8009b16:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b18:	3301      	adds	r3, #1
 8009b1a:	e7e5      	b.n	8009ae8 <_svfprintf_r+0x8b8>
 8009b1c:	9b08      	ldr	r3, [sp, #32]
 8009b1e:	429d      	cmp	r5, r3
 8009b20:	db07      	blt.n	8009b32 <_svfprintf_r+0x902>
 8009b22:	f01a 0f01 	tst.w	sl, #1
 8009b26:	d029      	beq.n	8009b7c <_svfprintf_r+0x94c>
 8009b28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009b2a:	eb05 0803 	add.w	r8, r5, r3
 8009b2e:	2367      	movs	r3, #103	; 0x67
 8009b30:	e7dc      	b.n	8009aec <_svfprintf_r+0x8bc>
 8009b32:	9b08      	ldr	r3, [sp, #32]
 8009b34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009b36:	2d00      	cmp	r5, #0
 8009b38:	eb03 0802 	add.w	r8, r3, r2
 8009b3c:	dcf7      	bgt.n	8009b2e <_svfprintf_r+0x8fe>
 8009b3e:	f1c5 0301 	rsb	r3, r5, #1
 8009b42:	4498      	add	r8, r3
 8009b44:	e7f3      	b.n	8009b2e <_svfprintf_r+0x8fe>
 8009b46:	46a8      	mov	r8, r5
 8009b48:	e7cf      	b.n	8009aea <_svfprintf_r+0x8ba>
 8009b4a:	2366      	movs	r3, #102	; 0x66
 8009b4c:	f04f 0801 	mov.w	r8, #1
 8009b50:	930b      	str	r3, [sp, #44]	; 0x2c
 8009b52:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8009b56:	930d      	str	r3, [sp, #52]	; 0x34
 8009b58:	d023      	beq.n	8009ba2 <_svfprintf_r+0x972>
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	2d00      	cmp	r5, #0
 8009b5e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8009b62:	f77f ae68 	ble.w	8009836 <_svfprintf_r+0x606>
 8009b66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b68:	781b      	ldrb	r3, [r3, #0]
 8009b6a:	2bff      	cmp	r3, #255	; 0xff
 8009b6c:	d108      	bne.n	8009b80 <_svfprintf_r+0x950>
 8009b6e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009b72:	4413      	add	r3, r2
 8009b74:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009b76:	fb02 8803 	mla	r8, r2, r3, r8
 8009b7a:	e65c      	b.n	8009836 <_svfprintf_r+0x606>
 8009b7c:	46a8      	mov	r8, r5
 8009b7e:	e7d6      	b.n	8009b2e <_svfprintf_r+0x8fe>
 8009b80:	42ab      	cmp	r3, r5
 8009b82:	daf4      	bge.n	8009b6e <_svfprintf_r+0x93e>
 8009b84:	1aed      	subs	r5, r5, r3
 8009b86:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b88:	785b      	ldrb	r3, [r3, #1]
 8009b8a:	b133      	cbz	r3, 8009b9a <_svfprintf_r+0x96a>
 8009b8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009b8e:	3301      	adds	r3, #1
 8009b90:	930d      	str	r3, [sp, #52]	; 0x34
 8009b92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009b94:	3301      	adds	r3, #1
 8009b96:	930e      	str	r3, [sp, #56]	; 0x38
 8009b98:	e7e5      	b.n	8009b66 <_svfprintf_r+0x936>
 8009b9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009b9c:	3301      	adds	r3, #1
 8009b9e:	930c      	str	r3, [sp, #48]	; 0x30
 8009ba0:	e7e1      	b.n	8009b66 <_svfprintf_r+0x936>
 8009ba2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009ba4:	930c      	str	r3, [sp, #48]	; 0x30
 8009ba6:	e646      	b.n	8009836 <_svfprintf_r+0x606>
 8009ba8:	4632      	mov	r2, r6
 8009baa:	f852 3b04 	ldr.w	r3, [r2], #4
 8009bae:	f01a 0f20 	tst.w	sl, #32
 8009bb2:	920a      	str	r2, [sp, #40]	; 0x28
 8009bb4:	d009      	beq.n	8009bca <_svfprintf_r+0x99a>
 8009bb6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009bb8:	4610      	mov	r0, r2
 8009bba:	17d1      	asrs	r1, r2, #31
 8009bbc:	e9c3 0100 	strd	r0, r1, [r3]
 8009bc0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009bc2:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8009bc4:	9307      	str	r3, [sp, #28]
 8009bc6:	f7ff bb6f 	b.w	80092a8 <_svfprintf_r+0x78>
 8009bca:	f01a 0f10 	tst.w	sl, #16
 8009bce:	d002      	beq.n	8009bd6 <_svfprintf_r+0x9a6>
 8009bd0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009bd2:	601a      	str	r2, [r3, #0]
 8009bd4:	e7f4      	b.n	8009bc0 <_svfprintf_r+0x990>
 8009bd6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009bda:	d002      	beq.n	8009be2 <_svfprintf_r+0x9b2>
 8009bdc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009bde:	801a      	strh	r2, [r3, #0]
 8009be0:	e7ee      	b.n	8009bc0 <_svfprintf_r+0x990>
 8009be2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009be6:	d0f3      	beq.n	8009bd0 <_svfprintf_r+0x9a0>
 8009be8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009bea:	701a      	strb	r2, [r3, #0]
 8009bec:	e7e8      	b.n	8009bc0 <_svfprintf_r+0x990>
 8009bee:	f04a 0a10 	orr.w	sl, sl, #16
 8009bf2:	f01a 0f20 	tst.w	sl, #32
 8009bf6:	d01e      	beq.n	8009c36 <_svfprintf_r+0xa06>
 8009bf8:	3607      	adds	r6, #7
 8009bfa:	f026 0307 	bic.w	r3, r6, #7
 8009bfe:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009c02:	930a      	str	r3, [sp, #40]	; 0x28
 8009c04:	2300      	movs	r3, #0
 8009c06:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8009c10:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009c14:	f000 84b1 	beq.w	800a57a <_svfprintf_r+0x134a>
 8009c18:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8009c1c:	920c      	str	r2, [sp, #48]	; 0x30
 8009c1e:	ea56 0207 	orrs.w	r2, r6, r7
 8009c22:	f040 84b0 	bne.w	800a586 <_svfprintf_r+0x1356>
 8009c26:	f1b8 0f00 	cmp.w	r8, #0
 8009c2a:	f000 8103 	beq.w	8009e34 <_svfprintf_r+0xc04>
 8009c2e:	2b01      	cmp	r3, #1
 8009c30:	f040 84ac 	bne.w	800a58c <_svfprintf_r+0x135c>
 8009c34:	e098      	b.n	8009d68 <_svfprintf_r+0xb38>
 8009c36:	1d33      	adds	r3, r6, #4
 8009c38:	f01a 0f10 	tst.w	sl, #16
 8009c3c:	930a      	str	r3, [sp, #40]	; 0x28
 8009c3e:	d001      	beq.n	8009c44 <_svfprintf_r+0xa14>
 8009c40:	6836      	ldr	r6, [r6, #0]
 8009c42:	e003      	b.n	8009c4c <_svfprintf_r+0xa1c>
 8009c44:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009c48:	d002      	beq.n	8009c50 <_svfprintf_r+0xa20>
 8009c4a:	8836      	ldrh	r6, [r6, #0]
 8009c4c:	2700      	movs	r7, #0
 8009c4e:	e7d9      	b.n	8009c04 <_svfprintf_r+0x9d4>
 8009c50:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009c54:	d0f4      	beq.n	8009c40 <_svfprintf_r+0xa10>
 8009c56:	7836      	ldrb	r6, [r6, #0]
 8009c58:	e7f8      	b.n	8009c4c <_svfprintf_r+0xa1c>
 8009c5a:	4633      	mov	r3, r6
 8009c5c:	f853 6b04 	ldr.w	r6, [r3], #4
 8009c60:	2278      	movs	r2, #120	; 0x78
 8009c62:	930a      	str	r3, [sp, #40]	; 0x28
 8009c64:	f647 0330 	movw	r3, #30768	; 0x7830
 8009c68:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8009c6c:	4ba8      	ldr	r3, [pc, #672]	; (8009f10 <_svfprintf_r+0xce0>)
 8009c6e:	2700      	movs	r7, #0
 8009c70:	931b      	str	r3, [sp, #108]	; 0x6c
 8009c72:	f04a 0a02 	orr.w	sl, sl, #2
 8009c76:	2302      	movs	r3, #2
 8009c78:	920b      	str	r2, [sp, #44]	; 0x2c
 8009c7a:	e7c6      	b.n	8009c0a <_svfprintf_r+0x9da>
 8009c7c:	4632      	mov	r2, r6
 8009c7e:	2500      	movs	r5, #0
 8009c80:	f852 3b04 	ldr.w	r3, [r2], #4
 8009c84:	f1b8 3fff 	cmp.w	r8, #4294967295
 8009c88:	9307      	str	r3, [sp, #28]
 8009c8a:	920a      	str	r2, [sp, #40]	; 0x28
 8009c8c:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8009c90:	d010      	beq.n	8009cb4 <_svfprintf_r+0xa84>
 8009c92:	4642      	mov	r2, r8
 8009c94:	4629      	mov	r1, r5
 8009c96:	9807      	ldr	r0, [sp, #28]
 8009c98:	f003 fa24 	bl	800d0e4 <memchr>
 8009c9c:	4607      	mov	r7, r0
 8009c9e:	2800      	cmp	r0, #0
 8009ca0:	f43f ac85 	beq.w	80095ae <_svfprintf_r+0x37e>
 8009ca4:	9b07      	ldr	r3, [sp, #28]
 8009ca6:	462f      	mov	r7, r5
 8009ca8:	462e      	mov	r6, r5
 8009caa:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8009cae:	eba0 0803 	sub.w	r8, r0, r3
 8009cb2:	e5c8      	b.n	8009846 <_svfprintf_r+0x616>
 8009cb4:	9807      	ldr	r0, [sp, #28]
 8009cb6:	f7f6 fa4b 	bl	8000150 <strlen>
 8009cba:	462f      	mov	r7, r5
 8009cbc:	4680      	mov	r8, r0
 8009cbe:	e476      	b.n	80095ae <_svfprintf_r+0x37e>
 8009cc0:	f04a 0a10 	orr.w	sl, sl, #16
 8009cc4:	f01a 0f20 	tst.w	sl, #32
 8009cc8:	d007      	beq.n	8009cda <_svfprintf_r+0xaaa>
 8009cca:	3607      	adds	r6, #7
 8009ccc:	f026 0307 	bic.w	r3, r6, #7
 8009cd0:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009cd4:	930a      	str	r3, [sp, #40]	; 0x28
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	e797      	b.n	8009c0a <_svfprintf_r+0x9da>
 8009cda:	1d33      	adds	r3, r6, #4
 8009cdc:	f01a 0f10 	tst.w	sl, #16
 8009ce0:	930a      	str	r3, [sp, #40]	; 0x28
 8009ce2:	d001      	beq.n	8009ce8 <_svfprintf_r+0xab8>
 8009ce4:	6836      	ldr	r6, [r6, #0]
 8009ce6:	e003      	b.n	8009cf0 <_svfprintf_r+0xac0>
 8009ce8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009cec:	d002      	beq.n	8009cf4 <_svfprintf_r+0xac4>
 8009cee:	8836      	ldrh	r6, [r6, #0]
 8009cf0:	2700      	movs	r7, #0
 8009cf2:	e7f0      	b.n	8009cd6 <_svfprintf_r+0xaa6>
 8009cf4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009cf8:	d0f4      	beq.n	8009ce4 <_svfprintf_r+0xab4>
 8009cfa:	7836      	ldrb	r6, [r6, #0]
 8009cfc:	e7f8      	b.n	8009cf0 <_svfprintf_r+0xac0>
 8009cfe:	4b85      	ldr	r3, [pc, #532]	; (8009f14 <_svfprintf_r+0xce4>)
 8009d00:	f01a 0f20 	tst.w	sl, #32
 8009d04:	931b      	str	r3, [sp, #108]	; 0x6c
 8009d06:	d019      	beq.n	8009d3c <_svfprintf_r+0xb0c>
 8009d08:	3607      	adds	r6, #7
 8009d0a:	f026 0307 	bic.w	r3, r6, #7
 8009d0e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8009d12:	930a      	str	r3, [sp, #40]	; 0x28
 8009d14:	f01a 0f01 	tst.w	sl, #1
 8009d18:	d00a      	beq.n	8009d30 <_svfprintf_r+0xb00>
 8009d1a:	ea56 0307 	orrs.w	r3, r6, r7
 8009d1e:	d007      	beq.n	8009d30 <_svfprintf_r+0xb00>
 8009d20:	2330      	movs	r3, #48	; 0x30
 8009d22:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8009d26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d28:	f04a 0a02 	orr.w	sl, sl, #2
 8009d2c:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8009d30:	2302      	movs	r3, #2
 8009d32:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8009d36:	e768      	b.n	8009c0a <_svfprintf_r+0x9da>
 8009d38:	4b75      	ldr	r3, [pc, #468]	; (8009f10 <_svfprintf_r+0xce0>)
 8009d3a:	e7e1      	b.n	8009d00 <_svfprintf_r+0xad0>
 8009d3c:	1d33      	adds	r3, r6, #4
 8009d3e:	f01a 0f10 	tst.w	sl, #16
 8009d42:	930a      	str	r3, [sp, #40]	; 0x28
 8009d44:	d001      	beq.n	8009d4a <_svfprintf_r+0xb1a>
 8009d46:	6836      	ldr	r6, [r6, #0]
 8009d48:	e003      	b.n	8009d52 <_svfprintf_r+0xb22>
 8009d4a:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8009d4e:	d002      	beq.n	8009d56 <_svfprintf_r+0xb26>
 8009d50:	8836      	ldrh	r6, [r6, #0]
 8009d52:	2700      	movs	r7, #0
 8009d54:	e7de      	b.n	8009d14 <_svfprintf_r+0xae4>
 8009d56:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8009d5a:	d0f4      	beq.n	8009d46 <_svfprintf_r+0xb16>
 8009d5c:	7836      	ldrb	r6, [r6, #0]
 8009d5e:	e7f8      	b.n	8009d52 <_svfprintf_r+0xb22>
 8009d60:	2f00      	cmp	r7, #0
 8009d62:	bf08      	it	eq
 8009d64:	2e0a      	cmpeq	r6, #10
 8009d66:	d206      	bcs.n	8009d76 <_svfprintf_r+0xb46>
 8009d68:	3630      	adds	r6, #48	; 0x30
 8009d6a:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8009d6e:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8009d72:	f000 bc2d 	b.w	800a5d0 <_svfprintf_r+0x13a0>
 8009d76:	2300      	movs	r3, #0
 8009d78:	9308      	str	r3, [sp, #32]
 8009d7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009d7c:	ad52      	add	r5, sp, #328	; 0x148
 8009d7e:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8009d82:	1e6b      	subs	r3, r5, #1
 8009d84:	9307      	str	r3, [sp, #28]
 8009d86:	220a      	movs	r2, #10
 8009d88:	2300      	movs	r3, #0
 8009d8a:	4630      	mov	r0, r6
 8009d8c:	4639      	mov	r1, r7
 8009d8e:	f7f7 fa0f 	bl	80011b0 <__aeabi_uldivmod>
 8009d92:	9b08      	ldr	r3, [sp, #32]
 8009d94:	3230      	adds	r2, #48	; 0x30
 8009d96:	3301      	adds	r3, #1
 8009d98:	f805 2c01 	strb.w	r2, [r5, #-1]
 8009d9c:	9308      	str	r3, [sp, #32]
 8009d9e:	f1ba 0f00 	cmp.w	sl, #0
 8009da2:	d019      	beq.n	8009dd8 <_svfprintf_r+0xba8>
 8009da4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009da6:	9a08      	ldr	r2, [sp, #32]
 8009da8:	781b      	ldrb	r3, [r3, #0]
 8009daa:	429a      	cmp	r2, r3
 8009dac:	d114      	bne.n	8009dd8 <_svfprintf_r+0xba8>
 8009dae:	2aff      	cmp	r2, #255	; 0xff
 8009db0:	d012      	beq.n	8009dd8 <_svfprintf_r+0xba8>
 8009db2:	2f00      	cmp	r7, #0
 8009db4:	bf08      	it	eq
 8009db6:	2e0a      	cmpeq	r6, #10
 8009db8:	d30e      	bcc.n	8009dd8 <_svfprintf_r+0xba8>
 8009dba:	9b07      	ldr	r3, [sp, #28]
 8009dbc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009dbe:	9919      	ldr	r1, [sp, #100]	; 0x64
 8009dc0:	1a9b      	subs	r3, r3, r2
 8009dc2:	4618      	mov	r0, r3
 8009dc4:	9307      	str	r3, [sp, #28]
 8009dc6:	f003 ff18 	bl	800dbfa <strncpy>
 8009dca:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009dcc:	785d      	ldrb	r5, [r3, #1]
 8009dce:	b1ed      	cbz	r5, 8009e0c <_svfprintf_r+0xbdc>
 8009dd0:	3301      	adds	r3, #1
 8009dd2:	930e      	str	r3, [sp, #56]	; 0x38
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	9308      	str	r3, [sp, #32]
 8009dd8:	220a      	movs	r2, #10
 8009dda:	2300      	movs	r3, #0
 8009ddc:	4630      	mov	r0, r6
 8009dde:	4639      	mov	r1, r7
 8009de0:	f7f7 f9e6 	bl	80011b0 <__aeabi_uldivmod>
 8009de4:	2f00      	cmp	r7, #0
 8009de6:	bf08      	it	eq
 8009de8:	2e0a      	cmpeq	r6, #10
 8009dea:	d20b      	bcs.n	8009e04 <_svfprintf_r+0xbd4>
 8009dec:	2700      	movs	r7, #0
 8009dee:	9b07      	ldr	r3, [sp, #28]
 8009df0:	aa52      	add	r2, sp, #328	; 0x148
 8009df2:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009df6:	4646      	mov	r6, r8
 8009df8:	eba2 0803 	sub.w	r8, r2, r3
 8009dfc:	463d      	mov	r5, r7
 8009dfe:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8009e02:	e520      	b.n	8009846 <_svfprintf_r+0x616>
 8009e04:	4606      	mov	r6, r0
 8009e06:	460f      	mov	r7, r1
 8009e08:	9d07      	ldr	r5, [sp, #28]
 8009e0a:	e7ba      	b.n	8009d82 <_svfprintf_r+0xb52>
 8009e0c:	9508      	str	r5, [sp, #32]
 8009e0e:	e7e3      	b.n	8009dd8 <_svfprintf_r+0xba8>
 8009e10:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8009e12:	f006 030f 	and.w	r3, r6, #15
 8009e16:	5cd3      	ldrb	r3, [r2, r3]
 8009e18:	9a07      	ldr	r2, [sp, #28]
 8009e1a:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8009e1e:	0933      	lsrs	r3, r6, #4
 8009e20:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8009e24:	9207      	str	r2, [sp, #28]
 8009e26:	093a      	lsrs	r2, r7, #4
 8009e28:	461e      	mov	r6, r3
 8009e2a:	4617      	mov	r7, r2
 8009e2c:	ea56 0307 	orrs.w	r3, r6, r7
 8009e30:	d1ee      	bne.n	8009e10 <_svfprintf_r+0xbe0>
 8009e32:	e7db      	b.n	8009dec <_svfprintf_r+0xbbc>
 8009e34:	b933      	cbnz	r3, 8009e44 <_svfprintf_r+0xc14>
 8009e36:	f01a 0f01 	tst.w	sl, #1
 8009e3a:	d003      	beq.n	8009e44 <_svfprintf_r+0xc14>
 8009e3c:	2330      	movs	r3, #48	; 0x30
 8009e3e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8009e42:	e794      	b.n	8009d6e <_svfprintf_r+0xb3e>
 8009e44:	ab52      	add	r3, sp, #328	; 0x148
 8009e46:	e3c3      	b.n	800a5d0 <_svfprintf_r+0x13a0>
 8009e48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	f000 838a 	beq.w	800a564 <_svfprintf_r+0x1334>
 8009e50:	2000      	movs	r0, #0
 8009e52:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8009e56:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8009e5a:	960a      	str	r6, [sp, #40]	; 0x28
 8009e5c:	f7ff bb3f 	b.w	80094de <_svfprintf_r+0x2ae>
 8009e60:	2010      	movs	r0, #16
 8009e62:	2b07      	cmp	r3, #7
 8009e64:	4402      	add	r2, r0
 8009e66:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009e6a:	6060      	str	r0, [r4, #4]
 8009e6c:	dd08      	ble.n	8009e80 <_svfprintf_r+0xc50>
 8009e6e:	4659      	mov	r1, fp
 8009e70:	4648      	mov	r0, r9
 8009e72:	aa26      	add	r2, sp, #152	; 0x98
 8009e74:	f003 fed4 	bl	800dc20 <__ssprint_r>
 8009e78:	2800      	cmp	r0, #0
 8009e7a:	f040 8351 	bne.w	800a520 <_svfprintf_r+0x12f0>
 8009e7e:	a929      	add	r1, sp, #164	; 0xa4
 8009e80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009e82:	460c      	mov	r4, r1
 8009e84:	3b10      	subs	r3, #16
 8009e86:	9317      	str	r3, [sp, #92]	; 0x5c
 8009e88:	e4f9      	b.n	800987e <_svfprintf_r+0x64e>
 8009e8a:	460c      	mov	r4, r1
 8009e8c:	e513      	b.n	80098b6 <_svfprintf_r+0x686>
 8009e8e:	4659      	mov	r1, fp
 8009e90:	4648      	mov	r0, r9
 8009e92:	aa26      	add	r2, sp, #152	; 0x98
 8009e94:	f003 fec4 	bl	800dc20 <__ssprint_r>
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	f040 8341 	bne.w	800a520 <_svfprintf_r+0x12f0>
 8009e9e:	ac29      	add	r4, sp, #164	; 0xa4
 8009ea0:	e51b      	b.n	80098da <_svfprintf_r+0x6aa>
 8009ea2:	4659      	mov	r1, fp
 8009ea4:	4648      	mov	r0, r9
 8009ea6:	aa26      	add	r2, sp, #152	; 0x98
 8009ea8:	f003 feba 	bl	800dc20 <__ssprint_r>
 8009eac:	2800      	cmp	r0, #0
 8009eae:	f040 8337 	bne.w	800a520 <_svfprintf_r+0x12f0>
 8009eb2:	ac29      	add	r4, sp, #164	; 0xa4
 8009eb4:	e521      	b.n	80098fa <_svfprintf_r+0x6ca>
 8009eb6:	2010      	movs	r0, #16
 8009eb8:	2b07      	cmp	r3, #7
 8009eba:	4402      	add	r2, r0
 8009ebc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009ec0:	6060      	str	r0, [r4, #4]
 8009ec2:	dd08      	ble.n	8009ed6 <_svfprintf_r+0xca6>
 8009ec4:	4659      	mov	r1, fp
 8009ec6:	4648      	mov	r0, r9
 8009ec8:	aa26      	add	r2, sp, #152	; 0x98
 8009eca:	f003 fea9 	bl	800dc20 <__ssprint_r>
 8009ece:	2800      	cmp	r0, #0
 8009ed0:	f040 8326 	bne.w	800a520 <_svfprintf_r+0x12f0>
 8009ed4:	a929      	add	r1, sp, #164	; 0xa4
 8009ed6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ed8:	460c      	mov	r4, r1
 8009eda:	3b10      	subs	r3, #16
 8009edc:	9317      	str	r3, [sp, #92]	; 0x5c
 8009ede:	e515      	b.n	800990c <_svfprintf_r+0x6dc>
 8009ee0:	460c      	mov	r4, r1
 8009ee2:	e52f      	b.n	8009944 <_svfprintf_r+0x714>
 8009ee4:	2010      	movs	r0, #16
 8009ee6:	2b07      	cmp	r3, #7
 8009ee8:	4402      	add	r2, r0
 8009eea:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009eee:	6060      	str	r0, [r4, #4]
 8009ef0:	dd08      	ble.n	8009f04 <_svfprintf_r+0xcd4>
 8009ef2:	4659      	mov	r1, fp
 8009ef4:	4648      	mov	r0, r9
 8009ef6:	aa26      	add	r2, sp, #152	; 0x98
 8009ef8:	f003 fe92 	bl	800dc20 <__ssprint_r>
 8009efc:	2800      	cmp	r0, #0
 8009efe:	f040 830f 	bne.w	800a520 <_svfprintf_r+0x12f0>
 8009f02:	a929      	add	r1, sp, #164	; 0xa4
 8009f04:	460c      	mov	r4, r1
 8009f06:	3e10      	subs	r6, #16
 8009f08:	e520      	b.n	800994c <_svfprintf_r+0x71c>
 8009f0a:	460c      	mov	r4, r1
 8009f0c:	e546      	b.n	800999c <_svfprintf_r+0x76c>
 8009f0e:	bf00      	nop
 8009f10:	080106b4 	.word	0x080106b4
 8009f14:	080106c5 	.word	0x080106c5
 8009f18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f1a:	2b65      	cmp	r3, #101	; 0x65
 8009f1c:	f340 824a 	ble.w	800a3b4 <_svfprintf_r+0x1184>
 8009f20:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009f24:	2200      	movs	r2, #0
 8009f26:	2300      	movs	r3, #0
 8009f28:	f7f6 fd3e 	bl	80009a8 <__aeabi_dcmpeq>
 8009f2c:	2800      	cmp	r0, #0
 8009f2e:	d06a      	beq.n	800a006 <_svfprintf_r+0xdd6>
 8009f30:	4b6f      	ldr	r3, [pc, #444]	; (800a0f0 <_svfprintf_r+0xec0>)
 8009f32:	6023      	str	r3, [r4, #0]
 8009f34:	2301      	movs	r3, #1
 8009f36:	441e      	add	r6, r3
 8009f38:	6063      	str	r3, [r4, #4]
 8009f3a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009f3c:	9628      	str	r6, [sp, #160]	; 0xa0
 8009f3e:	3301      	adds	r3, #1
 8009f40:	2b07      	cmp	r3, #7
 8009f42:	9327      	str	r3, [sp, #156]	; 0x9c
 8009f44:	dc38      	bgt.n	8009fb8 <_svfprintf_r+0xd88>
 8009f46:	3408      	adds	r4, #8
 8009f48:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009f4a:	9a08      	ldr	r2, [sp, #32]
 8009f4c:	4293      	cmp	r3, r2
 8009f4e:	db03      	blt.n	8009f58 <_svfprintf_r+0xd28>
 8009f50:	f01a 0f01 	tst.w	sl, #1
 8009f54:	f43f ad33 	beq.w	80099be <_svfprintf_r+0x78e>
 8009f58:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009f5a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009f5c:	6023      	str	r3, [r4, #0]
 8009f5e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009f60:	6063      	str	r3, [r4, #4]
 8009f62:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8009f64:	4413      	add	r3, r2
 8009f66:	9328      	str	r3, [sp, #160]	; 0xa0
 8009f68:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8009f6a:	3301      	adds	r3, #1
 8009f6c:	2b07      	cmp	r3, #7
 8009f6e:	9327      	str	r3, [sp, #156]	; 0x9c
 8009f70:	dc2c      	bgt.n	8009fcc <_svfprintf_r+0xd9c>
 8009f72:	3408      	adds	r4, #8
 8009f74:	9b08      	ldr	r3, [sp, #32]
 8009f76:	1e5d      	subs	r5, r3, #1
 8009f78:	2d00      	cmp	r5, #0
 8009f7a:	f77f ad20 	ble.w	80099be <_svfprintf_r+0x78e>
 8009f7e:	f04f 0810 	mov.w	r8, #16
 8009f82:	4e5c      	ldr	r6, [pc, #368]	; (800a0f4 <_svfprintf_r+0xec4>)
 8009f84:	2d10      	cmp	r5, #16
 8009f86:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8009f8a:	f104 0108 	add.w	r1, r4, #8
 8009f8e:	f103 0301 	add.w	r3, r3, #1
 8009f92:	6026      	str	r6, [r4, #0]
 8009f94:	dc24      	bgt.n	8009fe0 <_svfprintf_r+0xdb0>
 8009f96:	6065      	str	r5, [r4, #4]
 8009f98:	2b07      	cmp	r3, #7
 8009f9a:	4415      	add	r5, r2
 8009f9c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8009fa0:	f340 829c 	ble.w	800a4dc <_svfprintf_r+0x12ac>
 8009fa4:	4659      	mov	r1, fp
 8009fa6:	4648      	mov	r0, r9
 8009fa8:	aa26      	add	r2, sp, #152	; 0x98
 8009faa:	f003 fe39 	bl	800dc20 <__ssprint_r>
 8009fae:	2800      	cmp	r0, #0
 8009fb0:	f040 82b6 	bne.w	800a520 <_svfprintf_r+0x12f0>
 8009fb4:	ac29      	add	r4, sp, #164	; 0xa4
 8009fb6:	e502      	b.n	80099be <_svfprintf_r+0x78e>
 8009fb8:	4659      	mov	r1, fp
 8009fba:	4648      	mov	r0, r9
 8009fbc:	aa26      	add	r2, sp, #152	; 0x98
 8009fbe:	f003 fe2f 	bl	800dc20 <__ssprint_r>
 8009fc2:	2800      	cmp	r0, #0
 8009fc4:	f040 82ac 	bne.w	800a520 <_svfprintf_r+0x12f0>
 8009fc8:	ac29      	add	r4, sp, #164	; 0xa4
 8009fca:	e7bd      	b.n	8009f48 <_svfprintf_r+0xd18>
 8009fcc:	4659      	mov	r1, fp
 8009fce:	4648      	mov	r0, r9
 8009fd0:	aa26      	add	r2, sp, #152	; 0x98
 8009fd2:	f003 fe25 	bl	800dc20 <__ssprint_r>
 8009fd6:	2800      	cmp	r0, #0
 8009fd8:	f040 82a2 	bne.w	800a520 <_svfprintf_r+0x12f0>
 8009fdc:	ac29      	add	r4, sp, #164	; 0xa4
 8009fde:	e7c9      	b.n	8009f74 <_svfprintf_r+0xd44>
 8009fe0:	3210      	adds	r2, #16
 8009fe2:	2b07      	cmp	r3, #7
 8009fe4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8009fe8:	f8c4 8004 	str.w	r8, [r4, #4]
 8009fec:	dd08      	ble.n	800a000 <_svfprintf_r+0xdd0>
 8009fee:	4659      	mov	r1, fp
 8009ff0:	4648      	mov	r0, r9
 8009ff2:	aa26      	add	r2, sp, #152	; 0x98
 8009ff4:	f003 fe14 	bl	800dc20 <__ssprint_r>
 8009ff8:	2800      	cmp	r0, #0
 8009ffa:	f040 8291 	bne.w	800a520 <_svfprintf_r+0x12f0>
 8009ffe:	a929      	add	r1, sp, #164	; 0xa4
 800a000:	460c      	mov	r4, r1
 800a002:	3d10      	subs	r5, #16
 800a004:	e7be      	b.n	8009f84 <_svfprintf_r+0xd54>
 800a006:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a008:	2b00      	cmp	r3, #0
 800a00a:	dc75      	bgt.n	800a0f8 <_svfprintf_r+0xec8>
 800a00c:	4b38      	ldr	r3, [pc, #224]	; (800a0f0 <_svfprintf_r+0xec0>)
 800a00e:	6023      	str	r3, [r4, #0]
 800a010:	2301      	movs	r3, #1
 800a012:	441e      	add	r6, r3
 800a014:	6063      	str	r3, [r4, #4]
 800a016:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a018:	9628      	str	r6, [sp, #160]	; 0xa0
 800a01a:	3301      	adds	r3, #1
 800a01c:	2b07      	cmp	r3, #7
 800a01e:	9327      	str	r3, [sp, #156]	; 0x9c
 800a020:	dc3e      	bgt.n	800a0a0 <_svfprintf_r+0xe70>
 800a022:	3408      	adds	r4, #8
 800a024:	9908      	ldr	r1, [sp, #32]
 800a026:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a028:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a02a:	430a      	orrs	r2, r1
 800a02c:	f00a 0101 	and.w	r1, sl, #1
 800a030:	430a      	orrs	r2, r1
 800a032:	f43f acc4 	beq.w	80099be <_svfprintf_r+0x78e>
 800a036:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a038:	6022      	str	r2, [r4, #0]
 800a03a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a03c:	4413      	add	r3, r2
 800a03e:	9328      	str	r3, [sp, #160]	; 0xa0
 800a040:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a042:	6062      	str	r2, [r4, #4]
 800a044:	3301      	adds	r3, #1
 800a046:	2b07      	cmp	r3, #7
 800a048:	9327      	str	r3, [sp, #156]	; 0x9c
 800a04a:	dc33      	bgt.n	800a0b4 <_svfprintf_r+0xe84>
 800a04c:	3408      	adds	r4, #8
 800a04e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a050:	2d00      	cmp	r5, #0
 800a052:	da1c      	bge.n	800a08e <_svfprintf_r+0xe5e>
 800a054:	4623      	mov	r3, r4
 800a056:	f04f 0810 	mov.w	r8, #16
 800a05a:	4e26      	ldr	r6, [pc, #152]	; (800a0f4 <_svfprintf_r+0xec4>)
 800a05c:	426d      	negs	r5, r5
 800a05e:	2d10      	cmp	r5, #16
 800a060:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800a064:	f104 0408 	add.w	r4, r4, #8
 800a068:	f102 0201 	add.w	r2, r2, #1
 800a06c:	601e      	str	r6, [r3, #0]
 800a06e:	dc2b      	bgt.n	800a0c8 <_svfprintf_r+0xe98>
 800a070:	605d      	str	r5, [r3, #4]
 800a072:	2a07      	cmp	r2, #7
 800a074:	440d      	add	r5, r1
 800a076:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800a07a:	dd08      	ble.n	800a08e <_svfprintf_r+0xe5e>
 800a07c:	4659      	mov	r1, fp
 800a07e:	4648      	mov	r0, r9
 800a080:	aa26      	add	r2, sp, #152	; 0x98
 800a082:	f003 fdcd 	bl	800dc20 <__ssprint_r>
 800a086:	2800      	cmp	r0, #0
 800a088:	f040 824a 	bne.w	800a520 <_svfprintf_r+0x12f0>
 800a08c:	ac29      	add	r4, sp, #164	; 0xa4
 800a08e:	9b07      	ldr	r3, [sp, #28]
 800a090:	9a08      	ldr	r2, [sp, #32]
 800a092:	6023      	str	r3, [r4, #0]
 800a094:	9b08      	ldr	r3, [sp, #32]
 800a096:	6063      	str	r3, [r4, #4]
 800a098:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a09a:	4413      	add	r3, r2
 800a09c:	9328      	str	r3, [sp, #160]	; 0xa0
 800a09e:	e487      	b.n	80099b0 <_svfprintf_r+0x780>
 800a0a0:	4659      	mov	r1, fp
 800a0a2:	4648      	mov	r0, r9
 800a0a4:	aa26      	add	r2, sp, #152	; 0x98
 800a0a6:	f003 fdbb 	bl	800dc20 <__ssprint_r>
 800a0aa:	2800      	cmp	r0, #0
 800a0ac:	f040 8238 	bne.w	800a520 <_svfprintf_r+0x12f0>
 800a0b0:	ac29      	add	r4, sp, #164	; 0xa4
 800a0b2:	e7b7      	b.n	800a024 <_svfprintf_r+0xdf4>
 800a0b4:	4659      	mov	r1, fp
 800a0b6:	4648      	mov	r0, r9
 800a0b8:	aa26      	add	r2, sp, #152	; 0x98
 800a0ba:	f003 fdb1 	bl	800dc20 <__ssprint_r>
 800a0be:	2800      	cmp	r0, #0
 800a0c0:	f040 822e 	bne.w	800a520 <_svfprintf_r+0x12f0>
 800a0c4:	ac29      	add	r4, sp, #164	; 0xa4
 800a0c6:	e7c2      	b.n	800a04e <_svfprintf_r+0xe1e>
 800a0c8:	3110      	adds	r1, #16
 800a0ca:	2a07      	cmp	r2, #7
 800a0cc:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800a0d0:	f8c3 8004 	str.w	r8, [r3, #4]
 800a0d4:	dd08      	ble.n	800a0e8 <_svfprintf_r+0xeb8>
 800a0d6:	4659      	mov	r1, fp
 800a0d8:	4648      	mov	r0, r9
 800a0da:	aa26      	add	r2, sp, #152	; 0x98
 800a0dc:	f003 fda0 	bl	800dc20 <__ssprint_r>
 800a0e0:	2800      	cmp	r0, #0
 800a0e2:	f040 821d 	bne.w	800a520 <_svfprintf_r+0x12f0>
 800a0e6:	ac29      	add	r4, sp, #164	; 0xa4
 800a0e8:	4623      	mov	r3, r4
 800a0ea:	3d10      	subs	r5, #16
 800a0ec:	e7b7      	b.n	800a05e <_svfprintf_r+0xe2e>
 800a0ee:	bf00      	nop
 800a0f0:	080106d6 	.word	0x080106d6
 800a0f4:	080106e8 	.word	0x080106e8
 800a0f8:	9b08      	ldr	r3, [sp, #32]
 800a0fa:	42ab      	cmp	r3, r5
 800a0fc:	bfa8      	it	ge
 800a0fe:	462b      	movge	r3, r5
 800a100:	2b00      	cmp	r3, #0
 800a102:	4698      	mov	r8, r3
 800a104:	dd0b      	ble.n	800a11e <_svfprintf_r+0xeee>
 800a106:	9b07      	ldr	r3, [sp, #28]
 800a108:	4446      	add	r6, r8
 800a10a:	e9c4 3800 	strd	r3, r8, [r4]
 800a10e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a110:	9628      	str	r6, [sp, #160]	; 0xa0
 800a112:	3301      	adds	r3, #1
 800a114:	2b07      	cmp	r3, #7
 800a116:	9327      	str	r3, [sp, #156]	; 0x9c
 800a118:	f300 808f 	bgt.w	800a23a <_svfprintf_r+0x100a>
 800a11c:	3408      	adds	r4, #8
 800a11e:	f1b8 0f00 	cmp.w	r8, #0
 800a122:	bfb4      	ite	lt
 800a124:	462e      	movlt	r6, r5
 800a126:	eba5 0608 	subge.w	r6, r5, r8
 800a12a:	2e00      	cmp	r6, #0
 800a12c:	dd1c      	ble.n	800a168 <_svfprintf_r+0xf38>
 800a12e:	f8df 8280 	ldr.w	r8, [pc, #640]	; 800a3b0 <_svfprintf_r+0x1180>
 800a132:	2e10      	cmp	r6, #16
 800a134:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a138:	f104 0108 	add.w	r1, r4, #8
 800a13c:	f103 0301 	add.w	r3, r3, #1
 800a140:	f8c4 8000 	str.w	r8, [r4]
 800a144:	f300 8083 	bgt.w	800a24e <_svfprintf_r+0x101e>
 800a148:	6066      	str	r6, [r4, #4]
 800a14a:	2b07      	cmp	r3, #7
 800a14c:	4416      	add	r6, r2
 800a14e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a152:	f340 808f 	ble.w	800a274 <_svfprintf_r+0x1044>
 800a156:	4659      	mov	r1, fp
 800a158:	4648      	mov	r0, r9
 800a15a:	aa26      	add	r2, sp, #152	; 0x98
 800a15c:	f003 fd60 	bl	800dc20 <__ssprint_r>
 800a160:	2800      	cmp	r0, #0
 800a162:	f040 81dd 	bne.w	800a520 <_svfprintf_r+0x12f0>
 800a166:	ac29      	add	r4, sp, #164	; 0xa4
 800a168:	9b07      	ldr	r3, [sp, #28]
 800a16a:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 800a16e:	441d      	add	r5, r3
 800a170:	d00c      	beq.n	800a18c <_svfprintf_r+0xf5c>
 800a172:	4e8f      	ldr	r6, [pc, #572]	; (800a3b0 <_svfprintf_r+0x1180>)
 800a174:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a176:	2b00      	cmp	r3, #0
 800a178:	d17e      	bne.n	800a278 <_svfprintf_r+0x1048>
 800a17a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a17c:	2b00      	cmp	r3, #0
 800a17e:	d17e      	bne.n	800a27e <_svfprintf_r+0x104e>
 800a180:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800a184:	4413      	add	r3, r2
 800a186:	429d      	cmp	r5, r3
 800a188:	bf28      	it	cs
 800a18a:	461d      	movcs	r5, r3
 800a18c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a18e:	9a08      	ldr	r2, [sp, #32]
 800a190:	4293      	cmp	r3, r2
 800a192:	db02      	blt.n	800a19a <_svfprintf_r+0xf6a>
 800a194:	f01a 0f01 	tst.w	sl, #1
 800a198:	d00e      	beq.n	800a1b8 <_svfprintf_r+0xf88>
 800a19a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a19c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a19e:	6023      	str	r3, [r4, #0]
 800a1a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a1a2:	6063      	str	r3, [r4, #4]
 800a1a4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a1a6:	4413      	add	r3, r2
 800a1a8:	9328      	str	r3, [sp, #160]	; 0xa0
 800a1aa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a1ac:	3301      	adds	r3, #1
 800a1ae:	2b07      	cmp	r3, #7
 800a1b0:	9327      	str	r3, [sp, #156]	; 0x9c
 800a1b2:	f300 80e8 	bgt.w	800a386 <_svfprintf_r+0x1156>
 800a1b6:	3408      	adds	r4, #8
 800a1b8:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800a1ba:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 800a1be:	440b      	add	r3, r1
 800a1c0:	1b8e      	subs	r6, r1, r6
 800a1c2:	1b5a      	subs	r2, r3, r5
 800a1c4:	4296      	cmp	r6, r2
 800a1c6:	bfa8      	it	ge
 800a1c8:	4616      	movge	r6, r2
 800a1ca:	2e00      	cmp	r6, #0
 800a1cc:	dd0b      	ble.n	800a1e6 <_svfprintf_r+0xfb6>
 800a1ce:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a1d0:	e9c4 5600 	strd	r5, r6, [r4]
 800a1d4:	4433      	add	r3, r6
 800a1d6:	9328      	str	r3, [sp, #160]	; 0xa0
 800a1d8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a1da:	3301      	adds	r3, #1
 800a1dc:	2b07      	cmp	r3, #7
 800a1de:	9327      	str	r3, [sp, #156]	; 0x9c
 800a1e0:	f300 80db 	bgt.w	800a39a <_svfprintf_r+0x116a>
 800a1e4:	3408      	adds	r4, #8
 800a1e6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800a1e8:	9b08      	ldr	r3, [sp, #32]
 800a1ea:	2e00      	cmp	r6, #0
 800a1ec:	eba3 0505 	sub.w	r5, r3, r5
 800a1f0:	bfa8      	it	ge
 800a1f2:	1bad      	subge	r5, r5, r6
 800a1f4:	2d00      	cmp	r5, #0
 800a1f6:	f77f abe2 	ble.w	80099be <_svfprintf_r+0x78e>
 800a1fa:	f04f 0810 	mov.w	r8, #16
 800a1fe:	4e6c      	ldr	r6, [pc, #432]	; (800a3b0 <_svfprintf_r+0x1180>)
 800a200:	2d10      	cmp	r5, #16
 800a202:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a206:	f104 0108 	add.w	r1, r4, #8
 800a20a:	f103 0301 	add.w	r3, r3, #1
 800a20e:	6026      	str	r6, [r4, #0]
 800a210:	f77f aec1 	ble.w	8009f96 <_svfprintf_r+0xd66>
 800a214:	3210      	adds	r2, #16
 800a216:	2b07      	cmp	r3, #7
 800a218:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a21c:	f8c4 8004 	str.w	r8, [r4, #4]
 800a220:	dd08      	ble.n	800a234 <_svfprintf_r+0x1004>
 800a222:	4659      	mov	r1, fp
 800a224:	4648      	mov	r0, r9
 800a226:	aa26      	add	r2, sp, #152	; 0x98
 800a228:	f003 fcfa 	bl	800dc20 <__ssprint_r>
 800a22c:	2800      	cmp	r0, #0
 800a22e:	f040 8177 	bne.w	800a520 <_svfprintf_r+0x12f0>
 800a232:	a929      	add	r1, sp, #164	; 0xa4
 800a234:	460c      	mov	r4, r1
 800a236:	3d10      	subs	r5, #16
 800a238:	e7e2      	b.n	800a200 <_svfprintf_r+0xfd0>
 800a23a:	4659      	mov	r1, fp
 800a23c:	4648      	mov	r0, r9
 800a23e:	aa26      	add	r2, sp, #152	; 0x98
 800a240:	f003 fcee 	bl	800dc20 <__ssprint_r>
 800a244:	2800      	cmp	r0, #0
 800a246:	f040 816b 	bne.w	800a520 <_svfprintf_r+0x12f0>
 800a24a:	ac29      	add	r4, sp, #164	; 0xa4
 800a24c:	e767      	b.n	800a11e <_svfprintf_r+0xeee>
 800a24e:	2010      	movs	r0, #16
 800a250:	2b07      	cmp	r3, #7
 800a252:	4402      	add	r2, r0
 800a254:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a258:	6060      	str	r0, [r4, #4]
 800a25a:	dd08      	ble.n	800a26e <_svfprintf_r+0x103e>
 800a25c:	4659      	mov	r1, fp
 800a25e:	4648      	mov	r0, r9
 800a260:	aa26      	add	r2, sp, #152	; 0x98
 800a262:	f003 fcdd 	bl	800dc20 <__ssprint_r>
 800a266:	2800      	cmp	r0, #0
 800a268:	f040 815a 	bne.w	800a520 <_svfprintf_r+0x12f0>
 800a26c:	a929      	add	r1, sp, #164	; 0xa4
 800a26e:	460c      	mov	r4, r1
 800a270:	3e10      	subs	r6, #16
 800a272:	e75e      	b.n	800a132 <_svfprintf_r+0xf02>
 800a274:	460c      	mov	r4, r1
 800a276:	e777      	b.n	800a168 <_svfprintf_r+0xf38>
 800a278:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d052      	beq.n	800a324 <_svfprintf_r+0x10f4>
 800a27e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a280:	3b01      	subs	r3, #1
 800a282:	930c      	str	r3, [sp, #48]	; 0x30
 800a284:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a286:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a288:	6023      	str	r3, [r4, #0]
 800a28a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a28c:	6063      	str	r3, [r4, #4]
 800a28e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a290:	4413      	add	r3, r2
 800a292:	9328      	str	r3, [sp, #160]	; 0xa0
 800a294:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a296:	3301      	adds	r3, #1
 800a298:	2b07      	cmp	r3, #7
 800a29a:	9327      	str	r3, [sp, #156]	; 0x9c
 800a29c:	dc49      	bgt.n	800a332 <_svfprintf_r+0x1102>
 800a29e:	3408      	adds	r4, #8
 800a2a0:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 800a2a4:	eb03 0802 	add.w	r8, r3, r2
 800a2a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2aa:	eba8 0805 	sub.w	r8, r8, r5
 800a2ae:	781b      	ldrb	r3, [r3, #0]
 800a2b0:	4598      	cmp	r8, r3
 800a2b2:	bfa8      	it	ge
 800a2b4:	4698      	movge	r8, r3
 800a2b6:	f1b8 0f00 	cmp.w	r8, #0
 800a2ba:	dd0a      	ble.n	800a2d2 <_svfprintf_r+0x10a2>
 800a2bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a2be:	e9c4 5800 	strd	r5, r8, [r4]
 800a2c2:	4443      	add	r3, r8
 800a2c4:	9328      	str	r3, [sp, #160]	; 0xa0
 800a2c6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a2c8:	3301      	adds	r3, #1
 800a2ca:	2b07      	cmp	r3, #7
 800a2cc:	9327      	str	r3, [sp, #156]	; 0x9c
 800a2ce:	dc3a      	bgt.n	800a346 <_svfprintf_r+0x1116>
 800a2d0:	3408      	adds	r4, #8
 800a2d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a2d4:	f1b8 0f00 	cmp.w	r8, #0
 800a2d8:	781b      	ldrb	r3, [r3, #0]
 800a2da:	bfb4      	ite	lt
 800a2dc:	4698      	movlt	r8, r3
 800a2de:	eba3 0808 	subge.w	r8, r3, r8
 800a2e2:	f1b8 0f00 	cmp.w	r8, #0
 800a2e6:	dd19      	ble.n	800a31c <_svfprintf_r+0x10ec>
 800a2e8:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800a2ec:	f1b8 0f10 	cmp.w	r8, #16
 800a2f0:	f102 0201 	add.w	r2, r2, #1
 800a2f4:	f104 0108 	add.w	r1, r4, #8
 800a2f8:	6026      	str	r6, [r4, #0]
 800a2fa:	dc2e      	bgt.n	800a35a <_svfprintf_r+0x112a>
 800a2fc:	4443      	add	r3, r8
 800a2fe:	2a07      	cmp	r2, #7
 800a300:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a304:	f8c4 8004 	str.w	r8, [r4, #4]
 800a308:	dd3b      	ble.n	800a382 <_svfprintf_r+0x1152>
 800a30a:	4659      	mov	r1, fp
 800a30c:	4648      	mov	r0, r9
 800a30e:	aa26      	add	r2, sp, #152	; 0x98
 800a310:	f003 fc86 	bl	800dc20 <__ssprint_r>
 800a314:	2800      	cmp	r0, #0
 800a316:	f040 8103 	bne.w	800a520 <_svfprintf_r+0x12f0>
 800a31a:	ac29      	add	r4, sp, #164	; 0xa4
 800a31c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a31e:	781b      	ldrb	r3, [r3, #0]
 800a320:	441d      	add	r5, r3
 800a322:	e727      	b.n	800a174 <_svfprintf_r+0xf44>
 800a324:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a326:	3b01      	subs	r3, #1
 800a328:	930e      	str	r3, [sp, #56]	; 0x38
 800a32a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a32c:	3b01      	subs	r3, #1
 800a32e:	930d      	str	r3, [sp, #52]	; 0x34
 800a330:	e7a8      	b.n	800a284 <_svfprintf_r+0x1054>
 800a332:	4659      	mov	r1, fp
 800a334:	4648      	mov	r0, r9
 800a336:	aa26      	add	r2, sp, #152	; 0x98
 800a338:	f003 fc72 	bl	800dc20 <__ssprint_r>
 800a33c:	2800      	cmp	r0, #0
 800a33e:	f040 80ef 	bne.w	800a520 <_svfprintf_r+0x12f0>
 800a342:	ac29      	add	r4, sp, #164	; 0xa4
 800a344:	e7ac      	b.n	800a2a0 <_svfprintf_r+0x1070>
 800a346:	4659      	mov	r1, fp
 800a348:	4648      	mov	r0, r9
 800a34a:	aa26      	add	r2, sp, #152	; 0x98
 800a34c:	f003 fc68 	bl	800dc20 <__ssprint_r>
 800a350:	2800      	cmp	r0, #0
 800a352:	f040 80e5 	bne.w	800a520 <_svfprintf_r+0x12f0>
 800a356:	ac29      	add	r4, sp, #164	; 0xa4
 800a358:	e7bb      	b.n	800a2d2 <_svfprintf_r+0x10a2>
 800a35a:	2010      	movs	r0, #16
 800a35c:	2a07      	cmp	r2, #7
 800a35e:	4403      	add	r3, r0
 800a360:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800a364:	6060      	str	r0, [r4, #4]
 800a366:	dd08      	ble.n	800a37a <_svfprintf_r+0x114a>
 800a368:	4659      	mov	r1, fp
 800a36a:	4648      	mov	r0, r9
 800a36c:	aa26      	add	r2, sp, #152	; 0x98
 800a36e:	f003 fc57 	bl	800dc20 <__ssprint_r>
 800a372:	2800      	cmp	r0, #0
 800a374:	f040 80d4 	bne.w	800a520 <_svfprintf_r+0x12f0>
 800a378:	a929      	add	r1, sp, #164	; 0xa4
 800a37a:	460c      	mov	r4, r1
 800a37c:	f1a8 0810 	sub.w	r8, r8, #16
 800a380:	e7b2      	b.n	800a2e8 <_svfprintf_r+0x10b8>
 800a382:	460c      	mov	r4, r1
 800a384:	e7ca      	b.n	800a31c <_svfprintf_r+0x10ec>
 800a386:	4659      	mov	r1, fp
 800a388:	4648      	mov	r0, r9
 800a38a:	aa26      	add	r2, sp, #152	; 0x98
 800a38c:	f003 fc48 	bl	800dc20 <__ssprint_r>
 800a390:	2800      	cmp	r0, #0
 800a392:	f040 80c5 	bne.w	800a520 <_svfprintf_r+0x12f0>
 800a396:	ac29      	add	r4, sp, #164	; 0xa4
 800a398:	e70e      	b.n	800a1b8 <_svfprintf_r+0xf88>
 800a39a:	4659      	mov	r1, fp
 800a39c:	4648      	mov	r0, r9
 800a39e:	aa26      	add	r2, sp, #152	; 0x98
 800a3a0:	f003 fc3e 	bl	800dc20 <__ssprint_r>
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	f040 80bb 	bne.w	800a520 <_svfprintf_r+0x12f0>
 800a3aa:	ac29      	add	r4, sp, #164	; 0xa4
 800a3ac:	e71b      	b.n	800a1e6 <_svfprintf_r+0xfb6>
 800a3ae:	bf00      	nop
 800a3b0:	080106e8 	.word	0x080106e8
 800a3b4:	9a08      	ldr	r2, [sp, #32]
 800a3b6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a3b8:	2a01      	cmp	r2, #1
 800a3ba:	9a07      	ldr	r2, [sp, #28]
 800a3bc:	f106 0601 	add.w	r6, r6, #1
 800a3c0:	6022      	str	r2, [r4, #0]
 800a3c2:	f04f 0201 	mov.w	r2, #1
 800a3c6:	f103 0301 	add.w	r3, r3, #1
 800a3ca:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800a3ce:	f104 0508 	add.w	r5, r4, #8
 800a3d2:	6062      	str	r2, [r4, #4]
 800a3d4:	dc02      	bgt.n	800a3dc <_svfprintf_r+0x11ac>
 800a3d6:	f01a 0f01 	tst.w	sl, #1
 800a3da:	d07a      	beq.n	800a4d2 <_svfprintf_r+0x12a2>
 800a3dc:	2b07      	cmp	r3, #7
 800a3de:	dd08      	ble.n	800a3f2 <_svfprintf_r+0x11c2>
 800a3e0:	4659      	mov	r1, fp
 800a3e2:	4648      	mov	r0, r9
 800a3e4:	aa26      	add	r2, sp, #152	; 0x98
 800a3e6:	f003 fc1b 	bl	800dc20 <__ssprint_r>
 800a3ea:	2800      	cmp	r0, #0
 800a3ec:	f040 8098 	bne.w	800a520 <_svfprintf_r+0x12f0>
 800a3f0:	ad29      	add	r5, sp, #164	; 0xa4
 800a3f2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a3f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a3f6:	602b      	str	r3, [r5, #0]
 800a3f8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a3fa:	606b      	str	r3, [r5, #4]
 800a3fc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a3fe:	4413      	add	r3, r2
 800a400:	9328      	str	r3, [sp, #160]	; 0xa0
 800a402:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a404:	3301      	adds	r3, #1
 800a406:	2b07      	cmp	r3, #7
 800a408:	9327      	str	r3, [sp, #156]	; 0x9c
 800a40a:	dc32      	bgt.n	800a472 <_svfprintf_r+0x1242>
 800a40c:	3508      	adds	r5, #8
 800a40e:	9b08      	ldr	r3, [sp, #32]
 800a410:	2200      	movs	r2, #0
 800a412:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a416:	1e5c      	subs	r4, r3, #1
 800a418:	2300      	movs	r3, #0
 800a41a:	f7f6 fac5 	bl	80009a8 <__aeabi_dcmpeq>
 800a41e:	2800      	cmp	r0, #0
 800a420:	d130      	bne.n	800a484 <_svfprintf_r+0x1254>
 800a422:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800a424:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a426:	9807      	ldr	r0, [sp, #28]
 800a428:	9a08      	ldr	r2, [sp, #32]
 800a42a:	3101      	adds	r1, #1
 800a42c:	3b01      	subs	r3, #1
 800a42e:	3001      	adds	r0, #1
 800a430:	4413      	add	r3, r2
 800a432:	2907      	cmp	r1, #7
 800a434:	e9c5 0400 	strd	r0, r4, [r5]
 800a438:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800a43c:	dd4c      	ble.n	800a4d8 <_svfprintf_r+0x12a8>
 800a43e:	4659      	mov	r1, fp
 800a440:	4648      	mov	r0, r9
 800a442:	aa26      	add	r2, sp, #152	; 0x98
 800a444:	f003 fbec 	bl	800dc20 <__ssprint_r>
 800a448:	2800      	cmp	r0, #0
 800a44a:	d169      	bne.n	800a520 <_svfprintf_r+0x12f0>
 800a44c:	ad29      	add	r5, sp, #164	; 0xa4
 800a44e:	ab22      	add	r3, sp, #136	; 0x88
 800a450:	602b      	str	r3, [r5, #0]
 800a452:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a454:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a456:	606b      	str	r3, [r5, #4]
 800a458:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a45a:	4413      	add	r3, r2
 800a45c:	9328      	str	r3, [sp, #160]	; 0xa0
 800a45e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a460:	3301      	adds	r3, #1
 800a462:	2b07      	cmp	r3, #7
 800a464:	9327      	str	r3, [sp, #156]	; 0x9c
 800a466:	f73f ad9d 	bgt.w	8009fa4 <_svfprintf_r+0xd74>
 800a46a:	f105 0408 	add.w	r4, r5, #8
 800a46e:	f7ff baa6 	b.w	80099be <_svfprintf_r+0x78e>
 800a472:	4659      	mov	r1, fp
 800a474:	4648      	mov	r0, r9
 800a476:	aa26      	add	r2, sp, #152	; 0x98
 800a478:	f003 fbd2 	bl	800dc20 <__ssprint_r>
 800a47c:	2800      	cmp	r0, #0
 800a47e:	d14f      	bne.n	800a520 <_svfprintf_r+0x12f0>
 800a480:	ad29      	add	r5, sp, #164	; 0xa4
 800a482:	e7c4      	b.n	800a40e <_svfprintf_r+0x11de>
 800a484:	2c00      	cmp	r4, #0
 800a486:	dde2      	ble.n	800a44e <_svfprintf_r+0x121e>
 800a488:	f04f 0810 	mov.w	r8, #16
 800a48c:	4e51      	ldr	r6, [pc, #324]	; (800a5d4 <_svfprintf_r+0x13a4>)
 800a48e:	2c10      	cmp	r4, #16
 800a490:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a494:	f105 0108 	add.w	r1, r5, #8
 800a498:	f103 0301 	add.w	r3, r3, #1
 800a49c:	602e      	str	r6, [r5, #0]
 800a49e:	dc07      	bgt.n	800a4b0 <_svfprintf_r+0x1280>
 800a4a0:	606c      	str	r4, [r5, #4]
 800a4a2:	2b07      	cmp	r3, #7
 800a4a4:	4414      	add	r4, r2
 800a4a6:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800a4aa:	dcc8      	bgt.n	800a43e <_svfprintf_r+0x120e>
 800a4ac:	460d      	mov	r5, r1
 800a4ae:	e7ce      	b.n	800a44e <_svfprintf_r+0x121e>
 800a4b0:	3210      	adds	r2, #16
 800a4b2:	2b07      	cmp	r3, #7
 800a4b4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a4b8:	f8c5 8004 	str.w	r8, [r5, #4]
 800a4bc:	dd06      	ble.n	800a4cc <_svfprintf_r+0x129c>
 800a4be:	4659      	mov	r1, fp
 800a4c0:	4648      	mov	r0, r9
 800a4c2:	aa26      	add	r2, sp, #152	; 0x98
 800a4c4:	f003 fbac 	bl	800dc20 <__ssprint_r>
 800a4c8:	bb50      	cbnz	r0, 800a520 <_svfprintf_r+0x12f0>
 800a4ca:	a929      	add	r1, sp, #164	; 0xa4
 800a4cc:	460d      	mov	r5, r1
 800a4ce:	3c10      	subs	r4, #16
 800a4d0:	e7dd      	b.n	800a48e <_svfprintf_r+0x125e>
 800a4d2:	2b07      	cmp	r3, #7
 800a4d4:	ddbb      	ble.n	800a44e <_svfprintf_r+0x121e>
 800a4d6:	e7b2      	b.n	800a43e <_svfprintf_r+0x120e>
 800a4d8:	3508      	adds	r5, #8
 800a4da:	e7b8      	b.n	800a44e <_svfprintf_r+0x121e>
 800a4dc:	460c      	mov	r4, r1
 800a4de:	f7ff ba6e 	b.w	80099be <_svfprintf_r+0x78e>
 800a4e2:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800a4e6:	1a9d      	subs	r5, r3, r2
 800a4e8:	2d00      	cmp	r5, #0
 800a4ea:	f77f aa6c 	ble.w	80099c6 <_svfprintf_r+0x796>
 800a4ee:	f04f 0810 	mov.w	r8, #16
 800a4f2:	4e39      	ldr	r6, [pc, #228]	; (800a5d8 <_svfprintf_r+0x13a8>)
 800a4f4:	2d10      	cmp	r5, #16
 800a4f6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800a4fa:	6026      	str	r6, [r4, #0]
 800a4fc:	f103 0301 	add.w	r3, r3, #1
 800a500:	dc17      	bgt.n	800a532 <_svfprintf_r+0x1302>
 800a502:	6065      	str	r5, [r4, #4]
 800a504:	2b07      	cmp	r3, #7
 800a506:	4415      	add	r5, r2
 800a508:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800a50c:	f77f aa5b 	ble.w	80099c6 <_svfprintf_r+0x796>
 800a510:	4659      	mov	r1, fp
 800a512:	4648      	mov	r0, r9
 800a514:	aa26      	add	r2, sp, #152	; 0x98
 800a516:	f003 fb83 	bl	800dc20 <__ssprint_r>
 800a51a:	2800      	cmp	r0, #0
 800a51c:	f43f aa53 	beq.w	80099c6 <_svfprintf_r+0x796>
 800a520:	2f00      	cmp	r7, #0
 800a522:	f43f a87e 	beq.w	8009622 <_svfprintf_r+0x3f2>
 800a526:	4639      	mov	r1, r7
 800a528:	4648      	mov	r0, r9
 800a52a:	f002 fb3d 	bl	800cba8 <_free_r>
 800a52e:	f7ff b878 	b.w	8009622 <_svfprintf_r+0x3f2>
 800a532:	3210      	adds	r2, #16
 800a534:	2b07      	cmp	r3, #7
 800a536:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800a53a:	f8c4 8004 	str.w	r8, [r4, #4]
 800a53e:	dc02      	bgt.n	800a546 <_svfprintf_r+0x1316>
 800a540:	3408      	adds	r4, #8
 800a542:	3d10      	subs	r5, #16
 800a544:	e7d6      	b.n	800a4f4 <_svfprintf_r+0x12c4>
 800a546:	4659      	mov	r1, fp
 800a548:	4648      	mov	r0, r9
 800a54a:	aa26      	add	r2, sp, #152	; 0x98
 800a54c:	f003 fb68 	bl	800dc20 <__ssprint_r>
 800a550:	2800      	cmp	r0, #0
 800a552:	d1e5      	bne.n	800a520 <_svfprintf_r+0x12f0>
 800a554:	ac29      	add	r4, sp, #164	; 0xa4
 800a556:	e7f4      	b.n	800a542 <_svfprintf_r+0x1312>
 800a558:	4639      	mov	r1, r7
 800a55a:	4648      	mov	r0, r9
 800a55c:	f002 fb24 	bl	800cba8 <_free_r>
 800a560:	f7ff ba48 	b.w	80099f4 <_svfprintf_r+0x7c4>
 800a564:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a566:	2b00      	cmp	r3, #0
 800a568:	f43f a85b 	beq.w	8009622 <_svfprintf_r+0x3f2>
 800a56c:	4659      	mov	r1, fp
 800a56e:	4648      	mov	r0, r9
 800a570:	aa26      	add	r2, sp, #152	; 0x98
 800a572:	f003 fb55 	bl	800dc20 <__ssprint_r>
 800a576:	f7ff b854 	b.w	8009622 <_svfprintf_r+0x3f2>
 800a57a:	ea56 0207 	orrs.w	r2, r6, r7
 800a57e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800a582:	f43f ab54 	beq.w	8009c2e <_svfprintf_r+0x9fe>
 800a586:	2b01      	cmp	r3, #1
 800a588:	f43f abea 	beq.w	8009d60 <_svfprintf_r+0xb30>
 800a58c:	2b02      	cmp	r3, #2
 800a58e:	ab52      	add	r3, sp, #328	; 0x148
 800a590:	9307      	str	r3, [sp, #28]
 800a592:	f43f ac3d 	beq.w	8009e10 <_svfprintf_r+0xbe0>
 800a596:	9907      	ldr	r1, [sp, #28]
 800a598:	f006 0307 	and.w	r3, r6, #7
 800a59c:	460a      	mov	r2, r1
 800a59e:	3330      	adds	r3, #48	; 0x30
 800a5a0:	f802 3d01 	strb.w	r3, [r2, #-1]!
 800a5a4:	9207      	str	r2, [sp, #28]
 800a5a6:	08f2      	lsrs	r2, r6, #3
 800a5a8:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800a5ac:	08f8      	lsrs	r0, r7, #3
 800a5ae:	4616      	mov	r6, r2
 800a5b0:	4607      	mov	r7, r0
 800a5b2:	ea56 0207 	orrs.w	r2, r6, r7
 800a5b6:	d1ee      	bne.n	800a596 <_svfprintf_r+0x1366>
 800a5b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a5ba:	07d2      	lsls	r2, r2, #31
 800a5bc:	f57f ac16 	bpl.w	8009dec <_svfprintf_r+0xbbc>
 800a5c0:	2b30      	cmp	r3, #48	; 0x30
 800a5c2:	f43f ac13 	beq.w	8009dec <_svfprintf_r+0xbbc>
 800a5c6:	2330      	movs	r3, #48	; 0x30
 800a5c8:	9a07      	ldr	r2, [sp, #28]
 800a5ca:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a5ce:	1e8b      	subs	r3, r1, #2
 800a5d0:	9307      	str	r3, [sp, #28]
 800a5d2:	e40b      	b.n	8009dec <_svfprintf_r+0xbbc>
 800a5d4:	080106e8 	.word	0x080106e8
 800a5d8:	080106d8 	.word	0x080106d8

0800a5dc <sysconf>:
 800a5dc:	2808      	cmp	r0, #8
 800a5de:	b508      	push	{r3, lr}
 800a5e0:	d006      	beq.n	800a5f0 <sysconf+0x14>
 800a5e2:	f7fe fab3 	bl	8008b4c <__errno>
 800a5e6:	2316      	movs	r3, #22
 800a5e8:	6003      	str	r3, [r0, #0]
 800a5ea:	f04f 30ff 	mov.w	r0, #4294967295
 800a5ee:	bd08      	pop	{r3, pc}
 800a5f0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800a5f4:	e7fb      	b.n	800a5ee <sysconf+0x12>
	...

0800a5f8 <_vfprintf_r>:
 800a5f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5fc:	b0d3      	sub	sp, #332	; 0x14c
 800a5fe:	468a      	mov	sl, r1
 800a600:	4691      	mov	r9, r2
 800a602:	461c      	mov	r4, r3
 800a604:	461e      	mov	r6, r3
 800a606:	4683      	mov	fp, r0
 800a608:	f002 fcf8 	bl	800cffc <_localeconv_r>
 800a60c:	6803      	ldr	r3, [r0, #0]
 800a60e:	4618      	mov	r0, r3
 800a610:	9318      	str	r3, [sp, #96]	; 0x60
 800a612:	f7f5 fd9d 	bl	8000150 <strlen>
 800a616:	9012      	str	r0, [sp, #72]	; 0x48
 800a618:	f1bb 0f00 	cmp.w	fp, #0
 800a61c:	d005      	beq.n	800a62a <_vfprintf_r+0x32>
 800a61e:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 800a622:	b913      	cbnz	r3, 800a62a <_vfprintf_r+0x32>
 800a624:	4658      	mov	r0, fp
 800a626:	f002 fa2f 	bl	800ca88 <__sinit>
 800a62a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a62e:	07da      	lsls	r2, r3, #31
 800a630:	d407      	bmi.n	800a642 <_vfprintf_r+0x4a>
 800a632:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a636:	059b      	lsls	r3, r3, #22
 800a638:	d403      	bmi.n	800a642 <_vfprintf_r+0x4a>
 800a63a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a63e:	f002 fce3 	bl	800d008 <__retarget_lock_acquire_recursive>
 800a642:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 800a646:	049f      	lsls	r7, r3, #18
 800a648:	d409      	bmi.n	800a65e <_vfprintf_r+0x66>
 800a64a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a64e:	f8aa 300c 	strh.w	r3, [sl, #12]
 800a652:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a656:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a65a:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 800a65e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a662:	071d      	lsls	r5, r3, #28
 800a664:	d502      	bpl.n	800a66c <_vfprintf_r+0x74>
 800a666:	f8da 3010 	ldr.w	r3, [sl, #16]
 800a66a:	b9c3      	cbnz	r3, 800a69e <_vfprintf_r+0xa6>
 800a66c:	4651      	mov	r1, sl
 800a66e:	4658      	mov	r0, fp
 800a670:	f001 fa5c 	bl	800bb2c <__swsetup_r>
 800a674:	b198      	cbz	r0, 800a69e <_vfprintf_r+0xa6>
 800a676:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800a67a:	07dc      	lsls	r4, r3, #31
 800a67c:	d506      	bpl.n	800a68c <_vfprintf_r+0x94>
 800a67e:	f04f 33ff 	mov.w	r3, #4294967295
 800a682:	9313      	str	r3, [sp, #76]	; 0x4c
 800a684:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800a686:	b053      	add	sp, #332	; 0x14c
 800a688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a68c:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a690:	0598      	lsls	r0, r3, #22
 800a692:	d4f4      	bmi.n	800a67e <_vfprintf_r+0x86>
 800a694:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a698:	f002 fcb7 	bl	800d00a <__retarget_lock_release_recursive>
 800a69c:	e7ef      	b.n	800a67e <_vfprintf_r+0x86>
 800a69e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a6a2:	f003 021a 	and.w	r2, r3, #26
 800a6a6:	2a0a      	cmp	r2, #10
 800a6a8:	d115      	bne.n	800a6d6 <_vfprintf_r+0xde>
 800a6aa:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 800a6ae:	2a00      	cmp	r2, #0
 800a6b0:	db11      	blt.n	800a6d6 <_vfprintf_r+0xde>
 800a6b2:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 800a6b6:	07d1      	lsls	r1, r2, #31
 800a6b8:	d405      	bmi.n	800a6c6 <_vfprintf_r+0xce>
 800a6ba:	059a      	lsls	r2, r3, #22
 800a6bc:	d403      	bmi.n	800a6c6 <_vfprintf_r+0xce>
 800a6be:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800a6c2:	f002 fca2 	bl	800d00a <__retarget_lock_release_recursive>
 800a6c6:	4623      	mov	r3, r4
 800a6c8:	464a      	mov	r2, r9
 800a6ca:	4651      	mov	r1, sl
 800a6cc:	4658      	mov	r0, fp
 800a6ce:	f001 f9b3 	bl	800ba38 <__sbprintf>
 800a6d2:	9013      	str	r0, [sp, #76]	; 0x4c
 800a6d4:	e7d6      	b.n	800a684 <_vfprintf_r+0x8c>
 800a6d6:	2500      	movs	r5, #0
 800a6d8:	2200      	movs	r2, #0
 800a6da:	2300      	movs	r3, #0
 800a6dc:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800a6e0:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a6e4:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800a6e8:	ac29      	add	r4, sp, #164	; 0xa4
 800a6ea:	9426      	str	r4, [sp, #152]	; 0x98
 800a6ec:	9508      	str	r5, [sp, #32]
 800a6ee:	950e      	str	r5, [sp, #56]	; 0x38
 800a6f0:	9516      	str	r5, [sp, #88]	; 0x58
 800a6f2:	9519      	str	r5, [sp, #100]	; 0x64
 800a6f4:	9513      	str	r5, [sp, #76]	; 0x4c
 800a6f6:	464b      	mov	r3, r9
 800a6f8:	461d      	mov	r5, r3
 800a6fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6fe:	b10a      	cbz	r2, 800a704 <_vfprintf_r+0x10c>
 800a700:	2a25      	cmp	r2, #37	; 0x25
 800a702:	d1f9      	bne.n	800a6f8 <_vfprintf_r+0x100>
 800a704:	ebb5 0709 	subs.w	r7, r5, r9
 800a708:	d00d      	beq.n	800a726 <_vfprintf_r+0x12e>
 800a70a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800a70c:	e9c4 9700 	strd	r9, r7, [r4]
 800a710:	443b      	add	r3, r7
 800a712:	9328      	str	r3, [sp, #160]	; 0xa0
 800a714:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800a716:	3301      	adds	r3, #1
 800a718:	2b07      	cmp	r3, #7
 800a71a:	9327      	str	r3, [sp, #156]	; 0x9c
 800a71c:	dc7a      	bgt.n	800a814 <_vfprintf_r+0x21c>
 800a71e:	3408      	adds	r4, #8
 800a720:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a722:	443b      	add	r3, r7
 800a724:	9313      	str	r3, [sp, #76]	; 0x4c
 800a726:	782b      	ldrb	r3, [r5, #0]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	f001 813d 	beq.w	800b9a8 <_vfprintf_r+0x13b0>
 800a72e:	2300      	movs	r3, #0
 800a730:	f04f 32ff 	mov.w	r2, #4294967295
 800a734:	4698      	mov	r8, r3
 800a736:	270a      	movs	r7, #10
 800a738:	212b      	movs	r1, #43	; 0x2b
 800a73a:	3501      	adds	r5, #1
 800a73c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a740:	9207      	str	r2, [sp, #28]
 800a742:	9314      	str	r3, [sp, #80]	; 0x50
 800a744:	462a      	mov	r2, r5
 800a746:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a74a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a74c:	4613      	mov	r3, r2
 800a74e:	930f      	str	r3, [sp, #60]	; 0x3c
 800a750:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a752:	3b20      	subs	r3, #32
 800a754:	2b5a      	cmp	r3, #90	; 0x5a
 800a756:	f200 85a6 	bhi.w	800b2a6 <_vfprintf_r+0xcae>
 800a75a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a75e:	007e      	.short	0x007e
 800a760:	05a405a4 	.word	0x05a405a4
 800a764:	05a40086 	.word	0x05a40086
 800a768:	05a405a4 	.word	0x05a405a4
 800a76c:	05a40065 	.word	0x05a40065
 800a770:	008905a4 	.word	0x008905a4
 800a774:	05a40093 	.word	0x05a40093
 800a778:	00960090 	.word	0x00960090
 800a77c:	00b205a4 	.word	0x00b205a4
 800a780:	00b500b5 	.word	0x00b500b5
 800a784:	00b500b5 	.word	0x00b500b5
 800a788:	00b500b5 	.word	0x00b500b5
 800a78c:	00b500b5 	.word	0x00b500b5
 800a790:	05a400b5 	.word	0x05a400b5
 800a794:	05a405a4 	.word	0x05a405a4
 800a798:	05a405a4 	.word	0x05a405a4
 800a79c:	05a405a4 	.word	0x05a405a4
 800a7a0:	05a4011f 	.word	0x05a4011f
 800a7a4:	00f500e2 	.word	0x00f500e2
 800a7a8:	011f011f 	.word	0x011f011f
 800a7ac:	05a4011f 	.word	0x05a4011f
 800a7b0:	05a405a4 	.word	0x05a405a4
 800a7b4:	00c505a4 	.word	0x00c505a4
 800a7b8:	05a405a4 	.word	0x05a405a4
 800a7bc:	05a40484 	.word	0x05a40484
 800a7c0:	05a405a4 	.word	0x05a405a4
 800a7c4:	05a404cb 	.word	0x05a404cb
 800a7c8:	05a404ec 	.word	0x05a404ec
 800a7cc:	050b05a4 	.word	0x050b05a4
 800a7d0:	05a405a4 	.word	0x05a405a4
 800a7d4:	05a405a4 	.word	0x05a405a4
 800a7d8:	05a405a4 	.word	0x05a405a4
 800a7dc:	05a405a4 	.word	0x05a405a4
 800a7e0:	05a4011f 	.word	0x05a4011f
 800a7e4:	00f700e2 	.word	0x00f700e2
 800a7e8:	011f011f 	.word	0x011f011f
 800a7ec:	00c8011f 	.word	0x00c8011f
 800a7f0:	00dc00f7 	.word	0x00dc00f7
 800a7f4:	00d505a4 	.word	0x00d505a4
 800a7f8:	046105a4 	.word	0x046105a4
 800a7fc:	04ba0486 	.word	0x04ba0486
 800a800:	05a400dc 	.word	0x05a400dc
 800a804:	007c04cb 	.word	0x007c04cb
 800a808:	05a404ee 	.word	0x05a404ee
 800a80c:	052805a4 	.word	0x052805a4
 800a810:	007c05a4 	.word	0x007c05a4
 800a814:	4651      	mov	r1, sl
 800a816:	4658      	mov	r0, fp
 800a818:	aa26      	add	r2, sp, #152	; 0x98
 800a81a:	f003 fa7c 	bl	800dd16 <__sprint_r>
 800a81e:	2800      	cmp	r0, #0
 800a820:	f040 8127 	bne.w	800aa72 <_vfprintf_r+0x47a>
 800a824:	ac29      	add	r4, sp, #164	; 0xa4
 800a826:	e77b      	b.n	800a720 <_vfprintf_r+0x128>
 800a828:	4658      	mov	r0, fp
 800a82a:	f002 fbe7 	bl	800cffc <_localeconv_r>
 800a82e:	6843      	ldr	r3, [r0, #4]
 800a830:	4618      	mov	r0, r3
 800a832:	9319      	str	r3, [sp, #100]	; 0x64
 800a834:	f7f5 fc8c 	bl	8000150 <strlen>
 800a838:	9016      	str	r0, [sp, #88]	; 0x58
 800a83a:	4658      	mov	r0, fp
 800a83c:	f002 fbde 	bl	800cffc <_localeconv_r>
 800a840:	6883      	ldr	r3, [r0, #8]
 800a842:	212b      	movs	r1, #43	; 0x2b
 800a844:	930e      	str	r3, [sp, #56]	; 0x38
 800a846:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a848:	b12b      	cbz	r3, 800a856 <_vfprintf_r+0x25e>
 800a84a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a84c:	b11b      	cbz	r3, 800a856 <_vfprintf_r+0x25e>
 800a84e:	781b      	ldrb	r3, [r3, #0]
 800a850:	b10b      	cbz	r3, 800a856 <_vfprintf_r+0x25e>
 800a852:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800a856:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a858:	e774      	b.n	800a744 <_vfprintf_r+0x14c>
 800a85a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d1f9      	bne.n	800a856 <_vfprintf_r+0x25e>
 800a862:	2320      	movs	r3, #32
 800a864:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a868:	e7f5      	b.n	800a856 <_vfprintf_r+0x25e>
 800a86a:	f048 0801 	orr.w	r8, r8, #1
 800a86e:	e7f2      	b.n	800a856 <_vfprintf_r+0x25e>
 800a870:	f856 3b04 	ldr.w	r3, [r6], #4
 800a874:	2b00      	cmp	r3, #0
 800a876:	9314      	str	r3, [sp, #80]	; 0x50
 800a878:	daed      	bge.n	800a856 <_vfprintf_r+0x25e>
 800a87a:	425b      	negs	r3, r3
 800a87c:	9314      	str	r3, [sp, #80]	; 0x50
 800a87e:	f048 0804 	orr.w	r8, r8, #4
 800a882:	e7e8      	b.n	800a856 <_vfprintf_r+0x25e>
 800a884:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800a888:	e7e5      	b.n	800a856 <_vfprintf_r+0x25e>
 800a88a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a88c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a890:	2a2a      	cmp	r2, #42	; 0x2a
 800a892:	920b      	str	r2, [sp, #44]	; 0x2c
 800a894:	d112      	bne.n	800a8bc <_vfprintf_r+0x2c4>
 800a896:	f856 0b04 	ldr.w	r0, [r6], #4
 800a89a:	930f      	str	r3, [sp, #60]	; 0x3c
 800a89c:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 800a8a0:	9207      	str	r2, [sp, #28]
 800a8a2:	e7d8      	b.n	800a856 <_vfprintf_r+0x25e>
 800a8a4:	9807      	ldr	r0, [sp, #28]
 800a8a6:	fb07 2200 	mla	r2, r7, r0, r2
 800a8aa:	9207      	str	r2, [sp, #28]
 800a8ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8b0:	920b      	str	r2, [sp, #44]	; 0x2c
 800a8b2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a8b4:	3a30      	subs	r2, #48	; 0x30
 800a8b6:	2a09      	cmp	r2, #9
 800a8b8:	d9f4      	bls.n	800a8a4 <_vfprintf_r+0x2ac>
 800a8ba:	e748      	b.n	800a74e <_vfprintf_r+0x156>
 800a8bc:	2200      	movs	r2, #0
 800a8be:	9207      	str	r2, [sp, #28]
 800a8c0:	e7f7      	b.n	800a8b2 <_vfprintf_r+0x2ba>
 800a8c2:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800a8c6:	e7c6      	b.n	800a856 <_vfprintf_r+0x25e>
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a8cc:	9214      	str	r2, [sp, #80]	; 0x50
 800a8ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a8d0:	9814      	ldr	r0, [sp, #80]	; 0x50
 800a8d2:	3a30      	subs	r2, #48	; 0x30
 800a8d4:	fb07 2200 	mla	r2, r7, r0, r2
 800a8d8:	9214      	str	r2, [sp, #80]	; 0x50
 800a8da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8de:	920b      	str	r2, [sp, #44]	; 0x2c
 800a8e0:	3a30      	subs	r2, #48	; 0x30
 800a8e2:	2a09      	cmp	r2, #9
 800a8e4:	d9f3      	bls.n	800a8ce <_vfprintf_r+0x2d6>
 800a8e6:	e732      	b.n	800a74e <_vfprintf_r+0x156>
 800a8e8:	f048 0808 	orr.w	r8, r8, #8
 800a8ec:	e7b3      	b.n	800a856 <_vfprintf_r+0x25e>
 800a8ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a8f0:	781b      	ldrb	r3, [r3, #0]
 800a8f2:	2b68      	cmp	r3, #104	; 0x68
 800a8f4:	bf01      	itttt	eq
 800a8f6:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800a8f8:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 800a8fc:	3301      	addeq	r3, #1
 800a8fe:	930f      	streq	r3, [sp, #60]	; 0x3c
 800a900:	bf18      	it	ne
 800a902:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800a906:	e7a6      	b.n	800a856 <_vfprintf_r+0x25e>
 800a908:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a90a:	781b      	ldrb	r3, [r3, #0]
 800a90c:	2b6c      	cmp	r3, #108	; 0x6c
 800a90e:	d105      	bne.n	800a91c <_vfprintf_r+0x324>
 800a910:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a912:	3301      	adds	r3, #1
 800a914:	930f      	str	r3, [sp, #60]	; 0x3c
 800a916:	f048 0820 	orr.w	r8, r8, #32
 800a91a:	e79c      	b.n	800a856 <_vfprintf_r+0x25e>
 800a91c:	f048 0810 	orr.w	r8, r8, #16
 800a920:	e799      	b.n	800a856 <_vfprintf_r+0x25e>
 800a922:	4632      	mov	r2, r6
 800a924:	2000      	movs	r0, #0
 800a926:	f852 3b04 	ldr.w	r3, [r2], #4
 800a92a:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800a92e:	920a      	str	r2, [sp, #40]	; 0x28
 800a930:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800a934:	2301      	movs	r3, #1
 800a936:	4607      	mov	r7, r0
 800a938:	4606      	mov	r6, r0
 800a93a:	4605      	mov	r5, r0
 800a93c:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 800a940:	9307      	str	r3, [sp, #28]
 800a942:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800a946:	e1b4      	b.n	800acb2 <_vfprintf_r+0x6ba>
 800a948:	f048 0810 	orr.w	r8, r8, #16
 800a94c:	f018 0f20 	tst.w	r8, #32
 800a950:	d011      	beq.n	800a976 <_vfprintf_r+0x37e>
 800a952:	3607      	adds	r6, #7
 800a954:	f026 0307 	bic.w	r3, r6, #7
 800a958:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800a95c:	930a      	str	r3, [sp, #40]	; 0x28
 800a95e:	2e00      	cmp	r6, #0
 800a960:	f177 0300 	sbcs.w	r3, r7, #0
 800a964:	da05      	bge.n	800a972 <_vfprintf_r+0x37a>
 800a966:	232d      	movs	r3, #45	; 0x2d
 800a968:	4276      	negs	r6, r6
 800a96a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800a96e:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a972:	2301      	movs	r3, #1
 800a974:	e388      	b.n	800b088 <_vfprintf_r+0xa90>
 800a976:	1d33      	adds	r3, r6, #4
 800a978:	f018 0f10 	tst.w	r8, #16
 800a97c:	930a      	str	r3, [sp, #40]	; 0x28
 800a97e:	d002      	beq.n	800a986 <_vfprintf_r+0x38e>
 800a980:	6836      	ldr	r6, [r6, #0]
 800a982:	17f7      	asrs	r7, r6, #31
 800a984:	e7eb      	b.n	800a95e <_vfprintf_r+0x366>
 800a986:	f018 0f40 	tst.w	r8, #64	; 0x40
 800a98a:	6836      	ldr	r6, [r6, #0]
 800a98c:	d001      	beq.n	800a992 <_vfprintf_r+0x39a>
 800a98e:	b236      	sxth	r6, r6
 800a990:	e7f7      	b.n	800a982 <_vfprintf_r+0x38a>
 800a992:	f418 7f00 	tst.w	r8, #512	; 0x200
 800a996:	bf18      	it	ne
 800a998:	b276      	sxtbne	r6, r6
 800a99a:	e7f2      	b.n	800a982 <_vfprintf_r+0x38a>
 800a99c:	3607      	adds	r6, #7
 800a99e:	f026 0307 	bic.w	r3, r6, #7
 800a9a2:	4619      	mov	r1, r3
 800a9a4:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800a9a8:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800a9ac:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800a9b0:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800a9b4:	910a      	str	r1, [sp, #40]	; 0x28
 800a9b6:	f04f 32ff 	mov.w	r2, #4294967295
 800a9ba:	4630      	mov	r0, r6
 800a9bc:	4629      	mov	r1, r5
 800a9be:	4b3c      	ldr	r3, [pc, #240]	; (800aab0 <_vfprintf_r+0x4b8>)
 800a9c0:	f7f6 f824 	bl	8000a0c <__aeabi_dcmpun>
 800a9c4:	bb00      	cbnz	r0, 800aa08 <_vfprintf_r+0x410>
 800a9c6:	f04f 32ff 	mov.w	r2, #4294967295
 800a9ca:	4630      	mov	r0, r6
 800a9cc:	4629      	mov	r1, r5
 800a9ce:	4b38      	ldr	r3, [pc, #224]	; (800aab0 <_vfprintf_r+0x4b8>)
 800a9d0:	f7f5 fffe 	bl	80009d0 <__aeabi_dcmple>
 800a9d4:	b9c0      	cbnz	r0, 800aa08 <_vfprintf_r+0x410>
 800a9d6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800a9da:	2200      	movs	r2, #0
 800a9dc:	2300      	movs	r3, #0
 800a9de:	f7f5 ffed 	bl	80009bc <__aeabi_dcmplt>
 800a9e2:	b110      	cbz	r0, 800a9ea <_vfprintf_r+0x3f2>
 800a9e4:	232d      	movs	r3, #45	; 0x2d
 800a9e6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800a9ea:	4a32      	ldr	r2, [pc, #200]	; (800aab4 <_vfprintf_r+0x4bc>)
 800a9ec:	4832      	ldr	r0, [pc, #200]	; (800aab8 <_vfprintf_r+0x4c0>)
 800a9ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a9f0:	2700      	movs	r7, #0
 800a9f2:	2b47      	cmp	r3, #71	; 0x47
 800a9f4:	bfd4      	ite	le
 800a9f6:	4691      	movle	r9, r2
 800a9f8:	4681      	movgt	r9, r0
 800a9fa:	2303      	movs	r3, #3
 800a9fc:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800aa00:	9307      	str	r3, [sp, #28]
 800aa02:	463e      	mov	r6, r7
 800aa04:	f001 b80e 	b.w	800ba24 <_vfprintf_r+0x142c>
 800aa08:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800aa0c:	4610      	mov	r0, r2
 800aa0e:	4619      	mov	r1, r3
 800aa10:	f7f5 fffc 	bl	8000a0c <__aeabi_dcmpun>
 800aa14:	4607      	mov	r7, r0
 800aa16:	b148      	cbz	r0, 800aa2c <_vfprintf_r+0x434>
 800aa18:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aa1a:	4a28      	ldr	r2, [pc, #160]	; (800aabc <_vfprintf_r+0x4c4>)
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	bfb8      	it	lt
 800aa20:	232d      	movlt	r3, #45	; 0x2d
 800aa22:	4827      	ldr	r0, [pc, #156]	; (800aac0 <_vfprintf_r+0x4c8>)
 800aa24:	bfb8      	it	lt
 800aa26:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800aa2a:	e7e0      	b.n	800a9ee <_vfprintf_r+0x3f6>
 800aa2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa2e:	f023 0320 	bic.w	r3, r3, #32
 800aa32:	2b41      	cmp	r3, #65	; 0x41
 800aa34:	930c      	str	r3, [sp, #48]	; 0x30
 800aa36:	d12e      	bne.n	800aa96 <_vfprintf_r+0x49e>
 800aa38:	2330      	movs	r3, #48	; 0x30
 800aa3a:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800aa3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aa40:	f048 0802 	orr.w	r8, r8, #2
 800aa44:	2b61      	cmp	r3, #97	; 0x61
 800aa46:	bf0c      	ite	eq
 800aa48:	2378      	moveq	r3, #120	; 0x78
 800aa4a:	2358      	movne	r3, #88	; 0x58
 800aa4c:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800aa50:	9b07      	ldr	r3, [sp, #28]
 800aa52:	2b63      	cmp	r3, #99	; 0x63
 800aa54:	dd36      	ble.n	800aac4 <_vfprintf_r+0x4cc>
 800aa56:	4658      	mov	r0, fp
 800aa58:	1c59      	adds	r1, r3, #1
 800aa5a:	f7fe f8a9 	bl	8008bb0 <_malloc_r>
 800aa5e:	4681      	mov	r9, r0
 800aa60:	2800      	cmp	r0, #0
 800aa62:	f040 8201 	bne.w	800ae68 <_vfprintf_r+0x870>
 800aa66:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800aa6a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa6e:	f8aa 300c 	strh.w	r3, [sl, #12]
 800aa72:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800aa76:	07d9      	lsls	r1, r3, #31
 800aa78:	d407      	bmi.n	800aa8a <_vfprintf_r+0x492>
 800aa7a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800aa7e:	059a      	lsls	r2, r3, #22
 800aa80:	d403      	bmi.n	800aa8a <_vfprintf_r+0x492>
 800aa82:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800aa86:	f002 fac0 	bl	800d00a <__retarget_lock_release_recursive>
 800aa8a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800aa8e:	065b      	lsls	r3, r3, #25
 800aa90:	f57f adf8 	bpl.w	800a684 <_vfprintf_r+0x8c>
 800aa94:	e5f3      	b.n	800a67e <_vfprintf_r+0x86>
 800aa96:	9b07      	ldr	r3, [sp, #28]
 800aa98:	3301      	adds	r3, #1
 800aa9a:	f000 81e7 	beq.w	800ae6c <_vfprintf_r+0x874>
 800aa9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aaa0:	2b47      	cmp	r3, #71	; 0x47
 800aaa2:	d111      	bne.n	800aac8 <_vfprintf_r+0x4d0>
 800aaa4:	9b07      	ldr	r3, [sp, #28]
 800aaa6:	b97b      	cbnz	r3, 800aac8 <_vfprintf_r+0x4d0>
 800aaa8:	461f      	mov	r7, r3
 800aaaa:	2301      	movs	r3, #1
 800aaac:	9307      	str	r3, [sp, #28]
 800aaae:	e00b      	b.n	800aac8 <_vfprintf_r+0x4d0>
 800aab0:	7fefffff 	.word	0x7fefffff
 800aab4:	080106a4 	.word	0x080106a4
 800aab8:	080106a8 	.word	0x080106a8
 800aabc:	080106ac 	.word	0x080106ac
 800aac0:	080106b0 	.word	0x080106b0
 800aac4:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800aac8:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 800aacc:	9315      	str	r3, [sp, #84]	; 0x54
 800aace:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800aad0:	1e1d      	subs	r5, r3, #0
 800aad2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aad4:	9308      	str	r3, [sp, #32]
 800aad6:	bfb7      	itett	lt
 800aad8:	462b      	movlt	r3, r5
 800aada:	2300      	movge	r3, #0
 800aadc:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800aae0:	232d      	movlt	r3, #45	; 0x2d
 800aae2:	931c      	str	r3, [sp, #112]	; 0x70
 800aae4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aae6:	2b41      	cmp	r3, #65	; 0x41
 800aae8:	f040 81d8 	bne.w	800ae9c <_vfprintf_r+0x8a4>
 800aaec:	aa20      	add	r2, sp, #128	; 0x80
 800aaee:	4629      	mov	r1, r5
 800aaf0:	9808      	ldr	r0, [sp, #32]
 800aaf2:	f003 f80b 	bl	800db0c <frexp>
 800aaf6:	2200      	movs	r2, #0
 800aaf8:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800aafc:	f7f5 fcec 	bl	80004d8 <__aeabi_dmul>
 800ab00:	4602      	mov	r2, r0
 800ab02:	460b      	mov	r3, r1
 800ab04:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ab08:	2200      	movs	r2, #0
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	f7f5 ff4c 	bl	80009a8 <__aeabi_dcmpeq>
 800ab10:	b108      	cbz	r0, 800ab16 <_vfprintf_r+0x51e>
 800ab12:	2301      	movs	r3, #1
 800ab14:	9320      	str	r3, [sp, #128]	; 0x80
 800ab16:	4bb2      	ldr	r3, [pc, #712]	; (800ade0 <_vfprintf_r+0x7e8>)
 800ab18:	4eb2      	ldr	r6, [pc, #712]	; (800ade4 <_vfprintf_r+0x7ec>)
 800ab1a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ab1c:	464d      	mov	r5, r9
 800ab1e:	2a61      	cmp	r2, #97	; 0x61
 800ab20:	bf18      	it	ne
 800ab22:	461e      	movne	r6, r3
 800ab24:	9b07      	ldr	r3, [sp, #28]
 800ab26:	9617      	str	r6, [sp, #92]	; 0x5c
 800ab28:	1e5e      	subs	r6, r3, #1
 800ab2a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ab2e:	2200      	movs	r2, #0
 800ab30:	4bad      	ldr	r3, [pc, #692]	; (800ade8 <_vfprintf_r+0x7f0>)
 800ab32:	f7f5 fcd1 	bl	80004d8 <__aeabi_dmul>
 800ab36:	4602      	mov	r2, r0
 800ab38:	460b      	mov	r3, r1
 800ab3a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ab3e:	f7f5 ff7b 	bl	8000a38 <__aeabi_d2iz>
 800ab42:	901d      	str	r0, [sp, #116]	; 0x74
 800ab44:	f7f5 fc5e 	bl	8000404 <__aeabi_i2d>
 800ab48:	4602      	mov	r2, r0
 800ab4a:	460b      	mov	r3, r1
 800ab4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ab50:	f7f5 fb0a 	bl	8000168 <__aeabi_dsub>
 800ab54:	4602      	mov	r2, r0
 800ab56:	460b      	mov	r3, r1
 800ab58:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ab5c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ab5e:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800ab60:	960d      	str	r6, [sp, #52]	; 0x34
 800ab62:	5c9b      	ldrb	r3, [r3, r2]
 800ab64:	f805 3b01 	strb.w	r3, [r5], #1
 800ab68:	1c73      	adds	r3, r6, #1
 800ab6a:	d006      	beq.n	800ab7a <_vfprintf_r+0x582>
 800ab6c:	2200      	movs	r2, #0
 800ab6e:	2300      	movs	r3, #0
 800ab70:	3e01      	subs	r6, #1
 800ab72:	f7f5 ff19 	bl	80009a8 <__aeabi_dcmpeq>
 800ab76:	2800      	cmp	r0, #0
 800ab78:	d0d7      	beq.n	800ab2a <_vfprintf_r+0x532>
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ab80:	4b9a      	ldr	r3, [pc, #616]	; (800adec <_vfprintf_r+0x7f4>)
 800ab82:	f7f5 ff39 	bl	80009f8 <__aeabi_dcmpgt>
 800ab86:	b960      	cbnz	r0, 800aba2 <_vfprintf_r+0x5aa>
 800ab88:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ab8c:	2200      	movs	r2, #0
 800ab8e:	4b97      	ldr	r3, [pc, #604]	; (800adec <_vfprintf_r+0x7f4>)
 800ab90:	f7f5 ff0a 	bl	80009a8 <__aeabi_dcmpeq>
 800ab94:	2800      	cmp	r0, #0
 800ab96:	f000 817c 	beq.w	800ae92 <_vfprintf_r+0x89a>
 800ab9a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ab9c:	07da      	lsls	r2, r3, #31
 800ab9e:	f140 8178 	bpl.w	800ae92 <_vfprintf_r+0x89a>
 800aba2:	2030      	movs	r0, #48	; 0x30
 800aba4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aba6:	9524      	str	r5, [sp, #144]	; 0x90
 800aba8:	7bd9      	ldrb	r1, [r3, #15]
 800abaa:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800abac:	1e53      	subs	r3, r2, #1
 800abae:	9324      	str	r3, [sp, #144]	; 0x90
 800abb0:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800abb4:	428b      	cmp	r3, r1
 800abb6:	f000 815b 	beq.w	800ae70 <_vfprintf_r+0x878>
 800abba:	2b39      	cmp	r3, #57	; 0x39
 800abbc:	bf0b      	itete	eq
 800abbe:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800abc0:	3301      	addne	r3, #1
 800abc2:	7a9b      	ldrbeq	r3, [r3, #10]
 800abc4:	b2db      	uxtbne	r3, r3
 800abc6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800abca:	eba5 0309 	sub.w	r3, r5, r9
 800abce:	9308      	str	r3, [sp, #32]
 800abd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800abd2:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800abd4:	2b47      	cmp	r3, #71	; 0x47
 800abd6:	f040 81ae 	bne.w	800af36 <_vfprintf_r+0x93e>
 800abda:	1ceb      	adds	r3, r5, #3
 800abdc:	db03      	blt.n	800abe6 <_vfprintf_r+0x5ee>
 800abde:	9b07      	ldr	r3, [sp, #28]
 800abe0:	429d      	cmp	r5, r3
 800abe2:	f340 81d3 	ble.w	800af8c <_vfprintf_r+0x994>
 800abe6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800abe8:	3b02      	subs	r3, #2
 800abea:	930b      	str	r3, [sp, #44]	; 0x2c
 800abec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800abee:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800abf2:	f021 0120 	bic.w	r1, r1, #32
 800abf6:	2941      	cmp	r1, #65	; 0x41
 800abf8:	bf08      	it	eq
 800abfa:	320f      	addeq	r2, #15
 800abfc:	f105 33ff 	add.w	r3, r5, #4294967295
 800ac00:	bf06      	itte	eq
 800ac02:	b2d2      	uxtbeq	r2, r2
 800ac04:	2101      	moveq	r1, #1
 800ac06:	2100      	movne	r1, #0
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800ac0e:	bfb4      	ite	lt
 800ac10:	222d      	movlt	r2, #45	; 0x2d
 800ac12:	222b      	movge	r2, #43	; 0x2b
 800ac14:	9320      	str	r3, [sp, #128]	; 0x80
 800ac16:	bfb8      	it	lt
 800ac18:	f1c5 0301 	rsblt	r3, r5, #1
 800ac1c:	2b09      	cmp	r3, #9
 800ac1e:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800ac22:	f340 81a1 	ble.w	800af68 <_vfprintf_r+0x970>
 800ac26:	260a      	movs	r6, #10
 800ac28:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 800ac2c:	fb93 f5f6 	sdiv	r5, r3, r6
 800ac30:	4611      	mov	r1, r2
 800ac32:	fb06 3015 	mls	r0, r6, r5, r3
 800ac36:	3030      	adds	r0, #48	; 0x30
 800ac38:	f801 0c01 	strb.w	r0, [r1, #-1]
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	2863      	cmp	r0, #99	; 0x63
 800ac40:	462b      	mov	r3, r5
 800ac42:	f102 32ff 	add.w	r2, r2, #4294967295
 800ac46:	dcf1      	bgt.n	800ac2c <_vfprintf_r+0x634>
 800ac48:	3330      	adds	r3, #48	; 0x30
 800ac4a:	1e88      	subs	r0, r1, #2
 800ac4c:	f802 3c01 	strb.w	r3, [r2, #-1]
 800ac50:	4603      	mov	r3, r0
 800ac52:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800ac56:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800ac5a:	42ab      	cmp	r3, r5
 800ac5c:	f0c0 817f 	bcc.w	800af5e <_vfprintf_r+0x966>
 800ac60:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 800ac64:	1a52      	subs	r2, r2, r1
 800ac66:	42a8      	cmp	r0, r5
 800ac68:	bf88      	it	hi
 800ac6a:	2200      	movhi	r2, #0
 800ac6c:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800ac70:	441a      	add	r2, r3
 800ac72:	ab22      	add	r3, sp, #136	; 0x88
 800ac74:	1ad3      	subs	r3, r2, r3
 800ac76:	9a08      	ldr	r2, [sp, #32]
 800ac78:	931a      	str	r3, [sp, #104]	; 0x68
 800ac7a:	2a01      	cmp	r2, #1
 800ac7c:	4413      	add	r3, r2
 800ac7e:	9307      	str	r3, [sp, #28]
 800ac80:	dc02      	bgt.n	800ac88 <_vfprintf_r+0x690>
 800ac82:	f018 0f01 	tst.w	r8, #1
 800ac86:	d003      	beq.n	800ac90 <_vfprintf_r+0x698>
 800ac88:	9b07      	ldr	r3, [sp, #28]
 800ac8a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ac8c:	4413      	add	r3, r2
 800ac8e:	9307      	str	r3, [sp, #28]
 800ac90:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 800ac94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ac98:	9315      	str	r3, [sp, #84]	; 0x54
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	461d      	mov	r5, r3
 800ac9e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800aca2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800aca4:	b113      	cbz	r3, 800acac <_vfprintf_r+0x6b4>
 800aca6:	232d      	movs	r3, #45	; 0x2d
 800aca8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800acac:	2600      	movs	r6, #0
 800acae:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 800acb2:	9b07      	ldr	r3, [sp, #28]
 800acb4:	42b3      	cmp	r3, r6
 800acb6:	bfb8      	it	lt
 800acb8:	4633      	movlt	r3, r6
 800acba:	9315      	str	r3, [sp, #84]	; 0x54
 800acbc:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800acc0:	b113      	cbz	r3, 800acc8 <_vfprintf_r+0x6d0>
 800acc2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800acc4:	3301      	adds	r3, #1
 800acc6:	9315      	str	r3, [sp, #84]	; 0x54
 800acc8:	f018 0302 	ands.w	r3, r8, #2
 800accc:	931c      	str	r3, [sp, #112]	; 0x70
 800acce:	bf1e      	ittt	ne
 800acd0:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800acd2:	3302      	addne	r3, #2
 800acd4:	9315      	strne	r3, [sp, #84]	; 0x54
 800acd6:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 800acda:	931d      	str	r3, [sp, #116]	; 0x74
 800acdc:	d121      	bne.n	800ad22 <_vfprintf_r+0x72a>
 800acde:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800ace2:	1a9b      	subs	r3, r3, r2
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	9317      	str	r3, [sp, #92]	; 0x5c
 800ace8:	dd1b      	ble.n	800ad22 <_vfprintf_r+0x72a>
 800acea:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800acee:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800acf0:	3301      	adds	r3, #1
 800acf2:	2810      	cmp	r0, #16
 800acf4:	483e      	ldr	r0, [pc, #248]	; (800adf0 <_vfprintf_r+0x7f8>)
 800acf6:	f104 0108 	add.w	r1, r4, #8
 800acfa:	6020      	str	r0, [r4, #0]
 800acfc:	f300 82df 	bgt.w	800b2be <_vfprintf_r+0xcc6>
 800ad00:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ad02:	2b07      	cmp	r3, #7
 800ad04:	4402      	add	r2, r0
 800ad06:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ad0a:	6060      	str	r0, [r4, #4]
 800ad0c:	f340 82ec 	ble.w	800b2e8 <_vfprintf_r+0xcf0>
 800ad10:	4651      	mov	r1, sl
 800ad12:	4658      	mov	r0, fp
 800ad14:	aa26      	add	r2, sp, #152	; 0x98
 800ad16:	f002 fffe 	bl	800dd16 <__sprint_r>
 800ad1a:	2800      	cmp	r0, #0
 800ad1c:	f040 8622 	bne.w	800b964 <_vfprintf_r+0x136c>
 800ad20:	ac29      	add	r4, sp, #164	; 0xa4
 800ad22:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800ad26:	b173      	cbz	r3, 800ad46 <_vfprintf_r+0x74e>
 800ad28:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800ad2c:	6023      	str	r3, [r4, #0]
 800ad2e:	2301      	movs	r3, #1
 800ad30:	6063      	str	r3, [r4, #4]
 800ad32:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ad34:	3301      	adds	r3, #1
 800ad36:	9328      	str	r3, [sp, #160]	; 0xa0
 800ad38:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ad3a:	3301      	adds	r3, #1
 800ad3c:	2b07      	cmp	r3, #7
 800ad3e:	9327      	str	r3, [sp, #156]	; 0x9c
 800ad40:	f300 82d4 	bgt.w	800b2ec <_vfprintf_r+0xcf4>
 800ad44:	3408      	adds	r4, #8
 800ad46:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800ad48:	b16b      	cbz	r3, 800ad66 <_vfprintf_r+0x76e>
 800ad4a:	ab1f      	add	r3, sp, #124	; 0x7c
 800ad4c:	6023      	str	r3, [r4, #0]
 800ad4e:	2302      	movs	r3, #2
 800ad50:	6063      	str	r3, [r4, #4]
 800ad52:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ad54:	3302      	adds	r3, #2
 800ad56:	9328      	str	r3, [sp, #160]	; 0xa0
 800ad58:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ad5a:	3301      	adds	r3, #1
 800ad5c:	2b07      	cmp	r3, #7
 800ad5e:	9327      	str	r3, [sp, #156]	; 0x9c
 800ad60:	f300 82ce 	bgt.w	800b300 <_vfprintf_r+0xd08>
 800ad64:	3408      	adds	r4, #8
 800ad66:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ad68:	2b80      	cmp	r3, #128	; 0x80
 800ad6a:	d121      	bne.n	800adb0 <_vfprintf_r+0x7b8>
 800ad6c:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800ad70:	1a9b      	subs	r3, r3, r2
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	9317      	str	r3, [sp, #92]	; 0x5c
 800ad76:	dd1b      	ble.n	800adb0 <_vfprintf_r+0x7b8>
 800ad78:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800ad7c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ad7e:	3301      	adds	r3, #1
 800ad80:	2810      	cmp	r0, #16
 800ad82:	481c      	ldr	r0, [pc, #112]	; (800adf4 <_vfprintf_r+0x7fc>)
 800ad84:	f104 0108 	add.w	r1, r4, #8
 800ad88:	6020      	str	r0, [r4, #0]
 800ad8a:	f300 82c3 	bgt.w	800b314 <_vfprintf_r+0xd1c>
 800ad8e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800ad90:	2b07      	cmp	r3, #7
 800ad92:	4402      	add	r2, r0
 800ad94:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800ad98:	6060      	str	r0, [r4, #4]
 800ad9a:	f340 82d0 	ble.w	800b33e <_vfprintf_r+0xd46>
 800ad9e:	4651      	mov	r1, sl
 800ada0:	4658      	mov	r0, fp
 800ada2:	aa26      	add	r2, sp, #152	; 0x98
 800ada4:	f002 ffb7 	bl	800dd16 <__sprint_r>
 800ada8:	2800      	cmp	r0, #0
 800adaa:	f040 85db 	bne.w	800b964 <_vfprintf_r+0x136c>
 800adae:	ac29      	add	r4, sp, #164	; 0xa4
 800adb0:	9b07      	ldr	r3, [sp, #28]
 800adb2:	1af6      	subs	r6, r6, r3
 800adb4:	2e00      	cmp	r6, #0
 800adb6:	dd28      	ble.n	800ae0a <_vfprintf_r+0x812>
 800adb8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800adbc:	480d      	ldr	r0, [pc, #52]	; (800adf4 <_vfprintf_r+0x7fc>)
 800adbe:	2e10      	cmp	r6, #16
 800adc0:	f103 0301 	add.w	r3, r3, #1
 800adc4:	f104 0108 	add.w	r1, r4, #8
 800adc8:	6020      	str	r0, [r4, #0]
 800adca:	f300 82ba 	bgt.w	800b342 <_vfprintf_r+0xd4a>
 800adce:	6066      	str	r6, [r4, #4]
 800add0:	2b07      	cmp	r3, #7
 800add2:	4416      	add	r6, r2
 800add4:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800add8:	f340 82c6 	ble.w	800b368 <_vfprintf_r+0xd70>
 800addc:	e00c      	b.n	800adf8 <_vfprintf_r+0x800>
 800adde:	bf00      	nop
 800ade0:	080106c5 	.word	0x080106c5
 800ade4:	080106b4 	.word	0x080106b4
 800ade8:	40300000 	.word	0x40300000
 800adec:	3fe00000 	.word	0x3fe00000
 800adf0:	080106f8 	.word	0x080106f8
 800adf4:	08010708 	.word	0x08010708
 800adf8:	4651      	mov	r1, sl
 800adfa:	4658      	mov	r0, fp
 800adfc:	aa26      	add	r2, sp, #152	; 0x98
 800adfe:	f002 ff8a 	bl	800dd16 <__sprint_r>
 800ae02:	2800      	cmp	r0, #0
 800ae04:	f040 85ae 	bne.w	800b964 <_vfprintf_r+0x136c>
 800ae08:	ac29      	add	r4, sp, #164	; 0xa4
 800ae0a:	f418 7f80 	tst.w	r8, #256	; 0x100
 800ae0e:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800ae10:	f040 82b0 	bne.w	800b374 <_vfprintf_r+0xd7c>
 800ae14:	9b07      	ldr	r3, [sp, #28]
 800ae16:	f8c4 9000 	str.w	r9, [r4]
 800ae1a:	441e      	add	r6, r3
 800ae1c:	6063      	str	r3, [r4, #4]
 800ae1e:	9628      	str	r6, [sp, #160]	; 0xa0
 800ae20:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800ae22:	3301      	adds	r3, #1
 800ae24:	2b07      	cmp	r3, #7
 800ae26:	9327      	str	r3, [sp, #156]	; 0x9c
 800ae28:	f300 82ea 	bgt.w	800b400 <_vfprintf_r+0xe08>
 800ae2c:	3408      	adds	r4, #8
 800ae2e:	f018 0f04 	tst.w	r8, #4
 800ae32:	f040 8578 	bne.w	800b926 <_vfprintf_r+0x132e>
 800ae36:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 800ae3a:	9915      	ldr	r1, [sp, #84]	; 0x54
 800ae3c:	428a      	cmp	r2, r1
 800ae3e:	bfac      	ite	ge
 800ae40:	189b      	addge	r3, r3, r2
 800ae42:	185b      	addlt	r3, r3, r1
 800ae44:	9313      	str	r3, [sp, #76]	; 0x4c
 800ae46:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800ae48:	b13b      	cbz	r3, 800ae5a <_vfprintf_r+0x862>
 800ae4a:	4651      	mov	r1, sl
 800ae4c:	4658      	mov	r0, fp
 800ae4e:	aa26      	add	r2, sp, #152	; 0x98
 800ae50:	f002 ff61 	bl	800dd16 <__sprint_r>
 800ae54:	2800      	cmp	r0, #0
 800ae56:	f040 8585 	bne.w	800b964 <_vfprintf_r+0x136c>
 800ae5a:	2300      	movs	r3, #0
 800ae5c:	9327      	str	r3, [sp, #156]	; 0x9c
 800ae5e:	2f00      	cmp	r7, #0
 800ae60:	f040 859c 	bne.w	800b99c <_vfprintf_r+0x13a4>
 800ae64:	ac29      	add	r4, sp, #164	; 0xa4
 800ae66:	e0e7      	b.n	800b038 <_vfprintf_r+0xa40>
 800ae68:	4607      	mov	r7, r0
 800ae6a:	e62d      	b.n	800aac8 <_vfprintf_r+0x4d0>
 800ae6c:	2306      	movs	r3, #6
 800ae6e:	e61d      	b.n	800aaac <_vfprintf_r+0x4b4>
 800ae70:	f802 0c01 	strb.w	r0, [r2, #-1]
 800ae74:	e699      	b.n	800abaa <_vfprintf_r+0x5b2>
 800ae76:	f803 0b01 	strb.w	r0, [r3], #1
 800ae7a:	1aca      	subs	r2, r1, r3
 800ae7c:	2a00      	cmp	r2, #0
 800ae7e:	dafa      	bge.n	800ae76 <_vfprintf_r+0x87e>
 800ae80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ae82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ae84:	3201      	adds	r2, #1
 800ae86:	f103 0301 	add.w	r3, r3, #1
 800ae8a:	bfb8      	it	lt
 800ae8c:	2300      	movlt	r3, #0
 800ae8e:	441d      	add	r5, r3
 800ae90:	e69b      	b.n	800abca <_vfprintf_r+0x5d2>
 800ae92:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ae94:	462b      	mov	r3, r5
 800ae96:	2030      	movs	r0, #48	; 0x30
 800ae98:	18a9      	adds	r1, r5, r2
 800ae9a:	e7ee      	b.n	800ae7a <_vfprintf_r+0x882>
 800ae9c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae9e:	2b46      	cmp	r3, #70	; 0x46
 800aea0:	d005      	beq.n	800aeae <_vfprintf_r+0x8b6>
 800aea2:	2b45      	cmp	r3, #69	; 0x45
 800aea4:	d11b      	bne.n	800aede <_vfprintf_r+0x8e6>
 800aea6:	9b07      	ldr	r3, [sp, #28]
 800aea8:	1c5e      	adds	r6, r3, #1
 800aeaa:	2302      	movs	r3, #2
 800aeac:	e001      	b.n	800aeb2 <_vfprintf_r+0x8ba>
 800aeae:	2303      	movs	r3, #3
 800aeb0:	9e07      	ldr	r6, [sp, #28]
 800aeb2:	aa24      	add	r2, sp, #144	; 0x90
 800aeb4:	9204      	str	r2, [sp, #16]
 800aeb6:	aa21      	add	r2, sp, #132	; 0x84
 800aeb8:	9203      	str	r2, [sp, #12]
 800aeba:	aa20      	add	r2, sp, #128	; 0x80
 800aebc:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800aec0:	9300      	str	r3, [sp, #0]
 800aec2:	4658      	mov	r0, fp
 800aec4:	462b      	mov	r3, r5
 800aec6:	9a08      	ldr	r2, [sp, #32]
 800aec8:	f000 ff26 	bl	800bd18 <_dtoa_r>
 800aecc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aece:	4681      	mov	r9, r0
 800aed0:	2b47      	cmp	r3, #71	; 0x47
 800aed2:	d106      	bne.n	800aee2 <_vfprintf_r+0x8ea>
 800aed4:	f018 0f01 	tst.w	r8, #1
 800aed8:	d103      	bne.n	800aee2 <_vfprintf_r+0x8ea>
 800aeda:	9d24      	ldr	r5, [sp, #144]	; 0x90
 800aedc:	e675      	b.n	800abca <_vfprintf_r+0x5d2>
 800aede:	9e07      	ldr	r6, [sp, #28]
 800aee0:	e7e3      	b.n	800aeaa <_vfprintf_r+0x8b2>
 800aee2:	eb09 0306 	add.w	r3, r9, r6
 800aee6:	930d      	str	r3, [sp, #52]	; 0x34
 800aee8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aeea:	2b46      	cmp	r3, #70	; 0x46
 800aeec:	d111      	bne.n	800af12 <_vfprintf_r+0x91a>
 800aeee:	f899 3000 	ldrb.w	r3, [r9]
 800aef2:	2b30      	cmp	r3, #48	; 0x30
 800aef4:	d109      	bne.n	800af0a <_vfprintf_r+0x912>
 800aef6:	2200      	movs	r2, #0
 800aef8:	2300      	movs	r3, #0
 800aefa:	4629      	mov	r1, r5
 800aefc:	9808      	ldr	r0, [sp, #32]
 800aefe:	f7f5 fd53 	bl	80009a8 <__aeabi_dcmpeq>
 800af02:	b910      	cbnz	r0, 800af0a <_vfprintf_r+0x912>
 800af04:	f1c6 0601 	rsb	r6, r6, #1
 800af08:	9620      	str	r6, [sp, #128]	; 0x80
 800af0a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800af0c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800af0e:	441a      	add	r2, r3
 800af10:	920d      	str	r2, [sp, #52]	; 0x34
 800af12:	2200      	movs	r2, #0
 800af14:	2300      	movs	r3, #0
 800af16:	4629      	mov	r1, r5
 800af18:	9808      	ldr	r0, [sp, #32]
 800af1a:	f7f5 fd45 	bl	80009a8 <__aeabi_dcmpeq>
 800af1e:	b108      	cbz	r0, 800af24 <_vfprintf_r+0x92c>
 800af20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af22:	9324      	str	r3, [sp, #144]	; 0x90
 800af24:	2230      	movs	r2, #48	; 0x30
 800af26:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800af28:	990d      	ldr	r1, [sp, #52]	; 0x34
 800af2a:	4299      	cmp	r1, r3
 800af2c:	d9d5      	bls.n	800aeda <_vfprintf_r+0x8e2>
 800af2e:	1c59      	adds	r1, r3, #1
 800af30:	9124      	str	r1, [sp, #144]	; 0x90
 800af32:	701a      	strb	r2, [r3, #0]
 800af34:	e7f7      	b.n	800af26 <_vfprintf_r+0x92e>
 800af36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800af38:	2b46      	cmp	r3, #70	; 0x46
 800af3a:	f47f ae57 	bne.w	800abec <_vfprintf_r+0x5f4>
 800af3e:	9a07      	ldr	r2, [sp, #28]
 800af40:	f008 0301 	and.w	r3, r8, #1
 800af44:	2d00      	cmp	r5, #0
 800af46:	ea43 0302 	orr.w	r3, r3, r2
 800af4a:	dd1a      	ble.n	800af82 <_vfprintf_r+0x98a>
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d034      	beq.n	800afba <_vfprintf_r+0x9c2>
 800af50:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800af52:	18eb      	adds	r3, r5, r3
 800af54:	441a      	add	r2, r3
 800af56:	9207      	str	r2, [sp, #28]
 800af58:	2366      	movs	r3, #102	; 0x66
 800af5a:	930b      	str	r3, [sp, #44]	; 0x2c
 800af5c:	e033      	b.n	800afc6 <_vfprintf_r+0x9ce>
 800af5e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800af62:	f802 6b01 	strb.w	r6, [r2], #1
 800af66:	e678      	b.n	800ac5a <_vfprintf_r+0x662>
 800af68:	b941      	cbnz	r1, 800af7c <_vfprintf_r+0x984>
 800af6a:	2230      	movs	r2, #48	; 0x30
 800af6c:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800af70:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800af74:	3330      	adds	r3, #48	; 0x30
 800af76:	f802 3b01 	strb.w	r3, [r2], #1
 800af7a:	e67a      	b.n	800ac72 <_vfprintf_r+0x67a>
 800af7c:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800af80:	e7f8      	b.n	800af74 <_vfprintf_r+0x97c>
 800af82:	b1e3      	cbz	r3, 800afbe <_vfprintf_r+0x9c6>
 800af84:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800af86:	9a07      	ldr	r2, [sp, #28]
 800af88:	3301      	adds	r3, #1
 800af8a:	e7e3      	b.n	800af54 <_vfprintf_r+0x95c>
 800af8c:	9b08      	ldr	r3, [sp, #32]
 800af8e:	429d      	cmp	r5, r3
 800af90:	db07      	blt.n	800afa2 <_vfprintf_r+0x9aa>
 800af92:	f018 0f01 	tst.w	r8, #1
 800af96:	d02d      	beq.n	800aff4 <_vfprintf_r+0x9fc>
 800af98:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800af9a:	18eb      	adds	r3, r5, r3
 800af9c:	9307      	str	r3, [sp, #28]
 800af9e:	2367      	movs	r3, #103	; 0x67
 800afa0:	e7db      	b.n	800af5a <_vfprintf_r+0x962>
 800afa2:	9b08      	ldr	r3, [sp, #32]
 800afa4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800afa6:	2d00      	cmp	r5, #0
 800afa8:	4413      	add	r3, r2
 800afaa:	9307      	str	r3, [sp, #28]
 800afac:	dcf7      	bgt.n	800af9e <_vfprintf_r+0x9a6>
 800afae:	9a07      	ldr	r2, [sp, #28]
 800afb0:	f1c5 0301 	rsb	r3, r5, #1
 800afb4:	441a      	add	r2, r3
 800afb6:	4613      	mov	r3, r2
 800afb8:	e7f0      	b.n	800af9c <_vfprintf_r+0x9a4>
 800afba:	9507      	str	r5, [sp, #28]
 800afbc:	e7cc      	b.n	800af58 <_vfprintf_r+0x960>
 800afbe:	2366      	movs	r3, #102	; 0x66
 800afc0:	930b      	str	r3, [sp, #44]	; 0x2c
 800afc2:	2301      	movs	r3, #1
 800afc4:	9307      	str	r3, [sp, #28]
 800afc6:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800afca:	930d      	str	r3, [sp, #52]	; 0x34
 800afcc:	d025      	beq.n	800b01a <_vfprintf_r+0xa22>
 800afce:	2300      	movs	r3, #0
 800afd0:	2d00      	cmp	r5, #0
 800afd2:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800afd6:	f77f ae64 	ble.w	800aca2 <_vfprintf_r+0x6aa>
 800afda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800afdc:	781b      	ldrb	r3, [r3, #0]
 800afde:	2bff      	cmp	r3, #255	; 0xff
 800afe0:	d10a      	bne.n	800aff8 <_vfprintf_r+0xa00>
 800afe2:	9907      	ldr	r1, [sp, #28]
 800afe4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800afe8:	4413      	add	r3, r2
 800afea:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800afec:	fb02 1303 	mla	r3, r2, r3, r1
 800aff0:	9307      	str	r3, [sp, #28]
 800aff2:	e656      	b.n	800aca2 <_vfprintf_r+0x6aa>
 800aff4:	9507      	str	r5, [sp, #28]
 800aff6:	e7d2      	b.n	800af9e <_vfprintf_r+0x9a6>
 800aff8:	42ab      	cmp	r3, r5
 800affa:	daf2      	bge.n	800afe2 <_vfprintf_r+0x9ea>
 800affc:	1aed      	subs	r5, r5, r3
 800affe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b000:	785b      	ldrb	r3, [r3, #1]
 800b002:	b133      	cbz	r3, 800b012 <_vfprintf_r+0xa1a>
 800b004:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b006:	3301      	adds	r3, #1
 800b008:	930d      	str	r3, [sp, #52]	; 0x34
 800b00a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b00c:	3301      	adds	r3, #1
 800b00e:	930e      	str	r3, [sp, #56]	; 0x38
 800b010:	e7e3      	b.n	800afda <_vfprintf_r+0x9e2>
 800b012:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b014:	3301      	adds	r3, #1
 800b016:	930c      	str	r3, [sp, #48]	; 0x30
 800b018:	e7df      	b.n	800afda <_vfprintf_r+0x9e2>
 800b01a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b01c:	930c      	str	r3, [sp, #48]	; 0x30
 800b01e:	e640      	b.n	800aca2 <_vfprintf_r+0x6aa>
 800b020:	4632      	mov	r2, r6
 800b022:	f852 3b04 	ldr.w	r3, [r2], #4
 800b026:	f018 0f20 	tst.w	r8, #32
 800b02a:	920a      	str	r2, [sp, #40]	; 0x28
 800b02c:	d009      	beq.n	800b042 <_vfprintf_r+0xa4a>
 800b02e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b030:	4610      	mov	r0, r2
 800b032:	17d1      	asrs	r1, r2, #31
 800b034:	e9c3 0100 	strd	r0, r1, [r3]
 800b038:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b03a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800b03e:	f7ff bb5a 	b.w	800a6f6 <_vfprintf_r+0xfe>
 800b042:	f018 0f10 	tst.w	r8, #16
 800b046:	d002      	beq.n	800b04e <_vfprintf_r+0xa56>
 800b048:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b04a:	601a      	str	r2, [r3, #0]
 800b04c:	e7f4      	b.n	800b038 <_vfprintf_r+0xa40>
 800b04e:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b052:	d002      	beq.n	800b05a <_vfprintf_r+0xa62>
 800b054:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b056:	801a      	strh	r2, [r3, #0]
 800b058:	e7ee      	b.n	800b038 <_vfprintf_r+0xa40>
 800b05a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b05e:	d0f3      	beq.n	800b048 <_vfprintf_r+0xa50>
 800b060:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b062:	701a      	strb	r2, [r3, #0]
 800b064:	e7e8      	b.n	800b038 <_vfprintf_r+0xa40>
 800b066:	f048 0810 	orr.w	r8, r8, #16
 800b06a:	f018 0f20 	tst.w	r8, #32
 800b06e:	d01e      	beq.n	800b0ae <_vfprintf_r+0xab6>
 800b070:	3607      	adds	r6, #7
 800b072:	f026 0307 	bic.w	r3, r6, #7
 800b076:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b07a:	930a      	str	r3, [sp, #40]	; 0x28
 800b07c:	2300      	movs	r3, #0
 800b07e:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800b082:	2200      	movs	r2, #0
 800b084:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800b088:	9a07      	ldr	r2, [sp, #28]
 800b08a:	3201      	adds	r2, #1
 800b08c:	f000 849b 	beq.w	800b9c6 <_vfprintf_r+0x13ce>
 800b090:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 800b094:	920c      	str	r2, [sp, #48]	; 0x30
 800b096:	ea56 0207 	orrs.w	r2, r6, r7
 800b09a:	f040 849a 	bne.w	800b9d2 <_vfprintf_r+0x13da>
 800b09e:	9a07      	ldr	r2, [sp, #28]
 800b0a0:	2a00      	cmp	r2, #0
 800b0a2:	f000 80f5 	beq.w	800b290 <_vfprintf_r+0xc98>
 800b0a6:	2b01      	cmp	r3, #1
 800b0a8:	f040 8496 	bne.w	800b9d8 <_vfprintf_r+0x13e0>
 800b0ac:	e097      	b.n	800b1de <_vfprintf_r+0xbe6>
 800b0ae:	1d33      	adds	r3, r6, #4
 800b0b0:	f018 0f10 	tst.w	r8, #16
 800b0b4:	930a      	str	r3, [sp, #40]	; 0x28
 800b0b6:	d001      	beq.n	800b0bc <_vfprintf_r+0xac4>
 800b0b8:	6836      	ldr	r6, [r6, #0]
 800b0ba:	e003      	b.n	800b0c4 <_vfprintf_r+0xacc>
 800b0bc:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b0c0:	d002      	beq.n	800b0c8 <_vfprintf_r+0xad0>
 800b0c2:	8836      	ldrh	r6, [r6, #0]
 800b0c4:	2700      	movs	r7, #0
 800b0c6:	e7d9      	b.n	800b07c <_vfprintf_r+0xa84>
 800b0c8:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b0cc:	d0f4      	beq.n	800b0b8 <_vfprintf_r+0xac0>
 800b0ce:	7836      	ldrb	r6, [r6, #0]
 800b0d0:	e7f8      	b.n	800b0c4 <_vfprintf_r+0xacc>
 800b0d2:	4633      	mov	r3, r6
 800b0d4:	f853 6b04 	ldr.w	r6, [r3], #4
 800b0d8:	2278      	movs	r2, #120	; 0x78
 800b0da:	930a      	str	r3, [sp, #40]	; 0x28
 800b0dc:	f647 0330 	movw	r3, #30768	; 0x7830
 800b0e0:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 800b0e4:	4ba1      	ldr	r3, [pc, #644]	; (800b36c <_vfprintf_r+0xd74>)
 800b0e6:	2700      	movs	r7, #0
 800b0e8:	931b      	str	r3, [sp, #108]	; 0x6c
 800b0ea:	f048 0802 	orr.w	r8, r8, #2
 800b0ee:	2302      	movs	r3, #2
 800b0f0:	920b      	str	r2, [sp, #44]	; 0x2c
 800b0f2:	e7c6      	b.n	800b082 <_vfprintf_r+0xa8a>
 800b0f4:	4633      	mov	r3, r6
 800b0f6:	2500      	movs	r5, #0
 800b0f8:	f853 9b04 	ldr.w	r9, [r3], #4
 800b0fc:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 800b100:	930a      	str	r3, [sp, #40]	; 0x28
 800b102:	9b07      	ldr	r3, [sp, #28]
 800b104:	1c5e      	adds	r6, r3, #1
 800b106:	d010      	beq.n	800b12a <_vfprintf_r+0xb32>
 800b108:	461a      	mov	r2, r3
 800b10a:	4629      	mov	r1, r5
 800b10c:	4648      	mov	r0, r9
 800b10e:	f001 ffe9 	bl	800d0e4 <memchr>
 800b112:	4607      	mov	r7, r0
 800b114:	2800      	cmp	r0, #0
 800b116:	f43f ac74 	beq.w	800aa02 <_vfprintf_r+0x40a>
 800b11a:	eba0 0309 	sub.w	r3, r0, r9
 800b11e:	462f      	mov	r7, r5
 800b120:	462e      	mov	r6, r5
 800b122:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 800b126:	9307      	str	r3, [sp, #28]
 800b128:	e5c3      	b.n	800acb2 <_vfprintf_r+0x6ba>
 800b12a:	4648      	mov	r0, r9
 800b12c:	f7f5 f810 	bl	8000150 <strlen>
 800b130:	462f      	mov	r7, r5
 800b132:	9007      	str	r0, [sp, #28]
 800b134:	e465      	b.n	800aa02 <_vfprintf_r+0x40a>
 800b136:	f048 0810 	orr.w	r8, r8, #16
 800b13a:	f018 0f20 	tst.w	r8, #32
 800b13e:	d007      	beq.n	800b150 <_vfprintf_r+0xb58>
 800b140:	3607      	adds	r6, #7
 800b142:	f026 0307 	bic.w	r3, r6, #7
 800b146:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b14a:	930a      	str	r3, [sp, #40]	; 0x28
 800b14c:	2301      	movs	r3, #1
 800b14e:	e798      	b.n	800b082 <_vfprintf_r+0xa8a>
 800b150:	1d33      	adds	r3, r6, #4
 800b152:	f018 0f10 	tst.w	r8, #16
 800b156:	930a      	str	r3, [sp, #40]	; 0x28
 800b158:	d001      	beq.n	800b15e <_vfprintf_r+0xb66>
 800b15a:	6836      	ldr	r6, [r6, #0]
 800b15c:	e003      	b.n	800b166 <_vfprintf_r+0xb6e>
 800b15e:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b162:	d002      	beq.n	800b16a <_vfprintf_r+0xb72>
 800b164:	8836      	ldrh	r6, [r6, #0]
 800b166:	2700      	movs	r7, #0
 800b168:	e7f0      	b.n	800b14c <_vfprintf_r+0xb54>
 800b16a:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b16e:	d0f4      	beq.n	800b15a <_vfprintf_r+0xb62>
 800b170:	7836      	ldrb	r6, [r6, #0]
 800b172:	e7f8      	b.n	800b166 <_vfprintf_r+0xb6e>
 800b174:	4b7e      	ldr	r3, [pc, #504]	; (800b370 <_vfprintf_r+0xd78>)
 800b176:	f018 0f20 	tst.w	r8, #32
 800b17a:	931b      	str	r3, [sp, #108]	; 0x6c
 800b17c:	d019      	beq.n	800b1b2 <_vfprintf_r+0xbba>
 800b17e:	3607      	adds	r6, #7
 800b180:	f026 0307 	bic.w	r3, r6, #7
 800b184:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800b188:	930a      	str	r3, [sp, #40]	; 0x28
 800b18a:	f018 0f01 	tst.w	r8, #1
 800b18e:	d00a      	beq.n	800b1a6 <_vfprintf_r+0xbae>
 800b190:	ea56 0307 	orrs.w	r3, r6, r7
 800b194:	d007      	beq.n	800b1a6 <_vfprintf_r+0xbae>
 800b196:	2330      	movs	r3, #48	; 0x30
 800b198:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 800b19c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b19e:	f048 0802 	orr.w	r8, r8, #2
 800b1a2:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800b1a6:	2302      	movs	r3, #2
 800b1a8:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 800b1ac:	e769      	b.n	800b082 <_vfprintf_r+0xa8a>
 800b1ae:	4b6f      	ldr	r3, [pc, #444]	; (800b36c <_vfprintf_r+0xd74>)
 800b1b0:	e7e1      	b.n	800b176 <_vfprintf_r+0xb7e>
 800b1b2:	1d33      	adds	r3, r6, #4
 800b1b4:	f018 0f10 	tst.w	r8, #16
 800b1b8:	930a      	str	r3, [sp, #40]	; 0x28
 800b1ba:	d001      	beq.n	800b1c0 <_vfprintf_r+0xbc8>
 800b1bc:	6836      	ldr	r6, [r6, #0]
 800b1be:	e003      	b.n	800b1c8 <_vfprintf_r+0xbd0>
 800b1c0:	f018 0f40 	tst.w	r8, #64	; 0x40
 800b1c4:	d002      	beq.n	800b1cc <_vfprintf_r+0xbd4>
 800b1c6:	8836      	ldrh	r6, [r6, #0]
 800b1c8:	2700      	movs	r7, #0
 800b1ca:	e7de      	b.n	800b18a <_vfprintf_r+0xb92>
 800b1cc:	f418 7f00 	tst.w	r8, #512	; 0x200
 800b1d0:	d0f4      	beq.n	800b1bc <_vfprintf_r+0xbc4>
 800b1d2:	7836      	ldrb	r6, [r6, #0]
 800b1d4:	e7f8      	b.n	800b1c8 <_vfprintf_r+0xbd0>
 800b1d6:	2f00      	cmp	r7, #0
 800b1d8:	bf08      	it	eq
 800b1da:	2e0a      	cmpeq	r6, #10
 800b1dc:	d206      	bcs.n	800b1ec <_vfprintf_r+0xbf4>
 800b1de:	3630      	adds	r6, #48	; 0x30
 800b1e0:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 800b1e4:	f20d 1947 	addw	r9, sp, #327	; 0x147
 800b1e8:	f000 bc14 	b.w	800ba14 <_vfprintf_r+0x141c>
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	9308      	str	r3, [sp, #32]
 800b1f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b1f2:	ad52      	add	r5, sp, #328	; 0x148
 800b1f4:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 800b1f8:	220a      	movs	r2, #10
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	4630      	mov	r0, r6
 800b1fe:	4639      	mov	r1, r7
 800b200:	f7f5 ffd6 	bl	80011b0 <__aeabi_uldivmod>
 800b204:	9b08      	ldr	r3, [sp, #32]
 800b206:	3230      	adds	r2, #48	; 0x30
 800b208:	3301      	adds	r3, #1
 800b20a:	f105 39ff 	add.w	r9, r5, #4294967295
 800b20e:	f805 2c01 	strb.w	r2, [r5, #-1]
 800b212:	9308      	str	r3, [sp, #32]
 800b214:	f1b8 0f00 	cmp.w	r8, #0
 800b218:	d019      	beq.n	800b24e <_vfprintf_r+0xc56>
 800b21a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b21c:	9a08      	ldr	r2, [sp, #32]
 800b21e:	781b      	ldrb	r3, [r3, #0]
 800b220:	429a      	cmp	r2, r3
 800b222:	d114      	bne.n	800b24e <_vfprintf_r+0xc56>
 800b224:	2aff      	cmp	r2, #255	; 0xff
 800b226:	d012      	beq.n	800b24e <_vfprintf_r+0xc56>
 800b228:	2f00      	cmp	r7, #0
 800b22a:	bf08      	it	eq
 800b22c:	2e0a      	cmpeq	r6, #10
 800b22e:	d30e      	bcc.n	800b24e <_vfprintf_r+0xc56>
 800b230:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b232:	9919      	ldr	r1, [sp, #100]	; 0x64
 800b234:	eba9 0903 	sub.w	r9, r9, r3
 800b238:	461a      	mov	r2, r3
 800b23a:	4648      	mov	r0, r9
 800b23c:	f002 fcdd 	bl	800dbfa <strncpy>
 800b240:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b242:	785d      	ldrb	r5, [r3, #1]
 800b244:	b195      	cbz	r5, 800b26c <_vfprintf_r+0xc74>
 800b246:	3301      	adds	r3, #1
 800b248:	930e      	str	r3, [sp, #56]	; 0x38
 800b24a:	2300      	movs	r3, #0
 800b24c:	9308      	str	r3, [sp, #32]
 800b24e:	220a      	movs	r2, #10
 800b250:	2300      	movs	r3, #0
 800b252:	4630      	mov	r0, r6
 800b254:	4639      	mov	r1, r7
 800b256:	f7f5 ffab 	bl	80011b0 <__aeabi_uldivmod>
 800b25a:	2f00      	cmp	r7, #0
 800b25c:	bf08      	it	eq
 800b25e:	2e0a      	cmpeq	r6, #10
 800b260:	f0c0 83d8 	bcc.w	800ba14 <_vfprintf_r+0x141c>
 800b264:	4606      	mov	r6, r0
 800b266:	460f      	mov	r7, r1
 800b268:	464d      	mov	r5, r9
 800b26a:	e7c5      	b.n	800b1f8 <_vfprintf_r+0xc00>
 800b26c:	9508      	str	r5, [sp, #32]
 800b26e:	e7ee      	b.n	800b24e <_vfprintf_r+0xc56>
 800b270:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b272:	f006 030f 	and.w	r3, r6, #15
 800b276:	5cd3      	ldrb	r3, [r2, r3]
 800b278:	093a      	lsrs	r2, r7, #4
 800b27a:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b27e:	0933      	lsrs	r3, r6, #4
 800b280:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 800b284:	461e      	mov	r6, r3
 800b286:	4617      	mov	r7, r2
 800b288:	ea56 0307 	orrs.w	r3, r6, r7
 800b28c:	d1f0      	bne.n	800b270 <_vfprintf_r+0xc78>
 800b28e:	e3c1      	b.n	800ba14 <_vfprintf_r+0x141c>
 800b290:	b933      	cbnz	r3, 800b2a0 <_vfprintf_r+0xca8>
 800b292:	f018 0f01 	tst.w	r8, #1
 800b296:	d003      	beq.n	800b2a0 <_vfprintf_r+0xca8>
 800b298:	2330      	movs	r3, #48	; 0x30
 800b29a:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800b29e:	e7a1      	b.n	800b1e4 <_vfprintf_r+0xbec>
 800b2a0:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800b2a4:	e3b6      	b.n	800ba14 <_vfprintf_r+0x141c>
 800b2a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	f000 837d 	beq.w	800b9a8 <_vfprintf_r+0x13b0>
 800b2ae:	2000      	movs	r0, #0
 800b2b0:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800b2b4:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800b2b8:	960a      	str	r6, [sp, #40]	; 0x28
 800b2ba:	f7ff bb3b 	b.w	800a934 <_vfprintf_r+0x33c>
 800b2be:	2010      	movs	r0, #16
 800b2c0:	2b07      	cmp	r3, #7
 800b2c2:	4402      	add	r2, r0
 800b2c4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b2c8:	6060      	str	r0, [r4, #4]
 800b2ca:	dd08      	ble.n	800b2de <_vfprintf_r+0xce6>
 800b2cc:	4651      	mov	r1, sl
 800b2ce:	4658      	mov	r0, fp
 800b2d0:	aa26      	add	r2, sp, #152	; 0x98
 800b2d2:	f002 fd20 	bl	800dd16 <__sprint_r>
 800b2d6:	2800      	cmp	r0, #0
 800b2d8:	f040 8344 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b2dc:	a929      	add	r1, sp, #164	; 0xa4
 800b2de:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b2e0:	460c      	mov	r4, r1
 800b2e2:	3b10      	subs	r3, #16
 800b2e4:	9317      	str	r3, [sp, #92]	; 0x5c
 800b2e6:	e500      	b.n	800acea <_vfprintf_r+0x6f2>
 800b2e8:	460c      	mov	r4, r1
 800b2ea:	e51a      	b.n	800ad22 <_vfprintf_r+0x72a>
 800b2ec:	4651      	mov	r1, sl
 800b2ee:	4658      	mov	r0, fp
 800b2f0:	aa26      	add	r2, sp, #152	; 0x98
 800b2f2:	f002 fd10 	bl	800dd16 <__sprint_r>
 800b2f6:	2800      	cmp	r0, #0
 800b2f8:	f040 8334 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b2fc:	ac29      	add	r4, sp, #164	; 0xa4
 800b2fe:	e522      	b.n	800ad46 <_vfprintf_r+0x74e>
 800b300:	4651      	mov	r1, sl
 800b302:	4658      	mov	r0, fp
 800b304:	aa26      	add	r2, sp, #152	; 0x98
 800b306:	f002 fd06 	bl	800dd16 <__sprint_r>
 800b30a:	2800      	cmp	r0, #0
 800b30c:	f040 832a 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b310:	ac29      	add	r4, sp, #164	; 0xa4
 800b312:	e528      	b.n	800ad66 <_vfprintf_r+0x76e>
 800b314:	2010      	movs	r0, #16
 800b316:	2b07      	cmp	r3, #7
 800b318:	4402      	add	r2, r0
 800b31a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b31e:	6060      	str	r0, [r4, #4]
 800b320:	dd08      	ble.n	800b334 <_vfprintf_r+0xd3c>
 800b322:	4651      	mov	r1, sl
 800b324:	4658      	mov	r0, fp
 800b326:	aa26      	add	r2, sp, #152	; 0x98
 800b328:	f002 fcf5 	bl	800dd16 <__sprint_r>
 800b32c:	2800      	cmp	r0, #0
 800b32e:	f040 8319 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b332:	a929      	add	r1, sp, #164	; 0xa4
 800b334:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b336:	460c      	mov	r4, r1
 800b338:	3b10      	subs	r3, #16
 800b33a:	9317      	str	r3, [sp, #92]	; 0x5c
 800b33c:	e51c      	b.n	800ad78 <_vfprintf_r+0x780>
 800b33e:	460c      	mov	r4, r1
 800b340:	e536      	b.n	800adb0 <_vfprintf_r+0x7b8>
 800b342:	2010      	movs	r0, #16
 800b344:	2b07      	cmp	r3, #7
 800b346:	4402      	add	r2, r0
 800b348:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b34c:	6060      	str	r0, [r4, #4]
 800b34e:	dd08      	ble.n	800b362 <_vfprintf_r+0xd6a>
 800b350:	4651      	mov	r1, sl
 800b352:	4658      	mov	r0, fp
 800b354:	aa26      	add	r2, sp, #152	; 0x98
 800b356:	f002 fcde 	bl	800dd16 <__sprint_r>
 800b35a:	2800      	cmp	r0, #0
 800b35c:	f040 8302 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b360:	a929      	add	r1, sp, #164	; 0xa4
 800b362:	460c      	mov	r4, r1
 800b364:	3e10      	subs	r6, #16
 800b366:	e527      	b.n	800adb8 <_vfprintf_r+0x7c0>
 800b368:	460c      	mov	r4, r1
 800b36a:	e54e      	b.n	800ae0a <_vfprintf_r+0x812>
 800b36c:	080106b4 	.word	0x080106b4
 800b370:	080106c5 	.word	0x080106c5
 800b374:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b376:	2b65      	cmp	r3, #101	; 0x65
 800b378:	f340 8238 	ble.w	800b7ec <_vfprintf_r+0x11f4>
 800b37c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b380:	2200      	movs	r2, #0
 800b382:	2300      	movs	r3, #0
 800b384:	f7f5 fb10 	bl	80009a8 <__aeabi_dcmpeq>
 800b388:	2800      	cmp	r0, #0
 800b38a:	d06a      	beq.n	800b462 <_vfprintf_r+0xe6a>
 800b38c:	4b6e      	ldr	r3, [pc, #440]	; (800b548 <_vfprintf_r+0xf50>)
 800b38e:	6023      	str	r3, [r4, #0]
 800b390:	2301      	movs	r3, #1
 800b392:	441e      	add	r6, r3
 800b394:	6063      	str	r3, [r4, #4]
 800b396:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b398:	9628      	str	r6, [sp, #160]	; 0xa0
 800b39a:	3301      	adds	r3, #1
 800b39c:	2b07      	cmp	r3, #7
 800b39e:	9327      	str	r3, [sp, #156]	; 0x9c
 800b3a0:	dc38      	bgt.n	800b414 <_vfprintf_r+0xe1c>
 800b3a2:	3408      	adds	r4, #8
 800b3a4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b3a6:	9a08      	ldr	r2, [sp, #32]
 800b3a8:	4293      	cmp	r3, r2
 800b3aa:	db03      	blt.n	800b3b4 <_vfprintf_r+0xdbc>
 800b3ac:	f018 0f01 	tst.w	r8, #1
 800b3b0:	f43f ad3d 	beq.w	800ae2e <_vfprintf_r+0x836>
 800b3b4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b3b6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b3b8:	6023      	str	r3, [r4, #0]
 800b3ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b3bc:	6063      	str	r3, [r4, #4]
 800b3be:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b3c0:	4413      	add	r3, r2
 800b3c2:	9328      	str	r3, [sp, #160]	; 0xa0
 800b3c4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b3c6:	3301      	adds	r3, #1
 800b3c8:	2b07      	cmp	r3, #7
 800b3ca:	9327      	str	r3, [sp, #156]	; 0x9c
 800b3cc:	dc2c      	bgt.n	800b428 <_vfprintf_r+0xe30>
 800b3ce:	3408      	adds	r4, #8
 800b3d0:	9b08      	ldr	r3, [sp, #32]
 800b3d2:	1e5d      	subs	r5, r3, #1
 800b3d4:	2d00      	cmp	r5, #0
 800b3d6:	f77f ad2a 	ble.w	800ae2e <_vfprintf_r+0x836>
 800b3da:	f04f 0910 	mov.w	r9, #16
 800b3de:	4e5b      	ldr	r6, [pc, #364]	; (800b54c <_vfprintf_r+0xf54>)
 800b3e0:	2d10      	cmp	r5, #16
 800b3e2:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b3e6:	f104 0108 	add.w	r1, r4, #8
 800b3ea:	f103 0301 	add.w	r3, r3, #1
 800b3ee:	6026      	str	r6, [r4, #0]
 800b3f0:	dc24      	bgt.n	800b43c <_vfprintf_r+0xe44>
 800b3f2:	6065      	str	r5, [r4, #4]
 800b3f4:	2b07      	cmp	r3, #7
 800b3f6:	4415      	add	r5, r2
 800b3f8:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800b3fc:	f340 8290 	ble.w	800b920 <_vfprintf_r+0x1328>
 800b400:	4651      	mov	r1, sl
 800b402:	4658      	mov	r0, fp
 800b404:	aa26      	add	r2, sp, #152	; 0x98
 800b406:	f002 fc86 	bl	800dd16 <__sprint_r>
 800b40a:	2800      	cmp	r0, #0
 800b40c:	f040 82aa 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b410:	ac29      	add	r4, sp, #164	; 0xa4
 800b412:	e50c      	b.n	800ae2e <_vfprintf_r+0x836>
 800b414:	4651      	mov	r1, sl
 800b416:	4658      	mov	r0, fp
 800b418:	aa26      	add	r2, sp, #152	; 0x98
 800b41a:	f002 fc7c 	bl	800dd16 <__sprint_r>
 800b41e:	2800      	cmp	r0, #0
 800b420:	f040 82a0 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b424:	ac29      	add	r4, sp, #164	; 0xa4
 800b426:	e7bd      	b.n	800b3a4 <_vfprintf_r+0xdac>
 800b428:	4651      	mov	r1, sl
 800b42a:	4658      	mov	r0, fp
 800b42c:	aa26      	add	r2, sp, #152	; 0x98
 800b42e:	f002 fc72 	bl	800dd16 <__sprint_r>
 800b432:	2800      	cmp	r0, #0
 800b434:	f040 8296 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b438:	ac29      	add	r4, sp, #164	; 0xa4
 800b43a:	e7c9      	b.n	800b3d0 <_vfprintf_r+0xdd8>
 800b43c:	3210      	adds	r2, #16
 800b43e:	2b07      	cmp	r3, #7
 800b440:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b444:	f8c4 9004 	str.w	r9, [r4, #4]
 800b448:	dd08      	ble.n	800b45c <_vfprintf_r+0xe64>
 800b44a:	4651      	mov	r1, sl
 800b44c:	4658      	mov	r0, fp
 800b44e:	aa26      	add	r2, sp, #152	; 0x98
 800b450:	f002 fc61 	bl	800dd16 <__sprint_r>
 800b454:	2800      	cmp	r0, #0
 800b456:	f040 8285 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b45a:	a929      	add	r1, sp, #164	; 0xa4
 800b45c:	460c      	mov	r4, r1
 800b45e:	3d10      	subs	r5, #16
 800b460:	e7be      	b.n	800b3e0 <_vfprintf_r+0xde8>
 800b462:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b464:	2b00      	cmp	r3, #0
 800b466:	dc73      	bgt.n	800b550 <_vfprintf_r+0xf58>
 800b468:	4b37      	ldr	r3, [pc, #220]	; (800b548 <_vfprintf_r+0xf50>)
 800b46a:	6023      	str	r3, [r4, #0]
 800b46c:	2301      	movs	r3, #1
 800b46e:	441e      	add	r6, r3
 800b470:	6063      	str	r3, [r4, #4]
 800b472:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b474:	9628      	str	r6, [sp, #160]	; 0xa0
 800b476:	3301      	adds	r3, #1
 800b478:	2b07      	cmp	r3, #7
 800b47a:	9327      	str	r3, [sp, #156]	; 0x9c
 800b47c:	dc3c      	bgt.n	800b4f8 <_vfprintf_r+0xf00>
 800b47e:	3408      	adds	r4, #8
 800b480:	9908      	ldr	r1, [sp, #32]
 800b482:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800b484:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b486:	430a      	orrs	r2, r1
 800b488:	f008 0101 	and.w	r1, r8, #1
 800b48c:	430a      	orrs	r2, r1
 800b48e:	f43f acce 	beq.w	800ae2e <_vfprintf_r+0x836>
 800b492:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b494:	6022      	str	r2, [r4, #0]
 800b496:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b498:	4413      	add	r3, r2
 800b49a:	9328      	str	r3, [sp, #160]	; 0xa0
 800b49c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b49e:	6062      	str	r2, [r4, #4]
 800b4a0:	3301      	adds	r3, #1
 800b4a2:	2b07      	cmp	r3, #7
 800b4a4:	9327      	str	r3, [sp, #156]	; 0x9c
 800b4a6:	dc31      	bgt.n	800b50c <_vfprintf_r+0xf14>
 800b4a8:	3408      	adds	r4, #8
 800b4aa:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b4ac:	2d00      	cmp	r5, #0
 800b4ae:	da1a      	bge.n	800b4e6 <_vfprintf_r+0xeee>
 800b4b0:	4623      	mov	r3, r4
 800b4b2:	4e26      	ldr	r6, [pc, #152]	; (800b54c <_vfprintf_r+0xf54>)
 800b4b4:	426d      	negs	r5, r5
 800b4b6:	2d10      	cmp	r5, #16
 800b4b8:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 800b4bc:	f104 0408 	add.w	r4, r4, #8
 800b4c0:	f102 0201 	add.w	r2, r2, #1
 800b4c4:	601e      	str	r6, [r3, #0]
 800b4c6:	dc2b      	bgt.n	800b520 <_vfprintf_r+0xf28>
 800b4c8:	605d      	str	r5, [r3, #4]
 800b4ca:	2a07      	cmp	r2, #7
 800b4cc:	440d      	add	r5, r1
 800b4ce:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800b4d2:	dd08      	ble.n	800b4e6 <_vfprintf_r+0xeee>
 800b4d4:	4651      	mov	r1, sl
 800b4d6:	4658      	mov	r0, fp
 800b4d8:	aa26      	add	r2, sp, #152	; 0x98
 800b4da:	f002 fc1c 	bl	800dd16 <__sprint_r>
 800b4de:	2800      	cmp	r0, #0
 800b4e0:	f040 8240 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b4e4:	ac29      	add	r4, sp, #164	; 0xa4
 800b4e6:	9b08      	ldr	r3, [sp, #32]
 800b4e8:	9a08      	ldr	r2, [sp, #32]
 800b4ea:	6063      	str	r3, [r4, #4]
 800b4ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b4ee:	f8c4 9000 	str.w	r9, [r4]
 800b4f2:	4413      	add	r3, r2
 800b4f4:	9328      	str	r3, [sp, #160]	; 0xa0
 800b4f6:	e493      	b.n	800ae20 <_vfprintf_r+0x828>
 800b4f8:	4651      	mov	r1, sl
 800b4fa:	4658      	mov	r0, fp
 800b4fc:	aa26      	add	r2, sp, #152	; 0x98
 800b4fe:	f002 fc0a 	bl	800dd16 <__sprint_r>
 800b502:	2800      	cmp	r0, #0
 800b504:	f040 822e 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b508:	ac29      	add	r4, sp, #164	; 0xa4
 800b50a:	e7b9      	b.n	800b480 <_vfprintf_r+0xe88>
 800b50c:	4651      	mov	r1, sl
 800b50e:	4658      	mov	r0, fp
 800b510:	aa26      	add	r2, sp, #152	; 0x98
 800b512:	f002 fc00 	bl	800dd16 <__sprint_r>
 800b516:	2800      	cmp	r0, #0
 800b518:	f040 8224 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b51c:	ac29      	add	r4, sp, #164	; 0xa4
 800b51e:	e7c4      	b.n	800b4aa <_vfprintf_r+0xeb2>
 800b520:	2010      	movs	r0, #16
 800b522:	2a07      	cmp	r2, #7
 800b524:	4401      	add	r1, r0
 800b526:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800b52a:	6058      	str	r0, [r3, #4]
 800b52c:	dd08      	ble.n	800b540 <_vfprintf_r+0xf48>
 800b52e:	4651      	mov	r1, sl
 800b530:	4658      	mov	r0, fp
 800b532:	aa26      	add	r2, sp, #152	; 0x98
 800b534:	f002 fbef 	bl	800dd16 <__sprint_r>
 800b538:	2800      	cmp	r0, #0
 800b53a:	f040 8213 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b53e:	ac29      	add	r4, sp, #164	; 0xa4
 800b540:	4623      	mov	r3, r4
 800b542:	3d10      	subs	r5, #16
 800b544:	e7b7      	b.n	800b4b6 <_vfprintf_r+0xebe>
 800b546:	bf00      	nop
 800b548:	080106d6 	.word	0x080106d6
 800b54c:	08010708 	.word	0x08010708
 800b550:	9b08      	ldr	r3, [sp, #32]
 800b552:	42ab      	cmp	r3, r5
 800b554:	bfa8      	it	ge
 800b556:	462b      	movge	r3, r5
 800b558:	2b00      	cmp	r3, #0
 800b55a:	9307      	str	r3, [sp, #28]
 800b55c:	dd0a      	ble.n	800b574 <_vfprintf_r+0xf7c>
 800b55e:	441e      	add	r6, r3
 800b560:	e9c4 9300 	strd	r9, r3, [r4]
 800b564:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b566:	9628      	str	r6, [sp, #160]	; 0xa0
 800b568:	3301      	adds	r3, #1
 800b56a:	2b07      	cmp	r3, #7
 800b56c:	9327      	str	r3, [sp, #156]	; 0x9c
 800b56e:	f300 8088 	bgt.w	800b682 <_vfprintf_r+0x108a>
 800b572:	3408      	adds	r4, #8
 800b574:	9b07      	ldr	r3, [sp, #28]
 800b576:	2b00      	cmp	r3, #0
 800b578:	bfb4      	ite	lt
 800b57a:	462e      	movlt	r6, r5
 800b57c:	1aee      	subge	r6, r5, r3
 800b57e:	2e00      	cmp	r6, #0
 800b580:	dd19      	ble.n	800b5b6 <_vfprintf_r+0xfbe>
 800b582:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b586:	4898      	ldr	r0, [pc, #608]	; (800b7e8 <_vfprintf_r+0x11f0>)
 800b588:	2e10      	cmp	r6, #16
 800b58a:	f103 0301 	add.w	r3, r3, #1
 800b58e:	f104 0108 	add.w	r1, r4, #8
 800b592:	6020      	str	r0, [r4, #0]
 800b594:	dc7f      	bgt.n	800b696 <_vfprintf_r+0x109e>
 800b596:	6066      	str	r6, [r4, #4]
 800b598:	2b07      	cmp	r3, #7
 800b59a:	4416      	add	r6, r2
 800b59c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b5a0:	f340 808c 	ble.w	800b6bc <_vfprintf_r+0x10c4>
 800b5a4:	4651      	mov	r1, sl
 800b5a6:	4658      	mov	r0, fp
 800b5a8:	aa26      	add	r2, sp, #152	; 0x98
 800b5aa:	f002 fbb4 	bl	800dd16 <__sprint_r>
 800b5ae:	2800      	cmp	r0, #0
 800b5b0:	f040 81d8 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b5b4:	ac29      	add	r4, sp, #164	; 0xa4
 800b5b6:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800b5ba:	444d      	add	r5, r9
 800b5bc:	d00a      	beq.n	800b5d4 <_vfprintf_r+0xfdc>
 800b5be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b5c0:	2b00      	cmp	r3, #0
 800b5c2:	d17d      	bne.n	800b6c0 <_vfprintf_r+0x10c8>
 800b5c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d17d      	bne.n	800b6c6 <_vfprintf_r+0x10ce>
 800b5ca:	9b08      	ldr	r3, [sp, #32]
 800b5cc:	444b      	add	r3, r9
 800b5ce:	429d      	cmp	r5, r3
 800b5d0:	bf28      	it	cs
 800b5d2:	461d      	movcs	r5, r3
 800b5d4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800b5d6:	9a08      	ldr	r2, [sp, #32]
 800b5d8:	4293      	cmp	r3, r2
 800b5da:	db02      	blt.n	800b5e2 <_vfprintf_r+0xfea>
 800b5dc:	f018 0f01 	tst.w	r8, #1
 800b5e0:	d00e      	beq.n	800b600 <_vfprintf_r+0x1008>
 800b5e2:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b5e4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b5e6:	6023      	str	r3, [r4, #0]
 800b5e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b5ea:	6063      	str	r3, [r4, #4]
 800b5ec:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b5ee:	4413      	add	r3, r2
 800b5f0:	9328      	str	r3, [sp, #160]	; 0xa0
 800b5f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b5f4:	3301      	adds	r3, #1
 800b5f6:	2b07      	cmp	r3, #7
 800b5f8:	9327      	str	r3, [sp, #156]	; 0x9c
 800b5fa:	f300 80e0 	bgt.w	800b7be <_vfprintf_r+0x11c6>
 800b5fe:	3408      	adds	r4, #8
 800b600:	9b08      	ldr	r3, [sp, #32]
 800b602:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800b604:	eb09 0203 	add.w	r2, r9, r3
 800b608:	1b9e      	subs	r6, r3, r6
 800b60a:	1b52      	subs	r2, r2, r5
 800b60c:	4296      	cmp	r6, r2
 800b60e:	bfa8      	it	ge
 800b610:	4616      	movge	r6, r2
 800b612:	2e00      	cmp	r6, #0
 800b614:	dd0b      	ble.n	800b62e <_vfprintf_r+0x1036>
 800b616:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b618:	e9c4 5600 	strd	r5, r6, [r4]
 800b61c:	4433      	add	r3, r6
 800b61e:	9328      	str	r3, [sp, #160]	; 0xa0
 800b620:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b622:	3301      	adds	r3, #1
 800b624:	2b07      	cmp	r3, #7
 800b626:	9327      	str	r3, [sp, #156]	; 0x9c
 800b628:	f300 80d3 	bgt.w	800b7d2 <_vfprintf_r+0x11da>
 800b62c:	3408      	adds	r4, #8
 800b62e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800b630:	9b08      	ldr	r3, [sp, #32]
 800b632:	2e00      	cmp	r6, #0
 800b634:	eba3 0505 	sub.w	r5, r3, r5
 800b638:	bfa8      	it	ge
 800b63a:	1bad      	subge	r5, r5, r6
 800b63c:	2d00      	cmp	r5, #0
 800b63e:	f77f abf6 	ble.w	800ae2e <_vfprintf_r+0x836>
 800b642:	f04f 0910 	mov.w	r9, #16
 800b646:	4e68      	ldr	r6, [pc, #416]	; (800b7e8 <_vfprintf_r+0x11f0>)
 800b648:	2d10      	cmp	r5, #16
 800b64a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b64e:	f104 0108 	add.w	r1, r4, #8
 800b652:	f103 0301 	add.w	r3, r3, #1
 800b656:	6026      	str	r6, [r4, #0]
 800b658:	f77f aecb 	ble.w	800b3f2 <_vfprintf_r+0xdfa>
 800b65c:	3210      	adds	r2, #16
 800b65e:	2b07      	cmp	r3, #7
 800b660:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b664:	f8c4 9004 	str.w	r9, [r4, #4]
 800b668:	dd08      	ble.n	800b67c <_vfprintf_r+0x1084>
 800b66a:	4651      	mov	r1, sl
 800b66c:	4658      	mov	r0, fp
 800b66e:	aa26      	add	r2, sp, #152	; 0x98
 800b670:	f002 fb51 	bl	800dd16 <__sprint_r>
 800b674:	2800      	cmp	r0, #0
 800b676:	f040 8175 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b67a:	a929      	add	r1, sp, #164	; 0xa4
 800b67c:	460c      	mov	r4, r1
 800b67e:	3d10      	subs	r5, #16
 800b680:	e7e2      	b.n	800b648 <_vfprintf_r+0x1050>
 800b682:	4651      	mov	r1, sl
 800b684:	4658      	mov	r0, fp
 800b686:	aa26      	add	r2, sp, #152	; 0x98
 800b688:	f002 fb45 	bl	800dd16 <__sprint_r>
 800b68c:	2800      	cmp	r0, #0
 800b68e:	f040 8169 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b692:	ac29      	add	r4, sp, #164	; 0xa4
 800b694:	e76e      	b.n	800b574 <_vfprintf_r+0xf7c>
 800b696:	2010      	movs	r0, #16
 800b698:	2b07      	cmp	r3, #7
 800b69a:	4402      	add	r2, r0
 800b69c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b6a0:	6060      	str	r0, [r4, #4]
 800b6a2:	dd08      	ble.n	800b6b6 <_vfprintf_r+0x10be>
 800b6a4:	4651      	mov	r1, sl
 800b6a6:	4658      	mov	r0, fp
 800b6a8:	aa26      	add	r2, sp, #152	; 0x98
 800b6aa:	f002 fb34 	bl	800dd16 <__sprint_r>
 800b6ae:	2800      	cmp	r0, #0
 800b6b0:	f040 8158 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b6b4:	a929      	add	r1, sp, #164	; 0xa4
 800b6b6:	460c      	mov	r4, r1
 800b6b8:	3e10      	subs	r6, #16
 800b6ba:	e762      	b.n	800b582 <_vfprintf_r+0xf8a>
 800b6bc:	460c      	mov	r4, r1
 800b6be:	e77a      	b.n	800b5b6 <_vfprintf_r+0xfbe>
 800b6c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d04b      	beq.n	800b75e <_vfprintf_r+0x1166>
 800b6c6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b6c8:	3b01      	subs	r3, #1
 800b6ca:	930c      	str	r3, [sp, #48]	; 0x30
 800b6cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b6ce:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b6d0:	6023      	str	r3, [r4, #0]
 800b6d2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b6d4:	6063      	str	r3, [r4, #4]
 800b6d6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b6d8:	4413      	add	r3, r2
 800b6da:	9328      	str	r3, [sp, #160]	; 0xa0
 800b6dc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b6de:	3301      	adds	r3, #1
 800b6e0:	2b07      	cmp	r3, #7
 800b6e2:	9327      	str	r3, [sp, #156]	; 0x9c
 800b6e4:	dc42      	bgt.n	800b76c <_vfprintf_r+0x1174>
 800b6e6:	3408      	adds	r4, #8
 800b6e8:	9b08      	ldr	r3, [sp, #32]
 800b6ea:	444b      	add	r3, r9
 800b6ec:	1b5a      	subs	r2, r3, r5
 800b6ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b6f0:	781b      	ldrb	r3, [r3, #0]
 800b6f2:	4293      	cmp	r3, r2
 800b6f4:	bfa8      	it	ge
 800b6f6:	4613      	movge	r3, r2
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	461e      	mov	r6, r3
 800b6fc:	dd0a      	ble.n	800b714 <_vfprintf_r+0x111c>
 800b6fe:	e9c4 5300 	strd	r5, r3, [r4]
 800b702:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b704:	4433      	add	r3, r6
 800b706:	9328      	str	r3, [sp, #160]	; 0xa0
 800b708:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b70a:	3301      	adds	r3, #1
 800b70c:	2b07      	cmp	r3, #7
 800b70e:	9327      	str	r3, [sp, #156]	; 0x9c
 800b710:	dc36      	bgt.n	800b780 <_vfprintf_r+0x1188>
 800b712:	3408      	adds	r4, #8
 800b714:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b716:	2e00      	cmp	r6, #0
 800b718:	781b      	ldrb	r3, [r3, #0]
 800b71a:	bfb4      	ite	lt
 800b71c:	461e      	movlt	r6, r3
 800b71e:	1b9e      	subge	r6, r3, r6
 800b720:	2e00      	cmp	r6, #0
 800b722:	dd18      	ble.n	800b756 <_vfprintf_r+0x115e>
 800b724:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800b728:	482f      	ldr	r0, [pc, #188]	; (800b7e8 <_vfprintf_r+0x11f0>)
 800b72a:	2e10      	cmp	r6, #16
 800b72c:	f102 0201 	add.w	r2, r2, #1
 800b730:	f104 0108 	add.w	r1, r4, #8
 800b734:	6020      	str	r0, [r4, #0]
 800b736:	dc2d      	bgt.n	800b794 <_vfprintf_r+0x119c>
 800b738:	4433      	add	r3, r6
 800b73a:	2a07      	cmp	r2, #7
 800b73c:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800b740:	6066      	str	r6, [r4, #4]
 800b742:	dd3a      	ble.n	800b7ba <_vfprintf_r+0x11c2>
 800b744:	4651      	mov	r1, sl
 800b746:	4658      	mov	r0, fp
 800b748:	aa26      	add	r2, sp, #152	; 0x98
 800b74a:	f002 fae4 	bl	800dd16 <__sprint_r>
 800b74e:	2800      	cmp	r0, #0
 800b750:	f040 8108 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b754:	ac29      	add	r4, sp, #164	; 0xa4
 800b756:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b758:	781b      	ldrb	r3, [r3, #0]
 800b75a:	441d      	add	r5, r3
 800b75c:	e72f      	b.n	800b5be <_vfprintf_r+0xfc6>
 800b75e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b760:	3b01      	subs	r3, #1
 800b762:	930e      	str	r3, [sp, #56]	; 0x38
 800b764:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b766:	3b01      	subs	r3, #1
 800b768:	930d      	str	r3, [sp, #52]	; 0x34
 800b76a:	e7af      	b.n	800b6cc <_vfprintf_r+0x10d4>
 800b76c:	4651      	mov	r1, sl
 800b76e:	4658      	mov	r0, fp
 800b770:	aa26      	add	r2, sp, #152	; 0x98
 800b772:	f002 fad0 	bl	800dd16 <__sprint_r>
 800b776:	2800      	cmp	r0, #0
 800b778:	f040 80f4 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b77c:	ac29      	add	r4, sp, #164	; 0xa4
 800b77e:	e7b3      	b.n	800b6e8 <_vfprintf_r+0x10f0>
 800b780:	4651      	mov	r1, sl
 800b782:	4658      	mov	r0, fp
 800b784:	aa26      	add	r2, sp, #152	; 0x98
 800b786:	f002 fac6 	bl	800dd16 <__sprint_r>
 800b78a:	2800      	cmp	r0, #0
 800b78c:	f040 80ea 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b790:	ac29      	add	r4, sp, #164	; 0xa4
 800b792:	e7bf      	b.n	800b714 <_vfprintf_r+0x111c>
 800b794:	2010      	movs	r0, #16
 800b796:	2a07      	cmp	r2, #7
 800b798:	4403      	add	r3, r0
 800b79a:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800b79e:	6060      	str	r0, [r4, #4]
 800b7a0:	dd08      	ble.n	800b7b4 <_vfprintf_r+0x11bc>
 800b7a2:	4651      	mov	r1, sl
 800b7a4:	4658      	mov	r0, fp
 800b7a6:	aa26      	add	r2, sp, #152	; 0x98
 800b7a8:	f002 fab5 	bl	800dd16 <__sprint_r>
 800b7ac:	2800      	cmp	r0, #0
 800b7ae:	f040 80d9 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b7b2:	a929      	add	r1, sp, #164	; 0xa4
 800b7b4:	460c      	mov	r4, r1
 800b7b6:	3e10      	subs	r6, #16
 800b7b8:	e7b4      	b.n	800b724 <_vfprintf_r+0x112c>
 800b7ba:	460c      	mov	r4, r1
 800b7bc:	e7cb      	b.n	800b756 <_vfprintf_r+0x115e>
 800b7be:	4651      	mov	r1, sl
 800b7c0:	4658      	mov	r0, fp
 800b7c2:	aa26      	add	r2, sp, #152	; 0x98
 800b7c4:	f002 faa7 	bl	800dd16 <__sprint_r>
 800b7c8:	2800      	cmp	r0, #0
 800b7ca:	f040 80cb 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b7ce:	ac29      	add	r4, sp, #164	; 0xa4
 800b7d0:	e716      	b.n	800b600 <_vfprintf_r+0x1008>
 800b7d2:	4651      	mov	r1, sl
 800b7d4:	4658      	mov	r0, fp
 800b7d6:	aa26      	add	r2, sp, #152	; 0x98
 800b7d8:	f002 fa9d 	bl	800dd16 <__sprint_r>
 800b7dc:	2800      	cmp	r0, #0
 800b7de:	f040 80c1 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b7e2:	ac29      	add	r4, sp, #164	; 0xa4
 800b7e4:	e723      	b.n	800b62e <_vfprintf_r+0x1036>
 800b7e6:	bf00      	nop
 800b7e8:	08010708 	.word	0x08010708
 800b7ec:	9a08      	ldr	r2, [sp, #32]
 800b7ee:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b7f0:	2a01      	cmp	r2, #1
 800b7f2:	f106 0601 	add.w	r6, r6, #1
 800b7f6:	f103 0301 	add.w	r3, r3, #1
 800b7fa:	f104 0508 	add.w	r5, r4, #8
 800b7fe:	dc03      	bgt.n	800b808 <_vfprintf_r+0x1210>
 800b800:	f018 0f01 	tst.w	r8, #1
 800b804:	f000 8081 	beq.w	800b90a <_vfprintf_r+0x1312>
 800b808:	2201      	movs	r2, #1
 800b80a:	2b07      	cmp	r3, #7
 800b80c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b810:	f8c4 9000 	str.w	r9, [r4]
 800b814:	6062      	str	r2, [r4, #4]
 800b816:	dd08      	ble.n	800b82a <_vfprintf_r+0x1232>
 800b818:	4651      	mov	r1, sl
 800b81a:	4658      	mov	r0, fp
 800b81c:	aa26      	add	r2, sp, #152	; 0x98
 800b81e:	f002 fa7a 	bl	800dd16 <__sprint_r>
 800b822:	2800      	cmp	r0, #0
 800b824:	f040 809e 	bne.w	800b964 <_vfprintf_r+0x136c>
 800b828:	ad29      	add	r5, sp, #164	; 0xa4
 800b82a:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800b82c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b82e:	602b      	str	r3, [r5, #0]
 800b830:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b832:	606b      	str	r3, [r5, #4]
 800b834:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b836:	4413      	add	r3, r2
 800b838:	9328      	str	r3, [sp, #160]	; 0xa0
 800b83a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b83c:	3301      	adds	r3, #1
 800b83e:	2b07      	cmp	r3, #7
 800b840:	9327      	str	r3, [sp, #156]	; 0x9c
 800b842:	dc32      	bgt.n	800b8aa <_vfprintf_r+0x12b2>
 800b844:	3508      	adds	r5, #8
 800b846:	9b08      	ldr	r3, [sp, #32]
 800b848:	2200      	movs	r2, #0
 800b84a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800b84e:	1e5c      	subs	r4, r3, #1
 800b850:	2300      	movs	r3, #0
 800b852:	f7f5 f8a9 	bl	80009a8 <__aeabi_dcmpeq>
 800b856:	2800      	cmp	r0, #0
 800b858:	d130      	bne.n	800b8bc <_vfprintf_r+0x12c4>
 800b85a:	9927      	ldr	r1, [sp, #156]	; 0x9c
 800b85c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b85e:	9a08      	ldr	r2, [sp, #32]
 800b860:	3101      	adds	r1, #1
 800b862:	3b01      	subs	r3, #1
 800b864:	f109 0001 	add.w	r0, r9, #1
 800b868:	4413      	add	r3, r2
 800b86a:	2907      	cmp	r1, #7
 800b86c:	e9c5 0400 	strd	r0, r4, [r5]
 800b870:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 800b874:	dd52      	ble.n	800b91c <_vfprintf_r+0x1324>
 800b876:	4651      	mov	r1, sl
 800b878:	4658      	mov	r0, fp
 800b87a:	aa26      	add	r2, sp, #152	; 0x98
 800b87c:	f002 fa4b 	bl	800dd16 <__sprint_r>
 800b880:	2800      	cmp	r0, #0
 800b882:	d16f      	bne.n	800b964 <_vfprintf_r+0x136c>
 800b884:	ad29      	add	r5, sp, #164	; 0xa4
 800b886:	ab22      	add	r3, sp, #136	; 0x88
 800b888:	602b      	str	r3, [r5, #0]
 800b88a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b88c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b88e:	606b      	str	r3, [r5, #4]
 800b890:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b892:	4413      	add	r3, r2
 800b894:	9328      	str	r3, [sp, #160]	; 0xa0
 800b896:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800b898:	3301      	adds	r3, #1
 800b89a:	2b07      	cmp	r3, #7
 800b89c:	9327      	str	r3, [sp, #156]	; 0x9c
 800b89e:	f73f adaf 	bgt.w	800b400 <_vfprintf_r+0xe08>
 800b8a2:	f105 0408 	add.w	r4, r5, #8
 800b8a6:	f7ff bac2 	b.w	800ae2e <_vfprintf_r+0x836>
 800b8aa:	4651      	mov	r1, sl
 800b8ac:	4658      	mov	r0, fp
 800b8ae:	aa26      	add	r2, sp, #152	; 0x98
 800b8b0:	f002 fa31 	bl	800dd16 <__sprint_r>
 800b8b4:	2800      	cmp	r0, #0
 800b8b6:	d155      	bne.n	800b964 <_vfprintf_r+0x136c>
 800b8b8:	ad29      	add	r5, sp, #164	; 0xa4
 800b8ba:	e7c4      	b.n	800b846 <_vfprintf_r+0x124e>
 800b8bc:	2c00      	cmp	r4, #0
 800b8be:	dde2      	ble.n	800b886 <_vfprintf_r+0x128e>
 800b8c0:	f04f 0910 	mov.w	r9, #16
 800b8c4:	4e5a      	ldr	r6, [pc, #360]	; (800ba30 <_vfprintf_r+0x1438>)
 800b8c6:	2c10      	cmp	r4, #16
 800b8c8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b8cc:	f105 0108 	add.w	r1, r5, #8
 800b8d0:	f103 0301 	add.w	r3, r3, #1
 800b8d4:	602e      	str	r6, [r5, #0]
 800b8d6:	dc07      	bgt.n	800b8e8 <_vfprintf_r+0x12f0>
 800b8d8:	606c      	str	r4, [r5, #4]
 800b8da:	2b07      	cmp	r3, #7
 800b8dc:	4414      	add	r4, r2
 800b8de:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800b8e2:	dcc8      	bgt.n	800b876 <_vfprintf_r+0x127e>
 800b8e4:	460d      	mov	r5, r1
 800b8e6:	e7ce      	b.n	800b886 <_vfprintf_r+0x128e>
 800b8e8:	3210      	adds	r2, #16
 800b8ea:	2b07      	cmp	r3, #7
 800b8ec:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b8f0:	f8c5 9004 	str.w	r9, [r5, #4]
 800b8f4:	dd06      	ble.n	800b904 <_vfprintf_r+0x130c>
 800b8f6:	4651      	mov	r1, sl
 800b8f8:	4658      	mov	r0, fp
 800b8fa:	aa26      	add	r2, sp, #152	; 0x98
 800b8fc:	f002 fa0b 	bl	800dd16 <__sprint_r>
 800b900:	bb80      	cbnz	r0, 800b964 <_vfprintf_r+0x136c>
 800b902:	a929      	add	r1, sp, #164	; 0xa4
 800b904:	460d      	mov	r5, r1
 800b906:	3c10      	subs	r4, #16
 800b908:	e7dd      	b.n	800b8c6 <_vfprintf_r+0x12ce>
 800b90a:	2201      	movs	r2, #1
 800b90c:	2b07      	cmp	r3, #7
 800b90e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800b912:	f8c4 9000 	str.w	r9, [r4]
 800b916:	6062      	str	r2, [r4, #4]
 800b918:	ddb5      	ble.n	800b886 <_vfprintf_r+0x128e>
 800b91a:	e7ac      	b.n	800b876 <_vfprintf_r+0x127e>
 800b91c:	3508      	adds	r5, #8
 800b91e:	e7b2      	b.n	800b886 <_vfprintf_r+0x128e>
 800b920:	460c      	mov	r4, r1
 800b922:	f7ff ba84 	b.w	800ae2e <_vfprintf_r+0x836>
 800b926:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800b92a:	1a9d      	subs	r5, r3, r2
 800b92c:	2d00      	cmp	r5, #0
 800b92e:	f77f aa82 	ble.w	800ae36 <_vfprintf_r+0x83e>
 800b932:	f04f 0810 	mov.w	r8, #16
 800b936:	4e3f      	ldr	r6, [pc, #252]	; (800ba34 <_vfprintf_r+0x143c>)
 800b938:	2d10      	cmp	r5, #16
 800b93a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800b93e:	6026      	str	r6, [r4, #0]
 800b940:	f103 0301 	add.w	r3, r3, #1
 800b944:	dc17      	bgt.n	800b976 <_vfprintf_r+0x137e>
 800b946:	6065      	str	r5, [r4, #4]
 800b948:	2b07      	cmp	r3, #7
 800b94a:	4415      	add	r5, r2
 800b94c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 800b950:	f77f aa71 	ble.w	800ae36 <_vfprintf_r+0x83e>
 800b954:	4651      	mov	r1, sl
 800b956:	4658      	mov	r0, fp
 800b958:	aa26      	add	r2, sp, #152	; 0x98
 800b95a:	f002 f9dc 	bl	800dd16 <__sprint_r>
 800b95e:	2800      	cmp	r0, #0
 800b960:	f43f aa69 	beq.w	800ae36 <_vfprintf_r+0x83e>
 800b964:	2f00      	cmp	r7, #0
 800b966:	f43f a884 	beq.w	800aa72 <_vfprintf_r+0x47a>
 800b96a:	4639      	mov	r1, r7
 800b96c:	4658      	mov	r0, fp
 800b96e:	f001 f91b 	bl	800cba8 <_free_r>
 800b972:	f7ff b87e 	b.w	800aa72 <_vfprintf_r+0x47a>
 800b976:	3210      	adds	r2, #16
 800b978:	2b07      	cmp	r3, #7
 800b97a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800b97e:	f8c4 8004 	str.w	r8, [r4, #4]
 800b982:	dc02      	bgt.n	800b98a <_vfprintf_r+0x1392>
 800b984:	3408      	adds	r4, #8
 800b986:	3d10      	subs	r5, #16
 800b988:	e7d6      	b.n	800b938 <_vfprintf_r+0x1340>
 800b98a:	4651      	mov	r1, sl
 800b98c:	4658      	mov	r0, fp
 800b98e:	aa26      	add	r2, sp, #152	; 0x98
 800b990:	f002 f9c1 	bl	800dd16 <__sprint_r>
 800b994:	2800      	cmp	r0, #0
 800b996:	d1e5      	bne.n	800b964 <_vfprintf_r+0x136c>
 800b998:	ac29      	add	r4, sp, #164	; 0xa4
 800b99a:	e7f4      	b.n	800b986 <_vfprintf_r+0x138e>
 800b99c:	4639      	mov	r1, r7
 800b99e:	4658      	mov	r0, fp
 800b9a0:	f001 f902 	bl	800cba8 <_free_r>
 800b9a4:	f7ff ba5e 	b.w	800ae64 <_vfprintf_r+0x86c>
 800b9a8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800b9aa:	b91b      	cbnz	r3, 800b9b4 <_vfprintf_r+0x13bc>
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	9327      	str	r3, [sp, #156]	; 0x9c
 800b9b0:	f7ff b85f 	b.w	800aa72 <_vfprintf_r+0x47a>
 800b9b4:	4651      	mov	r1, sl
 800b9b6:	4658      	mov	r0, fp
 800b9b8:	aa26      	add	r2, sp, #152	; 0x98
 800b9ba:	f002 f9ac 	bl	800dd16 <__sprint_r>
 800b9be:	2800      	cmp	r0, #0
 800b9c0:	d0f4      	beq.n	800b9ac <_vfprintf_r+0x13b4>
 800b9c2:	f7ff b856 	b.w	800aa72 <_vfprintf_r+0x47a>
 800b9c6:	ea56 0207 	orrs.w	r2, r6, r7
 800b9ca:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800b9ce:	f43f ab6a 	beq.w	800b0a6 <_vfprintf_r+0xaae>
 800b9d2:	2b01      	cmp	r3, #1
 800b9d4:	f43f abff 	beq.w	800b1d6 <_vfprintf_r+0xbde>
 800b9d8:	2b02      	cmp	r3, #2
 800b9da:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800b9de:	f43f ac47 	beq.w	800b270 <_vfprintf_r+0xc78>
 800b9e2:	08f2      	lsrs	r2, r6, #3
 800b9e4:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 800b9e8:	08f8      	lsrs	r0, r7, #3
 800b9ea:	f006 0307 	and.w	r3, r6, #7
 800b9ee:	4607      	mov	r7, r0
 800b9f0:	4616      	mov	r6, r2
 800b9f2:	3330      	adds	r3, #48	; 0x30
 800b9f4:	ea56 0207 	orrs.w	r2, r6, r7
 800b9f8:	4649      	mov	r1, r9
 800b9fa:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800b9fe:	d1f0      	bne.n	800b9e2 <_vfprintf_r+0x13ea>
 800ba00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ba02:	07d0      	lsls	r0, r2, #31
 800ba04:	d506      	bpl.n	800ba14 <_vfprintf_r+0x141c>
 800ba06:	2b30      	cmp	r3, #48	; 0x30
 800ba08:	d004      	beq.n	800ba14 <_vfprintf_r+0x141c>
 800ba0a:	2330      	movs	r3, #48	; 0x30
 800ba0c:	f809 3c01 	strb.w	r3, [r9, #-1]
 800ba10:	f1a1 0902 	sub.w	r9, r1, #2
 800ba14:	2700      	movs	r7, #0
 800ba16:	ab52      	add	r3, sp, #328	; 0x148
 800ba18:	eba3 0309 	sub.w	r3, r3, r9
 800ba1c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800ba20:	9e07      	ldr	r6, [sp, #28]
 800ba22:	9307      	str	r3, [sp, #28]
 800ba24:	463d      	mov	r5, r7
 800ba26:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800ba2a:	f7ff b942 	b.w	800acb2 <_vfprintf_r+0x6ba>
 800ba2e:	bf00      	nop
 800ba30:	08010708 	.word	0x08010708
 800ba34:	080106f8 	.word	0x080106f8

0800ba38 <__sbprintf>:
 800ba38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba3a:	461f      	mov	r7, r3
 800ba3c:	898b      	ldrh	r3, [r1, #12]
 800ba3e:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800ba42:	f023 0302 	bic.w	r3, r3, #2
 800ba46:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ba4a:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ba4c:	4615      	mov	r5, r2
 800ba4e:	9319      	str	r3, [sp, #100]	; 0x64
 800ba50:	89cb      	ldrh	r3, [r1, #14]
 800ba52:	4606      	mov	r6, r0
 800ba54:	f8ad 300e 	strh.w	r3, [sp, #14]
 800ba58:	69cb      	ldr	r3, [r1, #28]
 800ba5a:	a816      	add	r0, sp, #88	; 0x58
 800ba5c:	9307      	str	r3, [sp, #28]
 800ba5e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800ba60:	460c      	mov	r4, r1
 800ba62:	9309      	str	r3, [sp, #36]	; 0x24
 800ba64:	ab1a      	add	r3, sp, #104	; 0x68
 800ba66:	9300      	str	r3, [sp, #0]
 800ba68:	9304      	str	r3, [sp, #16]
 800ba6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba6e:	9302      	str	r3, [sp, #8]
 800ba70:	9305      	str	r3, [sp, #20]
 800ba72:	2300      	movs	r3, #0
 800ba74:	9306      	str	r3, [sp, #24]
 800ba76:	f001 fac5 	bl	800d004 <__retarget_lock_init_recursive>
 800ba7a:	462a      	mov	r2, r5
 800ba7c:	463b      	mov	r3, r7
 800ba7e:	4669      	mov	r1, sp
 800ba80:	4630      	mov	r0, r6
 800ba82:	f7fe fdb9 	bl	800a5f8 <_vfprintf_r>
 800ba86:	1e05      	subs	r5, r0, #0
 800ba88:	db07      	blt.n	800ba9a <__sbprintf+0x62>
 800ba8a:	4669      	mov	r1, sp
 800ba8c:	4630      	mov	r0, r6
 800ba8e:	f000 ff8f 	bl	800c9b0 <_fflush_r>
 800ba92:	2800      	cmp	r0, #0
 800ba94:	bf18      	it	ne
 800ba96:	f04f 35ff 	movne.w	r5, #4294967295
 800ba9a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800ba9e:	9816      	ldr	r0, [sp, #88]	; 0x58
 800baa0:	065b      	lsls	r3, r3, #25
 800baa2:	bf42      	ittt	mi
 800baa4:	89a3      	ldrhmi	r3, [r4, #12]
 800baa6:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800baaa:	81a3      	strhmi	r3, [r4, #12]
 800baac:	f001 faab 	bl	800d006 <__retarget_lock_close_recursive>
 800bab0:	4628      	mov	r0, r5
 800bab2:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800bab6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bab8 <_vsnprintf_r>:
 800bab8:	b530      	push	{r4, r5, lr}
 800baba:	1e14      	subs	r4, r2, #0
 800babc:	4605      	mov	r5, r0
 800babe:	b09b      	sub	sp, #108	; 0x6c
 800bac0:	4618      	mov	r0, r3
 800bac2:	da05      	bge.n	800bad0 <_vsnprintf_r+0x18>
 800bac4:	238b      	movs	r3, #139	; 0x8b
 800bac6:	f04f 30ff 	mov.w	r0, #4294967295
 800baca:	602b      	str	r3, [r5, #0]
 800bacc:	b01b      	add	sp, #108	; 0x6c
 800bace:	bd30      	pop	{r4, r5, pc}
 800bad0:	f44f 7302 	mov.w	r3, #520	; 0x208
 800bad4:	f8ad 300c 	strh.w	r3, [sp, #12]
 800bad8:	bf0c      	ite	eq
 800bada:	4623      	moveq	r3, r4
 800badc:	f104 33ff 	addne.w	r3, r4, #4294967295
 800bae0:	9302      	str	r3, [sp, #8]
 800bae2:	9305      	str	r3, [sp, #20]
 800bae4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bae8:	4602      	mov	r2, r0
 800baea:	9100      	str	r1, [sp, #0]
 800baec:	9104      	str	r1, [sp, #16]
 800baee:	f8ad 300e 	strh.w	r3, [sp, #14]
 800baf2:	4669      	mov	r1, sp
 800baf4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800baf6:	4628      	mov	r0, r5
 800baf8:	f7fd fb9a 	bl	8009230 <_svfprintf_r>
 800bafc:	1c43      	adds	r3, r0, #1
 800bafe:	bfbc      	itt	lt
 800bb00:	238b      	movlt	r3, #139	; 0x8b
 800bb02:	602b      	strlt	r3, [r5, #0]
 800bb04:	2c00      	cmp	r4, #0
 800bb06:	d0e1      	beq.n	800bacc <_vsnprintf_r+0x14>
 800bb08:	2200      	movs	r2, #0
 800bb0a:	9b00      	ldr	r3, [sp, #0]
 800bb0c:	701a      	strb	r2, [r3, #0]
 800bb0e:	e7dd      	b.n	800bacc <_vsnprintf_r+0x14>

0800bb10 <vsnprintf>:
 800bb10:	b507      	push	{r0, r1, r2, lr}
 800bb12:	9300      	str	r3, [sp, #0]
 800bb14:	4613      	mov	r3, r2
 800bb16:	460a      	mov	r2, r1
 800bb18:	4601      	mov	r1, r0
 800bb1a:	4803      	ldr	r0, [pc, #12]	; (800bb28 <vsnprintf+0x18>)
 800bb1c:	6800      	ldr	r0, [r0, #0]
 800bb1e:	f7ff ffcb 	bl	800bab8 <_vsnprintf_r>
 800bb22:	b003      	add	sp, #12
 800bb24:	f85d fb04 	ldr.w	pc, [sp], #4
 800bb28:	20000064 	.word	0x20000064

0800bb2c <__swsetup_r>:
 800bb2c:	b538      	push	{r3, r4, r5, lr}
 800bb2e:	4b2a      	ldr	r3, [pc, #168]	; (800bbd8 <__swsetup_r+0xac>)
 800bb30:	4605      	mov	r5, r0
 800bb32:	6818      	ldr	r0, [r3, #0]
 800bb34:	460c      	mov	r4, r1
 800bb36:	b118      	cbz	r0, 800bb40 <__swsetup_r+0x14>
 800bb38:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800bb3a:	b90b      	cbnz	r3, 800bb40 <__swsetup_r+0x14>
 800bb3c:	f000 ffa4 	bl	800ca88 <__sinit>
 800bb40:	89a3      	ldrh	r3, [r4, #12]
 800bb42:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bb46:	0718      	lsls	r0, r3, #28
 800bb48:	d422      	bmi.n	800bb90 <__swsetup_r+0x64>
 800bb4a:	06d9      	lsls	r1, r3, #27
 800bb4c:	d407      	bmi.n	800bb5e <__swsetup_r+0x32>
 800bb4e:	2309      	movs	r3, #9
 800bb50:	602b      	str	r3, [r5, #0]
 800bb52:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bb56:	f04f 30ff 	mov.w	r0, #4294967295
 800bb5a:	81a3      	strh	r3, [r4, #12]
 800bb5c:	e034      	b.n	800bbc8 <__swsetup_r+0x9c>
 800bb5e:	0758      	lsls	r0, r3, #29
 800bb60:	d512      	bpl.n	800bb88 <__swsetup_r+0x5c>
 800bb62:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800bb64:	b141      	cbz	r1, 800bb78 <__swsetup_r+0x4c>
 800bb66:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800bb6a:	4299      	cmp	r1, r3
 800bb6c:	d002      	beq.n	800bb74 <__swsetup_r+0x48>
 800bb6e:	4628      	mov	r0, r5
 800bb70:	f001 f81a 	bl	800cba8 <_free_r>
 800bb74:	2300      	movs	r3, #0
 800bb76:	6323      	str	r3, [r4, #48]	; 0x30
 800bb78:	89a3      	ldrh	r3, [r4, #12]
 800bb7a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bb7e:	81a3      	strh	r3, [r4, #12]
 800bb80:	2300      	movs	r3, #0
 800bb82:	6063      	str	r3, [r4, #4]
 800bb84:	6923      	ldr	r3, [r4, #16]
 800bb86:	6023      	str	r3, [r4, #0]
 800bb88:	89a3      	ldrh	r3, [r4, #12]
 800bb8a:	f043 0308 	orr.w	r3, r3, #8
 800bb8e:	81a3      	strh	r3, [r4, #12]
 800bb90:	6923      	ldr	r3, [r4, #16]
 800bb92:	b94b      	cbnz	r3, 800bba8 <__swsetup_r+0x7c>
 800bb94:	89a3      	ldrh	r3, [r4, #12]
 800bb96:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bb9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bb9e:	d003      	beq.n	800bba8 <__swsetup_r+0x7c>
 800bba0:	4621      	mov	r1, r4
 800bba2:	4628      	mov	r0, r5
 800bba4:	f001 fa5e 	bl	800d064 <__smakebuf_r>
 800bba8:	89a0      	ldrh	r0, [r4, #12]
 800bbaa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bbae:	f010 0301 	ands.w	r3, r0, #1
 800bbb2:	d00a      	beq.n	800bbca <__swsetup_r+0x9e>
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	60a3      	str	r3, [r4, #8]
 800bbb8:	6963      	ldr	r3, [r4, #20]
 800bbba:	425b      	negs	r3, r3
 800bbbc:	61a3      	str	r3, [r4, #24]
 800bbbe:	6923      	ldr	r3, [r4, #16]
 800bbc0:	b943      	cbnz	r3, 800bbd4 <__swsetup_r+0xa8>
 800bbc2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bbc6:	d1c4      	bne.n	800bb52 <__swsetup_r+0x26>
 800bbc8:	bd38      	pop	{r3, r4, r5, pc}
 800bbca:	0781      	lsls	r1, r0, #30
 800bbcc:	bf58      	it	pl
 800bbce:	6963      	ldrpl	r3, [r4, #20]
 800bbd0:	60a3      	str	r3, [r4, #8]
 800bbd2:	e7f4      	b.n	800bbbe <__swsetup_r+0x92>
 800bbd4:	2000      	movs	r0, #0
 800bbd6:	e7f7      	b.n	800bbc8 <__swsetup_r+0x9c>
 800bbd8:	20000064 	.word	0x20000064

0800bbdc <register_fini>:
 800bbdc:	4b02      	ldr	r3, [pc, #8]	; (800bbe8 <register_fini+0xc>)
 800bbde:	b113      	cbz	r3, 800bbe6 <register_fini+0xa>
 800bbe0:	4802      	ldr	r0, [pc, #8]	; (800bbec <register_fini+0x10>)
 800bbe2:	f000 b805 	b.w	800bbf0 <atexit>
 800bbe6:	4770      	bx	lr
 800bbe8:	00000000 	.word	0x00000000
 800bbec:	0800cad9 	.word	0x0800cad9

0800bbf0 <atexit>:
 800bbf0:	2300      	movs	r3, #0
 800bbf2:	4601      	mov	r1, r0
 800bbf4:	461a      	mov	r2, r3
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	f002 bddc 	b.w	800e7b4 <__register_exitproc>

0800bbfc <quorem>:
 800bbfc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc00:	6903      	ldr	r3, [r0, #16]
 800bc02:	690c      	ldr	r4, [r1, #16]
 800bc04:	4607      	mov	r7, r0
 800bc06:	42a3      	cmp	r3, r4
 800bc08:	f2c0 8083 	blt.w	800bd12 <quorem+0x116>
 800bc0c:	3c01      	subs	r4, #1
 800bc0e:	f100 0514 	add.w	r5, r0, #20
 800bc12:	f101 0814 	add.w	r8, r1, #20
 800bc16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bc1a:	9301      	str	r3, [sp, #4]
 800bc1c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bc20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bc24:	3301      	adds	r3, #1
 800bc26:	429a      	cmp	r2, r3
 800bc28:	fbb2 f6f3 	udiv	r6, r2, r3
 800bc2c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bc30:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bc34:	d332      	bcc.n	800bc9c <quorem+0xa0>
 800bc36:	f04f 0e00 	mov.w	lr, #0
 800bc3a:	4640      	mov	r0, r8
 800bc3c:	46ac      	mov	ip, r5
 800bc3e:	46f2      	mov	sl, lr
 800bc40:	f850 2b04 	ldr.w	r2, [r0], #4
 800bc44:	b293      	uxth	r3, r2
 800bc46:	fb06 e303 	mla	r3, r6, r3, lr
 800bc4a:	0c12      	lsrs	r2, r2, #16
 800bc4c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800bc50:	fb06 e202 	mla	r2, r6, r2, lr
 800bc54:	b29b      	uxth	r3, r3
 800bc56:	ebaa 0303 	sub.w	r3, sl, r3
 800bc5a:	f8dc a000 	ldr.w	sl, [ip]
 800bc5e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bc62:	fa1f fa8a 	uxth.w	sl, sl
 800bc66:	4453      	add	r3, sl
 800bc68:	fa1f fa82 	uxth.w	sl, r2
 800bc6c:	f8dc 2000 	ldr.w	r2, [ip]
 800bc70:	4581      	cmp	r9, r0
 800bc72:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800bc76:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc7a:	b29b      	uxth	r3, r3
 800bc7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc80:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bc84:	f84c 3b04 	str.w	r3, [ip], #4
 800bc88:	d2da      	bcs.n	800bc40 <quorem+0x44>
 800bc8a:	f855 300b 	ldr.w	r3, [r5, fp]
 800bc8e:	b92b      	cbnz	r3, 800bc9c <quorem+0xa0>
 800bc90:	9b01      	ldr	r3, [sp, #4]
 800bc92:	3b04      	subs	r3, #4
 800bc94:	429d      	cmp	r5, r3
 800bc96:	461a      	mov	r2, r3
 800bc98:	d32f      	bcc.n	800bcfa <quorem+0xfe>
 800bc9a:	613c      	str	r4, [r7, #16]
 800bc9c:	4638      	mov	r0, r7
 800bc9e:	f001 fc83 	bl	800d5a8 <__mcmp>
 800bca2:	2800      	cmp	r0, #0
 800bca4:	db25      	blt.n	800bcf2 <quorem+0xf6>
 800bca6:	4628      	mov	r0, r5
 800bca8:	f04f 0c00 	mov.w	ip, #0
 800bcac:	3601      	adds	r6, #1
 800bcae:	f858 1b04 	ldr.w	r1, [r8], #4
 800bcb2:	f8d0 e000 	ldr.w	lr, [r0]
 800bcb6:	b28b      	uxth	r3, r1
 800bcb8:	ebac 0303 	sub.w	r3, ip, r3
 800bcbc:	fa1f f28e 	uxth.w	r2, lr
 800bcc0:	4413      	add	r3, r2
 800bcc2:	0c0a      	lsrs	r2, r1, #16
 800bcc4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bcc8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bccc:	b29b      	uxth	r3, r3
 800bcce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bcd2:	45c1      	cmp	r9, r8
 800bcd4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bcd8:	f840 3b04 	str.w	r3, [r0], #4
 800bcdc:	d2e7      	bcs.n	800bcae <quorem+0xb2>
 800bcde:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bce2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bce6:	b922      	cbnz	r2, 800bcf2 <quorem+0xf6>
 800bce8:	3b04      	subs	r3, #4
 800bcea:	429d      	cmp	r5, r3
 800bcec:	461a      	mov	r2, r3
 800bcee:	d30a      	bcc.n	800bd06 <quorem+0x10a>
 800bcf0:	613c      	str	r4, [r7, #16]
 800bcf2:	4630      	mov	r0, r6
 800bcf4:	b003      	add	sp, #12
 800bcf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcfa:	6812      	ldr	r2, [r2, #0]
 800bcfc:	3b04      	subs	r3, #4
 800bcfe:	2a00      	cmp	r2, #0
 800bd00:	d1cb      	bne.n	800bc9a <quorem+0x9e>
 800bd02:	3c01      	subs	r4, #1
 800bd04:	e7c6      	b.n	800bc94 <quorem+0x98>
 800bd06:	6812      	ldr	r2, [r2, #0]
 800bd08:	3b04      	subs	r3, #4
 800bd0a:	2a00      	cmp	r2, #0
 800bd0c:	d1f0      	bne.n	800bcf0 <quorem+0xf4>
 800bd0e:	3c01      	subs	r4, #1
 800bd10:	e7eb      	b.n	800bcea <quorem+0xee>
 800bd12:	2000      	movs	r0, #0
 800bd14:	e7ee      	b.n	800bcf4 <quorem+0xf8>
	...

0800bd18 <_dtoa_r>:
 800bd18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd1c:	6c01      	ldr	r1, [r0, #64]	; 0x40
 800bd1e:	b097      	sub	sp, #92	; 0x5c
 800bd20:	4681      	mov	r9, r0
 800bd22:	4614      	mov	r4, r2
 800bd24:	461d      	mov	r5, r3
 800bd26:	4692      	mov	sl, r2
 800bd28:	469b      	mov	fp, r3
 800bd2a:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 800bd2c:	b149      	cbz	r1, 800bd42 <_dtoa_r+0x2a>
 800bd2e:	2301      	movs	r3, #1
 800bd30:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bd32:	4093      	lsls	r3, r2
 800bd34:	608b      	str	r3, [r1, #8]
 800bd36:	604a      	str	r2, [r1, #4]
 800bd38:	f001 fa2f 	bl	800d19a <_Bfree>
 800bd3c:	2300      	movs	r3, #0
 800bd3e:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800bd42:	1e2b      	subs	r3, r5, #0
 800bd44:	bfad      	iteet	ge
 800bd46:	2300      	movge	r3, #0
 800bd48:	2201      	movlt	r2, #1
 800bd4a:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800bd4e:	6033      	strge	r3, [r6, #0]
 800bd50:	4ba3      	ldr	r3, [pc, #652]	; (800bfe0 <_dtoa_r+0x2c8>)
 800bd52:	bfb8      	it	lt
 800bd54:	6032      	strlt	r2, [r6, #0]
 800bd56:	ea33 030b 	bics.w	r3, r3, fp
 800bd5a:	f8cd b00c 	str.w	fp, [sp, #12]
 800bd5e:	d119      	bne.n	800bd94 <_dtoa_r+0x7c>
 800bd60:	f242 730f 	movw	r3, #9999	; 0x270f
 800bd64:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800bd66:	6013      	str	r3, [r2, #0]
 800bd68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bd6c:	4323      	orrs	r3, r4
 800bd6e:	f000 857b 	beq.w	800c868 <_dtoa_r+0xb50>
 800bd72:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bd74:	b90b      	cbnz	r3, 800bd7a <_dtoa_r+0x62>
 800bd76:	4b9b      	ldr	r3, [pc, #620]	; (800bfe4 <_dtoa_r+0x2cc>)
 800bd78:	e020      	b.n	800bdbc <_dtoa_r+0xa4>
 800bd7a:	4b9a      	ldr	r3, [pc, #616]	; (800bfe4 <_dtoa_r+0x2cc>)
 800bd7c:	9306      	str	r3, [sp, #24]
 800bd7e:	3303      	adds	r3, #3
 800bd80:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800bd82:	6013      	str	r3, [r2, #0]
 800bd84:	9806      	ldr	r0, [sp, #24]
 800bd86:	b017      	add	sp, #92	; 0x5c
 800bd88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd8c:	4b96      	ldr	r3, [pc, #600]	; (800bfe8 <_dtoa_r+0x2d0>)
 800bd8e:	9306      	str	r3, [sp, #24]
 800bd90:	3308      	adds	r3, #8
 800bd92:	e7f5      	b.n	800bd80 <_dtoa_r+0x68>
 800bd94:	2200      	movs	r2, #0
 800bd96:	2300      	movs	r3, #0
 800bd98:	4650      	mov	r0, sl
 800bd9a:	4659      	mov	r1, fp
 800bd9c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 800bda0:	f7f4 fe02 	bl	80009a8 <__aeabi_dcmpeq>
 800bda4:	4607      	mov	r7, r0
 800bda6:	b158      	cbz	r0, 800bdc0 <_dtoa_r+0xa8>
 800bda8:	2301      	movs	r3, #1
 800bdaa:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800bdac:	6013      	str	r3, [r2, #0]
 800bdae:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	f000 8556 	beq.w	800c862 <_dtoa_r+0xb4a>
 800bdb6:	488d      	ldr	r0, [pc, #564]	; (800bfec <_dtoa_r+0x2d4>)
 800bdb8:	6018      	str	r0, [r3, #0]
 800bdba:	1e43      	subs	r3, r0, #1
 800bdbc:	9306      	str	r3, [sp, #24]
 800bdbe:	e7e1      	b.n	800bd84 <_dtoa_r+0x6c>
 800bdc0:	ab14      	add	r3, sp, #80	; 0x50
 800bdc2:	9301      	str	r3, [sp, #4]
 800bdc4:	ab15      	add	r3, sp, #84	; 0x54
 800bdc6:	9300      	str	r3, [sp, #0]
 800bdc8:	4648      	mov	r0, r9
 800bdca:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800bdce:	f001 fc97 	bl	800d700 <__d2b>
 800bdd2:	9b03      	ldr	r3, [sp, #12]
 800bdd4:	4680      	mov	r8, r0
 800bdd6:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800bdda:	2e00      	cmp	r6, #0
 800bddc:	d07f      	beq.n	800bede <_dtoa_r+0x1c6>
 800bdde:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bde2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bde4:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800bde8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bdec:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800bdf0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800bdf4:	9713      	str	r7, [sp, #76]	; 0x4c
 800bdf6:	2200      	movs	r2, #0
 800bdf8:	4b7d      	ldr	r3, [pc, #500]	; (800bff0 <_dtoa_r+0x2d8>)
 800bdfa:	f7f4 f9b5 	bl	8000168 <__aeabi_dsub>
 800bdfe:	a372      	add	r3, pc, #456	; (adr r3, 800bfc8 <_dtoa_r+0x2b0>)
 800be00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be04:	f7f4 fb68 	bl	80004d8 <__aeabi_dmul>
 800be08:	a371      	add	r3, pc, #452	; (adr r3, 800bfd0 <_dtoa_r+0x2b8>)
 800be0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be0e:	f7f4 f9ad 	bl	800016c <__adddf3>
 800be12:	4604      	mov	r4, r0
 800be14:	4630      	mov	r0, r6
 800be16:	460d      	mov	r5, r1
 800be18:	f7f4 faf4 	bl	8000404 <__aeabi_i2d>
 800be1c:	a36e      	add	r3, pc, #440	; (adr r3, 800bfd8 <_dtoa_r+0x2c0>)
 800be1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be22:	f7f4 fb59 	bl	80004d8 <__aeabi_dmul>
 800be26:	4602      	mov	r2, r0
 800be28:	460b      	mov	r3, r1
 800be2a:	4620      	mov	r0, r4
 800be2c:	4629      	mov	r1, r5
 800be2e:	f7f4 f99d 	bl	800016c <__adddf3>
 800be32:	4604      	mov	r4, r0
 800be34:	460d      	mov	r5, r1
 800be36:	f7f4 fdff 	bl	8000a38 <__aeabi_d2iz>
 800be3a:	2200      	movs	r2, #0
 800be3c:	9003      	str	r0, [sp, #12]
 800be3e:	2300      	movs	r3, #0
 800be40:	4620      	mov	r0, r4
 800be42:	4629      	mov	r1, r5
 800be44:	f7f4 fdba 	bl	80009bc <__aeabi_dcmplt>
 800be48:	b150      	cbz	r0, 800be60 <_dtoa_r+0x148>
 800be4a:	9803      	ldr	r0, [sp, #12]
 800be4c:	f7f4 fada 	bl	8000404 <__aeabi_i2d>
 800be50:	4622      	mov	r2, r4
 800be52:	462b      	mov	r3, r5
 800be54:	f7f4 fda8 	bl	80009a8 <__aeabi_dcmpeq>
 800be58:	b910      	cbnz	r0, 800be60 <_dtoa_r+0x148>
 800be5a:	9b03      	ldr	r3, [sp, #12]
 800be5c:	3b01      	subs	r3, #1
 800be5e:	9303      	str	r3, [sp, #12]
 800be60:	9b03      	ldr	r3, [sp, #12]
 800be62:	2b16      	cmp	r3, #22
 800be64:	d858      	bhi.n	800bf18 <_dtoa_r+0x200>
 800be66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800be6a:	9a03      	ldr	r2, [sp, #12]
 800be6c:	4b61      	ldr	r3, [pc, #388]	; (800bff4 <_dtoa_r+0x2dc>)
 800be6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be76:	f7f4 fda1 	bl	80009bc <__aeabi_dcmplt>
 800be7a:	2800      	cmp	r0, #0
 800be7c:	d04e      	beq.n	800bf1c <_dtoa_r+0x204>
 800be7e:	9b03      	ldr	r3, [sp, #12]
 800be80:	3b01      	subs	r3, #1
 800be82:	9303      	str	r3, [sp, #12]
 800be84:	2300      	movs	r3, #0
 800be86:	930f      	str	r3, [sp, #60]	; 0x3c
 800be88:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800be8a:	1b9e      	subs	r6, r3, r6
 800be8c:	1e73      	subs	r3, r6, #1
 800be8e:	9309      	str	r3, [sp, #36]	; 0x24
 800be90:	bf49      	itett	mi
 800be92:	f1c6 0301 	rsbmi	r3, r6, #1
 800be96:	2300      	movpl	r3, #0
 800be98:	9308      	strmi	r3, [sp, #32]
 800be9a:	2300      	movmi	r3, #0
 800be9c:	bf54      	ite	pl
 800be9e:	9308      	strpl	r3, [sp, #32]
 800bea0:	9309      	strmi	r3, [sp, #36]	; 0x24
 800bea2:	9b03      	ldr	r3, [sp, #12]
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	db3b      	blt.n	800bf20 <_dtoa_r+0x208>
 800bea8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800beaa:	9a03      	ldr	r2, [sp, #12]
 800beac:	4413      	add	r3, r2
 800beae:	9309      	str	r3, [sp, #36]	; 0x24
 800beb0:	2300      	movs	r3, #0
 800beb2:	920e      	str	r2, [sp, #56]	; 0x38
 800beb4:	930a      	str	r3, [sp, #40]	; 0x28
 800beb6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800beb8:	2b09      	cmp	r3, #9
 800beba:	d86b      	bhi.n	800bf94 <_dtoa_r+0x27c>
 800bebc:	2b05      	cmp	r3, #5
 800bebe:	bfc4      	itt	gt
 800bec0:	3b04      	subgt	r3, #4
 800bec2:	9320      	strgt	r3, [sp, #128]	; 0x80
 800bec4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800bec6:	bfc8      	it	gt
 800bec8:	2400      	movgt	r4, #0
 800beca:	f1a3 0302 	sub.w	r3, r3, #2
 800bece:	bfd8      	it	le
 800bed0:	2401      	movle	r4, #1
 800bed2:	2b03      	cmp	r3, #3
 800bed4:	d869      	bhi.n	800bfaa <_dtoa_r+0x292>
 800bed6:	e8df f003 	tbb	[pc, r3]
 800beda:	392c      	.short	0x392c
 800bedc:	5b37      	.short	0x5b37
 800bede:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 800bee2:	441e      	add	r6, r3
 800bee4:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800bee8:	2b20      	cmp	r3, #32
 800beea:	dd10      	ble.n	800bf0e <_dtoa_r+0x1f6>
 800beec:	9a03      	ldr	r2, [sp, #12]
 800beee:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800bef2:	f206 4012 	addw	r0, r6, #1042	; 0x412
 800bef6:	409a      	lsls	r2, r3
 800bef8:	fa24 f000 	lsr.w	r0, r4, r0
 800befc:	4310      	orrs	r0, r2
 800befe:	f7f4 fa71 	bl	80003e4 <__aeabi_ui2d>
 800bf02:	2301      	movs	r3, #1
 800bf04:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800bf08:	3e01      	subs	r6, #1
 800bf0a:	9313      	str	r3, [sp, #76]	; 0x4c
 800bf0c:	e773      	b.n	800bdf6 <_dtoa_r+0xde>
 800bf0e:	f1c3 0320 	rsb	r3, r3, #32
 800bf12:	fa04 f003 	lsl.w	r0, r4, r3
 800bf16:	e7f2      	b.n	800befe <_dtoa_r+0x1e6>
 800bf18:	2301      	movs	r3, #1
 800bf1a:	e7b4      	b.n	800be86 <_dtoa_r+0x16e>
 800bf1c:	900f      	str	r0, [sp, #60]	; 0x3c
 800bf1e:	e7b3      	b.n	800be88 <_dtoa_r+0x170>
 800bf20:	9b08      	ldr	r3, [sp, #32]
 800bf22:	9a03      	ldr	r2, [sp, #12]
 800bf24:	1a9b      	subs	r3, r3, r2
 800bf26:	9308      	str	r3, [sp, #32]
 800bf28:	4253      	negs	r3, r2
 800bf2a:	930a      	str	r3, [sp, #40]	; 0x28
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	930e      	str	r3, [sp, #56]	; 0x38
 800bf30:	e7c1      	b.n	800beb6 <_dtoa_r+0x19e>
 800bf32:	2300      	movs	r3, #0
 800bf34:	930b      	str	r3, [sp, #44]	; 0x2c
 800bf36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	dc39      	bgt.n	800bfb0 <_dtoa_r+0x298>
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	461a      	mov	r2, r3
 800bf40:	9304      	str	r3, [sp, #16]
 800bf42:	9307      	str	r3, [sp, #28]
 800bf44:	9221      	str	r2, [sp, #132]	; 0x84
 800bf46:	e00c      	b.n	800bf62 <_dtoa_r+0x24a>
 800bf48:	2301      	movs	r3, #1
 800bf4a:	e7f3      	b.n	800bf34 <_dtoa_r+0x21c>
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bf50:	930b      	str	r3, [sp, #44]	; 0x2c
 800bf52:	9b03      	ldr	r3, [sp, #12]
 800bf54:	4413      	add	r3, r2
 800bf56:	9304      	str	r3, [sp, #16]
 800bf58:	3301      	adds	r3, #1
 800bf5a:	2b01      	cmp	r3, #1
 800bf5c:	9307      	str	r3, [sp, #28]
 800bf5e:	bfb8      	it	lt
 800bf60:	2301      	movlt	r3, #1
 800bf62:	2200      	movs	r2, #0
 800bf64:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 800bf68:	2204      	movs	r2, #4
 800bf6a:	f102 0014 	add.w	r0, r2, #20
 800bf6e:	4298      	cmp	r0, r3
 800bf70:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800bf74:	d920      	bls.n	800bfb8 <_dtoa_r+0x2a0>
 800bf76:	4648      	mov	r0, r9
 800bf78:	f001 f8ea 	bl	800d150 <_Balloc>
 800bf7c:	9006      	str	r0, [sp, #24]
 800bf7e:	2800      	cmp	r0, #0
 800bf80:	d13e      	bne.n	800c000 <_dtoa_r+0x2e8>
 800bf82:	4602      	mov	r2, r0
 800bf84:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bf88:	4b1b      	ldr	r3, [pc, #108]	; (800bff8 <_dtoa_r+0x2e0>)
 800bf8a:	481c      	ldr	r0, [pc, #112]	; (800bffc <_dtoa_r+0x2e4>)
 800bf8c:	f002 fc52 	bl	800e834 <__assert_func>
 800bf90:	2301      	movs	r3, #1
 800bf92:	e7dc      	b.n	800bf4e <_dtoa_r+0x236>
 800bf94:	2401      	movs	r4, #1
 800bf96:	2300      	movs	r3, #0
 800bf98:	940b      	str	r4, [sp, #44]	; 0x2c
 800bf9a:	9320      	str	r3, [sp, #128]	; 0x80
 800bf9c:	f04f 33ff 	mov.w	r3, #4294967295
 800bfa0:	2200      	movs	r2, #0
 800bfa2:	9304      	str	r3, [sp, #16]
 800bfa4:	9307      	str	r3, [sp, #28]
 800bfa6:	2312      	movs	r3, #18
 800bfa8:	e7cc      	b.n	800bf44 <_dtoa_r+0x22c>
 800bfaa:	2301      	movs	r3, #1
 800bfac:	930b      	str	r3, [sp, #44]	; 0x2c
 800bfae:	e7f5      	b.n	800bf9c <_dtoa_r+0x284>
 800bfb0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bfb2:	9304      	str	r3, [sp, #16]
 800bfb4:	9307      	str	r3, [sp, #28]
 800bfb6:	e7d4      	b.n	800bf62 <_dtoa_r+0x24a>
 800bfb8:	3101      	adds	r1, #1
 800bfba:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 800bfbe:	0052      	lsls	r2, r2, #1
 800bfc0:	e7d3      	b.n	800bf6a <_dtoa_r+0x252>
 800bfc2:	bf00      	nop
 800bfc4:	f3af 8000 	nop.w
 800bfc8:	636f4361 	.word	0x636f4361
 800bfcc:	3fd287a7 	.word	0x3fd287a7
 800bfd0:	8b60c8b3 	.word	0x8b60c8b3
 800bfd4:	3fc68a28 	.word	0x3fc68a28
 800bfd8:	509f79fb 	.word	0x509f79fb
 800bfdc:	3fd34413 	.word	0x3fd34413
 800bfe0:	7ff00000 	.word	0x7ff00000
 800bfe4:	08010718 	.word	0x08010718
 800bfe8:	0801071c 	.word	0x0801071c
 800bfec:	080106d7 	.word	0x080106d7
 800bff0:	3ff80000 	.word	0x3ff80000
 800bff4:	08010820 	.word	0x08010820
 800bff8:	08010725 	.word	0x08010725
 800bffc:	08010736 	.word	0x08010736
 800c000:	9b06      	ldr	r3, [sp, #24]
 800c002:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 800c006:	9b07      	ldr	r3, [sp, #28]
 800c008:	2b0e      	cmp	r3, #14
 800c00a:	f200 80a1 	bhi.w	800c150 <_dtoa_r+0x438>
 800c00e:	2c00      	cmp	r4, #0
 800c010:	f000 809e 	beq.w	800c150 <_dtoa_r+0x438>
 800c014:	9b03      	ldr	r3, [sp, #12]
 800c016:	2b00      	cmp	r3, #0
 800c018:	dd34      	ble.n	800c084 <_dtoa_r+0x36c>
 800c01a:	4a96      	ldr	r2, [pc, #600]	; (800c274 <_dtoa_r+0x55c>)
 800c01c:	f003 030f 	and.w	r3, r3, #15
 800c020:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c024:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c028:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800c02c:	9b03      	ldr	r3, [sp, #12]
 800c02e:	05d8      	lsls	r0, r3, #23
 800c030:	ea4f 1523 	mov.w	r5, r3, asr #4
 800c034:	d516      	bpl.n	800c064 <_dtoa_r+0x34c>
 800c036:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c03a:	4b8f      	ldr	r3, [pc, #572]	; (800c278 <_dtoa_r+0x560>)
 800c03c:	2603      	movs	r6, #3
 800c03e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c042:	f7f4 fb73 	bl	800072c <__aeabi_ddiv>
 800c046:	4682      	mov	sl, r0
 800c048:	468b      	mov	fp, r1
 800c04a:	f005 050f 	and.w	r5, r5, #15
 800c04e:	4c8a      	ldr	r4, [pc, #552]	; (800c278 <_dtoa_r+0x560>)
 800c050:	b955      	cbnz	r5, 800c068 <_dtoa_r+0x350>
 800c052:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c056:	4650      	mov	r0, sl
 800c058:	4659      	mov	r1, fp
 800c05a:	f7f4 fb67 	bl	800072c <__aeabi_ddiv>
 800c05e:	4682      	mov	sl, r0
 800c060:	468b      	mov	fp, r1
 800c062:	e028      	b.n	800c0b6 <_dtoa_r+0x39e>
 800c064:	2602      	movs	r6, #2
 800c066:	e7f2      	b.n	800c04e <_dtoa_r+0x336>
 800c068:	07e9      	lsls	r1, r5, #31
 800c06a:	d508      	bpl.n	800c07e <_dtoa_r+0x366>
 800c06c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c070:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c074:	f7f4 fa30 	bl	80004d8 <__aeabi_dmul>
 800c078:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c07c:	3601      	adds	r6, #1
 800c07e:	106d      	asrs	r5, r5, #1
 800c080:	3408      	adds	r4, #8
 800c082:	e7e5      	b.n	800c050 <_dtoa_r+0x338>
 800c084:	f000 809f 	beq.w	800c1c6 <_dtoa_r+0x4ae>
 800c088:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800c08c:	9b03      	ldr	r3, [sp, #12]
 800c08e:	2602      	movs	r6, #2
 800c090:	425c      	negs	r4, r3
 800c092:	4b78      	ldr	r3, [pc, #480]	; (800c274 <_dtoa_r+0x55c>)
 800c094:	f004 020f 	and.w	r2, r4, #15
 800c098:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c09c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0a0:	f7f4 fa1a 	bl	80004d8 <__aeabi_dmul>
 800c0a4:	2300      	movs	r3, #0
 800c0a6:	4682      	mov	sl, r0
 800c0a8:	468b      	mov	fp, r1
 800c0aa:	4d73      	ldr	r5, [pc, #460]	; (800c278 <_dtoa_r+0x560>)
 800c0ac:	1124      	asrs	r4, r4, #4
 800c0ae:	2c00      	cmp	r4, #0
 800c0b0:	d17e      	bne.n	800c1b0 <_dtoa_r+0x498>
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d1d3      	bne.n	800c05e <_dtoa_r+0x346>
 800c0b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c0b8:	2b00      	cmp	r3, #0
 800c0ba:	f000 8086 	beq.w	800c1ca <_dtoa_r+0x4b2>
 800c0be:	2200      	movs	r2, #0
 800c0c0:	4650      	mov	r0, sl
 800c0c2:	4659      	mov	r1, fp
 800c0c4:	4b6d      	ldr	r3, [pc, #436]	; (800c27c <_dtoa_r+0x564>)
 800c0c6:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 800c0ca:	f7f4 fc77 	bl	80009bc <__aeabi_dcmplt>
 800c0ce:	2800      	cmp	r0, #0
 800c0d0:	d07b      	beq.n	800c1ca <_dtoa_r+0x4b2>
 800c0d2:	9b07      	ldr	r3, [sp, #28]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d078      	beq.n	800c1ca <_dtoa_r+0x4b2>
 800c0d8:	9b04      	ldr	r3, [sp, #16]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	dd36      	ble.n	800c14c <_dtoa_r+0x434>
 800c0de:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c0e2:	9b03      	ldr	r3, [sp, #12]
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	1e5d      	subs	r5, r3, #1
 800c0e8:	4b65      	ldr	r3, [pc, #404]	; (800c280 <_dtoa_r+0x568>)
 800c0ea:	f7f4 f9f5 	bl	80004d8 <__aeabi_dmul>
 800c0ee:	4682      	mov	sl, r0
 800c0f0:	468b      	mov	fp, r1
 800c0f2:	9c04      	ldr	r4, [sp, #16]
 800c0f4:	3601      	adds	r6, #1
 800c0f6:	4630      	mov	r0, r6
 800c0f8:	f7f4 f984 	bl	8000404 <__aeabi_i2d>
 800c0fc:	4652      	mov	r2, sl
 800c0fe:	465b      	mov	r3, fp
 800c100:	f7f4 f9ea 	bl	80004d8 <__aeabi_dmul>
 800c104:	2200      	movs	r2, #0
 800c106:	4b5f      	ldr	r3, [pc, #380]	; (800c284 <_dtoa_r+0x56c>)
 800c108:	f7f4 f830 	bl	800016c <__adddf3>
 800c10c:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800c110:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c114:	9611      	str	r6, [sp, #68]	; 0x44
 800c116:	2c00      	cmp	r4, #0
 800c118:	d15a      	bne.n	800c1d0 <_dtoa_r+0x4b8>
 800c11a:	2200      	movs	r2, #0
 800c11c:	4650      	mov	r0, sl
 800c11e:	4659      	mov	r1, fp
 800c120:	4b59      	ldr	r3, [pc, #356]	; (800c288 <_dtoa_r+0x570>)
 800c122:	f7f4 f821 	bl	8000168 <__aeabi_dsub>
 800c126:	4633      	mov	r3, r6
 800c128:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c12a:	4682      	mov	sl, r0
 800c12c:	468b      	mov	fp, r1
 800c12e:	f7f4 fc63 	bl	80009f8 <__aeabi_dcmpgt>
 800c132:	2800      	cmp	r0, #0
 800c134:	f040 828b 	bne.w	800c64e <_dtoa_r+0x936>
 800c138:	4650      	mov	r0, sl
 800c13a:	4659      	mov	r1, fp
 800c13c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c13e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800c142:	f7f4 fc3b 	bl	80009bc <__aeabi_dcmplt>
 800c146:	2800      	cmp	r0, #0
 800c148:	f040 827f 	bne.w	800c64a <_dtoa_r+0x932>
 800c14c:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 800c150:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c152:	2b00      	cmp	r3, #0
 800c154:	f2c0 814d 	blt.w	800c3f2 <_dtoa_r+0x6da>
 800c158:	9a03      	ldr	r2, [sp, #12]
 800c15a:	2a0e      	cmp	r2, #14
 800c15c:	f300 8149 	bgt.w	800c3f2 <_dtoa_r+0x6da>
 800c160:	4b44      	ldr	r3, [pc, #272]	; (800c274 <_dtoa_r+0x55c>)
 800c162:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c166:	e9d3 3400 	ldrd	r3, r4, [r3]
 800c16a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c16e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c170:	2b00      	cmp	r3, #0
 800c172:	f280 80d6 	bge.w	800c322 <_dtoa_r+0x60a>
 800c176:	9b07      	ldr	r3, [sp, #28]
 800c178:	2b00      	cmp	r3, #0
 800c17a:	f300 80d2 	bgt.w	800c322 <_dtoa_r+0x60a>
 800c17e:	f040 8263 	bne.w	800c648 <_dtoa_r+0x930>
 800c182:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c186:	2200      	movs	r2, #0
 800c188:	4b3f      	ldr	r3, [pc, #252]	; (800c288 <_dtoa_r+0x570>)
 800c18a:	f7f4 f9a5 	bl	80004d8 <__aeabi_dmul>
 800c18e:	4652      	mov	r2, sl
 800c190:	465b      	mov	r3, fp
 800c192:	f7f4 fc27 	bl	80009e4 <__aeabi_dcmpge>
 800c196:	9c07      	ldr	r4, [sp, #28]
 800c198:	4625      	mov	r5, r4
 800c19a:	2800      	cmp	r0, #0
 800c19c:	f040 823c 	bne.w	800c618 <_dtoa_r+0x900>
 800c1a0:	2331      	movs	r3, #49	; 0x31
 800c1a2:	9e06      	ldr	r6, [sp, #24]
 800c1a4:	f806 3b01 	strb.w	r3, [r6], #1
 800c1a8:	9b03      	ldr	r3, [sp, #12]
 800c1aa:	3301      	adds	r3, #1
 800c1ac:	9303      	str	r3, [sp, #12]
 800c1ae:	e237      	b.n	800c620 <_dtoa_r+0x908>
 800c1b0:	07e2      	lsls	r2, r4, #31
 800c1b2:	d505      	bpl.n	800c1c0 <_dtoa_r+0x4a8>
 800c1b4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c1b8:	f7f4 f98e 	bl	80004d8 <__aeabi_dmul>
 800c1bc:	2301      	movs	r3, #1
 800c1be:	3601      	adds	r6, #1
 800c1c0:	1064      	asrs	r4, r4, #1
 800c1c2:	3508      	adds	r5, #8
 800c1c4:	e773      	b.n	800c0ae <_dtoa_r+0x396>
 800c1c6:	2602      	movs	r6, #2
 800c1c8:	e775      	b.n	800c0b6 <_dtoa_r+0x39e>
 800c1ca:	9d03      	ldr	r5, [sp, #12]
 800c1cc:	9c07      	ldr	r4, [sp, #28]
 800c1ce:	e792      	b.n	800c0f6 <_dtoa_r+0x3de>
 800c1d0:	9906      	ldr	r1, [sp, #24]
 800c1d2:	4b28      	ldr	r3, [pc, #160]	; (800c274 <_dtoa_r+0x55c>)
 800c1d4:	4421      	add	r1, r4
 800c1d6:	9112      	str	r1, [sp, #72]	; 0x48
 800c1d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c1da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c1de:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800c1e2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c1e6:	2900      	cmp	r1, #0
 800c1e8:	d052      	beq.n	800c290 <_dtoa_r+0x578>
 800c1ea:	2000      	movs	r0, #0
 800c1ec:	4927      	ldr	r1, [pc, #156]	; (800c28c <_dtoa_r+0x574>)
 800c1ee:	f7f4 fa9d 	bl	800072c <__aeabi_ddiv>
 800c1f2:	4632      	mov	r2, r6
 800c1f4:	463b      	mov	r3, r7
 800c1f6:	f7f3 ffb7 	bl	8000168 <__aeabi_dsub>
 800c1fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c1fe:	9e06      	ldr	r6, [sp, #24]
 800c200:	4659      	mov	r1, fp
 800c202:	4650      	mov	r0, sl
 800c204:	f7f4 fc18 	bl	8000a38 <__aeabi_d2iz>
 800c208:	4604      	mov	r4, r0
 800c20a:	f7f4 f8fb 	bl	8000404 <__aeabi_i2d>
 800c20e:	4602      	mov	r2, r0
 800c210:	460b      	mov	r3, r1
 800c212:	4650      	mov	r0, sl
 800c214:	4659      	mov	r1, fp
 800c216:	f7f3 ffa7 	bl	8000168 <__aeabi_dsub>
 800c21a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c21e:	3430      	adds	r4, #48	; 0x30
 800c220:	f806 4b01 	strb.w	r4, [r6], #1
 800c224:	4682      	mov	sl, r0
 800c226:	468b      	mov	fp, r1
 800c228:	f7f4 fbc8 	bl	80009bc <__aeabi_dcmplt>
 800c22c:	2800      	cmp	r0, #0
 800c22e:	d170      	bne.n	800c312 <_dtoa_r+0x5fa>
 800c230:	4652      	mov	r2, sl
 800c232:	465b      	mov	r3, fp
 800c234:	2000      	movs	r0, #0
 800c236:	4911      	ldr	r1, [pc, #68]	; (800c27c <_dtoa_r+0x564>)
 800c238:	f7f3 ff96 	bl	8000168 <__aeabi_dsub>
 800c23c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c240:	f7f4 fbbc 	bl	80009bc <__aeabi_dcmplt>
 800c244:	2800      	cmp	r0, #0
 800c246:	f040 80b6 	bne.w	800c3b6 <_dtoa_r+0x69e>
 800c24a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c24c:	429e      	cmp	r6, r3
 800c24e:	f43f af7d 	beq.w	800c14c <_dtoa_r+0x434>
 800c252:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c256:	2200      	movs	r2, #0
 800c258:	4b09      	ldr	r3, [pc, #36]	; (800c280 <_dtoa_r+0x568>)
 800c25a:	f7f4 f93d 	bl	80004d8 <__aeabi_dmul>
 800c25e:	2200      	movs	r2, #0
 800c260:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c264:	4b06      	ldr	r3, [pc, #24]	; (800c280 <_dtoa_r+0x568>)
 800c266:	4650      	mov	r0, sl
 800c268:	4659      	mov	r1, fp
 800c26a:	f7f4 f935 	bl	80004d8 <__aeabi_dmul>
 800c26e:	4682      	mov	sl, r0
 800c270:	468b      	mov	fp, r1
 800c272:	e7c5      	b.n	800c200 <_dtoa_r+0x4e8>
 800c274:	08010820 	.word	0x08010820
 800c278:	080107f8 	.word	0x080107f8
 800c27c:	3ff00000 	.word	0x3ff00000
 800c280:	40240000 	.word	0x40240000
 800c284:	401c0000 	.word	0x401c0000
 800c288:	40140000 	.word	0x40140000
 800c28c:	3fe00000 	.word	0x3fe00000
 800c290:	4630      	mov	r0, r6
 800c292:	4639      	mov	r1, r7
 800c294:	f7f4 f920 	bl	80004d8 <__aeabi_dmul>
 800c298:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c29c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800c29e:	9e06      	ldr	r6, [sp, #24]
 800c2a0:	4659      	mov	r1, fp
 800c2a2:	4650      	mov	r0, sl
 800c2a4:	f7f4 fbc8 	bl	8000a38 <__aeabi_d2iz>
 800c2a8:	4604      	mov	r4, r0
 800c2aa:	f7f4 f8ab 	bl	8000404 <__aeabi_i2d>
 800c2ae:	4602      	mov	r2, r0
 800c2b0:	460b      	mov	r3, r1
 800c2b2:	4650      	mov	r0, sl
 800c2b4:	4659      	mov	r1, fp
 800c2b6:	f7f3 ff57 	bl	8000168 <__aeabi_dsub>
 800c2ba:	3430      	adds	r4, #48	; 0x30
 800c2bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c2be:	f806 4b01 	strb.w	r4, [r6], #1
 800c2c2:	429e      	cmp	r6, r3
 800c2c4:	4682      	mov	sl, r0
 800c2c6:	468b      	mov	fp, r1
 800c2c8:	f04f 0200 	mov.w	r2, #0
 800c2cc:	d123      	bne.n	800c316 <_dtoa_r+0x5fe>
 800c2ce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c2d2:	4bb2      	ldr	r3, [pc, #712]	; (800c59c <_dtoa_r+0x884>)
 800c2d4:	f7f3 ff4a 	bl	800016c <__adddf3>
 800c2d8:	4602      	mov	r2, r0
 800c2da:	460b      	mov	r3, r1
 800c2dc:	4650      	mov	r0, sl
 800c2de:	4659      	mov	r1, fp
 800c2e0:	f7f4 fb8a 	bl	80009f8 <__aeabi_dcmpgt>
 800c2e4:	2800      	cmp	r0, #0
 800c2e6:	d166      	bne.n	800c3b6 <_dtoa_r+0x69e>
 800c2e8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c2ec:	2000      	movs	r0, #0
 800c2ee:	49ab      	ldr	r1, [pc, #684]	; (800c59c <_dtoa_r+0x884>)
 800c2f0:	f7f3 ff3a 	bl	8000168 <__aeabi_dsub>
 800c2f4:	4602      	mov	r2, r0
 800c2f6:	460b      	mov	r3, r1
 800c2f8:	4650      	mov	r0, sl
 800c2fa:	4659      	mov	r1, fp
 800c2fc:	f7f4 fb5e 	bl	80009bc <__aeabi_dcmplt>
 800c300:	2800      	cmp	r0, #0
 800c302:	f43f af23 	beq.w	800c14c <_dtoa_r+0x434>
 800c306:	463e      	mov	r6, r7
 800c308:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c30c:	3f01      	subs	r7, #1
 800c30e:	2b30      	cmp	r3, #48	; 0x30
 800c310:	d0f9      	beq.n	800c306 <_dtoa_r+0x5ee>
 800c312:	9503      	str	r5, [sp, #12]
 800c314:	e03e      	b.n	800c394 <_dtoa_r+0x67c>
 800c316:	4ba2      	ldr	r3, [pc, #648]	; (800c5a0 <_dtoa_r+0x888>)
 800c318:	f7f4 f8de 	bl	80004d8 <__aeabi_dmul>
 800c31c:	4682      	mov	sl, r0
 800c31e:	468b      	mov	fp, r1
 800c320:	e7be      	b.n	800c2a0 <_dtoa_r+0x588>
 800c322:	4654      	mov	r4, sl
 800c324:	f04f 0a00 	mov.w	sl, #0
 800c328:	465d      	mov	r5, fp
 800c32a:	9e06      	ldr	r6, [sp, #24]
 800c32c:	f8df b270 	ldr.w	fp, [pc, #624]	; 800c5a0 <_dtoa_r+0x888>
 800c330:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c334:	4620      	mov	r0, r4
 800c336:	4629      	mov	r1, r5
 800c338:	f7f4 f9f8 	bl	800072c <__aeabi_ddiv>
 800c33c:	f7f4 fb7c 	bl	8000a38 <__aeabi_d2iz>
 800c340:	4607      	mov	r7, r0
 800c342:	f7f4 f85f 	bl	8000404 <__aeabi_i2d>
 800c346:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c34a:	f7f4 f8c5 	bl	80004d8 <__aeabi_dmul>
 800c34e:	4602      	mov	r2, r0
 800c350:	460b      	mov	r3, r1
 800c352:	4620      	mov	r0, r4
 800c354:	4629      	mov	r1, r5
 800c356:	f7f3 ff07 	bl	8000168 <__aeabi_dsub>
 800c35a:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800c35e:	f806 4b01 	strb.w	r4, [r6], #1
 800c362:	9c06      	ldr	r4, [sp, #24]
 800c364:	9d07      	ldr	r5, [sp, #28]
 800c366:	1b34      	subs	r4, r6, r4
 800c368:	42a5      	cmp	r5, r4
 800c36a:	4602      	mov	r2, r0
 800c36c:	460b      	mov	r3, r1
 800c36e:	d133      	bne.n	800c3d8 <_dtoa_r+0x6c0>
 800c370:	f7f3 fefc 	bl	800016c <__adddf3>
 800c374:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c378:	4604      	mov	r4, r0
 800c37a:	460d      	mov	r5, r1
 800c37c:	f7f4 fb3c 	bl	80009f8 <__aeabi_dcmpgt>
 800c380:	b9c0      	cbnz	r0, 800c3b4 <_dtoa_r+0x69c>
 800c382:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c386:	4620      	mov	r0, r4
 800c388:	4629      	mov	r1, r5
 800c38a:	f7f4 fb0d 	bl	80009a8 <__aeabi_dcmpeq>
 800c38e:	b108      	cbz	r0, 800c394 <_dtoa_r+0x67c>
 800c390:	07fb      	lsls	r3, r7, #31
 800c392:	d40f      	bmi.n	800c3b4 <_dtoa_r+0x69c>
 800c394:	4648      	mov	r0, r9
 800c396:	4641      	mov	r1, r8
 800c398:	f000 feff 	bl	800d19a <_Bfree>
 800c39c:	2300      	movs	r3, #0
 800c39e:	9803      	ldr	r0, [sp, #12]
 800c3a0:	7033      	strb	r3, [r6, #0]
 800c3a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c3a4:	3001      	adds	r0, #1
 800c3a6:	6018      	str	r0, [r3, #0]
 800c3a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	f43f acea 	beq.w	800bd84 <_dtoa_r+0x6c>
 800c3b0:	601e      	str	r6, [r3, #0]
 800c3b2:	e4e7      	b.n	800bd84 <_dtoa_r+0x6c>
 800c3b4:	9d03      	ldr	r5, [sp, #12]
 800c3b6:	4633      	mov	r3, r6
 800c3b8:	461e      	mov	r6, r3
 800c3ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c3be:	2a39      	cmp	r2, #57	; 0x39
 800c3c0:	d106      	bne.n	800c3d0 <_dtoa_r+0x6b8>
 800c3c2:	9a06      	ldr	r2, [sp, #24]
 800c3c4:	429a      	cmp	r2, r3
 800c3c6:	d1f7      	bne.n	800c3b8 <_dtoa_r+0x6a0>
 800c3c8:	2230      	movs	r2, #48	; 0x30
 800c3ca:	9906      	ldr	r1, [sp, #24]
 800c3cc:	3501      	adds	r5, #1
 800c3ce:	700a      	strb	r2, [r1, #0]
 800c3d0:	781a      	ldrb	r2, [r3, #0]
 800c3d2:	3201      	adds	r2, #1
 800c3d4:	701a      	strb	r2, [r3, #0]
 800c3d6:	e79c      	b.n	800c312 <_dtoa_r+0x5fa>
 800c3d8:	4652      	mov	r2, sl
 800c3da:	465b      	mov	r3, fp
 800c3dc:	f7f4 f87c 	bl	80004d8 <__aeabi_dmul>
 800c3e0:	2200      	movs	r2, #0
 800c3e2:	2300      	movs	r3, #0
 800c3e4:	4604      	mov	r4, r0
 800c3e6:	460d      	mov	r5, r1
 800c3e8:	f7f4 fade 	bl	80009a8 <__aeabi_dcmpeq>
 800c3ec:	2800      	cmp	r0, #0
 800c3ee:	d09f      	beq.n	800c330 <_dtoa_r+0x618>
 800c3f0:	e7d0      	b.n	800c394 <_dtoa_r+0x67c>
 800c3f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c3f4:	2a00      	cmp	r2, #0
 800c3f6:	f000 80cb 	beq.w	800c590 <_dtoa_r+0x878>
 800c3fa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800c3fc:	2a01      	cmp	r2, #1
 800c3fe:	f300 80ae 	bgt.w	800c55e <_dtoa_r+0x846>
 800c402:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c404:	2a00      	cmp	r2, #0
 800c406:	f000 80a6 	beq.w	800c556 <_dtoa_r+0x83e>
 800c40a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c40e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c410:	9e08      	ldr	r6, [sp, #32]
 800c412:	9a08      	ldr	r2, [sp, #32]
 800c414:	2101      	movs	r1, #1
 800c416:	441a      	add	r2, r3
 800c418:	9208      	str	r2, [sp, #32]
 800c41a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c41c:	4648      	mov	r0, r9
 800c41e:	441a      	add	r2, r3
 800c420:	9209      	str	r2, [sp, #36]	; 0x24
 800c422:	f000 ff5b 	bl	800d2dc <__i2b>
 800c426:	4605      	mov	r5, r0
 800c428:	2e00      	cmp	r6, #0
 800c42a:	dd0c      	ble.n	800c446 <_dtoa_r+0x72e>
 800c42c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c42e:	2b00      	cmp	r3, #0
 800c430:	dd09      	ble.n	800c446 <_dtoa_r+0x72e>
 800c432:	42b3      	cmp	r3, r6
 800c434:	bfa8      	it	ge
 800c436:	4633      	movge	r3, r6
 800c438:	9a08      	ldr	r2, [sp, #32]
 800c43a:	1af6      	subs	r6, r6, r3
 800c43c:	1ad2      	subs	r2, r2, r3
 800c43e:	9208      	str	r2, [sp, #32]
 800c440:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c442:	1ad3      	subs	r3, r2, r3
 800c444:	9309      	str	r3, [sp, #36]	; 0x24
 800c446:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c448:	b1f3      	cbz	r3, 800c488 <_dtoa_r+0x770>
 800c44a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	f000 80a3 	beq.w	800c598 <_dtoa_r+0x880>
 800c452:	2c00      	cmp	r4, #0
 800c454:	dd10      	ble.n	800c478 <_dtoa_r+0x760>
 800c456:	4629      	mov	r1, r5
 800c458:	4622      	mov	r2, r4
 800c45a:	4648      	mov	r0, r9
 800c45c:	f000 fff8 	bl	800d450 <__pow5mult>
 800c460:	4642      	mov	r2, r8
 800c462:	4601      	mov	r1, r0
 800c464:	4605      	mov	r5, r0
 800c466:	4648      	mov	r0, r9
 800c468:	f000 ff4e 	bl	800d308 <__multiply>
 800c46c:	4607      	mov	r7, r0
 800c46e:	4641      	mov	r1, r8
 800c470:	4648      	mov	r0, r9
 800c472:	f000 fe92 	bl	800d19a <_Bfree>
 800c476:	46b8      	mov	r8, r7
 800c478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c47a:	1b1a      	subs	r2, r3, r4
 800c47c:	d004      	beq.n	800c488 <_dtoa_r+0x770>
 800c47e:	4641      	mov	r1, r8
 800c480:	4648      	mov	r0, r9
 800c482:	f000 ffe5 	bl	800d450 <__pow5mult>
 800c486:	4680      	mov	r8, r0
 800c488:	2101      	movs	r1, #1
 800c48a:	4648      	mov	r0, r9
 800c48c:	f000 ff26 	bl	800d2dc <__i2b>
 800c490:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c492:	4604      	mov	r4, r0
 800c494:	2b00      	cmp	r3, #0
 800c496:	f340 8085 	ble.w	800c5a4 <_dtoa_r+0x88c>
 800c49a:	461a      	mov	r2, r3
 800c49c:	4601      	mov	r1, r0
 800c49e:	4648      	mov	r0, r9
 800c4a0:	f000 ffd6 	bl	800d450 <__pow5mult>
 800c4a4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c4a6:	4604      	mov	r4, r0
 800c4a8:	2b01      	cmp	r3, #1
 800c4aa:	dd7e      	ble.n	800c5aa <_dtoa_r+0x892>
 800c4ac:	2700      	movs	r7, #0
 800c4ae:	6923      	ldr	r3, [r4, #16]
 800c4b0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c4b4:	6918      	ldr	r0, [r3, #16]
 800c4b6:	f000 fec3 	bl	800d240 <__hi0bits>
 800c4ba:	f1c0 0020 	rsb	r0, r0, #32
 800c4be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4c0:	4418      	add	r0, r3
 800c4c2:	f010 001f 	ands.w	r0, r0, #31
 800c4c6:	f000 808e 	beq.w	800c5e6 <_dtoa_r+0x8ce>
 800c4ca:	f1c0 0320 	rsb	r3, r0, #32
 800c4ce:	2b04      	cmp	r3, #4
 800c4d0:	f340 8087 	ble.w	800c5e2 <_dtoa_r+0x8ca>
 800c4d4:	f1c0 001c 	rsb	r0, r0, #28
 800c4d8:	9b08      	ldr	r3, [sp, #32]
 800c4da:	4406      	add	r6, r0
 800c4dc:	4403      	add	r3, r0
 800c4de:	9308      	str	r3, [sp, #32]
 800c4e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4e2:	4403      	add	r3, r0
 800c4e4:	9309      	str	r3, [sp, #36]	; 0x24
 800c4e6:	9b08      	ldr	r3, [sp, #32]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	dd05      	ble.n	800c4f8 <_dtoa_r+0x7e0>
 800c4ec:	4641      	mov	r1, r8
 800c4ee:	461a      	mov	r2, r3
 800c4f0:	4648      	mov	r0, r9
 800c4f2:	f000 ffed 	bl	800d4d0 <__lshift>
 800c4f6:	4680      	mov	r8, r0
 800c4f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	dd05      	ble.n	800c50a <_dtoa_r+0x7f2>
 800c4fe:	4621      	mov	r1, r4
 800c500:	461a      	mov	r2, r3
 800c502:	4648      	mov	r0, r9
 800c504:	f000 ffe4 	bl	800d4d0 <__lshift>
 800c508:	4604      	mov	r4, r0
 800c50a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d06c      	beq.n	800c5ea <_dtoa_r+0x8d2>
 800c510:	4621      	mov	r1, r4
 800c512:	4640      	mov	r0, r8
 800c514:	f001 f848 	bl	800d5a8 <__mcmp>
 800c518:	2800      	cmp	r0, #0
 800c51a:	da66      	bge.n	800c5ea <_dtoa_r+0x8d2>
 800c51c:	9b03      	ldr	r3, [sp, #12]
 800c51e:	4641      	mov	r1, r8
 800c520:	3b01      	subs	r3, #1
 800c522:	9303      	str	r3, [sp, #12]
 800c524:	220a      	movs	r2, #10
 800c526:	2300      	movs	r3, #0
 800c528:	4648      	mov	r0, r9
 800c52a:	f000 fe3f 	bl	800d1ac <__multadd>
 800c52e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c530:	4680      	mov	r8, r0
 800c532:	2b00      	cmp	r3, #0
 800c534:	f000 819f 	beq.w	800c876 <_dtoa_r+0xb5e>
 800c538:	2300      	movs	r3, #0
 800c53a:	4629      	mov	r1, r5
 800c53c:	220a      	movs	r2, #10
 800c53e:	4648      	mov	r0, r9
 800c540:	f000 fe34 	bl	800d1ac <__multadd>
 800c544:	9b04      	ldr	r3, [sp, #16]
 800c546:	4605      	mov	r5, r0
 800c548:	2b00      	cmp	r3, #0
 800c54a:	f300 8089 	bgt.w	800c660 <_dtoa_r+0x948>
 800c54e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c550:	2b02      	cmp	r3, #2
 800c552:	dc52      	bgt.n	800c5fa <_dtoa_r+0x8e2>
 800c554:	e084      	b.n	800c660 <_dtoa_r+0x948>
 800c556:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800c558:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c55c:	e757      	b.n	800c40e <_dtoa_r+0x6f6>
 800c55e:	9b07      	ldr	r3, [sp, #28]
 800c560:	1e5c      	subs	r4, r3, #1
 800c562:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c564:	42a3      	cmp	r3, r4
 800c566:	bfb7      	itett	lt
 800c568:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c56a:	1b1c      	subge	r4, r3, r4
 800c56c:	1ae2      	sublt	r2, r4, r3
 800c56e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c570:	bfbe      	ittt	lt
 800c572:	940a      	strlt	r4, [sp, #40]	; 0x28
 800c574:	189b      	addlt	r3, r3, r2
 800c576:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c578:	9b07      	ldr	r3, [sp, #28]
 800c57a:	bfb8      	it	lt
 800c57c:	2400      	movlt	r4, #0
 800c57e:	2b00      	cmp	r3, #0
 800c580:	bfb7      	itett	lt
 800c582:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800c586:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800c58a:	1a9e      	sublt	r6, r3, r2
 800c58c:	2300      	movlt	r3, #0
 800c58e:	e740      	b.n	800c412 <_dtoa_r+0x6fa>
 800c590:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c592:	9e08      	ldr	r6, [sp, #32]
 800c594:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800c596:	e747      	b.n	800c428 <_dtoa_r+0x710>
 800c598:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c59a:	e770      	b.n	800c47e <_dtoa_r+0x766>
 800c59c:	3fe00000 	.word	0x3fe00000
 800c5a0:	40240000 	.word	0x40240000
 800c5a4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c5a6:	2b01      	cmp	r3, #1
 800c5a8:	dc17      	bgt.n	800c5da <_dtoa_r+0x8c2>
 800c5aa:	f1ba 0f00 	cmp.w	sl, #0
 800c5ae:	d114      	bne.n	800c5da <_dtoa_r+0x8c2>
 800c5b0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c5b4:	b99b      	cbnz	r3, 800c5de <_dtoa_r+0x8c6>
 800c5b6:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800c5ba:	0d3f      	lsrs	r7, r7, #20
 800c5bc:	053f      	lsls	r7, r7, #20
 800c5be:	b137      	cbz	r7, 800c5ce <_dtoa_r+0x8b6>
 800c5c0:	2701      	movs	r7, #1
 800c5c2:	9b08      	ldr	r3, [sp, #32]
 800c5c4:	3301      	adds	r3, #1
 800c5c6:	9308      	str	r3, [sp, #32]
 800c5c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5ca:	3301      	adds	r3, #1
 800c5cc:	9309      	str	r3, [sp, #36]	; 0x24
 800c5ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	f47f af6c 	bne.w	800c4ae <_dtoa_r+0x796>
 800c5d6:	2001      	movs	r0, #1
 800c5d8:	e771      	b.n	800c4be <_dtoa_r+0x7a6>
 800c5da:	2700      	movs	r7, #0
 800c5dc:	e7f7      	b.n	800c5ce <_dtoa_r+0x8b6>
 800c5de:	4657      	mov	r7, sl
 800c5e0:	e7f5      	b.n	800c5ce <_dtoa_r+0x8b6>
 800c5e2:	d080      	beq.n	800c4e6 <_dtoa_r+0x7ce>
 800c5e4:	4618      	mov	r0, r3
 800c5e6:	301c      	adds	r0, #28
 800c5e8:	e776      	b.n	800c4d8 <_dtoa_r+0x7c0>
 800c5ea:	9b07      	ldr	r3, [sp, #28]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	dc31      	bgt.n	800c654 <_dtoa_r+0x93c>
 800c5f0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c5f2:	2b02      	cmp	r3, #2
 800c5f4:	dd2e      	ble.n	800c654 <_dtoa_r+0x93c>
 800c5f6:	9b07      	ldr	r3, [sp, #28]
 800c5f8:	9304      	str	r3, [sp, #16]
 800c5fa:	9b04      	ldr	r3, [sp, #16]
 800c5fc:	b963      	cbnz	r3, 800c618 <_dtoa_r+0x900>
 800c5fe:	4621      	mov	r1, r4
 800c600:	2205      	movs	r2, #5
 800c602:	4648      	mov	r0, r9
 800c604:	f000 fdd2 	bl	800d1ac <__multadd>
 800c608:	4601      	mov	r1, r0
 800c60a:	4604      	mov	r4, r0
 800c60c:	4640      	mov	r0, r8
 800c60e:	f000 ffcb 	bl	800d5a8 <__mcmp>
 800c612:	2800      	cmp	r0, #0
 800c614:	f73f adc4 	bgt.w	800c1a0 <_dtoa_r+0x488>
 800c618:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c61a:	9e06      	ldr	r6, [sp, #24]
 800c61c:	43db      	mvns	r3, r3
 800c61e:	9303      	str	r3, [sp, #12]
 800c620:	2700      	movs	r7, #0
 800c622:	4621      	mov	r1, r4
 800c624:	4648      	mov	r0, r9
 800c626:	f000 fdb8 	bl	800d19a <_Bfree>
 800c62a:	2d00      	cmp	r5, #0
 800c62c:	f43f aeb2 	beq.w	800c394 <_dtoa_r+0x67c>
 800c630:	b12f      	cbz	r7, 800c63e <_dtoa_r+0x926>
 800c632:	42af      	cmp	r7, r5
 800c634:	d003      	beq.n	800c63e <_dtoa_r+0x926>
 800c636:	4639      	mov	r1, r7
 800c638:	4648      	mov	r0, r9
 800c63a:	f000 fdae 	bl	800d19a <_Bfree>
 800c63e:	4629      	mov	r1, r5
 800c640:	4648      	mov	r0, r9
 800c642:	f000 fdaa 	bl	800d19a <_Bfree>
 800c646:	e6a5      	b.n	800c394 <_dtoa_r+0x67c>
 800c648:	2400      	movs	r4, #0
 800c64a:	4625      	mov	r5, r4
 800c64c:	e7e4      	b.n	800c618 <_dtoa_r+0x900>
 800c64e:	9503      	str	r5, [sp, #12]
 800c650:	4625      	mov	r5, r4
 800c652:	e5a5      	b.n	800c1a0 <_dtoa_r+0x488>
 800c654:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c656:	2b00      	cmp	r3, #0
 800c658:	f000 80c4 	beq.w	800c7e4 <_dtoa_r+0xacc>
 800c65c:	9b07      	ldr	r3, [sp, #28]
 800c65e:	9304      	str	r3, [sp, #16]
 800c660:	2e00      	cmp	r6, #0
 800c662:	dd05      	ble.n	800c670 <_dtoa_r+0x958>
 800c664:	4629      	mov	r1, r5
 800c666:	4632      	mov	r2, r6
 800c668:	4648      	mov	r0, r9
 800c66a:	f000 ff31 	bl	800d4d0 <__lshift>
 800c66e:	4605      	mov	r5, r0
 800c670:	2f00      	cmp	r7, #0
 800c672:	d058      	beq.n	800c726 <_dtoa_r+0xa0e>
 800c674:	4648      	mov	r0, r9
 800c676:	6869      	ldr	r1, [r5, #4]
 800c678:	f000 fd6a 	bl	800d150 <_Balloc>
 800c67c:	4606      	mov	r6, r0
 800c67e:	b920      	cbnz	r0, 800c68a <_dtoa_r+0x972>
 800c680:	4602      	mov	r2, r0
 800c682:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c686:	4b80      	ldr	r3, [pc, #512]	; (800c888 <_dtoa_r+0xb70>)
 800c688:	e47f      	b.n	800bf8a <_dtoa_r+0x272>
 800c68a:	692a      	ldr	r2, [r5, #16]
 800c68c:	f105 010c 	add.w	r1, r5, #12
 800c690:	3202      	adds	r2, #2
 800c692:	0092      	lsls	r2, r2, #2
 800c694:	300c      	adds	r0, #12
 800c696:	f000 fd33 	bl	800d100 <memcpy>
 800c69a:	2201      	movs	r2, #1
 800c69c:	4631      	mov	r1, r6
 800c69e:	4648      	mov	r0, r9
 800c6a0:	f000 ff16 	bl	800d4d0 <__lshift>
 800c6a4:	462f      	mov	r7, r5
 800c6a6:	4605      	mov	r5, r0
 800c6a8:	9b06      	ldr	r3, [sp, #24]
 800c6aa:	9a06      	ldr	r2, [sp, #24]
 800c6ac:	3301      	adds	r3, #1
 800c6ae:	9307      	str	r3, [sp, #28]
 800c6b0:	9b04      	ldr	r3, [sp, #16]
 800c6b2:	4413      	add	r3, r2
 800c6b4:	930a      	str	r3, [sp, #40]	; 0x28
 800c6b6:	f00a 0301 	and.w	r3, sl, #1
 800c6ba:	9309      	str	r3, [sp, #36]	; 0x24
 800c6bc:	9b07      	ldr	r3, [sp, #28]
 800c6be:	4621      	mov	r1, r4
 800c6c0:	4640      	mov	r0, r8
 800c6c2:	f103 3bff 	add.w	fp, r3, #4294967295
 800c6c6:	f7ff fa99 	bl	800bbfc <quorem>
 800c6ca:	4639      	mov	r1, r7
 800c6cc:	9004      	str	r0, [sp, #16]
 800c6ce:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c6d2:	4640      	mov	r0, r8
 800c6d4:	f000 ff68 	bl	800d5a8 <__mcmp>
 800c6d8:	462a      	mov	r2, r5
 800c6da:	9008      	str	r0, [sp, #32]
 800c6dc:	4621      	mov	r1, r4
 800c6de:	4648      	mov	r0, r9
 800c6e0:	f000 ff7e 	bl	800d5e0 <__mdiff>
 800c6e4:	68c2      	ldr	r2, [r0, #12]
 800c6e6:	4606      	mov	r6, r0
 800c6e8:	b9fa      	cbnz	r2, 800c72a <_dtoa_r+0xa12>
 800c6ea:	4601      	mov	r1, r0
 800c6ec:	4640      	mov	r0, r8
 800c6ee:	f000 ff5b 	bl	800d5a8 <__mcmp>
 800c6f2:	4602      	mov	r2, r0
 800c6f4:	4631      	mov	r1, r6
 800c6f6:	4648      	mov	r0, r9
 800c6f8:	920b      	str	r2, [sp, #44]	; 0x2c
 800c6fa:	f000 fd4e 	bl	800d19a <_Bfree>
 800c6fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c700:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c702:	9e07      	ldr	r6, [sp, #28]
 800c704:	ea43 0102 	orr.w	r1, r3, r2
 800c708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c70a:	430b      	orrs	r3, r1
 800c70c:	d10f      	bne.n	800c72e <_dtoa_r+0xa16>
 800c70e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c712:	d028      	beq.n	800c766 <_dtoa_r+0xa4e>
 800c714:	9b08      	ldr	r3, [sp, #32]
 800c716:	2b00      	cmp	r3, #0
 800c718:	dd02      	ble.n	800c720 <_dtoa_r+0xa08>
 800c71a:	9b04      	ldr	r3, [sp, #16]
 800c71c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c720:	f88b a000 	strb.w	sl, [fp]
 800c724:	e77d      	b.n	800c622 <_dtoa_r+0x90a>
 800c726:	4628      	mov	r0, r5
 800c728:	e7bc      	b.n	800c6a4 <_dtoa_r+0x98c>
 800c72a:	2201      	movs	r2, #1
 800c72c:	e7e2      	b.n	800c6f4 <_dtoa_r+0x9dc>
 800c72e:	9b08      	ldr	r3, [sp, #32]
 800c730:	2b00      	cmp	r3, #0
 800c732:	db04      	blt.n	800c73e <_dtoa_r+0xa26>
 800c734:	9920      	ldr	r1, [sp, #128]	; 0x80
 800c736:	430b      	orrs	r3, r1
 800c738:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c73a:	430b      	orrs	r3, r1
 800c73c:	d120      	bne.n	800c780 <_dtoa_r+0xa68>
 800c73e:	2a00      	cmp	r2, #0
 800c740:	ddee      	ble.n	800c720 <_dtoa_r+0xa08>
 800c742:	4641      	mov	r1, r8
 800c744:	2201      	movs	r2, #1
 800c746:	4648      	mov	r0, r9
 800c748:	f000 fec2 	bl	800d4d0 <__lshift>
 800c74c:	4621      	mov	r1, r4
 800c74e:	4680      	mov	r8, r0
 800c750:	f000 ff2a 	bl	800d5a8 <__mcmp>
 800c754:	2800      	cmp	r0, #0
 800c756:	dc03      	bgt.n	800c760 <_dtoa_r+0xa48>
 800c758:	d1e2      	bne.n	800c720 <_dtoa_r+0xa08>
 800c75a:	f01a 0f01 	tst.w	sl, #1
 800c75e:	d0df      	beq.n	800c720 <_dtoa_r+0xa08>
 800c760:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c764:	d1d9      	bne.n	800c71a <_dtoa_r+0xa02>
 800c766:	2339      	movs	r3, #57	; 0x39
 800c768:	f88b 3000 	strb.w	r3, [fp]
 800c76c:	4633      	mov	r3, r6
 800c76e:	461e      	mov	r6, r3
 800c770:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c774:	3b01      	subs	r3, #1
 800c776:	2a39      	cmp	r2, #57	; 0x39
 800c778:	d06a      	beq.n	800c850 <_dtoa_r+0xb38>
 800c77a:	3201      	adds	r2, #1
 800c77c:	701a      	strb	r2, [r3, #0]
 800c77e:	e750      	b.n	800c622 <_dtoa_r+0x90a>
 800c780:	2a00      	cmp	r2, #0
 800c782:	dd07      	ble.n	800c794 <_dtoa_r+0xa7c>
 800c784:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c788:	d0ed      	beq.n	800c766 <_dtoa_r+0xa4e>
 800c78a:	f10a 0301 	add.w	r3, sl, #1
 800c78e:	f88b 3000 	strb.w	r3, [fp]
 800c792:	e746      	b.n	800c622 <_dtoa_r+0x90a>
 800c794:	9b07      	ldr	r3, [sp, #28]
 800c796:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c798:	f803 ac01 	strb.w	sl, [r3, #-1]
 800c79c:	4293      	cmp	r3, r2
 800c79e:	d041      	beq.n	800c824 <_dtoa_r+0xb0c>
 800c7a0:	4641      	mov	r1, r8
 800c7a2:	2300      	movs	r3, #0
 800c7a4:	220a      	movs	r2, #10
 800c7a6:	4648      	mov	r0, r9
 800c7a8:	f000 fd00 	bl	800d1ac <__multadd>
 800c7ac:	42af      	cmp	r7, r5
 800c7ae:	4680      	mov	r8, r0
 800c7b0:	f04f 0300 	mov.w	r3, #0
 800c7b4:	f04f 020a 	mov.w	r2, #10
 800c7b8:	4639      	mov	r1, r7
 800c7ba:	4648      	mov	r0, r9
 800c7bc:	d107      	bne.n	800c7ce <_dtoa_r+0xab6>
 800c7be:	f000 fcf5 	bl	800d1ac <__multadd>
 800c7c2:	4607      	mov	r7, r0
 800c7c4:	4605      	mov	r5, r0
 800c7c6:	9b07      	ldr	r3, [sp, #28]
 800c7c8:	3301      	adds	r3, #1
 800c7ca:	9307      	str	r3, [sp, #28]
 800c7cc:	e776      	b.n	800c6bc <_dtoa_r+0x9a4>
 800c7ce:	f000 fced 	bl	800d1ac <__multadd>
 800c7d2:	4629      	mov	r1, r5
 800c7d4:	4607      	mov	r7, r0
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	220a      	movs	r2, #10
 800c7da:	4648      	mov	r0, r9
 800c7dc:	f000 fce6 	bl	800d1ac <__multadd>
 800c7e0:	4605      	mov	r5, r0
 800c7e2:	e7f0      	b.n	800c7c6 <_dtoa_r+0xaae>
 800c7e4:	9b07      	ldr	r3, [sp, #28]
 800c7e6:	9304      	str	r3, [sp, #16]
 800c7e8:	9e06      	ldr	r6, [sp, #24]
 800c7ea:	4621      	mov	r1, r4
 800c7ec:	4640      	mov	r0, r8
 800c7ee:	f7ff fa05 	bl	800bbfc <quorem>
 800c7f2:	9b06      	ldr	r3, [sp, #24]
 800c7f4:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c7f8:	f806 ab01 	strb.w	sl, [r6], #1
 800c7fc:	1af2      	subs	r2, r6, r3
 800c7fe:	9b04      	ldr	r3, [sp, #16]
 800c800:	4293      	cmp	r3, r2
 800c802:	dd07      	ble.n	800c814 <_dtoa_r+0xafc>
 800c804:	4641      	mov	r1, r8
 800c806:	2300      	movs	r3, #0
 800c808:	220a      	movs	r2, #10
 800c80a:	4648      	mov	r0, r9
 800c80c:	f000 fcce 	bl	800d1ac <__multadd>
 800c810:	4680      	mov	r8, r0
 800c812:	e7ea      	b.n	800c7ea <_dtoa_r+0xad2>
 800c814:	9b04      	ldr	r3, [sp, #16]
 800c816:	2700      	movs	r7, #0
 800c818:	2b00      	cmp	r3, #0
 800c81a:	bfcc      	ite	gt
 800c81c:	461e      	movgt	r6, r3
 800c81e:	2601      	movle	r6, #1
 800c820:	9b06      	ldr	r3, [sp, #24]
 800c822:	441e      	add	r6, r3
 800c824:	4641      	mov	r1, r8
 800c826:	2201      	movs	r2, #1
 800c828:	4648      	mov	r0, r9
 800c82a:	f000 fe51 	bl	800d4d0 <__lshift>
 800c82e:	4621      	mov	r1, r4
 800c830:	4680      	mov	r8, r0
 800c832:	f000 feb9 	bl	800d5a8 <__mcmp>
 800c836:	2800      	cmp	r0, #0
 800c838:	dc98      	bgt.n	800c76c <_dtoa_r+0xa54>
 800c83a:	d102      	bne.n	800c842 <_dtoa_r+0xb2a>
 800c83c:	f01a 0f01 	tst.w	sl, #1
 800c840:	d194      	bne.n	800c76c <_dtoa_r+0xa54>
 800c842:	4633      	mov	r3, r6
 800c844:	461e      	mov	r6, r3
 800c846:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c84a:	2a30      	cmp	r2, #48	; 0x30
 800c84c:	d0fa      	beq.n	800c844 <_dtoa_r+0xb2c>
 800c84e:	e6e8      	b.n	800c622 <_dtoa_r+0x90a>
 800c850:	9a06      	ldr	r2, [sp, #24]
 800c852:	429a      	cmp	r2, r3
 800c854:	d18b      	bne.n	800c76e <_dtoa_r+0xa56>
 800c856:	9b03      	ldr	r3, [sp, #12]
 800c858:	3301      	adds	r3, #1
 800c85a:	9303      	str	r3, [sp, #12]
 800c85c:	2331      	movs	r3, #49	; 0x31
 800c85e:	7013      	strb	r3, [r2, #0]
 800c860:	e6df      	b.n	800c622 <_dtoa_r+0x90a>
 800c862:	4b0a      	ldr	r3, [pc, #40]	; (800c88c <_dtoa_r+0xb74>)
 800c864:	f7ff baaa 	b.w	800bdbc <_dtoa_r+0xa4>
 800c868:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	f47f aa8e 	bne.w	800bd8c <_dtoa_r+0x74>
 800c870:	4b07      	ldr	r3, [pc, #28]	; (800c890 <_dtoa_r+0xb78>)
 800c872:	f7ff baa3 	b.w	800bdbc <_dtoa_r+0xa4>
 800c876:	9b04      	ldr	r3, [sp, #16]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	dcb5      	bgt.n	800c7e8 <_dtoa_r+0xad0>
 800c87c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800c87e:	2b02      	cmp	r3, #2
 800c880:	f73f aebb 	bgt.w	800c5fa <_dtoa_r+0x8e2>
 800c884:	e7b0      	b.n	800c7e8 <_dtoa_r+0xad0>
 800c886:	bf00      	nop
 800c888:	08010725 	.word	0x08010725
 800c88c:	080106d6 	.word	0x080106d6
 800c890:	0801071c 	.word	0x0801071c

0800c894 <__sflush_r>:
 800c894:	898b      	ldrh	r3, [r1, #12]
 800c896:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c89a:	4605      	mov	r5, r0
 800c89c:	0718      	lsls	r0, r3, #28
 800c89e:	460c      	mov	r4, r1
 800c8a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c8a4:	d45f      	bmi.n	800c966 <__sflush_r+0xd2>
 800c8a6:	684b      	ldr	r3, [r1, #4]
 800c8a8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c8ac:	2b00      	cmp	r3, #0
 800c8ae:	818a      	strh	r2, [r1, #12]
 800c8b0:	dc05      	bgt.n	800c8be <__sflush_r+0x2a>
 800c8b2:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	dc02      	bgt.n	800c8be <__sflush_r+0x2a>
 800c8b8:	2000      	movs	r0, #0
 800c8ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c8be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c8c0:	2e00      	cmp	r6, #0
 800c8c2:	d0f9      	beq.n	800c8b8 <__sflush_r+0x24>
 800c8c4:	2300      	movs	r3, #0
 800c8c6:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c8ca:	682f      	ldr	r7, [r5, #0]
 800c8cc:	602b      	str	r3, [r5, #0]
 800c8ce:	d036      	beq.n	800c93e <__sflush_r+0xaa>
 800c8d0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800c8d2:	89a3      	ldrh	r3, [r4, #12]
 800c8d4:	075a      	lsls	r2, r3, #29
 800c8d6:	d505      	bpl.n	800c8e4 <__sflush_r+0x50>
 800c8d8:	6863      	ldr	r3, [r4, #4]
 800c8da:	1ac0      	subs	r0, r0, r3
 800c8dc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800c8de:	b10b      	cbz	r3, 800c8e4 <__sflush_r+0x50>
 800c8e0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c8e2:	1ac0      	subs	r0, r0, r3
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	4602      	mov	r2, r0
 800c8e8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c8ea:	4628      	mov	r0, r5
 800c8ec:	69e1      	ldr	r1, [r4, #28]
 800c8ee:	47b0      	blx	r6
 800c8f0:	1c43      	adds	r3, r0, #1
 800c8f2:	89a3      	ldrh	r3, [r4, #12]
 800c8f4:	d106      	bne.n	800c904 <__sflush_r+0x70>
 800c8f6:	6829      	ldr	r1, [r5, #0]
 800c8f8:	291d      	cmp	r1, #29
 800c8fa:	d830      	bhi.n	800c95e <__sflush_r+0xca>
 800c8fc:	4a2b      	ldr	r2, [pc, #172]	; (800c9ac <__sflush_r+0x118>)
 800c8fe:	40ca      	lsrs	r2, r1
 800c900:	07d6      	lsls	r6, r2, #31
 800c902:	d52c      	bpl.n	800c95e <__sflush_r+0xca>
 800c904:	2200      	movs	r2, #0
 800c906:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c90a:	b21b      	sxth	r3, r3
 800c90c:	6062      	str	r2, [r4, #4]
 800c90e:	6922      	ldr	r2, [r4, #16]
 800c910:	04d9      	lsls	r1, r3, #19
 800c912:	81a3      	strh	r3, [r4, #12]
 800c914:	6022      	str	r2, [r4, #0]
 800c916:	d504      	bpl.n	800c922 <__sflush_r+0x8e>
 800c918:	1c42      	adds	r2, r0, #1
 800c91a:	d101      	bne.n	800c920 <__sflush_r+0x8c>
 800c91c:	682b      	ldr	r3, [r5, #0]
 800c91e:	b903      	cbnz	r3, 800c922 <__sflush_r+0x8e>
 800c920:	6520      	str	r0, [r4, #80]	; 0x50
 800c922:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800c924:	602f      	str	r7, [r5, #0]
 800c926:	2900      	cmp	r1, #0
 800c928:	d0c6      	beq.n	800c8b8 <__sflush_r+0x24>
 800c92a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800c92e:	4299      	cmp	r1, r3
 800c930:	d002      	beq.n	800c938 <__sflush_r+0xa4>
 800c932:	4628      	mov	r0, r5
 800c934:	f000 f938 	bl	800cba8 <_free_r>
 800c938:	2000      	movs	r0, #0
 800c93a:	6320      	str	r0, [r4, #48]	; 0x30
 800c93c:	e7bd      	b.n	800c8ba <__sflush_r+0x26>
 800c93e:	69e1      	ldr	r1, [r4, #28]
 800c940:	2301      	movs	r3, #1
 800c942:	4628      	mov	r0, r5
 800c944:	47b0      	blx	r6
 800c946:	1c41      	adds	r1, r0, #1
 800c948:	d1c3      	bne.n	800c8d2 <__sflush_r+0x3e>
 800c94a:	682b      	ldr	r3, [r5, #0]
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d0c0      	beq.n	800c8d2 <__sflush_r+0x3e>
 800c950:	2b1d      	cmp	r3, #29
 800c952:	d001      	beq.n	800c958 <__sflush_r+0xc4>
 800c954:	2b16      	cmp	r3, #22
 800c956:	d101      	bne.n	800c95c <__sflush_r+0xc8>
 800c958:	602f      	str	r7, [r5, #0]
 800c95a:	e7ad      	b.n	800c8b8 <__sflush_r+0x24>
 800c95c:	89a3      	ldrh	r3, [r4, #12]
 800c95e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c962:	81a3      	strh	r3, [r4, #12]
 800c964:	e7a9      	b.n	800c8ba <__sflush_r+0x26>
 800c966:	690f      	ldr	r7, [r1, #16]
 800c968:	2f00      	cmp	r7, #0
 800c96a:	d0a5      	beq.n	800c8b8 <__sflush_r+0x24>
 800c96c:	079b      	lsls	r3, r3, #30
 800c96e:	bf18      	it	ne
 800c970:	2300      	movne	r3, #0
 800c972:	680e      	ldr	r6, [r1, #0]
 800c974:	bf08      	it	eq
 800c976:	694b      	ldreq	r3, [r1, #20]
 800c978:	eba6 0807 	sub.w	r8, r6, r7
 800c97c:	600f      	str	r7, [r1, #0]
 800c97e:	608b      	str	r3, [r1, #8]
 800c980:	f1b8 0f00 	cmp.w	r8, #0
 800c984:	dd98      	ble.n	800c8b8 <__sflush_r+0x24>
 800c986:	4643      	mov	r3, r8
 800c988:	463a      	mov	r2, r7
 800c98a:	4628      	mov	r0, r5
 800c98c:	69e1      	ldr	r1, [r4, #28]
 800c98e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c990:	47b0      	blx	r6
 800c992:	2800      	cmp	r0, #0
 800c994:	dc06      	bgt.n	800c9a4 <__sflush_r+0x110>
 800c996:	89a3      	ldrh	r3, [r4, #12]
 800c998:	f04f 30ff 	mov.w	r0, #4294967295
 800c99c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c9a0:	81a3      	strh	r3, [r4, #12]
 800c9a2:	e78a      	b.n	800c8ba <__sflush_r+0x26>
 800c9a4:	4407      	add	r7, r0
 800c9a6:	eba8 0800 	sub.w	r8, r8, r0
 800c9aa:	e7e9      	b.n	800c980 <__sflush_r+0xec>
 800c9ac:	20400001 	.word	0x20400001

0800c9b0 <_fflush_r>:
 800c9b0:	b538      	push	{r3, r4, r5, lr}
 800c9b2:	460c      	mov	r4, r1
 800c9b4:	4605      	mov	r5, r0
 800c9b6:	b118      	cbz	r0, 800c9c0 <_fflush_r+0x10>
 800c9b8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800c9ba:	b90b      	cbnz	r3, 800c9c0 <_fflush_r+0x10>
 800c9bc:	f000 f864 	bl	800ca88 <__sinit>
 800c9c0:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800c9c4:	b1b8      	cbz	r0, 800c9f6 <_fflush_r+0x46>
 800c9c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c9c8:	07db      	lsls	r3, r3, #31
 800c9ca:	d404      	bmi.n	800c9d6 <_fflush_r+0x26>
 800c9cc:	0581      	lsls	r1, r0, #22
 800c9ce:	d402      	bmi.n	800c9d6 <_fflush_r+0x26>
 800c9d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c9d2:	f000 fb19 	bl	800d008 <__retarget_lock_acquire_recursive>
 800c9d6:	4628      	mov	r0, r5
 800c9d8:	4621      	mov	r1, r4
 800c9da:	f7ff ff5b 	bl	800c894 <__sflush_r>
 800c9de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c9e0:	4605      	mov	r5, r0
 800c9e2:	07da      	lsls	r2, r3, #31
 800c9e4:	d405      	bmi.n	800c9f2 <_fflush_r+0x42>
 800c9e6:	89a3      	ldrh	r3, [r4, #12]
 800c9e8:	059b      	lsls	r3, r3, #22
 800c9ea:	d402      	bmi.n	800c9f2 <_fflush_r+0x42>
 800c9ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c9ee:	f000 fb0c 	bl	800d00a <__retarget_lock_release_recursive>
 800c9f2:	4628      	mov	r0, r5
 800c9f4:	bd38      	pop	{r3, r4, r5, pc}
 800c9f6:	4605      	mov	r5, r0
 800c9f8:	e7fb      	b.n	800c9f2 <_fflush_r+0x42>
	...

0800c9fc <std>:
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	b510      	push	{r4, lr}
 800ca00:	4604      	mov	r4, r0
 800ca02:	e9c0 3300 	strd	r3, r3, [r0]
 800ca06:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ca0a:	6083      	str	r3, [r0, #8]
 800ca0c:	8181      	strh	r1, [r0, #12]
 800ca0e:	6643      	str	r3, [r0, #100]	; 0x64
 800ca10:	81c2      	strh	r2, [r0, #14]
 800ca12:	6183      	str	r3, [r0, #24]
 800ca14:	4619      	mov	r1, r3
 800ca16:	2208      	movs	r2, #8
 800ca18:	305c      	adds	r0, #92	; 0x5c
 800ca1a:	f7fc fb0b 	bl	8009034 <memset>
 800ca1e:	4b07      	ldr	r3, [pc, #28]	; (800ca3c <std+0x40>)
 800ca20:	61e4      	str	r4, [r4, #28]
 800ca22:	6223      	str	r3, [r4, #32]
 800ca24:	4b06      	ldr	r3, [pc, #24]	; (800ca40 <std+0x44>)
 800ca26:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ca2a:	6263      	str	r3, [r4, #36]	; 0x24
 800ca2c:	4b05      	ldr	r3, [pc, #20]	; (800ca44 <std+0x48>)
 800ca2e:	62a3      	str	r3, [r4, #40]	; 0x28
 800ca30:	4b05      	ldr	r3, [pc, #20]	; (800ca48 <std+0x4c>)
 800ca32:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ca34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca38:	f000 bae4 	b.w	800d004 <__retarget_lock_init_recursive>
 800ca3c:	0800db75 	.word	0x0800db75
 800ca40:	0800db97 	.word	0x0800db97
 800ca44:	0800dbcf 	.word	0x0800dbcf
 800ca48:	0800dbf3 	.word	0x0800dbf3

0800ca4c <_cleanup_r>:
 800ca4c:	4901      	ldr	r1, [pc, #4]	; (800ca54 <_cleanup_r+0x8>)
 800ca4e:	f000 bab5 	b.w	800cfbc <_fwalk_reent>
 800ca52:	bf00      	nop
 800ca54:	0800e8ed 	.word	0x0800e8ed

0800ca58 <__sfp_lock_acquire>:
 800ca58:	4801      	ldr	r0, [pc, #4]	; (800ca60 <__sfp_lock_acquire+0x8>)
 800ca5a:	f000 bad5 	b.w	800d008 <__retarget_lock_acquire_recursive>
 800ca5e:	bf00      	nop
 800ca60:	200010f4 	.word	0x200010f4

0800ca64 <__sfp_lock_release>:
 800ca64:	4801      	ldr	r0, [pc, #4]	; (800ca6c <__sfp_lock_release+0x8>)
 800ca66:	f000 bad0 	b.w	800d00a <__retarget_lock_release_recursive>
 800ca6a:	bf00      	nop
 800ca6c:	200010f4 	.word	0x200010f4

0800ca70 <__sinit_lock_acquire>:
 800ca70:	4801      	ldr	r0, [pc, #4]	; (800ca78 <__sinit_lock_acquire+0x8>)
 800ca72:	f000 bac9 	b.w	800d008 <__retarget_lock_acquire_recursive>
 800ca76:	bf00      	nop
 800ca78:	200010ef 	.word	0x200010ef

0800ca7c <__sinit_lock_release>:
 800ca7c:	4801      	ldr	r0, [pc, #4]	; (800ca84 <__sinit_lock_release+0x8>)
 800ca7e:	f000 bac4 	b.w	800d00a <__retarget_lock_release_recursive>
 800ca82:	bf00      	nop
 800ca84:	200010ef 	.word	0x200010ef

0800ca88 <__sinit>:
 800ca88:	b510      	push	{r4, lr}
 800ca8a:	4604      	mov	r4, r0
 800ca8c:	f7ff fff0 	bl	800ca70 <__sinit_lock_acquire>
 800ca90:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800ca92:	b11a      	cbz	r2, 800ca9c <__sinit+0x14>
 800ca94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca98:	f7ff bff0 	b.w	800ca7c <__sinit_lock_release>
 800ca9c:	4b0d      	ldr	r3, [pc, #52]	; (800cad4 <__sinit+0x4c>)
 800ca9e:	2104      	movs	r1, #4
 800caa0:	63e3      	str	r3, [r4, #60]	; 0x3c
 800caa2:	2303      	movs	r3, #3
 800caa4:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 800caa8:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800caac:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 800cab0:	6860      	ldr	r0, [r4, #4]
 800cab2:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 800cab6:	f7ff ffa1 	bl	800c9fc <std>
 800caba:	2201      	movs	r2, #1
 800cabc:	2109      	movs	r1, #9
 800cabe:	68a0      	ldr	r0, [r4, #8]
 800cac0:	f7ff ff9c 	bl	800c9fc <std>
 800cac4:	2202      	movs	r2, #2
 800cac6:	2112      	movs	r1, #18
 800cac8:	68e0      	ldr	r0, [r4, #12]
 800caca:	f7ff ff97 	bl	800c9fc <std>
 800cace:	2301      	movs	r3, #1
 800cad0:	63a3      	str	r3, [r4, #56]	; 0x38
 800cad2:	e7df      	b.n	800ca94 <__sinit+0xc>
 800cad4:	0800ca4d 	.word	0x0800ca4d

0800cad8 <__libc_fini_array>:
 800cad8:	b538      	push	{r3, r4, r5, lr}
 800cada:	4d07      	ldr	r5, [pc, #28]	; (800caf8 <__libc_fini_array+0x20>)
 800cadc:	4c07      	ldr	r4, [pc, #28]	; (800cafc <__libc_fini_array+0x24>)
 800cade:	1b64      	subs	r4, r4, r5
 800cae0:	10a4      	asrs	r4, r4, #2
 800cae2:	b91c      	cbnz	r4, 800caec <__libc_fini_array+0x14>
 800cae4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cae8:	f003 b91a 	b.w	800fd20 <_fini>
 800caec:	3c01      	subs	r4, #1
 800caee:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800caf2:	4798      	blx	r3
 800caf4:	e7f5      	b.n	800cae2 <__libc_fini_array+0xa>
 800caf6:	bf00      	nop
 800caf8:	08010ab0 	.word	0x08010ab0
 800cafc:	08010ab4 	.word	0x08010ab4

0800cb00 <_malloc_trim_r>:
 800cb00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb04:	4606      	mov	r6, r0
 800cb06:	2008      	movs	r0, #8
 800cb08:	460c      	mov	r4, r1
 800cb0a:	f7fd fd67 	bl	800a5dc <sysconf>
 800cb0e:	4680      	mov	r8, r0
 800cb10:	4f22      	ldr	r7, [pc, #136]	; (800cb9c <_malloc_trim_r+0x9c>)
 800cb12:	4630      	mov	r0, r6
 800cb14:	f7fc fa96 	bl	8009044 <__malloc_lock>
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	685d      	ldr	r5, [r3, #4]
 800cb1c:	f025 0503 	bic.w	r5, r5, #3
 800cb20:	1b2c      	subs	r4, r5, r4
 800cb22:	3c11      	subs	r4, #17
 800cb24:	4444      	add	r4, r8
 800cb26:	fbb4 f4f8 	udiv	r4, r4, r8
 800cb2a:	3c01      	subs	r4, #1
 800cb2c:	fb08 f404 	mul.w	r4, r8, r4
 800cb30:	45a0      	cmp	r8, r4
 800cb32:	dd05      	ble.n	800cb40 <_malloc_trim_r+0x40>
 800cb34:	4630      	mov	r0, r6
 800cb36:	f7fc fa8b 	bl	8009050 <__malloc_unlock>
 800cb3a:	2000      	movs	r0, #0
 800cb3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cb40:	2100      	movs	r1, #0
 800cb42:	4630      	mov	r0, r6
 800cb44:	f7f6 fb38 	bl	80031b8 <_sbrk_r>
 800cb48:	68bb      	ldr	r3, [r7, #8]
 800cb4a:	442b      	add	r3, r5
 800cb4c:	4298      	cmp	r0, r3
 800cb4e:	d1f1      	bne.n	800cb34 <_malloc_trim_r+0x34>
 800cb50:	4630      	mov	r0, r6
 800cb52:	4261      	negs	r1, r4
 800cb54:	f7f6 fb30 	bl	80031b8 <_sbrk_r>
 800cb58:	3001      	adds	r0, #1
 800cb5a:	d110      	bne.n	800cb7e <_malloc_trim_r+0x7e>
 800cb5c:	2100      	movs	r1, #0
 800cb5e:	4630      	mov	r0, r6
 800cb60:	f7f6 fb2a 	bl	80031b8 <_sbrk_r>
 800cb64:	68ba      	ldr	r2, [r7, #8]
 800cb66:	1a83      	subs	r3, r0, r2
 800cb68:	2b0f      	cmp	r3, #15
 800cb6a:	dde3      	ble.n	800cb34 <_malloc_trim_r+0x34>
 800cb6c:	490c      	ldr	r1, [pc, #48]	; (800cba0 <_malloc_trim_r+0xa0>)
 800cb6e:	f043 0301 	orr.w	r3, r3, #1
 800cb72:	6809      	ldr	r1, [r1, #0]
 800cb74:	6053      	str	r3, [r2, #4]
 800cb76:	1a40      	subs	r0, r0, r1
 800cb78:	490a      	ldr	r1, [pc, #40]	; (800cba4 <_malloc_trim_r+0xa4>)
 800cb7a:	6008      	str	r0, [r1, #0]
 800cb7c:	e7da      	b.n	800cb34 <_malloc_trim_r+0x34>
 800cb7e:	68bb      	ldr	r3, [r7, #8]
 800cb80:	4a08      	ldr	r2, [pc, #32]	; (800cba4 <_malloc_trim_r+0xa4>)
 800cb82:	1b2d      	subs	r5, r5, r4
 800cb84:	f045 0501 	orr.w	r5, r5, #1
 800cb88:	605d      	str	r5, [r3, #4]
 800cb8a:	6813      	ldr	r3, [r2, #0]
 800cb8c:	4630      	mov	r0, r6
 800cb8e:	1b1c      	subs	r4, r3, r4
 800cb90:	6014      	str	r4, [r2, #0]
 800cb92:	f7fc fa5d 	bl	8009050 <__malloc_unlock>
 800cb96:	2001      	movs	r0, #1
 800cb98:	e7d0      	b.n	800cb3c <_malloc_trim_r+0x3c>
 800cb9a:	bf00      	nop
 800cb9c:	20000490 	.word	0x20000490
 800cba0:	20000898 	.word	0x20000898
 800cba4:	20001000 	.word	0x20001000

0800cba8 <_free_r>:
 800cba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbaa:	4605      	mov	r5, r0
 800cbac:	460f      	mov	r7, r1
 800cbae:	2900      	cmp	r1, #0
 800cbb0:	f000 80b1 	beq.w	800cd16 <_free_r+0x16e>
 800cbb4:	f7fc fa46 	bl	8009044 <__malloc_lock>
 800cbb8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800cbbc:	4856      	ldr	r0, [pc, #344]	; (800cd18 <_free_r+0x170>)
 800cbbe:	f022 0401 	bic.w	r4, r2, #1
 800cbc2:	f1a7 0308 	sub.w	r3, r7, #8
 800cbc6:	eb03 0c04 	add.w	ip, r3, r4
 800cbca:	6881      	ldr	r1, [r0, #8]
 800cbcc:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800cbd0:	4561      	cmp	r1, ip
 800cbd2:	f026 0603 	bic.w	r6, r6, #3
 800cbd6:	f002 0201 	and.w	r2, r2, #1
 800cbda:	d11b      	bne.n	800cc14 <_free_r+0x6c>
 800cbdc:	4434      	add	r4, r6
 800cbde:	b93a      	cbnz	r2, 800cbf0 <_free_r+0x48>
 800cbe0:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800cbe4:	1a9b      	subs	r3, r3, r2
 800cbe6:	4414      	add	r4, r2
 800cbe8:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800cbec:	60ca      	str	r2, [r1, #12]
 800cbee:	6091      	str	r1, [r2, #8]
 800cbf0:	f044 0201 	orr.w	r2, r4, #1
 800cbf4:	605a      	str	r2, [r3, #4]
 800cbf6:	6083      	str	r3, [r0, #8]
 800cbf8:	4b48      	ldr	r3, [pc, #288]	; (800cd1c <_free_r+0x174>)
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	42a3      	cmp	r3, r4
 800cbfe:	d804      	bhi.n	800cc0a <_free_r+0x62>
 800cc00:	4b47      	ldr	r3, [pc, #284]	; (800cd20 <_free_r+0x178>)
 800cc02:	4628      	mov	r0, r5
 800cc04:	6819      	ldr	r1, [r3, #0]
 800cc06:	f7ff ff7b 	bl	800cb00 <_malloc_trim_r>
 800cc0a:	4628      	mov	r0, r5
 800cc0c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800cc10:	f7fc ba1e 	b.w	8009050 <__malloc_unlock>
 800cc14:	f8cc 6004 	str.w	r6, [ip, #4]
 800cc18:	2a00      	cmp	r2, #0
 800cc1a:	d138      	bne.n	800cc8e <_free_r+0xe6>
 800cc1c:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800cc20:	f100 0708 	add.w	r7, r0, #8
 800cc24:	1a5b      	subs	r3, r3, r1
 800cc26:	440c      	add	r4, r1
 800cc28:	6899      	ldr	r1, [r3, #8]
 800cc2a:	42b9      	cmp	r1, r7
 800cc2c:	d031      	beq.n	800cc92 <_free_r+0xea>
 800cc2e:	68df      	ldr	r7, [r3, #12]
 800cc30:	60cf      	str	r7, [r1, #12]
 800cc32:	60b9      	str	r1, [r7, #8]
 800cc34:	eb0c 0106 	add.w	r1, ip, r6
 800cc38:	6849      	ldr	r1, [r1, #4]
 800cc3a:	07c9      	lsls	r1, r1, #31
 800cc3c:	d40b      	bmi.n	800cc56 <_free_r+0xae>
 800cc3e:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800cc42:	4434      	add	r4, r6
 800cc44:	bb3a      	cbnz	r2, 800cc96 <_free_r+0xee>
 800cc46:	4e37      	ldr	r6, [pc, #220]	; (800cd24 <_free_r+0x17c>)
 800cc48:	42b1      	cmp	r1, r6
 800cc4a:	d124      	bne.n	800cc96 <_free_r+0xee>
 800cc4c:	2201      	movs	r2, #1
 800cc4e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cc52:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800cc56:	f044 0101 	orr.w	r1, r4, #1
 800cc5a:	6059      	str	r1, [r3, #4]
 800cc5c:	511c      	str	r4, [r3, r4]
 800cc5e:	2a00      	cmp	r2, #0
 800cc60:	d1d3      	bne.n	800cc0a <_free_r+0x62>
 800cc62:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 800cc66:	d21b      	bcs.n	800cca0 <_free_r+0xf8>
 800cc68:	0961      	lsrs	r1, r4, #5
 800cc6a:	08e2      	lsrs	r2, r4, #3
 800cc6c:	2401      	movs	r4, #1
 800cc6e:	408c      	lsls	r4, r1
 800cc70:	6841      	ldr	r1, [r0, #4]
 800cc72:	3201      	adds	r2, #1
 800cc74:	430c      	orrs	r4, r1
 800cc76:	6044      	str	r4, [r0, #4]
 800cc78:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 800cc7c:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 800cc80:	3908      	subs	r1, #8
 800cc82:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800cc86:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 800cc8a:	60e3      	str	r3, [r4, #12]
 800cc8c:	e7bd      	b.n	800cc0a <_free_r+0x62>
 800cc8e:	2200      	movs	r2, #0
 800cc90:	e7d0      	b.n	800cc34 <_free_r+0x8c>
 800cc92:	2201      	movs	r2, #1
 800cc94:	e7ce      	b.n	800cc34 <_free_r+0x8c>
 800cc96:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800cc9a:	60ce      	str	r6, [r1, #12]
 800cc9c:	60b1      	str	r1, [r6, #8]
 800cc9e:	e7da      	b.n	800cc56 <_free_r+0xae>
 800cca0:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 800cca4:	ea4f 2254 	mov.w	r2, r4, lsr #9
 800cca8:	d214      	bcs.n	800ccd4 <_free_r+0x12c>
 800ccaa:	09a2      	lsrs	r2, r4, #6
 800ccac:	3238      	adds	r2, #56	; 0x38
 800ccae:	1c51      	adds	r1, r2, #1
 800ccb0:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 800ccb4:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 800ccb8:	428e      	cmp	r6, r1
 800ccba:	d125      	bne.n	800cd08 <_free_r+0x160>
 800ccbc:	2401      	movs	r4, #1
 800ccbe:	1092      	asrs	r2, r2, #2
 800ccc0:	fa04 f202 	lsl.w	r2, r4, r2
 800ccc4:	6844      	ldr	r4, [r0, #4]
 800ccc6:	4322      	orrs	r2, r4
 800ccc8:	6042      	str	r2, [r0, #4]
 800ccca:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800ccce:	60b3      	str	r3, [r6, #8]
 800ccd0:	60cb      	str	r3, [r1, #12]
 800ccd2:	e79a      	b.n	800cc0a <_free_r+0x62>
 800ccd4:	2a14      	cmp	r2, #20
 800ccd6:	d801      	bhi.n	800ccdc <_free_r+0x134>
 800ccd8:	325b      	adds	r2, #91	; 0x5b
 800ccda:	e7e8      	b.n	800ccae <_free_r+0x106>
 800ccdc:	2a54      	cmp	r2, #84	; 0x54
 800ccde:	d802      	bhi.n	800cce6 <_free_r+0x13e>
 800cce0:	0b22      	lsrs	r2, r4, #12
 800cce2:	326e      	adds	r2, #110	; 0x6e
 800cce4:	e7e3      	b.n	800ccae <_free_r+0x106>
 800cce6:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800ccea:	d802      	bhi.n	800ccf2 <_free_r+0x14a>
 800ccec:	0be2      	lsrs	r2, r4, #15
 800ccee:	3277      	adds	r2, #119	; 0x77
 800ccf0:	e7dd      	b.n	800ccae <_free_r+0x106>
 800ccf2:	f240 5154 	movw	r1, #1364	; 0x554
 800ccf6:	428a      	cmp	r2, r1
 800ccf8:	bf96      	itet	ls
 800ccfa:	0ca2      	lsrls	r2, r4, #18
 800ccfc:	227e      	movhi	r2, #126	; 0x7e
 800ccfe:	327c      	addls	r2, #124	; 0x7c
 800cd00:	e7d5      	b.n	800ccae <_free_r+0x106>
 800cd02:	6889      	ldr	r1, [r1, #8]
 800cd04:	428e      	cmp	r6, r1
 800cd06:	d004      	beq.n	800cd12 <_free_r+0x16a>
 800cd08:	684a      	ldr	r2, [r1, #4]
 800cd0a:	f022 0203 	bic.w	r2, r2, #3
 800cd0e:	42a2      	cmp	r2, r4
 800cd10:	d8f7      	bhi.n	800cd02 <_free_r+0x15a>
 800cd12:	68ce      	ldr	r6, [r1, #12]
 800cd14:	e7d9      	b.n	800ccca <_free_r+0x122>
 800cd16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd18:	20000490 	.word	0x20000490
 800cd1c:	2000089c 	.word	0x2000089c
 800cd20:	20001030 	.word	0x20001030
 800cd24:	20000498 	.word	0x20000498

0800cd28 <__sfvwrite_r>:
 800cd28:	6893      	ldr	r3, [r2, #8]
 800cd2a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd2e:	4606      	mov	r6, r0
 800cd30:	460c      	mov	r4, r1
 800cd32:	4690      	mov	r8, r2
 800cd34:	b91b      	cbnz	r3, 800cd3e <__sfvwrite_r+0x16>
 800cd36:	2000      	movs	r0, #0
 800cd38:	b003      	add	sp, #12
 800cd3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd3e:	898b      	ldrh	r3, [r1, #12]
 800cd40:	0718      	lsls	r0, r3, #28
 800cd42:	d550      	bpl.n	800cde6 <__sfvwrite_r+0xbe>
 800cd44:	690b      	ldr	r3, [r1, #16]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d04d      	beq.n	800cde6 <__sfvwrite_r+0xbe>
 800cd4a:	89a3      	ldrh	r3, [r4, #12]
 800cd4c:	f8d8 7000 	ldr.w	r7, [r8]
 800cd50:	f013 0902 	ands.w	r9, r3, #2
 800cd54:	d16c      	bne.n	800ce30 <__sfvwrite_r+0x108>
 800cd56:	f013 0301 	ands.w	r3, r3, #1
 800cd5a:	f000 809c 	beq.w	800ce96 <__sfvwrite_r+0x16e>
 800cd5e:	4648      	mov	r0, r9
 800cd60:	46ca      	mov	sl, r9
 800cd62:	46cb      	mov	fp, r9
 800cd64:	f1bb 0f00 	cmp.w	fp, #0
 800cd68:	f000 8103 	beq.w	800cf72 <__sfvwrite_r+0x24a>
 800cd6c:	b950      	cbnz	r0, 800cd84 <__sfvwrite_r+0x5c>
 800cd6e:	465a      	mov	r2, fp
 800cd70:	210a      	movs	r1, #10
 800cd72:	4650      	mov	r0, sl
 800cd74:	f000 f9b6 	bl	800d0e4 <memchr>
 800cd78:	2800      	cmp	r0, #0
 800cd7a:	f000 80ff 	beq.w	800cf7c <__sfvwrite_r+0x254>
 800cd7e:	3001      	adds	r0, #1
 800cd80:	eba0 090a 	sub.w	r9, r0, sl
 800cd84:	6820      	ldr	r0, [r4, #0]
 800cd86:	6921      	ldr	r1, [r4, #16]
 800cd88:	45d9      	cmp	r9, fp
 800cd8a:	464a      	mov	r2, r9
 800cd8c:	bf28      	it	cs
 800cd8e:	465a      	movcs	r2, fp
 800cd90:	4288      	cmp	r0, r1
 800cd92:	6963      	ldr	r3, [r4, #20]
 800cd94:	f240 80f5 	bls.w	800cf82 <__sfvwrite_r+0x25a>
 800cd98:	68a5      	ldr	r5, [r4, #8]
 800cd9a:	441d      	add	r5, r3
 800cd9c:	42aa      	cmp	r2, r5
 800cd9e:	f340 80f0 	ble.w	800cf82 <__sfvwrite_r+0x25a>
 800cda2:	4651      	mov	r1, sl
 800cda4:	462a      	mov	r2, r5
 800cda6:	f000 f9b9 	bl	800d11c <memmove>
 800cdaa:	6823      	ldr	r3, [r4, #0]
 800cdac:	4621      	mov	r1, r4
 800cdae:	442b      	add	r3, r5
 800cdb0:	4630      	mov	r0, r6
 800cdb2:	6023      	str	r3, [r4, #0]
 800cdb4:	f7ff fdfc 	bl	800c9b0 <_fflush_r>
 800cdb8:	2800      	cmp	r0, #0
 800cdba:	d167      	bne.n	800ce8c <__sfvwrite_r+0x164>
 800cdbc:	ebb9 0905 	subs.w	r9, r9, r5
 800cdc0:	f040 80f7 	bne.w	800cfb2 <__sfvwrite_r+0x28a>
 800cdc4:	4621      	mov	r1, r4
 800cdc6:	4630      	mov	r0, r6
 800cdc8:	f7ff fdf2 	bl	800c9b0 <_fflush_r>
 800cdcc:	2800      	cmp	r0, #0
 800cdce:	d15d      	bne.n	800ce8c <__sfvwrite_r+0x164>
 800cdd0:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800cdd4:	44aa      	add	sl, r5
 800cdd6:	ebab 0b05 	sub.w	fp, fp, r5
 800cdda:	1b55      	subs	r5, r2, r5
 800cddc:	f8c8 5008 	str.w	r5, [r8, #8]
 800cde0:	2d00      	cmp	r5, #0
 800cde2:	d1bf      	bne.n	800cd64 <__sfvwrite_r+0x3c>
 800cde4:	e7a7      	b.n	800cd36 <__sfvwrite_r+0xe>
 800cde6:	4621      	mov	r1, r4
 800cde8:	4630      	mov	r0, r6
 800cdea:	f7fe fe9f 	bl	800bb2c <__swsetup_r>
 800cdee:	2800      	cmp	r0, #0
 800cdf0:	d0ab      	beq.n	800cd4a <__sfvwrite_r+0x22>
 800cdf2:	f04f 30ff 	mov.w	r0, #4294967295
 800cdf6:	e79f      	b.n	800cd38 <__sfvwrite_r+0x10>
 800cdf8:	e9d7 b900 	ldrd	fp, r9, [r7]
 800cdfc:	3708      	adds	r7, #8
 800cdfe:	f1b9 0f00 	cmp.w	r9, #0
 800ce02:	d0f9      	beq.n	800cdf8 <__sfvwrite_r+0xd0>
 800ce04:	45d1      	cmp	r9, sl
 800ce06:	464b      	mov	r3, r9
 800ce08:	465a      	mov	r2, fp
 800ce0a:	bf28      	it	cs
 800ce0c:	4653      	movcs	r3, sl
 800ce0e:	4630      	mov	r0, r6
 800ce10:	69e1      	ldr	r1, [r4, #28]
 800ce12:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800ce14:	47a8      	blx	r5
 800ce16:	2800      	cmp	r0, #0
 800ce18:	dd38      	ble.n	800ce8c <__sfvwrite_r+0x164>
 800ce1a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ce1e:	4483      	add	fp, r0
 800ce20:	eba9 0900 	sub.w	r9, r9, r0
 800ce24:	1a18      	subs	r0, r3, r0
 800ce26:	f8c8 0008 	str.w	r0, [r8, #8]
 800ce2a:	2800      	cmp	r0, #0
 800ce2c:	d1e7      	bne.n	800cdfe <__sfvwrite_r+0xd6>
 800ce2e:	e782      	b.n	800cd36 <__sfvwrite_r+0xe>
 800ce30:	f04f 0b00 	mov.w	fp, #0
 800ce34:	f8df a180 	ldr.w	sl, [pc, #384]	; 800cfb8 <__sfvwrite_r+0x290>
 800ce38:	46d9      	mov	r9, fp
 800ce3a:	e7e0      	b.n	800cdfe <__sfvwrite_r+0xd6>
 800ce3c:	e9d7 9a00 	ldrd	r9, sl, [r7]
 800ce40:	3708      	adds	r7, #8
 800ce42:	f1ba 0f00 	cmp.w	sl, #0
 800ce46:	d0f9      	beq.n	800ce3c <__sfvwrite_r+0x114>
 800ce48:	89a3      	ldrh	r3, [r4, #12]
 800ce4a:	68a2      	ldr	r2, [r4, #8]
 800ce4c:	0599      	lsls	r1, r3, #22
 800ce4e:	6820      	ldr	r0, [r4, #0]
 800ce50:	d563      	bpl.n	800cf1a <__sfvwrite_r+0x1f2>
 800ce52:	4552      	cmp	r2, sl
 800ce54:	d836      	bhi.n	800cec4 <__sfvwrite_r+0x19c>
 800ce56:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800ce5a:	d033      	beq.n	800cec4 <__sfvwrite_r+0x19c>
 800ce5c:	6921      	ldr	r1, [r4, #16]
 800ce5e:	6965      	ldr	r5, [r4, #20]
 800ce60:	eba0 0b01 	sub.w	fp, r0, r1
 800ce64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ce68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ce6c:	f10b 0201 	add.w	r2, fp, #1
 800ce70:	106d      	asrs	r5, r5, #1
 800ce72:	4452      	add	r2, sl
 800ce74:	4295      	cmp	r5, r2
 800ce76:	bf38      	it	cc
 800ce78:	4615      	movcc	r5, r2
 800ce7a:	055b      	lsls	r3, r3, #21
 800ce7c:	d53d      	bpl.n	800cefa <__sfvwrite_r+0x1d2>
 800ce7e:	4629      	mov	r1, r5
 800ce80:	4630      	mov	r0, r6
 800ce82:	f7fb fe95 	bl	8008bb0 <_malloc_r>
 800ce86:	b948      	cbnz	r0, 800ce9c <__sfvwrite_r+0x174>
 800ce88:	230c      	movs	r3, #12
 800ce8a:	6033      	str	r3, [r6, #0]
 800ce8c:	89a3      	ldrh	r3, [r4, #12]
 800ce8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce92:	81a3      	strh	r3, [r4, #12]
 800ce94:	e7ad      	b.n	800cdf2 <__sfvwrite_r+0xca>
 800ce96:	4699      	mov	r9, r3
 800ce98:	469a      	mov	sl, r3
 800ce9a:	e7d2      	b.n	800ce42 <__sfvwrite_r+0x11a>
 800ce9c:	465a      	mov	r2, fp
 800ce9e:	6921      	ldr	r1, [r4, #16]
 800cea0:	9001      	str	r0, [sp, #4]
 800cea2:	f000 f92d 	bl	800d100 <memcpy>
 800cea6:	89a2      	ldrh	r2, [r4, #12]
 800cea8:	9b01      	ldr	r3, [sp, #4]
 800ceaa:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800ceae:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ceb2:	81a2      	strh	r2, [r4, #12]
 800ceb4:	4652      	mov	r2, sl
 800ceb6:	6123      	str	r3, [r4, #16]
 800ceb8:	6165      	str	r5, [r4, #20]
 800ceba:	445b      	add	r3, fp
 800cebc:	eba5 050b 	sub.w	r5, r5, fp
 800cec0:	6023      	str	r3, [r4, #0]
 800cec2:	60a5      	str	r5, [r4, #8]
 800cec4:	4552      	cmp	r2, sl
 800cec6:	bf28      	it	cs
 800cec8:	4652      	movcs	r2, sl
 800ceca:	4655      	mov	r5, sl
 800cecc:	4649      	mov	r1, r9
 800cece:	6820      	ldr	r0, [r4, #0]
 800ced0:	9201      	str	r2, [sp, #4]
 800ced2:	f000 f923 	bl	800d11c <memmove>
 800ced6:	68a3      	ldr	r3, [r4, #8]
 800ced8:	9a01      	ldr	r2, [sp, #4]
 800ceda:	1a9b      	subs	r3, r3, r2
 800cedc:	60a3      	str	r3, [r4, #8]
 800cede:	6823      	ldr	r3, [r4, #0]
 800cee0:	441a      	add	r2, r3
 800cee2:	6022      	str	r2, [r4, #0]
 800cee4:	f8d8 0008 	ldr.w	r0, [r8, #8]
 800cee8:	44a9      	add	r9, r5
 800ceea:	ebaa 0a05 	sub.w	sl, sl, r5
 800ceee:	1b45      	subs	r5, r0, r5
 800cef0:	f8c8 5008 	str.w	r5, [r8, #8]
 800cef4:	2d00      	cmp	r5, #0
 800cef6:	d1a4      	bne.n	800ce42 <__sfvwrite_r+0x11a>
 800cef8:	e71d      	b.n	800cd36 <__sfvwrite_r+0xe>
 800cefa:	462a      	mov	r2, r5
 800cefc:	4630      	mov	r0, r6
 800cefe:	f000 fc5b 	bl	800d7b8 <_realloc_r>
 800cf02:	4603      	mov	r3, r0
 800cf04:	2800      	cmp	r0, #0
 800cf06:	d1d5      	bne.n	800ceb4 <__sfvwrite_r+0x18c>
 800cf08:	4630      	mov	r0, r6
 800cf0a:	6921      	ldr	r1, [r4, #16]
 800cf0c:	f7ff fe4c 	bl	800cba8 <_free_r>
 800cf10:	89a3      	ldrh	r3, [r4, #12]
 800cf12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cf16:	81a3      	strh	r3, [r4, #12]
 800cf18:	e7b6      	b.n	800ce88 <__sfvwrite_r+0x160>
 800cf1a:	6923      	ldr	r3, [r4, #16]
 800cf1c:	4283      	cmp	r3, r0
 800cf1e:	d302      	bcc.n	800cf26 <__sfvwrite_r+0x1fe>
 800cf20:	6961      	ldr	r1, [r4, #20]
 800cf22:	4551      	cmp	r1, sl
 800cf24:	d915      	bls.n	800cf52 <__sfvwrite_r+0x22a>
 800cf26:	4552      	cmp	r2, sl
 800cf28:	bf28      	it	cs
 800cf2a:	4652      	movcs	r2, sl
 800cf2c:	4615      	mov	r5, r2
 800cf2e:	4649      	mov	r1, r9
 800cf30:	f000 f8f4 	bl	800d11c <memmove>
 800cf34:	68a3      	ldr	r3, [r4, #8]
 800cf36:	6822      	ldr	r2, [r4, #0]
 800cf38:	1b5b      	subs	r3, r3, r5
 800cf3a:	442a      	add	r2, r5
 800cf3c:	60a3      	str	r3, [r4, #8]
 800cf3e:	6022      	str	r2, [r4, #0]
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	d1cf      	bne.n	800cee4 <__sfvwrite_r+0x1bc>
 800cf44:	4621      	mov	r1, r4
 800cf46:	4630      	mov	r0, r6
 800cf48:	f7ff fd32 	bl	800c9b0 <_fflush_r>
 800cf4c:	2800      	cmp	r0, #0
 800cf4e:	d0c9      	beq.n	800cee4 <__sfvwrite_r+0x1bc>
 800cf50:	e79c      	b.n	800ce8c <__sfvwrite_r+0x164>
 800cf52:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800cf56:	459a      	cmp	sl, r3
 800cf58:	bf38      	it	cc
 800cf5a:	4653      	movcc	r3, sl
 800cf5c:	fb93 f3f1 	sdiv	r3, r3, r1
 800cf60:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800cf62:	434b      	muls	r3, r1
 800cf64:	464a      	mov	r2, r9
 800cf66:	4630      	mov	r0, r6
 800cf68:	69e1      	ldr	r1, [r4, #28]
 800cf6a:	47a8      	blx	r5
 800cf6c:	1e05      	subs	r5, r0, #0
 800cf6e:	dcb9      	bgt.n	800cee4 <__sfvwrite_r+0x1bc>
 800cf70:	e78c      	b.n	800ce8c <__sfvwrite_r+0x164>
 800cf72:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800cf76:	2000      	movs	r0, #0
 800cf78:	3708      	adds	r7, #8
 800cf7a:	e6f3      	b.n	800cd64 <__sfvwrite_r+0x3c>
 800cf7c:	f10b 0901 	add.w	r9, fp, #1
 800cf80:	e700      	b.n	800cd84 <__sfvwrite_r+0x5c>
 800cf82:	4293      	cmp	r3, r2
 800cf84:	dc08      	bgt.n	800cf98 <__sfvwrite_r+0x270>
 800cf86:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800cf88:	4652      	mov	r2, sl
 800cf8a:	4630      	mov	r0, r6
 800cf8c:	69e1      	ldr	r1, [r4, #28]
 800cf8e:	47a8      	blx	r5
 800cf90:	1e05      	subs	r5, r0, #0
 800cf92:	f73f af13 	bgt.w	800cdbc <__sfvwrite_r+0x94>
 800cf96:	e779      	b.n	800ce8c <__sfvwrite_r+0x164>
 800cf98:	4651      	mov	r1, sl
 800cf9a:	9201      	str	r2, [sp, #4]
 800cf9c:	f000 f8be 	bl	800d11c <memmove>
 800cfa0:	9a01      	ldr	r2, [sp, #4]
 800cfa2:	68a3      	ldr	r3, [r4, #8]
 800cfa4:	4615      	mov	r5, r2
 800cfa6:	1a9b      	subs	r3, r3, r2
 800cfa8:	60a3      	str	r3, [r4, #8]
 800cfaa:	6823      	ldr	r3, [r4, #0]
 800cfac:	4413      	add	r3, r2
 800cfae:	6023      	str	r3, [r4, #0]
 800cfb0:	e704      	b.n	800cdbc <__sfvwrite_r+0x94>
 800cfb2:	2001      	movs	r0, #1
 800cfb4:	e70c      	b.n	800cdd0 <__sfvwrite_r+0xa8>
 800cfb6:	bf00      	nop
 800cfb8:	7ffffc00 	.word	0x7ffffc00

0800cfbc <_fwalk_reent>:
 800cfbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cfc0:	4606      	mov	r6, r0
 800cfc2:	4688      	mov	r8, r1
 800cfc4:	2700      	movs	r7, #0
 800cfc6:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 800cfca:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cfce:	f1b9 0901 	subs.w	r9, r9, #1
 800cfd2:	d505      	bpl.n	800cfe0 <_fwalk_reent+0x24>
 800cfd4:	6824      	ldr	r4, [r4, #0]
 800cfd6:	2c00      	cmp	r4, #0
 800cfd8:	d1f7      	bne.n	800cfca <_fwalk_reent+0xe>
 800cfda:	4638      	mov	r0, r7
 800cfdc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfe0:	89ab      	ldrh	r3, [r5, #12]
 800cfe2:	2b01      	cmp	r3, #1
 800cfe4:	d907      	bls.n	800cff6 <_fwalk_reent+0x3a>
 800cfe6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cfea:	3301      	adds	r3, #1
 800cfec:	d003      	beq.n	800cff6 <_fwalk_reent+0x3a>
 800cfee:	4629      	mov	r1, r5
 800cff0:	4630      	mov	r0, r6
 800cff2:	47c0      	blx	r8
 800cff4:	4307      	orrs	r7, r0
 800cff6:	3568      	adds	r5, #104	; 0x68
 800cff8:	e7e9      	b.n	800cfce <_fwalk_reent+0x12>
	...

0800cffc <_localeconv_r>:
 800cffc:	4800      	ldr	r0, [pc, #0]	; (800d000 <_localeconv_r+0x4>)
 800cffe:	4770      	bx	lr
 800d000:	20000994 	.word	0x20000994

0800d004 <__retarget_lock_init_recursive>:
 800d004:	4770      	bx	lr

0800d006 <__retarget_lock_close_recursive>:
 800d006:	4770      	bx	lr

0800d008 <__retarget_lock_acquire_recursive>:
 800d008:	4770      	bx	lr

0800d00a <__retarget_lock_release_recursive>:
 800d00a:	4770      	bx	lr

0800d00c <__swhatbuf_r>:
 800d00c:	b570      	push	{r4, r5, r6, lr}
 800d00e:	460e      	mov	r6, r1
 800d010:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d014:	4614      	mov	r4, r2
 800d016:	2900      	cmp	r1, #0
 800d018:	461d      	mov	r5, r3
 800d01a:	b096      	sub	sp, #88	; 0x58
 800d01c:	da09      	bge.n	800d032 <__swhatbuf_r+0x26>
 800d01e:	2200      	movs	r2, #0
 800d020:	89b3      	ldrh	r3, [r6, #12]
 800d022:	602a      	str	r2, [r5, #0]
 800d024:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800d028:	d116      	bne.n	800d058 <__swhatbuf_r+0x4c>
 800d02a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d02e:	6023      	str	r3, [r4, #0]
 800d030:	e015      	b.n	800d05e <__swhatbuf_r+0x52>
 800d032:	466a      	mov	r2, sp
 800d034:	f001 fd2e 	bl	800ea94 <_fstat_r>
 800d038:	2800      	cmp	r0, #0
 800d03a:	dbf0      	blt.n	800d01e <__swhatbuf_r+0x12>
 800d03c:	9a01      	ldr	r2, [sp, #4]
 800d03e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800d042:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d046:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d04a:	425a      	negs	r2, r3
 800d04c:	415a      	adcs	r2, r3
 800d04e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d052:	602a      	str	r2, [r5, #0]
 800d054:	6023      	str	r3, [r4, #0]
 800d056:	e002      	b.n	800d05e <__swhatbuf_r+0x52>
 800d058:	2340      	movs	r3, #64	; 0x40
 800d05a:	4610      	mov	r0, r2
 800d05c:	6023      	str	r3, [r4, #0]
 800d05e:	b016      	add	sp, #88	; 0x58
 800d060:	bd70      	pop	{r4, r5, r6, pc}
	...

0800d064 <__smakebuf_r>:
 800d064:	898b      	ldrh	r3, [r1, #12]
 800d066:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d068:	079d      	lsls	r5, r3, #30
 800d06a:	4606      	mov	r6, r0
 800d06c:	460c      	mov	r4, r1
 800d06e:	d507      	bpl.n	800d080 <__smakebuf_r+0x1c>
 800d070:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800d074:	6023      	str	r3, [r4, #0]
 800d076:	6123      	str	r3, [r4, #16]
 800d078:	2301      	movs	r3, #1
 800d07a:	6163      	str	r3, [r4, #20]
 800d07c:	b002      	add	sp, #8
 800d07e:	bd70      	pop	{r4, r5, r6, pc}
 800d080:	466a      	mov	r2, sp
 800d082:	ab01      	add	r3, sp, #4
 800d084:	f7ff ffc2 	bl	800d00c <__swhatbuf_r>
 800d088:	9900      	ldr	r1, [sp, #0]
 800d08a:	4605      	mov	r5, r0
 800d08c:	4630      	mov	r0, r6
 800d08e:	f7fb fd8f 	bl	8008bb0 <_malloc_r>
 800d092:	b948      	cbnz	r0, 800d0a8 <__smakebuf_r+0x44>
 800d094:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d098:	059a      	lsls	r2, r3, #22
 800d09a:	d4ef      	bmi.n	800d07c <__smakebuf_r+0x18>
 800d09c:	f023 0303 	bic.w	r3, r3, #3
 800d0a0:	f043 0302 	orr.w	r3, r3, #2
 800d0a4:	81a3      	strh	r3, [r4, #12]
 800d0a6:	e7e3      	b.n	800d070 <__smakebuf_r+0xc>
 800d0a8:	4b0d      	ldr	r3, [pc, #52]	; (800d0e0 <__smakebuf_r+0x7c>)
 800d0aa:	63f3      	str	r3, [r6, #60]	; 0x3c
 800d0ac:	89a3      	ldrh	r3, [r4, #12]
 800d0ae:	6020      	str	r0, [r4, #0]
 800d0b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d0b4:	81a3      	strh	r3, [r4, #12]
 800d0b6:	9b00      	ldr	r3, [sp, #0]
 800d0b8:	6120      	str	r0, [r4, #16]
 800d0ba:	6163      	str	r3, [r4, #20]
 800d0bc:	9b01      	ldr	r3, [sp, #4]
 800d0be:	b15b      	cbz	r3, 800d0d8 <__smakebuf_r+0x74>
 800d0c0:	4630      	mov	r0, r6
 800d0c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d0c6:	f001 fcf7 	bl	800eab8 <_isatty_r>
 800d0ca:	b128      	cbz	r0, 800d0d8 <__smakebuf_r+0x74>
 800d0cc:	89a3      	ldrh	r3, [r4, #12]
 800d0ce:	f023 0303 	bic.w	r3, r3, #3
 800d0d2:	f043 0301 	orr.w	r3, r3, #1
 800d0d6:	81a3      	strh	r3, [r4, #12]
 800d0d8:	89a0      	ldrh	r0, [r4, #12]
 800d0da:	4305      	orrs	r5, r0
 800d0dc:	81a5      	strh	r5, [r4, #12]
 800d0de:	e7cd      	b.n	800d07c <__smakebuf_r+0x18>
 800d0e0:	0800ca4d 	.word	0x0800ca4d

0800d0e4 <memchr>:
 800d0e4:	4603      	mov	r3, r0
 800d0e6:	b510      	push	{r4, lr}
 800d0e8:	b2c9      	uxtb	r1, r1
 800d0ea:	4402      	add	r2, r0
 800d0ec:	4293      	cmp	r3, r2
 800d0ee:	4618      	mov	r0, r3
 800d0f0:	d101      	bne.n	800d0f6 <memchr+0x12>
 800d0f2:	2000      	movs	r0, #0
 800d0f4:	e003      	b.n	800d0fe <memchr+0x1a>
 800d0f6:	7804      	ldrb	r4, [r0, #0]
 800d0f8:	3301      	adds	r3, #1
 800d0fa:	428c      	cmp	r4, r1
 800d0fc:	d1f6      	bne.n	800d0ec <memchr+0x8>
 800d0fe:	bd10      	pop	{r4, pc}

0800d100 <memcpy>:
 800d100:	440a      	add	r2, r1
 800d102:	4291      	cmp	r1, r2
 800d104:	f100 33ff 	add.w	r3, r0, #4294967295
 800d108:	d100      	bne.n	800d10c <memcpy+0xc>
 800d10a:	4770      	bx	lr
 800d10c:	b510      	push	{r4, lr}
 800d10e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d112:	4291      	cmp	r1, r2
 800d114:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d118:	d1f9      	bne.n	800d10e <memcpy+0xe>
 800d11a:	bd10      	pop	{r4, pc}

0800d11c <memmove>:
 800d11c:	4288      	cmp	r0, r1
 800d11e:	b510      	push	{r4, lr}
 800d120:	eb01 0402 	add.w	r4, r1, r2
 800d124:	d902      	bls.n	800d12c <memmove+0x10>
 800d126:	4284      	cmp	r4, r0
 800d128:	4623      	mov	r3, r4
 800d12a:	d807      	bhi.n	800d13c <memmove+0x20>
 800d12c:	1e43      	subs	r3, r0, #1
 800d12e:	42a1      	cmp	r1, r4
 800d130:	d008      	beq.n	800d144 <memmove+0x28>
 800d132:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d136:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d13a:	e7f8      	b.n	800d12e <memmove+0x12>
 800d13c:	4601      	mov	r1, r0
 800d13e:	4402      	add	r2, r0
 800d140:	428a      	cmp	r2, r1
 800d142:	d100      	bne.n	800d146 <memmove+0x2a>
 800d144:	bd10      	pop	{r4, pc}
 800d146:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d14a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d14e:	e7f7      	b.n	800d140 <memmove+0x24>

0800d150 <_Balloc>:
 800d150:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800d152:	b570      	push	{r4, r5, r6, lr}
 800d154:	4605      	mov	r5, r0
 800d156:	460c      	mov	r4, r1
 800d158:	b17b      	cbz	r3, 800d17a <_Balloc+0x2a>
 800d15a:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 800d15c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d160:	b9a0      	cbnz	r0, 800d18c <_Balloc+0x3c>
 800d162:	2101      	movs	r1, #1
 800d164:	fa01 f604 	lsl.w	r6, r1, r4
 800d168:	1d72      	adds	r2, r6, #5
 800d16a:	4628      	mov	r0, r5
 800d16c:	0092      	lsls	r2, r2, #2
 800d16e:	f001 fb7f 	bl	800e870 <_calloc_r>
 800d172:	b148      	cbz	r0, 800d188 <_Balloc+0x38>
 800d174:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800d178:	e00b      	b.n	800d192 <_Balloc+0x42>
 800d17a:	2221      	movs	r2, #33	; 0x21
 800d17c:	2104      	movs	r1, #4
 800d17e:	f001 fb77 	bl	800e870 <_calloc_r>
 800d182:	64e8      	str	r0, [r5, #76]	; 0x4c
 800d184:	2800      	cmp	r0, #0
 800d186:	d1e8      	bne.n	800d15a <_Balloc+0xa>
 800d188:	2000      	movs	r0, #0
 800d18a:	bd70      	pop	{r4, r5, r6, pc}
 800d18c:	6802      	ldr	r2, [r0, #0]
 800d18e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800d192:	2300      	movs	r3, #0
 800d194:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d198:	e7f7      	b.n	800d18a <_Balloc+0x3a>

0800d19a <_Bfree>:
 800d19a:	b131      	cbz	r1, 800d1aa <_Bfree+0x10>
 800d19c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800d19e:	684a      	ldr	r2, [r1, #4]
 800d1a0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d1a4:	6008      	str	r0, [r1, #0]
 800d1a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d1aa:	4770      	bx	lr

0800d1ac <__multadd>:
 800d1ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1b0:	4698      	mov	r8, r3
 800d1b2:	460c      	mov	r4, r1
 800d1b4:	2300      	movs	r3, #0
 800d1b6:	690e      	ldr	r6, [r1, #16]
 800d1b8:	4607      	mov	r7, r0
 800d1ba:	f101 0014 	add.w	r0, r1, #20
 800d1be:	6805      	ldr	r5, [r0, #0]
 800d1c0:	3301      	adds	r3, #1
 800d1c2:	b2a9      	uxth	r1, r5
 800d1c4:	fb02 8101 	mla	r1, r2, r1, r8
 800d1c8:	0c2d      	lsrs	r5, r5, #16
 800d1ca:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800d1ce:	fb02 c505 	mla	r5, r2, r5, ip
 800d1d2:	b289      	uxth	r1, r1
 800d1d4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800d1d8:	429e      	cmp	r6, r3
 800d1da:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800d1de:	f840 1b04 	str.w	r1, [r0], #4
 800d1e2:	dcec      	bgt.n	800d1be <__multadd+0x12>
 800d1e4:	f1b8 0f00 	cmp.w	r8, #0
 800d1e8:	d022      	beq.n	800d230 <__multadd+0x84>
 800d1ea:	68a3      	ldr	r3, [r4, #8]
 800d1ec:	42b3      	cmp	r3, r6
 800d1ee:	dc19      	bgt.n	800d224 <__multadd+0x78>
 800d1f0:	6861      	ldr	r1, [r4, #4]
 800d1f2:	4638      	mov	r0, r7
 800d1f4:	3101      	adds	r1, #1
 800d1f6:	f7ff ffab 	bl	800d150 <_Balloc>
 800d1fa:	4605      	mov	r5, r0
 800d1fc:	b928      	cbnz	r0, 800d20a <__multadd+0x5e>
 800d1fe:	4602      	mov	r2, r0
 800d200:	21b5      	movs	r1, #181	; 0xb5
 800d202:	4b0d      	ldr	r3, [pc, #52]	; (800d238 <__multadd+0x8c>)
 800d204:	480d      	ldr	r0, [pc, #52]	; (800d23c <__multadd+0x90>)
 800d206:	f001 fb15 	bl	800e834 <__assert_func>
 800d20a:	6922      	ldr	r2, [r4, #16]
 800d20c:	f104 010c 	add.w	r1, r4, #12
 800d210:	3202      	adds	r2, #2
 800d212:	0092      	lsls	r2, r2, #2
 800d214:	300c      	adds	r0, #12
 800d216:	f7ff ff73 	bl	800d100 <memcpy>
 800d21a:	4621      	mov	r1, r4
 800d21c:	4638      	mov	r0, r7
 800d21e:	f7ff ffbc 	bl	800d19a <_Bfree>
 800d222:	462c      	mov	r4, r5
 800d224:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800d228:	3601      	adds	r6, #1
 800d22a:	f8c3 8014 	str.w	r8, [r3, #20]
 800d22e:	6126      	str	r6, [r4, #16]
 800d230:	4620      	mov	r0, r4
 800d232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d236:	bf00      	nop
 800d238:	08010725 	.word	0x08010725
 800d23c:	08010795 	.word	0x08010795

0800d240 <__hi0bits>:
 800d240:	0c02      	lsrs	r2, r0, #16
 800d242:	0412      	lsls	r2, r2, #16
 800d244:	4603      	mov	r3, r0
 800d246:	b9ca      	cbnz	r2, 800d27c <__hi0bits+0x3c>
 800d248:	0403      	lsls	r3, r0, #16
 800d24a:	2010      	movs	r0, #16
 800d24c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d250:	bf04      	itt	eq
 800d252:	021b      	lsleq	r3, r3, #8
 800d254:	3008      	addeq	r0, #8
 800d256:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d25a:	bf04      	itt	eq
 800d25c:	011b      	lsleq	r3, r3, #4
 800d25e:	3004      	addeq	r0, #4
 800d260:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d264:	bf04      	itt	eq
 800d266:	009b      	lsleq	r3, r3, #2
 800d268:	3002      	addeq	r0, #2
 800d26a:	2b00      	cmp	r3, #0
 800d26c:	db05      	blt.n	800d27a <__hi0bits+0x3a>
 800d26e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800d272:	f100 0001 	add.w	r0, r0, #1
 800d276:	bf08      	it	eq
 800d278:	2020      	moveq	r0, #32
 800d27a:	4770      	bx	lr
 800d27c:	2000      	movs	r0, #0
 800d27e:	e7e5      	b.n	800d24c <__hi0bits+0xc>

0800d280 <__lo0bits>:
 800d280:	6803      	ldr	r3, [r0, #0]
 800d282:	4602      	mov	r2, r0
 800d284:	f013 0007 	ands.w	r0, r3, #7
 800d288:	d00b      	beq.n	800d2a2 <__lo0bits+0x22>
 800d28a:	07d9      	lsls	r1, r3, #31
 800d28c:	d422      	bmi.n	800d2d4 <__lo0bits+0x54>
 800d28e:	0798      	lsls	r0, r3, #30
 800d290:	bf49      	itett	mi
 800d292:	085b      	lsrmi	r3, r3, #1
 800d294:	089b      	lsrpl	r3, r3, #2
 800d296:	2001      	movmi	r0, #1
 800d298:	6013      	strmi	r3, [r2, #0]
 800d29a:	bf5c      	itt	pl
 800d29c:	2002      	movpl	r0, #2
 800d29e:	6013      	strpl	r3, [r2, #0]
 800d2a0:	4770      	bx	lr
 800d2a2:	b299      	uxth	r1, r3
 800d2a4:	b909      	cbnz	r1, 800d2aa <__lo0bits+0x2a>
 800d2a6:	2010      	movs	r0, #16
 800d2a8:	0c1b      	lsrs	r3, r3, #16
 800d2aa:	f013 0fff 	tst.w	r3, #255	; 0xff
 800d2ae:	bf04      	itt	eq
 800d2b0:	0a1b      	lsreq	r3, r3, #8
 800d2b2:	3008      	addeq	r0, #8
 800d2b4:	0719      	lsls	r1, r3, #28
 800d2b6:	bf04      	itt	eq
 800d2b8:	091b      	lsreq	r3, r3, #4
 800d2ba:	3004      	addeq	r0, #4
 800d2bc:	0799      	lsls	r1, r3, #30
 800d2be:	bf04      	itt	eq
 800d2c0:	089b      	lsreq	r3, r3, #2
 800d2c2:	3002      	addeq	r0, #2
 800d2c4:	07d9      	lsls	r1, r3, #31
 800d2c6:	d403      	bmi.n	800d2d0 <__lo0bits+0x50>
 800d2c8:	085b      	lsrs	r3, r3, #1
 800d2ca:	f100 0001 	add.w	r0, r0, #1
 800d2ce:	d003      	beq.n	800d2d8 <__lo0bits+0x58>
 800d2d0:	6013      	str	r3, [r2, #0]
 800d2d2:	4770      	bx	lr
 800d2d4:	2000      	movs	r0, #0
 800d2d6:	4770      	bx	lr
 800d2d8:	2020      	movs	r0, #32
 800d2da:	4770      	bx	lr

0800d2dc <__i2b>:
 800d2dc:	b510      	push	{r4, lr}
 800d2de:	460c      	mov	r4, r1
 800d2e0:	2101      	movs	r1, #1
 800d2e2:	f7ff ff35 	bl	800d150 <_Balloc>
 800d2e6:	4602      	mov	r2, r0
 800d2e8:	b928      	cbnz	r0, 800d2f6 <__i2b+0x1a>
 800d2ea:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d2ee:	4b04      	ldr	r3, [pc, #16]	; (800d300 <__i2b+0x24>)
 800d2f0:	4804      	ldr	r0, [pc, #16]	; (800d304 <__i2b+0x28>)
 800d2f2:	f001 fa9f 	bl	800e834 <__assert_func>
 800d2f6:	2301      	movs	r3, #1
 800d2f8:	6144      	str	r4, [r0, #20]
 800d2fa:	6103      	str	r3, [r0, #16]
 800d2fc:	bd10      	pop	{r4, pc}
 800d2fe:	bf00      	nop
 800d300:	08010725 	.word	0x08010725
 800d304:	08010795 	.word	0x08010795

0800d308 <__multiply>:
 800d308:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d30c:	4614      	mov	r4, r2
 800d30e:	690a      	ldr	r2, [r1, #16]
 800d310:	6923      	ldr	r3, [r4, #16]
 800d312:	460d      	mov	r5, r1
 800d314:	429a      	cmp	r2, r3
 800d316:	bfbe      	ittt	lt
 800d318:	460b      	movlt	r3, r1
 800d31a:	4625      	movlt	r5, r4
 800d31c:	461c      	movlt	r4, r3
 800d31e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800d322:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800d326:	68ab      	ldr	r3, [r5, #8]
 800d328:	6869      	ldr	r1, [r5, #4]
 800d32a:	eb0a 0709 	add.w	r7, sl, r9
 800d32e:	42bb      	cmp	r3, r7
 800d330:	b085      	sub	sp, #20
 800d332:	bfb8      	it	lt
 800d334:	3101      	addlt	r1, #1
 800d336:	f7ff ff0b 	bl	800d150 <_Balloc>
 800d33a:	b930      	cbnz	r0, 800d34a <__multiply+0x42>
 800d33c:	4602      	mov	r2, r0
 800d33e:	f240 115d 	movw	r1, #349	; 0x15d
 800d342:	4b41      	ldr	r3, [pc, #260]	; (800d448 <__multiply+0x140>)
 800d344:	4841      	ldr	r0, [pc, #260]	; (800d44c <__multiply+0x144>)
 800d346:	f001 fa75 	bl	800e834 <__assert_func>
 800d34a:	f100 0614 	add.w	r6, r0, #20
 800d34e:	4633      	mov	r3, r6
 800d350:	2200      	movs	r2, #0
 800d352:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800d356:	4543      	cmp	r3, r8
 800d358:	d31e      	bcc.n	800d398 <__multiply+0x90>
 800d35a:	f105 0c14 	add.w	ip, r5, #20
 800d35e:	f104 0314 	add.w	r3, r4, #20
 800d362:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800d366:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800d36a:	9202      	str	r2, [sp, #8]
 800d36c:	ebac 0205 	sub.w	r2, ip, r5
 800d370:	3a15      	subs	r2, #21
 800d372:	f022 0203 	bic.w	r2, r2, #3
 800d376:	3204      	adds	r2, #4
 800d378:	f105 0115 	add.w	r1, r5, #21
 800d37c:	458c      	cmp	ip, r1
 800d37e:	bf38      	it	cc
 800d380:	2204      	movcc	r2, #4
 800d382:	9201      	str	r2, [sp, #4]
 800d384:	9a02      	ldr	r2, [sp, #8]
 800d386:	9303      	str	r3, [sp, #12]
 800d388:	429a      	cmp	r2, r3
 800d38a:	d808      	bhi.n	800d39e <__multiply+0x96>
 800d38c:	2f00      	cmp	r7, #0
 800d38e:	dc55      	bgt.n	800d43c <__multiply+0x134>
 800d390:	6107      	str	r7, [r0, #16]
 800d392:	b005      	add	sp, #20
 800d394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d398:	f843 2b04 	str.w	r2, [r3], #4
 800d39c:	e7db      	b.n	800d356 <__multiply+0x4e>
 800d39e:	f8b3 a000 	ldrh.w	sl, [r3]
 800d3a2:	f1ba 0f00 	cmp.w	sl, #0
 800d3a6:	d020      	beq.n	800d3ea <__multiply+0xe2>
 800d3a8:	46b1      	mov	r9, r6
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	f105 0e14 	add.w	lr, r5, #20
 800d3b0:	f85e 4b04 	ldr.w	r4, [lr], #4
 800d3b4:	f8d9 b000 	ldr.w	fp, [r9]
 800d3b8:	b2a1      	uxth	r1, r4
 800d3ba:	fa1f fb8b 	uxth.w	fp, fp
 800d3be:	fb0a b101 	mla	r1, sl, r1, fp
 800d3c2:	4411      	add	r1, r2
 800d3c4:	f8d9 2000 	ldr.w	r2, [r9]
 800d3c8:	0c24      	lsrs	r4, r4, #16
 800d3ca:	0c12      	lsrs	r2, r2, #16
 800d3cc:	fb0a 2404 	mla	r4, sl, r4, r2
 800d3d0:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800d3d4:	b289      	uxth	r1, r1
 800d3d6:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d3da:	45f4      	cmp	ip, lr
 800d3dc:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800d3e0:	f849 1b04 	str.w	r1, [r9], #4
 800d3e4:	d8e4      	bhi.n	800d3b0 <__multiply+0xa8>
 800d3e6:	9901      	ldr	r1, [sp, #4]
 800d3e8:	5072      	str	r2, [r6, r1]
 800d3ea:	9a03      	ldr	r2, [sp, #12]
 800d3ec:	3304      	adds	r3, #4
 800d3ee:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d3f2:	f1b9 0f00 	cmp.w	r9, #0
 800d3f6:	d01f      	beq.n	800d438 <__multiply+0x130>
 800d3f8:	46b6      	mov	lr, r6
 800d3fa:	f04f 0a00 	mov.w	sl, #0
 800d3fe:	6834      	ldr	r4, [r6, #0]
 800d400:	f105 0114 	add.w	r1, r5, #20
 800d404:	880a      	ldrh	r2, [r1, #0]
 800d406:	f8be b002 	ldrh.w	fp, [lr, #2]
 800d40a:	b2a4      	uxth	r4, r4
 800d40c:	fb09 b202 	mla	r2, r9, r2, fp
 800d410:	4492      	add	sl, r2
 800d412:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800d416:	f84e 4b04 	str.w	r4, [lr], #4
 800d41a:	f851 4b04 	ldr.w	r4, [r1], #4
 800d41e:	f8be 2000 	ldrh.w	r2, [lr]
 800d422:	0c24      	lsrs	r4, r4, #16
 800d424:	fb09 2404 	mla	r4, r9, r4, r2
 800d428:	458c      	cmp	ip, r1
 800d42a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800d42e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800d432:	d8e7      	bhi.n	800d404 <__multiply+0xfc>
 800d434:	9a01      	ldr	r2, [sp, #4]
 800d436:	50b4      	str	r4, [r6, r2]
 800d438:	3604      	adds	r6, #4
 800d43a:	e7a3      	b.n	800d384 <__multiply+0x7c>
 800d43c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d440:	2b00      	cmp	r3, #0
 800d442:	d1a5      	bne.n	800d390 <__multiply+0x88>
 800d444:	3f01      	subs	r7, #1
 800d446:	e7a1      	b.n	800d38c <__multiply+0x84>
 800d448:	08010725 	.word	0x08010725
 800d44c:	08010795 	.word	0x08010795

0800d450 <__pow5mult>:
 800d450:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d454:	4615      	mov	r5, r2
 800d456:	f012 0203 	ands.w	r2, r2, #3
 800d45a:	4606      	mov	r6, r0
 800d45c:	460f      	mov	r7, r1
 800d45e:	d007      	beq.n	800d470 <__pow5mult+0x20>
 800d460:	4c1a      	ldr	r4, [pc, #104]	; (800d4cc <__pow5mult+0x7c>)
 800d462:	3a01      	subs	r2, #1
 800d464:	2300      	movs	r3, #0
 800d466:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d46a:	f7ff fe9f 	bl	800d1ac <__multadd>
 800d46e:	4607      	mov	r7, r0
 800d470:	10ad      	asrs	r5, r5, #2
 800d472:	d027      	beq.n	800d4c4 <__pow5mult+0x74>
 800d474:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800d476:	b944      	cbnz	r4, 800d48a <__pow5mult+0x3a>
 800d478:	f240 2171 	movw	r1, #625	; 0x271
 800d47c:	4630      	mov	r0, r6
 800d47e:	f7ff ff2d 	bl	800d2dc <__i2b>
 800d482:	2300      	movs	r3, #0
 800d484:	4604      	mov	r4, r0
 800d486:	64b0      	str	r0, [r6, #72]	; 0x48
 800d488:	6003      	str	r3, [r0, #0]
 800d48a:	f04f 0900 	mov.w	r9, #0
 800d48e:	07eb      	lsls	r3, r5, #31
 800d490:	d50a      	bpl.n	800d4a8 <__pow5mult+0x58>
 800d492:	4639      	mov	r1, r7
 800d494:	4622      	mov	r2, r4
 800d496:	4630      	mov	r0, r6
 800d498:	f7ff ff36 	bl	800d308 <__multiply>
 800d49c:	4680      	mov	r8, r0
 800d49e:	4639      	mov	r1, r7
 800d4a0:	4630      	mov	r0, r6
 800d4a2:	f7ff fe7a 	bl	800d19a <_Bfree>
 800d4a6:	4647      	mov	r7, r8
 800d4a8:	106d      	asrs	r5, r5, #1
 800d4aa:	d00b      	beq.n	800d4c4 <__pow5mult+0x74>
 800d4ac:	6820      	ldr	r0, [r4, #0]
 800d4ae:	b938      	cbnz	r0, 800d4c0 <__pow5mult+0x70>
 800d4b0:	4622      	mov	r2, r4
 800d4b2:	4621      	mov	r1, r4
 800d4b4:	4630      	mov	r0, r6
 800d4b6:	f7ff ff27 	bl	800d308 <__multiply>
 800d4ba:	6020      	str	r0, [r4, #0]
 800d4bc:	f8c0 9000 	str.w	r9, [r0]
 800d4c0:	4604      	mov	r4, r0
 800d4c2:	e7e4      	b.n	800d48e <__pow5mult+0x3e>
 800d4c4:	4638      	mov	r0, r7
 800d4c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4ca:	bf00      	nop
 800d4cc:	080108e8 	.word	0x080108e8

0800d4d0 <__lshift>:
 800d4d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4d4:	460c      	mov	r4, r1
 800d4d6:	4607      	mov	r7, r0
 800d4d8:	4691      	mov	r9, r2
 800d4da:	6923      	ldr	r3, [r4, #16]
 800d4dc:	6849      	ldr	r1, [r1, #4]
 800d4de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d4e2:	68a3      	ldr	r3, [r4, #8]
 800d4e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d4e8:	f108 0601 	add.w	r6, r8, #1
 800d4ec:	42b3      	cmp	r3, r6
 800d4ee:	db0b      	blt.n	800d508 <__lshift+0x38>
 800d4f0:	4638      	mov	r0, r7
 800d4f2:	f7ff fe2d 	bl	800d150 <_Balloc>
 800d4f6:	4605      	mov	r5, r0
 800d4f8:	b948      	cbnz	r0, 800d50e <__lshift+0x3e>
 800d4fa:	4602      	mov	r2, r0
 800d4fc:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d500:	4b27      	ldr	r3, [pc, #156]	; (800d5a0 <__lshift+0xd0>)
 800d502:	4828      	ldr	r0, [pc, #160]	; (800d5a4 <__lshift+0xd4>)
 800d504:	f001 f996 	bl	800e834 <__assert_func>
 800d508:	3101      	adds	r1, #1
 800d50a:	005b      	lsls	r3, r3, #1
 800d50c:	e7ee      	b.n	800d4ec <__lshift+0x1c>
 800d50e:	2300      	movs	r3, #0
 800d510:	f100 0114 	add.w	r1, r0, #20
 800d514:	f100 0210 	add.w	r2, r0, #16
 800d518:	4618      	mov	r0, r3
 800d51a:	4553      	cmp	r3, sl
 800d51c:	db33      	blt.n	800d586 <__lshift+0xb6>
 800d51e:	6920      	ldr	r0, [r4, #16]
 800d520:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d524:	f104 0314 	add.w	r3, r4, #20
 800d528:	f019 091f 	ands.w	r9, r9, #31
 800d52c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d530:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d534:	d02b      	beq.n	800d58e <__lshift+0xbe>
 800d536:	468a      	mov	sl, r1
 800d538:	2200      	movs	r2, #0
 800d53a:	f1c9 0e20 	rsb	lr, r9, #32
 800d53e:	6818      	ldr	r0, [r3, #0]
 800d540:	fa00 f009 	lsl.w	r0, r0, r9
 800d544:	4302      	orrs	r2, r0
 800d546:	f84a 2b04 	str.w	r2, [sl], #4
 800d54a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d54e:	459c      	cmp	ip, r3
 800d550:	fa22 f20e 	lsr.w	r2, r2, lr
 800d554:	d8f3      	bhi.n	800d53e <__lshift+0x6e>
 800d556:	ebac 0304 	sub.w	r3, ip, r4
 800d55a:	3b15      	subs	r3, #21
 800d55c:	f023 0303 	bic.w	r3, r3, #3
 800d560:	3304      	adds	r3, #4
 800d562:	f104 0015 	add.w	r0, r4, #21
 800d566:	4584      	cmp	ip, r0
 800d568:	bf38      	it	cc
 800d56a:	2304      	movcc	r3, #4
 800d56c:	50ca      	str	r2, [r1, r3]
 800d56e:	b10a      	cbz	r2, 800d574 <__lshift+0xa4>
 800d570:	f108 0602 	add.w	r6, r8, #2
 800d574:	3e01      	subs	r6, #1
 800d576:	4638      	mov	r0, r7
 800d578:	4621      	mov	r1, r4
 800d57a:	612e      	str	r6, [r5, #16]
 800d57c:	f7ff fe0d 	bl	800d19a <_Bfree>
 800d580:	4628      	mov	r0, r5
 800d582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d586:	f842 0f04 	str.w	r0, [r2, #4]!
 800d58a:	3301      	adds	r3, #1
 800d58c:	e7c5      	b.n	800d51a <__lshift+0x4a>
 800d58e:	3904      	subs	r1, #4
 800d590:	f853 2b04 	ldr.w	r2, [r3], #4
 800d594:	459c      	cmp	ip, r3
 800d596:	f841 2f04 	str.w	r2, [r1, #4]!
 800d59a:	d8f9      	bhi.n	800d590 <__lshift+0xc0>
 800d59c:	e7ea      	b.n	800d574 <__lshift+0xa4>
 800d59e:	bf00      	nop
 800d5a0:	08010725 	.word	0x08010725
 800d5a4:	08010795 	.word	0x08010795

0800d5a8 <__mcmp>:
 800d5a8:	4603      	mov	r3, r0
 800d5aa:	690a      	ldr	r2, [r1, #16]
 800d5ac:	6900      	ldr	r0, [r0, #16]
 800d5ae:	b530      	push	{r4, r5, lr}
 800d5b0:	1a80      	subs	r0, r0, r2
 800d5b2:	d10d      	bne.n	800d5d0 <__mcmp+0x28>
 800d5b4:	3314      	adds	r3, #20
 800d5b6:	3114      	adds	r1, #20
 800d5b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d5bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d5c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d5c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d5c8:	4295      	cmp	r5, r2
 800d5ca:	d002      	beq.n	800d5d2 <__mcmp+0x2a>
 800d5cc:	d304      	bcc.n	800d5d8 <__mcmp+0x30>
 800d5ce:	2001      	movs	r0, #1
 800d5d0:	bd30      	pop	{r4, r5, pc}
 800d5d2:	42a3      	cmp	r3, r4
 800d5d4:	d3f4      	bcc.n	800d5c0 <__mcmp+0x18>
 800d5d6:	e7fb      	b.n	800d5d0 <__mcmp+0x28>
 800d5d8:	f04f 30ff 	mov.w	r0, #4294967295
 800d5dc:	e7f8      	b.n	800d5d0 <__mcmp+0x28>
	...

0800d5e0 <__mdiff>:
 800d5e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5e4:	460c      	mov	r4, r1
 800d5e6:	4606      	mov	r6, r0
 800d5e8:	4611      	mov	r1, r2
 800d5ea:	4620      	mov	r0, r4
 800d5ec:	4692      	mov	sl, r2
 800d5ee:	f7ff ffdb 	bl	800d5a8 <__mcmp>
 800d5f2:	1e05      	subs	r5, r0, #0
 800d5f4:	d111      	bne.n	800d61a <__mdiff+0x3a>
 800d5f6:	4629      	mov	r1, r5
 800d5f8:	4630      	mov	r0, r6
 800d5fa:	f7ff fda9 	bl	800d150 <_Balloc>
 800d5fe:	4602      	mov	r2, r0
 800d600:	b928      	cbnz	r0, 800d60e <__mdiff+0x2e>
 800d602:	f240 2132 	movw	r1, #562	; 0x232
 800d606:	4b3c      	ldr	r3, [pc, #240]	; (800d6f8 <__mdiff+0x118>)
 800d608:	483c      	ldr	r0, [pc, #240]	; (800d6fc <__mdiff+0x11c>)
 800d60a:	f001 f913 	bl	800e834 <__assert_func>
 800d60e:	2301      	movs	r3, #1
 800d610:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d614:	4610      	mov	r0, r2
 800d616:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d61a:	bfa4      	itt	ge
 800d61c:	4653      	movge	r3, sl
 800d61e:	46a2      	movge	sl, r4
 800d620:	4630      	mov	r0, r6
 800d622:	f8da 1004 	ldr.w	r1, [sl, #4]
 800d626:	bfa6      	itte	ge
 800d628:	461c      	movge	r4, r3
 800d62a:	2500      	movge	r5, #0
 800d62c:	2501      	movlt	r5, #1
 800d62e:	f7ff fd8f 	bl	800d150 <_Balloc>
 800d632:	4602      	mov	r2, r0
 800d634:	b918      	cbnz	r0, 800d63e <__mdiff+0x5e>
 800d636:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d63a:	4b2f      	ldr	r3, [pc, #188]	; (800d6f8 <__mdiff+0x118>)
 800d63c:	e7e4      	b.n	800d608 <__mdiff+0x28>
 800d63e:	f100 0814 	add.w	r8, r0, #20
 800d642:	f8da 7010 	ldr.w	r7, [sl, #16]
 800d646:	60c5      	str	r5, [r0, #12]
 800d648:	f04f 0c00 	mov.w	ip, #0
 800d64c:	f10a 0514 	add.w	r5, sl, #20
 800d650:	f10a 0010 	add.w	r0, sl, #16
 800d654:	46c2      	mov	sl, r8
 800d656:	6926      	ldr	r6, [r4, #16]
 800d658:	f104 0914 	add.w	r9, r4, #20
 800d65c:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800d660:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d664:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800d668:	f859 3b04 	ldr.w	r3, [r9], #4
 800d66c:	fa1f f18b 	uxth.w	r1, fp
 800d670:	4461      	add	r1, ip
 800d672:	fa1f fc83 	uxth.w	ip, r3
 800d676:	0c1b      	lsrs	r3, r3, #16
 800d678:	eba1 010c 	sub.w	r1, r1, ip
 800d67c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d680:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800d684:	b289      	uxth	r1, r1
 800d686:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800d68a:	454e      	cmp	r6, r9
 800d68c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800d690:	f84a 3b04 	str.w	r3, [sl], #4
 800d694:	d8e6      	bhi.n	800d664 <__mdiff+0x84>
 800d696:	1b33      	subs	r3, r6, r4
 800d698:	3b15      	subs	r3, #21
 800d69a:	f023 0303 	bic.w	r3, r3, #3
 800d69e:	3415      	adds	r4, #21
 800d6a0:	3304      	adds	r3, #4
 800d6a2:	42a6      	cmp	r6, r4
 800d6a4:	bf38      	it	cc
 800d6a6:	2304      	movcc	r3, #4
 800d6a8:	441d      	add	r5, r3
 800d6aa:	4443      	add	r3, r8
 800d6ac:	461e      	mov	r6, r3
 800d6ae:	462c      	mov	r4, r5
 800d6b0:	4574      	cmp	r4, lr
 800d6b2:	d30e      	bcc.n	800d6d2 <__mdiff+0xf2>
 800d6b4:	f10e 0103 	add.w	r1, lr, #3
 800d6b8:	1b49      	subs	r1, r1, r5
 800d6ba:	f021 0103 	bic.w	r1, r1, #3
 800d6be:	3d03      	subs	r5, #3
 800d6c0:	45ae      	cmp	lr, r5
 800d6c2:	bf38      	it	cc
 800d6c4:	2100      	movcc	r1, #0
 800d6c6:	4419      	add	r1, r3
 800d6c8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800d6cc:	b18b      	cbz	r3, 800d6f2 <__mdiff+0x112>
 800d6ce:	6117      	str	r7, [r2, #16]
 800d6d0:	e7a0      	b.n	800d614 <__mdiff+0x34>
 800d6d2:	f854 8b04 	ldr.w	r8, [r4], #4
 800d6d6:	fa1f f188 	uxth.w	r1, r8
 800d6da:	4461      	add	r1, ip
 800d6dc:	1408      	asrs	r0, r1, #16
 800d6de:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800d6e2:	b289      	uxth	r1, r1
 800d6e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d6e8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d6ec:	f846 1b04 	str.w	r1, [r6], #4
 800d6f0:	e7de      	b.n	800d6b0 <__mdiff+0xd0>
 800d6f2:	3f01      	subs	r7, #1
 800d6f4:	e7e8      	b.n	800d6c8 <__mdiff+0xe8>
 800d6f6:	bf00      	nop
 800d6f8:	08010725 	.word	0x08010725
 800d6fc:	08010795 	.word	0x08010795

0800d700 <__d2b>:
 800d700:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800d704:	2101      	movs	r1, #1
 800d706:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800d70a:	4690      	mov	r8, r2
 800d70c:	461d      	mov	r5, r3
 800d70e:	f7ff fd1f 	bl	800d150 <_Balloc>
 800d712:	4604      	mov	r4, r0
 800d714:	b930      	cbnz	r0, 800d724 <__d2b+0x24>
 800d716:	4602      	mov	r2, r0
 800d718:	f240 310a 	movw	r1, #778	; 0x30a
 800d71c:	4b24      	ldr	r3, [pc, #144]	; (800d7b0 <__d2b+0xb0>)
 800d71e:	4825      	ldr	r0, [pc, #148]	; (800d7b4 <__d2b+0xb4>)
 800d720:	f001 f888 	bl	800e834 <__assert_func>
 800d724:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800d728:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800d72c:	bb2d      	cbnz	r5, 800d77a <__d2b+0x7a>
 800d72e:	9301      	str	r3, [sp, #4]
 800d730:	f1b8 0300 	subs.w	r3, r8, #0
 800d734:	d026      	beq.n	800d784 <__d2b+0x84>
 800d736:	4668      	mov	r0, sp
 800d738:	9300      	str	r3, [sp, #0]
 800d73a:	f7ff fda1 	bl	800d280 <__lo0bits>
 800d73e:	9900      	ldr	r1, [sp, #0]
 800d740:	b1f0      	cbz	r0, 800d780 <__d2b+0x80>
 800d742:	9a01      	ldr	r2, [sp, #4]
 800d744:	f1c0 0320 	rsb	r3, r0, #32
 800d748:	fa02 f303 	lsl.w	r3, r2, r3
 800d74c:	430b      	orrs	r3, r1
 800d74e:	40c2      	lsrs	r2, r0
 800d750:	6163      	str	r3, [r4, #20]
 800d752:	9201      	str	r2, [sp, #4]
 800d754:	9b01      	ldr	r3, [sp, #4]
 800d756:	2b00      	cmp	r3, #0
 800d758:	bf14      	ite	ne
 800d75a:	2102      	movne	r1, #2
 800d75c:	2101      	moveq	r1, #1
 800d75e:	61a3      	str	r3, [r4, #24]
 800d760:	6121      	str	r1, [r4, #16]
 800d762:	b1c5      	cbz	r5, 800d796 <__d2b+0x96>
 800d764:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d768:	4405      	add	r5, r0
 800d76a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d76e:	603d      	str	r5, [r7, #0]
 800d770:	6030      	str	r0, [r6, #0]
 800d772:	4620      	mov	r0, r4
 800d774:	b002      	add	sp, #8
 800d776:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d77a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d77e:	e7d6      	b.n	800d72e <__d2b+0x2e>
 800d780:	6161      	str	r1, [r4, #20]
 800d782:	e7e7      	b.n	800d754 <__d2b+0x54>
 800d784:	a801      	add	r0, sp, #4
 800d786:	f7ff fd7b 	bl	800d280 <__lo0bits>
 800d78a:	2101      	movs	r1, #1
 800d78c:	9b01      	ldr	r3, [sp, #4]
 800d78e:	6121      	str	r1, [r4, #16]
 800d790:	6163      	str	r3, [r4, #20]
 800d792:	3020      	adds	r0, #32
 800d794:	e7e5      	b.n	800d762 <__d2b+0x62>
 800d796:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800d79a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d79e:	6038      	str	r0, [r7, #0]
 800d7a0:	6918      	ldr	r0, [r3, #16]
 800d7a2:	f7ff fd4d 	bl	800d240 <__hi0bits>
 800d7a6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800d7aa:	6031      	str	r1, [r6, #0]
 800d7ac:	e7e1      	b.n	800d772 <__d2b+0x72>
 800d7ae:	bf00      	nop
 800d7b0:	08010725 	.word	0x08010725
 800d7b4:	08010795 	.word	0x08010795

0800d7b8 <_realloc_r>:
 800d7b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7bc:	460c      	mov	r4, r1
 800d7be:	4681      	mov	r9, r0
 800d7c0:	4611      	mov	r1, r2
 800d7c2:	b924      	cbnz	r4, 800d7ce <_realloc_r+0x16>
 800d7c4:	b003      	add	sp, #12
 800d7c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7ca:	f7fb b9f1 	b.w	8008bb0 <_malloc_r>
 800d7ce:	9201      	str	r2, [sp, #4]
 800d7d0:	f7fb fc38 	bl	8009044 <__malloc_lock>
 800d7d4:	9901      	ldr	r1, [sp, #4]
 800d7d6:	f101 080b 	add.w	r8, r1, #11
 800d7da:	f1b8 0f16 	cmp.w	r8, #22
 800d7de:	d90b      	bls.n	800d7f8 <_realloc_r+0x40>
 800d7e0:	f038 0807 	bics.w	r8, r8, #7
 800d7e4:	d50a      	bpl.n	800d7fc <_realloc_r+0x44>
 800d7e6:	230c      	movs	r3, #12
 800d7e8:	f04f 0b00 	mov.w	fp, #0
 800d7ec:	f8c9 3000 	str.w	r3, [r9]
 800d7f0:	4658      	mov	r0, fp
 800d7f2:	b003      	add	sp, #12
 800d7f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7f8:	f04f 0810 	mov.w	r8, #16
 800d7fc:	4588      	cmp	r8, r1
 800d7fe:	d3f2      	bcc.n	800d7e6 <_realloc_r+0x2e>
 800d800:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800d804:	f1a4 0a08 	sub.w	sl, r4, #8
 800d808:	f025 0603 	bic.w	r6, r5, #3
 800d80c:	45b0      	cmp	r8, r6
 800d80e:	f340 8173 	ble.w	800daf8 <_realloc_r+0x340>
 800d812:	48aa      	ldr	r0, [pc, #680]	; (800dabc <_realloc_r+0x304>)
 800d814:	eb0a 0306 	add.w	r3, sl, r6
 800d818:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800d81c:	685a      	ldr	r2, [r3, #4]
 800d81e:	459c      	cmp	ip, r3
 800d820:	9001      	str	r0, [sp, #4]
 800d822:	d005      	beq.n	800d830 <_realloc_r+0x78>
 800d824:	f022 0001 	bic.w	r0, r2, #1
 800d828:	4418      	add	r0, r3
 800d82a:	6840      	ldr	r0, [r0, #4]
 800d82c:	07c7      	lsls	r7, r0, #31
 800d82e:	d427      	bmi.n	800d880 <_realloc_r+0xc8>
 800d830:	f022 0203 	bic.w	r2, r2, #3
 800d834:	459c      	cmp	ip, r3
 800d836:	eb06 0702 	add.w	r7, r6, r2
 800d83a:	d119      	bne.n	800d870 <_realloc_r+0xb8>
 800d83c:	f108 0010 	add.w	r0, r8, #16
 800d840:	42b8      	cmp	r0, r7
 800d842:	dc1f      	bgt.n	800d884 <_realloc_r+0xcc>
 800d844:	9a01      	ldr	r2, [sp, #4]
 800d846:	eba7 0708 	sub.w	r7, r7, r8
 800d84a:	eb0a 0308 	add.w	r3, sl, r8
 800d84e:	f047 0701 	orr.w	r7, r7, #1
 800d852:	6093      	str	r3, [r2, #8]
 800d854:	605f      	str	r7, [r3, #4]
 800d856:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800d85a:	4648      	mov	r0, r9
 800d85c:	f003 0301 	and.w	r3, r3, #1
 800d860:	ea43 0308 	orr.w	r3, r3, r8
 800d864:	f844 3c04 	str.w	r3, [r4, #-4]
 800d868:	f7fb fbf2 	bl	8009050 <__malloc_unlock>
 800d86c:	46a3      	mov	fp, r4
 800d86e:	e7bf      	b.n	800d7f0 <_realloc_r+0x38>
 800d870:	45b8      	cmp	r8, r7
 800d872:	dc07      	bgt.n	800d884 <_realloc_r+0xcc>
 800d874:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800d878:	60da      	str	r2, [r3, #12]
 800d87a:	6093      	str	r3, [r2, #8]
 800d87c:	4655      	mov	r5, sl
 800d87e:	e080      	b.n	800d982 <_realloc_r+0x1ca>
 800d880:	2200      	movs	r2, #0
 800d882:	4613      	mov	r3, r2
 800d884:	07e8      	lsls	r0, r5, #31
 800d886:	f100 80e8 	bmi.w	800da5a <_realloc_r+0x2a2>
 800d88a:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800d88e:	ebaa 0505 	sub.w	r5, sl, r5
 800d892:	6868      	ldr	r0, [r5, #4]
 800d894:	f020 0003 	bic.w	r0, r0, #3
 800d898:	eb00 0b06 	add.w	fp, r0, r6
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	f000 80a7 	beq.w	800d9f0 <_realloc_r+0x238>
 800d8a2:	459c      	cmp	ip, r3
 800d8a4:	eb02 070b 	add.w	r7, r2, fp
 800d8a8:	d14b      	bne.n	800d942 <_realloc_r+0x18a>
 800d8aa:	f108 0310 	add.w	r3, r8, #16
 800d8ae:	42bb      	cmp	r3, r7
 800d8b0:	f300 809e 	bgt.w	800d9f0 <_realloc_r+0x238>
 800d8b4:	46ab      	mov	fp, r5
 800d8b6:	68eb      	ldr	r3, [r5, #12]
 800d8b8:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800d8bc:	60d3      	str	r3, [r2, #12]
 800d8be:	609a      	str	r2, [r3, #8]
 800d8c0:	1f32      	subs	r2, r6, #4
 800d8c2:	2a24      	cmp	r2, #36	; 0x24
 800d8c4:	d838      	bhi.n	800d938 <_realloc_r+0x180>
 800d8c6:	2a13      	cmp	r2, #19
 800d8c8:	d934      	bls.n	800d934 <_realloc_r+0x17c>
 800d8ca:	6823      	ldr	r3, [r4, #0]
 800d8cc:	2a1b      	cmp	r2, #27
 800d8ce:	60ab      	str	r3, [r5, #8]
 800d8d0:	6863      	ldr	r3, [r4, #4]
 800d8d2:	60eb      	str	r3, [r5, #12]
 800d8d4:	d81b      	bhi.n	800d90e <_realloc_r+0x156>
 800d8d6:	3408      	adds	r4, #8
 800d8d8:	f105 0310 	add.w	r3, r5, #16
 800d8dc:	6822      	ldr	r2, [r4, #0]
 800d8de:	601a      	str	r2, [r3, #0]
 800d8e0:	6862      	ldr	r2, [r4, #4]
 800d8e2:	605a      	str	r2, [r3, #4]
 800d8e4:	68a2      	ldr	r2, [r4, #8]
 800d8e6:	609a      	str	r2, [r3, #8]
 800d8e8:	9a01      	ldr	r2, [sp, #4]
 800d8ea:	eba7 0708 	sub.w	r7, r7, r8
 800d8ee:	eb05 0308 	add.w	r3, r5, r8
 800d8f2:	f047 0701 	orr.w	r7, r7, #1
 800d8f6:	6093      	str	r3, [r2, #8]
 800d8f8:	605f      	str	r7, [r3, #4]
 800d8fa:	686b      	ldr	r3, [r5, #4]
 800d8fc:	f003 0301 	and.w	r3, r3, #1
 800d900:	ea43 0308 	orr.w	r3, r3, r8
 800d904:	606b      	str	r3, [r5, #4]
 800d906:	4648      	mov	r0, r9
 800d908:	f7fb fba2 	bl	8009050 <__malloc_unlock>
 800d90c:	e770      	b.n	800d7f0 <_realloc_r+0x38>
 800d90e:	68a3      	ldr	r3, [r4, #8]
 800d910:	2a24      	cmp	r2, #36	; 0x24
 800d912:	612b      	str	r3, [r5, #16]
 800d914:	68e3      	ldr	r3, [r4, #12]
 800d916:	bf18      	it	ne
 800d918:	3410      	addne	r4, #16
 800d91a:	616b      	str	r3, [r5, #20]
 800d91c:	bf09      	itett	eq
 800d91e:	6923      	ldreq	r3, [r4, #16]
 800d920:	f105 0318 	addne.w	r3, r5, #24
 800d924:	61ab      	streq	r3, [r5, #24]
 800d926:	6962      	ldreq	r2, [r4, #20]
 800d928:	bf02      	ittt	eq
 800d92a:	f105 0320 	addeq.w	r3, r5, #32
 800d92e:	61ea      	streq	r2, [r5, #28]
 800d930:	3418      	addeq	r4, #24
 800d932:	e7d3      	b.n	800d8dc <_realloc_r+0x124>
 800d934:	465b      	mov	r3, fp
 800d936:	e7d1      	b.n	800d8dc <_realloc_r+0x124>
 800d938:	4621      	mov	r1, r4
 800d93a:	4658      	mov	r0, fp
 800d93c:	f7ff fbee 	bl	800d11c <memmove>
 800d940:	e7d2      	b.n	800d8e8 <_realloc_r+0x130>
 800d942:	45b8      	cmp	r8, r7
 800d944:	dc54      	bgt.n	800d9f0 <_realloc_r+0x238>
 800d946:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800d94a:	4628      	mov	r0, r5
 800d94c:	60da      	str	r2, [r3, #12]
 800d94e:	6093      	str	r3, [r2, #8]
 800d950:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800d954:	68eb      	ldr	r3, [r5, #12]
 800d956:	60d3      	str	r3, [r2, #12]
 800d958:	609a      	str	r2, [r3, #8]
 800d95a:	1f32      	subs	r2, r6, #4
 800d95c:	2a24      	cmp	r2, #36	; 0x24
 800d95e:	d843      	bhi.n	800d9e8 <_realloc_r+0x230>
 800d960:	2a13      	cmp	r2, #19
 800d962:	d908      	bls.n	800d976 <_realloc_r+0x1be>
 800d964:	6823      	ldr	r3, [r4, #0]
 800d966:	2a1b      	cmp	r2, #27
 800d968:	60ab      	str	r3, [r5, #8]
 800d96a:	6863      	ldr	r3, [r4, #4]
 800d96c:	60eb      	str	r3, [r5, #12]
 800d96e:	d828      	bhi.n	800d9c2 <_realloc_r+0x20a>
 800d970:	3408      	adds	r4, #8
 800d972:	f105 0010 	add.w	r0, r5, #16
 800d976:	6823      	ldr	r3, [r4, #0]
 800d978:	6003      	str	r3, [r0, #0]
 800d97a:	6863      	ldr	r3, [r4, #4]
 800d97c:	6043      	str	r3, [r0, #4]
 800d97e:	68a3      	ldr	r3, [r4, #8]
 800d980:	6083      	str	r3, [r0, #8]
 800d982:	686a      	ldr	r2, [r5, #4]
 800d984:	eba7 0008 	sub.w	r0, r7, r8
 800d988:	280f      	cmp	r0, #15
 800d98a:	f002 0201 	and.w	r2, r2, #1
 800d98e:	eb05 0307 	add.w	r3, r5, r7
 800d992:	f240 80b3 	bls.w	800dafc <_realloc_r+0x344>
 800d996:	eb05 0108 	add.w	r1, r5, r8
 800d99a:	ea48 0202 	orr.w	r2, r8, r2
 800d99e:	f040 0001 	orr.w	r0, r0, #1
 800d9a2:	606a      	str	r2, [r5, #4]
 800d9a4:	6048      	str	r0, [r1, #4]
 800d9a6:	685a      	ldr	r2, [r3, #4]
 800d9a8:	4648      	mov	r0, r9
 800d9aa:	f042 0201 	orr.w	r2, r2, #1
 800d9ae:	605a      	str	r2, [r3, #4]
 800d9b0:	3108      	adds	r1, #8
 800d9b2:	f7ff f8f9 	bl	800cba8 <_free_r>
 800d9b6:	4648      	mov	r0, r9
 800d9b8:	f7fb fb4a 	bl	8009050 <__malloc_unlock>
 800d9bc:	f105 0b08 	add.w	fp, r5, #8
 800d9c0:	e716      	b.n	800d7f0 <_realloc_r+0x38>
 800d9c2:	68a3      	ldr	r3, [r4, #8]
 800d9c4:	2a24      	cmp	r2, #36	; 0x24
 800d9c6:	612b      	str	r3, [r5, #16]
 800d9c8:	68e3      	ldr	r3, [r4, #12]
 800d9ca:	bf18      	it	ne
 800d9cc:	f105 0018 	addne.w	r0, r5, #24
 800d9d0:	616b      	str	r3, [r5, #20]
 800d9d2:	bf09      	itett	eq
 800d9d4:	6923      	ldreq	r3, [r4, #16]
 800d9d6:	3410      	addne	r4, #16
 800d9d8:	61ab      	streq	r3, [r5, #24]
 800d9da:	6963      	ldreq	r3, [r4, #20]
 800d9dc:	bf02      	ittt	eq
 800d9de:	f105 0020 	addeq.w	r0, r5, #32
 800d9e2:	61eb      	streq	r3, [r5, #28]
 800d9e4:	3418      	addeq	r4, #24
 800d9e6:	e7c6      	b.n	800d976 <_realloc_r+0x1be>
 800d9e8:	4621      	mov	r1, r4
 800d9ea:	f7ff fb97 	bl	800d11c <memmove>
 800d9ee:	e7c8      	b.n	800d982 <_realloc_r+0x1ca>
 800d9f0:	45d8      	cmp	r8, fp
 800d9f2:	dc32      	bgt.n	800da5a <_realloc_r+0x2a2>
 800d9f4:	4628      	mov	r0, r5
 800d9f6:	68eb      	ldr	r3, [r5, #12]
 800d9f8:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800d9fc:	60d3      	str	r3, [r2, #12]
 800d9fe:	609a      	str	r2, [r3, #8]
 800da00:	1f32      	subs	r2, r6, #4
 800da02:	2a24      	cmp	r2, #36	; 0x24
 800da04:	d825      	bhi.n	800da52 <_realloc_r+0x29a>
 800da06:	2a13      	cmp	r2, #19
 800da08:	d908      	bls.n	800da1c <_realloc_r+0x264>
 800da0a:	6823      	ldr	r3, [r4, #0]
 800da0c:	2a1b      	cmp	r2, #27
 800da0e:	60ab      	str	r3, [r5, #8]
 800da10:	6863      	ldr	r3, [r4, #4]
 800da12:	60eb      	str	r3, [r5, #12]
 800da14:	d80a      	bhi.n	800da2c <_realloc_r+0x274>
 800da16:	3408      	adds	r4, #8
 800da18:	f105 0010 	add.w	r0, r5, #16
 800da1c:	6823      	ldr	r3, [r4, #0]
 800da1e:	6003      	str	r3, [r0, #0]
 800da20:	6863      	ldr	r3, [r4, #4]
 800da22:	6043      	str	r3, [r0, #4]
 800da24:	68a3      	ldr	r3, [r4, #8]
 800da26:	6083      	str	r3, [r0, #8]
 800da28:	465f      	mov	r7, fp
 800da2a:	e7aa      	b.n	800d982 <_realloc_r+0x1ca>
 800da2c:	68a3      	ldr	r3, [r4, #8]
 800da2e:	2a24      	cmp	r2, #36	; 0x24
 800da30:	612b      	str	r3, [r5, #16]
 800da32:	68e3      	ldr	r3, [r4, #12]
 800da34:	bf18      	it	ne
 800da36:	f105 0018 	addne.w	r0, r5, #24
 800da3a:	616b      	str	r3, [r5, #20]
 800da3c:	bf09      	itett	eq
 800da3e:	6923      	ldreq	r3, [r4, #16]
 800da40:	3410      	addne	r4, #16
 800da42:	61ab      	streq	r3, [r5, #24]
 800da44:	6963      	ldreq	r3, [r4, #20]
 800da46:	bf02      	ittt	eq
 800da48:	f105 0020 	addeq.w	r0, r5, #32
 800da4c:	61eb      	streq	r3, [r5, #28]
 800da4e:	3418      	addeq	r4, #24
 800da50:	e7e4      	b.n	800da1c <_realloc_r+0x264>
 800da52:	4621      	mov	r1, r4
 800da54:	f7ff fb62 	bl	800d11c <memmove>
 800da58:	e7e6      	b.n	800da28 <_realloc_r+0x270>
 800da5a:	4648      	mov	r0, r9
 800da5c:	f7fb f8a8 	bl	8008bb0 <_malloc_r>
 800da60:	4683      	mov	fp, r0
 800da62:	2800      	cmp	r0, #0
 800da64:	f43f af4f 	beq.w	800d906 <_realloc_r+0x14e>
 800da68:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800da6c:	f1a0 0208 	sub.w	r2, r0, #8
 800da70:	f023 0301 	bic.w	r3, r3, #1
 800da74:	4453      	add	r3, sl
 800da76:	4293      	cmp	r3, r2
 800da78:	d105      	bne.n	800da86 <_realloc_r+0x2ce>
 800da7a:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800da7e:	f027 0703 	bic.w	r7, r7, #3
 800da82:	4437      	add	r7, r6
 800da84:	e6fa      	b.n	800d87c <_realloc_r+0xc4>
 800da86:	1f32      	subs	r2, r6, #4
 800da88:	2a24      	cmp	r2, #36	; 0x24
 800da8a:	d831      	bhi.n	800daf0 <_realloc_r+0x338>
 800da8c:	2a13      	cmp	r2, #19
 800da8e:	d92c      	bls.n	800daea <_realloc_r+0x332>
 800da90:	6823      	ldr	r3, [r4, #0]
 800da92:	2a1b      	cmp	r2, #27
 800da94:	6003      	str	r3, [r0, #0]
 800da96:	6863      	ldr	r3, [r4, #4]
 800da98:	6043      	str	r3, [r0, #4]
 800da9a:	d811      	bhi.n	800dac0 <_realloc_r+0x308>
 800da9c:	f104 0208 	add.w	r2, r4, #8
 800daa0:	f100 0308 	add.w	r3, r0, #8
 800daa4:	6811      	ldr	r1, [r2, #0]
 800daa6:	6019      	str	r1, [r3, #0]
 800daa8:	6851      	ldr	r1, [r2, #4]
 800daaa:	6059      	str	r1, [r3, #4]
 800daac:	6892      	ldr	r2, [r2, #8]
 800daae:	609a      	str	r2, [r3, #8]
 800dab0:	4621      	mov	r1, r4
 800dab2:	4648      	mov	r0, r9
 800dab4:	f7ff f878 	bl	800cba8 <_free_r>
 800dab8:	e725      	b.n	800d906 <_realloc_r+0x14e>
 800daba:	bf00      	nop
 800dabc:	20000490 	.word	0x20000490
 800dac0:	68a3      	ldr	r3, [r4, #8]
 800dac2:	2a24      	cmp	r2, #36	; 0x24
 800dac4:	6083      	str	r3, [r0, #8]
 800dac6:	68e3      	ldr	r3, [r4, #12]
 800dac8:	bf18      	it	ne
 800daca:	f104 0210 	addne.w	r2, r4, #16
 800dace:	60c3      	str	r3, [r0, #12]
 800dad0:	bf09      	itett	eq
 800dad2:	6923      	ldreq	r3, [r4, #16]
 800dad4:	f100 0310 	addne.w	r3, r0, #16
 800dad8:	6103      	streq	r3, [r0, #16]
 800dada:	6961      	ldreq	r1, [r4, #20]
 800dadc:	bf02      	ittt	eq
 800dade:	f104 0218 	addeq.w	r2, r4, #24
 800dae2:	f100 0318 	addeq.w	r3, r0, #24
 800dae6:	6141      	streq	r1, [r0, #20]
 800dae8:	e7dc      	b.n	800daa4 <_realloc_r+0x2ec>
 800daea:	4603      	mov	r3, r0
 800daec:	4622      	mov	r2, r4
 800daee:	e7d9      	b.n	800daa4 <_realloc_r+0x2ec>
 800daf0:	4621      	mov	r1, r4
 800daf2:	f7ff fb13 	bl	800d11c <memmove>
 800daf6:	e7db      	b.n	800dab0 <_realloc_r+0x2f8>
 800daf8:	4637      	mov	r7, r6
 800dafa:	e6bf      	b.n	800d87c <_realloc_r+0xc4>
 800dafc:	4317      	orrs	r7, r2
 800dafe:	606f      	str	r7, [r5, #4]
 800db00:	685a      	ldr	r2, [r3, #4]
 800db02:	f042 0201 	orr.w	r2, r2, #1
 800db06:	605a      	str	r2, [r3, #4]
 800db08:	e755      	b.n	800d9b6 <_realloc_r+0x1fe>
 800db0a:	bf00      	nop

0800db0c <frexp>:
 800db0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db0e:	4617      	mov	r7, r2
 800db10:	2200      	movs	r2, #0
 800db12:	603a      	str	r2, [r7, #0]
 800db14:	4a14      	ldr	r2, [pc, #80]	; (800db68 <frexp+0x5c>)
 800db16:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800db1a:	4296      	cmp	r6, r2
 800db1c:	4604      	mov	r4, r0
 800db1e:	460d      	mov	r5, r1
 800db20:	460b      	mov	r3, r1
 800db22:	dc1e      	bgt.n	800db62 <frexp+0x56>
 800db24:	4602      	mov	r2, r0
 800db26:	4332      	orrs	r2, r6
 800db28:	d01b      	beq.n	800db62 <frexp+0x56>
 800db2a:	4a10      	ldr	r2, [pc, #64]	; (800db6c <frexp+0x60>)
 800db2c:	400a      	ands	r2, r1
 800db2e:	b952      	cbnz	r2, 800db46 <frexp+0x3a>
 800db30:	2200      	movs	r2, #0
 800db32:	4b0f      	ldr	r3, [pc, #60]	; (800db70 <frexp+0x64>)
 800db34:	f7f2 fcd0 	bl	80004d8 <__aeabi_dmul>
 800db38:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800db3c:	4604      	mov	r4, r0
 800db3e:	460b      	mov	r3, r1
 800db40:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800db44:	603a      	str	r2, [r7, #0]
 800db46:	683a      	ldr	r2, [r7, #0]
 800db48:	1536      	asrs	r6, r6, #20
 800db4a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800db4e:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800db52:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800db56:	4416      	add	r6, r2
 800db58:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800db5c:	603e      	str	r6, [r7, #0]
 800db5e:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800db62:	4620      	mov	r0, r4
 800db64:	4629      	mov	r1, r5
 800db66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db68:	7fefffff 	.word	0x7fefffff
 800db6c:	7ff00000 	.word	0x7ff00000
 800db70:	43500000 	.word	0x43500000

0800db74 <__sread>:
 800db74:	b510      	push	{r4, lr}
 800db76:	460c      	mov	r4, r1
 800db78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db7c:	f000 ffd6 	bl	800eb2c <_read_r>
 800db80:	2800      	cmp	r0, #0
 800db82:	bfab      	itete	ge
 800db84:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800db86:	89a3      	ldrhlt	r3, [r4, #12]
 800db88:	181b      	addge	r3, r3, r0
 800db8a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800db8e:	bfac      	ite	ge
 800db90:	6523      	strge	r3, [r4, #80]	; 0x50
 800db92:	81a3      	strhlt	r3, [r4, #12]
 800db94:	bd10      	pop	{r4, pc}

0800db96 <__swrite>:
 800db96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db9a:	461f      	mov	r7, r3
 800db9c:	898b      	ldrh	r3, [r1, #12]
 800db9e:	4605      	mov	r5, r0
 800dba0:	05db      	lsls	r3, r3, #23
 800dba2:	460c      	mov	r4, r1
 800dba4:	4616      	mov	r6, r2
 800dba6:	d505      	bpl.n	800dbb4 <__swrite+0x1e>
 800dba8:	2302      	movs	r3, #2
 800dbaa:	2200      	movs	r2, #0
 800dbac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dbb0:	f000 ff98 	bl	800eae4 <_lseek_r>
 800dbb4:	89a3      	ldrh	r3, [r4, #12]
 800dbb6:	4632      	mov	r2, r6
 800dbb8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dbbc:	81a3      	strh	r3, [r4, #12]
 800dbbe:	4628      	mov	r0, r5
 800dbc0:	463b      	mov	r3, r7
 800dbc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dbc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dbca:	f000 bde1 	b.w	800e790 <_write_r>

0800dbce <__sseek>:
 800dbce:	b510      	push	{r4, lr}
 800dbd0:	460c      	mov	r4, r1
 800dbd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dbd6:	f000 ff85 	bl	800eae4 <_lseek_r>
 800dbda:	1c43      	adds	r3, r0, #1
 800dbdc:	89a3      	ldrh	r3, [r4, #12]
 800dbde:	bf15      	itete	ne
 800dbe0:	6520      	strne	r0, [r4, #80]	; 0x50
 800dbe2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800dbe6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800dbea:	81a3      	strheq	r3, [r4, #12]
 800dbec:	bf18      	it	ne
 800dbee:	81a3      	strhne	r3, [r4, #12]
 800dbf0:	bd10      	pop	{r4, pc}

0800dbf2 <__sclose>:
 800dbf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dbf6:	f000 be69 	b.w	800e8cc <_close_r>

0800dbfa <strncpy>:
 800dbfa:	4603      	mov	r3, r0
 800dbfc:	b510      	push	{r4, lr}
 800dbfe:	3901      	subs	r1, #1
 800dc00:	b132      	cbz	r2, 800dc10 <strncpy+0x16>
 800dc02:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800dc06:	3a01      	subs	r2, #1
 800dc08:	f803 4b01 	strb.w	r4, [r3], #1
 800dc0c:	2c00      	cmp	r4, #0
 800dc0e:	d1f7      	bne.n	800dc00 <strncpy+0x6>
 800dc10:	2100      	movs	r1, #0
 800dc12:	441a      	add	r2, r3
 800dc14:	4293      	cmp	r3, r2
 800dc16:	d100      	bne.n	800dc1a <strncpy+0x20>
 800dc18:	bd10      	pop	{r4, pc}
 800dc1a:	f803 1b01 	strb.w	r1, [r3], #1
 800dc1e:	e7f9      	b.n	800dc14 <strncpy+0x1a>

0800dc20 <__ssprint_r>:
 800dc20:	6893      	ldr	r3, [r2, #8]
 800dc22:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc26:	4680      	mov	r8, r0
 800dc28:	460c      	mov	r4, r1
 800dc2a:	4617      	mov	r7, r2
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	d061      	beq.n	800dcf4 <__ssprint_r+0xd4>
 800dc30:	2300      	movs	r3, #0
 800dc32:	469b      	mov	fp, r3
 800dc34:	f8d2 a000 	ldr.w	sl, [r2]
 800dc38:	9301      	str	r3, [sp, #4]
 800dc3a:	f1bb 0f00 	cmp.w	fp, #0
 800dc3e:	d02b      	beq.n	800dc98 <__ssprint_r+0x78>
 800dc40:	68a6      	ldr	r6, [r4, #8]
 800dc42:	45b3      	cmp	fp, r6
 800dc44:	d342      	bcc.n	800dccc <__ssprint_r+0xac>
 800dc46:	89a2      	ldrh	r2, [r4, #12]
 800dc48:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dc4c:	d03e      	beq.n	800dccc <__ssprint_r+0xac>
 800dc4e:	6825      	ldr	r5, [r4, #0]
 800dc50:	6921      	ldr	r1, [r4, #16]
 800dc52:	eba5 0901 	sub.w	r9, r5, r1
 800dc56:	6965      	ldr	r5, [r4, #20]
 800dc58:	f109 0001 	add.w	r0, r9, #1
 800dc5c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dc60:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dc64:	106d      	asrs	r5, r5, #1
 800dc66:	4458      	add	r0, fp
 800dc68:	4285      	cmp	r5, r0
 800dc6a:	bf38      	it	cc
 800dc6c:	4605      	movcc	r5, r0
 800dc6e:	0553      	lsls	r3, r2, #21
 800dc70:	d545      	bpl.n	800dcfe <__ssprint_r+0xde>
 800dc72:	4629      	mov	r1, r5
 800dc74:	4640      	mov	r0, r8
 800dc76:	f7fa ff9b 	bl	8008bb0 <_malloc_r>
 800dc7a:	4606      	mov	r6, r0
 800dc7c:	b9a0      	cbnz	r0, 800dca8 <__ssprint_r+0x88>
 800dc7e:	230c      	movs	r3, #12
 800dc80:	f8c8 3000 	str.w	r3, [r8]
 800dc84:	89a3      	ldrh	r3, [r4, #12]
 800dc86:	f04f 30ff 	mov.w	r0, #4294967295
 800dc8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc8e:	81a3      	strh	r3, [r4, #12]
 800dc90:	2300      	movs	r3, #0
 800dc92:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800dc96:	e02f      	b.n	800dcf8 <__ssprint_r+0xd8>
 800dc98:	f8da 3000 	ldr.w	r3, [sl]
 800dc9c:	f8da b004 	ldr.w	fp, [sl, #4]
 800dca0:	9301      	str	r3, [sp, #4]
 800dca2:	f10a 0a08 	add.w	sl, sl, #8
 800dca6:	e7c8      	b.n	800dc3a <__ssprint_r+0x1a>
 800dca8:	464a      	mov	r2, r9
 800dcaa:	6921      	ldr	r1, [r4, #16]
 800dcac:	f7ff fa28 	bl	800d100 <memcpy>
 800dcb0:	89a2      	ldrh	r2, [r4, #12]
 800dcb2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800dcb6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800dcba:	81a2      	strh	r2, [r4, #12]
 800dcbc:	6126      	str	r6, [r4, #16]
 800dcbe:	444e      	add	r6, r9
 800dcc0:	6026      	str	r6, [r4, #0]
 800dcc2:	465e      	mov	r6, fp
 800dcc4:	6165      	str	r5, [r4, #20]
 800dcc6:	eba5 0509 	sub.w	r5, r5, r9
 800dcca:	60a5      	str	r5, [r4, #8]
 800dccc:	455e      	cmp	r6, fp
 800dcce:	bf28      	it	cs
 800dcd0:	465e      	movcs	r6, fp
 800dcd2:	9901      	ldr	r1, [sp, #4]
 800dcd4:	4632      	mov	r2, r6
 800dcd6:	6820      	ldr	r0, [r4, #0]
 800dcd8:	f7ff fa20 	bl	800d11c <memmove>
 800dcdc:	68a2      	ldr	r2, [r4, #8]
 800dcde:	1b92      	subs	r2, r2, r6
 800dce0:	60a2      	str	r2, [r4, #8]
 800dce2:	6822      	ldr	r2, [r4, #0]
 800dce4:	4432      	add	r2, r6
 800dce6:	6022      	str	r2, [r4, #0]
 800dce8:	68ba      	ldr	r2, [r7, #8]
 800dcea:	eba2 030b 	sub.w	r3, r2, fp
 800dcee:	60bb      	str	r3, [r7, #8]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d1d1      	bne.n	800dc98 <__ssprint_r+0x78>
 800dcf4:	2000      	movs	r0, #0
 800dcf6:	6078      	str	r0, [r7, #4]
 800dcf8:	b003      	add	sp, #12
 800dcfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcfe:	462a      	mov	r2, r5
 800dd00:	4640      	mov	r0, r8
 800dd02:	f7ff fd59 	bl	800d7b8 <_realloc_r>
 800dd06:	4606      	mov	r6, r0
 800dd08:	2800      	cmp	r0, #0
 800dd0a:	d1d7      	bne.n	800dcbc <__ssprint_r+0x9c>
 800dd0c:	4640      	mov	r0, r8
 800dd0e:	6921      	ldr	r1, [r4, #16]
 800dd10:	f7fe ff4a 	bl	800cba8 <_free_r>
 800dd14:	e7b3      	b.n	800dc7e <__ssprint_r+0x5e>

0800dd16 <__sprint_r>:
 800dd16:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd1a:	6893      	ldr	r3, [r2, #8]
 800dd1c:	4680      	mov	r8, r0
 800dd1e:	460f      	mov	r7, r1
 800dd20:	4614      	mov	r4, r2
 800dd22:	b91b      	cbnz	r3, 800dd2c <__sprint_r+0x16>
 800dd24:	4618      	mov	r0, r3
 800dd26:	6053      	str	r3, [r2, #4]
 800dd28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd2c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800dd2e:	049d      	lsls	r5, r3, #18
 800dd30:	d520      	bpl.n	800dd74 <__sprint_r+0x5e>
 800dd32:	6815      	ldr	r5, [r2, #0]
 800dd34:	3508      	adds	r5, #8
 800dd36:	f04f 0900 	mov.w	r9, #0
 800dd3a:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800dd3e:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800dd42:	45ca      	cmp	sl, r9
 800dd44:	dc0b      	bgt.n	800dd5e <__sprint_r+0x48>
 800dd46:	68a0      	ldr	r0, [r4, #8]
 800dd48:	f026 0603 	bic.w	r6, r6, #3
 800dd4c:	1b80      	subs	r0, r0, r6
 800dd4e:	60a0      	str	r0, [r4, #8]
 800dd50:	3508      	adds	r5, #8
 800dd52:	2800      	cmp	r0, #0
 800dd54:	d1ef      	bne.n	800dd36 <__sprint_r+0x20>
 800dd56:	2300      	movs	r3, #0
 800dd58:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800dd5c:	e7e4      	b.n	800dd28 <__sprint_r+0x12>
 800dd5e:	463a      	mov	r2, r7
 800dd60:	4640      	mov	r0, r8
 800dd62:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800dd66:	f000 fe6c 	bl	800ea42 <_fputwc_r>
 800dd6a:	1c43      	adds	r3, r0, #1
 800dd6c:	d0f3      	beq.n	800dd56 <__sprint_r+0x40>
 800dd6e:	f109 0901 	add.w	r9, r9, #1
 800dd72:	e7e6      	b.n	800dd42 <__sprint_r+0x2c>
 800dd74:	f7fe ffd8 	bl	800cd28 <__sfvwrite_r>
 800dd78:	e7ed      	b.n	800dd56 <__sprint_r+0x40>
	...

0800dd7c <_vfiprintf_r>:
 800dd7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd80:	b0bb      	sub	sp, #236	; 0xec
 800dd82:	460f      	mov	r7, r1
 800dd84:	461d      	mov	r5, r3
 800dd86:	461c      	mov	r4, r3
 800dd88:	4681      	mov	r9, r0
 800dd8a:	9202      	str	r2, [sp, #8]
 800dd8c:	b118      	cbz	r0, 800dd96 <_vfiprintf_r+0x1a>
 800dd8e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800dd90:	b90b      	cbnz	r3, 800dd96 <_vfiprintf_r+0x1a>
 800dd92:	f7fe fe79 	bl	800ca88 <__sinit>
 800dd96:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800dd98:	07d8      	lsls	r0, r3, #31
 800dd9a:	d405      	bmi.n	800dda8 <_vfiprintf_r+0x2c>
 800dd9c:	89bb      	ldrh	r3, [r7, #12]
 800dd9e:	0599      	lsls	r1, r3, #22
 800dda0:	d402      	bmi.n	800dda8 <_vfiprintf_r+0x2c>
 800dda2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800dda4:	f7ff f930 	bl	800d008 <__retarget_lock_acquire_recursive>
 800dda8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800ddac:	049a      	lsls	r2, r3, #18
 800ddae:	d406      	bmi.n	800ddbe <_vfiprintf_r+0x42>
 800ddb0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ddb4:	81bb      	strh	r3, [r7, #12]
 800ddb6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ddb8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ddbc:	667b      	str	r3, [r7, #100]	; 0x64
 800ddbe:	89bb      	ldrh	r3, [r7, #12]
 800ddc0:	071e      	lsls	r6, r3, #28
 800ddc2:	d501      	bpl.n	800ddc8 <_vfiprintf_r+0x4c>
 800ddc4:	693b      	ldr	r3, [r7, #16]
 800ddc6:	b9ab      	cbnz	r3, 800ddf4 <_vfiprintf_r+0x78>
 800ddc8:	4639      	mov	r1, r7
 800ddca:	4648      	mov	r0, r9
 800ddcc:	f7fd feae 	bl	800bb2c <__swsetup_r>
 800ddd0:	b180      	cbz	r0, 800ddf4 <_vfiprintf_r+0x78>
 800ddd2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ddd4:	07d8      	lsls	r0, r3, #31
 800ddd6:	d506      	bpl.n	800dde6 <_vfiprintf_r+0x6a>
 800ddd8:	f04f 33ff 	mov.w	r3, #4294967295
 800dddc:	9303      	str	r3, [sp, #12]
 800ddde:	9803      	ldr	r0, [sp, #12]
 800dde0:	b03b      	add	sp, #236	; 0xec
 800dde2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dde6:	89bb      	ldrh	r3, [r7, #12]
 800dde8:	0599      	lsls	r1, r3, #22
 800ddea:	d4f5      	bmi.n	800ddd8 <_vfiprintf_r+0x5c>
 800ddec:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ddee:	f7ff f90c 	bl	800d00a <__retarget_lock_release_recursive>
 800ddf2:	e7f1      	b.n	800ddd8 <_vfiprintf_r+0x5c>
 800ddf4:	89bb      	ldrh	r3, [r7, #12]
 800ddf6:	f003 021a 	and.w	r2, r3, #26
 800ddfa:	2a0a      	cmp	r2, #10
 800ddfc:	d113      	bne.n	800de26 <_vfiprintf_r+0xaa>
 800ddfe:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800de02:	2a00      	cmp	r2, #0
 800de04:	db0f      	blt.n	800de26 <_vfiprintf_r+0xaa>
 800de06:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800de08:	07d2      	lsls	r2, r2, #31
 800de0a:	d404      	bmi.n	800de16 <_vfiprintf_r+0x9a>
 800de0c:	059e      	lsls	r6, r3, #22
 800de0e:	d402      	bmi.n	800de16 <_vfiprintf_r+0x9a>
 800de10:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800de12:	f7ff f8fa 	bl	800d00a <__retarget_lock_release_recursive>
 800de16:	462b      	mov	r3, r5
 800de18:	4639      	mov	r1, r7
 800de1a:	4648      	mov	r0, r9
 800de1c:	9a02      	ldr	r2, [sp, #8]
 800de1e:	f000 fc2d 	bl	800e67c <__sbprintf>
 800de22:	9003      	str	r0, [sp, #12]
 800de24:	e7db      	b.n	800ddde <_vfiprintf_r+0x62>
 800de26:	2300      	movs	r3, #0
 800de28:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800de2c:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800de30:	ae11      	add	r6, sp, #68	; 0x44
 800de32:	960e      	str	r6, [sp, #56]	; 0x38
 800de34:	9308      	str	r3, [sp, #32]
 800de36:	930a      	str	r3, [sp, #40]	; 0x28
 800de38:	9303      	str	r3, [sp, #12]
 800de3a:	9b02      	ldr	r3, [sp, #8]
 800de3c:	461d      	mov	r5, r3
 800de3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800de42:	b10a      	cbz	r2, 800de48 <_vfiprintf_r+0xcc>
 800de44:	2a25      	cmp	r2, #37	; 0x25
 800de46:	d1f9      	bne.n	800de3c <_vfiprintf_r+0xc0>
 800de48:	9b02      	ldr	r3, [sp, #8]
 800de4a:	ebb5 0803 	subs.w	r8, r5, r3
 800de4e:	d00d      	beq.n	800de6c <_vfiprintf_r+0xf0>
 800de50:	e9c6 3800 	strd	r3, r8, [r6]
 800de54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800de56:	4443      	add	r3, r8
 800de58:	9310      	str	r3, [sp, #64]	; 0x40
 800de5a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800de5c:	3301      	adds	r3, #1
 800de5e:	2b07      	cmp	r3, #7
 800de60:	930f      	str	r3, [sp, #60]	; 0x3c
 800de62:	dc75      	bgt.n	800df50 <_vfiprintf_r+0x1d4>
 800de64:	3608      	adds	r6, #8
 800de66:	9b03      	ldr	r3, [sp, #12]
 800de68:	4443      	add	r3, r8
 800de6a:	9303      	str	r3, [sp, #12]
 800de6c:	782b      	ldrb	r3, [r5, #0]
 800de6e:	2b00      	cmp	r3, #0
 800de70:	f000 83c6 	beq.w	800e600 <_vfiprintf_r+0x884>
 800de74:	2300      	movs	r3, #0
 800de76:	f04f 31ff 	mov.w	r1, #4294967295
 800de7a:	469a      	mov	sl, r3
 800de7c:	1c6a      	adds	r2, r5, #1
 800de7e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800de82:	9101      	str	r1, [sp, #4]
 800de84:	9304      	str	r3, [sp, #16]
 800de86:	f812 3b01 	ldrb.w	r3, [r2], #1
 800de8a:	9202      	str	r2, [sp, #8]
 800de8c:	f1a3 0220 	sub.w	r2, r3, #32
 800de90:	2a5a      	cmp	r2, #90	; 0x5a
 800de92:	f200 830e 	bhi.w	800e4b2 <_vfiprintf_r+0x736>
 800de96:	e8df f012 	tbh	[pc, r2, lsl #1]
 800de9a:	0098      	.short	0x0098
 800de9c:	030c030c 	.word	0x030c030c
 800dea0:	030c00a0 	.word	0x030c00a0
 800dea4:	030c030c 	.word	0x030c030c
 800dea8:	030c0080 	.word	0x030c0080
 800deac:	00a3030c 	.word	0x00a3030c
 800deb0:	030c00ad 	.word	0x030c00ad
 800deb4:	00af00aa 	.word	0x00af00aa
 800deb8:	00ca030c 	.word	0x00ca030c
 800debc:	00cd00cd 	.word	0x00cd00cd
 800dec0:	00cd00cd 	.word	0x00cd00cd
 800dec4:	00cd00cd 	.word	0x00cd00cd
 800dec8:	00cd00cd 	.word	0x00cd00cd
 800decc:	030c00cd 	.word	0x030c00cd
 800ded0:	030c030c 	.word	0x030c030c
 800ded4:	030c030c 	.word	0x030c030c
 800ded8:	030c030c 	.word	0x030c030c
 800dedc:	030c030c 	.word	0x030c030c
 800dee0:	010500f7 	.word	0x010500f7
 800dee4:	030c030c 	.word	0x030c030c
 800dee8:	030c030c 	.word	0x030c030c
 800deec:	030c030c 	.word	0x030c030c
 800def0:	030c030c 	.word	0x030c030c
 800def4:	030c030c 	.word	0x030c030c
 800def8:	030c014b 	.word	0x030c014b
 800defc:	030c030c 	.word	0x030c030c
 800df00:	030c0191 	.word	0x030c0191
 800df04:	030c026f 	.word	0x030c026f
 800df08:	028d030c 	.word	0x028d030c
 800df0c:	030c030c 	.word	0x030c030c
 800df10:	030c030c 	.word	0x030c030c
 800df14:	030c030c 	.word	0x030c030c
 800df18:	030c030c 	.word	0x030c030c
 800df1c:	030c030c 	.word	0x030c030c
 800df20:	010700f7 	.word	0x010700f7
 800df24:	030c030c 	.word	0x030c030c
 800df28:	00dd030c 	.word	0x00dd030c
 800df2c:	00f10107 	.word	0x00f10107
 800df30:	00ea030c 	.word	0x00ea030c
 800df34:	012e030c 	.word	0x012e030c
 800df38:	0180014d 	.word	0x0180014d
 800df3c:	030c00f1 	.word	0x030c00f1
 800df40:	00960191 	.word	0x00960191
 800df44:	030c0271 	.word	0x030c0271
 800df48:	0065030c 	.word	0x0065030c
 800df4c:	0096030c 	.word	0x0096030c
 800df50:	4639      	mov	r1, r7
 800df52:	4648      	mov	r0, r9
 800df54:	aa0e      	add	r2, sp, #56	; 0x38
 800df56:	f7ff fede 	bl	800dd16 <__sprint_r>
 800df5a:	2800      	cmp	r0, #0
 800df5c:	f040 832f 	bne.w	800e5be <_vfiprintf_r+0x842>
 800df60:	ae11      	add	r6, sp, #68	; 0x44
 800df62:	e780      	b.n	800de66 <_vfiprintf_r+0xea>
 800df64:	4a94      	ldr	r2, [pc, #592]	; (800e1b8 <_vfiprintf_r+0x43c>)
 800df66:	f01a 0f20 	tst.w	sl, #32
 800df6a:	9206      	str	r2, [sp, #24]
 800df6c:	f000 8224 	beq.w	800e3b8 <_vfiprintf_r+0x63c>
 800df70:	3407      	adds	r4, #7
 800df72:	f024 0b07 	bic.w	fp, r4, #7
 800df76:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800df7a:	f01a 0f01 	tst.w	sl, #1
 800df7e:	d009      	beq.n	800df94 <_vfiprintf_r+0x218>
 800df80:	ea54 0205 	orrs.w	r2, r4, r5
 800df84:	bf1f      	itttt	ne
 800df86:	2230      	movne	r2, #48	; 0x30
 800df88:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800df8c:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800df90:	f04a 0a02 	orrne.w	sl, sl, #2
 800df94:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800df98:	e10b      	b.n	800e1b2 <_vfiprintf_r+0x436>
 800df9a:	4648      	mov	r0, r9
 800df9c:	f7ff f82e 	bl	800cffc <_localeconv_r>
 800dfa0:	6843      	ldr	r3, [r0, #4]
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	930a      	str	r3, [sp, #40]	; 0x28
 800dfa6:	f7f2 f8d3 	bl	8000150 <strlen>
 800dfaa:	9008      	str	r0, [sp, #32]
 800dfac:	4648      	mov	r0, r9
 800dfae:	f7ff f825 	bl	800cffc <_localeconv_r>
 800dfb2:	6883      	ldr	r3, [r0, #8]
 800dfb4:	9307      	str	r3, [sp, #28]
 800dfb6:	9b08      	ldr	r3, [sp, #32]
 800dfb8:	b12b      	cbz	r3, 800dfc6 <_vfiprintf_r+0x24a>
 800dfba:	9b07      	ldr	r3, [sp, #28]
 800dfbc:	b11b      	cbz	r3, 800dfc6 <_vfiprintf_r+0x24a>
 800dfbe:	781b      	ldrb	r3, [r3, #0]
 800dfc0:	b10b      	cbz	r3, 800dfc6 <_vfiprintf_r+0x24a>
 800dfc2:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800dfc6:	9a02      	ldr	r2, [sp, #8]
 800dfc8:	e75d      	b.n	800de86 <_vfiprintf_r+0x10a>
 800dfca:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	d1f9      	bne.n	800dfc6 <_vfiprintf_r+0x24a>
 800dfd2:	2320      	movs	r3, #32
 800dfd4:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800dfd8:	e7f5      	b.n	800dfc6 <_vfiprintf_r+0x24a>
 800dfda:	f04a 0a01 	orr.w	sl, sl, #1
 800dfde:	e7f2      	b.n	800dfc6 <_vfiprintf_r+0x24a>
 800dfe0:	f854 3b04 	ldr.w	r3, [r4], #4
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	9304      	str	r3, [sp, #16]
 800dfe8:	daed      	bge.n	800dfc6 <_vfiprintf_r+0x24a>
 800dfea:	425b      	negs	r3, r3
 800dfec:	9304      	str	r3, [sp, #16]
 800dfee:	f04a 0a04 	orr.w	sl, sl, #4
 800dff2:	e7e8      	b.n	800dfc6 <_vfiprintf_r+0x24a>
 800dff4:	232b      	movs	r3, #43	; 0x2b
 800dff6:	e7ed      	b.n	800dfd4 <_vfiprintf_r+0x258>
 800dff8:	9a02      	ldr	r2, [sp, #8]
 800dffa:	f812 3b01 	ldrb.w	r3, [r2], #1
 800dffe:	2b2a      	cmp	r3, #42	; 0x2a
 800e000:	d112      	bne.n	800e028 <_vfiprintf_r+0x2ac>
 800e002:	f854 0b04 	ldr.w	r0, [r4], #4
 800e006:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800e00a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800e00e:	e7da      	b.n	800dfc6 <_vfiprintf_r+0x24a>
 800e010:	200a      	movs	r0, #10
 800e012:	9b01      	ldr	r3, [sp, #4]
 800e014:	fb00 1303 	mla	r3, r0, r3, r1
 800e018:	9301      	str	r3, [sp, #4]
 800e01a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e01e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e022:	2909      	cmp	r1, #9
 800e024:	d9f4      	bls.n	800e010 <_vfiprintf_r+0x294>
 800e026:	e730      	b.n	800de8a <_vfiprintf_r+0x10e>
 800e028:	2100      	movs	r1, #0
 800e02a:	9101      	str	r1, [sp, #4]
 800e02c:	e7f7      	b.n	800e01e <_vfiprintf_r+0x2a2>
 800e02e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800e032:	e7c8      	b.n	800dfc6 <_vfiprintf_r+0x24a>
 800e034:	2100      	movs	r1, #0
 800e036:	9a02      	ldr	r2, [sp, #8]
 800e038:	9104      	str	r1, [sp, #16]
 800e03a:	200a      	movs	r0, #10
 800e03c:	9904      	ldr	r1, [sp, #16]
 800e03e:	3b30      	subs	r3, #48	; 0x30
 800e040:	fb00 3301 	mla	r3, r0, r1, r3
 800e044:	9304      	str	r3, [sp, #16]
 800e046:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e04a:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800e04e:	2909      	cmp	r1, #9
 800e050:	d9f3      	bls.n	800e03a <_vfiprintf_r+0x2be>
 800e052:	e71a      	b.n	800de8a <_vfiprintf_r+0x10e>
 800e054:	9b02      	ldr	r3, [sp, #8]
 800e056:	781b      	ldrb	r3, [r3, #0]
 800e058:	2b68      	cmp	r3, #104	; 0x68
 800e05a:	bf01      	itttt	eq
 800e05c:	9b02      	ldreq	r3, [sp, #8]
 800e05e:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800e062:	3301      	addeq	r3, #1
 800e064:	9302      	streq	r3, [sp, #8]
 800e066:	bf18      	it	ne
 800e068:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800e06c:	e7ab      	b.n	800dfc6 <_vfiprintf_r+0x24a>
 800e06e:	9b02      	ldr	r3, [sp, #8]
 800e070:	781b      	ldrb	r3, [r3, #0]
 800e072:	2b6c      	cmp	r3, #108	; 0x6c
 800e074:	d105      	bne.n	800e082 <_vfiprintf_r+0x306>
 800e076:	9b02      	ldr	r3, [sp, #8]
 800e078:	3301      	adds	r3, #1
 800e07a:	9302      	str	r3, [sp, #8]
 800e07c:	f04a 0a20 	orr.w	sl, sl, #32
 800e080:	e7a1      	b.n	800dfc6 <_vfiprintf_r+0x24a>
 800e082:	f04a 0a10 	orr.w	sl, sl, #16
 800e086:	e79e      	b.n	800dfc6 <_vfiprintf_r+0x24a>
 800e088:	46a3      	mov	fp, r4
 800e08a:	2100      	movs	r1, #0
 800e08c:	f85b 3b04 	ldr.w	r3, [fp], #4
 800e090:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800e094:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800e098:	2301      	movs	r3, #1
 800e09a:	460d      	mov	r5, r1
 800e09c:	9301      	str	r3, [sp, #4]
 800e09e:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800e0a2:	e0a0      	b.n	800e1e6 <_vfiprintf_r+0x46a>
 800e0a4:	f04a 0a10 	orr.w	sl, sl, #16
 800e0a8:	f01a 0f20 	tst.w	sl, #32
 800e0ac:	d010      	beq.n	800e0d0 <_vfiprintf_r+0x354>
 800e0ae:	3407      	adds	r4, #7
 800e0b0:	f024 0b07 	bic.w	fp, r4, #7
 800e0b4:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e0b8:	2c00      	cmp	r4, #0
 800e0ba:	f175 0300 	sbcs.w	r3, r5, #0
 800e0be:	da05      	bge.n	800e0cc <_vfiprintf_r+0x350>
 800e0c0:	232d      	movs	r3, #45	; 0x2d
 800e0c2:	4264      	negs	r4, r4
 800e0c4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800e0c8:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800e0cc:	2301      	movs	r3, #1
 800e0ce:	e03f      	b.n	800e150 <_vfiprintf_r+0x3d4>
 800e0d0:	f01a 0f10 	tst.w	sl, #16
 800e0d4:	f104 0b04 	add.w	fp, r4, #4
 800e0d8:	d002      	beq.n	800e0e0 <_vfiprintf_r+0x364>
 800e0da:	6824      	ldr	r4, [r4, #0]
 800e0dc:	17e5      	asrs	r5, r4, #31
 800e0de:	e7eb      	b.n	800e0b8 <_vfiprintf_r+0x33c>
 800e0e0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e0e4:	6824      	ldr	r4, [r4, #0]
 800e0e6:	d001      	beq.n	800e0ec <_vfiprintf_r+0x370>
 800e0e8:	b224      	sxth	r4, r4
 800e0ea:	e7f7      	b.n	800e0dc <_vfiprintf_r+0x360>
 800e0ec:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e0f0:	bf18      	it	ne
 800e0f2:	b264      	sxtbne	r4, r4
 800e0f4:	e7f2      	b.n	800e0dc <_vfiprintf_r+0x360>
 800e0f6:	f01a 0f20 	tst.w	sl, #32
 800e0fa:	f854 3b04 	ldr.w	r3, [r4], #4
 800e0fe:	d005      	beq.n	800e10c <_vfiprintf_r+0x390>
 800e100:	9a03      	ldr	r2, [sp, #12]
 800e102:	4610      	mov	r0, r2
 800e104:	17d1      	asrs	r1, r2, #31
 800e106:	e9c3 0100 	strd	r0, r1, [r3]
 800e10a:	e696      	b.n	800de3a <_vfiprintf_r+0xbe>
 800e10c:	f01a 0f10 	tst.w	sl, #16
 800e110:	d002      	beq.n	800e118 <_vfiprintf_r+0x39c>
 800e112:	9a03      	ldr	r2, [sp, #12]
 800e114:	601a      	str	r2, [r3, #0]
 800e116:	e690      	b.n	800de3a <_vfiprintf_r+0xbe>
 800e118:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e11c:	d002      	beq.n	800e124 <_vfiprintf_r+0x3a8>
 800e11e:	9a03      	ldr	r2, [sp, #12]
 800e120:	801a      	strh	r2, [r3, #0]
 800e122:	e68a      	b.n	800de3a <_vfiprintf_r+0xbe>
 800e124:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e128:	d0f3      	beq.n	800e112 <_vfiprintf_r+0x396>
 800e12a:	9a03      	ldr	r2, [sp, #12]
 800e12c:	701a      	strb	r2, [r3, #0]
 800e12e:	e684      	b.n	800de3a <_vfiprintf_r+0xbe>
 800e130:	f04a 0a10 	orr.w	sl, sl, #16
 800e134:	f01a 0f20 	tst.w	sl, #32
 800e138:	d01d      	beq.n	800e176 <_vfiprintf_r+0x3fa>
 800e13a:	3407      	adds	r4, #7
 800e13c:	f024 0b07 	bic.w	fp, r4, #7
 800e140:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e144:	2300      	movs	r3, #0
 800e146:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800e14a:	2200      	movs	r2, #0
 800e14c:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800e150:	9a01      	ldr	r2, [sp, #4]
 800e152:	3201      	adds	r2, #1
 800e154:	f000 8261 	beq.w	800e61a <_vfiprintf_r+0x89e>
 800e158:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800e15c:	9205      	str	r2, [sp, #20]
 800e15e:	ea54 0205 	orrs.w	r2, r4, r5
 800e162:	f040 8260 	bne.w	800e626 <_vfiprintf_r+0x8aa>
 800e166:	9a01      	ldr	r2, [sp, #4]
 800e168:	2a00      	cmp	r2, #0
 800e16a:	f000 8197 	beq.w	800e49c <_vfiprintf_r+0x720>
 800e16e:	2b01      	cmp	r3, #1
 800e170:	f040 825c 	bne.w	800e62c <_vfiprintf_r+0x8b0>
 800e174:	e136      	b.n	800e3e4 <_vfiprintf_r+0x668>
 800e176:	f01a 0f10 	tst.w	sl, #16
 800e17a:	f104 0b04 	add.w	fp, r4, #4
 800e17e:	d001      	beq.n	800e184 <_vfiprintf_r+0x408>
 800e180:	6824      	ldr	r4, [r4, #0]
 800e182:	e003      	b.n	800e18c <_vfiprintf_r+0x410>
 800e184:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e188:	d002      	beq.n	800e190 <_vfiprintf_r+0x414>
 800e18a:	8824      	ldrh	r4, [r4, #0]
 800e18c:	2500      	movs	r5, #0
 800e18e:	e7d9      	b.n	800e144 <_vfiprintf_r+0x3c8>
 800e190:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e194:	d0f4      	beq.n	800e180 <_vfiprintf_r+0x404>
 800e196:	7824      	ldrb	r4, [r4, #0]
 800e198:	e7f8      	b.n	800e18c <_vfiprintf_r+0x410>
 800e19a:	f647 0330 	movw	r3, #30768	; 0x7830
 800e19e:	46a3      	mov	fp, r4
 800e1a0:	2500      	movs	r5, #0
 800e1a2:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800e1a6:	4b04      	ldr	r3, [pc, #16]	; (800e1b8 <_vfiprintf_r+0x43c>)
 800e1a8:	f85b 4b04 	ldr.w	r4, [fp], #4
 800e1ac:	f04a 0a02 	orr.w	sl, sl, #2
 800e1b0:	9306      	str	r3, [sp, #24]
 800e1b2:	2302      	movs	r3, #2
 800e1b4:	e7c9      	b.n	800e14a <_vfiprintf_r+0x3ce>
 800e1b6:	bf00      	nop
 800e1b8:	080106b4 	.word	0x080106b4
 800e1bc:	46a3      	mov	fp, r4
 800e1be:	2500      	movs	r5, #0
 800e1c0:	9b01      	ldr	r3, [sp, #4]
 800e1c2:	f85b 8b04 	ldr.w	r8, [fp], #4
 800e1c6:	1c5c      	adds	r4, r3, #1
 800e1c8:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800e1cc:	f000 80cf 	beq.w	800e36e <_vfiprintf_r+0x5f2>
 800e1d0:	461a      	mov	r2, r3
 800e1d2:	4629      	mov	r1, r5
 800e1d4:	4640      	mov	r0, r8
 800e1d6:	f7fe ff85 	bl	800d0e4 <memchr>
 800e1da:	2800      	cmp	r0, #0
 800e1dc:	f000 8173 	beq.w	800e4c6 <_vfiprintf_r+0x74a>
 800e1e0:	eba0 0308 	sub.w	r3, r0, r8
 800e1e4:	9301      	str	r3, [sp, #4]
 800e1e6:	9b01      	ldr	r3, [sp, #4]
 800e1e8:	42ab      	cmp	r3, r5
 800e1ea:	bfb8      	it	lt
 800e1ec:	462b      	movlt	r3, r5
 800e1ee:	9305      	str	r3, [sp, #20]
 800e1f0:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e1f4:	b113      	cbz	r3, 800e1fc <_vfiprintf_r+0x480>
 800e1f6:	9b05      	ldr	r3, [sp, #20]
 800e1f8:	3301      	adds	r3, #1
 800e1fa:	9305      	str	r3, [sp, #20]
 800e1fc:	f01a 0302 	ands.w	r3, sl, #2
 800e200:	9309      	str	r3, [sp, #36]	; 0x24
 800e202:	bf1e      	ittt	ne
 800e204:	9b05      	ldrne	r3, [sp, #20]
 800e206:	3302      	addne	r3, #2
 800e208:	9305      	strne	r3, [sp, #20]
 800e20a:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800e20e:	930b      	str	r3, [sp, #44]	; 0x2c
 800e210:	d11f      	bne.n	800e252 <_vfiprintf_r+0x4d6>
 800e212:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e216:	1a9c      	subs	r4, r3, r2
 800e218:	2c00      	cmp	r4, #0
 800e21a:	dd1a      	ble.n	800e252 <_vfiprintf_r+0x4d6>
 800e21c:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800e220:	48b4      	ldr	r0, [pc, #720]	; (800e4f4 <_vfiprintf_r+0x778>)
 800e222:	2c10      	cmp	r4, #16
 800e224:	f103 0301 	add.w	r3, r3, #1
 800e228:	f106 0108 	add.w	r1, r6, #8
 800e22c:	6030      	str	r0, [r6, #0]
 800e22e:	f300 814c 	bgt.w	800e4ca <_vfiprintf_r+0x74e>
 800e232:	6074      	str	r4, [r6, #4]
 800e234:	2b07      	cmp	r3, #7
 800e236:	4414      	add	r4, r2
 800e238:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e23c:	f340 8157 	ble.w	800e4ee <_vfiprintf_r+0x772>
 800e240:	4639      	mov	r1, r7
 800e242:	4648      	mov	r0, r9
 800e244:	aa0e      	add	r2, sp, #56	; 0x38
 800e246:	f7ff fd66 	bl	800dd16 <__sprint_r>
 800e24a:	2800      	cmp	r0, #0
 800e24c:	f040 81b7 	bne.w	800e5be <_vfiprintf_r+0x842>
 800e250:	ae11      	add	r6, sp, #68	; 0x44
 800e252:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800e256:	b173      	cbz	r3, 800e276 <_vfiprintf_r+0x4fa>
 800e258:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800e25c:	6032      	str	r2, [r6, #0]
 800e25e:	2201      	movs	r2, #1
 800e260:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e262:	6072      	str	r2, [r6, #4]
 800e264:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e266:	3301      	adds	r3, #1
 800e268:	3201      	adds	r2, #1
 800e26a:	2b07      	cmp	r3, #7
 800e26c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e270:	f300 8146 	bgt.w	800e500 <_vfiprintf_r+0x784>
 800e274:	3608      	adds	r6, #8
 800e276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e278:	b16b      	cbz	r3, 800e296 <_vfiprintf_r+0x51a>
 800e27a:	aa0d      	add	r2, sp, #52	; 0x34
 800e27c:	6032      	str	r2, [r6, #0]
 800e27e:	2202      	movs	r2, #2
 800e280:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e282:	6072      	str	r2, [r6, #4]
 800e284:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e286:	3301      	adds	r3, #1
 800e288:	3202      	adds	r2, #2
 800e28a:	2b07      	cmp	r3, #7
 800e28c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e290:	f300 813f 	bgt.w	800e512 <_vfiprintf_r+0x796>
 800e294:	3608      	adds	r6, #8
 800e296:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e298:	2b80      	cmp	r3, #128	; 0x80
 800e29a:	d11f      	bne.n	800e2dc <_vfiprintf_r+0x560>
 800e29c:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800e2a0:	1a9c      	subs	r4, r3, r2
 800e2a2:	2c00      	cmp	r4, #0
 800e2a4:	dd1a      	ble.n	800e2dc <_vfiprintf_r+0x560>
 800e2a6:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800e2aa:	4893      	ldr	r0, [pc, #588]	; (800e4f8 <_vfiprintf_r+0x77c>)
 800e2ac:	2c10      	cmp	r4, #16
 800e2ae:	f103 0301 	add.w	r3, r3, #1
 800e2b2:	f106 0108 	add.w	r1, r6, #8
 800e2b6:	6030      	str	r0, [r6, #0]
 800e2b8:	f300 8134 	bgt.w	800e524 <_vfiprintf_r+0x7a8>
 800e2bc:	6074      	str	r4, [r6, #4]
 800e2be:	2b07      	cmp	r3, #7
 800e2c0:	4414      	add	r4, r2
 800e2c2:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e2c6:	f340 813f 	ble.w	800e548 <_vfiprintf_r+0x7cc>
 800e2ca:	4639      	mov	r1, r7
 800e2cc:	4648      	mov	r0, r9
 800e2ce:	aa0e      	add	r2, sp, #56	; 0x38
 800e2d0:	f7ff fd21 	bl	800dd16 <__sprint_r>
 800e2d4:	2800      	cmp	r0, #0
 800e2d6:	f040 8172 	bne.w	800e5be <_vfiprintf_r+0x842>
 800e2da:	ae11      	add	r6, sp, #68	; 0x44
 800e2dc:	9b01      	ldr	r3, [sp, #4]
 800e2de:	1aec      	subs	r4, r5, r3
 800e2e0:	2c00      	cmp	r4, #0
 800e2e2:	dd1a      	ble.n	800e31a <_vfiprintf_r+0x59e>
 800e2e4:	4d84      	ldr	r5, [pc, #528]	; (800e4f8 <_vfiprintf_r+0x77c>)
 800e2e6:	2c10      	cmp	r4, #16
 800e2e8:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800e2ec:	f106 0208 	add.w	r2, r6, #8
 800e2f0:	f103 0301 	add.w	r3, r3, #1
 800e2f4:	6035      	str	r5, [r6, #0]
 800e2f6:	f300 8129 	bgt.w	800e54c <_vfiprintf_r+0x7d0>
 800e2fa:	6074      	str	r4, [r6, #4]
 800e2fc:	2b07      	cmp	r3, #7
 800e2fe:	440c      	add	r4, r1
 800e300:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800e304:	f340 8133 	ble.w	800e56e <_vfiprintf_r+0x7f2>
 800e308:	4639      	mov	r1, r7
 800e30a:	4648      	mov	r0, r9
 800e30c:	aa0e      	add	r2, sp, #56	; 0x38
 800e30e:	f7ff fd02 	bl	800dd16 <__sprint_r>
 800e312:	2800      	cmp	r0, #0
 800e314:	f040 8153 	bne.w	800e5be <_vfiprintf_r+0x842>
 800e318:	ae11      	add	r6, sp, #68	; 0x44
 800e31a:	9b01      	ldr	r3, [sp, #4]
 800e31c:	9810      	ldr	r0, [sp, #64]	; 0x40
 800e31e:	6073      	str	r3, [r6, #4]
 800e320:	4418      	add	r0, r3
 800e322:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e324:	f8c6 8000 	str.w	r8, [r6]
 800e328:	3301      	adds	r3, #1
 800e32a:	2b07      	cmp	r3, #7
 800e32c:	9010      	str	r0, [sp, #64]	; 0x40
 800e32e:	930f      	str	r3, [sp, #60]	; 0x3c
 800e330:	f300 811f 	bgt.w	800e572 <_vfiprintf_r+0x7f6>
 800e334:	f106 0308 	add.w	r3, r6, #8
 800e338:	f01a 0f04 	tst.w	sl, #4
 800e33c:	f040 8121 	bne.w	800e582 <_vfiprintf_r+0x806>
 800e340:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800e344:	9905      	ldr	r1, [sp, #20]
 800e346:	428a      	cmp	r2, r1
 800e348:	bfac      	ite	ge
 800e34a:	189b      	addge	r3, r3, r2
 800e34c:	185b      	addlt	r3, r3, r1
 800e34e:	9303      	str	r3, [sp, #12]
 800e350:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e352:	b13b      	cbz	r3, 800e364 <_vfiprintf_r+0x5e8>
 800e354:	4639      	mov	r1, r7
 800e356:	4648      	mov	r0, r9
 800e358:	aa0e      	add	r2, sp, #56	; 0x38
 800e35a:	f7ff fcdc 	bl	800dd16 <__sprint_r>
 800e35e:	2800      	cmp	r0, #0
 800e360:	f040 812d 	bne.w	800e5be <_vfiprintf_r+0x842>
 800e364:	2300      	movs	r3, #0
 800e366:	465c      	mov	r4, fp
 800e368:	930f      	str	r3, [sp, #60]	; 0x3c
 800e36a:	ae11      	add	r6, sp, #68	; 0x44
 800e36c:	e565      	b.n	800de3a <_vfiprintf_r+0xbe>
 800e36e:	4640      	mov	r0, r8
 800e370:	f7f1 feee 	bl	8000150 <strlen>
 800e374:	9001      	str	r0, [sp, #4]
 800e376:	e736      	b.n	800e1e6 <_vfiprintf_r+0x46a>
 800e378:	f04a 0a10 	orr.w	sl, sl, #16
 800e37c:	f01a 0f20 	tst.w	sl, #32
 800e380:	d006      	beq.n	800e390 <_vfiprintf_r+0x614>
 800e382:	3407      	adds	r4, #7
 800e384:	f024 0b07 	bic.w	fp, r4, #7
 800e388:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800e38c:	2301      	movs	r3, #1
 800e38e:	e6dc      	b.n	800e14a <_vfiprintf_r+0x3ce>
 800e390:	f01a 0f10 	tst.w	sl, #16
 800e394:	f104 0b04 	add.w	fp, r4, #4
 800e398:	d001      	beq.n	800e39e <_vfiprintf_r+0x622>
 800e39a:	6824      	ldr	r4, [r4, #0]
 800e39c:	e003      	b.n	800e3a6 <_vfiprintf_r+0x62a>
 800e39e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e3a2:	d002      	beq.n	800e3aa <_vfiprintf_r+0x62e>
 800e3a4:	8824      	ldrh	r4, [r4, #0]
 800e3a6:	2500      	movs	r5, #0
 800e3a8:	e7f0      	b.n	800e38c <_vfiprintf_r+0x610>
 800e3aa:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e3ae:	d0f4      	beq.n	800e39a <_vfiprintf_r+0x61e>
 800e3b0:	7824      	ldrb	r4, [r4, #0]
 800e3b2:	e7f8      	b.n	800e3a6 <_vfiprintf_r+0x62a>
 800e3b4:	4a51      	ldr	r2, [pc, #324]	; (800e4fc <_vfiprintf_r+0x780>)
 800e3b6:	e5d6      	b.n	800df66 <_vfiprintf_r+0x1ea>
 800e3b8:	f01a 0f10 	tst.w	sl, #16
 800e3bc:	f104 0b04 	add.w	fp, r4, #4
 800e3c0:	d001      	beq.n	800e3c6 <_vfiprintf_r+0x64a>
 800e3c2:	6824      	ldr	r4, [r4, #0]
 800e3c4:	e003      	b.n	800e3ce <_vfiprintf_r+0x652>
 800e3c6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800e3ca:	d002      	beq.n	800e3d2 <_vfiprintf_r+0x656>
 800e3cc:	8824      	ldrh	r4, [r4, #0]
 800e3ce:	2500      	movs	r5, #0
 800e3d0:	e5d3      	b.n	800df7a <_vfiprintf_r+0x1fe>
 800e3d2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800e3d6:	d0f4      	beq.n	800e3c2 <_vfiprintf_r+0x646>
 800e3d8:	7824      	ldrb	r4, [r4, #0]
 800e3da:	e7f8      	b.n	800e3ce <_vfiprintf_r+0x652>
 800e3dc:	2d00      	cmp	r5, #0
 800e3de:	bf08      	it	eq
 800e3e0:	2c0a      	cmpeq	r4, #10
 800e3e2:	d205      	bcs.n	800e3f0 <_vfiprintf_r+0x674>
 800e3e4:	3430      	adds	r4, #48	; 0x30
 800e3e6:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800e3ea:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800e3ee:	e13b      	b.n	800e668 <_vfiprintf_r+0x8ec>
 800e3f0:	f04f 0a00 	mov.w	sl, #0
 800e3f4:	ab3a      	add	r3, sp, #232	; 0xe8
 800e3f6:	9309      	str	r3, [sp, #36]	; 0x24
 800e3f8:	9b05      	ldr	r3, [sp, #20]
 800e3fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800e3fe:	930b      	str	r3, [sp, #44]	; 0x2c
 800e400:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e402:	220a      	movs	r2, #10
 800e404:	4620      	mov	r0, r4
 800e406:	4629      	mov	r1, r5
 800e408:	f103 38ff 	add.w	r8, r3, #4294967295
 800e40c:	2300      	movs	r3, #0
 800e40e:	f7f2 fecf 	bl	80011b0 <__aeabi_uldivmod>
 800e412:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e414:	3230      	adds	r2, #48	; 0x30
 800e416:	f803 2c01 	strb.w	r2, [r3, #-1]
 800e41a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e41c:	f10a 0a01 	add.w	sl, sl, #1
 800e420:	b1d3      	cbz	r3, 800e458 <_vfiprintf_r+0x6dc>
 800e422:	9b07      	ldr	r3, [sp, #28]
 800e424:	781b      	ldrb	r3, [r3, #0]
 800e426:	4553      	cmp	r3, sl
 800e428:	d116      	bne.n	800e458 <_vfiprintf_r+0x6dc>
 800e42a:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800e42e:	d013      	beq.n	800e458 <_vfiprintf_r+0x6dc>
 800e430:	2d00      	cmp	r5, #0
 800e432:	bf08      	it	eq
 800e434:	2c0a      	cmpeq	r4, #10
 800e436:	d30f      	bcc.n	800e458 <_vfiprintf_r+0x6dc>
 800e438:	9b08      	ldr	r3, [sp, #32]
 800e43a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800e43c:	eba8 0803 	sub.w	r8, r8, r3
 800e440:	461a      	mov	r2, r3
 800e442:	4640      	mov	r0, r8
 800e444:	f7ff fbd9 	bl	800dbfa <strncpy>
 800e448:	9b07      	ldr	r3, [sp, #28]
 800e44a:	785b      	ldrb	r3, [r3, #1]
 800e44c:	b1a3      	cbz	r3, 800e478 <_vfiprintf_r+0x6fc>
 800e44e:	f04f 0a00 	mov.w	sl, #0
 800e452:	9b07      	ldr	r3, [sp, #28]
 800e454:	3301      	adds	r3, #1
 800e456:	9307      	str	r3, [sp, #28]
 800e458:	220a      	movs	r2, #10
 800e45a:	2300      	movs	r3, #0
 800e45c:	4620      	mov	r0, r4
 800e45e:	4629      	mov	r1, r5
 800e460:	f7f2 fea6 	bl	80011b0 <__aeabi_uldivmod>
 800e464:	2d00      	cmp	r5, #0
 800e466:	bf08      	it	eq
 800e468:	2c0a      	cmpeq	r4, #10
 800e46a:	f0c0 80fd 	bcc.w	800e668 <_vfiprintf_r+0x8ec>
 800e46e:	4604      	mov	r4, r0
 800e470:	460d      	mov	r5, r1
 800e472:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800e476:	e7c3      	b.n	800e400 <_vfiprintf_r+0x684>
 800e478:	469a      	mov	sl, r3
 800e47a:	e7ed      	b.n	800e458 <_vfiprintf_r+0x6dc>
 800e47c:	9a06      	ldr	r2, [sp, #24]
 800e47e:	f004 030f 	and.w	r3, r4, #15
 800e482:	5cd3      	ldrb	r3, [r2, r3]
 800e484:	092a      	lsrs	r2, r5, #4
 800e486:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800e48a:	0923      	lsrs	r3, r4, #4
 800e48c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800e490:	461c      	mov	r4, r3
 800e492:	4615      	mov	r5, r2
 800e494:	ea54 0305 	orrs.w	r3, r4, r5
 800e498:	d1f0      	bne.n	800e47c <_vfiprintf_r+0x700>
 800e49a:	e0e5      	b.n	800e668 <_vfiprintf_r+0x8ec>
 800e49c:	b933      	cbnz	r3, 800e4ac <_vfiprintf_r+0x730>
 800e49e:	f01a 0f01 	tst.w	sl, #1
 800e4a2:	d003      	beq.n	800e4ac <_vfiprintf_r+0x730>
 800e4a4:	2330      	movs	r3, #48	; 0x30
 800e4a6:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800e4aa:	e79e      	b.n	800e3ea <_vfiprintf_r+0x66e>
 800e4ac:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800e4b0:	e0da      	b.n	800e668 <_vfiprintf_r+0x8ec>
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	f000 80a4 	beq.w	800e600 <_vfiprintf_r+0x884>
 800e4b8:	2100      	movs	r1, #0
 800e4ba:	46a3      	mov	fp, r4
 800e4bc:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800e4c0:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800e4c4:	e5e8      	b.n	800e098 <_vfiprintf_r+0x31c>
 800e4c6:	4605      	mov	r5, r0
 800e4c8:	e68d      	b.n	800e1e6 <_vfiprintf_r+0x46a>
 800e4ca:	2010      	movs	r0, #16
 800e4cc:	2b07      	cmp	r3, #7
 800e4ce:	4402      	add	r2, r0
 800e4d0:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e4d4:	6070      	str	r0, [r6, #4]
 800e4d6:	dd07      	ble.n	800e4e8 <_vfiprintf_r+0x76c>
 800e4d8:	4639      	mov	r1, r7
 800e4da:	4648      	mov	r0, r9
 800e4dc:	aa0e      	add	r2, sp, #56	; 0x38
 800e4de:	f7ff fc1a 	bl	800dd16 <__sprint_r>
 800e4e2:	2800      	cmp	r0, #0
 800e4e4:	d16b      	bne.n	800e5be <_vfiprintf_r+0x842>
 800e4e6:	a911      	add	r1, sp, #68	; 0x44
 800e4e8:	460e      	mov	r6, r1
 800e4ea:	3c10      	subs	r4, #16
 800e4ec:	e696      	b.n	800e21c <_vfiprintf_r+0x4a0>
 800e4ee:	460e      	mov	r6, r1
 800e4f0:	e6af      	b.n	800e252 <_vfiprintf_r+0x4d6>
 800e4f2:	bf00      	nop
 800e4f4:	080108f4 	.word	0x080108f4
 800e4f8:	08010904 	.word	0x08010904
 800e4fc:	080106c5 	.word	0x080106c5
 800e500:	4639      	mov	r1, r7
 800e502:	4648      	mov	r0, r9
 800e504:	aa0e      	add	r2, sp, #56	; 0x38
 800e506:	f7ff fc06 	bl	800dd16 <__sprint_r>
 800e50a:	2800      	cmp	r0, #0
 800e50c:	d157      	bne.n	800e5be <_vfiprintf_r+0x842>
 800e50e:	ae11      	add	r6, sp, #68	; 0x44
 800e510:	e6b1      	b.n	800e276 <_vfiprintf_r+0x4fa>
 800e512:	4639      	mov	r1, r7
 800e514:	4648      	mov	r0, r9
 800e516:	aa0e      	add	r2, sp, #56	; 0x38
 800e518:	f7ff fbfd 	bl	800dd16 <__sprint_r>
 800e51c:	2800      	cmp	r0, #0
 800e51e:	d14e      	bne.n	800e5be <_vfiprintf_r+0x842>
 800e520:	ae11      	add	r6, sp, #68	; 0x44
 800e522:	e6b8      	b.n	800e296 <_vfiprintf_r+0x51a>
 800e524:	2010      	movs	r0, #16
 800e526:	2b07      	cmp	r3, #7
 800e528:	4402      	add	r2, r0
 800e52a:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800e52e:	6070      	str	r0, [r6, #4]
 800e530:	dd07      	ble.n	800e542 <_vfiprintf_r+0x7c6>
 800e532:	4639      	mov	r1, r7
 800e534:	4648      	mov	r0, r9
 800e536:	aa0e      	add	r2, sp, #56	; 0x38
 800e538:	f7ff fbed 	bl	800dd16 <__sprint_r>
 800e53c:	2800      	cmp	r0, #0
 800e53e:	d13e      	bne.n	800e5be <_vfiprintf_r+0x842>
 800e540:	a911      	add	r1, sp, #68	; 0x44
 800e542:	460e      	mov	r6, r1
 800e544:	3c10      	subs	r4, #16
 800e546:	e6ae      	b.n	800e2a6 <_vfiprintf_r+0x52a>
 800e548:	460e      	mov	r6, r1
 800e54a:	e6c7      	b.n	800e2dc <_vfiprintf_r+0x560>
 800e54c:	2010      	movs	r0, #16
 800e54e:	2b07      	cmp	r3, #7
 800e550:	4401      	add	r1, r0
 800e552:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800e556:	6070      	str	r0, [r6, #4]
 800e558:	dd06      	ble.n	800e568 <_vfiprintf_r+0x7ec>
 800e55a:	4639      	mov	r1, r7
 800e55c:	4648      	mov	r0, r9
 800e55e:	aa0e      	add	r2, sp, #56	; 0x38
 800e560:	f7ff fbd9 	bl	800dd16 <__sprint_r>
 800e564:	bb58      	cbnz	r0, 800e5be <_vfiprintf_r+0x842>
 800e566:	aa11      	add	r2, sp, #68	; 0x44
 800e568:	4616      	mov	r6, r2
 800e56a:	3c10      	subs	r4, #16
 800e56c:	e6bb      	b.n	800e2e6 <_vfiprintf_r+0x56a>
 800e56e:	4616      	mov	r6, r2
 800e570:	e6d3      	b.n	800e31a <_vfiprintf_r+0x59e>
 800e572:	4639      	mov	r1, r7
 800e574:	4648      	mov	r0, r9
 800e576:	aa0e      	add	r2, sp, #56	; 0x38
 800e578:	f7ff fbcd 	bl	800dd16 <__sprint_r>
 800e57c:	b9f8      	cbnz	r0, 800e5be <_vfiprintf_r+0x842>
 800e57e:	ab11      	add	r3, sp, #68	; 0x44
 800e580:	e6da      	b.n	800e338 <_vfiprintf_r+0x5bc>
 800e582:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800e586:	1a54      	subs	r4, r2, r1
 800e588:	2c00      	cmp	r4, #0
 800e58a:	f77f aed9 	ble.w	800e340 <_vfiprintf_r+0x5c4>
 800e58e:	2610      	movs	r6, #16
 800e590:	4d39      	ldr	r5, [pc, #228]	; (800e678 <_vfiprintf_r+0x8fc>)
 800e592:	2c10      	cmp	r4, #16
 800e594:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800e598:	601d      	str	r5, [r3, #0]
 800e59a:	f102 0201 	add.w	r2, r2, #1
 800e59e:	dc1d      	bgt.n	800e5dc <_vfiprintf_r+0x860>
 800e5a0:	605c      	str	r4, [r3, #4]
 800e5a2:	2a07      	cmp	r2, #7
 800e5a4:	440c      	add	r4, r1
 800e5a6:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800e5aa:	f77f aec9 	ble.w	800e340 <_vfiprintf_r+0x5c4>
 800e5ae:	4639      	mov	r1, r7
 800e5b0:	4648      	mov	r0, r9
 800e5b2:	aa0e      	add	r2, sp, #56	; 0x38
 800e5b4:	f7ff fbaf 	bl	800dd16 <__sprint_r>
 800e5b8:	2800      	cmp	r0, #0
 800e5ba:	f43f aec1 	beq.w	800e340 <_vfiprintf_r+0x5c4>
 800e5be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800e5c0:	07d9      	lsls	r1, r3, #31
 800e5c2:	d405      	bmi.n	800e5d0 <_vfiprintf_r+0x854>
 800e5c4:	89bb      	ldrh	r3, [r7, #12]
 800e5c6:	059a      	lsls	r2, r3, #22
 800e5c8:	d402      	bmi.n	800e5d0 <_vfiprintf_r+0x854>
 800e5ca:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800e5cc:	f7fe fd1d 	bl	800d00a <__retarget_lock_release_recursive>
 800e5d0:	89bb      	ldrh	r3, [r7, #12]
 800e5d2:	065b      	lsls	r3, r3, #25
 800e5d4:	f57f ac03 	bpl.w	800ddde <_vfiprintf_r+0x62>
 800e5d8:	f7ff bbfe 	b.w	800ddd8 <_vfiprintf_r+0x5c>
 800e5dc:	3110      	adds	r1, #16
 800e5de:	2a07      	cmp	r2, #7
 800e5e0:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800e5e4:	605e      	str	r6, [r3, #4]
 800e5e6:	dc02      	bgt.n	800e5ee <_vfiprintf_r+0x872>
 800e5e8:	3308      	adds	r3, #8
 800e5ea:	3c10      	subs	r4, #16
 800e5ec:	e7d1      	b.n	800e592 <_vfiprintf_r+0x816>
 800e5ee:	4639      	mov	r1, r7
 800e5f0:	4648      	mov	r0, r9
 800e5f2:	aa0e      	add	r2, sp, #56	; 0x38
 800e5f4:	f7ff fb8f 	bl	800dd16 <__sprint_r>
 800e5f8:	2800      	cmp	r0, #0
 800e5fa:	d1e0      	bne.n	800e5be <_vfiprintf_r+0x842>
 800e5fc:	ab11      	add	r3, sp, #68	; 0x44
 800e5fe:	e7f4      	b.n	800e5ea <_vfiprintf_r+0x86e>
 800e600:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800e602:	b913      	cbnz	r3, 800e60a <_vfiprintf_r+0x88e>
 800e604:	2300      	movs	r3, #0
 800e606:	930f      	str	r3, [sp, #60]	; 0x3c
 800e608:	e7d9      	b.n	800e5be <_vfiprintf_r+0x842>
 800e60a:	4639      	mov	r1, r7
 800e60c:	4648      	mov	r0, r9
 800e60e:	aa0e      	add	r2, sp, #56	; 0x38
 800e610:	f7ff fb81 	bl	800dd16 <__sprint_r>
 800e614:	2800      	cmp	r0, #0
 800e616:	d0f5      	beq.n	800e604 <_vfiprintf_r+0x888>
 800e618:	e7d1      	b.n	800e5be <_vfiprintf_r+0x842>
 800e61a:	ea54 0205 	orrs.w	r2, r4, r5
 800e61e:	f8cd a014 	str.w	sl, [sp, #20]
 800e622:	f43f ada4 	beq.w	800e16e <_vfiprintf_r+0x3f2>
 800e626:	2b01      	cmp	r3, #1
 800e628:	f43f aed8 	beq.w	800e3dc <_vfiprintf_r+0x660>
 800e62c:	2b02      	cmp	r3, #2
 800e62e:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800e632:	f43f af23 	beq.w	800e47c <_vfiprintf_r+0x700>
 800e636:	08e2      	lsrs	r2, r4, #3
 800e638:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800e63c:	08e8      	lsrs	r0, r5, #3
 800e63e:	f004 0307 	and.w	r3, r4, #7
 800e642:	4605      	mov	r5, r0
 800e644:	4614      	mov	r4, r2
 800e646:	3330      	adds	r3, #48	; 0x30
 800e648:	ea54 0205 	orrs.w	r2, r4, r5
 800e64c:	4641      	mov	r1, r8
 800e64e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800e652:	d1f0      	bne.n	800e636 <_vfiprintf_r+0x8ba>
 800e654:	9a05      	ldr	r2, [sp, #20]
 800e656:	07d0      	lsls	r0, r2, #31
 800e658:	d506      	bpl.n	800e668 <_vfiprintf_r+0x8ec>
 800e65a:	2b30      	cmp	r3, #48	; 0x30
 800e65c:	d004      	beq.n	800e668 <_vfiprintf_r+0x8ec>
 800e65e:	2330      	movs	r3, #48	; 0x30
 800e660:	f808 3c01 	strb.w	r3, [r8, #-1]
 800e664:	f1a1 0802 	sub.w	r8, r1, #2
 800e668:	ab3a      	add	r3, sp, #232	; 0xe8
 800e66a:	eba3 0308 	sub.w	r3, r3, r8
 800e66e:	9d01      	ldr	r5, [sp, #4]
 800e670:	f8dd a014 	ldr.w	sl, [sp, #20]
 800e674:	9301      	str	r3, [sp, #4]
 800e676:	e5b6      	b.n	800e1e6 <_vfiprintf_r+0x46a>
 800e678:	080108f4 	.word	0x080108f4

0800e67c <__sbprintf>:
 800e67c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e67e:	461f      	mov	r7, r3
 800e680:	898b      	ldrh	r3, [r1, #12]
 800e682:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800e686:	f023 0302 	bic.w	r3, r3, #2
 800e68a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800e68e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e690:	4615      	mov	r5, r2
 800e692:	9319      	str	r3, [sp, #100]	; 0x64
 800e694:	89cb      	ldrh	r3, [r1, #14]
 800e696:	4606      	mov	r6, r0
 800e698:	f8ad 300e 	strh.w	r3, [sp, #14]
 800e69c:	69cb      	ldr	r3, [r1, #28]
 800e69e:	a816      	add	r0, sp, #88	; 0x58
 800e6a0:	9307      	str	r3, [sp, #28]
 800e6a2:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800e6a4:	460c      	mov	r4, r1
 800e6a6:	9309      	str	r3, [sp, #36]	; 0x24
 800e6a8:	ab1a      	add	r3, sp, #104	; 0x68
 800e6aa:	9300      	str	r3, [sp, #0]
 800e6ac:	9304      	str	r3, [sp, #16]
 800e6ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e6b2:	9302      	str	r3, [sp, #8]
 800e6b4:	9305      	str	r3, [sp, #20]
 800e6b6:	2300      	movs	r3, #0
 800e6b8:	9306      	str	r3, [sp, #24]
 800e6ba:	f7fe fca3 	bl	800d004 <__retarget_lock_init_recursive>
 800e6be:	462a      	mov	r2, r5
 800e6c0:	463b      	mov	r3, r7
 800e6c2:	4669      	mov	r1, sp
 800e6c4:	4630      	mov	r0, r6
 800e6c6:	f7ff fb59 	bl	800dd7c <_vfiprintf_r>
 800e6ca:	1e05      	subs	r5, r0, #0
 800e6cc:	db07      	blt.n	800e6de <__sbprintf+0x62>
 800e6ce:	4669      	mov	r1, sp
 800e6d0:	4630      	mov	r0, r6
 800e6d2:	f7fe f96d 	bl	800c9b0 <_fflush_r>
 800e6d6:	2800      	cmp	r0, #0
 800e6d8:	bf18      	it	ne
 800e6da:	f04f 35ff 	movne.w	r5, #4294967295
 800e6de:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800e6e2:	9816      	ldr	r0, [sp, #88]	; 0x58
 800e6e4:	065b      	lsls	r3, r3, #25
 800e6e6:	bf42      	ittt	mi
 800e6e8:	89a3      	ldrhmi	r3, [r4, #12]
 800e6ea:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800e6ee:	81a3      	strhmi	r3, [r4, #12]
 800e6f0:	f7fe fc89 	bl	800d006 <__retarget_lock_close_recursive>
 800e6f4:	4628      	mov	r0, r5
 800e6f6:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800e6fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e6fc <__swbuf_r>:
 800e6fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6fe:	460e      	mov	r6, r1
 800e700:	4614      	mov	r4, r2
 800e702:	4605      	mov	r5, r0
 800e704:	b118      	cbz	r0, 800e70e <__swbuf_r+0x12>
 800e706:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e708:	b90b      	cbnz	r3, 800e70e <__swbuf_r+0x12>
 800e70a:	f7fe f9bd 	bl	800ca88 <__sinit>
 800e70e:	69a3      	ldr	r3, [r4, #24]
 800e710:	60a3      	str	r3, [r4, #8]
 800e712:	89a3      	ldrh	r3, [r4, #12]
 800e714:	0719      	lsls	r1, r3, #28
 800e716:	d529      	bpl.n	800e76c <__swbuf_r+0x70>
 800e718:	6923      	ldr	r3, [r4, #16]
 800e71a:	b33b      	cbz	r3, 800e76c <__swbuf_r+0x70>
 800e71c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e720:	b2f6      	uxtb	r6, r6
 800e722:	049a      	lsls	r2, r3, #18
 800e724:	4637      	mov	r7, r6
 800e726:	d52a      	bpl.n	800e77e <__swbuf_r+0x82>
 800e728:	6823      	ldr	r3, [r4, #0]
 800e72a:	6920      	ldr	r0, [r4, #16]
 800e72c:	1a18      	subs	r0, r3, r0
 800e72e:	6963      	ldr	r3, [r4, #20]
 800e730:	4283      	cmp	r3, r0
 800e732:	dc04      	bgt.n	800e73e <__swbuf_r+0x42>
 800e734:	4621      	mov	r1, r4
 800e736:	4628      	mov	r0, r5
 800e738:	f7fe f93a 	bl	800c9b0 <_fflush_r>
 800e73c:	b9e0      	cbnz	r0, 800e778 <__swbuf_r+0x7c>
 800e73e:	68a3      	ldr	r3, [r4, #8]
 800e740:	3001      	adds	r0, #1
 800e742:	3b01      	subs	r3, #1
 800e744:	60a3      	str	r3, [r4, #8]
 800e746:	6823      	ldr	r3, [r4, #0]
 800e748:	1c5a      	adds	r2, r3, #1
 800e74a:	6022      	str	r2, [r4, #0]
 800e74c:	701e      	strb	r6, [r3, #0]
 800e74e:	6963      	ldr	r3, [r4, #20]
 800e750:	4283      	cmp	r3, r0
 800e752:	d004      	beq.n	800e75e <__swbuf_r+0x62>
 800e754:	89a3      	ldrh	r3, [r4, #12]
 800e756:	07db      	lsls	r3, r3, #31
 800e758:	d506      	bpl.n	800e768 <__swbuf_r+0x6c>
 800e75a:	2e0a      	cmp	r6, #10
 800e75c:	d104      	bne.n	800e768 <__swbuf_r+0x6c>
 800e75e:	4621      	mov	r1, r4
 800e760:	4628      	mov	r0, r5
 800e762:	f7fe f925 	bl	800c9b0 <_fflush_r>
 800e766:	b938      	cbnz	r0, 800e778 <__swbuf_r+0x7c>
 800e768:	4638      	mov	r0, r7
 800e76a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e76c:	4621      	mov	r1, r4
 800e76e:	4628      	mov	r0, r5
 800e770:	f7fd f9dc 	bl	800bb2c <__swsetup_r>
 800e774:	2800      	cmp	r0, #0
 800e776:	d0d1      	beq.n	800e71c <__swbuf_r+0x20>
 800e778:	f04f 37ff 	mov.w	r7, #4294967295
 800e77c:	e7f4      	b.n	800e768 <__swbuf_r+0x6c>
 800e77e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800e782:	81a3      	strh	r3, [r4, #12]
 800e784:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e786:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e78a:	6663      	str	r3, [r4, #100]	; 0x64
 800e78c:	e7cc      	b.n	800e728 <__swbuf_r+0x2c>
	...

0800e790 <_write_r>:
 800e790:	b538      	push	{r3, r4, r5, lr}
 800e792:	4604      	mov	r4, r0
 800e794:	4608      	mov	r0, r1
 800e796:	4611      	mov	r1, r2
 800e798:	2200      	movs	r2, #0
 800e79a:	4d05      	ldr	r5, [pc, #20]	; (800e7b0 <_write_r+0x20>)
 800e79c:	602a      	str	r2, [r5, #0]
 800e79e:	461a      	mov	r2, r3
 800e7a0:	f7f4 fd90 	bl	80032c4 <_write>
 800e7a4:	1c43      	adds	r3, r0, #1
 800e7a6:	d102      	bne.n	800e7ae <_write_r+0x1e>
 800e7a8:	682b      	ldr	r3, [r5, #0]
 800e7aa:	b103      	cbz	r3, 800e7ae <_write_r+0x1e>
 800e7ac:	6023      	str	r3, [r4, #0]
 800e7ae:	bd38      	pop	{r3, r4, r5, pc}
 800e7b0:	200010f8 	.word	0x200010f8

0800e7b4 <__register_exitproc>:
 800e7b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7b8:	4d1c      	ldr	r5, [pc, #112]	; (800e82c <__register_exitproc+0x78>)
 800e7ba:	4606      	mov	r6, r0
 800e7bc:	6828      	ldr	r0, [r5, #0]
 800e7be:	4698      	mov	r8, r3
 800e7c0:	460f      	mov	r7, r1
 800e7c2:	4691      	mov	r9, r2
 800e7c4:	f7fe fc20 	bl	800d008 <__retarget_lock_acquire_recursive>
 800e7c8:	4b19      	ldr	r3, [pc, #100]	; (800e830 <__register_exitproc+0x7c>)
 800e7ca:	4628      	mov	r0, r5
 800e7cc:	681b      	ldr	r3, [r3, #0]
 800e7ce:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800e7d2:	b91c      	cbnz	r4, 800e7dc <__register_exitproc+0x28>
 800e7d4:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800e7d8:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800e7dc:	6865      	ldr	r5, [r4, #4]
 800e7de:	6800      	ldr	r0, [r0, #0]
 800e7e0:	2d1f      	cmp	r5, #31
 800e7e2:	dd05      	ble.n	800e7f0 <__register_exitproc+0x3c>
 800e7e4:	f7fe fc11 	bl	800d00a <__retarget_lock_release_recursive>
 800e7e8:	f04f 30ff 	mov.w	r0, #4294967295
 800e7ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7f0:	b19e      	cbz	r6, 800e81a <__register_exitproc+0x66>
 800e7f2:	2201      	movs	r2, #1
 800e7f4:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800e7f8:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800e7fc:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800e800:	40aa      	lsls	r2, r5
 800e802:	4313      	orrs	r3, r2
 800e804:	2e02      	cmp	r6, #2
 800e806:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800e80a:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800e80e:	bf02      	ittt	eq
 800e810:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800e814:	431a      	orreq	r2, r3
 800e816:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800e81a:	1c6b      	adds	r3, r5, #1
 800e81c:	3502      	adds	r5, #2
 800e81e:	6063      	str	r3, [r4, #4]
 800e820:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800e824:	f7fe fbf1 	bl	800d00a <__retarget_lock_release_recursive>
 800e828:	2000      	movs	r0, #0
 800e82a:	e7df      	b.n	800e7ec <__register_exitproc+0x38>
 800e82c:	200008a0 	.word	0x200008a0
 800e830:	080106a0 	.word	0x080106a0

0800e834 <__assert_func>:
 800e834:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e836:	4614      	mov	r4, r2
 800e838:	461a      	mov	r2, r3
 800e83a:	4b09      	ldr	r3, [pc, #36]	; (800e860 <__assert_func+0x2c>)
 800e83c:	4605      	mov	r5, r0
 800e83e:	681b      	ldr	r3, [r3, #0]
 800e840:	68d8      	ldr	r0, [r3, #12]
 800e842:	b14c      	cbz	r4, 800e858 <__assert_func+0x24>
 800e844:	4b07      	ldr	r3, [pc, #28]	; (800e864 <__assert_func+0x30>)
 800e846:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e84a:	9100      	str	r1, [sp, #0]
 800e84c:	462b      	mov	r3, r5
 800e84e:	4906      	ldr	r1, [pc, #24]	; (800e868 <__assert_func+0x34>)
 800e850:	f000 f8a4 	bl	800e99c <fiprintf>
 800e854:	f000 f99f 	bl	800eb96 <abort>
 800e858:	4b04      	ldr	r3, [pc, #16]	; (800e86c <__assert_func+0x38>)
 800e85a:	461c      	mov	r4, r3
 800e85c:	e7f3      	b.n	800e846 <__assert_func+0x12>
 800e85e:	bf00      	nop
 800e860:	20000064 	.word	0x20000064
 800e864:	08010914 	.word	0x08010914
 800e868:	08010921 	.word	0x08010921
 800e86c:	0801094f 	.word	0x0801094f

0800e870 <_calloc_r>:
 800e870:	b510      	push	{r4, lr}
 800e872:	4351      	muls	r1, r2
 800e874:	f7fa f99c 	bl	8008bb0 <_malloc_r>
 800e878:	4604      	mov	r4, r0
 800e87a:	b198      	cbz	r0, 800e8a4 <_calloc_r+0x34>
 800e87c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800e880:	f022 0203 	bic.w	r2, r2, #3
 800e884:	3a04      	subs	r2, #4
 800e886:	2a24      	cmp	r2, #36	; 0x24
 800e888:	d81b      	bhi.n	800e8c2 <_calloc_r+0x52>
 800e88a:	2a13      	cmp	r2, #19
 800e88c:	d917      	bls.n	800e8be <_calloc_r+0x4e>
 800e88e:	2100      	movs	r1, #0
 800e890:	2a1b      	cmp	r2, #27
 800e892:	e9c0 1100 	strd	r1, r1, [r0]
 800e896:	d807      	bhi.n	800e8a8 <_calloc_r+0x38>
 800e898:	f100 0308 	add.w	r3, r0, #8
 800e89c:	2200      	movs	r2, #0
 800e89e:	e9c3 2200 	strd	r2, r2, [r3]
 800e8a2:	609a      	str	r2, [r3, #8]
 800e8a4:	4620      	mov	r0, r4
 800e8a6:	bd10      	pop	{r4, pc}
 800e8a8:	2a24      	cmp	r2, #36	; 0x24
 800e8aa:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800e8ae:	bf11      	iteee	ne
 800e8b0:	f100 0310 	addne.w	r3, r0, #16
 800e8b4:	6101      	streq	r1, [r0, #16]
 800e8b6:	f100 0318 	addeq.w	r3, r0, #24
 800e8ba:	6141      	streq	r1, [r0, #20]
 800e8bc:	e7ee      	b.n	800e89c <_calloc_r+0x2c>
 800e8be:	4603      	mov	r3, r0
 800e8c0:	e7ec      	b.n	800e89c <_calloc_r+0x2c>
 800e8c2:	2100      	movs	r1, #0
 800e8c4:	f7fa fbb6 	bl	8009034 <memset>
 800e8c8:	e7ec      	b.n	800e8a4 <_calloc_r+0x34>
	...

0800e8cc <_close_r>:
 800e8cc:	b538      	push	{r3, r4, r5, lr}
 800e8ce:	2300      	movs	r3, #0
 800e8d0:	4d05      	ldr	r5, [pc, #20]	; (800e8e8 <_close_r+0x1c>)
 800e8d2:	4604      	mov	r4, r0
 800e8d4:	4608      	mov	r0, r1
 800e8d6:	602b      	str	r3, [r5, #0]
 800e8d8:	f000 fa20 	bl	800ed1c <_close>
 800e8dc:	1c43      	adds	r3, r0, #1
 800e8de:	d102      	bne.n	800e8e6 <_close_r+0x1a>
 800e8e0:	682b      	ldr	r3, [r5, #0]
 800e8e2:	b103      	cbz	r3, 800e8e6 <_close_r+0x1a>
 800e8e4:	6023      	str	r3, [r4, #0]
 800e8e6:	bd38      	pop	{r3, r4, r5, pc}
 800e8e8:	200010f8 	.word	0x200010f8

0800e8ec <_fclose_r>:
 800e8ec:	b570      	push	{r4, r5, r6, lr}
 800e8ee:	4606      	mov	r6, r0
 800e8f0:	460c      	mov	r4, r1
 800e8f2:	b911      	cbnz	r1, 800e8fa <_fclose_r+0xe>
 800e8f4:	2500      	movs	r5, #0
 800e8f6:	4628      	mov	r0, r5
 800e8f8:	bd70      	pop	{r4, r5, r6, pc}
 800e8fa:	b118      	cbz	r0, 800e904 <_fclose_r+0x18>
 800e8fc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800e8fe:	b90b      	cbnz	r3, 800e904 <_fclose_r+0x18>
 800e900:	f7fe f8c2 	bl	800ca88 <__sinit>
 800e904:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e906:	07d8      	lsls	r0, r3, #31
 800e908:	d405      	bmi.n	800e916 <_fclose_r+0x2a>
 800e90a:	89a3      	ldrh	r3, [r4, #12]
 800e90c:	0599      	lsls	r1, r3, #22
 800e90e:	d402      	bmi.n	800e916 <_fclose_r+0x2a>
 800e910:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e912:	f7fe fb79 	bl	800d008 <__retarget_lock_acquire_recursive>
 800e916:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e91a:	b93b      	cbnz	r3, 800e92c <_fclose_r+0x40>
 800e91c:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800e91e:	f015 0501 	ands.w	r5, r5, #1
 800e922:	d1e7      	bne.n	800e8f4 <_fclose_r+0x8>
 800e924:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e926:	f7fe fb70 	bl	800d00a <__retarget_lock_release_recursive>
 800e92a:	e7e4      	b.n	800e8f6 <_fclose_r+0xa>
 800e92c:	4621      	mov	r1, r4
 800e92e:	4630      	mov	r0, r6
 800e930:	f7fd ffb0 	bl	800c894 <__sflush_r>
 800e934:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800e936:	4605      	mov	r5, r0
 800e938:	b133      	cbz	r3, 800e948 <_fclose_r+0x5c>
 800e93a:	4630      	mov	r0, r6
 800e93c:	69e1      	ldr	r1, [r4, #28]
 800e93e:	4798      	blx	r3
 800e940:	2800      	cmp	r0, #0
 800e942:	bfb8      	it	lt
 800e944:	f04f 35ff 	movlt.w	r5, #4294967295
 800e948:	89a3      	ldrh	r3, [r4, #12]
 800e94a:	061a      	lsls	r2, r3, #24
 800e94c:	d503      	bpl.n	800e956 <_fclose_r+0x6a>
 800e94e:	4630      	mov	r0, r6
 800e950:	6921      	ldr	r1, [r4, #16]
 800e952:	f7fe f929 	bl	800cba8 <_free_r>
 800e956:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800e958:	b141      	cbz	r1, 800e96c <_fclose_r+0x80>
 800e95a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800e95e:	4299      	cmp	r1, r3
 800e960:	d002      	beq.n	800e968 <_fclose_r+0x7c>
 800e962:	4630      	mov	r0, r6
 800e964:	f7fe f920 	bl	800cba8 <_free_r>
 800e968:	2300      	movs	r3, #0
 800e96a:	6323      	str	r3, [r4, #48]	; 0x30
 800e96c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800e96e:	b121      	cbz	r1, 800e97a <_fclose_r+0x8e>
 800e970:	4630      	mov	r0, r6
 800e972:	f7fe f919 	bl	800cba8 <_free_r>
 800e976:	2300      	movs	r3, #0
 800e978:	6463      	str	r3, [r4, #68]	; 0x44
 800e97a:	f7fe f86d 	bl	800ca58 <__sfp_lock_acquire>
 800e97e:	2300      	movs	r3, #0
 800e980:	81a3      	strh	r3, [r4, #12]
 800e982:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e984:	07db      	lsls	r3, r3, #31
 800e986:	d402      	bmi.n	800e98e <_fclose_r+0xa2>
 800e988:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e98a:	f7fe fb3e 	bl	800d00a <__retarget_lock_release_recursive>
 800e98e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e990:	f7fe fb39 	bl	800d006 <__retarget_lock_close_recursive>
 800e994:	f7fe f866 	bl	800ca64 <__sfp_lock_release>
 800e998:	e7ad      	b.n	800e8f6 <_fclose_r+0xa>
	...

0800e99c <fiprintf>:
 800e99c:	b40e      	push	{r1, r2, r3}
 800e99e:	b503      	push	{r0, r1, lr}
 800e9a0:	4601      	mov	r1, r0
 800e9a2:	ab03      	add	r3, sp, #12
 800e9a4:	4805      	ldr	r0, [pc, #20]	; (800e9bc <fiprintf+0x20>)
 800e9a6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9aa:	6800      	ldr	r0, [r0, #0]
 800e9ac:	9301      	str	r3, [sp, #4]
 800e9ae:	f7ff f9e5 	bl	800dd7c <_vfiprintf_r>
 800e9b2:	b002      	add	sp, #8
 800e9b4:	f85d eb04 	ldr.w	lr, [sp], #4
 800e9b8:	b003      	add	sp, #12
 800e9ba:	4770      	bx	lr
 800e9bc:	20000064 	.word	0x20000064

0800e9c0 <__fputwc>:
 800e9c0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e9c4:	4680      	mov	r8, r0
 800e9c6:	460e      	mov	r6, r1
 800e9c8:	4615      	mov	r5, r2
 800e9ca:	f000 f885 	bl	800ead8 <__locale_mb_cur_max>
 800e9ce:	2801      	cmp	r0, #1
 800e9d0:	4604      	mov	r4, r0
 800e9d2:	d11b      	bne.n	800ea0c <__fputwc+0x4c>
 800e9d4:	1e73      	subs	r3, r6, #1
 800e9d6:	2bfe      	cmp	r3, #254	; 0xfe
 800e9d8:	d818      	bhi.n	800ea0c <__fputwc+0x4c>
 800e9da:	f88d 6004 	strb.w	r6, [sp, #4]
 800e9de:	2700      	movs	r7, #0
 800e9e0:	f10d 0904 	add.w	r9, sp, #4
 800e9e4:	42a7      	cmp	r7, r4
 800e9e6:	d020      	beq.n	800ea2a <__fputwc+0x6a>
 800e9e8:	68ab      	ldr	r3, [r5, #8]
 800e9ea:	f817 1009 	ldrb.w	r1, [r7, r9]
 800e9ee:	3b01      	subs	r3, #1
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	60ab      	str	r3, [r5, #8]
 800e9f4:	da04      	bge.n	800ea00 <__fputwc+0x40>
 800e9f6:	69aa      	ldr	r2, [r5, #24]
 800e9f8:	4293      	cmp	r3, r2
 800e9fa:	db1a      	blt.n	800ea32 <__fputwc+0x72>
 800e9fc:	290a      	cmp	r1, #10
 800e9fe:	d018      	beq.n	800ea32 <__fputwc+0x72>
 800ea00:	682b      	ldr	r3, [r5, #0]
 800ea02:	1c5a      	adds	r2, r3, #1
 800ea04:	602a      	str	r2, [r5, #0]
 800ea06:	7019      	strb	r1, [r3, #0]
 800ea08:	3701      	adds	r7, #1
 800ea0a:	e7eb      	b.n	800e9e4 <__fputwc+0x24>
 800ea0c:	4632      	mov	r2, r6
 800ea0e:	4640      	mov	r0, r8
 800ea10:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800ea14:	a901      	add	r1, sp, #4
 800ea16:	f000 f89b 	bl	800eb50 <_wcrtomb_r>
 800ea1a:	1c42      	adds	r2, r0, #1
 800ea1c:	4604      	mov	r4, r0
 800ea1e:	d1de      	bne.n	800e9de <__fputwc+0x1e>
 800ea20:	4606      	mov	r6, r0
 800ea22:	89ab      	ldrh	r3, [r5, #12]
 800ea24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ea28:	81ab      	strh	r3, [r5, #12]
 800ea2a:	4630      	mov	r0, r6
 800ea2c:	b003      	add	sp, #12
 800ea2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ea32:	462a      	mov	r2, r5
 800ea34:	4640      	mov	r0, r8
 800ea36:	f7ff fe61 	bl	800e6fc <__swbuf_r>
 800ea3a:	1c43      	adds	r3, r0, #1
 800ea3c:	d1e4      	bne.n	800ea08 <__fputwc+0x48>
 800ea3e:	4606      	mov	r6, r0
 800ea40:	e7f3      	b.n	800ea2a <__fputwc+0x6a>

0800ea42 <_fputwc_r>:
 800ea42:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800ea44:	b570      	push	{r4, r5, r6, lr}
 800ea46:	07db      	lsls	r3, r3, #31
 800ea48:	4605      	mov	r5, r0
 800ea4a:	460e      	mov	r6, r1
 800ea4c:	4614      	mov	r4, r2
 800ea4e:	d405      	bmi.n	800ea5c <_fputwc_r+0x1a>
 800ea50:	8993      	ldrh	r3, [r2, #12]
 800ea52:	0598      	lsls	r0, r3, #22
 800ea54:	d402      	bmi.n	800ea5c <_fputwc_r+0x1a>
 800ea56:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800ea58:	f7fe fad6 	bl	800d008 <__retarget_lock_acquire_recursive>
 800ea5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea60:	0499      	lsls	r1, r3, #18
 800ea62:	d406      	bmi.n	800ea72 <_fputwc_r+0x30>
 800ea64:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ea68:	81a3      	strh	r3, [r4, #12]
 800ea6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ea6c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ea70:	6663      	str	r3, [r4, #100]	; 0x64
 800ea72:	4622      	mov	r2, r4
 800ea74:	4628      	mov	r0, r5
 800ea76:	4631      	mov	r1, r6
 800ea78:	f7ff ffa2 	bl	800e9c0 <__fputwc>
 800ea7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ea7e:	4605      	mov	r5, r0
 800ea80:	07da      	lsls	r2, r3, #31
 800ea82:	d405      	bmi.n	800ea90 <_fputwc_r+0x4e>
 800ea84:	89a3      	ldrh	r3, [r4, #12]
 800ea86:	059b      	lsls	r3, r3, #22
 800ea88:	d402      	bmi.n	800ea90 <_fputwc_r+0x4e>
 800ea8a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ea8c:	f7fe fabd 	bl	800d00a <__retarget_lock_release_recursive>
 800ea90:	4628      	mov	r0, r5
 800ea92:	bd70      	pop	{r4, r5, r6, pc}

0800ea94 <_fstat_r>:
 800ea94:	b538      	push	{r3, r4, r5, lr}
 800ea96:	2300      	movs	r3, #0
 800ea98:	4d06      	ldr	r5, [pc, #24]	; (800eab4 <_fstat_r+0x20>)
 800ea9a:	4604      	mov	r4, r0
 800ea9c:	4608      	mov	r0, r1
 800ea9e:	4611      	mov	r1, r2
 800eaa0:	602b      	str	r3, [r5, #0]
 800eaa2:	f7f4 fb37 	bl	8003114 <_fstat>
 800eaa6:	1c43      	adds	r3, r0, #1
 800eaa8:	d102      	bne.n	800eab0 <_fstat_r+0x1c>
 800eaaa:	682b      	ldr	r3, [r5, #0]
 800eaac:	b103      	cbz	r3, 800eab0 <_fstat_r+0x1c>
 800eaae:	6023      	str	r3, [r4, #0]
 800eab0:	bd38      	pop	{r3, r4, r5, pc}
 800eab2:	bf00      	nop
 800eab4:	200010f8 	.word	0x200010f8

0800eab8 <_isatty_r>:
 800eab8:	b538      	push	{r3, r4, r5, lr}
 800eaba:	2300      	movs	r3, #0
 800eabc:	4d05      	ldr	r5, [pc, #20]	; (800ead4 <_isatty_r+0x1c>)
 800eabe:	4604      	mov	r4, r0
 800eac0:	4608      	mov	r0, r1
 800eac2:	602b      	str	r3, [r5, #0]
 800eac4:	f000 f950 	bl	800ed68 <_isatty>
 800eac8:	1c43      	adds	r3, r0, #1
 800eaca:	d102      	bne.n	800ead2 <_isatty_r+0x1a>
 800eacc:	682b      	ldr	r3, [r5, #0]
 800eace:	b103      	cbz	r3, 800ead2 <_isatty_r+0x1a>
 800ead0:	6023      	str	r3, [r4, #0]
 800ead2:	bd38      	pop	{r3, r4, r5, pc}
 800ead4:	200010f8 	.word	0x200010f8

0800ead8 <__locale_mb_cur_max>:
 800ead8:	4b01      	ldr	r3, [pc, #4]	; (800eae0 <__locale_mb_cur_max+0x8>)
 800eada:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800eade:	4770      	bx	lr
 800eae0:	200008a4 	.word	0x200008a4

0800eae4 <_lseek_r>:
 800eae4:	b538      	push	{r3, r4, r5, lr}
 800eae6:	4604      	mov	r4, r0
 800eae8:	4608      	mov	r0, r1
 800eaea:	4611      	mov	r1, r2
 800eaec:	2200      	movs	r2, #0
 800eaee:	4d05      	ldr	r5, [pc, #20]	; (800eb04 <_lseek_r+0x20>)
 800eaf0:	602a      	str	r2, [r5, #0]
 800eaf2:	461a      	mov	r2, r3
 800eaf4:	f000 f902 	bl	800ecfc <_lseek>
 800eaf8:	1c43      	adds	r3, r0, #1
 800eafa:	d102      	bne.n	800eb02 <_lseek_r+0x1e>
 800eafc:	682b      	ldr	r3, [r5, #0]
 800eafe:	b103      	cbz	r3, 800eb02 <_lseek_r+0x1e>
 800eb00:	6023      	str	r3, [r4, #0]
 800eb02:	bd38      	pop	{r3, r4, r5, pc}
 800eb04:	200010f8 	.word	0x200010f8

0800eb08 <__ascii_mbtowc>:
 800eb08:	b082      	sub	sp, #8
 800eb0a:	b901      	cbnz	r1, 800eb0e <__ascii_mbtowc+0x6>
 800eb0c:	a901      	add	r1, sp, #4
 800eb0e:	b142      	cbz	r2, 800eb22 <__ascii_mbtowc+0x1a>
 800eb10:	b14b      	cbz	r3, 800eb26 <__ascii_mbtowc+0x1e>
 800eb12:	7813      	ldrb	r3, [r2, #0]
 800eb14:	600b      	str	r3, [r1, #0]
 800eb16:	7812      	ldrb	r2, [r2, #0]
 800eb18:	1e10      	subs	r0, r2, #0
 800eb1a:	bf18      	it	ne
 800eb1c:	2001      	movne	r0, #1
 800eb1e:	b002      	add	sp, #8
 800eb20:	4770      	bx	lr
 800eb22:	4610      	mov	r0, r2
 800eb24:	e7fb      	b.n	800eb1e <__ascii_mbtowc+0x16>
 800eb26:	f06f 0001 	mvn.w	r0, #1
 800eb2a:	e7f8      	b.n	800eb1e <__ascii_mbtowc+0x16>

0800eb2c <_read_r>:
 800eb2c:	b538      	push	{r3, r4, r5, lr}
 800eb2e:	4604      	mov	r4, r0
 800eb30:	4608      	mov	r0, r1
 800eb32:	4611      	mov	r1, r2
 800eb34:	2200      	movs	r2, #0
 800eb36:	4d05      	ldr	r5, [pc, #20]	; (800eb4c <_read_r+0x20>)
 800eb38:	602a      	str	r2, [r5, #0]
 800eb3a:	461a      	mov	r2, r3
 800eb3c:	f7f4 fb84 	bl	8003248 <_read>
 800eb40:	1c43      	adds	r3, r0, #1
 800eb42:	d102      	bne.n	800eb4a <_read_r+0x1e>
 800eb44:	682b      	ldr	r3, [r5, #0]
 800eb46:	b103      	cbz	r3, 800eb4a <_read_r+0x1e>
 800eb48:	6023      	str	r3, [r4, #0]
 800eb4a:	bd38      	pop	{r3, r4, r5, pc}
 800eb4c:	200010f8 	.word	0x200010f8

0800eb50 <_wcrtomb_r>:
 800eb50:	b5f0      	push	{r4, r5, r6, r7, lr}
 800eb52:	4c09      	ldr	r4, [pc, #36]	; (800eb78 <_wcrtomb_r+0x28>)
 800eb54:	4605      	mov	r5, r0
 800eb56:	461e      	mov	r6, r3
 800eb58:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800eb5c:	b085      	sub	sp, #20
 800eb5e:	b909      	cbnz	r1, 800eb64 <_wcrtomb_r+0x14>
 800eb60:	460a      	mov	r2, r1
 800eb62:	a901      	add	r1, sp, #4
 800eb64:	47b8      	blx	r7
 800eb66:	1c43      	adds	r3, r0, #1
 800eb68:	bf01      	itttt	eq
 800eb6a:	2300      	moveq	r3, #0
 800eb6c:	6033      	streq	r3, [r6, #0]
 800eb6e:	238a      	moveq	r3, #138	; 0x8a
 800eb70:	602b      	streq	r3, [r5, #0]
 800eb72:	b005      	add	sp, #20
 800eb74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eb76:	bf00      	nop
 800eb78:	200008a4 	.word	0x200008a4

0800eb7c <__ascii_wctomb>:
 800eb7c:	4603      	mov	r3, r0
 800eb7e:	4608      	mov	r0, r1
 800eb80:	b141      	cbz	r1, 800eb94 <__ascii_wctomb+0x18>
 800eb82:	2aff      	cmp	r2, #255	; 0xff
 800eb84:	d904      	bls.n	800eb90 <__ascii_wctomb+0x14>
 800eb86:	228a      	movs	r2, #138	; 0x8a
 800eb88:	f04f 30ff 	mov.w	r0, #4294967295
 800eb8c:	601a      	str	r2, [r3, #0]
 800eb8e:	4770      	bx	lr
 800eb90:	2001      	movs	r0, #1
 800eb92:	700a      	strb	r2, [r1, #0]
 800eb94:	4770      	bx	lr

0800eb96 <abort>:
 800eb96:	2006      	movs	r0, #6
 800eb98:	b508      	push	{r3, lr}
 800eb9a:	f000 f82d 	bl	800ebf8 <raise>
 800eb9e:	2001      	movs	r0, #1
 800eba0:	f7f4 faac 	bl	80030fc <_exit>

0800eba4 <_raise_r>:
 800eba4:	291f      	cmp	r1, #31
 800eba6:	b538      	push	{r3, r4, r5, lr}
 800eba8:	4604      	mov	r4, r0
 800ebaa:	460d      	mov	r5, r1
 800ebac:	d904      	bls.n	800ebb8 <_raise_r+0x14>
 800ebae:	2316      	movs	r3, #22
 800ebb0:	6003      	str	r3, [r0, #0]
 800ebb2:	f04f 30ff 	mov.w	r0, #4294967295
 800ebb6:	bd38      	pop	{r3, r4, r5, pc}
 800ebb8:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800ebbc:	b112      	cbz	r2, 800ebc4 <_raise_r+0x20>
 800ebbe:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ebc2:	b94b      	cbnz	r3, 800ebd8 <_raise_r+0x34>
 800ebc4:	4620      	mov	r0, r4
 800ebc6:	f000 f831 	bl	800ec2c <_getpid_r>
 800ebca:	462a      	mov	r2, r5
 800ebcc:	4601      	mov	r1, r0
 800ebce:	4620      	mov	r0, r4
 800ebd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ebd4:	f000 b818 	b.w	800ec08 <_kill_r>
 800ebd8:	2b01      	cmp	r3, #1
 800ebda:	d00a      	beq.n	800ebf2 <_raise_r+0x4e>
 800ebdc:	1c59      	adds	r1, r3, #1
 800ebde:	d103      	bne.n	800ebe8 <_raise_r+0x44>
 800ebe0:	2316      	movs	r3, #22
 800ebe2:	6003      	str	r3, [r0, #0]
 800ebe4:	2001      	movs	r0, #1
 800ebe6:	e7e6      	b.n	800ebb6 <_raise_r+0x12>
 800ebe8:	2400      	movs	r4, #0
 800ebea:	4628      	mov	r0, r5
 800ebec:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ebf0:	4798      	blx	r3
 800ebf2:	2000      	movs	r0, #0
 800ebf4:	e7df      	b.n	800ebb6 <_raise_r+0x12>
	...

0800ebf8 <raise>:
 800ebf8:	4b02      	ldr	r3, [pc, #8]	; (800ec04 <raise+0xc>)
 800ebfa:	4601      	mov	r1, r0
 800ebfc:	6818      	ldr	r0, [r3, #0]
 800ebfe:	f7ff bfd1 	b.w	800eba4 <_raise_r>
 800ec02:	bf00      	nop
 800ec04:	20000064 	.word	0x20000064

0800ec08 <_kill_r>:
 800ec08:	b538      	push	{r3, r4, r5, lr}
 800ec0a:	2300      	movs	r3, #0
 800ec0c:	4d06      	ldr	r5, [pc, #24]	; (800ec28 <_kill_r+0x20>)
 800ec0e:	4604      	mov	r4, r0
 800ec10:	4608      	mov	r0, r1
 800ec12:	4611      	mov	r1, r2
 800ec14:	602b      	str	r3, [r5, #0]
 800ec16:	f7f4 fa93 	bl	8003140 <_kill>
 800ec1a:	1c43      	adds	r3, r0, #1
 800ec1c:	d102      	bne.n	800ec24 <_kill_r+0x1c>
 800ec1e:	682b      	ldr	r3, [r5, #0]
 800ec20:	b103      	cbz	r3, 800ec24 <_kill_r+0x1c>
 800ec22:	6023      	str	r3, [r4, #0]
 800ec24:	bd38      	pop	{r3, r4, r5, pc}
 800ec26:	bf00      	nop
 800ec28:	200010f8 	.word	0x200010f8

0800ec2c <_getpid_r>:
 800ec2c:	f7f4 ba81 	b.w	8003132 <_getpid>

0800ec30 <findslot>:
 800ec30:	4b0a      	ldr	r3, [pc, #40]	; (800ec5c <findslot+0x2c>)
 800ec32:	b510      	push	{r4, lr}
 800ec34:	4604      	mov	r4, r0
 800ec36:	6818      	ldr	r0, [r3, #0]
 800ec38:	b118      	cbz	r0, 800ec42 <findslot+0x12>
 800ec3a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ec3c:	b90b      	cbnz	r3, 800ec42 <findslot+0x12>
 800ec3e:	f7fd ff23 	bl	800ca88 <__sinit>
 800ec42:	2c13      	cmp	r4, #19
 800ec44:	d807      	bhi.n	800ec56 <findslot+0x26>
 800ec46:	4806      	ldr	r0, [pc, #24]	; (800ec60 <findslot+0x30>)
 800ec48:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800ec4c:	3201      	adds	r2, #1
 800ec4e:	d002      	beq.n	800ec56 <findslot+0x26>
 800ec50:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800ec54:	bd10      	pop	{r4, pc}
 800ec56:	2000      	movs	r0, #0
 800ec58:	e7fc      	b.n	800ec54 <findslot+0x24>
 800ec5a:	bf00      	nop
 800ec5c:	20000064 	.word	0x20000064
 800ec60:	20001034 	.word	0x20001034

0800ec64 <checkerror>:
 800ec64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec66:	1c43      	adds	r3, r0, #1
 800ec68:	4604      	mov	r4, r0
 800ec6a:	d109      	bne.n	800ec80 <checkerror+0x1c>
 800ec6c:	f7f9 ff6e 	bl	8008b4c <__errno>
 800ec70:	2613      	movs	r6, #19
 800ec72:	4605      	mov	r5, r0
 800ec74:	2700      	movs	r7, #0
 800ec76:	4630      	mov	r0, r6
 800ec78:	4639      	mov	r1, r7
 800ec7a:	beab      	bkpt	0x00ab
 800ec7c:	4606      	mov	r6, r0
 800ec7e:	602e      	str	r6, [r5, #0]
 800ec80:	4620      	mov	r0, r4
 800ec82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ec84 <_swilseek>:
 800ec84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ec86:	460c      	mov	r4, r1
 800ec88:	4616      	mov	r6, r2
 800ec8a:	f7ff ffd1 	bl	800ec30 <findslot>
 800ec8e:	4605      	mov	r5, r0
 800ec90:	b940      	cbnz	r0, 800eca4 <_swilseek+0x20>
 800ec92:	f7f9 ff5b 	bl	8008b4c <__errno>
 800ec96:	2309      	movs	r3, #9
 800ec98:	6003      	str	r3, [r0, #0]
 800ec9a:	f04f 34ff 	mov.w	r4, #4294967295
 800ec9e:	4620      	mov	r0, r4
 800eca0:	b003      	add	sp, #12
 800eca2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eca4:	2e02      	cmp	r6, #2
 800eca6:	d903      	bls.n	800ecb0 <_swilseek+0x2c>
 800eca8:	f7f9 ff50 	bl	8008b4c <__errno>
 800ecac:	2316      	movs	r3, #22
 800ecae:	e7f3      	b.n	800ec98 <_swilseek+0x14>
 800ecb0:	2e01      	cmp	r6, #1
 800ecb2:	d112      	bne.n	800ecda <_swilseek+0x56>
 800ecb4:	6843      	ldr	r3, [r0, #4]
 800ecb6:	18e4      	adds	r4, r4, r3
 800ecb8:	d4f6      	bmi.n	800eca8 <_swilseek+0x24>
 800ecba:	682b      	ldr	r3, [r5, #0]
 800ecbc:	260a      	movs	r6, #10
 800ecbe:	466f      	mov	r7, sp
 800ecc0:	e9cd 3400 	strd	r3, r4, [sp]
 800ecc4:	4630      	mov	r0, r6
 800ecc6:	4639      	mov	r1, r7
 800ecc8:	beab      	bkpt	0x00ab
 800ecca:	4606      	mov	r6, r0
 800eccc:	4630      	mov	r0, r6
 800ecce:	f7ff ffc9 	bl	800ec64 <checkerror>
 800ecd2:	2800      	cmp	r0, #0
 800ecd4:	dbe1      	blt.n	800ec9a <_swilseek+0x16>
 800ecd6:	606c      	str	r4, [r5, #4]
 800ecd8:	e7e1      	b.n	800ec9e <_swilseek+0x1a>
 800ecda:	2e02      	cmp	r6, #2
 800ecdc:	d1ed      	bne.n	800ecba <_swilseek+0x36>
 800ecde:	6803      	ldr	r3, [r0, #0]
 800ece0:	260c      	movs	r6, #12
 800ece2:	466f      	mov	r7, sp
 800ece4:	9300      	str	r3, [sp, #0]
 800ece6:	4630      	mov	r0, r6
 800ece8:	4639      	mov	r1, r7
 800ecea:	beab      	bkpt	0x00ab
 800ecec:	4606      	mov	r6, r0
 800ecee:	4630      	mov	r0, r6
 800ecf0:	f7ff ffb8 	bl	800ec64 <checkerror>
 800ecf4:	1c43      	adds	r3, r0, #1
 800ecf6:	d0d0      	beq.n	800ec9a <_swilseek+0x16>
 800ecf8:	4404      	add	r4, r0
 800ecfa:	e7de      	b.n	800ecba <_swilseek+0x36>

0800ecfc <_lseek>:
 800ecfc:	f7ff bfc2 	b.w	800ec84 <_swilseek>

0800ed00 <_swiclose>:
 800ed00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ed02:	2402      	movs	r4, #2
 800ed04:	9001      	str	r0, [sp, #4]
 800ed06:	ad01      	add	r5, sp, #4
 800ed08:	4620      	mov	r0, r4
 800ed0a:	4629      	mov	r1, r5
 800ed0c:	beab      	bkpt	0x00ab
 800ed0e:	4604      	mov	r4, r0
 800ed10:	4620      	mov	r0, r4
 800ed12:	f7ff ffa7 	bl	800ec64 <checkerror>
 800ed16:	b003      	add	sp, #12
 800ed18:	bd30      	pop	{r4, r5, pc}
	...

0800ed1c <_close>:
 800ed1c:	b538      	push	{r3, r4, r5, lr}
 800ed1e:	4605      	mov	r5, r0
 800ed20:	f7ff ff86 	bl	800ec30 <findslot>
 800ed24:	4604      	mov	r4, r0
 800ed26:	b930      	cbnz	r0, 800ed36 <_close+0x1a>
 800ed28:	f7f9 ff10 	bl	8008b4c <__errno>
 800ed2c:	2309      	movs	r3, #9
 800ed2e:	6003      	str	r3, [r0, #0]
 800ed30:	f04f 30ff 	mov.w	r0, #4294967295
 800ed34:	bd38      	pop	{r3, r4, r5, pc}
 800ed36:	3d01      	subs	r5, #1
 800ed38:	2d01      	cmp	r5, #1
 800ed3a:	d809      	bhi.n	800ed50 <_close+0x34>
 800ed3c:	4b09      	ldr	r3, [pc, #36]	; (800ed64 <_close+0x48>)
 800ed3e:	689a      	ldr	r2, [r3, #8]
 800ed40:	691b      	ldr	r3, [r3, #16]
 800ed42:	429a      	cmp	r2, r3
 800ed44:	d104      	bne.n	800ed50 <_close+0x34>
 800ed46:	f04f 33ff 	mov.w	r3, #4294967295
 800ed4a:	6003      	str	r3, [r0, #0]
 800ed4c:	2000      	movs	r0, #0
 800ed4e:	e7f1      	b.n	800ed34 <_close+0x18>
 800ed50:	6820      	ldr	r0, [r4, #0]
 800ed52:	f7ff ffd5 	bl	800ed00 <_swiclose>
 800ed56:	2800      	cmp	r0, #0
 800ed58:	d1ec      	bne.n	800ed34 <_close+0x18>
 800ed5a:	f04f 33ff 	mov.w	r3, #4294967295
 800ed5e:	6023      	str	r3, [r4, #0]
 800ed60:	e7e8      	b.n	800ed34 <_close+0x18>
 800ed62:	bf00      	nop
 800ed64:	20001034 	.word	0x20001034

0800ed68 <_isatty>:
 800ed68:	b570      	push	{r4, r5, r6, lr}
 800ed6a:	f7ff ff61 	bl	800ec30 <findslot>
 800ed6e:	2509      	movs	r5, #9
 800ed70:	4604      	mov	r4, r0
 800ed72:	b920      	cbnz	r0, 800ed7e <_isatty+0x16>
 800ed74:	f7f9 feea 	bl	8008b4c <__errno>
 800ed78:	6005      	str	r5, [r0, #0]
 800ed7a:	4620      	mov	r0, r4
 800ed7c:	bd70      	pop	{r4, r5, r6, pc}
 800ed7e:	4628      	mov	r0, r5
 800ed80:	4621      	mov	r1, r4
 800ed82:	beab      	bkpt	0x00ab
 800ed84:	4604      	mov	r4, r0
 800ed86:	2c01      	cmp	r4, #1
 800ed88:	d0f7      	beq.n	800ed7a <_isatty+0x12>
 800ed8a:	f7f9 fedf 	bl	8008b4c <__errno>
 800ed8e:	2400      	movs	r4, #0
 800ed90:	4605      	mov	r5, r0
 800ed92:	2613      	movs	r6, #19
 800ed94:	4630      	mov	r0, r6
 800ed96:	4621      	mov	r1, r4
 800ed98:	beab      	bkpt	0x00ab
 800ed9a:	4606      	mov	r6, r0
 800ed9c:	602e      	str	r6, [r5, #0]
 800ed9e:	e7ec      	b.n	800ed7a <_isatty+0x12>

0800eda0 <pow>:
 800eda0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eda4:	461f      	mov	r7, r3
 800eda6:	4680      	mov	r8, r0
 800eda8:	4689      	mov	r9, r1
 800edaa:	4616      	mov	r6, r2
 800edac:	f000 f8d0 	bl	800ef50 <__ieee754_pow>
 800edb0:	4b4d      	ldr	r3, [pc, #308]	; (800eee8 <pow+0x148>)
 800edb2:	4604      	mov	r4, r0
 800edb4:	f993 3000 	ldrsb.w	r3, [r3]
 800edb8:	460d      	mov	r5, r1
 800edba:	3301      	adds	r3, #1
 800edbc:	d015      	beq.n	800edea <pow+0x4a>
 800edbe:	4632      	mov	r2, r6
 800edc0:	463b      	mov	r3, r7
 800edc2:	4630      	mov	r0, r6
 800edc4:	4639      	mov	r1, r7
 800edc6:	f7f1 fe21 	bl	8000a0c <__aeabi_dcmpun>
 800edca:	b970      	cbnz	r0, 800edea <pow+0x4a>
 800edcc:	4642      	mov	r2, r8
 800edce:	464b      	mov	r3, r9
 800edd0:	4640      	mov	r0, r8
 800edd2:	4649      	mov	r1, r9
 800edd4:	f7f1 fe1a 	bl	8000a0c <__aeabi_dcmpun>
 800edd8:	2200      	movs	r2, #0
 800edda:	2300      	movs	r3, #0
 800eddc:	b148      	cbz	r0, 800edf2 <pow+0x52>
 800edde:	4630      	mov	r0, r6
 800ede0:	4639      	mov	r1, r7
 800ede2:	f7f1 fde1 	bl	80009a8 <__aeabi_dcmpeq>
 800ede6:	2800      	cmp	r0, #0
 800ede8:	d17b      	bne.n	800eee2 <pow+0x142>
 800edea:	4620      	mov	r0, r4
 800edec:	4629      	mov	r1, r5
 800edee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800edf2:	4640      	mov	r0, r8
 800edf4:	4649      	mov	r1, r9
 800edf6:	f7f1 fdd7 	bl	80009a8 <__aeabi_dcmpeq>
 800edfa:	b1e0      	cbz	r0, 800ee36 <pow+0x96>
 800edfc:	2200      	movs	r2, #0
 800edfe:	2300      	movs	r3, #0
 800ee00:	4630      	mov	r0, r6
 800ee02:	4639      	mov	r1, r7
 800ee04:	f7f1 fdd0 	bl	80009a8 <__aeabi_dcmpeq>
 800ee08:	2800      	cmp	r0, #0
 800ee0a:	d16a      	bne.n	800eee2 <pow+0x142>
 800ee0c:	4630      	mov	r0, r6
 800ee0e:	4639      	mov	r1, r7
 800ee10:	f000 fe63 	bl	800fada <finite>
 800ee14:	2800      	cmp	r0, #0
 800ee16:	d0e8      	beq.n	800edea <pow+0x4a>
 800ee18:	2200      	movs	r2, #0
 800ee1a:	2300      	movs	r3, #0
 800ee1c:	4630      	mov	r0, r6
 800ee1e:	4639      	mov	r1, r7
 800ee20:	f7f1 fdcc 	bl	80009bc <__aeabi_dcmplt>
 800ee24:	2800      	cmp	r0, #0
 800ee26:	d0e0      	beq.n	800edea <pow+0x4a>
 800ee28:	f7f9 fe90 	bl	8008b4c <__errno>
 800ee2c:	2321      	movs	r3, #33	; 0x21
 800ee2e:	2400      	movs	r4, #0
 800ee30:	6003      	str	r3, [r0, #0]
 800ee32:	4d2e      	ldr	r5, [pc, #184]	; (800eeec <pow+0x14c>)
 800ee34:	e7d9      	b.n	800edea <pow+0x4a>
 800ee36:	4620      	mov	r0, r4
 800ee38:	4629      	mov	r1, r5
 800ee3a:	f000 fe4e 	bl	800fada <finite>
 800ee3e:	bba8      	cbnz	r0, 800eeac <pow+0x10c>
 800ee40:	4640      	mov	r0, r8
 800ee42:	4649      	mov	r1, r9
 800ee44:	f000 fe49 	bl	800fada <finite>
 800ee48:	b380      	cbz	r0, 800eeac <pow+0x10c>
 800ee4a:	4630      	mov	r0, r6
 800ee4c:	4639      	mov	r1, r7
 800ee4e:	f000 fe44 	bl	800fada <finite>
 800ee52:	b358      	cbz	r0, 800eeac <pow+0x10c>
 800ee54:	4622      	mov	r2, r4
 800ee56:	462b      	mov	r3, r5
 800ee58:	4620      	mov	r0, r4
 800ee5a:	4629      	mov	r1, r5
 800ee5c:	f7f1 fdd6 	bl	8000a0c <__aeabi_dcmpun>
 800ee60:	b160      	cbz	r0, 800ee7c <pow+0xdc>
 800ee62:	f7f9 fe73 	bl	8008b4c <__errno>
 800ee66:	2321      	movs	r3, #33	; 0x21
 800ee68:	2200      	movs	r2, #0
 800ee6a:	6003      	str	r3, [r0, #0]
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	4610      	mov	r0, r2
 800ee70:	4619      	mov	r1, r3
 800ee72:	f7f1 fc5b 	bl	800072c <__aeabi_ddiv>
 800ee76:	4604      	mov	r4, r0
 800ee78:	460d      	mov	r5, r1
 800ee7a:	e7b6      	b.n	800edea <pow+0x4a>
 800ee7c:	f7f9 fe66 	bl	8008b4c <__errno>
 800ee80:	2322      	movs	r3, #34	; 0x22
 800ee82:	2200      	movs	r2, #0
 800ee84:	6003      	str	r3, [r0, #0]
 800ee86:	4649      	mov	r1, r9
 800ee88:	2300      	movs	r3, #0
 800ee8a:	4640      	mov	r0, r8
 800ee8c:	f7f1 fd96 	bl	80009bc <__aeabi_dcmplt>
 800ee90:	2400      	movs	r4, #0
 800ee92:	b148      	cbz	r0, 800eea8 <pow+0x108>
 800ee94:	4630      	mov	r0, r6
 800ee96:	4639      	mov	r1, r7
 800ee98:	f000 fe2c 	bl	800faf4 <rint>
 800ee9c:	4632      	mov	r2, r6
 800ee9e:	463b      	mov	r3, r7
 800eea0:	f7f1 fd82 	bl	80009a8 <__aeabi_dcmpeq>
 800eea4:	2800      	cmp	r0, #0
 800eea6:	d0c4      	beq.n	800ee32 <pow+0x92>
 800eea8:	4d11      	ldr	r5, [pc, #68]	; (800eef0 <pow+0x150>)
 800eeaa:	e79e      	b.n	800edea <pow+0x4a>
 800eeac:	2200      	movs	r2, #0
 800eeae:	2300      	movs	r3, #0
 800eeb0:	4620      	mov	r0, r4
 800eeb2:	4629      	mov	r1, r5
 800eeb4:	f7f1 fd78 	bl	80009a8 <__aeabi_dcmpeq>
 800eeb8:	2800      	cmp	r0, #0
 800eeba:	d096      	beq.n	800edea <pow+0x4a>
 800eebc:	4640      	mov	r0, r8
 800eebe:	4649      	mov	r1, r9
 800eec0:	f000 fe0b 	bl	800fada <finite>
 800eec4:	2800      	cmp	r0, #0
 800eec6:	d090      	beq.n	800edea <pow+0x4a>
 800eec8:	4630      	mov	r0, r6
 800eeca:	4639      	mov	r1, r7
 800eecc:	f000 fe05 	bl	800fada <finite>
 800eed0:	2800      	cmp	r0, #0
 800eed2:	d08a      	beq.n	800edea <pow+0x4a>
 800eed4:	f7f9 fe3a 	bl	8008b4c <__errno>
 800eed8:	2322      	movs	r3, #34	; 0x22
 800eeda:	2400      	movs	r4, #0
 800eedc:	2500      	movs	r5, #0
 800eede:	6003      	str	r3, [r0, #0]
 800eee0:	e783      	b.n	800edea <pow+0x4a>
 800eee2:	2400      	movs	r4, #0
 800eee4:	4d03      	ldr	r5, [pc, #12]	; (800eef4 <pow+0x154>)
 800eee6:	e780      	b.n	800edea <pow+0x4a>
 800eee8:	20000a10 	.word	0x20000a10
 800eeec:	fff00000 	.word	0xfff00000
 800eef0:	7ff00000 	.word	0x7ff00000
 800eef4:	3ff00000 	.word	0x3ff00000

0800eef8 <sqrt>:
 800eef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eefa:	4606      	mov	r6, r0
 800eefc:	460f      	mov	r7, r1
 800eefe:	f000 fd3d 	bl	800f97c <__ieee754_sqrt>
 800ef02:	4b12      	ldr	r3, [pc, #72]	; (800ef4c <sqrt+0x54>)
 800ef04:	4604      	mov	r4, r0
 800ef06:	f993 3000 	ldrsb.w	r3, [r3]
 800ef0a:	460d      	mov	r5, r1
 800ef0c:	3301      	adds	r3, #1
 800ef0e:	d019      	beq.n	800ef44 <sqrt+0x4c>
 800ef10:	4632      	mov	r2, r6
 800ef12:	463b      	mov	r3, r7
 800ef14:	4630      	mov	r0, r6
 800ef16:	4639      	mov	r1, r7
 800ef18:	f7f1 fd78 	bl	8000a0c <__aeabi_dcmpun>
 800ef1c:	b990      	cbnz	r0, 800ef44 <sqrt+0x4c>
 800ef1e:	2200      	movs	r2, #0
 800ef20:	2300      	movs	r3, #0
 800ef22:	4630      	mov	r0, r6
 800ef24:	4639      	mov	r1, r7
 800ef26:	f7f1 fd49 	bl	80009bc <__aeabi_dcmplt>
 800ef2a:	b158      	cbz	r0, 800ef44 <sqrt+0x4c>
 800ef2c:	f7f9 fe0e 	bl	8008b4c <__errno>
 800ef30:	2321      	movs	r3, #33	; 0x21
 800ef32:	2200      	movs	r2, #0
 800ef34:	6003      	str	r3, [r0, #0]
 800ef36:	2300      	movs	r3, #0
 800ef38:	4610      	mov	r0, r2
 800ef3a:	4619      	mov	r1, r3
 800ef3c:	f7f1 fbf6 	bl	800072c <__aeabi_ddiv>
 800ef40:	4604      	mov	r4, r0
 800ef42:	460d      	mov	r5, r1
 800ef44:	4620      	mov	r0, r4
 800ef46:	4629      	mov	r1, r5
 800ef48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ef4a:	bf00      	nop
 800ef4c:	20000a10 	.word	0x20000a10

0800ef50 <__ieee754_pow>:
 800ef50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef54:	b093      	sub	sp, #76	; 0x4c
 800ef56:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ef5a:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 800ef5e:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800ef62:	ea55 0302 	orrs.w	r3, r5, r2
 800ef66:	4607      	mov	r7, r0
 800ef68:	4688      	mov	r8, r1
 800ef6a:	f000 84bf 	beq.w	800f8ec <__ieee754_pow+0x99c>
 800ef6e:	4b7e      	ldr	r3, [pc, #504]	; (800f168 <__ieee754_pow+0x218>)
 800ef70:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800ef74:	429c      	cmp	r4, r3
 800ef76:	4689      	mov	r9, r1
 800ef78:	4682      	mov	sl, r0
 800ef7a:	dc09      	bgt.n	800ef90 <__ieee754_pow+0x40>
 800ef7c:	d103      	bne.n	800ef86 <__ieee754_pow+0x36>
 800ef7e:	b978      	cbnz	r0, 800efa0 <__ieee754_pow+0x50>
 800ef80:	42a5      	cmp	r5, r4
 800ef82:	dd02      	ble.n	800ef8a <__ieee754_pow+0x3a>
 800ef84:	e00c      	b.n	800efa0 <__ieee754_pow+0x50>
 800ef86:	429d      	cmp	r5, r3
 800ef88:	dc02      	bgt.n	800ef90 <__ieee754_pow+0x40>
 800ef8a:	429d      	cmp	r5, r3
 800ef8c:	d10e      	bne.n	800efac <__ieee754_pow+0x5c>
 800ef8e:	b16a      	cbz	r2, 800efac <__ieee754_pow+0x5c>
 800ef90:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800ef94:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800ef98:	ea54 030a 	orrs.w	r3, r4, sl
 800ef9c:	f000 84a6 	beq.w	800f8ec <__ieee754_pow+0x99c>
 800efa0:	4872      	ldr	r0, [pc, #456]	; (800f16c <__ieee754_pow+0x21c>)
 800efa2:	b013      	add	sp, #76	; 0x4c
 800efa4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efa8:	f000 bd9e 	b.w	800fae8 <nan>
 800efac:	f1b9 0f00 	cmp.w	r9, #0
 800efb0:	da39      	bge.n	800f026 <__ieee754_pow+0xd6>
 800efb2:	4b6f      	ldr	r3, [pc, #444]	; (800f170 <__ieee754_pow+0x220>)
 800efb4:	429d      	cmp	r5, r3
 800efb6:	dc54      	bgt.n	800f062 <__ieee754_pow+0x112>
 800efb8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800efbc:	429d      	cmp	r5, r3
 800efbe:	f340 84a6 	ble.w	800f90e <__ieee754_pow+0x9be>
 800efc2:	152b      	asrs	r3, r5, #20
 800efc4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800efc8:	2b14      	cmp	r3, #20
 800efca:	dd0f      	ble.n	800efec <__ieee754_pow+0x9c>
 800efcc:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800efd0:	fa22 f103 	lsr.w	r1, r2, r3
 800efd4:	fa01 f303 	lsl.w	r3, r1, r3
 800efd8:	4293      	cmp	r3, r2
 800efda:	f040 8498 	bne.w	800f90e <__ieee754_pow+0x9be>
 800efde:	f001 0101 	and.w	r1, r1, #1
 800efe2:	f1c1 0302 	rsb	r3, r1, #2
 800efe6:	9300      	str	r3, [sp, #0]
 800efe8:	b182      	cbz	r2, 800f00c <__ieee754_pow+0xbc>
 800efea:	e05e      	b.n	800f0aa <__ieee754_pow+0x15a>
 800efec:	2a00      	cmp	r2, #0
 800efee:	d15a      	bne.n	800f0a6 <__ieee754_pow+0x156>
 800eff0:	f1c3 0314 	rsb	r3, r3, #20
 800eff4:	fa45 f103 	asr.w	r1, r5, r3
 800eff8:	fa01 f303 	lsl.w	r3, r1, r3
 800effc:	42ab      	cmp	r3, r5
 800effe:	f040 8483 	bne.w	800f908 <__ieee754_pow+0x9b8>
 800f002:	f001 0101 	and.w	r1, r1, #1
 800f006:	f1c1 0302 	rsb	r3, r1, #2
 800f00a:	9300      	str	r3, [sp, #0]
 800f00c:	4b59      	ldr	r3, [pc, #356]	; (800f174 <__ieee754_pow+0x224>)
 800f00e:	429d      	cmp	r5, r3
 800f010:	d130      	bne.n	800f074 <__ieee754_pow+0x124>
 800f012:	2e00      	cmp	r6, #0
 800f014:	f280 8474 	bge.w	800f900 <__ieee754_pow+0x9b0>
 800f018:	463a      	mov	r2, r7
 800f01a:	4643      	mov	r3, r8
 800f01c:	2000      	movs	r0, #0
 800f01e:	4955      	ldr	r1, [pc, #340]	; (800f174 <__ieee754_pow+0x224>)
 800f020:	f7f1 fb84 	bl	800072c <__aeabi_ddiv>
 800f024:	e02f      	b.n	800f086 <__ieee754_pow+0x136>
 800f026:	2300      	movs	r3, #0
 800f028:	9300      	str	r3, [sp, #0]
 800f02a:	2a00      	cmp	r2, #0
 800f02c:	d13d      	bne.n	800f0aa <__ieee754_pow+0x15a>
 800f02e:	4b4e      	ldr	r3, [pc, #312]	; (800f168 <__ieee754_pow+0x218>)
 800f030:	429d      	cmp	r5, r3
 800f032:	d1eb      	bne.n	800f00c <__ieee754_pow+0xbc>
 800f034:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800f038:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800f03c:	ea53 030a 	orrs.w	r3, r3, sl
 800f040:	f000 8454 	beq.w	800f8ec <__ieee754_pow+0x99c>
 800f044:	4b4c      	ldr	r3, [pc, #304]	; (800f178 <__ieee754_pow+0x228>)
 800f046:	429c      	cmp	r4, r3
 800f048:	dd0d      	ble.n	800f066 <__ieee754_pow+0x116>
 800f04a:	2e00      	cmp	r6, #0
 800f04c:	f280 8454 	bge.w	800f8f8 <__ieee754_pow+0x9a8>
 800f050:	f04f 0b00 	mov.w	fp, #0
 800f054:	f04f 0c00 	mov.w	ip, #0
 800f058:	4658      	mov	r0, fp
 800f05a:	4661      	mov	r1, ip
 800f05c:	b013      	add	sp, #76	; 0x4c
 800f05e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f062:	2302      	movs	r3, #2
 800f064:	e7e0      	b.n	800f028 <__ieee754_pow+0xd8>
 800f066:	2e00      	cmp	r6, #0
 800f068:	daf2      	bge.n	800f050 <__ieee754_pow+0x100>
 800f06a:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 800f06e:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 800f072:	e7f1      	b.n	800f058 <__ieee754_pow+0x108>
 800f074:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 800f078:	d108      	bne.n	800f08c <__ieee754_pow+0x13c>
 800f07a:	463a      	mov	r2, r7
 800f07c:	4643      	mov	r3, r8
 800f07e:	4638      	mov	r0, r7
 800f080:	4641      	mov	r1, r8
 800f082:	f7f1 fa29 	bl	80004d8 <__aeabi_dmul>
 800f086:	4683      	mov	fp, r0
 800f088:	468c      	mov	ip, r1
 800f08a:	e7e5      	b.n	800f058 <__ieee754_pow+0x108>
 800f08c:	4b3b      	ldr	r3, [pc, #236]	; (800f17c <__ieee754_pow+0x22c>)
 800f08e:	429e      	cmp	r6, r3
 800f090:	d10b      	bne.n	800f0aa <__ieee754_pow+0x15a>
 800f092:	f1b9 0f00 	cmp.w	r9, #0
 800f096:	db08      	blt.n	800f0aa <__ieee754_pow+0x15a>
 800f098:	4638      	mov	r0, r7
 800f09a:	4641      	mov	r1, r8
 800f09c:	b013      	add	sp, #76	; 0x4c
 800f09e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0a2:	f000 bc6b 	b.w	800f97c <__ieee754_sqrt>
 800f0a6:	2300      	movs	r3, #0
 800f0a8:	9300      	str	r3, [sp, #0]
 800f0aa:	4638      	mov	r0, r7
 800f0ac:	4641      	mov	r1, r8
 800f0ae:	f000 fd11 	bl	800fad4 <fabs>
 800f0b2:	4683      	mov	fp, r0
 800f0b4:	468c      	mov	ip, r1
 800f0b6:	f1ba 0f00 	cmp.w	sl, #0
 800f0ba:	d129      	bne.n	800f110 <__ieee754_pow+0x1c0>
 800f0bc:	b124      	cbz	r4, 800f0c8 <__ieee754_pow+0x178>
 800f0be:	4b2d      	ldr	r3, [pc, #180]	; (800f174 <__ieee754_pow+0x224>)
 800f0c0:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 800f0c4:	429a      	cmp	r2, r3
 800f0c6:	d123      	bne.n	800f110 <__ieee754_pow+0x1c0>
 800f0c8:	2e00      	cmp	r6, #0
 800f0ca:	da07      	bge.n	800f0dc <__ieee754_pow+0x18c>
 800f0cc:	465a      	mov	r2, fp
 800f0ce:	4663      	mov	r3, ip
 800f0d0:	2000      	movs	r0, #0
 800f0d2:	4928      	ldr	r1, [pc, #160]	; (800f174 <__ieee754_pow+0x224>)
 800f0d4:	f7f1 fb2a 	bl	800072c <__aeabi_ddiv>
 800f0d8:	4683      	mov	fp, r0
 800f0da:	468c      	mov	ip, r1
 800f0dc:	f1b9 0f00 	cmp.w	r9, #0
 800f0e0:	daba      	bge.n	800f058 <__ieee754_pow+0x108>
 800f0e2:	9b00      	ldr	r3, [sp, #0]
 800f0e4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f0e8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f0ec:	4323      	orrs	r3, r4
 800f0ee:	d108      	bne.n	800f102 <__ieee754_pow+0x1b2>
 800f0f0:	465a      	mov	r2, fp
 800f0f2:	4663      	mov	r3, ip
 800f0f4:	4658      	mov	r0, fp
 800f0f6:	4661      	mov	r1, ip
 800f0f8:	f7f1 f836 	bl	8000168 <__aeabi_dsub>
 800f0fc:	4602      	mov	r2, r0
 800f0fe:	460b      	mov	r3, r1
 800f100:	e78e      	b.n	800f020 <__ieee754_pow+0xd0>
 800f102:	9b00      	ldr	r3, [sp, #0]
 800f104:	2b01      	cmp	r3, #1
 800f106:	d1a7      	bne.n	800f058 <__ieee754_pow+0x108>
 800f108:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800f10c:	469c      	mov	ip, r3
 800f10e:	e7a3      	b.n	800f058 <__ieee754_pow+0x108>
 800f110:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 800f114:	3b01      	subs	r3, #1
 800f116:	930c      	str	r3, [sp, #48]	; 0x30
 800f118:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f11a:	9b00      	ldr	r3, [sp, #0]
 800f11c:	4313      	orrs	r3, r2
 800f11e:	d104      	bne.n	800f12a <__ieee754_pow+0x1da>
 800f120:	463a      	mov	r2, r7
 800f122:	4643      	mov	r3, r8
 800f124:	4638      	mov	r0, r7
 800f126:	4641      	mov	r1, r8
 800f128:	e7e6      	b.n	800f0f8 <__ieee754_pow+0x1a8>
 800f12a:	4b15      	ldr	r3, [pc, #84]	; (800f180 <__ieee754_pow+0x230>)
 800f12c:	429d      	cmp	r5, r3
 800f12e:	f340 80f9 	ble.w	800f324 <__ieee754_pow+0x3d4>
 800f132:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800f136:	429d      	cmp	r5, r3
 800f138:	4b0f      	ldr	r3, [pc, #60]	; (800f178 <__ieee754_pow+0x228>)
 800f13a:	dd09      	ble.n	800f150 <__ieee754_pow+0x200>
 800f13c:	429c      	cmp	r4, r3
 800f13e:	dc0c      	bgt.n	800f15a <__ieee754_pow+0x20a>
 800f140:	2e00      	cmp	r6, #0
 800f142:	da85      	bge.n	800f050 <__ieee754_pow+0x100>
 800f144:	a306      	add	r3, pc, #24	; (adr r3, 800f160 <__ieee754_pow+0x210>)
 800f146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f14a:	4610      	mov	r0, r2
 800f14c:	4619      	mov	r1, r3
 800f14e:	e798      	b.n	800f082 <__ieee754_pow+0x132>
 800f150:	429c      	cmp	r4, r3
 800f152:	dbf5      	blt.n	800f140 <__ieee754_pow+0x1f0>
 800f154:	4b07      	ldr	r3, [pc, #28]	; (800f174 <__ieee754_pow+0x224>)
 800f156:	429c      	cmp	r4, r3
 800f158:	dd14      	ble.n	800f184 <__ieee754_pow+0x234>
 800f15a:	2e00      	cmp	r6, #0
 800f15c:	dcf2      	bgt.n	800f144 <__ieee754_pow+0x1f4>
 800f15e:	e777      	b.n	800f050 <__ieee754_pow+0x100>
 800f160:	8800759c 	.word	0x8800759c
 800f164:	7e37e43c 	.word	0x7e37e43c
 800f168:	7ff00000 	.word	0x7ff00000
 800f16c:	0801094f 	.word	0x0801094f
 800f170:	433fffff 	.word	0x433fffff
 800f174:	3ff00000 	.word	0x3ff00000
 800f178:	3fefffff 	.word	0x3fefffff
 800f17c:	3fe00000 	.word	0x3fe00000
 800f180:	41e00000 	.word	0x41e00000
 800f184:	4661      	mov	r1, ip
 800f186:	2200      	movs	r2, #0
 800f188:	4658      	mov	r0, fp
 800f18a:	4b61      	ldr	r3, [pc, #388]	; (800f310 <__ieee754_pow+0x3c0>)
 800f18c:	f7f0 ffec 	bl	8000168 <__aeabi_dsub>
 800f190:	a355      	add	r3, pc, #340	; (adr r3, 800f2e8 <__ieee754_pow+0x398>)
 800f192:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f196:	4604      	mov	r4, r0
 800f198:	460d      	mov	r5, r1
 800f19a:	f7f1 f99d 	bl	80004d8 <__aeabi_dmul>
 800f19e:	a354      	add	r3, pc, #336	; (adr r3, 800f2f0 <__ieee754_pow+0x3a0>)
 800f1a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1a4:	4606      	mov	r6, r0
 800f1a6:	460f      	mov	r7, r1
 800f1a8:	4620      	mov	r0, r4
 800f1aa:	4629      	mov	r1, r5
 800f1ac:	f7f1 f994 	bl	80004d8 <__aeabi_dmul>
 800f1b0:	2200      	movs	r2, #0
 800f1b2:	4682      	mov	sl, r0
 800f1b4:	468b      	mov	fp, r1
 800f1b6:	4620      	mov	r0, r4
 800f1b8:	4629      	mov	r1, r5
 800f1ba:	4b56      	ldr	r3, [pc, #344]	; (800f314 <__ieee754_pow+0x3c4>)
 800f1bc:	f7f1 f98c 	bl	80004d8 <__aeabi_dmul>
 800f1c0:	4602      	mov	r2, r0
 800f1c2:	460b      	mov	r3, r1
 800f1c4:	a14c      	add	r1, pc, #304	; (adr r1, 800f2f8 <__ieee754_pow+0x3a8>)
 800f1c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f1ca:	f7f0 ffcd 	bl	8000168 <__aeabi_dsub>
 800f1ce:	4622      	mov	r2, r4
 800f1d0:	462b      	mov	r3, r5
 800f1d2:	f7f1 f981 	bl	80004d8 <__aeabi_dmul>
 800f1d6:	4602      	mov	r2, r0
 800f1d8:	460b      	mov	r3, r1
 800f1da:	2000      	movs	r0, #0
 800f1dc:	494e      	ldr	r1, [pc, #312]	; (800f318 <__ieee754_pow+0x3c8>)
 800f1de:	f7f0 ffc3 	bl	8000168 <__aeabi_dsub>
 800f1e2:	4622      	mov	r2, r4
 800f1e4:	462b      	mov	r3, r5
 800f1e6:	4680      	mov	r8, r0
 800f1e8:	4689      	mov	r9, r1
 800f1ea:	4620      	mov	r0, r4
 800f1ec:	4629      	mov	r1, r5
 800f1ee:	f7f1 f973 	bl	80004d8 <__aeabi_dmul>
 800f1f2:	4602      	mov	r2, r0
 800f1f4:	460b      	mov	r3, r1
 800f1f6:	4640      	mov	r0, r8
 800f1f8:	4649      	mov	r1, r9
 800f1fa:	f7f1 f96d 	bl	80004d8 <__aeabi_dmul>
 800f1fe:	a340      	add	r3, pc, #256	; (adr r3, 800f300 <__ieee754_pow+0x3b0>)
 800f200:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f204:	f7f1 f968 	bl	80004d8 <__aeabi_dmul>
 800f208:	4602      	mov	r2, r0
 800f20a:	460b      	mov	r3, r1
 800f20c:	4650      	mov	r0, sl
 800f20e:	4659      	mov	r1, fp
 800f210:	f7f0 ffaa 	bl	8000168 <__aeabi_dsub>
 800f214:	f04f 0a00 	mov.w	sl, #0
 800f218:	4602      	mov	r2, r0
 800f21a:	460b      	mov	r3, r1
 800f21c:	4604      	mov	r4, r0
 800f21e:	460d      	mov	r5, r1
 800f220:	4630      	mov	r0, r6
 800f222:	4639      	mov	r1, r7
 800f224:	f7f0 ffa2 	bl	800016c <__adddf3>
 800f228:	4632      	mov	r2, r6
 800f22a:	463b      	mov	r3, r7
 800f22c:	4650      	mov	r0, sl
 800f22e:	468b      	mov	fp, r1
 800f230:	f7f0 ff9a 	bl	8000168 <__aeabi_dsub>
 800f234:	4602      	mov	r2, r0
 800f236:	460b      	mov	r3, r1
 800f238:	4620      	mov	r0, r4
 800f23a:	4629      	mov	r1, r5
 800f23c:	f7f0 ff94 	bl	8000168 <__aeabi_dsub>
 800f240:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800f244:	9b00      	ldr	r3, [sp, #0]
 800f246:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f248:	3b01      	subs	r3, #1
 800f24a:	4313      	orrs	r3, r2
 800f24c:	f04f 0600 	mov.w	r6, #0
 800f250:	f04f 0200 	mov.w	r2, #0
 800f254:	bf0c      	ite	eq
 800f256:	4b31      	ldreq	r3, [pc, #196]	; (800f31c <__ieee754_pow+0x3cc>)
 800f258:	4b2d      	ldrne	r3, [pc, #180]	; (800f310 <__ieee754_pow+0x3c0>)
 800f25a:	4604      	mov	r4, r0
 800f25c:	460d      	mov	r5, r1
 800f25e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f262:	e9cd 2300 	strd	r2, r3, [sp]
 800f266:	4632      	mov	r2, r6
 800f268:	463b      	mov	r3, r7
 800f26a:	f7f0 ff7d 	bl	8000168 <__aeabi_dsub>
 800f26e:	4652      	mov	r2, sl
 800f270:	465b      	mov	r3, fp
 800f272:	f7f1 f931 	bl	80004d8 <__aeabi_dmul>
 800f276:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f27a:	4680      	mov	r8, r0
 800f27c:	4689      	mov	r9, r1
 800f27e:	4620      	mov	r0, r4
 800f280:	4629      	mov	r1, r5
 800f282:	f7f1 f929 	bl	80004d8 <__aeabi_dmul>
 800f286:	4602      	mov	r2, r0
 800f288:	460b      	mov	r3, r1
 800f28a:	4640      	mov	r0, r8
 800f28c:	4649      	mov	r1, r9
 800f28e:	f7f0 ff6d 	bl	800016c <__adddf3>
 800f292:	4632      	mov	r2, r6
 800f294:	463b      	mov	r3, r7
 800f296:	4680      	mov	r8, r0
 800f298:	4689      	mov	r9, r1
 800f29a:	4650      	mov	r0, sl
 800f29c:	4659      	mov	r1, fp
 800f29e:	f7f1 f91b 	bl	80004d8 <__aeabi_dmul>
 800f2a2:	4604      	mov	r4, r0
 800f2a4:	460d      	mov	r5, r1
 800f2a6:	460b      	mov	r3, r1
 800f2a8:	4602      	mov	r2, r0
 800f2aa:	4649      	mov	r1, r9
 800f2ac:	4640      	mov	r0, r8
 800f2ae:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f2b2:	f7f0 ff5b 	bl	800016c <__adddf3>
 800f2b6:	4b1a      	ldr	r3, [pc, #104]	; (800f320 <__ieee754_pow+0x3d0>)
 800f2b8:	4682      	mov	sl, r0
 800f2ba:	4299      	cmp	r1, r3
 800f2bc:	460f      	mov	r7, r1
 800f2be:	460e      	mov	r6, r1
 800f2c0:	f340 82ed 	ble.w	800f89e <__ieee754_pow+0x94e>
 800f2c4:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800f2c8:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800f2cc:	4303      	orrs	r3, r0
 800f2ce:	f000 81e7 	beq.w	800f6a0 <__ieee754_pow+0x750>
 800f2d2:	a30d      	add	r3, pc, #52	; (adr r3, 800f308 <__ieee754_pow+0x3b8>)
 800f2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f2dc:	f7f1 f8fc 	bl	80004d8 <__aeabi_dmul>
 800f2e0:	a309      	add	r3, pc, #36	; (adr r3, 800f308 <__ieee754_pow+0x3b8>)
 800f2e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2e6:	e6cc      	b.n	800f082 <__ieee754_pow+0x132>
 800f2e8:	60000000 	.word	0x60000000
 800f2ec:	3ff71547 	.word	0x3ff71547
 800f2f0:	f85ddf44 	.word	0xf85ddf44
 800f2f4:	3e54ae0b 	.word	0x3e54ae0b
 800f2f8:	55555555 	.word	0x55555555
 800f2fc:	3fd55555 	.word	0x3fd55555
 800f300:	652b82fe 	.word	0x652b82fe
 800f304:	3ff71547 	.word	0x3ff71547
 800f308:	8800759c 	.word	0x8800759c
 800f30c:	7e37e43c 	.word	0x7e37e43c
 800f310:	3ff00000 	.word	0x3ff00000
 800f314:	3fd00000 	.word	0x3fd00000
 800f318:	3fe00000 	.word	0x3fe00000
 800f31c:	bff00000 	.word	0xbff00000
 800f320:	408fffff 	.word	0x408fffff
 800f324:	4bd4      	ldr	r3, [pc, #848]	; (800f678 <__ieee754_pow+0x728>)
 800f326:	2200      	movs	r2, #0
 800f328:	ea09 0303 	and.w	r3, r9, r3
 800f32c:	b943      	cbnz	r3, 800f340 <__ieee754_pow+0x3f0>
 800f32e:	4658      	mov	r0, fp
 800f330:	4661      	mov	r1, ip
 800f332:	4bd2      	ldr	r3, [pc, #840]	; (800f67c <__ieee754_pow+0x72c>)
 800f334:	f7f1 f8d0 	bl	80004d8 <__aeabi_dmul>
 800f338:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800f33c:	4683      	mov	fp, r0
 800f33e:	460c      	mov	r4, r1
 800f340:	1523      	asrs	r3, r4, #20
 800f342:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f346:	4413      	add	r3, r2
 800f348:	930b      	str	r3, [sp, #44]	; 0x2c
 800f34a:	4bcd      	ldr	r3, [pc, #820]	; (800f680 <__ieee754_pow+0x730>)
 800f34c:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f350:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f354:	429c      	cmp	r4, r3
 800f356:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f35a:	dd08      	ble.n	800f36e <__ieee754_pow+0x41e>
 800f35c:	4bc9      	ldr	r3, [pc, #804]	; (800f684 <__ieee754_pow+0x734>)
 800f35e:	429c      	cmp	r4, r3
 800f360:	f340 819c 	ble.w	800f69c <__ieee754_pow+0x74c>
 800f364:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f366:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800f36a:	3301      	adds	r3, #1
 800f36c:	930b      	str	r3, [sp, #44]	; 0x2c
 800f36e:	2600      	movs	r6, #0
 800f370:	00f3      	lsls	r3, r6, #3
 800f372:	930d      	str	r3, [sp, #52]	; 0x34
 800f374:	4bc4      	ldr	r3, [pc, #784]	; (800f688 <__ieee754_pow+0x738>)
 800f376:	4658      	mov	r0, fp
 800f378:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f37c:	e9d3 3400 	ldrd	r3, r4, [r3]
 800f380:	4629      	mov	r1, r5
 800f382:	461a      	mov	r2, r3
 800f384:	e9cd 3408 	strd	r3, r4, [sp, #32]
 800f388:	4623      	mov	r3, r4
 800f38a:	f7f0 feed 	bl	8000168 <__aeabi_dsub>
 800f38e:	46da      	mov	sl, fp
 800f390:	462b      	mov	r3, r5
 800f392:	4652      	mov	r2, sl
 800f394:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800f398:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f39c:	f7f0 fee6 	bl	800016c <__adddf3>
 800f3a0:	4602      	mov	r2, r0
 800f3a2:	460b      	mov	r3, r1
 800f3a4:	2000      	movs	r0, #0
 800f3a6:	49b9      	ldr	r1, [pc, #740]	; (800f68c <__ieee754_pow+0x73c>)
 800f3a8:	f7f1 f9c0 	bl	800072c <__aeabi_ddiv>
 800f3ac:	4602      	mov	r2, r0
 800f3ae:	460b      	mov	r3, r1
 800f3b0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800f3b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f3b8:	f7f1 f88e 	bl	80004d8 <__aeabi_dmul>
 800f3bc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f3c0:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 800f3c4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f3c8:	2300      	movs	r3, #0
 800f3ca:	2200      	movs	r2, #0
 800f3cc:	46ab      	mov	fp, r5
 800f3ce:	106d      	asrs	r5, r5, #1
 800f3d0:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800f3d4:	9304      	str	r3, [sp, #16]
 800f3d6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800f3da:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800f3de:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 800f3e2:	4640      	mov	r0, r8
 800f3e4:	4649      	mov	r1, r9
 800f3e6:	4614      	mov	r4, r2
 800f3e8:	461d      	mov	r5, r3
 800f3ea:	f7f1 f875 	bl	80004d8 <__aeabi_dmul>
 800f3ee:	4602      	mov	r2, r0
 800f3f0:	460b      	mov	r3, r1
 800f3f2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800f3f6:	f7f0 feb7 	bl	8000168 <__aeabi_dsub>
 800f3fa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f3fe:	4606      	mov	r6, r0
 800f400:	460f      	mov	r7, r1
 800f402:	4620      	mov	r0, r4
 800f404:	4629      	mov	r1, r5
 800f406:	f7f0 feaf 	bl	8000168 <__aeabi_dsub>
 800f40a:	4602      	mov	r2, r0
 800f40c:	460b      	mov	r3, r1
 800f40e:	4650      	mov	r0, sl
 800f410:	4659      	mov	r1, fp
 800f412:	f7f0 fea9 	bl	8000168 <__aeabi_dsub>
 800f416:	4642      	mov	r2, r8
 800f418:	464b      	mov	r3, r9
 800f41a:	f7f1 f85d 	bl	80004d8 <__aeabi_dmul>
 800f41e:	4602      	mov	r2, r0
 800f420:	460b      	mov	r3, r1
 800f422:	4630      	mov	r0, r6
 800f424:	4639      	mov	r1, r7
 800f426:	f7f0 fe9f 	bl	8000168 <__aeabi_dsub>
 800f42a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f42e:	f7f1 f853 	bl	80004d8 <__aeabi_dmul>
 800f432:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f436:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f43a:	4610      	mov	r0, r2
 800f43c:	4619      	mov	r1, r3
 800f43e:	f7f1 f84b 	bl	80004d8 <__aeabi_dmul>
 800f442:	a37b      	add	r3, pc, #492	; (adr r3, 800f630 <__ieee754_pow+0x6e0>)
 800f444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f448:	4604      	mov	r4, r0
 800f44a:	460d      	mov	r5, r1
 800f44c:	f7f1 f844 	bl	80004d8 <__aeabi_dmul>
 800f450:	a379      	add	r3, pc, #484	; (adr r3, 800f638 <__ieee754_pow+0x6e8>)
 800f452:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f456:	f7f0 fe89 	bl	800016c <__adddf3>
 800f45a:	4622      	mov	r2, r4
 800f45c:	462b      	mov	r3, r5
 800f45e:	f7f1 f83b 	bl	80004d8 <__aeabi_dmul>
 800f462:	a377      	add	r3, pc, #476	; (adr r3, 800f640 <__ieee754_pow+0x6f0>)
 800f464:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f468:	f7f0 fe80 	bl	800016c <__adddf3>
 800f46c:	4622      	mov	r2, r4
 800f46e:	462b      	mov	r3, r5
 800f470:	f7f1 f832 	bl	80004d8 <__aeabi_dmul>
 800f474:	a374      	add	r3, pc, #464	; (adr r3, 800f648 <__ieee754_pow+0x6f8>)
 800f476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f47a:	f7f0 fe77 	bl	800016c <__adddf3>
 800f47e:	4622      	mov	r2, r4
 800f480:	462b      	mov	r3, r5
 800f482:	f7f1 f829 	bl	80004d8 <__aeabi_dmul>
 800f486:	a372      	add	r3, pc, #456	; (adr r3, 800f650 <__ieee754_pow+0x700>)
 800f488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f48c:	f7f0 fe6e 	bl	800016c <__adddf3>
 800f490:	4622      	mov	r2, r4
 800f492:	462b      	mov	r3, r5
 800f494:	f7f1 f820 	bl	80004d8 <__aeabi_dmul>
 800f498:	a36f      	add	r3, pc, #444	; (adr r3, 800f658 <__ieee754_pow+0x708>)
 800f49a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f49e:	f7f0 fe65 	bl	800016c <__adddf3>
 800f4a2:	4622      	mov	r2, r4
 800f4a4:	4606      	mov	r6, r0
 800f4a6:	460f      	mov	r7, r1
 800f4a8:	462b      	mov	r3, r5
 800f4aa:	4620      	mov	r0, r4
 800f4ac:	4629      	mov	r1, r5
 800f4ae:	f7f1 f813 	bl	80004d8 <__aeabi_dmul>
 800f4b2:	4602      	mov	r2, r0
 800f4b4:	460b      	mov	r3, r1
 800f4b6:	4630      	mov	r0, r6
 800f4b8:	4639      	mov	r1, r7
 800f4ba:	f7f1 f80d 	bl	80004d8 <__aeabi_dmul>
 800f4be:	4604      	mov	r4, r0
 800f4c0:	460d      	mov	r5, r1
 800f4c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f4c6:	4642      	mov	r2, r8
 800f4c8:	464b      	mov	r3, r9
 800f4ca:	f7f0 fe4f 	bl	800016c <__adddf3>
 800f4ce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f4d2:	f7f1 f801 	bl	80004d8 <__aeabi_dmul>
 800f4d6:	4622      	mov	r2, r4
 800f4d8:	462b      	mov	r3, r5
 800f4da:	f7f0 fe47 	bl	800016c <__adddf3>
 800f4de:	4642      	mov	r2, r8
 800f4e0:	4606      	mov	r6, r0
 800f4e2:	460f      	mov	r7, r1
 800f4e4:	464b      	mov	r3, r9
 800f4e6:	4640      	mov	r0, r8
 800f4e8:	4649      	mov	r1, r9
 800f4ea:	f7f0 fff5 	bl	80004d8 <__aeabi_dmul>
 800f4ee:	2200      	movs	r2, #0
 800f4f0:	4b67      	ldr	r3, [pc, #412]	; (800f690 <__ieee754_pow+0x740>)
 800f4f2:	4682      	mov	sl, r0
 800f4f4:	468b      	mov	fp, r1
 800f4f6:	f7f0 fe39 	bl	800016c <__adddf3>
 800f4fa:	4632      	mov	r2, r6
 800f4fc:	463b      	mov	r3, r7
 800f4fe:	f7f0 fe35 	bl	800016c <__adddf3>
 800f502:	9c04      	ldr	r4, [sp, #16]
 800f504:	460d      	mov	r5, r1
 800f506:	4622      	mov	r2, r4
 800f508:	460b      	mov	r3, r1
 800f50a:	4640      	mov	r0, r8
 800f50c:	4649      	mov	r1, r9
 800f50e:	f7f0 ffe3 	bl	80004d8 <__aeabi_dmul>
 800f512:	2200      	movs	r2, #0
 800f514:	4680      	mov	r8, r0
 800f516:	4689      	mov	r9, r1
 800f518:	4620      	mov	r0, r4
 800f51a:	4629      	mov	r1, r5
 800f51c:	4b5c      	ldr	r3, [pc, #368]	; (800f690 <__ieee754_pow+0x740>)
 800f51e:	f7f0 fe23 	bl	8000168 <__aeabi_dsub>
 800f522:	4652      	mov	r2, sl
 800f524:	465b      	mov	r3, fp
 800f526:	f7f0 fe1f 	bl	8000168 <__aeabi_dsub>
 800f52a:	4602      	mov	r2, r0
 800f52c:	460b      	mov	r3, r1
 800f52e:	4630      	mov	r0, r6
 800f530:	4639      	mov	r1, r7
 800f532:	f7f0 fe19 	bl	8000168 <__aeabi_dsub>
 800f536:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f53a:	f7f0 ffcd 	bl	80004d8 <__aeabi_dmul>
 800f53e:	4622      	mov	r2, r4
 800f540:	4606      	mov	r6, r0
 800f542:	460f      	mov	r7, r1
 800f544:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f548:	462b      	mov	r3, r5
 800f54a:	f7f0 ffc5 	bl	80004d8 <__aeabi_dmul>
 800f54e:	4602      	mov	r2, r0
 800f550:	460b      	mov	r3, r1
 800f552:	4630      	mov	r0, r6
 800f554:	4639      	mov	r1, r7
 800f556:	f7f0 fe09 	bl	800016c <__adddf3>
 800f55a:	4606      	mov	r6, r0
 800f55c:	460f      	mov	r7, r1
 800f55e:	4602      	mov	r2, r0
 800f560:	460b      	mov	r3, r1
 800f562:	4640      	mov	r0, r8
 800f564:	4649      	mov	r1, r9
 800f566:	f7f0 fe01 	bl	800016c <__adddf3>
 800f56a:	a33d      	add	r3, pc, #244	; (adr r3, 800f660 <__ieee754_pow+0x710>)
 800f56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f570:	9c04      	ldr	r4, [sp, #16]
 800f572:	460d      	mov	r5, r1
 800f574:	4620      	mov	r0, r4
 800f576:	f7f0 ffaf 	bl	80004d8 <__aeabi_dmul>
 800f57a:	4642      	mov	r2, r8
 800f57c:	464b      	mov	r3, r9
 800f57e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f582:	4620      	mov	r0, r4
 800f584:	4629      	mov	r1, r5
 800f586:	f7f0 fdef 	bl	8000168 <__aeabi_dsub>
 800f58a:	4602      	mov	r2, r0
 800f58c:	460b      	mov	r3, r1
 800f58e:	4630      	mov	r0, r6
 800f590:	4639      	mov	r1, r7
 800f592:	f7f0 fde9 	bl	8000168 <__aeabi_dsub>
 800f596:	a334      	add	r3, pc, #208	; (adr r3, 800f668 <__ieee754_pow+0x718>)
 800f598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f59c:	f7f0 ff9c 	bl	80004d8 <__aeabi_dmul>
 800f5a0:	a333      	add	r3, pc, #204	; (adr r3, 800f670 <__ieee754_pow+0x720>)
 800f5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5a6:	4606      	mov	r6, r0
 800f5a8:	460f      	mov	r7, r1
 800f5aa:	4620      	mov	r0, r4
 800f5ac:	4629      	mov	r1, r5
 800f5ae:	f7f0 ff93 	bl	80004d8 <__aeabi_dmul>
 800f5b2:	4602      	mov	r2, r0
 800f5b4:	460b      	mov	r3, r1
 800f5b6:	4630      	mov	r0, r6
 800f5b8:	4639      	mov	r1, r7
 800f5ba:	f7f0 fdd7 	bl	800016c <__adddf3>
 800f5be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f5c0:	4b34      	ldr	r3, [pc, #208]	; (800f694 <__ieee754_pow+0x744>)
 800f5c2:	4413      	add	r3, r2
 800f5c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5c8:	f7f0 fdd0 	bl	800016c <__adddf3>
 800f5cc:	4680      	mov	r8, r0
 800f5ce:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800f5d0:	4689      	mov	r9, r1
 800f5d2:	f7f0 ff17 	bl	8000404 <__aeabi_i2d>
 800f5d6:	4604      	mov	r4, r0
 800f5d8:	460d      	mov	r5, r1
 800f5da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f5dc:	4b2e      	ldr	r3, [pc, #184]	; (800f698 <__ieee754_pow+0x748>)
 800f5de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f5e2:	4413      	add	r3, r2
 800f5e4:	e9d3 6700 	ldrd	r6, r7, [r3]
 800f5e8:	4642      	mov	r2, r8
 800f5ea:	464b      	mov	r3, r9
 800f5ec:	f7f0 fdbe 	bl	800016c <__adddf3>
 800f5f0:	4632      	mov	r2, r6
 800f5f2:	463b      	mov	r3, r7
 800f5f4:	f7f0 fdba 	bl	800016c <__adddf3>
 800f5f8:	4622      	mov	r2, r4
 800f5fa:	462b      	mov	r3, r5
 800f5fc:	f7f0 fdb6 	bl	800016c <__adddf3>
 800f600:	f8dd a010 	ldr.w	sl, [sp, #16]
 800f604:	4622      	mov	r2, r4
 800f606:	462b      	mov	r3, r5
 800f608:	4650      	mov	r0, sl
 800f60a:	468b      	mov	fp, r1
 800f60c:	f7f0 fdac 	bl	8000168 <__aeabi_dsub>
 800f610:	4632      	mov	r2, r6
 800f612:	463b      	mov	r3, r7
 800f614:	f7f0 fda8 	bl	8000168 <__aeabi_dsub>
 800f618:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f61c:	f7f0 fda4 	bl	8000168 <__aeabi_dsub>
 800f620:	4602      	mov	r2, r0
 800f622:	460b      	mov	r3, r1
 800f624:	4640      	mov	r0, r8
 800f626:	4649      	mov	r1, r9
 800f628:	e608      	b.n	800f23c <__ieee754_pow+0x2ec>
 800f62a:	bf00      	nop
 800f62c:	f3af 8000 	nop.w
 800f630:	4a454eef 	.word	0x4a454eef
 800f634:	3fca7e28 	.word	0x3fca7e28
 800f638:	93c9db65 	.word	0x93c9db65
 800f63c:	3fcd864a 	.word	0x3fcd864a
 800f640:	a91d4101 	.word	0xa91d4101
 800f644:	3fd17460 	.word	0x3fd17460
 800f648:	518f264d 	.word	0x518f264d
 800f64c:	3fd55555 	.word	0x3fd55555
 800f650:	db6fabff 	.word	0xdb6fabff
 800f654:	3fdb6db6 	.word	0x3fdb6db6
 800f658:	33333303 	.word	0x33333303
 800f65c:	3fe33333 	.word	0x3fe33333
 800f660:	e0000000 	.word	0xe0000000
 800f664:	3feec709 	.word	0x3feec709
 800f668:	dc3a03fd 	.word	0xdc3a03fd
 800f66c:	3feec709 	.word	0x3feec709
 800f670:	145b01f5 	.word	0x145b01f5
 800f674:	be3e2fe0 	.word	0xbe3e2fe0
 800f678:	7ff00000 	.word	0x7ff00000
 800f67c:	43400000 	.word	0x43400000
 800f680:	0003988e 	.word	0x0003988e
 800f684:	000bb679 	.word	0x000bb679
 800f688:	08010a60 	.word	0x08010a60
 800f68c:	3ff00000 	.word	0x3ff00000
 800f690:	40080000 	.word	0x40080000
 800f694:	08010a80 	.word	0x08010a80
 800f698:	08010a70 	.word	0x08010a70
 800f69c:	2601      	movs	r6, #1
 800f69e:	e667      	b.n	800f370 <__ieee754_pow+0x420>
 800f6a0:	a39d      	add	r3, pc, #628	; (adr r3, 800f918 <__ieee754_pow+0x9c8>)
 800f6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6a6:	4640      	mov	r0, r8
 800f6a8:	4649      	mov	r1, r9
 800f6aa:	f7f0 fd5f 	bl	800016c <__adddf3>
 800f6ae:	4622      	mov	r2, r4
 800f6b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f6b4:	462b      	mov	r3, r5
 800f6b6:	4650      	mov	r0, sl
 800f6b8:	4639      	mov	r1, r7
 800f6ba:	f7f0 fd55 	bl	8000168 <__aeabi_dsub>
 800f6be:	4602      	mov	r2, r0
 800f6c0:	460b      	mov	r3, r1
 800f6c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f6c6:	f7f1 f997 	bl	80009f8 <__aeabi_dcmpgt>
 800f6ca:	2800      	cmp	r0, #0
 800f6cc:	f47f ae01 	bne.w	800f2d2 <__ieee754_pow+0x382>
 800f6d0:	4aa5      	ldr	r2, [pc, #660]	; (800f968 <__ieee754_pow+0xa18>)
 800f6d2:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 800f6d6:	4293      	cmp	r3, r2
 800f6d8:	f340 8103 	ble.w	800f8e2 <__ieee754_pow+0x992>
 800f6dc:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800f6e0:	2000      	movs	r0, #0
 800f6e2:	151b      	asrs	r3, r3, #20
 800f6e4:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800f6e8:	fa4a f303 	asr.w	r3, sl, r3
 800f6ec:	4433      	add	r3, r6
 800f6ee:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800f6f2:	4f9e      	ldr	r7, [pc, #632]	; (800f96c <__ieee754_pow+0xa1c>)
 800f6f4:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800f6f8:	4117      	asrs	r7, r2
 800f6fa:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800f6fe:	ea23 0107 	bic.w	r1, r3, r7
 800f702:	f1c2 0214 	rsb	r2, r2, #20
 800f706:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800f70a:	460b      	mov	r3, r1
 800f70c:	fa4a fa02 	asr.w	sl, sl, r2
 800f710:	2e00      	cmp	r6, #0
 800f712:	4602      	mov	r2, r0
 800f714:	4629      	mov	r1, r5
 800f716:	4620      	mov	r0, r4
 800f718:	bfb8      	it	lt
 800f71a:	f1ca 0a00 	rsblt	sl, sl, #0
 800f71e:	f7f0 fd23 	bl	8000168 <__aeabi_dsub>
 800f722:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f726:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f72a:	2400      	movs	r4, #0
 800f72c:	4642      	mov	r2, r8
 800f72e:	464b      	mov	r3, r9
 800f730:	f7f0 fd1c 	bl	800016c <__adddf3>
 800f734:	a37a      	add	r3, pc, #488	; (adr r3, 800f920 <__ieee754_pow+0x9d0>)
 800f736:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f73a:	4620      	mov	r0, r4
 800f73c:	460d      	mov	r5, r1
 800f73e:	f7f0 fecb 	bl	80004d8 <__aeabi_dmul>
 800f742:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f746:	4606      	mov	r6, r0
 800f748:	460f      	mov	r7, r1
 800f74a:	4620      	mov	r0, r4
 800f74c:	4629      	mov	r1, r5
 800f74e:	f7f0 fd0b 	bl	8000168 <__aeabi_dsub>
 800f752:	4602      	mov	r2, r0
 800f754:	460b      	mov	r3, r1
 800f756:	4640      	mov	r0, r8
 800f758:	4649      	mov	r1, r9
 800f75a:	f7f0 fd05 	bl	8000168 <__aeabi_dsub>
 800f75e:	a372      	add	r3, pc, #456	; (adr r3, 800f928 <__ieee754_pow+0x9d8>)
 800f760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f764:	f7f0 feb8 	bl	80004d8 <__aeabi_dmul>
 800f768:	a371      	add	r3, pc, #452	; (adr r3, 800f930 <__ieee754_pow+0x9e0>)
 800f76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f76e:	4680      	mov	r8, r0
 800f770:	4689      	mov	r9, r1
 800f772:	4620      	mov	r0, r4
 800f774:	4629      	mov	r1, r5
 800f776:	f7f0 feaf 	bl	80004d8 <__aeabi_dmul>
 800f77a:	4602      	mov	r2, r0
 800f77c:	460b      	mov	r3, r1
 800f77e:	4640      	mov	r0, r8
 800f780:	4649      	mov	r1, r9
 800f782:	f7f0 fcf3 	bl	800016c <__adddf3>
 800f786:	4604      	mov	r4, r0
 800f788:	460d      	mov	r5, r1
 800f78a:	4602      	mov	r2, r0
 800f78c:	460b      	mov	r3, r1
 800f78e:	4630      	mov	r0, r6
 800f790:	4639      	mov	r1, r7
 800f792:	f7f0 fceb 	bl	800016c <__adddf3>
 800f796:	4632      	mov	r2, r6
 800f798:	463b      	mov	r3, r7
 800f79a:	4680      	mov	r8, r0
 800f79c:	4689      	mov	r9, r1
 800f79e:	f7f0 fce3 	bl	8000168 <__aeabi_dsub>
 800f7a2:	4602      	mov	r2, r0
 800f7a4:	460b      	mov	r3, r1
 800f7a6:	4620      	mov	r0, r4
 800f7a8:	4629      	mov	r1, r5
 800f7aa:	f7f0 fcdd 	bl	8000168 <__aeabi_dsub>
 800f7ae:	4642      	mov	r2, r8
 800f7b0:	4606      	mov	r6, r0
 800f7b2:	460f      	mov	r7, r1
 800f7b4:	464b      	mov	r3, r9
 800f7b6:	4640      	mov	r0, r8
 800f7b8:	4649      	mov	r1, r9
 800f7ba:	f7f0 fe8d 	bl	80004d8 <__aeabi_dmul>
 800f7be:	a35e      	add	r3, pc, #376	; (adr r3, 800f938 <__ieee754_pow+0x9e8>)
 800f7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7c4:	4604      	mov	r4, r0
 800f7c6:	460d      	mov	r5, r1
 800f7c8:	f7f0 fe86 	bl	80004d8 <__aeabi_dmul>
 800f7cc:	a35c      	add	r3, pc, #368	; (adr r3, 800f940 <__ieee754_pow+0x9f0>)
 800f7ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7d2:	f7f0 fcc9 	bl	8000168 <__aeabi_dsub>
 800f7d6:	4622      	mov	r2, r4
 800f7d8:	462b      	mov	r3, r5
 800f7da:	f7f0 fe7d 	bl	80004d8 <__aeabi_dmul>
 800f7de:	a35a      	add	r3, pc, #360	; (adr r3, 800f948 <__ieee754_pow+0x9f8>)
 800f7e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7e4:	f7f0 fcc2 	bl	800016c <__adddf3>
 800f7e8:	4622      	mov	r2, r4
 800f7ea:	462b      	mov	r3, r5
 800f7ec:	f7f0 fe74 	bl	80004d8 <__aeabi_dmul>
 800f7f0:	a357      	add	r3, pc, #348	; (adr r3, 800f950 <__ieee754_pow+0xa00>)
 800f7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7f6:	f7f0 fcb7 	bl	8000168 <__aeabi_dsub>
 800f7fa:	4622      	mov	r2, r4
 800f7fc:	462b      	mov	r3, r5
 800f7fe:	f7f0 fe6b 	bl	80004d8 <__aeabi_dmul>
 800f802:	a355      	add	r3, pc, #340	; (adr r3, 800f958 <__ieee754_pow+0xa08>)
 800f804:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f808:	f7f0 fcb0 	bl	800016c <__adddf3>
 800f80c:	4622      	mov	r2, r4
 800f80e:	462b      	mov	r3, r5
 800f810:	f7f0 fe62 	bl	80004d8 <__aeabi_dmul>
 800f814:	4602      	mov	r2, r0
 800f816:	460b      	mov	r3, r1
 800f818:	4640      	mov	r0, r8
 800f81a:	4649      	mov	r1, r9
 800f81c:	f7f0 fca4 	bl	8000168 <__aeabi_dsub>
 800f820:	4604      	mov	r4, r0
 800f822:	460d      	mov	r5, r1
 800f824:	4602      	mov	r2, r0
 800f826:	460b      	mov	r3, r1
 800f828:	4640      	mov	r0, r8
 800f82a:	4649      	mov	r1, r9
 800f82c:	f7f0 fe54 	bl	80004d8 <__aeabi_dmul>
 800f830:	2200      	movs	r2, #0
 800f832:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f836:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f83a:	4620      	mov	r0, r4
 800f83c:	4629      	mov	r1, r5
 800f83e:	f7f0 fc93 	bl	8000168 <__aeabi_dsub>
 800f842:	4602      	mov	r2, r0
 800f844:	460b      	mov	r3, r1
 800f846:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f84a:	f7f0 ff6f 	bl	800072c <__aeabi_ddiv>
 800f84e:	4632      	mov	r2, r6
 800f850:	4604      	mov	r4, r0
 800f852:	460d      	mov	r5, r1
 800f854:	463b      	mov	r3, r7
 800f856:	4640      	mov	r0, r8
 800f858:	4649      	mov	r1, r9
 800f85a:	f7f0 fe3d 	bl	80004d8 <__aeabi_dmul>
 800f85e:	4632      	mov	r2, r6
 800f860:	463b      	mov	r3, r7
 800f862:	f7f0 fc83 	bl	800016c <__adddf3>
 800f866:	4602      	mov	r2, r0
 800f868:	460b      	mov	r3, r1
 800f86a:	4620      	mov	r0, r4
 800f86c:	4629      	mov	r1, r5
 800f86e:	f7f0 fc7b 	bl	8000168 <__aeabi_dsub>
 800f872:	4642      	mov	r2, r8
 800f874:	464b      	mov	r3, r9
 800f876:	f7f0 fc77 	bl	8000168 <__aeabi_dsub>
 800f87a:	4602      	mov	r2, r0
 800f87c:	460b      	mov	r3, r1
 800f87e:	2000      	movs	r0, #0
 800f880:	493b      	ldr	r1, [pc, #236]	; (800f970 <__ieee754_pow+0xa20>)
 800f882:	f7f0 fc71 	bl	8000168 <__aeabi_dsub>
 800f886:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800f88a:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800f88e:	da2b      	bge.n	800f8e8 <__ieee754_pow+0x998>
 800f890:	4652      	mov	r2, sl
 800f892:	f000 f9b9 	bl	800fc08 <scalbn>
 800f896:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f89a:	f7ff bbf2 	b.w	800f082 <__ieee754_pow+0x132>
 800f89e:	4b35      	ldr	r3, [pc, #212]	; (800f974 <__ieee754_pow+0xa24>)
 800f8a0:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800f8a4:	429f      	cmp	r7, r3
 800f8a6:	f77f af13 	ble.w	800f6d0 <__ieee754_pow+0x780>
 800f8aa:	4b33      	ldr	r3, [pc, #204]	; (800f978 <__ieee754_pow+0xa28>)
 800f8ac:	440b      	add	r3, r1
 800f8ae:	4303      	orrs	r3, r0
 800f8b0:	d00b      	beq.n	800f8ca <__ieee754_pow+0x97a>
 800f8b2:	a32b      	add	r3, pc, #172	; (adr r3, 800f960 <__ieee754_pow+0xa10>)
 800f8b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f8bc:	f7f0 fe0c 	bl	80004d8 <__aeabi_dmul>
 800f8c0:	a327      	add	r3, pc, #156	; (adr r3, 800f960 <__ieee754_pow+0xa10>)
 800f8c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8c6:	f7ff bbdc 	b.w	800f082 <__ieee754_pow+0x132>
 800f8ca:	4622      	mov	r2, r4
 800f8cc:	462b      	mov	r3, r5
 800f8ce:	f7f0 fc4b 	bl	8000168 <__aeabi_dsub>
 800f8d2:	4642      	mov	r2, r8
 800f8d4:	464b      	mov	r3, r9
 800f8d6:	f7f1 f885 	bl	80009e4 <__aeabi_dcmpge>
 800f8da:	2800      	cmp	r0, #0
 800f8dc:	f43f aef8 	beq.w	800f6d0 <__ieee754_pow+0x780>
 800f8e0:	e7e7      	b.n	800f8b2 <__ieee754_pow+0x962>
 800f8e2:	f04f 0a00 	mov.w	sl, #0
 800f8e6:	e71e      	b.n	800f726 <__ieee754_pow+0x7d6>
 800f8e8:	4621      	mov	r1, r4
 800f8ea:	e7d4      	b.n	800f896 <__ieee754_pow+0x946>
 800f8ec:	f04f 0b00 	mov.w	fp, #0
 800f8f0:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800f970 <__ieee754_pow+0xa20>
 800f8f4:	f7ff bbb0 	b.w	800f058 <__ieee754_pow+0x108>
 800f8f8:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 800f8fc:	f7ff bbac 	b.w	800f058 <__ieee754_pow+0x108>
 800f900:	4638      	mov	r0, r7
 800f902:	4641      	mov	r1, r8
 800f904:	f7ff bbbf 	b.w	800f086 <__ieee754_pow+0x136>
 800f908:	9200      	str	r2, [sp, #0]
 800f90a:	f7ff bb7f 	b.w	800f00c <__ieee754_pow+0xbc>
 800f90e:	2300      	movs	r3, #0
 800f910:	f7ff bb69 	b.w	800efe6 <__ieee754_pow+0x96>
 800f914:	f3af 8000 	nop.w
 800f918:	652b82fe 	.word	0x652b82fe
 800f91c:	3c971547 	.word	0x3c971547
 800f920:	00000000 	.word	0x00000000
 800f924:	3fe62e43 	.word	0x3fe62e43
 800f928:	fefa39ef 	.word	0xfefa39ef
 800f92c:	3fe62e42 	.word	0x3fe62e42
 800f930:	0ca86c39 	.word	0x0ca86c39
 800f934:	be205c61 	.word	0xbe205c61
 800f938:	72bea4d0 	.word	0x72bea4d0
 800f93c:	3e663769 	.word	0x3e663769
 800f940:	c5d26bf1 	.word	0xc5d26bf1
 800f944:	3ebbbd41 	.word	0x3ebbbd41
 800f948:	af25de2c 	.word	0xaf25de2c
 800f94c:	3f11566a 	.word	0x3f11566a
 800f950:	16bebd93 	.word	0x16bebd93
 800f954:	3f66c16c 	.word	0x3f66c16c
 800f958:	5555553e 	.word	0x5555553e
 800f95c:	3fc55555 	.word	0x3fc55555
 800f960:	c2f8f359 	.word	0xc2f8f359
 800f964:	01a56e1f 	.word	0x01a56e1f
 800f968:	3fe00000 	.word	0x3fe00000
 800f96c:	000fffff 	.word	0x000fffff
 800f970:	3ff00000 	.word	0x3ff00000
 800f974:	4090cbff 	.word	0x4090cbff
 800f978:	3f6f3400 	.word	0x3f6f3400

0800f97c <__ieee754_sqrt>:
 800f97c:	f8df c150 	ldr.w	ip, [pc, #336]	; 800fad0 <__ieee754_sqrt+0x154>
 800f980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f984:	ea3c 0c01 	bics.w	ip, ip, r1
 800f988:	460b      	mov	r3, r1
 800f98a:	4606      	mov	r6, r0
 800f98c:	460d      	mov	r5, r1
 800f98e:	460a      	mov	r2, r1
 800f990:	4607      	mov	r7, r0
 800f992:	4604      	mov	r4, r0
 800f994:	d10e      	bne.n	800f9b4 <__ieee754_sqrt+0x38>
 800f996:	4602      	mov	r2, r0
 800f998:	f7f0 fd9e 	bl	80004d8 <__aeabi_dmul>
 800f99c:	4602      	mov	r2, r0
 800f99e:	460b      	mov	r3, r1
 800f9a0:	4630      	mov	r0, r6
 800f9a2:	4629      	mov	r1, r5
 800f9a4:	f7f0 fbe2 	bl	800016c <__adddf3>
 800f9a8:	4606      	mov	r6, r0
 800f9aa:	460d      	mov	r5, r1
 800f9ac:	4630      	mov	r0, r6
 800f9ae:	4629      	mov	r1, r5
 800f9b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f9b4:	2900      	cmp	r1, #0
 800f9b6:	dc0d      	bgt.n	800f9d4 <__ieee754_sqrt+0x58>
 800f9b8:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800f9bc:	ea5c 0707 	orrs.w	r7, ip, r7
 800f9c0:	d0f4      	beq.n	800f9ac <__ieee754_sqrt+0x30>
 800f9c2:	b139      	cbz	r1, 800f9d4 <__ieee754_sqrt+0x58>
 800f9c4:	4602      	mov	r2, r0
 800f9c6:	f7f0 fbcf 	bl	8000168 <__aeabi_dsub>
 800f9ca:	4602      	mov	r2, r0
 800f9cc:	460b      	mov	r3, r1
 800f9ce:	f7f0 fead 	bl	800072c <__aeabi_ddiv>
 800f9d2:	e7e9      	b.n	800f9a8 <__ieee754_sqrt+0x2c>
 800f9d4:	1512      	asrs	r2, r2, #20
 800f9d6:	d074      	beq.n	800fac2 <__ieee754_sqrt+0x146>
 800f9d8:	2000      	movs	r0, #0
 800f9da:	07d5      	lsls	r5, r2, #31
 800f9dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f9e0:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 800f9e4:	bf5e      	ittt	pl
 800f9e6:	0fe3      	lsrpl	r3, r4, #31
 800f9e8:	0064      	lslpl	r4, r4, #1
 800f9ea:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 800f9ee:	0fe3      	lsrs	r3, r4, #31
 800f9f0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800f9f4:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 800f9f8:	2516      	movs	r5, #22
 800f9fa:	4601      	mov	r1, r0
 800f9fc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800fa00:	1076      	asrs	r6, r6, #1
 800fa02:	0064      	lsls	r4, r4, #1
 800fa04:	188f      	adds	r7, r1, r2
 800fa06:	429f      	cmp	r7, r3
 800fa08:	bfde      	ittt	le
 800fa0a:	1bdb      	suble	r3, r3, r7
 800fa0c:	18b9      	addle	r1, r7, r2
 800fa0e:	1880      	addle	r0, r0, r2
 800fa10:	005b      	lsls	r3, r3, #1
 800fa12:	3d01      	subs	r5, #1
 800fa14:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800fa18:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800fa1c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800fa20:	d1f0      	bne.n	800fa04 <__ieee754_sqrt+0x88>
 800fa22:	462a      	mov	r2, r5
 800fa24:	f04f 0e20 	mov.w	lr, #32
 800fa28:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 800fa2c:	428b      	cmp	r3, r1
 800fa2e:	eb07 0c05 	add.w	ip, r7, r5
 800fa32:	dc02      	bgt.n	800fa3a <__ieee754_sqrt+0xbe>
 800fa34:	d113      	bne.n	800fa5e <__ieee754_sqrt+0xe2>
 800fa36:	45a4      	cmp	ip, r4
 800fa38:	d811      	bhi.n	800fa5e <__ieee754_sqrt+0xe2>
 800fa3a:	f1bc 0f00 	cmp.w	ip, #0
 800fa3e:	eb0c 0507 	add.w	r5, ip, r7
 800fa42:	da43      	bge.n	800facc <__ieee754_sqrt+0x150>
 800fa44:	2d00      	cmp	r5, #0
 800fa46:	db41      	blt.n	800facc <__ieee754_sqrt+0x150>
 800fa48:	f101 0801 	add.w	r8, r1, #1
 800fa4c:	1a5b      	subs	r3, r3, r1
 800fa4e:	4641      	mov	r1, r8
 800fa50:	45a4      	cmp	ip, r4
 800fa52:	bf88      	it	hi
 800fa54:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800fa58:	eba4 040c 	sub.w	r4, r4, ip
 800fa5c:	443a      	add	r2, r7
 800fa5e:	005b      	lsls	r3, r3, #1
 800fa60:	f1be 0e01 	subs.w	lr, lr, #1
 800fa64:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800fa68:	ea4f 0757 	mov.w	r7, r7, lsr #1
 800fa6c:	ea4f 0444 	mov.w	r4, r4, lsl #1
 800fa70:	d1dc      	bne.n	800fa2c <__ieee754_sqrt+0xb0>
 800fa72:	4323      	orrs	r3, r4
 800fa74:	d006      	beq.n	800fa84 <__ieee754_sqrt+0x108>
 800fa76:	1c54      	adds	r4, r2, #1
 800fa78:	bf0b      	itete	eq
 800fa7a:	4672      	moveq	r2, lr
 800fa7c:	3201      	addne	r2, #1
 800fa7e:	3001      	addeq	r0, #1
 800fa80:	f022 0201 	bicne.w	r2, r2, #1
 800fa84:	1043      	asrs	r3, r0, #1
 800fa86:	07c1      	lsls	r1, r0, #31
 800fa88:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800fa8c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800fa90:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800fa94:	bf48      	it	mi
 800fa96:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800fa9a:	4610      	mov	r0, r2
 800fa9c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800faa0:	e782      	b.n	800f9a8 <__ieee754_sqrt+0x2c>
 800faa2:	0ae3      	lsrs	r3, r4, #11
 800faa4:	3915      	subs	r1, #21
 800faa6:	0564      	lsls	r4, r4, #21
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d0fa      	beq.n	800faa2 <__ieee754_sqrt+0x126>
 800faac:	02de      	lsls	r6, r3, #11
 800faae:	d50a      	bpl.n	800fac6 <__ieee754_sqrt+0x14a>
 800fab0:	f1c2 0020 	rsb	r0, r2, #32
 800fab4:	fa24 f000 	lsr.w	r0, r4, r0
 800fab8:	1e55      	subs	r5, r2, #1
 800faba:	4094      	lsls	r4, r2
 800fabc:	4303      	orrs	r3, r0
 800fabe:	1b4a      	subs	r2, r1, r5
 800fac0:	e78a      	b.n	800f9d8 <__ieee754_sqrt+0x5c>
 800fac2:	4611      	mov	r1, r2
 800fac4:	e7f0      	b.n	800faa8 <__ieee754_sqrt+0x12c>
 800fac6:	005b      	lsls	r3, r3, #1
 800fac8:	3201      	adds	r2, #1
 800faca:	e7ef      	b.n	800faac <__ieee754_sqrt+0x130>
 800facc:	4688      	mov	r8, r1
 800face:	e7bd      	b.n	800fa4c <__ieee754_sqrt+0xd0>
 800fad0:	7ff00000 	.word	0x7ff00000

0800fad4 <fabs>:
 800fad4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800fad8:	4770      	bx	lr

0800fada <finite>:
 800fada:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 800fade:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800fae2:	0fc0      	lsrs	r0, r0, #31
 800fae4:	4770      	bx	lr
	...

0800fae8 <nan>:
 800fae8:	2000      	movs	r0, #0
 800faea:	4901      	ldr	r1, [pc, #4]	; (800faf0 <nan+0x8>)
 800faec:	4770      	bx	lr
 800faee:	bf00      	nop
 800faf0:	7ff80000 	.word	0x7ff80000

0800faf4 <rint>:
 800faf4:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 800faf8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fafa:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 800fafe:	2f13      	cmp	r7, #19
 800fb00:	4602      	mov	r2, r0
 800fb02:	460b      	mov	r3, r1
 800fb04:	460c      	mov	r4, r1
 800fb06:	4605      	mov	r5, r0
 800fb08:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 800fb0c:	dc59      	bgt.n	800fbc2 <rint+0xce>
 800fb0e:	2f00      	cmp	r7, #0
 800fb10:	da2a      	bge.n	800fb68 <rint+0x74>
 800fb12:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800fb16:	4301      	orrs	r1, r0
 800fb18:	d022      	beq.n	800fb60 <rint+0x6c>
 800fb1a:	f3c3 0113 	ubfx	r1, r3, #0, #20
 800fb1e:	4301      	orrs	r1, r0
 800fb20:	424d      	negs	r5, r1
 800fb22:	430d      	orrs	r5, r1
 800fb24:	4936      	ldr	r1, [pc, #216]	; (800fc00 <rint+0x10c>)
 800fb26:	0c5c      	lsrs	r4, r3, #17
 800fb28:	0b2d      	lsrs	r5, r5, #12
 800fb2a:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 800fb2e:	0464      	lsls	r4, r4, #17
 800fb30:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800fb34:	ea45 0304 	orr.w	r3, r5, r4
 800fb38:	e9d1 4500 	ldrd	r4, r5, [r1]
 800fb3c:	4620      	mov	r0, r4
 800fb3e:	4629      	mov	r1, r5
 800fb40:	f7f0 fb14 	bl	800016c <__adddf3>
 800fb44:	e9cd 0100 	strd	r0, r1, [sp]
 800fb48:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fb4c:	462b      	mov	r3, r5
 800fb4e:	4622      	mov	r2, r4
 800fb50:	f7f0 fb0a 	bl	8000168 <__aeabi_dsub>
 800fb54:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fb58:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 800fb5c:	4602      	mov	r2, r0
 800fb5e:	460b      	mov	r3, r1
 800fb60:	4610      	mov	r0, r2
 800fb62:	4619      	mov	r1, r3
 800fb64:	b003      	add	sp, #12
 800fb66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb68:	4926      	ldr	r1, [pc, #152]	; (800fc04 <rint+0x110>)
 800fb6a:	4139      	asrs	r1, r7
 800fb6c:	ea03 0001 	and.w	r0, r3, r1
 800fb70:	4310      	orrs	r0, r2
 800fb72:	d0f5      	beq.n	800fb60 <rint+0x6c>
 800fb74:	084b      	lsrs	r3, r1, #1
 800fb76:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 800fb7a:	ea52 0501 	orrs.w	r5, r2, r1
 800fb7e:	d00c      	beq.n	800fb9a <rint+0xa6>
 800fb80:	ea24 0303 	bic.w	r3, r4, r3
 800fb84:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 800fb88:	2f13      	cmp	r7, #19
 800fb8a:	bf0c      	ite	eq
 800fb8c:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 800fb90:	2500      	movne	r5, #0
 800fb92:	fa44 f707 	asr.w	r7, r4, r7
 800fb96:	ea43 0407 	orr.w	r4, r3, r7
 800fb9a:	4919      	ldr	r1, [pc, #100]	; (800fc00 <rint+0x10c>)
 800fb9c:	4623      	mov	r3, r4
 800fb9e:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 800fba2:	462a      	mov	r2, r5
 800fba4:	e9d6 4500 	ldrd	r4, r5, [r6]
 800fba8:	4620      	mov	r0, r4
 800fbaa:	4629      	mov	r1, r5
 800fbac:	f7f0 fade 	bl	800016c <__adddf3>
 800fbb0:	e9cd 0100 	strd	r0, r1, [sp]
 800fbb4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fbb8:	4622      	mov	r2, r4
 800fbba:	462b      	mov	r3, r5
 800fbbc:	f7f0 fad4 	bl	8000168 <__aeabi_dsub>
 800fbc0:	e7cc      	b.n	800fb5c <rint+0x68>
 800fbc2:	2f33      	cmp	r7, #51	; 0x33
 800fbc4:	dd05      	ble.n	800fbd2 <rint+0xde>
 800fbc6:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 800fbca:	d1c9      	bne.n	800fb60 <rint+0x6c>
 800fbcc:	f7f0 face 	bl	800016c <__adddf3>
 800fbd0:	e7c4      	b.n	800fb5c <rint+0x68>
 800fbd2:	f04f 31ff 	mov.w	r1, #4294967295
 800fbd6:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 800fbda:	fa21 f10c 	lsr.w	r1, r1, ip
 800fbde:	4208      	tst	r0, r1
 800fbe0:	d0be      	beq.n	800fb60 <rint+0x6c>
 800fbe2:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 800fbe6:	bf18      	it	ne
 800fbe8:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 800fbec:	ea4f 0351 	mov.w	r3, r1, lsr #1
 800fbf0:	bf1e      	ittt	ne
 800fbf2:	ea20 0303 	bicne.w	r3, r0, r3
 800fbf6:	fa45 fc0c 	asrne.w	ip, r5, ip
 800fbfa:	ea43 050c 	orrne.w	r5, r3, ip
 800fbfe:	e7cc      	b.n	800fb9a <rint+0xa6>
 800fc00:	08010a90 	.word	0x08010a90
 800fc04:	000fffff 	.word	0x000fffff

0800fc08 <scalbn>:
 800fc08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc0a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 800fc0e:	4604      	mov	r4, r0
 800fc10:	460d      	mov	r5, r1
 800fc12:	4617      	mov	r7, r2
 800fc14:	460b      	mov	r3, r1
 800fc16:	b996      	cbnz	r6, 800fc3e <scalbn+0x36>
 800fc18:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fc1c:	4303      	orrs	r3, r0
 800fc1e:	d039      	beq.n	800fc94 <scalbn+0x8c>
 800fc20:	4b35      	ldr	r3, [pc, #212]	; (800fcf8 <scalbn+0xf0>)
 800fc22:	2200      	movs	r2, #0
 800fc24:	f7f0 fc58 	bl	80004d8 <__aeabi_dmul>
 800fc28:	4b34      	ldr	r3, [pc, #208]	; (800fcfc <scalbn+0xf4>)
 800fc2a:	4604      	mov	r4, r0
 800fc2c:	429f      	cmp	r7, r3
 800fc2e:	460d      	mov	r5, r1
 800fc30:	da0f      	bge.n	800fc52 <scalbn+0x4a>
 800fc32:	a32d      	add	r3, pc, #180	; (adr r3, 800fce8 <scalbn+0xe0>)
 800fc34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc38:	f7f0 fc4e 	bl	80004d8 <__aeabi_dmul>
 800fc3c:	e006      	b.n	800fc4c <scalbn+0x44>
 800fc3e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800fc42:	4296      	cmp	r6, r2
 800fc44:	d10a      	bne.n	800fc5c <scalbn+0x54>
 800fc46:	4602      	mov	r2, r0
 800fc48:	f7f0 fa90 	bl	800016c <__adddf3>
 800fc4c:	4604      	mov	r4, r0
 800fc4e:	460d      	mov	r5, r1
 800fc50:	e020      	b.n	800fc94 <scalbn+0x8c>
 800fc52:	460b      	mov	r3, r1
 800fc54:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800fc58:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 800fc5c:	f240 72fe 	movw	r2, #2046	; 0x7fe
 800fc60:	19b9      	adds	r1, r7, r6
 800fc62:	4291      	cmp	r1, r2
 800fc64:	dd0e      	ble.n	800fc84 <scalbn+0x7c>
 800fc66:	a322      	add	r3, pc, #136	; (adr r3, 800fcf0 <scalbn+0xe8>)
 800fc68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc6c:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800fc70:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800fc74:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800fc78:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800fc7c:	4820      	ldr	r0, [pc, #128]	; (800fd00 <scalbn+0xf8>)
 800fc7e:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800fc82:	e7d9      	b.n	800fc38 <scalbn+0x30>
 800fc84:	2900      	cmp	r1, #0
 800fc86:	dd08      	ble.n	800fc9a <scalbn+0x92>
 800fc88:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fc8c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fc90:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800fc94:	4620      	mov	r0, r4
 800fc96:	4629      	mov	r1, r5
 800fc98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc9a:	f111 0f35 	cmn.w	r1, #53	; 0x35
 800fc9e:	da16      	bge.n	800fcce <scalbn+0xc6>
 800fca0:	f24c 3350 	movw	r3, #50000	; 0xc350
 800fca4:	429f      	cmp	r7, r3
 800fca6:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 800fcaa:	dd08      	ble.n	800fcbe <scalbn+0xb6>
 800fcac:	4c15      	ldr	r4, [pc, #84]	; (800fd04 <scalbn+0xfc>)
 800fcae:	4814      	ldr	r0, [pc, #80]	; (800fd00 <scalbn+0xf8>)
 800fcb0:	f363 74df 	bfi	r4, r3, #31, #1
 800fcb4:	a30e      	add	r3, pc, #56	; (adr r3, 800fcf0 <scalbn+0xe8>)
 800fcb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcba:	4621      	mov	r1, r4
 800fcbc:	e7bc      	b.n	800fc38 <scalbn+0x30>
 800fcbe:	4c12      	ldr	r4, [pc, #72]	; (800fd08 <scalbn+0x100>)
 800fcc0:	4812      	ldr	r0, [pc, #72]	; (800fd0c <scalbn+0x104>)
 800fcc2:	f363 74df 	bfi	r4, r3, #31, #1
 800fcc6:	a308      	add	r3, pc, #32	; (adr r3, 800fce8 <scalbn+0xe0>)
 800fcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fccc:	e7f5      	b.n	800fcba <scalbn+0xb2>
 800fcce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fcd2:	3136      	adds	r1, #54	; 0x36
 800fcd4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fcd8:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 800fcdc:	4620      	mov	r0, r4
 800fcde:	4629      	mov	r1, r5
 800fce0:	2200      	movs	r2, #0
 800fce2:	4b0b      	ldr	r3, [pc, #44]	; (800fd10 <scalbn+0x108>)
 800fce4:	e7a8      	b.n	800fc38 <scalbn+0x30>
 800fce6:	bf00      	nop
 800fce8:	c2f8f359 	.word	0xc2f8f359
 800fcec:	01a56e1f 	.word	0x01a56e1f
 800fcf0:	8800759c 	.word	0x8800759c
 800fcf4:	7e37e43c 	.word	0x7e37e43c
 800fcf8:	43500000 	.word	0x43500000
 800fcfc:	ffff3cb0 	.word	0xffff3cb0
 800fd00:	8800759c 	.word	0x8800759c
 800fd04:	7e37e43c 	.word	0x7e37e43c
 800fd08:	01a56e1f 	.word	0x01a56e1f
 800fd0c:	c2f8f359 	.word	0xc2f8f359
 800fd10:	3c900000 	.word	0x3c900000

0800fd14 <_init>:
 800fd14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd16:	bf00      	nop
 800fd18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd1a:	bc08      	pop	{r3}
 800fd1c:	469e      	mov	lr, r3
 800fd1e:	4770      	bx	lr

0800fd20 <_fini>:
 800fd20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd22:	bf00      	nop
 800fd24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fd26:	bc08      	pop	{r3}
 800fd28:	469e      	mov	lr, r3
 800fd2a:	4770      	bx	lr
