INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Documents/LNP/Logica_networks_project.sim/sim_generator/impl/func/project_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_reti_logiche
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/Documents/LNP/Logica_networks_project.srcs/sim_generator/imports/RL-generator-2021-2022/gen_testbench_no_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity project_tb
