# FFVDD-Project
Architectural desig of data router in verilog
