DECL|ABCTL|member|__IO uint16_t ABCTL; /*!< eUSCI_Ax Auto Baud Rate Control Register */
DECL|ADC14_BASE|macro|ADC14_BASE
DECL|ADC14_CAL_LEN|member|__I uint32_t ADC14_CAL_LEN; /*!< ADC14 Calibration Length */
DECL|ADC14_CAL_TAG|member|__I uint32_t ADC14_CAL_TAG; /*!< ADC14 Calibration Tag */
DECL|ADC14_CLRIFGR0_CLRIFG0_OFS|macro|ADC14_CLRIFGR0_CLRIFG0_OFS
DECL|ADC14_CLRIFGR0_CLRIFG0|macro|ADC14_CLRIFGR0_CLRIFG0
DECL|ADC14_CLRIFGR0_CLRIFG10_OFS|macro|ADC14_CLRIFGR0_CLRIFG10_OFS
DECL|ADC14_CLRIFGR0_CLRIFG10|macro|ADC14_CLRIFGR0_CLRIFG10
DECL|ADC14_CLRIFGR0_CLRIFG11_OFS|macro|ADC14_CLRIFGR0_CLRIFG11_OFS
DECL|ADC14_CLRIFGR0_CLRIFG11|macro|ADC14_CLRIFGR0_CLRIFG11
DECL|ADC14_CLRIFGR0_CLRIFG12_OFS|macro|ADC14_CLRIFGR0_CLRIFG12_OFS
DECL|ADC14_CLRIFGR0_CLRIFG12|macro|ADC14_CLRIFGR0_CLRIFG12
DECL|ADC14_CLRIFGR0_CLRIFG13_OFS|macro|ADC14_CLRIFGR0_CLRIFG13_OFS
DECL|ADC14_CLRIFGR0_CLRIFG13|macro|ADC14_CLRIFGR0_CLRIFG13
DECL|ADC14_CLRIFGR0_CLRIFG14_OFS|macro|ADC14_CLRIFGR0_CLRIFG14_OFS
DECL|ADC14_CLRIFGR0_CLRIFG14|macro|ADC14_CLRIFGR0_CLRIFG14
DECL|ADC14_CLRIFGR0_CLRIFG15_OFS|macro|ADC14_CLRIFGR0_CLRIFG15_OFS
DECL|ADC14_CLRIFGR0_CLRIFG15|macro|ADC14_CLRIFGR0_CLRIFG15
DECL|ADC14_CLRIFGR0_CLRIFG16_OFS|macro|ADC14_CLRIFGR0_CLRIFG16_OFS
DECL|ADC14_CLRIFGR0_CLRIFG16|macro|ADC14_CLRIFGR0_CLRIFG16
DECL|ADC14_CLRIFGR0_CLRIFG17_OFS|macro|ADC14_CLRIFGR0_CLRIFG17_OFS
DECL|ADC14_CLRIFGR0_CLRIFG17|macro|ADC14_CLRIFGR0_CLRIFG17
DECL|ADC14_CLRIFGR0_CLRIFG18_OFS|macro|ADC14_CLRIFGR0_CLRIFG18_OFS
DECL|ADC14_CLRIFGR0_CLRIFG18|macro|ADC14_CLRIFGR0_CLRIFG18
DECL|ADC14_CLRIFGR0_CLRIFG19_OFS|macro|ADC14_CLRIFGR0_CLRIFG19_OFS
DECL|ADC14_CLRIFGR0_CLRIFG19|macro|ADC14_CLRIFGR0_CLRIFG19
DECL|ADC14_CLRIFGR0_CLRIFG1_OFS|macro|ADC14_CLRIFGR0_CLRIFG1_OFS
DECL|ADC14_CLRIFGR0_CLRIFG1|macro|ADC14_CLRIFGR0_CLRIFG1
DECL|ADC14_CLRIFGR0_CLRIFG20_OFS|macro|ADC14_CLRIFGR0_CLRIFG20_OFS
DECL|ADC14_CLRIFGR0_CLRIFG20|macro|ADC14_CLRIFGR0_CLRIFG20
DECL|ADC14_CLRIFGR0_CLRIFG21_OFS|macro|ADC14_CLRIFGR0_CLRIFG21_OFS
DECL|ADC14_CLRIFGR0_CLRIFG21|macro|ADC14_CLRIFGR0_CLRIFG21
DECL|ADC14_CLRIFGR0_CLRIFG22_OFS|macro|ADC14_CLRIFGR0_CLRIFG22_OFS
DECL|ADC14_CLRIFGR0_CLRIFG22|macro|ADC14_CLRIFGR0_CLRIFG22
DECL|ADC14_CLRIFGR0_CLRIFG23_OFS|macro|ADC14_CLRIFGR0_CLRIFG23_OFS
DECL|ADC14_CLRIFGR0_CLRIFG23|macro|ADC14_CLRIFGR0_CLRIFG23
DECL|ADC14_CLRIFGR0_CLRIFG24_OFS|macro|ADC14_CLRIFGR0_CLRIFG24_OFS
DECL|ADC14_CLRIFGR0_CLRIFG24|macro|ADC14_CLRIFGR0_CLRIFG24
DECL|ADC14_CLRIFGR0_CLRIFG25_OFS|macro|ADC14_CLRIFGR0_CLRIFG25_OFS
DECL|ADC14_CLRIFGR0_CLRIFG25|macro|ADC14_CLRIFGR0_CLRIFG25
DECL|ADC14_CLRIFGR0_CLRIFG26_OFS|macro|ADC14_CLRIFGR0_CLRIFG26_OFS
DECL|ADC14_CLRIFGR0_CLRIFG26|macro|ADC14_CLRIFGR0_CLRIFG26
DECL|ADC14_CLRIFGR0_CLRIFG27_OFS|macro|ADC14_CLRIFGR0_CLRIFG27_OFS
DECL|ADC14_CLRIFGR0_CLRIFG27|macro|ADC14_CLRIFGR0_CLRIFG27
DECL|ADC14_CLRIFGR0_CLRIFG28_OFS|macro|ADC14_CLRIFGR0_CLRIFG28_OFS
DECL|ADC14_CLRIFGR0_CLRIFG28|macro|ADC14_CLRIFGR0_CLRIFG28
DECL|ADC14_CLRIFGR0_CLRIFG29_OFS|macro|ADC14_CLRIFGR0_CLRIFG29_OFS
DECL|ADC14_CLRIFGR0_CLRIFG29|macro|ADC14_CLRIFGR0_CLRIFG29
DECL|ADC14_CLRIFGR0_CLRIFG2_OFS|macro|ADC14_CLRIFGR0_CLRIFG2_OFS
DECL|ADC14_CLRIFGR0_CLRIFG2|macro|ADC14_CLRIFGR0_CLRIFG2
DECL|ADC14_CLRIFGR0_CLRIFG30_OFS|macro|ADC14_CLRIFGR0_CLRIFG30_OFS
DECL|ADC14_CLRIFGR0_CLRIFG30|macro|ADC14_CLRIFGR0_CLRIFG30
DECL|ADC14_CLRIFGR0_CLRIFG31_OFS|macro|ADC14_CLRIFGR0_CLRIFG31_OFS
DECL|ADC14_CLRIFGR0_CLRIFG31|macro|ADC14_CLRIFGR0_CLRIFG31
DECL|ADC14_CLRIFGR0_CLRIFG3_OFS|macro|ADC14_CLRIFGR0_CLRIFG3_OFS
DECL|ADC14_CLRIFGR0_CLRIFG3|macro|ADC14_CLRIFGR0_CLRIFG3
DECL|ADC14_CLRIFGR0_CLRIFG4_OFS|macro|ADC14_CLRIFGR0_CLRIFG4_OFS
DECL|ADC14_CLRIFGR0_CLRIFG4|macro|ADC14_CLRIFGR0_CLRIFG4
DECL|ADC14_CLRIFGR0_CLRIFG5_OFS|macro|ADC14_CLRIFGR0_CLRIFG5_OFS
DECL|ADC14_CLRIFGR0_CLRIFG5|macro|ADC14_CLRIFGR0_CLRIFG5
DECL|ADC14_CLRIFGR0_CLRIFG6_OFS|macro|ADC14_CLRIFGR0_CLRIFG6_OFS
DECL|ADC14_CLRIFGR0_CLRIFG6|macro|ADC14_CLRIFGR0_CLRIFG6
DECL|ADC14_CLRIFGR0_CLRIFG7_OFS|macro|ADC14_CLRIFGR0_CLRIFG7_OFS
DECL|ADC14_CLRIFGR0_CLRIFG7|macro|ADC14_CLRIFGR0_CLRIFG7
DECL|ADC14_CLRIFGR0_CLRIFG8_OFS|macro|ADC14_CLRIFGR0_CLRIFG8_OFS
DECL|ADC14_CLRIFGR0_CLRIFG8|macro|ADC14_CLRIFGR0_CLRIFG8
DECL|ADC14_CLRIFGR0_CLRIFG9_OFS|macro|ADC14_CLRIFGR0_CLRIFG9_OFS
DECL|ADC14_CLRIFGR0_CLRIFG9|macro|ADC14_CLRIFGR0_CLRIFG9
DECL|ADC14_CLRIFGR1_CLRHIIFG_OFS|macro|ADC14_CLRIFGR1_CLRHIIFG_OFS
DECL|ADC14_CLRIFGR1_CLRHIIFG|macro|ADC14_CLRIFGR1_CLRHIIFG
DECL|ADC14_CLRIFGR1_CLRINIFG_OFS|macro|ADC14_CLRIFGR1_CLRINIFG_OFS
DECL|ADC14_CLRIFGR1_CLRINIFG|macro|ADC14_CLRIFGR1_CLRINIFG
DECL|ADC14_CLRIFGR1_CLRLOIFG_OFS|macro|ADC14_CLRIFGR1_CLRLOIFG_OFS
DECL|ADC14_CLRIFGR1_CLRLOIFG|macro|ADC14_CLRIFGR1_CLRLOIFG
DECL|ADC14_CLRIFGR1_CLROVIFG_OFS|macro|ADC14_CLRIFGR1_CLROVIFG_OFS
DECL|ADC14_CLRIFGR1_CLROVIFG|macro|ADC14_CLRIFGR1_CLROVIFG
DECL|ADC14_CLRIFGR1_CLRRDYIFG_OFS|macro|ADC14_CLRIFGR1_CLRRDYIFG_OFS
DECL|ADC14_CLRIFGR1_CLRRDYIFG|macro|ADC14_CLRIFGR1_CLRRDYIFG
DECL|ADC14_CLRIFGR1_CLRTOVIFG_OFS|macro|ADC14_CLRIFGR1_CLRTOVIFG_OFS
DECL|ADC14_CLRIFGR1_CLRTOVIFG|macro|ADC14_CLRIFGR1_CLRTOVIFG
DECL|ADC14_CTL0_BUSY_OFS|macro|ADC14_CTL0_BUSY_OFS
DECL|ADC14_CTL0_BUSY|macro|ADC14_CTL0_BUSY
DECL|ADC14_CTL0_CONSEQ0|macro|ADC14_CTL0_CONSEQ0
DECL|ADC14_CTL0_CONSEQ1|macro|ADC14_CTL0_CONSEQ1
DECL|ADC14_CTL0_CONSEQ_0|macro|ADC14_CTL0_CONSEQ_0
DECL|ADC14_CTL0_CONSEQ_1|macro|ADC14_CTL0_CONSEQ_1
DECL|ADC14_CTL0_CONSEQ_2|macro|ADC14_CTL0_CONSEQ_2
DECL|ADC14_CTL0_CONSEQ_3|macro|ADC14_CTL0_CONSEQ_3
DECL|ADC14_CTL0_CONSEQ_MASK|macro|ADC14_CTL0_CONSEQ_MASK
DECL|ADC14_CTL0_CONSEQ_OFS|macro|ADC14_CTL0_CONSEQ_OFS
DECL|ADC14_CTL0_DIV0|macro|ADC14_CTL0_DIV0
DECL|ADC14_CTL0_DIV1|macro|ADC14_CTL0_DIV1
DECL|ADC14_CTL0_DIV2|macro|ADC14_CTL0_DIV2
DECL|ADC14_CTL0_DIV_0|macro|ADC14_CTL0_DIV_0
DECL|ADC14_CTL0_DIV_1|macro|ADC14_CTL0_DIV_1
DECL|ADC14_CTL0_DIV_2|macro|ADC14_CTL0_DIV_2
DECL|ADC14_CTL0_DIV_3|macro|ADC14_CTL0_DIV_3
DECL|ADC14_CTL0_DIV_4|macro|ADC14_CTL0_DIV_4
DECL|ADC14_CTL0_DIV_5|macro|ADC14_CTL0_DIV_5
DECL|ADC14_CTL0_DIV_6|macro|ADC14_CTL0_DIV_6
DECL|ADC14_CTL0_DIV_7|macro|ADC14_CTL0_DIV_7
DECL|ADC14_CTL0_DIV_MASK|macro|ADC14_CTL0_DIV_MASK
DECL|ADC14_CTL0_DIV_OFS|macro|ADC14_CTL0_DIV_OFS
DECL|ADC14_CTL0_DIV__1|macro|ADC14_CTL0_DIV__1
DECL|ADC14_CTL0_DIV__2|macro|ADC14_CTL0_DIV__2
DECL|ADC14_CTL0_DIV__3|macro|ADC14_CTL0_DIV__3
DECL|ADC14_CTL0_DIV__4|macro|ADC14_CTL0_DIV__4
DECL|ADC14_CTL0_DIV__5|macro|ADC14_CTL0_DIV__5
DECL|ADC14_CTL0_DIV__6|macro|ADC14_CTL0_DIV__6
DECL|ADC14_CTL0_DIV__7|macro|ADC14_CTL0_DIV__7
DECL|ADC14_CTL0_DIV__8|macro|ADC14_CTL0_DIV__8
DECL|ADC14_CTL0_ENC_OFS|macro|ADC14_CTL0_ENC_OFS
DECL|ADC14_CTL0_ENC|macro|ADC14_CTL0_ENC
DECL|ADC14_CTL0_ISSH_OFS|macro|ADC14_CTL0_ISSH_OFS
DECL|ADC14_CTL0_ISSH|macro|ADC14_CTL0_ISSH
DECL|ADC14_CTL0_MSC_OFS|macro|ADC14_CTL0_MSC_OFS
DECL|ADC14_CTL0_MSC|macro|ADC14_CTL0_MSC
DECL|ADC14_CTL0_ON_OFS|macro|ADC14_CTL0_ON_OFS
DECL|ADC14_CTL0_ON|macro|ADC14_CTL0_ON
DECL|ADC14_CTL0_PDIV0|macro|ADC14_CTL0_PDIV0
DECL|ADC14_CTL0_PDIV1|macro|ADC14_CTL0_PDIV1
DECL|ADC14_CTL0_PDIV_0|macro|ADC14_CTL0_PDIV_0
DECL|ADC14_CTL0_PDIV_1|macro|ADC14_CTL0_PDIV_1
DECL|ADC14_CTL0_PDIV_2|macro|ADC14_CTL0_PDIV_2
DECL|ADC14_CTL0_PDIV_3|macro|ADC14_CTL0_PDIV_3
DECL|ADC14_CTL0_PDIV_MASK|macro|ADC14_CTL0_PDIV_MASK
DECL|ADC14_CTL0_PDIV_OFS|macro|ADC14_CTL0_PDIV_OFS
DECL|ADC14_CTL0_PDIV__1|macro|ADC14_CTL0_PDIV__1
DECL|ADC14_CTL0_PDIV__32|macro|ADC14_CTL0_PDIV__32
DECL|ADC14_CTL0_PDIV__4|macro|ADC14_CTL0_PDIV__4
DECL|ADC14_CTL0_PDIV__64|macro|ADC14_CTL0_PDIV__64
DECL|ADC14_CTL0_SC_OFS|macro|ADC14_CTL0_SC_OFS
DECL|ADC14_CTL0_SC|macro|ADC14_CTL0_SC
DECL|ADC14_CTL0_SHP_OFS|macro|ADC14_CTL0_SHP_OFS
DECL|ADC14_CTL0_SHP|macro|ADC14_CTL0_SHP
DECL|ADC14_CTL0_SHS0|macro|ADC14_CTL0_SHS0
DECL|ADC14_CTL0_SHS1|macro|ADC14_CTL0_SHS1
DECL|ADC14_CTL0_SHS2|macro|ADC14_CTL0_SHS2
DECL|ADC14_CTL0_SHS_0|macro|ADC14_CTL0_SHS_0
DECL|ADC14_CTL0_SHS_1|macro|ADC14_CTL0_SHS_1
DECL|ADC14_CTL0_SHS_2|macro|ADC14_CTL0_SHS_2
DECL|ADC14_CTL0_SHS_3|macro|ADC14_CTL0_SHS_3
DECL|ADC14_CTL0_SHS_4|macro|ADC14_CTL0_SHS_4
DECL|ADC14_CTL0_SHS_5|macro|ADC14_CTL0_SHS_5
DECL|ADC14_CTL0_SHS_6|macro|ADC14_CTL0_SHS_6
DECL|ADC14_CTL0_SHS_7|macro|ADC14_CTL0_SHS_7
DECL|ADC14_CTL0_SHS_MASK|macro|ADC14_CTL0_SHS_MASK
DECL|ADC14_CTL0_SHS_OFS|macro|ADC14_CTL0_SHS_OFS
DECL|ADC14_CTL0_SHT00|macro|ADC14_CTL0_SHT00
DECL|ADC14_CTL0_SHT01|macro|ADC14_CTL0_SHT01
DECL|ADC14_CTL0_SHT02|macro|ADC14_CTL0_SHT02
DECL|ADC14_CTL0_SHT03|macro|ADC14_CTL0_SHT03
DECL|ADC14_CTL0_SHT0_0|macro|ADC14_CTL0_SHT0_0
DECL|ADC14_CTL0_SHT0_1|macro|ADC14_CTL0_SHT0_1
DECL|ADC14_CTL0_SHT0_2|macro|ADC14_CTL0_SHT0_2
DECL|ADC14_CTL0_SHT0_3|macro|ADC14_CTL0_SHT0_3
DECL|ADC14_CTL0_SHT0_4|macro|ADC14_CTL0_SHT0_4
DECL|ADC14_CTL0_SHT0_5|macro|ADC14_CTL0_SHT0_5
DECL|ADC14_CTL0_SHT0_6|macro|ADC14_CTL0_SHT0_6
DECL|ADC14_CTL0_SHT0_7|macro|ADC14_CTL0_SHT0_7
DECL|ADC14_CTL0_SHT0_MASK|macro|ADC14_CTL0_SHT0_MASK
DECL|ADC14_CTL0_SHT0_OFS|macro|ADC14_CTL0_SHT0_OFS
DECL|ADC14_CTL0_SHT0__128|macro|ADC14_CTL0_SHT0__128
DECL|ADC14_CTL0_SHT0__16|macro|ADC14_CTL0_SHT0__16
DECL|ADC14_CTL0_SHT0__192|macro|ADC14_CTL0_SHT0__192
DECL|ADC14_CTL0_SHT0__32|macro|ADC14_CTL0_SHT0__32
DECL|ADC14_CTL0_SHT0__4|macro|ADC14_CTL0_SHT0__4
DECL|ADC14_CTL0_SHT0__64|macro|ADC14_CTL0_SHT0__64
DECL|ADC14_CTL0_SHT0__8|macro|ADC14_CTL0_SHT0__8
DECL|ADC14_CTL0_SHT0__96|macro|ADC14_CTL0_SHT0__96
DECL|ADC14_CTL0_SHT10|macro|ADC14_CTL0_SHT10
DECL|ADC14_CTL0_SHT11|macro|ADC14_CTL0_SHT11
DECL|ADC14_CTL0_SHT12|macro|ADC14_CTL0_SHT12
DECL|ADC14_CTL0_SHT13|macro|ADC14_CTL0_SHT13
DECL|ADC14_CTL0_SHT1_0|macro|ADC14_CTL0_SHT1_0
DECL|ADC14_CTL0_SHT1_1|macro|ADC14_CTL0_SHT1_1
DECL|ADC14_CTL0_SHT1_2|macro|ADC14_CTL0_SHT1_2
DECL|ADC14_CTL0_SHT1_3|macro|ADC14_CTL0_SHT1_3
DECL|ADC14_CTL0_SHT1_4|macro|ADC14_CTL0_SHT1_4
DECL|ADC14_CTL0_SHT1_5|macro|ADC14_CTL0_SHT1_5
DECL|ADC14_CTL0_SHT1_6|macro|ADC14_CTL0_SHT1_6
DECL|ADC14_CTL0_SHT1_7|macro|ADC14_CTL0_SHT1_7
DECL|ADC14_CTL0_SHT1_MASK|macro|ADC14_CTL0_SHT1_MASK
DECL|ADC14_CTL0_SHT1_OFS|macro|ADC14_CTL0_SHT1_OFS
DECL|ADC14_CTL0_SHT1__128|macro|ADC14_CTL0_SHT1__128
DECL|ADC14_CTL0_SHT1__16|macro|ADC14_CTL0_SHT1__16
DECL|ADC14_CTL0_SHT1__192|macro|ADC14_CTL0_SHT1__192
DECL|ADC14_CTL0_SHT1__32|macro|ADC14_CTL0_SHT1__32
DECL|ADC14_CTL0_SHT1__4|macro|ADC14_CTL0_SHT1__4
DECL|ADC14_CTL0_SHT1__64|macro|ADC14_CTL0_SHT1__64
DECL|ADC14_CTL0_SHT1__8|macro|ADC14_CTL0_SHT1__8
DECL|ADC14_CTL0_SHT1__96|macro|ADC14_CTL0_SHT1__96
DECL|ADC14_CTL0_SSEL0|macro|ADC14_CTL0_SSEL0
DECL|ADC14_CTL0_SSEL1|macro|ADC14_CTL0_SSEL1
DECL|ADC14_CTL0_SSEL2|macro|ADC14_CTL0_SSEL2
DECL|ADC14_CTL0_SSEL_0|macro|ADC14_CTL0_SSEL_0
DECL|ADC14_CTL0_SSEL_1|macro|ADC14_CTL0_SSEL_1
DECL|ADC14_CTL0_SSEL_2|macro|ADC14_CTL0_SSEL_2
DECL|ADC14_CTL0_SSEL_3|macro|ADC14_CTL0_SSEL_3
DECL|ADC14_CTL0_SSEL_4|macro|ADC14_CTL0_SSEL_4
DECL|ADC14_CTL0_SSEL_5|macro|ADC14_CTL0_SSEL_5
DECL|ADC14_CTL0_SSEL_MASK|macro|ADC14_CTL0_SSEL_MASK
DECL|ADC14_CTL0_SSEL_OFS|macro|ADC14_CTL0_SSEL_OFS
DECL|ADC14_CTL0_SSEL__ACLK|macro|ADC14_CTL0_SSEL__ACLK
DECL|ADC14_CTL0_SSEL__HSMCLK|macro|ADC14_CTL0_SSEL__HSMCLK
DECL|ADC14_CTL0_SSEL__MCLK|macro|ADC14_CTL0_SSEL__MCLK
DECL|ADC14_CTL0_SSEL__MODCLK|macro|ADC14_CTL0_SSEL__MODCLK
DECL|ADC14_CTL0_SSEL__SMCLK|macro|ADC14_CTL0_SSEL__SMCLK
DECL|ADC14_CTL0_SSEL__SYSCLK|macro|ADC14_CTL0_SSEL__SYSCLK
DECL|ADC14_CTL1_BATMAP_OFS|macro|ADC14_CTL1_BATMAP_OFS
DECL|ADC14_CTL1_BATMAP|macro|ADC14_CTL1_BATMAP
DECL|ADC14_CTL1_CH0MAP_OFS|macro|ADC14_CTL1_CH0MAP_OFS
DECL|ADC14_CTL1_CH0MAP|macro|ADC14_CTL1_CH0MAP
DECL|ADC14_CTL1_CH1MAP_OFS|macro|ADC14_CTL1_CH1MAP_OFS
DECL|ADC14_CTL1_CH1MAP|macro|ADC14_CTL1_CH1MAP
DECL|ADC14_CTL1_CH2MAP_OFS|macro|ADC14_CTL1_CH2MAP_OFS
DECL|ADC14_CTL1_CH2MAP|macro|ADC14_CTL1_CH2MAP
DECL|ADC14_CTL1_CH3MAP_OFS|macro|ADC14_CTL1_CH3MAP_OFS
DECL|ADC14_CTL1_CH3MAP|macro|ADC14_CTL1_CH3MAP
DECL|ADC14_CTL1_CSTARTADD_MASK|macro|ADC14_CTL1_CSTARTADD_MASK
DECL|ADC14_CTL1_CSTARTADD_OFS|macro|ADC14_CTL1_CSTARTADD_OFS
DECL|ADC14_CTL1_DF_OFS|macro|ADC14_CTL1_DF_OFS
DECL|ADC14_CTL1_DF|macro|ADC14_CTL1_DF
DECL|ADC14_CTL1_PWRMD0|macro|ADC14_CTL1_PWRMD0
DECL|ADC14_CTL1_PWRMD1|macro|ADC14_CTL1_PWRMD1
DECL|ADC14_CTL1_PWRMD_0|macro|ADC14_CTL1_PWRMD_0
DECL|ADC14_CTL1_PWRMD_2|macro|ADC14_CTL1_PWRMD_2
DECL|ADC14_CTL1_PWRMD_MASK|macro|ADC14_CTL1_PWRMD_MASK
DECL|ADC14_CTL1_PWRMD_OFS|macro|ADC14_CTL1_PWRMD_OFS
DECL|ADC14_CTL1_REFBURST_OFS|macro|ADC14_CTL1_REFBURST_OFS
DECL|ADC14_CTL1_REFBURST|macro|ADC14_CTL1_REFBURST
DECL|ADC14_CTL1_RES0|macro|ADC14_CTL1_RES0
DECL|ADC14_CTL1_RES1|macro|ADC14_CTL1_RES1
DECL|ADC14_CTL1_RES_0|macro|ADC14_CTL1_RES_0
DECL|ADC14_CTL1_RES_1|macro|ADC14_CTL1_RES_1
DECL|ADC14_CTL1_RES_2|macro|ADC14_CTL1_RES_2
DECL|ADC14_CTL1_RES_3|macro|ADC14_CTL1_RES_3
DECL|ADC14_CTL1_RES_MASK|macro|ADC14_CTL1_RES_MASK
DECL|ADC14_CTL1_RES_OFS|macro|ADC14_CTL1_RES_OFS
DECL|ADC14_CTL1_RES__10BIT|macro|ADC14_CTL1_RES__10BIT
DECL|ADC14_CTL1_RES__12BIT|macro|ADC14_CTL1_RES__12BIT
DECL|ADC14_CTL1_RES__14BIT|macro|ADC14_CTL1_RES__14BIT
DECL|ADC14_CTL1_RES__8BIT|macro|ADC14_CTL1_RES__8BIT
DECL|ADC14_CTL1_TCMAP_OFS|macro|ADC14_CTL1_TCMAP_OFS
DECL|ADC14_CTL1_TCMAP|macro|ADC14_CTL1_TCMAP
DECL|ADC14_HI0_HI0_MASK|macro|ADC14_HI0_HI0_MASK
DECL|ADC14_HI0_HI0_OFS|macro|ADC14_HI0_HI0_OFS
DECL|ADC14_HI1_HI1_MASK|macro|ADC14_HI1_HI1_MASK
DECL|ADC14_HI1_HI1_OFS|macro|ADC14_HI1_HI1_OFS
DECL|ADC14_IER0_IE0_OFS|macro|ADC14_IER0_IE0_OFS
DECL|ADC14_IER0_IE0|macro|ADC14_IER0_IE0
DECL|ADC14_IER0_IE10_OFS|macro|ADC14_IER0_IE10_OFS
DECL|ADC14_IER0_IE10|macro|ADC14_IER0_IE10
DECL|ADC14_IER0_IE11_OFS|macro|ADC14_IER0_IE11_OFS
DECL|ADC14_IER0_IE11|macro|ADC14_IER0_IE11
DECL|ADC14_IER0_IE12_OFS|macro|ADC14_IER0_IE12_OFS
DECL|ADC14_IER0_IE12|macro|ADC14_IER0_IE12
DECL|ADC14_IER0_IE13_OFS|macro|ADC14_IER0_IE13_OFS
DECL|ADC14_IER0_IE13|macro|ADC14_IER0_IE13
DECL|ADC14_IER0_IE14_OFS|macro|ADC14_IER0_IE14_OFS
DECL|ADC14_IER0_IE14|macro|ADC14_IER0_IE14
DECL|ADC14_IER0_IE15_OFS|macro|ADC14_IER0_IE15_OFS
DECL|ADC14_IER0_IE15|macro|ADC14_IER0_IE15
DECL|ADC14_IER0_IE16_OFS|macro|ADC14_IER0_IE16_OFS
DECL|ADC14_IER0_IE16|macro|ADC14_IER0_IE16
DECL|ADC14_IER0_IE17_OFS|macro|ADC14_IER0_IE17_OFS
DECL|ADC14_IER0_IE17|macro|ADC14_IER0_IE17
DECL|ADC14_IER0_IE18_OFS|macro|ADC14_IER0_IE18_OFS
DECL|ADC14_IER0_IE18|macro|ADC14_IER0_IE18
DECL|ADC14_IER0_IE19_OFS|macro|ADC14_IER0_IE19_OFS
DECL|ADC14_IER0_IE19|macro|ADC14_IER0_IE19
DECL|ADC14_IER0_IE1_OFS|macro|ADC14_IER0_IE1_OFS
DECL|ADC14_IER0_IE1|macro|ADC14_IER0_IE1
DECL|ADC14_IER0_IE20_OFS|macro|ADC14_IER0_IE20_OFS
DECL|ADC14_IER0_IE20|macro|ADC14_IER0_IE20
DECL|ADC14_IER0_IE21_OFS|macro|ADC14_IER0_IE21_OFS
DECL|ADC14_IER0_IE21|macro|ADC14_IER0_IE21
DECL|ADC14_IER0_IE22_OFS|macro|ADC14_IER0_IE22_OFS
DECL|ADC14_IER0_IE22|macro|ADC14_IER0_IE22
DECL|ADC14_IER0_IE23_OFS|macro|ADC14_IER0_IE23_OFS
DECL|ADC14_IER0_IE23|macro|ADC14_IER0_IE23
DECL|ADC14_IER0_IE24_OFS|macro|ADC14_IER0_IE24_OFS
DECL|ADC14_IER0_IE24|macro|ADC14_IER0_IE24
DECL|ADC14_IER0_IE25_OFS|macro|ADC14_IER0_IE25_OFS
DECL|ADC14_IER0_IE25|macro|ADC14_IER0_IE25
DECL|ADC14_IER0_IE26_OFS|macro|ADC14_IER0_IE26_OFS
DECL|ADC14_IER0_IE26|macro|ADC14_IER0_IE26
DECL|ADC14_IER0_IE27_OFS|macro|ADC14_IER0_IE27_OFS
DECL|ADC14_IER0_IE27|macro|ADC14_IER0_IE27
DECL|ADC14_IER0_IE28_OFS|macro|ADC14_IER0_IE28_OFS
DECL|ADC14_IER0_IE28|macro|ADC14_IER0_IE28
DECL|ADC14_IER0_IE29_OFS|macro|ADC14_IER0_IE29_OFS
DECL|ADC14_IER0_IE29|macro|ADC14_IER0_IE29
DECL|ADC14_IER0_IE2_OFS|macro|ADC14_IER0_IE2_OFS
DECL|ADC14_IER0_IE2|macro|ADC14_IER0_IE2
DECL|ADC14_IER0_IE30_OFS|macro|ADC14_IER0_IE30_OFS
DECL|ADC14_IER0_IE30|macro|ADC14_IER0_IE30
DECL|ADC14_IER0_IE31_OFS|macro|ADC14_IER0_IE31_OFS
DECL|ADC14_IER0_IE31|macro|ADC14_IER0_IE31
DECL|ADC14_IER0_IE3_OFS|macro|ADC14_IER0_IE3_OFS
DECL|ADC14_IER0_IE3|macro|ADC14_IER0_IE3
DECL|ADC14_IER0_IE4_OFS|macro|ADC14_IER0_IE4_OFS
DECL|ADC14_IER0_IE4|macro|ADC14_IER0_IE4
DECL|ADC14_IER0_IE5_OFS|macro|ADC14_IER0_IE5_OFS
DECL|ADC14_IER0_IE5|macro|ADC14_IER0_IE5
DECL|ADC14_IER0_IE6_OFS|macro|ADC14_IER0_IE6_OFS
DECL|ADC14_IER0_IE6|macro|ADC14_IER0_IE6
DECL|ADC14_IER0_IE7_OFS|macro|ADC14_IER0_IE7_OFS
DECL|ADC14_IER0_IE7|macro|ADC14_IER0_IE7
DECL|ADC14_IER0_IE8_OFS|macro|ADC14_IER0_IE8_OFS
DECL|ADC14_IER0_IE8|macro|ADC14_IER0_IE8
DECL|ADC14_IER0_IE9_OFS|macro|ADC14_IER0_IE9_OFS
DECL|ADC14_IER0_IE9|macro|ADC14_IER0_IE9
DECL|ADC14_IER1_HIIE_OFS|macro|ADC14_IER1_HIIE_OFS
DECL|ADC14_IER1_HIIE|macro|ADC14_IER1_HIIE
DECL|ADC14_IER1_INIE_OFS|macro|ADC14_IER1_INIE_OFS
DECL|ADC14_IER1_INIE|macro|ADC14_IER1_INIE
DECL|ADC14_IER1_LOIE_OFS|macro|ADC14_IER1_LOIE_OFS
DECL|ADC14_IER1_LOIE|macro|ADC14_IER1_LOIE
DECL|ADC14_IER1_OVIE_OFS|macro|ADC14_IER1_OVIE_OFS
DECL|ADC14_IER1_OVIE|macro|ADC14_IER1_OVIE
DECL|ADC14_IER1_RDYIE_OFS|macro|ADC14_IER1_RDYIE_OFS
DECL|ADC14_IER1_RDYIE|macro|ADC14_IER1_RDYIE
DECL|ADC14_IER1_TOVIE_OFS|macro|ADC14_IER1_TOVIE_OFS
DECL|ADC14_IER1_TOVIE|macro|ADC14_IER1_TOVIE
DECL|ADC14_IFGR0_IFG0_OFS|macro|ADC14_IFGR0_IFG0_OFS
DECL|ADC14_IFGR0_IFG0|macro|ADC14_IFGR0_IFG0
DECL|ADC14_IFGR0_IFG10_OFS|macro|ADC14_IFGR0_IFG10_OFS
DECL|ADC14_IFGR0_IFG10|macro|ADC14_IFGR0_IFG10
DECL|ADC14_IFGR0_IFG11_OFS|macro|ADC14_IFGR0_IFG11_OFS
DECL|ADC14_IFGR0_IFG11|macro|ADC14_IFGR0_IFG11
DECL|ADC14_IFGR0_IFG12_OFS|macro|ADC14_IFGR0_IFG12_OFS
DECL|ADC14_IFGR0_IFG12|macro|ADC14_IFGR0_IFG12
DECL|ADC14_IFGR0_IFG13_OFS|macro|ADC14_IFGR0_IFG13_OFS
DECL|ADC14_IFGR0_IFG13|macro|ADC14_IFGR0_IFG13
DECL|ADC14_IFGR0_IFG14_OFS|macro|ADC14_IFGR0_IFG14_OFS
DECL|ADC14_IFGR0_IFG14|macro|ADC14_IFGR0_IFG14
DECL|ADC14_IFGR0_IFG15_OFS|macro|ADC14_IFGR0_IFG15_OFS
DECL|ADC14_IFGR0_IFG15|macro|ADC14_IFGR0_IFG15
DECL|ADC14_IFGR0_IFG16_OFS|macro|ADC14_IFGR0_IFG16_OFS
DECL|ADC14_IFGR0_IFG16|macro|ADC14_IFGR0_IFG16
DECL|ADC14_IFGR0_IFG17_OFS|macro|ADC14_IFGR0_IFG17_OFS
DECL|ADC14_IFGR0_IFG17|macro|ADC14_IFGR0_IFG17
DECL|ADC14_IFGR0_IFG18_OFS|macro|ADC14_IFGR0_IFG18_OFS
DECL|ADC14_IFGR0_IFG18|macro|ADC14_IFGR0_IFG18
DECL|ADC14_IFGR0_IFG19_OFS|macro|ADC14_IFGR0_IFG19_OFS
DECL|ADC14_IFGR0_IFG19|macro|ADC14_IFGR0_IFG19
DECL|ADC14_IFGR0_IFG1_OFS|macro|ADC14_IFGR0_IFG1_OFS
DECL|ADC14_IFGR0_IFG1|macro|ADC14_IFGR0_IFG1
DECL|ADC14_IFGR0_IFG20_OFS|macro|ADC14_IFGR0_IFG20_OFS
DECL|ADC14_IFGR0_IFG20|macro|ADC14_IFGR0_IFG20
DECL|ADC14_IFGR0_IFG21_OFS|macro|ADC14_IFGR0_IFG21_OFS
DECL|ADC14_IFGR0_IFG21|macro|ADC14_IFGR0_IFG21
DECL|ADC14_IFGR0_IFG22_OFS|macro|ADC14_IFGR0_IFG22_OFS
DECL|ADC14_IFGR0_IFG22|macro|ADC14_IFGR0_IFG22
DECL|ADC14_IFGR0_IFG23_OFS|macro|ADC14_IFGR0_IFG23_OFS
DECL|ADC14_IFGR0_IFG23|macro|ADC14_IFGR0_IFG23
DECL|ADC14_IFGR0_IFG24_OFS|macro|ADC14_IFGR0_IFG24_OFS
DECL|ADC14_IFGR0_IFG24|macro|ADC14_IFGR0_IFG24
DECL|ADC14_IFGR0_IFG25_OFS|macro|ADC14_IFGR0_IFG25_OFS
DECL|ADC14_IFGR0_IFG25|macro|ADC14_IFGR0_IFG25
DECL|ADC14_IFGR0_IFG26_OFS|macro|ADC14_IFGR0_IFG26_OFS
DECL|ADC14_IFGR0_IFG26|macro|ADC14_IFGR0_IFG26
DECL|ADC14_IFGR0_IFG27_OFS|macro|ADC14_IFGR0_IFG27_OFS
DECL|ADC14_IFGR0_IFG27|macro|ADC14_IFGR0_IFG27
DECL|ADC14_IFGR0_IFG28_OFS|macro|ADC14_IFGR0_IFG28_OFS
DECL|ADC14_IFGR0_IFG28|macro|ADC14_IFGR0_IFG28
DECL|ADC14_IFGR0_IFG29_OFS|macro|ADC14_IFGR0_IFG29_OFS
DECL|ADC14_IFGR0_IFG29|macro|ADC14_IFGR0_IFG29
DECL|ADC14_IFGR0_IFG2_OFS|macro|ADC14_IFGR0_IFG2_OFS
DECL|ADC14_IFGR0_IFG2|macro|ADC14_IFGR0_IFG2
DECL|ADC14_IFGR0_IFG30_OFS|macro|ADC14_IFGR0_IFG30_OFS
DECL|ADC14_IFGR0_IFG30|macro|ADC14_IFGR0_IFG30
DECL|ADC14_IFGR0_IFG31_OFS|macro|ADC14_IFGR0_IFG31_OFS
DECL|ADC14_IFGR0_IFG31|macro|ADC14_IFGR0_IFG31
DECL|ADC14_IFGR0_IFG3_OFS|macro|ADC14_IFGR0_IFG3_OFS
DECL|ADC14_IFGR0_IFG3|macro|ADC14_IFGR0_IFG3
DECL|ADC14_IFGR0_IFG4_OFS|macro|ADC14_IFGR0_IFG4_OFS
DECL|ADC14_IFGR0_IFG4|macro|ADC14_IFGR0_IFG4
DECL|ADC14_IFGR0_IFG5_OFS|macro|ADC14_IFGR0_IFG5_OFS
DECL|ADC14_IFGR0_IFG5|macro|ADC14_IFGR0_IFG5
DECL|ADC14_IFGR0_IFG6_OFS|macro|ADC14_IFGR0_IFG6_OFS
DECL|ADC14_IFGR0_IFG6|macro|ADC14_IFGR0_IFG6
DECL|ADC14_IFGR0_IFG7_OFS|macro|ADC14_IFGR0_IFG7_OFS
DECL|ADC14_IFGR0_IFG7|macro|ADC14_IFGR0_IFG7
DECL|ADC14_IFGR0_IFG8_OFS|macro|ADC14_IFGR0_IFG8_OFS
DECL|ADC14_IFGR0_IFG8|macro|ADC14_IFGR0_IFG8
DECL|ADC14_IFGR0_IFG9_OFS|macro|ADC14_IFGR0_IFG9_OFS
DECL|ADC14_IFGR0_IFG9|macro|ADC14_IFGR0_IFG9
DECL|ADC14_IFGR1_HIIFG_OFS|macro|ADC14_IFGR1_HIIFG_OFS
DECL|ADC14_IFGR1_HIIFG|macro|ADC14_IFGR1_HIIFG
DECL|ADC14_IFGR1_INIFG_OFS|macro|ADC14_IFGR1_INIFG_OFS
DECL|ADC14_IFGR1_INIFG|macro|ADC14_IFGR1_INIFG
DECL|ADC14_IFGR1_LOIFG_OFS|macro|ADC14_IFGR1_LOIFG_OFS
DECL|ADC14_IFGR1_LOIFG|macro|ADC14_IFGR1_LOIFG
DECL|ADC14_IFGR1_OVIFG_OFS|macro|ADC14_IFGR1_OVIFG_OFS
DECL|ADC14_IFGR1_OVIFG|macro|ADC14_IFGR1_OVIFG
DECL|ADC14_IFGR1_RDYIFG_OFS|macro|ADC14_IFGR1_RDYIFG_OFS
DECL|ADC14_IFGR1_RDYIFG|macro|ADC14_IFGR1_RDYIFG
DECL|ADC14_IFGR1_TOVIFG_OFS|macro|ADC14_IFGR1_TOVIFG_OFS
DECL|ADC14_IFGR1_TOVIFG|macro|ADC14_IFGR1_TOVIFG
DECL|ADC14_IRQn|enumerator|ADC14_IRQn = 24, /* 40 ADC14 Interrupt */
DECL|ADC14_LO0_LO0_MASK|macro|ADC14_LO0_LO0_MASK
DECL|ADC14_LO0_LO0_OFS|macro|ADC14_LO0_LO0_OFS
DECL|ADC14_LO1_LO1_MASK|macro|ADC14_LO1_LO1_MASK
DECL|ADC14_LO1_LO1_OFS|macro|ADC14_LO1_LO1_OFS
DECL|ADC14_MCTLN_DIF_OFS|macro|ADC14_MCTLN_DIF_OFS
DECL|ADC14_MCTLN_DIF|macro|ADC14_MCTLN_DIF
DECL|ADC14_MCTLN_EOS_OFS|macro|ADC14_MCTLN_EOS_OFS
DECL|ADC14_MCTLN_EOS|macro|ADC14_MCTLN_EOS
DECL|ADC14_MCTLN_INCH0|macro|ADC14_MCTLN_INCH0
DECL|ADC14_MCTLN_INCH1|macro|ADC14_MCTLN_INCH1
DECL|ADC14_MCTLN_INCH2|macro|ADC14_MCTLN_INCH2
DECL|ADC14_MCTLN_INCH3|macro|ADC14_MCTLN_INCH3
DECL|ADC14_MCTLN_INCH4|macro|ADC14_MCTLN_INCH4
DECL|ADC14_MCTLN_INCH_0|macro|ADC14_MCTLN_INCH_0
DECL|ADC14_MCTLN_INCH_10|macro|ADC14_MCTLN_INCH_10
DECL|ADC14_MCTLN_INCH_11|macro|ADC14_MCTLN_INCH_11
DECL|ADC14_MCTLN_INCH_12|macro|ADC14_MCTLN_INCH_12
DECL|ADC14_MCTLN_INCH_13|macro|ADC14_MCTLN_INCH_13
DECL|ADC14_MCTLN_INCH_14|macro|ADC14_MCTLN_INCH_14
DECL|ADC14_MCTLN_INCH_15|macro|ADC14_MCTLN_INCH_15
DECL|ADC14_MCTLN_INCH_16|macro|ADC14_MCTLN_INCH_16
DECL|ADC14_MCTLN_INCH_17|macro|ADC14_MCTLN_INCH_17
DECL|ADC14_MCTLN_INCH_18|macro|ADC14_MCTLN_INCH_18
DECL|ADC14_MCTLN_INCH_19|macro|ADC14_MCTLN_INCH_19
DECL|ADC14_MCTLN_INCH_1|macro|ADC14_MCTLN_INCH_1
DECL|ADC14_MCTLN_INCH_20|macro|ADC14_MCTLN_INCH_20
DECL|ADC14_MCTLN_INCH_21|macro|ADC14_MCTLN_INCH_21
DECL|ADC14_MCTLN_INCH_22|macro|ADC14_MCTLN_INCH_22
DECL|ADC14_MCTLN_INCH_23|macro|ADC14_MCTLN_INCH_23
DECL|ADC14_MCTLN_INCH_24|macro|ADC14_MCTLN_INCH_24
DECL|ADC14_MCTLN_INCH_25|macro|ADC14_MCTLN_INCH_25
DECL|ADC14_MCTLN_INCH_26|macro|ADC14_MCTLN_INCH_26
DECL|ADC14_MCTLN_INCH_27|macro|ADC14_MCTLN_INCH_27
DECL|ADC14_MCTLN_INCH_28|macro|ADC14_MCTLN_INCH_28
DECL|ADC14_MCTLN_INCH_29|macro|ADC14_MCTLN_INCH_29
DECL|ADC14_MCTLN_INCH_2|macro|ADC14_MCTLN_INCH_2
DECL|ADC14_MCTLN_INCH_30|macro|ADC14_MCTLN_INCH_30
DECL|ADC14_MCTLN_INCH_31|macro|ADC14_MCTLN_INCH_31
DECL|ADC14_MCTLN_INCH_3|macro|ADC14_MCTLN_INCH_3
DECL|ADC14_MCTLN_INCH_4|macro|ADC14_MCTLN_INCH_4
DECL|ADC14_MCTLN_INCH_5|macro|ADC14_MCTLN_INCH_5
DECL|ADC14_MCTLN_INCH_6|macro|ADC14_MCTLN_INCH_6
DECL|ADC14_MCTLN_INCH_7|macro|ADC14_MCTLN_INCH_7
DECL|ADC14_MCTLN_INCH_8|macro|ADC14_MCTLN_INCH_8
DECL|ADC14_MCTLN_INCH_9|macro|ADC14_MCTLN_INCH_9
DECL|ADC14_MCTLN_INCH_MASK|macro|ADC14_MCTLN_INCH_MASK
DECL|ADC14_MCTLN_INCH_OFS|macro|ADC14_MCTLN_INCH_OFS
DECL|ADC14_MCTLN_VRSEL0|macro|ADC14_MCTLN_VRSEL0
DECL|ADC14_MCTLN_VRSEL1|macro|ADC14_MCTLN_VRSEL1
DECL|ADC14_MCTLN_VRSEL2|macro|ADC14_MCTLN_VRSEL2
DECL|ADC14_MCTLN_VRSEL3|macro|ADC14_MCTLN_VRSEL3
DECL|ADC14_MCTLN_VRSEL_0|macro|ADC14_MCTLN_VRSEL_0
DECL|ADC14_MCTLN_VRSEL_14|macro|ADC14_MCTLN_VRSEL_14
DECL|ADC14_MCTLN_VRSEL_15|macro|ADC14_MCTLN_VRSEL_15
DECL|ADC14_MCTLN_VRSEL_1|macro|ADC14_MCTLN_VRSEL_1
DECL|ADC14_MCTLN_VRSEL_MASK|macro|ADC14_MCTLN_VRSEL_MASK
DECL|ADC14_MCTLN_VRSEL_OFS|macro|ADC14_MCTLN_VRSEL_OFS
DECL|ADC14_MCTLN_WINCTH_OFS|macro|ADC14_MCTLN_WINCTH_OFS
DECL|ADC14_MCTLN_WINCTH|macro|ADC14_MCTLN_WINCTH
DECL|ADC14_MCTLN_WINC_OFS|macro|ADC14_MCTLN_WINC_OFS
DECL|ADC14_MCTLN_WINC|macro|ADC14_MCTLN_WINC
DECL|ADC14_MEMN_CONVRES_MASK|macro|ADC14_MEMN_CONVRES_MASK
DECL|ADC14_MEMN_CONVRES_OFS|macro|ADC14_MEMN_CONVRES_OFS
DECL|ADC14_REF1P2V_TS30C|member|__I uint32_t ADC14_REF1P2V_TS30C; /*!< ADC14 1.2V Reference Temp. Sensor 30C */
DECL|ADC14_REF1P2V_TS85C|member|__I uint32_t ADC14_REF1P2V_TS85C; /*!< ADC14 1.2V Reference Temp. Sensor 85C */
DECL|ADC14_REF1P45V_TS30C|member|__I uint32_t ADC14_REF1P45V_TS30C; /*!< ADC14 1.45V Reference Temp. Sensor 30C */
DECL|ADC14_REF1P45V_TS85C|member|__I uint32_t ADC14_REF1P45V_TS85C; /*!< ADC14 1.45V Reference Temp. Sensor 85C */
DECL|ADC14_REF2P5V_TS30C|member|__I uint32_t ADC14_REF2P5V_TS30C; /*!< ADC14 2.5V Reference Temp. Sensor 30C */
DECL|ADC14_REF2P5V_TS85C|member|__I uint32_t ADC14_REF2P5V_TS85C; /*!< ADC14 2.5V Reference Temp. Sensor 85C */
DECL|ADC14_Type|typedef|} ADC14_Type;
DECL|ADC14|macro|ADC14
DECL|ADC_GAIN_FACTOR|member|__I uint32_t ADC_GAIN_FACTOR; /*!< ADC Gain Factor */
DECL|ADC_OFFSET|member|__I uint32_t ADC_OFFSET; /*!< ADC Offset */
DECL|ADDMASK|member|__IO uint16_t ADDMASK; /*!< eUSCI_Bx I2C Address Mask Register */
DECL|ADDRX|member|__I uint16_t ADDRX; /*!< eUSCI_Bx I2C Received Address Register */
DECL|ADOWDAY|member|__IO uint16_t ADOWDAY; /*!< RTCADOWDAY - Hexadecimal Format */
DECL|ADOWDAY|member|__IO uint16_t ADOWDAY; /*!< Real-Time Clock Day of Week, Day of Month Alarm - BCD Format */
DECL|AES256_BASE|macro|AES256_BASE
DECL|AES256_CTL0_CM0|macro|AES256_CTL0_CM0
DECL|AES256_CTL0_CM1|macro|AES256_CTL0_CM1
DECL|AES256_CTL0_CMEN_OFS|macro|AES256_CTL0_CMEN_OFS
DECL|AES256_CTL0_CMEN|macro|AES256_CTL0_CMEN
DECL|AES256_CTL0_CM_0|macro|AES256_CTL0_CM_0
DECL|AES256_CTL0_CM_1|macro|AES256_CTL0_CM_1
DECL|AES256_CTL0_CM_2|macro|AES256_CTL0_CM_2
DECL|AES256_CTL0_CM_3|macro|AES256_CTL0_CM_3
DECL|AES256_CTL0_CM_MASK|macro|AES256_CTL0_CM_MASK
DECL|AES256_CTL0_CM_OFS|macro|AES256_CTL0_CM_OFS
DECL|AES256_CTL0_CM__CBC|macro|AES256_CTL0_CM__CBC
DECL|AES256_CTL0_CM__CFB|macro|AES256_CTL0_CM__CFB
DECL|AES256_CTL0_CM__ECB|macro|AES256_CTL0_CM__ECB
DECL|AES256_CTL0_CM__OFB|macro|AES256_CTL0_CM__OFB
DECL|AES256_CTL0_ERRFG_OFS|macro|AES256_CTL0_ERRFG_OFS
DECL|AES256_CTL0_ERRFG|macro|AES256_CTL0_ERRFG
DECL|AES256_CTL0_KL0|macro|AES256_CTL0_KL0
DECL|AES256_CTL0_KL1|macro|AES256_CTL0_KL1
DECL|AES256_CTL0_KL_0|macro|AES256_CTL0_KL_0
DECL|AES256_CTL0_KL_1|macro|AES256_CTL0_KL_1
DECL|AES256_CTL0_KL_2|macro|AES256_CTL0_KL_2
DECL|AES256_CTL0_KL_MASK|macro|AES256_CTL0_KL_MASK
DECL|AES256_CTL0_KL_OFS|macro|AES256_CTL0_KL_OFS
DECL|AES256_CTL0_KL__128BIT|macro|AES256_CTL0_KL__128BIT
DECL|AES256_CTL0_KL__192BIT|macro|AES256_CTL0_KL__192BIT
DECL|AES256_CTL0_KL__256BIT|macro|AES256_CTL0_KL__256BIT
DECL|AES256_CTL0_OP0|macro|AES256_CTL0_OP0
DECL|AES256_CTL0_OP1|macro|AES256_CTL0_OP1
DECL|AES256_CTL0_OP_0|macro|AES256_CTL0_OP_0
DECL|AES256_CTL0_OP_1|macro|AES256_CTL0_OP_1
DECL|AES256_CTL0_OP_2|macro|AES256_CTL0_OP_2
DECL|AES256_CTL0_OP_3|macro|AES256_CTL0_OP_3
DECL|AES256_CTL0_OP_MASK|macro|AES256_CTL0_OP_MASK
DECL|AES256_CTL0_OP_OFS|macro|AES256_CTL0_OP_OFS
DECL|AES256_CTL0_RDYIE_OFS|macro|AES256_CTL0_RDYIE_OFS
DECL|AES256_CTL0_RDYIE|macro|AES256_CTL0_RDYIE
DECL|AES256_CTL0_RDYIFG_OFS|macro|AES256_CTL0_RDYIFG_OFS
DECL|AES256_CTL0_RDYIFG|macro|AES256_CTL0_RDYIFG
DECL|AES256_CTL0_SWRST_OFS|macro|AES256_CTL0_SWRST_OFS
DECL|AES256_CTL0_SWRST|macro|AES256_CTL0_SWRST
DECL|AES256_CTL1_BLKCNT0|macro|AES256_CTL1_BLKCNT0
DECL|AES256_CTL1_BLKCNT1|macro|AES256_CTL1_BLKCNT1
DECL|AES256_CTL1_BLKCNT2|macro|AES256_CTL1_BLKCNT2
DECL|AES256_CTL1_BLKCNT3|macro|AES256_CTL1_BLKCNT3
DECL|AES256_CTL1_BLKCNT4|macro|AES256_CTL1_BLKCNT4
DECL|AES256_CTL1_BLKCNT5|macro|AES256_CTL1_BLKCNT5
DECL|AES256_CTL1_BLKCNT6|macro|AES256_CTL1_BLKCNT6
DECL|AES256_CTL1_BLKCNT7|macro|AES256_CTL1_BLKCNT7
DECL|AES256_CTL1_BLKCNT_MASK|macro|AES256_CTL1_BLKCNT_MASK
DECL|AES256_CTL1_BLKCNT_OFS|macro|AES256_CTL1_BLKCNT_OFS
DECL|AES256_DIN_DIN00|macro|AES256_DIN_DIN00
DECL|AES256_DIN_DIN01|macro|AES256_DIN_DIN01
DECL|AES256_DIN_DIN02|macro|AES256_DIN_DIN02
DECL|AES256_DIN_DIN03|macro|AES256_DIN_DIN03
DECL|AES256_DIN_DIN04|macro|AES256_DIN_DIN04
DECL|AES256_DIN_DIN05|macro|AES256_DIN_DIN05
DECL|AES256_DIN_DIN06|macro|AES256_DIN_DIN06
DECL|AES256_DIN_DIN07|macro|AES256_DIN_DIN07
DECL|AES256_DIN_DIN0_MASK|macro|AES256_DIN_DIN0_MASK
DECL|AES256_DIN_DIN0_OFS|macro|AES256_DIN_DIN0_OFS
DECL|AES256_DIN_DIN10|macro|AES256_DIN_DIN10
DECL|AES256_DIN_DIN11|macro|AES256_DIN_DIN11
DECL|AES256_DIN_DIN12|macro|AES256_DIN_DIN12
DECL|AES256_DIN_DIN13|macro|AES256_DIN_DIN13
DECL|AES256_DIN_DIN14|macro|AES256_DIN_DIN14
DECL|AES256_DIN_DIN15|macro|AES256_DIN_DIN15
DECL|AES256_DIN_DIN16|macro|AES256_DIN_DIN16
DECL|AES256_DIN_DIN17|macro|AES256_DIN_DIN17
DECL|AES256_DIN_DIN1_MASK|macro|AES256_DIN_DIN1_MASK
DECL|AES256_DIN_DIN1_OFS|macro|AES256_DIN_DIN1_OFS
DECL|AES256_DOUT_DOUT00|macro|AES256_DOUT_DOUT00
DECL|AES256_DOUT_DOUT01|macro|AES256_DOUT_DOUT01
DECL|AES256_DOUT_DOUT02|macro|AES256_DOUT_DOUT02
DECL|AES256_DOUT_DOUT03|macro|AES256_DOUT_DOUT03
DECL|AES256_DOUT_DOUT04|macro|AES256_DOUT_DOUT04
DECL|AES256_DOUT_DOUT05|macro|AES256_DOUT_DOUT05
DECL|AES256_DOUT_DOUT06|macro|AES256_DOUT_DOUT06
DECL|AES256_DOUT_DOUT07|macro|AES256_DOUT_DOUT07
DECL|AES256_DOUT_DOUT0_MASK|macro|AES256_DOUT_DOUT0_MASK
DECL|AES256_DOUT_DOUT0_OFS|macro|AES256_DOUT_DOUT0_OFS
DECL|AES256_DOUT_DOUT10|macro|AES256_DOUT_DOUT10
DECL|AES256_DOUT_DOUT11|macro|AES256_DOUT_DOUT11
DECL|AES256_DOUT_DOUT12|macro|AES256_DOUT_DOUT12
DECL|AES256_DOUT_DOUT13|macro|AES256_DOUT_DOUT13
DECL|AES256_DOUT_DOUT14|macro|AES256_DOUT_DOUT14
DECL|AES256_DOUT_DOUT15|macro|AES256_DOUT_DOUT15
DECL|AES256_DOUT_DOUT16|macro|AES256_DOUT_DOUT16
DECL|AES256_DOUT_DOUT17|macro|AES256_DOUT_DOUT17
DECL|AES256_DOUT_DOUT1_MASK|macro|AES256_DOUT_DOUT1_MASK
DECL|AES256_DOUT_DOUT1_OFS|macro|AES256_DOUT_DOUT1_OFS
DECL|AES256_IRQn|enumerator|AES256_IRQn = 28, /* 44 AES256 Interrupt */
DECL|AES256_KEY_KEY00|macro|AES256_KEY_KEY00
DECL|AES256_KEY_KEY01|macro|AES256_KEY_KEY01
DECL|AES256_KEY_KEY02|macro|AES256_KEY_KEY02
DECL|AES256_KEY_KEY03|macro|AES256_KEY_KEY03
DECL|AES256_KEY_KEY04|macro|AES256_KEY_KEY04
DECL|AES256_KEY_KEY05|macro|AES256_KEY_KEY05
DECL|AES256_KEY_KEY06|macro|AES256_KEY_KEY06
DECL|AES256_KEY_KEY07|macro|AES256_KEY_KEY07
DECL|AES256_KEY_KEY0_MASK|macro|AES256_KEY_KEY0_MASK
DECL|AES256_KEY_KEY0_OFS|macro|AES256_KEY_KEY0_OFS
DECL|AES256_KEY_KEY10|macro|AES256_KEY_KEY10
DECL|AES256_KEY_KEY11|macro|AES256_KEY_KEY11
DECL|AES256_KEY_KEY12|macro|AES256_KEY_KEY12
DECL|AES256_KEY_KEY13|macro|AES256_KEY_KEY13
DECL|AES256_KEY_KEY14|macro|AES256_KEY_KEY14
DECL|AES256_KEY_KEY15|macro|AES256_KEY_KEY15
DECL|AES256_KEY_KEY16|macro|AES256_KEY_KEY16
DECL|AES256_KEY_KEY17|macro|AES256_KEY_KEY17
DECL|AES256_KEY_KEY1_MASK|macro|AES256_KEY_KEY1_MASK
DECL|AES256_KEY_KEY1_OFS|macro|AES256_KEY_KEY1_OFS
DECL|AES256_STAT_BUSY_OFS|macro|AES256_STAT_BUSY_OFS
DECL|AES256_STAT_BUSY|macro|AES256_STAT_BUSY
DECL|AES256_STAT_DINCNT0|macro|AES256_STAT_DINCNT0
DECL|AES256_STAT_DINCNT1|macro|AES256_STAT_DINCNT1
DECL|AES256_STAT_DINCNT2|macro|AES256_STAT_DINCNT2
DECL|AES256_STAT_DINCNT3|macro|AES256_STAT_DINCNT3
DECL|AES256_STAT_DINCNT_MASK|macro|AES256_STAT_DINCNT_MASK
DECL|AES256_STAT_DINCNT_OFS|macro|AES256_STAT_DINCNT_OFS
DECL|AES256_STAT_DINWR_OFS|macro|AES256_STAT_DINWR_OFS
DECL|AES256_STAT_DINWR|macro|AES256_STAT_DINWR
DECL|AES256_STAT_DOUTCNT0|macro|AES256_STAT_DOUTCNT0
DECL|AES256_STAT_DOUTCNT1|macro|AES256_STAT_DOUTCNT1
DECL|AES256_STAT_DOUTCNT2|macro|AES256_STAT_DOUTCNT2
DECL|AES256_STAT_DOUTCNT3|macro|AES256_STAT_DOUTCNT3
DECL|AES256_STAT_DOUTCNT_MASK|macro|AES256_STAT_DOUTCNT_MASK
DECL|AES256_STAT_DOUTCNT_OFS|macro|AES256_STAT_DOUTCNT_OFS
DECL|AES256_STAT_DOUTRD_OFS|macro|AES256_STAT_DOUTRD_OFS
DECL|AES256_STAT_DOUTRD|macro|AES256_STAT_DOUTRD
DECL|AES256_STAT_KEYCNT0|macro|AES256_STAT_KEYCNT0
DECL|AES256_STAT_KEYCNT1|macro|AES256_STAT_KEYCNT1
DECL|AES256_STAT_KEYCNT2|macro|AES256_STAT_KEYCNT2
DECL|AES256_STAT_KEYCNT3|macro|AES256_STAT_KEYCNT3
DECL|AES256_STAT_KEYCNT_MASK|macro|AES256_STAT_KEYCNT_MASK
DECL|AES256_STAT_KEYCNT_OFS|macro|AES256_STAT_KEYCNT_OFS
DECL|AES256_STAT_KEYWR_OFS|macro|AES256_STAT_KEYWR_OFS
DECL|AES256_STAT_KEYWR|macro|AES256_STAT_KEYWR
DECL|AES256_Type|typedef|} AES256_Type;
DECL|AES256_XDIN_XDIN00|macro|AES256_XDIN_XDIN00
DECL|AES256_XDIN_XDIN01|macro|AES256_XDIN_XDIN01
DECL|AES256_XDIN_XDIN02|macro|AES256_XDIN_XDIN02
DECL|AES256_XDIN_XDIN03|macro|AES256_XDIN_XDIN03
DECL|AES256_XDIN_XDIN04|macro|AES256_XDIN_XDIN04
DECL|AES256_XDIN_XDIN05|macro|AES256_XDIN_XDIN05
DECL|AES256_XDIN_XDIN06|macro|AES256_XDIN_XDIN06
DECL|AES256_XDIN_XDIN07|macro|AES256_XDIN_XDIN07
DECL|AES256_XDIN_XDIN0_MASK|macro|AES256_XDIN_XDIN0_MASK
DECL|AES256_XDIN_XDIN0_OFS|macro|AES256_XDIN_XDIN0_OFS
DECL|AES256_XDIN_XDIN10|macro|AES256_XDIN_XDIN10
DECL|AES256_XDIN_XDIN11|macro|AES256_XDIN_XDIN11
DECL|AES256_XDIN_XDIN12|macro|AES256_XDIN_XDIN12
DECL|AES256_XDIN_XDIN13|macro|AES256_XDIN_XDIN13
DECL|AES256_XDIN_XDIN14|macro|AES256_XDIN_XDIN14
DECL|AES256_XDIN_XDIN15|macro|AES256_XDIN_XDIN15
DECL|AES256_XDIN_XDIN16|macro|AES256_XDIN_XDIN16
DECL|AES256_XDIN_XDIN17|macro|AES256_XDIN_XDIN17
DECL|AES256_XDIN_XDIN1_MASK|macro|AES256_XDIN_XDIN1_MASK
DECL|AES256_XDIN_XDIN1_OFS|macro|AES256_XDIN_XDIN1_OFS
DECL|AES256_XIN_XIN00|macro|AES256_XIN_XIN00
DECL|AES256_XIN_XIN01|macro|AES256_XIN_XIN01
DECL|AES256_XIN_XIN02|macro|AES256_XIN_XIN02
DECL|AES256_XIN_XIN03|macro|AES256_XIN_XIN03
DECL|AES256_XIN_XIN04|macro|AES256_XIN_XIN04
DECL|AES256_XIN_XIN05|macro|AES256_XIN_XIN05
DECL|AES256_XIN_XIN06|macro|AES256_XIN_XIN06
DECL|AES256_XIN_XIN07|macro|AES256_XIN_XIN07
DECL|AES256_XIN_XIN0_MASK|macro|AES256_XIN_XIN0_MASK
DECL|AES256_XIN_XIN0_OFS|macro|AES256_XIN_XIN0_OFS
DECL|AES256_XIN_XIN10|macro|AES256_XIN_XIN10
DECL|AES256_XIN_XIN11|macro|AES256_XIN_XIN11
DECL|AES256_XIN_XIN12|macro|AES256_XIN_XIN12
DECL|AES256_XIN_XIN13|macro|AES256_XIN_XIN13
DECL|AES256_XIN_XIN14|macro|AES256_XIN_XIN14
DECL|AES256_XIN_XIN15|macro|AES256_XIN_XIN15
DECL|AES256_XIN_XIN16|macro|AES256_XIN_XIN16
DECL|AES256_XIN_XIN17|macro|AES256_XIN_XIN17
DECL|AES256_XIN_XIN1_MASK|macro|AES256_XIN_XIN1_MASK
DECL|AES256_XIN_XIN1_OFS|macro|AES256_XIN_XIN1_OFS
DECL|AES256|macro|AES256
DECL|ALTBASE|member|__I uint32_t ALTBASE; /*!< Channel Alternate Control Data Base Pointer Register */
DECL|ALTCLR|member|__O uint32_t ALTCLR; /*!< Channel Primary-Alternate Clear Register */
DECL|ALTSET|member|__IO uint32_t ALTSET; /*!< Channel Primary-Alternate Set Register */
DECL|AMINHR|member|__IO uint16_t AMINHR; /*!< RTCMINHR - Hexadecimal Format */
DECL|AMINHR|member|__IO uint16_t AMINHR; /*!< Real-Time Clock Minutes, Hour Alarm - BCD Format */
DECL|BANK0_INFO_WEPROT|member|__IO uint32_t BANK0_INFO_WEPROT; /*!< Information Memory Bank0 Write/Erase Protection Register */
DECL|BANK0_MAIN_WEPROT|member|__IO uint32_t BANK0_MAIN_WEPROT; /*!< Main Memory Bank0 Write/Erase Protection Register */
DECL|BANK0_RDCTL|member|__IO uint32_t BANK0_RDCTL; /*!< Bank0 Read Control Register */
DECL|BANK1_INFO_WEPROT|member|__IO uint32_t BANK1_INFO_WEPROT; /*!< Information Memory Bank1 Write/Erase Protection Register */
DECL|BANK1_MAIN_WEPROT|member|__IO uint32_t BANK1_MAIN_WEPROT; /*!< Main Memory Bank1 Write/Erase Protection Register */
DECL|BANK1_RDCTL|member|__IO uint32_t BANK1_RDCTL; /*!< Bank1 Read Control Register */
DECL|BCD2BIN|member|__IO uint16_t BCD2BIN; /*!< BCD-to-Binary Conversion Register */
DECL|BCREV|member|__I uint32_t BCREV; /*!< Boot Code Revision */
DECL|BGLOAD|member|__IO uint32_t BGLOAD; /*!< Timer Background Load Register */
DECL|BIN2BCD|member|__IO uint16_t BIN2BCD; /*!< Binary-to-BCD Conversion Register */
DECL|BIT0|macro|BIT0
DECL|BIT1|macro|BIT1
DECL|BIT2|macro|BIT2
DECL|BIT3|macro|BIT3
DECL|BIT4|macro|BIT4
DECL|BIT5|macro|BIT5
DECL|BIT6|macro|BIT6
DECL|BIT7|macro|BIT7
DECL|BIT8|macro|BIT8
DECL|BIT9|macro|BIT9
DECL|BITA|macro|BITA
DECL|BITBAND_PERI_BASE|macro|BITBAND_PERI_BASE
DECL|BITBAND_PERI|macro|BITBAND_PERI
DECL|BITBAND_SRAM_BASE|macro|BITBAND_SRAM_BASE
DECL|BITBAND_SRAM|macro|BITBAND_SRAM
DECL|BITB|macro|BITB
DECL|BITC|macro|BITC
DECL|BITD|macro|BITD
DECL|BITE|macro|BITE
DECL|BITF|macro|BITF
DECL|BIT|macro|BIT
DECL|BMRK_CMP|member|__IO uint32_t BMRK_CMP; /*!< Benchmark Count Compare Register */
DECL|BMRK_CTLSTAT|member|__IO uint32_t BMRK_CTLSTAT; /*!< Benchmark Control and Status Register */
DECL|BMRK_DREAD|member|__IO uint32_t BMRK_DREAD; /*!< Benchmark Data Read Count Register */
DECL|BMRK_IFETCH|member|__IO uint32_t BMRK_IFETCH; /*!< Benchmark Instruction Fetch Count Register */
DECL|BOOTOVER_ACK|member|__IO uint32_t BOOTOVER_ACK; /*!< Boot Override Acknowledge Register */
DECL|BOOTOVER_REQ|member|__IO uint32_t BOOTOVER_REQ[2]; /*!< Boot Override Request Register */
DECL|BRW|member|__IO uint16_t BRW; /*!< eUSCI_Ax Baud Rate Control Word Register */
DECL|BRW|member|__IO uint16_t BRW; /*!< eUSCI_Ax Bit Rate Control Register 1 */
DECL|BRW|member|__IO uint16_t BRW; /*!< eUSCI_Bx Baud Rate Control Word Register */
DECL|BRW|member|__IO uint16_t BRW; /*!< eUSCI_Bx Bit Rate Control Register 1 */
DECL|BSL_ACK|member|__IO uint32_t BSL_ACK; /*!< Acknowledgment for the BSL Configuration Command */
DECL|BSL_API_TABLE_ADDR|macro|BSL_API_TABLE_ADDR
DECL|BSL_AUTO_INTERFACE|macro|BSL_AUTO_INTERFACE
DECL|BSL_CFG_LEN|member|__I uint32_t BSL_CFG_LEN; /*!< BSL Configuration Length */
DECL|BSL_CFG_TAG|member|__I uint32_t BSL_CFG_TAG; /*!< BSL Configuration Tag */
DECL|BSL_CONFIG_HW_INVOKE_PIN0|macro|BSL_CONFIG_HW_INVOKE_PIN0
DECL|BSL_CONFIG_HW_INVOKE_PIN1|macro|BSL_CONFIG_HW_INVOKE_PIN1
DECL|BSL_CONFIG_HW_INVOKE_PIN2|macro|BSL_CONFIG_HW_INVOKE_PIN2
DECL|BSL_CONFIG_HW_INVOKE_PIN3|macro|BSL_CONFIG_HW_INVOKE_PIN3
DECL|BSL_CONFIG_HW_INVOKE_PIN4|macro|BSL_CONFIG_HW_INVOKE_PIN4
DECL|BSL_CONFIG_HW_INVOKE_PIN5|macro|BSL_CONFIG_HW_INVOKE_PIN5
DECL|BSL_CONFIG_HW_INVOKE_PIN6|macro|BSL_CONFIG_HW_INVOKE_PIN6
DECL|BSL_CONFIG_HW_INVOKE_PIN7|macro|BSL_CONFIG_HW_INVOKE_PIN7
DECL|BSL_CONFIG_HW_INVOKE_PIN_HIGH|macro|BSL_CONFIG_HW_INVOKE_PIN_HIGH
DECL|BSL_CONFIG_HW_INVOKE_PIN_LOW|macro|BSL_CONFIG_HW_INVOKE_PIN_LOW
DECL|BSL_CONFIG_HW_INVOKE_PORT1|macro|BSL_CONFIG_HW_INVOKE_PORT1
DECL|BSL_CONFIG_HW_INVOKE_PORT2|macro|BSL_CONFIG_HW_INVOKE_PORT2
DECL|BSL_CONFIG_HW_INVOKE_PORT3|macro|BSL_CONFIG_HW_INVOKE_PORT3
DECL|BSL_CONFIG_HW_INVOKE|macro|BSL_CONFIG_HW_INVOKE
DECL|BSL_CONFIG_I2C_ADD_OFFSET|macro|BSL_CONFIG_I2C_ADD_OFFSET
DECL|BSL_CONFIG_INTERFACE_AUTO|macro|BSL_CONFIG_INTERFACE_AUTO
DECL|BSL_CONFIG_INTERFACE_I2C|macro|BSL_CONFIG_INTERFACE_I2C
DECL|BSL_CONFIG_INTERFACE_SPI|macro|BSL_CONFIG_INTERFACE_SPI
DECL|BSL_CONFIG_INTERFACE_UART|macro|BSL_CONFIG_INTERFACE_UART
DECL|BSL_DEFAULT_PARAM|macro|BSL_DEFAULT_PARAM
DECL|BSL_ENABLE|member|__IO uint32_t BSL_ENABLE; /*!< BSL Enable. */
DECL|BSL_ENTRY_FUNCTION|macro|BSL_ENTRY_FUNCTION
DECL|BSL_I2C_INTERFACE|macro|BSL_I2C_INTERFACE
DECL|BSL_INVOKE|macro|BSL_INVOKE
DECL|BSL_PARAMETERS|member|__IO uint32_t BSL_PARAMETERS; /*!< BSL hardware invoke conifguration field. */
DECL|BSL_PERIPHIF_SEL|member|__I uint32_t BSL_PERIPHIF_SEL; /*!< BSL Peripheral Interface Selection */
DECL|BSL_PORTIF_CFG_I2C|member|__I uint32_t BSL_PORTIF_CFG_I2C; /*!< BSL Port Interface Configuration for I2C */
DECL|BSL_PORTIF_CFG_SPI|member|__I uint32_t BSL_PORTIF_CFG_SPI; /*!< BSL Port Interface Configuration for SPI */
DECL|BSL_PORTIF_CFG_UART|member|__I uint32_t BSL_PORTIF_CFG_UART; /*!< BSL Port Interface Configuration for UART */
DECL|BSL_SPI_INTERFACE|macro|BSL_SPI_INTERFACE
DECL|BSL_START_ADDRESS|member|__IO uint32_t BSL_START_ADDRESS; /*!< Contains the pointer to the BSL function. */
DECL|BSL_UART_INTERFACE|macro|BSL_UART_INTERFACE
DECL|BURSTPRG_TIMCTL|member|__I uint32_t BURSTPRG_TIMCTL; /*!< Burst Program Timing Control Register */
DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11, /* 5 Bus Fault Interrupt */
DECL|CAPTIO0_BASE|macro|CAPTIO0_BASE
DECL|CAPTIO0|macro|CAPTIO0
DECL|CAPTIO1_BASE|macro|CAPTIO1_BASE
DECL|CAPTIO1|macro|CAPTIO1
DECL|CAPTIO_CTL_EN_OFS|macro|CAPTIO_CTL_EN_OFS
DECL|CAPTIO_CTL_EN|macro|CAPTIO_CTL_EN
DECL|CAPTIO_CTL_PISEL0|macro|CAPTIO_CTL_PISEL0
DECL|CAPTIO_CTL_PISEL1|macro|CAPTIO_CTL_PISEL1
DECL|CAPTIO_CTL_PISEL2|macro|CAPTIO_CTL_PISEL2
DECL|CAPTIO_CTL_PISEL_0|macro|CAPTIO_CTL_PISEL_0
DECL|CAPTIO_CTL_PISEL_1|macro|CAPTIO_CTL_PISEL_1
DECL|CAPTIO_CTL_PISEL_2|macro|CAPTIO_CTL_PISEL_2
DECL|CAPTIO_CTL_PISEL_3|macro|CAPTIO_CTL_PISEL_3
DECL|CAPTIO_CTL_PISEL_4|macro|CAPTIO_CTL_PISEL_4
DECL|CAPTIO_CTL_PISEL_5|macro|CAPTIO_CTL_PISEL_5
DECL|CAPTIO_CTL_PISEL_6|macro|CAPTIO_CTL_PISEL_6
DECL|CAPTIO_CTL_PISEL_7|macro|CAPTIO_CTL_PISEL_7
DECL|CAPTIO_CTL_PISEL_MASK|macro|CAPTIO_CTL_PISEL_MASK
DECL|CAPTIO_CTL_PISEL_OFS|macro|CAPTIO_CTL_PISEL_OFS
DECL|CAPTIO_CTL_POSEL0|macro|CAPTIO_CTL_POSEL0
DECL|CAPTIO_CTL_POSEL1|macro|CAPTIO_CTL_POSEL1
DECL|CAPTIO_CTL_POSEL2|macro|CAPTIO_CTL_POSEL2
DECL|CAPTIO_CTL_POSEL3|macro|CAPTIO_CTL_POSEL3
DECL|CAPTIO_CTL_POSEL_0|macro|CAPTIO_CTL_POSEL_0
DECL|CAPTIO_CTL_POSEL_10|macro|CAPTIO_CTL_POSEL_10
DECL|CAPTIO_CTL_POSEL_11|macro|CAPTIO_CTL_POSEL_11
DECL|CAPTIO_CTL_POSEL_12|macro|CAPTIO_CTL_POSEL_12
DECL|CAPTIO_CTL_POSEL_13|macro|CAPTIO_CTL_POSEL_13
DECL|CAPTIO_CTL_POSEL_14|macro|CAPTIO_CTL_POSEL_14
DECL|CAPTIO_CTL_POSEL_15|macro|CAPTIO_CTL_POSEL_15
DECL|CAPTIO_CTL_POSEL_1|macro|CAPTIO_CTL_POSEL_1
DECL|CAPTIO_CTL_POSEL_2|macro|CAPTIO_CTL_POSEL_2
DECL|CAPTIO_CTL_POSEL_3|macro|CAPTIO_CTL_POSEL_3
DECL|CAPTIO_CTL_POSEL_4|macro|CAPTIO_CTL_POSEL_4
DECL|CAPTIO_CTL_POSEL_5|macro|CAPTIO_CTL_POSEL_5
DECL|CAPTIO_CTL_POSEL_6|macro|CAPTIO_CTL_POSEL_6
DECL|CAPTIO_CTL_POSEL_7|macro|CAPTIO_CTL_POSEL_7
DECL|CAPTIO_CTL_POSEL_8|macro|CAPTIO_CTL_POSEL_8
DECL|CAPTIO_CTL_POSEL_9|macro|CAPTIO_CTL_POSEL_9
DECL|CAPTIO_CTL_POSEL_MASK|macro|CAPTIO_CTL_POSEL_MASK
DECL|CAPTIO_CTL_POSEL_OFS|macro|CAPTIO_CTL_POSEL_OFS
DECL|CAPTIO_CTL_POSEL__P10|macro|CAPTIO_CTL_POSEL__P10
DECL|CAPTIO_CTL_POSEL__P11|macro|CAPTIO_CTL_POSEL__P11
DECL|CAPTIO_CTL_POSEL__P12|macro|CAPTIO_CTL_POSEL__P12
DECL|CAPTIO_CTL_POSEL__P13|macro|CAPTIO_CTL_POSEL__P13
DECL|CAPTIO_CTL_POSEL__P14|macro|CAPTIO_CTL_POSEL__P14
DECL|CAPTIO_CTL_POSEL__P15|macro|CAPTIO_CTL_POSEL__P15
DECL|CAPTIO_CTL_POSEL__P1|macro|CAPTIO_CTL_POSEL__P1
DECL|CAPTIO_CTL_POSEL__P2|macro|CAPTIO_CTL_POSEL__P2
DECL|CAPTIO_CTL_POSEL__P3|macro|CAPTIO_CTL_POSEL__P3
DECL|CAPTIO_CTL_POSEL__P4|macro|CAPTIO_CTL_POSEL__P4
DECL|CAPTIO_CTL_POSEL__P5|macro|CAPTIO_CTL_POSEL__P5
DECL|CAPTIO_CTL_POSEL__P6|macro|CAPTIO_CTL_POSEL__P6
DECL|CAPTIO_CTL_POSEL__P7|macro|CAPTIO_CTL_POSEL__P7
DECL|CAPTIO_CTL_POSEL__P8|macro|CAPTIO_CTL_POSEL__P8
DECL|CAPTIO_CTL_POSEL__P9|macro|CAPTIO_CTL_POSEL__P9
DECL|CAPTIO_CTL_POSEL__PJ|macro|CAPTIO_CTL_POSEL__PJ
DECL|CAPTIO_CTL_STATE_OFS|macro|CAPTIO_CTL_STATE_OFS
DECL|CAPTIO_CTL_STATE|macro|CAPTIO_CTL_STATE
DECL|CAPTIO_Type|typedef|} CAPTIO_Type;
DECL|CCR|member|__IO uint16_t CCR[5]; /*!< Timer_A Capture/Compare Register */
DECL|CCTL|member|__IO uint16_t CCTL[5]; /*!< Timer_A Capture/Compare Control Register */
DECL|CFG|member|__O uint32_t CFG; /*!< Configuration Register */
DECL|CH_SRCCFG|member|__IO uint32_t CH_SRCCFG[32]; /*!< Channel n Source Configuration Register */
DECL|CLKEN|member|__IO uint32_t CLKEN; /*!< Clock Enable Register */
DECL|CLRIFGR0|member|__O uint32_t CLRIFGR0; /*!< Clear Interrupt Flag 0 Register */
DECL|CLRIFGR1|member|__IO uint32_t CLRIFGR1; /*!< Clear Interrupt Flag 1 Register */
DECL|CLRIFG|member|__IO uint32_t CLRIFG; /*!< Clear Interrupt Flag Register */
DECL|CLRIFG|member|__IO uint32_t CLRIFG; /*!< Clear Interrupt Flag Register */
DECL|CLRIFG|member|__O uint32_t CLRIFG; /*!< Clear Interrupt Flag Register */
DECL|CLRIFG|member|__O uint32_t CLRIFG; /*!< Clear Interrupt Flag Register */
DECL|CMD|member|__IO uint32_t CMD; /*!< Command for Boot override operations. */
DECL|COMMAND_BSL_CONFIG|macro|COMMAND_BSL_CONFIG
DECL|COMMAND_FACTORY_RESET|macro|COMMAND_FACTORY_RESET
DECL|COMMAND_JTAG_SWD_LOCK_ENC_UPDATE|macro|COMMAND_JTAG_SWD_LOCK_ENC_UPDATE
DECL|COMMAND_JTAG_SWD_LOCK_SECEN|macro|COMMAND_JTAG_SWD_LOCK_SECEN
DECL|COMMAND_NONE|macro|COMMAND_NONE
DECL|COMMAND_SEC_ZONE0_EN|macro|COMMAND_SEC_ZONE0_EN
DECL|COMMAND_SEC_ZONE0_UPDATE|macro|COMMAND_SEC_ZONE0_UPDATE
DECL|COMMAND_SEC_ZONE1_EN|macro|COMMAND_SEC_ZONE1_EN
DECL|COMMAND_SEC_ZONE1_UPDATE|macro|COMMAND_SEC_ZONE1_UPDATE
DECL|COMMAND_SEC_ZONE2_EN|macro|COMMAND_SEC_ZONE2_EN
DECL|COMMAND_SEC_ZONE2_UPDATE|macro|COMMAND_SEC_ZONE2_UPDATE
DECL|COMMAND_SEC_ZONE3_EN|macro|COMMAND_SEC_ZONE3_EN
DECL|COMMAND_SEC_ZONE3_UPDATE|macro|COMMAND_SEC_ZONE3_UPDATE
DECL|COMP_E0_BASE|macro|COMP_E0_BASE
DECL|COMP_E0_IRQn|enumerator|COMP_E0_IRQn = 6, /* 22 COMP_E0 Interrupt */
DECL|COMP_E0|macro|COMP_E0
DECL|COMP_E1_BASE|macro|COMP_E1_BASE
DECL|COMP_E1_IRQn|enumerator|COMP_E1_IRQn = 7, /* 23 COMP_E1 Interrupt */
DECL|COMP_E1|macro|COMP_E1
DECL|COMP_E_CTL0_IMEN_OFS|macro|COMP_E_CTL0_IMEN_OFS
DECL|COMP_E_CTL0_IMEN|macro|COMP_E_CTL0_IMEN
DECL|COMP_E_CTL0_IMSEL0|macro|COMP_E_CTL0_IMSEL0
DECL|COMP_E_CTL0_IMSEL1|macro|COMP_E_CTL0_IMSEL1
DECL|COMP_E_CTL0_IMSEL2|macro|COMP_E_CTL0_IMSEL2
DECL|COMP_E_CTL0_IMSEL3|macro|COMP_E_CTL0_IMSEL3
DECL|COMP_E_CTL0_IMSEL_0|macro|COMP_E_CTL0_IMSEL_0
DECL|COMP_E_CTL0_IMSEL_10|macro|COMP_E_CTL0_IMSEL_10
DECL|COMP_E_CTL0_IMSEL_11|macro|COMP_E_CTL0_IMSEL_11
DECL|COMP_E_CTL0_IMSEL_12|macro|COMP_E_CTL0_IMSEL_12
DECL|COMP_E_CTL0_IMSEL_13|macro|COMP_E_CTL0_IMSEL_13
DECL|COMP_E_CTL0_IMSEL_14|macro|COMP_E_CTL0_IMSEL_14
DECL|COMP_E_CTL0_IMSEL_15|macro|COMP_E_CTL0_IMSEL_15
DECL|COMP_E_CTL0_IMSEL_1|macro|COMP_E_CTL0_IMSEL_1
DECL|COMP_E_CTL0_IMSEL_2|macro|COMP_E_CTL0_IMSEL_2
DECL|COMP_E_CTL0_IMSEL_3|macro|COMP_E_CTL0_IMSEL_3
DECL|COMP_E_CTL0_IMSEL_4|macro|COMP_E_CTL0_IMSEL_4
DECL|COMP_E_CTL0_IMSEL_5|macro|COMP_E_CTL0_IMSEL_5
DECL|COMP_E_CTL0_IMSEL_6|macro|COMP_E_CTL0_IMSEL_6
DECL|COMP_E_CTL0_IMSEL_7|macro|COMP_E_CTL0_IMSEL_7
DECL|COMP_E_CTL0_IMSEL_8|macro|COMP_E_CTL0_IMSEL_8
DECL|COMP_E_CTL0_IMSEL_9|macro|COMP_E_CTL0_IMSEL_9
DECL|COMP_E_CTL0_IMSEL_MASK|macro|COMP_E_CTL0_IMSEL_MASK
DECL|COMP_E_CTL0_IMSEL_OFS|macro|COMP_E_CTL0_IMSEL_OFS
DECL|COMP_E_CTL0_IPEN_OFS|macro|COMP_E_CTL0_IPEN_OFS
DECL|COMP_E_CTL0_IPEN|macro|COMP_E_CTL0_IPEN
DECL|COMP_E_CTL0_IPSEL0|macro|COMP_E_CTL0_IPSEL0
DECL|COMP_E_CTL0_IPSEL1|macro|COMP_E_CTL0_IPSEL1
DECL|COMP_E_CTL0_IPSEL2|macro|COMP_E_CTL0_IPSEL2
DECL|COMP_E_CTL0_IPSEL3|macro|COMP_E_CTL0_IPSEL3
DECL|COMP_E_CTL0_IPSEL_0|macro|COMP_E_CTL0_IPSEL_0
DECL|COMP_E_CTL0_IPSEL_10|macro|COMP_E_CTL0_IPSEL_10
DECL|COMP_E_CTL0_IPSEL_11|macro|COMP_E_CTL0_IPSEL_11
DECL|COMP_E_CTL0_IPSEL_12|macro|COMP_E_CTL0_IPSEL_12
DECL|COMP_E_CTL0_IPSEL_13|macro|COMP_E_CTL0_IPSEL_13
DECL|COMP_E_CTL0_IPSEL_14|macro|COMP_E_CTL0_IPSEL_14
DECL|COMP_E_CTL0_IPSEL_15|macro|COMP_E_CTL0_IPSEL_15
DECL|COMP_E_CTL0_IPSEL_1|macro|COMP_E_CTL0_IPSEL_1
DECL|COMP_E_CTL0_IPSEL_2|macro|COMP_E_CTL0_IPSEL_2
DECL|COMP_E_CTL0_IPSEL_3|macro|COMP_E_CTL0_IPSEL_3
DECL|COMP_E_CTL0_IPSEL_4|macro|COMP_E_CTL0_IPSEL_4
DECL|COMP_E_CTL0_IPSEL_5|macro|COMP_E_CTL0_IPSEL_5
DECL|COMP_E_CTL0_IPSEL_6|macro|COMP_E_CTL0_IPSEL_6
DECL|COMP_E_CTL0_IPSEL_7|macro|COMP_E_CTL0_IPSEL_7
DECL|COMP_E_CTL0_IPSEL_8|macro|COMP_E_CTL0_IPSEL_8
DECL|COMP_E_CTL0_IPSEL_9|macro|COMP_E_CTL0_IPSEL_9
DECL|COMP_E_CTL0_IPSEL_MASK|macro|COMP_E_CTL0_IPSEL_MASK
DECL|COMP_E_CTL0_IPSEL_OFS|macro|COMP_E_CTL0_IPSEL_OFS
DECL|COMP_E_CTL1_EX_OFS|macro|COMP_E_CTL1_EX_OFS
DECL|COMP_E_CTL1_EX|macro|COMP_E_CTL1_EX
DECL|COMP_E_CTL1_FDLY0|macro|COMP_E_CTL1_FDLY0
DECL|COMP_E_CTL1_FDLY1|macro|COMP_E_CTL1_FDLY1
DECL|COMP_E_CTL1_FDLY_0|macro|COMP_E_CTL1_FDLY_0
DECL|COMP_E_CTL1_FDLY_1|macro|COMP_E_CTL1_FDLY_1
DECL|COMP_E_CTL1_FDLY_2|macro|COMP_E_CTL1_FDLY_2
DECL|COMP_E_CTL1_FDLY_3|macro|COMP_E_CTL1_FDLY_3
DECL|COMP_E_CTL1_FDLY_MASK|macro|COMP_E_CTL1_FDLY_MASK
DECL|COMP_E_CTL1_FDLY_OFS|macro|COMP_E_CTL1_FDLY_OFS
DECL|COMP_E_CTL1_F_OFS|macro|COMP_E_CTL1_F_OFS
DECL|COMP_E_CTL1_F|macro|COMP_E_CTL1_F
DECL|COMP_E_CTL1_IES_OFS|macro|COMP_E_CTL1_IES_OFS
DECL|COMP_E_CTL1_IES|macro|COMP_E_CTL1_IES
DECL|COMP_E_CTL1_MRVL_OFS|macro|COMP_E_CTL1_MRVL_OFS
DECL|COMP_E_CTL1_MRVL|macro|COMP_E_CTL1_MRVL
DECL|COMP_E_CTL1_MRVS_OFS|macro|COMP_E_CTL1_MRVS_OFS
DECL|COMP_E_CTL1_MRVS|macro|COMP_E_CTL1_MRVS
DECL|COMP_E_CTL1_ON_OFS|macro|COMP_E_CTL1_ON_OFS
DECL|COMP_E_CTL1_ON|macro|COMP_E_CTL1_ON
DECL|COMP_E_CTL1_OUTPOL_OFS|macro|COMP_E_CTL1_OUTPOL_OFS
DECL|COMP_E_CTL1_OUTPOL|macro|COMP_E_CTL1_OUTPOL
DECL|COMP_E_CTL1_OUT_OFS|macro|COMP_E_CTL1_OUT_OFS
DECL|COMP_E_CTL1_OUT|macro|COMP_E_CTL1_OUT
DECL|COMP_E_CTL1_PWRMD0|macro|COMP_E_CTL1_PWRMD0
DECL|COMP_E_CTL1_PWRMD1|macro|COMP_E_CTL1_PWRMD1
DECL|COMP_E_CTL1_PWRMD_0|macro|COMP_E_CTL1_PWRMD_0
DECL|COMP_E_CTL1_PWRMD_1|macro|COMP_E_CTL1_PWRMD_1
DECL|COMP_E_CTL1_PWRMD_2|macro|COMP_E_CTL1_PWRMD_2
DECL|COMP_E_CTL1_PWRMD_MASK|macro|COMP_E_CTL1_PWRMD_MASK
DECL|COMP_E_CTL1_PWRMD_OFS|macro|COMP_E_CTL1_PWRMD_OFS
DECL|COMP_E_CTL1_SHORT_OFS|macro|COMP_E_CTL1_SHORT_OFS
DECL|COMP_E_CTL1_SHORT|macro|COMP_E_CTL1_SHORT
DECL|COMP_E_CTL2_CEREFL_0|macro|COMP_E_CTL2_CEREFL_0
DECL|COMP_E_CTL2_CEREFL_1|macro|COMP_E_CTL2_CEREFL_1
DECL|COMP_E_CTL2_CEREFL_2|macro|COMP_E_CTL2_CEREFL_2
DECL|COMP_E_CTL2_CEREFL_3|macro|COMP_E_CTL2_CEREFL_3
DECL|COMP_E_CTL2_REF00|macro|COMP_E_CTL2_REF00
DECL|COMP_E_CTL2_REF01|macro|COMP_E_CTL2_REF01
DECL|COMP_E_CTL2_REF02|macro|COMP_E_CTL2_REF02
DECL|COMP_E_CTL2_REF03|macro|COMP_E_CTL2_REF03
DECL|COMP_E_CTL2_REF04|macro|COMP_E_CTL2_REF04
DECL|COMP_E_CTL2_REF0_0|macro|COMP_E_CTL2_REF0_0
DECL|COMP_E_CTL2_REF0_10|macro|COMP_E_CTL2_REF0_10
DECL|COMP_E_CTL2_REF0_11|macro|COMP_E_CTL2_REF0_11
DECL|COMP_E_CTL2_REF0_12|macro|COMP_E_CTL2_REF0_12
DECL|COMP_E_CTL2_REF0_13|macro|COMP_E_CTL2_REF0_13
DECL|COMP_E_CTL2_REF0_14|macro|COMP_E_CTL2_REF0_14
DECL|COMP_E_CTL2_REF0_15|macro|COMP_E_CTL2_REF0_15
DECL|COMP_E_CTL2_REF0_16|macro|COMP_E_CTL2_REF0_16
DECL|COMP_E_CTL2_REF0_17|macro|COMP_E_CTL2_REF0_17
DECL|COMP_E_CTL2_REF0_18|macro|COMP_E_CTL2_REF0_18
DECL|COMP_E_CTL2_REF0_19|macro|COMP_E_CTL2_REF0_19
DECL|COMP_E_CTL2_REF0_1|macro|COMP_E_CTL2_REF0_1
DECL|COMP_E_CTL2_REF0_20|macro|COMP_E_CTL2_REF0_20
DECL|COMP_E_CTL2_REF0_21|macro|COMP_E_CTL2_REF0_21
DECL|COMP_E_CTL2_REF0_22|macro|COMP_E_CTL2_REF0_22
DECL|COMP_E_CTL2_REF0_23|macro|COMP_E_CTL2_REF0_23
DECL|COMP_E_CTL2_REF0_24|macro|COMP_E_CTL2_REF0_24
DECL|COMP_E_CTL2_REF0_25|macro|COMP_E_CTL2_REF0_25
DECL|COMP_E_CTL2_REF0_26|macro|COMP_E_CTL2_REF0_26
DECL|COMP_E_CTL2_REF0_27|macro|COMP_E_CTL2_REF0_27
DECL|COMP_E_CTL2_REF0_28|macro|COMP_E_CTL2_REF0_28
DECL|COMP_E_CTL2_REF0_29|macro|COMP_E_CTL2_REF0_29
DECL|COMP_E_CTL2_REF0_2|macro|COMP_E_CTL2_REF0_2
DECL|COMP_E_CTL2_REF0_30|macro|COMP_E_CTL2_REF0_30
DECL|COMP_E_CTL2_REF0_31|macro|COMP_E_CTL2_REF0_31
DECL|COMP_E_CTL2_REF0_3|macro|COMP_E_CTL2_REF0_3
DECL|COMP_E_CTL2_REF0_4|macro|COMP_E_CTL2_REF0_4
DECL|COMP_E_CTL2_REF0_5|macro|COMP_E_CTL2_REF0_5
DECL|COMP_E_CTL2_REF0_6|macro|COMP_E_CTL2_REF0_6
DECL|COMP_E_CTL2_REF0_7|macro|COMP_E_CTL2_REF0_7
DECL|COMP_E_CTL2_REF0_8|macro|COMP_E_CTL2_REF0_8
DECL|COMP_E_CTL2_REF0_9|macro|COMP_E_CTL2_REF0_9
DECL|COMP_E_CTL2_REF0_MASK|macro|COMP_E_CTL2_REF0_MASK
DECL|COMP_E_CTL2_REF0_OFS|macro|COMP_E_CTL2_REF0_OFS
DECL|COMP_E_CTL2_REF10|macro|COMP_E_CTL2_REF10
DECL|COMP_E_CTL2_REF11|macro|COMP_E_CTL2_REF11
DECL|COMP_E_CTL2_REF12|macro|COMP_E_CTL2_REF12
DECL|COMP_E_CTL2_REF13|macro|COMP_E_CTL2_REF13
DECL|COMP_E_CTL2_REF14|macro|COMP_E_CTL2_REF14
DECL|COMP_E_CTL2_REF1_0|macro|COMP_E_CTL2_REF1_0
DECL|COMP_E_CTL2_REF1_10|macro|COMP_E_CTL2_REF1_10
DECL|COMP_E_CTL2_REF1_11|macro|COMP_E_CTL2_REF1_11
DECL|COMP_E_CTL2_REF1_12|macro|COMP_E_CTL2_REF1_12
DECL|COMP_E_CTL2_REF1_13|macro|COMP_E_CTL2_REF1_13
DECL|COMP_E_CTL2_REF1_14|macro|COMP_E_CTL2_REF1_14
DECL|COMP_E_CTL2_REF1_15|macro|COMP_E_CTL2_REF1_15
DECL|COMP_E_CTL2_REF1_16|macro|COMP_E_CTL2_REF1_16
DECL|COMP_E_CTL2_REF1_17|macro|COMP_E_CTL2_REF1_17
DECL|COMP_E_CTL2_REF1_18|macro|COMP_E_CTL2_REF1_18
DECL|COMP_E_CTL2_REF1_19|macro|COMP_E_CTL2_REF1_19
DECL|COMP_E_CTL2_REF1_1|macro|COMP_E_CTL2_REF1_1
DECL|COMP_E_CTL2_REF1_20|macro|COMP_E_CTL2_REF1_20
DECL|COMP_E_CTL2_REF1_21|macro|COMP_E_CTL2_REF1_21
DECL|COMP_E_CTL2_REF1_22|macro|COMP_E_CTL2_REF1_22
DECL|COMP_E_CTL2_REF1_23|macro|COMP_E_CTL2_REF1_23
DECL|COMP_E_CTL2_REF1_24|macro|COMP_E_CTL2_REF1_24
DECL|COMP_E_CTL2_REF1_25|macro|COMP_E_CTL2_REF1_25
DECL|COMP_E_CTL2_REF1_26|macro|COMP_E_CTL2_REF1_26
DECL|COMP_E_CTL2_REF1_27|macro|COMP_E_CTL2_REF1_27
DECL|COMP_E_CTL2_REF1_28|macro|COMP_E_CTL2_REF1_28
DECL|COMP_E_CTL2_REF1_29|macro|COMP_E_CTL2_REF1_29
DECL|COMP_E_CTL2_REF1_2|macro|COMP_E_CTL2_REF1_2
DECL|COMP_E_CTL2_REF1_30|macro|COMP_E_CTL2_REF1_30
DECL|COMP_E_CTL2_REF1_31|macro|COMP_E_CTL2_REF1_31
DECL|COMP_E_CTL2_REF1_3|macro|COMP_E_CTL2_REF1_3
DECL|COMP_E_CTL2_REF1_4|macro|COMP_E_CTL2_REF1_4
DECL|COMP_E_CTL2_REF1_5|macro|COMP_E_CTL2_REF1_5
DECL|COMP_E_CTL2_REF1_6|macro|COMP_E_CTL2_REF1_6
DECL|COMP_E_CTL2_REF1_7|macro|COMP_E_CTL2_REF1_7
DECL|COMP_E_CTL2_REF1_8|macro|COMP_E_CTL2_REF1_8
DECL|COMP_E_CTL2_REF1_9|macro|COMP_E_CTL2_REF1_9
DECL|COMP_E_CTL2_REF1_MASK|macro|COMP_E_CTL2_REF1_MASK
DECL|COMP_E_CTL2_REF1_OFS|macro|COMP_E_CTL2_REF1_OFS
DECL|COMP_E_CTL2_REFACC_OFS|macro|COMP_E_CTL2_REFACC_OFS
DECL|COMP_E_CTL2_REFACC|macro|COMP_E_CTL2_REFACC
DECL|COMP_E_CTL2_REFL0|macro|COMP_E_CTL2_REFL0
DECL|COMP_E_CTL2_REFL1|macro|COMP_E_CTL2_REFL1
DECL|COMP_E_CTL2_REFL_MASK|macro|COMP_E_CTL2_REFL_MASK
DECL|COMP_E_CTL2_REFL_OFS|macro|COMP_E_CTL2_REFL_OFS
DECL|COMP_E_CTL2_REFL__1P2V|macro|COMP_E_CTL2_REFL__1P2V
DECL|COMP_E_CTL2_REFL__2P0V|macro|COMP_E_CTL2_REFL__2P0V
DECL|COMP_E_CTL2_REFL__2P5V|macro|COMP_E_CTL2_REFL__2P5V
DECL|COMP_E_CTL2_REFL__OFF|macro|COMP_E_CTL2_REFL__OFF
DECL|COMP_E_CTL2_RS0|macro|COMP_E_CTL2_RS0
DECL|COMP_E_CTL2_RS1|macro|COMP_E_CTL2_RS1
DECL|COMP_E_CTL2_RSEL_OFS|macro|COMP_E_CTL2_RSEL_OFS
DECL|COMP_E_CTL2_RSEL|macro|COMP_E_CTL2_RSEL
DECL|COMP_E_CTL2_RS_0|macro|COMP_E_CTL2_RS_0
DECL|COMP_E_CTL2_RS_1|macro|COMP_E_CTL2_RS_1
DECL|COMP_E_CTL2_RS_2|macro|COMP_E_CTL2_RS_2
DECL|COMP_E_CTL2_RS_3|macro|COMP_E_CTL2_RS_3
DECL|COMP_E_CTL2_RS_MASK|macro|COMP_E_CTL2_RS_MASK
DECL|COMP_E_CTL2_RS_OFS|macro|COMP_E_CTL2_RS_OFS
DECL|COMP_E_CTL3_PD0_OFS|macro|COMP_E_CTL3_PD0_OFS
DECL|COMP_E_CTL3_PD0|macro|COMP_E_CTL3_PD0
DECL|COMP_E_CTL3_PD10_OFS|macro|COMP_E_CTL3_PD10_OFS
DECL|COMP_E_CTL3_PD10|macro|COMP_E_CTL3_PD10
DECL|COMP_E_CTL3_PD11_OFS|macro|COMP_E_CTL3_PD11_OFS
DECL|COMP_E_CTL3_PD11|macro|COMP_E_CTL3_PD11
DECL|COMP_E_CTL3_PD12_OFS|macro|COMP_E_CTL3_PD12_OFS
DECL|COMP_E_CTL3_PD12|macro|COMP_E_CTL3_PD12
DECL|COMP_E_CTL3_PD13_OFS|macro|COMP_E_CTL3_PD13_OFS
DECL|COMP_E_CTL3_PD13|macro|COMP_E_CTL3_PD13
DECL|COMP_E_CTL3_PD14_OFS|macro|COMP_E_CTL3_PD14_OFS
DECL|COMP_E_CTL3_PD14|macro|COMP_E_CTL3_PD14
DECL|COMP_E_CTL3_PD15_OFS|macro|COMP_E_CTL3_PD15_OFS
DECL|COMP_E_CTL3_PD15|macro|COMP_E_CTL3_PD15
DECL|COMP_E_CTL3_PD1_OFS|macro|COMP_E_CTL3_PD1_OFS
DECL|COMP_E_CTL3_PD1|macro|COMP_E_CTL3_PD1
DECL|COMP_E_CTL3_PD2_OFS|macro|COMP_E_CTL3_PD2_OFS
DECL|COMP_E_CTL3_PD2|macro|COMP_E_CTL3_PD2
DECL|COMP_E_CTL3_PD3_OFS|macro|COMP_E_CTL3_PD3_OFS
DECL|COMP_E_CTL3_PD3|macro|COMP_E_CTL3_PD3
DECL|COMP_E_CTL3_PD4_OFS|macro|COMP_E_CTL3_PD4_OFS
DECL|COMP_E_CTL3_PD4|macro|COMP_E_CTL3_PD4
DECL|COMP_E_CTL3_PD5_OFS|macro|COMP_E_CTL3_PD5_OFS
DECL|COMP_E_CTL3_PD5|macro|COMP_E_CTL3_PD5
DECL|COMP_E_CTL3_PD6_OFS|macro|COMP_E_CTL3_PD6_OFS
DECL|COMP_E_CTL3_PD6|macro|COMP_E_CTL3_PD6
DECL|COMP_E_CTL3_PD7_OFS|macro|COMP_E_CTL3_PD7_OFS
DECL|COMP_E_CTL3_PD7|macro|COMP_E_CTL3_PD7
DECL|COMP_E_CTL3_PD8_OFS|macro|COMP_E_CTL3_PD8_OFS
DECL|COMP_E_CTL3_PD8|macro|COMP_E_CTL3_PD8
DECL|COMP_E_CTL3_PD9_OFS|macro|COMP_E_CTL3_PD9_OFS
DECL|COMP_E_CTL3_PD9|macro|COMP_E_CTL3_PD9
DECL|COMP_E_INT_IE_OFS|macro|COMP_E_INT_IE_OFS
DECL|COMP_E_INT_IE|macro|COMP_E_INT_IE
DECL|COMP_E_INT_IFG_OFS|macro|COMP_E_INT_IFG_OFS
DECL|COMP_E_INT_IFG|macro|COMP_E_INT_IFG
DECL|COMP_E_INT_IIE_OFS|macro|COMP_E_INT_IIE_OFS
DECL|COMP_E_INT_IIE|macro|COMP_E_INT_IIE
DECL|COMP_E_INT_IIFG_OFS|macro|COMP_E_INT_IIFG_OFS
DECL|COMP_E_INT_IIFG|macro|COMP_E_INT_IIFG
DECL|COMP_E_INT_RDYIE_OFS|macro|COMP_E_INT_RDYIE_OFS
DECL|COMP_E_INT_RDYIE|macro|COMP_E_INT_RDYIE
DECL|COMP_E_INT_RDYIFG_OFS|macro|COMP_E_INT_RDYIFG_OFS
DECL|COMP_E_INT_RDYIFG|macro|COMP_E_INT_RDYIFG
DECL|COMP_E_Type|typedef|} COMP_E_Type;
DECL|CONTROL|member|__IO uint32_t CONTROL; /*!< Timer Control Register */
DECL|CRC32_BASE|macro|CRC32_BASE
DECL|CRC32_Type|typedef|} CRC32_Type;
DECL|CRC32|macro|CRC32
DECL|CSRESET_CLR|member|__IO uint32_t CSRESET_CLR; /*!< CS Reset Status Clear Register */
DECL|CSRESET_STAT|member|__I uint32_t CSRESET_STAT; /*!< CS Reset Status Register */
DECL|CS_BASE|macro|CS_BASE
DECL|CS_CAL_LEN|member|__I uint32_t CS_CAL_LEN; /*!< Clock System Calibration Length */
DECL|CS_CAL_TAG|member|__I uint32_t CS_CAL_TAG; /*!< Clock System Calibration Tag */
DECL|CS_CLKEN_ACLK_EN_OFS|macro|CS_CLKEN_ACLK_EN_OFS
DECL|CS_CLKEN_ACLK_EN|macro|CS_CLKEN_ACLK_EN
DECL|CS_CLKEN_HSMCLK_EN_OFS|macro|CS_CLKEN_HSMCLK_EN_OFS
DECL|CS_CLKEN_HSMCLK_EN|macro|CS_CLKEN_HSMCLK_EN
DECL|CS_CLKEN_MCLK_EN_OFS|macro|CS_CLKEN_MCLK_EN_OFS
DECL|CS_CLKEN_MCLK_EN|macro|CS_CLKEN_MCLK_EN
DECL|CS_CLKEN_MODOSC_EN_OFS|macro|CS_CLKEN_MODOSC_EN_OFS
DECL|CS_CLKEN_MODOSC_EN|macro|CS_CLKEN_MODOSC_EN
DECL|CS_CLKEN_REFOFSEL_OFS|macro|CS_CLKEN_REFOFSEL_OFS
DECL|CS_CLKEN_REFOFSEL|macro|CS_CLKEN_REFOFSEL
DECL|CS_CLKEN_REFO_EN_OFS|macro|CS_CLKEN_REFO_EN_OFS
DECL|CS_CLKEN_REFO_EN|macro|CS_CLKEN_REFO_EN
DECL|CS_CLKEN_SMCLK_EN_OFS|macro|CS_CLKEN_SMCLK_EN_OFS
DECL|CS_CLKEN_SMCLK_EN|macro|CS_CLKEN_SMCLK_EN
DECL|CS_CLKEN_VLO_EN_OFS|macro|CS_CLKEN_VLO_EN_OFS
DECL|CS_CLKEN_VLO_EN|macro|CS_CLKEN_VLO_EN
DECL|CS_CLRIFG_CLR_DCOR_OPNIFG_OFS|macro|CS_CLRIFG_CLR_DCOR_OPNIFG_OFS
DECL|CS_CLRIFG_CLR_DCOR_OPNIFG|macro|CS_CLRIFG_CLR_DCOR_OPNIFG
DECL|CS_CLRIFG_CLR_FCNTHFIFG_OFS|macro|CS_CLRIFG_CLR_FCNTHFIFG_OFS
DECL|CS_CLRIFG_CLR_FCNTHFIFG|macro|CS_CLRIFG_CLR_FCNTHFIFG
DECL|CS_CLRIFG_CLR_FCNTLFIFG_OFS|macro|CS_CLRIFG_CLR_FCNTLFIFG_OFS
DECL|CS_CLRIFG_CLR_FCNTLFIFG|macro|CS_CLRIFG_CLR_FCNTLFIFG
DECL|CS_CLRIFG_CLR_HFXTIFG_OFS|macro|CS_CLRIFG_CLR_HFXTIFG_OFS
DECL|CS_CLRIFG_CLR_HFXTIFG|macro|CS_CLRIFG_CLR_HFXTIFG
DECL|CS_CLRIFG_CLR_LFXTIFG_OFS|macro|CS_CLRIFG_CLR_LFXTIFG_OFS
DECL|CS_CLRIFG_CLR_LFXTIFG|macro|CS_CLRIFG_CLR_LFXTIFG
DECL|CS_CTL0_DCOEN_OFS|macro|CS_CTL0_DCOEN_OFS
DECL|CS_CTL0_DCOEN|macro|CS_CTL0_DCOEN
DECL|CS_CTL0_DCORES_OFS|macro|CS_CTL0_DCORES_OFS
DECL|CS_CTL0_DCORES|macro|CS_CTL0_DCORES
DECL|CS_CTL0_DCORSEL0|macro|CS_CTL0_DCORSEL0
DECL|CS_CTL0_DCORSEL1|macro|CS_CTL0_DCORSEL1
DECL|CS_CTL0_DCORSEL2|macro|CS_CTL0_DCORSEL2
DECL|CS_CTL0_DCORSEL_0|macro|CS_CTL0_DCORSEL_0
DECL|CS_CTL0_DCORSEL_1|macro|CS_CTL0_DCORSEL_1
DECL|CS_CTL0_DCORSEL_2|macro|CS_CTL0_DCORSEL_2
DECL|CS_CTL0_DCORSEL_3|macro|CS_CTL0_DCORSEL_3
DECL|CS_CTL0_DCORSEL_4|macro|CS_CTL0_DCORSEL_4
DECL|CS_CTL0_DCORSEL_5|macro|CS_CTL0_DCORSEL_5
DECL|CS_CTL0_DCORSEL_MASK|macro|CS_CTL0_DCORSEL_MASK
DECL|CS_CTL0_DCORSEL_OFS|macro|CS_CTL0_DCORSEL_OFS
DECL|CS_CTL0_DCOTUNE_MASK|macro|CS_CTL0_DCOTUNE_MASK
DECL|CS_CTL0_DCOTUNE_OFS|macro|CS_CTL0_DCOTUNE_OFS
DECL|CS_CTL1_DIVA0|macro|CS_CTL1_DIVA0
DECL|CS_CTL1_DIVA1|macro|CS_CTL1_DIVA1
DECL|CS_CTL1_DIVA2|macro|CS_CTL1_DIVA2
DECL|CS_CTL1_DIVA_0|macro|CS_CTL1_DIVA_0
DECL|CS_CTL1_DIVA_1|macro|CS_CTL1_DIVA_1
DECL|CS_CTL1_DIVA_2|macro|CS_CTL1_DIVA_2
DECL|CS_CTL1_DIVA_3|macro|CS_CTL1_DIVA_3
DECL|CS_CTL1_DIVA_4|macro|CS_CTL1_DIVA_4
DECL|CS_CTL1_DIVA_5|macro|CS_CTL1_DIVA_5
DECL|CS_CTL1_DIVA_6|macro|CS_CTL1_DIVA_6
DECL|CS_CTL1_DIVA_7|macro|CS_CTL1_DIVA_7
DECL|CS_CTL1_DIVA_MASK|macro|CS_CTL1_DIVA_MASK
DECL|CS_CTL1_DIVA_OFS|macro|CS_CTL1_DIVA_OFS
DECL|CS_CTL1_DIVA__128|macro|CS_CTL1_DIVA__128
DECL|CS_CTL1_DIVA__16|macro|CS_CTL1_DIVA__16
DECL|CS_CTL1_DIVA__1|macro|CS_CTL1_DIVA__1
DECL|CS_CTL1_DIVA__2|macro|CS_CTL1_DIVA__2
DECL|CS_CTL1_DIVA__32|macro|CS_CTL1_DIVA__32
DECL|CS_CTL1_DIVA__4|macro|CS_CTL1_DIVA__4
DECL|CS_CTL1_DIVA__64|macro|CS_CTL1_DIVA__64
DECL|CS_CTL1_DIVA__8|macro|CS_CTL1_DIVA__8
DECL|CS_CTL1_DIVHS0|macro|CS_CTL1_DIVHS0
DECL|CS_CTL1_DIVHS1|macro|CS_CTL1_DIVHS1
DECL|CS_CTL1_DIVHS2|macro|CS_CTL1_DIVHS2
DECL|CS_CTL1_DIVHS_0|macro|CS_CTL1_DIVHS_0
DECL|CS_CTL1_DIVHS_1|macro|CS_CTL1_DIVHS_1
DECL|CS_CTL1_DIVHS_2|macro|CS_CTL1_DIVHS_2
DECL|CS_CTL1_DIVHS_3|macro|CS_CTL1_DIVHS_3
DECL|CS_CTL1_DIVHS_4|macro|CS_CTL1_DIVHS_4
DECL|CS_CTL1_DIVHS_5|macro|CS_CTL1_DIVHS_5
DECL|CS_CTL1_DIVHS_6|macro|CS_CTL1_DIVHS_6
DECL|CS_CTL1_DIVHS_7|macro|CS_CTL1_DIVHS_7
DECL|CS_CTL1_DIVHS_MASK|macro|CS_CTL1_DIVHS_MASK
DECL|CS_CTL1_DIVHS_OFS|macro|CS_CTL1_DIVHS_OFS
DECL|CS_CTL1_DIVHS__128|macro|CS_CTL1_DIVHS__128
DECL|CS_CTL1_DIVHS__16|macro|CS_CTL1_DIVHS__16
DECL|CS_CTL1_DIVHS__1|macro|CS_CTL1_DIVHS__1
DECL|CS_CTL1_DIVHS__2|macro|CS_CTL1_DIVHS__2
DECL|CS_CTL1_DIVHS__32|macro|CS_CTL1_DIVHS__32
DECL|CS_CTL1_DIVHS__4|macro|CS_CTL1_DIVHS__4
DECL|CS_CTL1_DIVHS__64|macro|CS_CTL1_DIVHS__64
DECL|CS_CTL1_DIVHS__8|macro|CS_CTL1_DIVHS__8
DECL|CS_CTL1_DIVM0|macro|CS_CTL1_DIVM0
DECL|CS_CTL1_DIVM1|macro|CS_CTL1_DIVM1
DECL|CS_CTL1_DIVM2|macro|CS_CTL1_DIVM2
DECL|CS_CTL1_DIVM_0|macro|CS_CTL1_DIVM_0
DECL|CS_CTL1_DIVM_1|macro|CS_CTL1_DIVM_1
DECL|CS_CTL1_DIVM_2|macro|CS_CTL1_DIVM_2
DECL|CS_CTL1_DIVM_3|macro|CS_CTL1_DIVM_3
DECL|CS_CTL1_DIVM_4|macro|CS_CTL1_DIVM_4
DECL|CS_CTL1_DIVM_5|macro|CS_CTL1_DIVM_5
DECL|CS_CTL1_DIVM_6|macro|CS_CTL1_DIVM_6
DECL|CS_CTL1_DIVM_7|macro|CS_CTL1_DIVM_7
DECL|CS_CTL1_DIVM_MASK|macro|CS_CTL1_DIVM_MASK
DECL|CS_CTL1_DIVM_OFS|macro|CS_CTL1_DIVM_OFS
DECL|CS_CTL1_DIVM__128|macro|CS_CTL1_DIVM__128
DECL|CS_CTL1_DIVM__16|macro|CS_CTL1_DIVM__16
DECL|CS_CTL1_DIVM__1|macro|CS_CTL1_DIVM__1
DECL|CS_CTL1_DIVM__2|macro|CS_CTL1_DIVM__2
DECL|CS_CTL1_DIVM__32|macro|CS_CTL1_DIVM__32
DECL|CS_CTL1_DIVM__4|macro|CS_CTL1_DIVM__4
DECL|CS_CTL1_DIVM__64|macro|CS_CTL1_DIVM__64
DECL|CS_CTL1_DIVM__8|macro|CS_CTL1_DIVM__8
DECL|CS_CTL1_DIVS0|macro|CS_CTL1_DIVS0
DECL|CS_CTL1_DIVS1|macro|CS_CTL1_DIVS1
DECL|CS_CTL1_DIVS2|macro|CS_CTL1_DIVS2
DECL|CS_CTL1_DIVS_0|macro|CS_CTL1_DIVS_0
DECL|CS_CTL1_DIVS_1|macro|CS_CTL1_DIVS_1
DECL|CS_CTL1_DIVS_2|macro|CS_CTL1_DIVS_2
DECL|CS_CTL1_DIVS_3|macro|CS_CTL1_DIVS_3
DECL|CS_CTL1_DIVS_4|macro|CS_CTL1_DIVS_4
DECL|CS_CTL1_DIVS_5|macro|CS_CTL1_DIVS_5
DECL|CS_CTL1_DIVS_6|macro|CS_CTL1_DIVS_6
DECL|CS_CTL1_DIVS_7|macro|CS_CTL1_DIVS_7
DECL|CS_CTL1_DIVS_MASK|macro|CS_CTL1_DIVS_MASK
DECL|CS_CTL1_DIVS_OFS|macro|CS_CTL1_DIVS_OFS
DECL|CS_CTL1_DIVS__128|macro|CS_CTL1_DIVS__128
DECL|CS_CTL1_DIVS__16|macro|CS_CTL1_DIVS__16
DECL|CS_CTL1_DIVS__1|macro|CS_CTL1_DIVS__1
DECL|CS_CTL1_DIVS__2|macro|CS_CTL1_DIVS__2
DECL|CS_CTL1_DIVS__32|macro|CS_CTL1_DIVS__32
DECL|CS_CTL1_DIVS__4|macro|CS_CTL1_DIVS__4
DECL|CS_CTL1_DIVS__64|macro|CS_CTL1_DIVS__64
DECL|CS_CTL1_DIVS__8|macro|CS_CTL1_DIVS__8
DECL|CS_CTL1_SELA0|macro|CS_CTL1_SELA0
DECL|CS_CTL1_SELA1|macro|CS_CTL1_SELA1
DECL|CS_CTL1_SELA2|macro|CS_CTL1_SELA2
DECL|CS_CTL1_SELA_0|macro|CS_CTL1_SELA_0
DECL|CS_CTL1_SELA_1|macro|CS_CTL1_SELA_1
DECL|CS_CTL1_SELA_2|macro|CS_CTL1_SELA_2
DECL|CS_CTL1_SELA_MASK|macro|CS_CTL1_SELA_MASK
DECL|CS_CTL1_SELA_OFS|macro|CS_CTL1_SELA_OFS
DECL|CS_CTL1_SELA__LFXTCLK|macro|CS_CTL1_SELA__LFXTCLK
DECL|CS_CTL1_SELA__REFOCLK|macro|CS_CTL1_SELA__REFOCLK
DECL|CS_CTL1_SELA__VLOCLK|macro|CS_CTL1_SELA__VLOCLK
DECL|CS_CTL1_SELB_OFS|macro|CS_CTL1_SELB_OFS
DECL|CS_CTL1_SELB|macro|CS_CTL1_SELB
DECL|CS_CTL1_SELM0|macro|CS_CTL1_SELM0
DECL|CS_CTL1_SELM1|macro|CS_CTL1_SELM1
DECL|CS_CTL1_SELM2|macro|CS_CTL1_SELM2
DECL|CS_CTL1_SELM_0|macro|CS_CTL1_SELM_0
DECL|CS_CTL1_SELM_1|macro|CS_CTL1_SELM_1
DECL|CS_CTL1_SELM_2|macro|CS_CTL1_SELM_2
DECL|CS_CTL1_SELM_3|macro|CS_CTL1_SELM_3
DECL|CS_CTL1_SELM_4|macro|CS_CTL1_SELM_4
DECL|CS_CTL1_SELM_5|macro|CS_CTL1_SELM_5
DECL|CS_CTL1_SELM_6|macro|CS_CTL1_SELM_6
DECL|CS_CTL1_SELM_MASK|macro|CS_CTL1_SELM_MASK
DECL|CS_CTL1_SELM_OFS|macro|CS_CTL1_SELM_OFS
DECL|CS_CTL1_SELM__DCOCLK|macro|CS_CTL1_SELM__DCOCLK
DECL|CS_CTL1_SELM__HFXT2CLK|macro|CS_CTL1_SELM__HFXT2CLK
DECL|CS_CTL1_SELM__HFXTCLK|macro|CS_CTL1_SELM__HFXTCLK
DECL|CS_CTL1_SELM__LFXTCLK|macro|CS_CTL1_SELM__LFXTCLK
DECL|CS_CTL1_SELM__MODOSC|macro|CS_CTL1_SELM__MODOSC
DECL|CS_CTL1_SELM__REFOCLK|macro|CS_CTL1_SELM__REFOCLK
DECL|CS_CTL1_SELM__VLOCLK|macro|CS_CTL1_SELM__VLOCLK
DECL|CS_CTL1_SELS0|macro|CS_CTL1_SELS0
DECL|CS_CTL1_SELS1|macro|CS_CTL1_SELS1
DECL|CS_CTL1_SELS2|macro|CS_CTL1_SELS2
DECL|CS_CTL1_SELS_0|macro|CS_CTL1_SELS_0
DECL|CS_CTL1_SELS_1|macro|CS_CTL1_SELS_1
DECL|CS_CTL1_SELS_2|macro|CS_CTL1_SELS_2
DECL|CS_CTL1_SELS_3|macro|CS_CTL1_SELS_3
DECL|CS_CTL1_SELS_4|macro|CS_CTL1_SELS_4
DECL|CS_CTL1_SELS_5|macro|CS_CTL1_SELS_5
DECL|CS_CTL1_SELS_6|macro|CS_CTL1_SELS_6
DECL|CS_CTL1_SELS_MASK|macro|CS_CTL1_SELS_MASK
DECL|CS_CTL1_SELS_OFS|macro|CS_CTL1_SELS_OFS
DECL|CS_CTL1_SELS__DCOCLK|macro|CS_CTL1_SELS__DCOCLK
DECL|CS_CTL1_SELS__HFXT2CLK|macro|CS_CTL1_SELS__HFXT2CLK
DECL|CS_CTL1_SELS__HFXTCLK|macro|CS_CTL1_SELS__HFXTCLK
DECL|CS_CTL1_SELS__LFXTCLK|macro|CS_CTL1_SELS__LFXTCLK
DECL|CS_CTL1_SELS__MODOSC|macro|CS_CTL1_SELS__MODOSC
DECL|CS_CTL1_SELS__REFOCLK|macro|CS_CTL1_SELS__REFOCLK
DECL|CS_CTL1_SELS__VLOCLK|macro|CS_CTL1_SELS__VLOCLK
DECL|CS_CTL2_HFXTBYPASS_OFS|macro|CS_CTL2_HFXTBYPASS_OFS
DECL|CS_CTL2_HFXTBYPASS|macro|CS_CTL2_HFXTBYPASS
DECL|CS_CTL2_HFXTDRIVE_OFS|macro|CS_CTL2_HFXTDRIVE_OFS
DECL|CS_CTL2_HFXTDRIVE|macro|CS_CTL2_HFXTDRIVE
DECL|CS_CTL2_HFXTFREQ0|macro|CS_CTL2_HFXTFREQ0
DECL|CS_CTL2_HFXTFREQ1|macro|CS_CTL2_HFXTFREQ1
DECL|CS_CTL2_HFXTFREQ2|macro|CS_CTL2_HFXTFREQ2
DECL|CS_CTL2_HFXTFREQ_0|macro|CS_CTL2_HFXTFREQ_0
DECL|CS_CTL2_HFXTFREQ_1|macro|CS_CTL2_HFXTFREQ_1
DECL|CS_CTL2_HFXTFREQ_2|macro|CS_CTL2_HFXTFREQ_2
DECL|CS_CTL2_HFXTFREQ_3|macro|CS_CTL2_HFXTFREQ_3
DECL|CS_CTL2_HFXTFREQ_4|macro|CS_CTL2_HFXTFREQ_4
DECL|CS_CTL2_HFXTFREQ_5|macro|CS_CTL2_HFXTFREQ_5
DECL|CS_CTL2_HFXTFREQ_6|macro|CS_CTL2_HFXTFREQ_6
DECL|CS_CTL2_HFXTFREQ_7|macro|CS_CTL2_HFXTFREQ_7
DECL|CS_CTL2_HFXTFREQ_MASK|macro|CS_CTL2_HFXTFREQ_MASK
DECL|CS_CTL2_HFXTFREQ_OFS|macro|CS_CTL2_HFXTFREQ_OFS
DECL|CS_CTL2_HFXT_EN_OFS|macro|CS_CTL2_HFXT_EN_OFS
DECL|CS_CTL2_HFXT_EN|macro|CS_CTL2_HFXT_EN
DECL|CS_CTL2_LFXTBYPASS_OFS|macro|CS_CTL2_LFXTBYPASS_OFS
DECL|CS_CTL2_LFXTBYPASS|macro|CS_CTL2_LFXTBYPASS
DECL|CS_CTL2_LFXTDRIVE0|macro|CS_CTL2_LFXTDRIVE0
DECL|CS_CTL2_LFXTDRIVE1|macro|CS_CTL2_LFXTDRIVE1
DECL|CS_CTL2_LFXTDRIVE_0|macro|CS_CTL2_LFXTDRIVE_0
DECL|CS_CTL2_LFXTDRIVE_1|macro|CS_CTL2_LFXTDRIVE_1
DECL|CS_CTL2_LFXTDRIVE_2|macro|CS_CTL2_LFXTDRIVE_2
DECL|CS_CTL2_LFXTDRIVE_3|macro|CS_CTL2_LFXTDRIVE_3
DECL|CS_CTL2_LFXTDRIVE_MASK|macro|CS_CTL2_LFXTDRIVE_MASK
DECL|CS_CTL2_LFXTDRIVE_OFS|macro|CS_CTL2_LFXTDRIVE_OFS
DECL|CS_CTL2_LFXT_EN_OFS|macro|CS_CTL2_LFXT_EN_OFS
DECL|CS_CTL2_LFXT_EN|macro|CS_CTL2_LFXT_EN
DECL|CS_CTL3_FCNTHF0|macro|CS_CTL3_FCNTHF0
DECL|CS_CTL3_FCNTHF1|macro|CS_CTL3_FCNTHF1
DECL|CS_CTL3_FCNTHF_0|macro|CS_CTL3_FCNTHF_0
DECL|CS_CTL3_FCNTHF_1|macro|CS_CTL3_FCNTHF_1
DECL|CS_CTL3_FCNTHF_2|macro|CS_CTL3_FCNTHF_2
DECL|CS_CTL3_FCNTHF_3|macro|CS_CTL3_FCNTHF_3
DECL|CS_CTL3_FCNTHF_EN_OFS|macro|CS_CTL3_FCNTHF_EN_OFS
DECL|CS_CTL3_FCNTHF_EN|macro|CS_CTL3_FCNTHF_EN
DECL|CS_CTL3_FCNTHF_MASK|macro|CS_CTL3_FCNTHF_MASK
DECL|CS_CTL3_FCNTHF_OFS|macro|CS_CTL3_FCNTHF_OFS
DECL|CS_CTL3_FCNTHF__16384|macro|CS_CTL3_FCNTHF__16384
DECL|CS_CTL3_FCNTHF__2048|macro|CS_CTL3_FCNTHF__2048
DECL|CS_CTL3_FCNTHF__4096|macro|CS_CTL3_FCNTHF__4096
DECL|CS_CTL3_FCNTHF__8192|macro|CS_CTL3_FCNTHF__8192
DECL|CS_CTL3_FCNTLF0|macro|CS_CTL3_FCNTLF0
DECL|CS_CTL3_FCNTLF1|macro|CS_CTL3_FCNTLF1
DECL|CS_CTL3_FCNTLF_0|macro|CS_CTL3_FCNTLF_0
DECL|CS_CTL3_FCNTLF_1|macro|CS_CTL3_FCNTLF_1
DECL|CS_CTL3_FCNTLF_2|macro|CS_CTL3_FCNTLF_2
DECL|CS_CTL3_FCNTLF_3|macro|CS_CTL3_FCNTLF_3
DECL|CS_CTL3_FCNTLF_EN_OFS|macro|CS_CTL3_FCNTLF_EN_OFS
DECL|CS_CTL3_FCNTLF_EN|macro|CS_CTL3_FCNTLF_EN
DECL|CS_CTL3_FCNTLF_MASK|macro|CS_CTL3_FCNTLF_MASK
DECL|CS_CTL3_FCNTLF_OFS|macro|CS_CTL3_FCNTLF_OFS
DECL|CS_CTL3_FCNTLF__16384|macro|CS_CTL3_FCNTLF__16384
DECL|CS_CTL3_FCNTLF__32768|macro|CS_CTL3_FCNTLF__32768
DECL|CS_CTL3_FCNTLF__4096|macro|CS_CTL3_FCNTLF__4096
DECL|CS_CTL3_FCNTLF__8192|macro|CS_CTL3_FCNTLF__8192
DECL|CS_CTL3_RFCNTHF_OFS|macro|CS_CTL3_RFCNTHF_OFS
DECL|CS_CTL3_RFCNTHF|macro|CS_CTL3_RFCNTHF
DECL|CS_CTL3_RFCNTLF_OFS|macro|CS_CTL3_RFCNTLF_OFS
DECL|CS_CTL3_RFCNTLF|macro|CS_CTL3_RFCNTLF
DECL|CS_DCOERCAL0_DCO_FCAL_RSEL04_MASK|macro|CS_DCOERCAL0_DCO_FCAL_RSEL04_MASK
DECL|CS_DCOERCAL0_DCO_FCAL_RSEL04_OFS|macro|CS_DCOERCAL0_DCO_FCAL_RSEL04_OFS
DECL|CS_DCOERCAL0_DCO_TCCAL_MASK|macro|CS_DCOERCAL0_DCO_TCCAL_MASK
DECL|CS_DCOERCAL0_DCO_TCCAL_OFS|macro|CS_DCOERCAL0_DCO_TCCAL_OFS
DECL|CS_DCOERCAL1_DCO_FCAL_RSEL5_MASK|macro|CS_DCOERCAL1_DCO_FCAL_RSEL5_MASK
DECL|CS_DCOERCAL1_DCO_FCAL_RSEL5_OFS|macro|CS_DCOERCAL1_DCO_FCAL_RSEL5_OFS
DECL|CS_IE_DCOR_OPNIE_OFS|macro|CS_IE_DCOR_OPNIE_OFS
DECL|CS_IE_DCOR_OPNIE|macro|CS_IE_DCOR_OPNIE
DECL|CS_IE_FCNTHFIE_OFS|macro|CS_IE_FCNTHFIE_OFS
DECL|CS_IE_FCNTHFIE|macro|CS_IE_FCNTHFIE
DECL|CS_IE_FCNTLFIE_OFS|macro|CS_IE_FCNTLFIE_OFS
DECL|CS_IE_FCNTLFIE|macro|CS_IE_FCNTLFIE
DECL|CS_IE_HFXTIE_OFS|macro|CS_IE_HFXTIE_OFS
DECL|CS_IE_HFXTIE|macro|CS_IE_HFXTIE
DECL|CS_IE_LFXTIE_OFS|macro|CS_IE_LFXTIE_OFS
DECL|CS_IE_LFXTIE|macro|CS_IE_LFXTIE
DECL|CS_IFG_DCOR_OPNIFG_OFS|macro|CS_IFG_DCOR_OPNIFG_OFS
DECL|CS_IFG_DCOR_OPNIFG|macro|CS_IFG_DCOR_OPNIFG
DECL|CS_IFG_DCOR_SHTIFG_OFS|macro|CS_IFG_DCOR_SHTIFG_OFS
DECL|CS_IFG_DCOR_SHTIFG|macro|CS_IFG_DCOR_SHTIFG
DECL|CS_IFG_FCNTHFIFG_OFS|macro|CS_IFG_FCNTHFIFG_OFS
DECL|CS_IFG_FCNTHFIFG|macro|CS_IFG_FCNTHFIFG
DECL|CS_IFG_FCNTLFIFG_OFS|macro|CS_IFG_FCNTLFIFG_OFS
DECL|CS_IFG_FCNTLFIFG|macro|CS_IFG_FCNTLFIFG
DECL|CS_IFG_HFXTIFG_OFS|macro|CS_IFG_HFXTIFG_OFS
DECL|CS_IFG_HFXTIFG|macro|CS_IFG_HFXTIFG
DECL|CS_IFG_LFXTIFG_OFS|macro|CS_IFG_LFXTIFG_OFS
DECL|CS_IFG_LFXTIFG|macro|CS_IFG_LFXTIFG
DECL|CS_IRQn|enumerator|CS_IRQn = 1, /* 17 CS Interrupt */
DECL|CS_KEY_KEY_MASK|macro|CS_KEY_KEY_MASK
DECL|CS_KEY_KEY_OFS|macro|CS_KEY_KEY_OFS
DECL|CS_KEY_VAL|macro|CS_KEY_VAL
DECL|CS_SETIFG_SET_DCOR_OPNIFG_OFS|macro|CS_SETIFG_SET_DCOR_OPNIFG_OFS
DECL|CS_SETIFG_SET_DCOR_OPNIFG|macro|CS_SETIFG_SET_DCOR_OPNIFG
DECL|CS_SETIFG_SET_FCNTHFIFG_OFS|macro|CS_SETIFG_SET_FCNTHFIFG_OFS
DECL|CS_SETIFG_SET_FCNTHFIFG|macro|CS_SETIFG_SET_FCNTHFIFG
DECL|CS_SETIFG_SET_FCNTLFIFG_OFS|macro|CS_SETIFG_SET_FCNTLFIFG_OFS
DECL|CS_SETIFG_SET_FCNTLFIFG|macro|CS_SETIFG_SET_FCNTLFIFG
DECL|CS_SETIFG_SET_HFXTIFG_OFS|macro|CS_SETIFG_SET_HFXTIFG_OFS
DECL|CS_SETIFG_SET_HFXTIFG|macro|CS_SETIFG_SET_HFXTIFG
DECL|CS_SETIFG_SET_LFXTIFG_OFS|macro|CS_SETIFG_SET_LFXTIFG_OFS
DECL|CS_SETIFG_SET_LFXTIFG|macro|CS_SETIFG_SET_LFXTIFG
DECL|CS_STAT_ACLK_ON_OFS|macro|CS_STAT_ACLK_ON_OFS
DECL|CS_STAT_ACLK_ON|macro|CS_STAT_ACLK_ON
DECL|CS_STAT_ACLK_READY_OFS|macro|CS_STAT_ACLK_READY_OFS
DECL|CS_STAT_ACLK_READY|macro|CS_STAT_ACLK_READY
DECL|CS_STAT_BCLK_READY_OFS|macro|CS_STAT_BCLK_READY_OFS
DECL|CS_STAT_BCLK_READY|macro|CS_STAT_BCLK_READY
DECL|CS_STAT_DCOBIAS_ON_OFS|macro|CS_STAT_DCOBIAS_ON_OFS
DECL|CS_STAT_DCOBIAS_ON|macro|CS_STAT_DCOBIAS_ON
DECL|CS_STAT_DCO_ON_OFS|macro|CS_STAT_DCO_ON_OFS
DECL|CS_STAT_DCO_ON|macro|CS_STAT_DCO_ON
DECL|CS_STAT_HFXT_ON_OFS|macro|CS_STAT_HFXT_ON_OFS
DECL|CS_STAT_HFXT_ON|macro|CS_STAT_HFXT_ON
DECL|CS_STAT_HSMCLK_ON_OFS|macro|CS_STAT_HSMCLK_ON_OFS
DECL|CS_STAT_HSMCLK_ON|macro|CS_STAT_HSMCLK_ON
DECL|CS_STAT_HSMCLK_READY_OFS|macro|CS_STAT_HSMCLK_READY_OFS
DECL|CS_STAT_HSMCLK_READY|macro|CS_STAT_HSMCLK_READY
DECL|CS_STAT_LFXTCLK_ON_OFS|macro|CS_STAT_LFXTCLK_ON_OFS
DECL|CS_STAT_LFXTCLK_ON|macro|CS_STAT_LFXTCLK_ON
DECL|CS_STAT_LFXT_ON_OFS|macro|CS_STAT_LFXT_ON_OFS
DECL|CS_STAT_LFXT_ON|macro|CS_STAT_LFXT_ON
DECL|CS_STAT_MCLK_ON_OFS|macro|CS_STAT_MCLK_ON_OFS
DECL|CS_STAT_MCLK_ON|macro|CS_STAT_MCLK_ON
DECL|CS_STAT_MCLK_READY_OFS|macro|CS_STAT_MCLK_READY_OFS
DECL|CS_STAT_MCLK_READY|macro|CS_STAT_MCLK_READY
DECL|CS_STAT_MODCLK_ON_OFS|macro|CS_STAT_MODCLK_ON_OFS
DECL|CS_STAT_MODCLK_ON|macro|CS_STAT_MODCLK_ON
DECL|CS_STAT_MODOSC_ON_OFS|macro|CS_STAT_MODOSC_ON_OFS
DECL|CS_STAT_MODOSC_ON|macro|CS_STAT_MODOSC_ON
DECL|CS_STAT_REFOCLK_ON_OFS|macro|CS_STAT_REFOCLK_ON_OFS
DECL|CS_STAT_REFOCLK_ON|macro|CS_STAT_REFOCLK_ON
DECL|CS_STAT_REFO_ON_OFS|macro|CS_STAT_REFO_ON_OFS
DECL|CS_STAT_REFO_ON|macro|CS_STAT_REFO_ON
DECL|CS_STAT_SMCLK_ON_OFS|macro|CS_STAT_SMCLK_ON_OFS
DECL|CS_STAT_SMCLK_ON|macro|CS_STAT_SMCLK_ON
DECL|CS_STAT_SMCLK_READY_OFS|macro|CS_STAT_SMCLK_READY_OFS
DECL|CS_STAT_SMCLK_READY|macro|CS_STAT_SMCLK_READY
DECL|CS_STAT_VLOCLK_ON_OFS|macro|CS_STAT_VLOCLK_ON_OFS
DECL|CS_STAT_VLOCLK_ON|macro|CS_STAT_VLOCLK_ON
DECL|CS_STAT_VLO_ON_OFS|macro|CS_STAT_VLO_ON_OFS
DECL|CS_STAT_VLO_ON|macro|CS_STAT_VLO_ON
DECL|CS_Type|typedef|} CS_Type;
DECL|CS|macro|CS
DECL|CTL0|member|__IO uint16_t CTL0; /*!< AES Accelerator Control Register 0 */
DECL|CTL0|member|__IO uint16_t CTL0; /*!< Comparator Control Register 0 */
DECL|CTL0|member|__IO uint16_t CTL0; /*!< REF Control Register 0 */
DECL|CTL0|member|__IO uint16_t CTL0; /*!< RTCCTL0 Register */
DECL|CTL0|member|__IO uint32_t CTL0; /*!< Control 0 Register */
DECL|CTL0|member|__IO uint32_t CTL0; /*!< Control 0 Register */
DECL|CTL0|member|__IO uint32_t CTL0; /*!< Control 0 Register */
DECL|CTL0|member|__IO uint32_t CTL0; /*!< Control 0 Register */
DECL|CTL13|member|__IO uint16_t CTL13; /*!< RTCCTL13 Register */
DECL|CTL1|member|__IO uint16_t CTL1; /*!< AES Accelerator Control Register 1 */
DECL|CTL1|member|__IO uint16_t CTL1; /*!< Comparator Control Register 1 */
DECL|CTL1|member|__IO uint32_t CTL1; /*!< Control 1 Register */
DECL|CTL1|member|__IO uint32_t CTL1; /*!< Control 1 Register */
DECL|CTL1|member|__IO uint32_t CTL1; /*!< Control 1 Register */
DECL|CTL2|member|__IO uint16_t CTL2; /*!< Comparator Control Register 2 */
DECL|CTL2|member|__IO uint32_t CTL2; /*!< Control 2 Register */
DECL|CTL3|member|__IO uint16_t CTL3; /*!< Comparator Control Register 3 */
DECL|CTL3|member|__IO uint32_t CTL3; /*!< Control 3 Register */
DECL|CTLBASE|member|__IO uint32_t CTLBASE; /*!< Channel Control Data Base Pointer Register */
DECL|CTLW0|member|__IO uint16_t CTLW0; /*!< eUSCI_Ax Control Word Register 0 */
DECL|CTLW0|member|__IO uint16_t CTLW0; /*!< eUSCI_Ax Control Word Register 0 */
DECL|CTLW0|member|__IO uint16_t CTLW0; /*!< eUSCI_Bx Control Word Register 0 */
DECL|CTLW0|member|__IO uint16_t CTLW0; /*!< eUSCI_Bx Control Word Register 0 */
DECL|CTLW1|member|__IO uint16_t CTLW1; /*!< eUSCI_Ax Control Word Register 1 */
DECL|CTLW1|member|__IO uint16_t CTLW1; /*!< eUSCI_Bx Control Word Register 1 */
DECL|CTL|member|__IO uint16_t CTL;
DECL|CTL|member|__IO uint16_t CTL; /*!< Capacitive Touch IO x Control Register */
DECL|CTL|member|__IO uint16_t CTL; /*!< TimerAx Control Register */
DECL|CTL|member|__IO uint16_t CTL; /*!< Watchdog Timer Control Register */
DECL|DATE|member|__IO uint16_t DATE; /*!< RTCDATE - Hexadecimal Format */
DECL|DATE|member|__IO uint16_t DATE; /*!< Real-Time Clock Date - BCD Format */
DECL|DCOERCAL0|member|__IO uint32_t DCOERCAL0; /*!< DCO External Resistor Cailbration 0 Register */
DECL|DCOERCAL1|member|__IO uint32_t DCOERCAL1; /*!< DCO External Resistor Calibration 1 Register */
DECL|DCOER_CONSTK_RSEL04|member|__I uint32_t DCOER_CONSTK_RSEL04; /*!< DCO ER mode: DCO Constant (K) for DCORSEL 0 to 4 */
DECL|DCOER_CONSTK_RSEL5|member|__I uint32_t DCOER_CONSTK_RSEL5; /*!< DCO ER mode: DCO Constant (K) for DCORSEL 5 */
DECL|DCOER_FCAL_RSEL04|member|__I uint32_t DCOER_FCAL_RSEL04; /*!< DCO ER mode: Frequency calibration for DCORSEL 0 to 4 */
DECL|DCOER_FCAL_RSEL5|member|__I uint32_t DCOER_FCAL_RSEL5; /*!< DCO ER mode: Frequency calibration for DCORSEL 5 */
DECL|DCOIR_CONSTK_RSEL04|member|__I uint32_t DCOIR_CONSTK_RSEL04; /*!< DCO IR mode: DCO Constant (K) for DCORSEL 0 to 4 */
DECL|DCOIR_CONSTK_RSEL5|member|__I uint32_t DCOIR_CONSTK_RSEL5; /*!< DCO IR mode: DCO Constant (K) for DCORSEL 5 */
DECL|DCOIR_FCAL_RSEL04|member|__I uint32_t DCOIR_FCAL_RSEL04; /*!< DCO IR mode: Frequency calibration for DCORSEL 0 to 4 */
DECL|DCOIR_FCAL_RSEL5|member|__I uint32_t DCOIR_FCAL_RSEL5; /*!< DCO IR mode: Frequency calibration for DCORSEL 5 */
DECL|DEVICE_CFG|member|__I uint32_t DEVICE_CFG; /*!< Device Configuration Status */
DECL|DEVICE_ID|member|__I uint32_t DEVICE_ID; /*!< Device ID */
DECL|DEVICE_INFO_LEN|member|__I uint32_t DEVICE_INFO_LEN; /*!< Device Info Length */
DECL|DEVICE_INFO_TAG|member|__I uint32_t DEVICE_INFO_TAG; /*!< Device Info Tag */
DECL|DI16|member|__IO uint16_t DI16; /*!< Data Input for CRC16 computation */
DECL|DI32|member|__IO uint16_t DI32; /*!< Data Input for CRC32 Signature Computation */
DECL|DIE_REC_LEN|member|__I uint32_t DIE_REC_LEN; /*!< Die Record Length */
DECL|DIE_REC_TAG|member|__I uint32_t DIE_REC_TAG; /*!< Die Record Tag */
DECL|DIE_XPOS|member|__I uint32_t DIE_XPOS; /*!< Die X-Position */
DECL|DIE_YPOS|member|__I uint32_t DIE_YPOS; /*!< Die Y-Position */
DECL|DIN|member|__O uint16_t DIN; /*!< AES Accelerator Data In Register */
DECL|DIO_BASE|macro|DIO_BASE
DECL|DIO_GLTFLT_CTL|member|__IO uint32_t DIO_GLTFLT_CTL; /*!< Digital I/O Glitch Filter Control Register */
DECL|DIO_PORT_Even_Interruptable_Type|typedef|} DIO_PORT_Even_Interruptable_Type;
DECL|DIO_PORT_IV0|macro|DIO_PORT_IV0
DECL|DIO_PORT_IV1|macro|DIO_PORT_IV1
DECL|DIO_PORT_IV2|macro|DIO_PORT_IV2
DECL|DIO_PORT_IV3|macro|DIO_PORT_IV3
DECL|DIO_PORT_IV4|macro|DIO_PORT_IV4
DECL|DIO_PORT_IV_0|macro|DIO_PORT_IV_0
DECL|DIO_PORT_IV_10|macro|DIO_PORT_IV_10
DECL|DIO_PORT_IV_12|macro|DIO_PORT_IV_12
DECL|DIO_PORT_IV_14|macro|DIO_PORT_IV_14
DECL|DIO_PORT_IV_16|macro|DIO_PORT_IV_16
DECL|DIO_PORT_IV_2|macro|DIO_PORT_IV_2
DECL|DIO_PORT_IV_4|macro|DIO_PORT_IV_4
DECL|DIO_PORT_IV_6|macro|DIO_PORT_IV_6
DECL|DIO_PORT_IV_8|macro|DIO_PORT_IV_8
DECL|DIO_PORT_IV_MASK|macro|DIO_PORT_IV_MASK
DECL|DIO_PORT_IV_OFS|macro|DIO_PORT_IV_OFS
DECL|DIO_PORT_IV__IFG0|macro|DIO_PORT_IV__IFG0
DECL|DIO_PORT_IV__IFG1|macro|DIO_PORT_IV__IFG1
DECL|DIO_PORT_IV__IFG2|macro|DIO_PORT_IV__IFG2
DECL|DIO_PORT_IV__IFG3|macro|DIO_PORT_IV__IFG3
DECL|DIO_PORT_IV__IFG4|macro|DIO_PORT_IV__IFG4
DECL|DIO_PORT_IV__IFG5|macro|DIO_PORT_IV__IFG5
DECL|DIO_PORT_IV__IFG6|macro|DIO_PORT_IV__IFG6
DECL|DIO_PORT_IV__IFG7|macro|DIO_PORT_IV__IFG7
DECL|DIO_PORT_IV__NONE|macro|DIO_PORT_IV__NONE
DECL|DIO_PORT_Interruptable_Type|typedef|} DIO_PORT_Interruptable_Type;
DECL|DIO_PORT_Not_Interruptable_Type|typedef|} DIO_PORT_Not_Interruptable_Type;
DECL|DIO_PORT_Odd_Interruptable_Type|typedef|} DIO_PORT_Odd_Interruptable_Type;
DECL|DIRB16|member|__IO uint16_t DIRB16; /*!< CRC16 Data In Reverse */
DECL|DIRB32|member|__IO uint16_t DIRB32; /*!< Data In Reverse for CRC32 Computation */
DECL|DIR_H|member|__IO uint8_t DIR_H; /*!< High Port Direction */
DECL|DIR_H|member|__IO uint8_t DIR_H; /*!< High Port Direction */
DECL|DIR_L|member|__IO uint8_t DIR_L; /*!< Low Port Direction */
DECL|DIR_L|member|__IO uint8_t DIR_L; /*!< Low Port Direction */
DECL|DIR|member|__IO uint16_t DIR; /*!< Port Pair Direction */
DECL|DIR|member|__IO uint16_t DIR; /*!< Port Pair Direction */
DECL|DIR|member|__IO uint8_t DIR; /*!< Port Direction */
DECL|DIR|member|__IO uint8_t DIR; /*!< Port Direction */
DECL|DMA_BASE|macro|DMA_BASE
DECL|DMA_CFG_CHPROTCTRL_MASK|macro|DMA_CFG_CHPROTCTRL_MASK
DECL|DMA_CFG_CHPROTCTRL_OFS|macro|DMA_CFG_CHPROTCTRL_OFS
DECL|DMA_CFG_MASTEN_OFS|macro|DMA_CFG_MASTEN_OFS
DECL|DMA_CFG_MASTEN|macro|DMA_CFG_MASTEN
DECL|DMA_CHANNEL_CONTROL_STRUCT_SIZE|macro|DMA_CHANNEL_CONTROL_STRUCT_SIZE
DECL|DMA_CHN_SRCCFG_DMA_SRC_MASK|macro|DMA_CHN_SRCCFG_DMA_SRC_MASK
DECL|DMA_CHN_SRCCFG_DMA_SRC_OFS|macro|DMA_CHN_SRCCFG_DMA_SRC_OFS
DECL|DMA_CONTROL_MEMORY_ALIGNMENT|macro|DMA_CONTROL_MEMORY_ALIGNMENT
DECL|DMA_CTLBASE_ADDR_MASK|macro|DMA_CTLBASE_ADDR_MASK
DECL|DMA_CTLBASE_ADDR_OFS|macro|DMA_CTLBASE_ADDR_OFS
DECL|DMA_Channel_Type|typedef|} DMA_Channel_Type;
DECL|DMA_Channel|macro|DMA_Channel
DECL|DMA_Control_Type|typedef|} DMA_Control_Type;
DECL|DMA_Control|macro|DMA_Control
DECL|DMA_DEVICE_CFG_NUM_DMA_CHANNELS_MASK|macro|DMA_DEVICE_CFG_NUM_DMA_CHANNELS_MASK
DECL|DMA_DEVICE_CFG_NUM_DMA_CHANNELS_OFS|macro|DMA_DEVICE_CFG_NUM_DMA_CHANNELS_OFS
DECL|DMA_DEVICE_CFG_NUM_SRC_PER_CHANNEL_MASK|macro|DMA_DEVICE_CFG_NUM_SRC_PER_CHANNEL_MASK
DECL|DMA_DEVICE_CFG_NUM_SRC_PER_CHANNEL_OFS|macro|DMA_DEVICE_CFG_NUM_SRC_PER_CHANNEL_OFS
DECL|DMA_ERRCLR_ERRCLR_OFS|macro|DMA_ERRCLR_ERRCLR_OFS
DECL|DMA_ERRCLR_ERRCLR|macro|DMA_ERRCLR_ERRCLR
DECL|DMA_ERR_IRQn|enumerator|DMA_ERR_IRQn = 30, /* 46 DMA_ERR Interrupt */
DECL|DMA_INT0_CLRFLG_CH0_OFS|macro|DMA_INT0_CLRFLG_CH0_OFS
DECL|DMA_INT0_CLRFLG_CH0|macro|DMA_INT0_CLRFLG_CH0
DECL|DMA_INT0_CLRFLG_CH10_OFS|macro|DMA_INT0_CLRFLG_CH10_OFS
DECL|DMA_INT0_CLRFLG_CH10|macro|DMA_INT0_CLRFLG_CH10
DECL|DMA_INT0_CLRFLG_CH11_OFS|macro|DMA_INT0_CLRFLG_CH11_OFS
DECL|DMA_INT0_CLRFLG_CH11|macro|DMA_INT0_CLRFLG_CH11
DECL|DMA_INT0_CLRFLG_CH12_OFS|macro|DMA_INT0_CLRFLG_CH12_OFS
DECL|DMA_INT0_CLRFLG_CH12|macro|DMA_INT0_CLRFLG_CH12
DECL|DMA_INT0_CLRFLG_CH13_OFS|macro|DMA_INT0_CLRFLG_CH13_OFS
DECL|DMA_INT0_CLRFLG_CH13|macro|DMA_INT0_CLRFLG_CH13
DECL|DMA_INT0_CLRFLG_CH14_OFS|macro|DMA_INT0_CLRFLG_CH14_OFS
DECL|DMA_INT0_CLRFLG_CH14|macro|DMA_INT0_CLRFLG_CH14
DECL|DMA_INT0_CLRFLG_CH15_OFS|macro|DMA_INT0_CLRFLG_CH15_OFS
DECL|DMA_INT0_CLRFLG_CH15|macro|DMA_INT0_CLRFLG_CH15
DECL|DMA_INT0_CLRFLG_CH16_OFS|macro|DMA_INT0_CLRFLG_CH16_OFS
DECL|DMA_INT0_CLRFLG_CH16|macro|DMA_INT0_CLRFLG_CH16
DECL|DMA_INT0_CLRFLG_CH17_OFS|macro|DMA_INT0_CLRFLG_CH17_OFS
DECL|DMA_INT0_CLRFLG_CH17|macro|DMA_INT0_CLRFLG_CH17
DECL|DMA_INT0_CLRFLG_CH18_OFS|macro|DMA_INT0_CLRFLG_CH18_OFS
DECL|DMA_INT0_CLRFLG_CH18|macro|DMA_INT0_CLRFLG_CH18
DECL|DMA_INT0_CLRFLG_CH19_OFS|macro|DMA_INT0_CLRFLG_CH19_OFS
DECL|DMA_INT0_CLRFLG_CH19|macro|DMA_INT0_CLRFLG_CH19
DECL|DMA_INT0_CLRFLG_CH1_OFS|macro|DMA_INT0_CLRFLG_CH1_OFS
DECL|DMA_INT0_CLRFLG_CH1|macro|DMA_INT0_CLRFLG_CH1
DECL|DMA_INT0_CLRFLG_CH20_OFS|macro|DMA_INT0_CLRFLG_CH20_OFS
DECL|DMA_INT0_CLRFLG_CH20|macro|DMA_INT0_CLRFLG_CH20
DECL|DMA_INT0_CLRFLG_CH21_OFS|macro|DMA_INT0_CLRFLG_CH21_OFS
DECL|DMA_INT0_CLRFLG_CH21|macro|DMA_INT0_CLRFLG_CH21
DECL|DMA_INT0_CLRFLG_CH22_OFS|macro|DMA_INT0_CLRFLG_CH22_OFS
DECL|DMA_INT0_CLRFLG_CH22|macro|DMA_INT0_CLRFLG_CH22
DECL|DMA_INT0_CLRFLG_CH23_OFS|macro|DMA_INT0_CLRFLG_CH23_OFS
DECL|DMA_INT0_CLRFLG_CH23|macro|DMA_INT0_CLRFLG_CH23
DECL|DMA_INT0_CLRFLG_CH24_OFS|macro|DMA_INT0_CLRFLG_CH24_OFS
DECL|DMA_INT0_CLRFLG_CH24|macro|DMA_INT0_CLRFLG_CH24
DECL|DMA_INT0_CLRFLG_CH25_OFS|macro|DMA_INT0_CLRFLG_CH25_OFS
DECL|DMA_INT0_CLRFLG_CH25|macro|DMA_INT0_CLRFLG_CH25
DECL|DMA_INT0_CLRFLG_CH26_OFS|macro|DMA_INT0_CLRFLG_CH26_OFS
DECL|DMA_INT0_CLRFLG_CH26|macro|DMA_INT0_CLRFLG_CH26
DECL|DMA_INT0_CLRFLG_CH27_OFS|macro|DMA_INT0_CLRFLG_CH27_OFS
DECL|DMA_INT0_CLRFLG_CH27|macro|DMA_INT0_CLRFLG_CH27
DECL|DMA_INT0_CLRFLG_CH28_OFS|macro|DMA_INT0_CLRFLG_CH28_OFS
DECL|DMA_INT0_CLRFLG_CH28|macro|DMA_INT0_CLRFLG_CH28
DECL|DMA_INT0_CLRFLG_CH29_OFS|macro|DMA_INT0_CLRFLG_CH29_OFS
DECL|DMA_INT0_CLRFLG_CH29|macro|DMA_INT0_CLRFLG_CH29
DECL|DMA_INT0_CLRFLG_CH2_OFS|macro|DMA_INT0_CLRFLG_CH2_OFS
DECL|DMA_INT0_CLRFLG_CH2|macro|DMA_INT0_CLRFLG_CH2
DECL|DMA_INT0_CLRFLG_CH30_OFS|macro|DMA_INT0_CLRFLG_CH30_OFS
DECL|DMA_INT0_CLRFLG_CH30|macro|DMA_INT0_CLRFLG_CH30
DECL|DMA_INT0_CLRFLG_CH31_OFS|macro|DMA_INT0_CLRFLG_CH31_OFS
DECL|DMA_INT0_CLRFLG_CH31|macro|DMA_INT0_CLRFLG_CH31
DECL|DMA_INT0_CLRFLG_CH3_OFS|macro|DMA_INT0_CLRFLG_CH3_OFS
DECL|DMA_INT0_CLRFLG_CH3|macro|DMA_INT0_CLRFLG_CH3
DECL|DMA_INT0_CLRFLG_CH4_OFS|macro|DMA_INT0_CLRFLG_CH4_OFS
DECL|DMA_INT0_CLRFLG_CH4|macro|DMA_INT0_CLRFLG_CH4
DECL|DMA_INT0_CLRFLG_CH5_OFS|macro|DMA_INT0_CLRFLG_CH5_OFS
DECL|DMA_INT0_CLRFLG_CH5|macro|DMA_INT0_CLRFLG_CH5
DECL|DMA_INT0_CLRFLG_CH6_OFS|macro|DMA_INT0_CLRFLG_CH6_OFS
DECL|DMA_INT0_CLRFLG_CH6|macro|DMA_INT0_CLRFLG_CH6
DECL|DMA_INT0_CLRFLG_CH7_OFS|macro|DMA_INT0_CLRFLG_CH7_OFS
DECL|DMA_INT0_CLRFLG_CH7|macro|DMA_INT0_CLRFLG_CH7
DECL|DMA_INT0_CLRFLG_CH8_OFS|macro|DMA_INT0_CLRFLG_CH8_OFS
DECL|DMA_INT0_CLRFLG_CH8|macro|DMA_INT0_CLRFLG_CH8
DECL|DMA_INT0_CLRFLG_CH9_OFS|macro|DMA_INT0_CLRFLG_CH9_OFS
DECL|DMA_INT0_CLRFLG_CH9|macro|DMA_INT0_CLRFLG_CH9
DECL|DMA_INT0_IRQn|enumerator|DMA_INT0_IRQn = 34, /* 50 DMA_INT0 Interrupt */
DECL|DMA_INT0_SRCFLG_CH0_OFS|macro|DMA_INT0_SRCFLG_CH0_OFS
DECL|DMA_INT0_SRCFLG_CH0|macro|DMA_INT0_SRCFLG_CH0
DECL|DMA_INT0_SRCFLG_CH10_OFS|macro|DMA_INT0_SRCFLG_CH10_OFS
DECL|DMA_INT0_SRCFLG_CH10|macro|DMA_INT0_SRCFLG_CH10
DECL|DMA_INT0_SRCFLG_CH11_OFS|macro|DMA_INT0_SRCFLG_CH11_OFS
DECL|DMA_INT0_SRCFLG_CH11|macro|DMA_INT0_SRCFLG_CH11
DECL|DMA_INT0_SRCFLG_CH12_OFS|macro|DMA_INT0_SRCFLG_CH12_OFS
DECL|DMA_INT0_SRCFLG_CH12|macro|DMA_INT0_SRCFLG_CH12
DECL|DMA_INT0_SRCFLG_CH13_OFS|macro|DMA_INT0_SRCFLG_CH13_OFS
DECL|DMA_INT0_SRCFLG_CH13|macro|DMA_INT0_SRCFLG_CH13
DECL|DMA_INT0_SRCFLG_CH14_OFS|macro|DMA_INT0_SRCFLG_CH14_OFS
DECL|DMA_INT0_SRCFLG_CH14|macro|DMA_INT0_SRCFLG_CH14
DECL|DMA_INT0_SRCFLG_CH15_OFS|macro|DMA_INT0_SRCFLG_CH15_OFS
DECL|DMA_INT0_SRCFLG_CH15|macro|DMA_INT0_SRCFLG_CH15
DECL|DMA_INT0_SRCFLG_CH16_OFS|macro|DMA_INT0_SRCFLG_CH16_OFS
DECL|DMA_INT0_SRCFLG_CH16|macro|DMA_INT0_SRCFLG_CH16
DECL|DMA_INT0_SRCFLG_CH17_OFS|macro|DMA_INT0_SRCFLG_CH17_OFS
DECL|DMA_INT0_SRCFLG_CH17|macro|DMA_INT0_SRCFLG_CH17
DECL|DMA_INT0_SRCFLG_CH18_OFS|macro|DMA_INT0_SRCFLG_CH18_OFS
DECL|DMA_INT0_SRCFLG_CH18|macro|DMA_INT0_SRCFLG_CH18
DECL|DMA_INT0_SRCFLG_CH19_OFS|macro|DMA_INT0_SRCFLG_CH19_OFS
DECL|DMA_INT0_SRCFLG_CH19|macro|DMA_INT0_SRCFLG_CH19
DECL|DMA_INT0_SRCFLG_CH1_OFS|macro|DMA_INT0_SRCFLG_CH1_OFS
DECL|DMA_INT0_SRCFLG_CH1|macro|DMA_INT0_SRCFLG_CH1
DECL|DMA_INT0_SRCFLG_CH20_OFS|macro|DMA_INT0_SRCFLG_CH20_OFS
DECL|DMA_INT0_SRCFLG_CH20|macro|DMA_INT0_SRCFLG_CH20
DECL|DMA_INT0_SRCFLG_CH21_OFS|macro|DMA_INT0_SRCFLG_CH21_OFS
DECL|DMA_INT0_SRCFLG_CH21|macro|DMA_INT0_SRCFLG_CH21
DECL|DMA_INT0_SRCFLG_CH22_OFS|macro|DMA_INT0_SRCFLG_CH22_OFS
DECL|DMA_INT0_SRCFLG_CH22|macro|DMA_INT0_SRCFLG_CH22
DECL|DMA_INT0_SRCFLG_CH23_OFS|macro|DMA_INT0_SRCFLG_CH23_OFS
DECL|DMA_INT0_SRCFLG_CH23|macro|DMA_INT0_SRCFLG_CH23
DECL|DMA_INT0_SRCFLG_CH24_OFS|macro|DMA_INT0_SRCFLG_CH24_OFS
DECL|DMA_INT0_SRCFLG_CH24|macro|DMA_INT0_SRCFLG_CH24
DECL|DMA_INT0_SRCFLG_CH25_OFS|macro|DMA_INT0_SRCFLG_CH25_OFS
DECL|DMA_INT0_SRCFLG_CH25|macro|DMA_INT0_SRCFLG_CH25
DECL|DMA_INT0_SRCFLG_CH26_OFS|macro|DMA_INT0_SRCFLG_CH26_OFS
DECL|DMA_INT0_SRCFLG_CH26|macro|DMA_INT0_SRCFLG_CH26
DECL|DMA_INT0_SRCFLG_CH27_OFS|macro|DMA_INT0_SRCFLG_CH27_OFS
DECL|DMA_INT0_SRCFLG_CH27|macro|DMA_INT0_SRCFLG_CH27
DECL|DMA_INT0_SRCFLG_CH28_OFS|macro|DMA_INT0_SRCFLG_CH28_OFS
DECL|DMA_INT0_SRCFLG_CH28|macro|DMA_INT0_SRCFLG_CH28
DECL|DMA_INT0_SRCFLG_CH29_OFS|macro|DMA_INT0_SRCFLG_CH29_OFS
DECL|DMA_INT0_SRCFLG_CH29|macro|DMA_INT0_SRCFLG_CH29
DECL|DMA_INT0_SRCFLG_CH2_OFS|macro|DMA_INT0_SRCFLG_CH2_OFS
DECL|DMA_INT0_SRCFLG_CH2|macro|DMA_INT0_SRCFLG_CH2
DECL|DMA_INT0_SRCFLG_CH30_OFS|macro|DMA_INT0_SRCFLG_CH30_OFS
DECL|DMA_INT0_SRCFLG_CH30|macro|DMA_INT0_SRCFLG_CH30
DECL|DMA_INT0_SRCFLG_CH31_OFS|macro|DMA_INT0_SRCFLG_CH31_OFS
DECL|DMA_INT0_SRCFLG_CH31|macro|DMA_INT0_SRCFLG_CH31
DECL|DMA_INT0_SRCFLG_CH3_OFS|macro|DMA_INT0_SRCFLG_CH3_OFS
DECL|DMA_INT0_SRCFLG_CH3|macro|DMA_INT0_SRCFLG_CH3
DECL|DMA_INT0_SRCFLG_CH4_OFS|macro|DMA_INT0_SRCFLG_CH4_OFS
DECL|DMA_INT0_SRCFLG_CH4|macro|DMA_INT0_SRCFLG_CH4
DECL|DMA_INT0_SRCFLG_CH5_OFS|macro|DMA_INT0_SRCFLG_CH5_OFS
DECL|DMA_INT0_SRCFLG_CH5|macro|DMA_INT0_SRCFLG_CH5
DECL|DMA_INT0_SRCFLG_CH6_OFS|macro|DMA_INT0_SRCFLG_CH6_OFS
DECL|DMA_INT0_SRCFLG_CH6|macro|DMA_INT0_SRCFLG_CH6
DECL|DMA_INT0_SRCFLG_CH7_OFS|macro|DMA_INT0_SRCFLG_CH7_OFS
DECL|DMA_INT0_SRCFLG_CH7|macro|DMA_INT0_SRCFLG_CH7
DECL|DMA_INT0_SRCFLG_CH8_OFS|macro|DMA_INT0_SRCFLG_CH8_OFS
DECL|DMA_INT0_SRCFLG_CH8|macro|DMA_INT0_SRCFLG_CH8
DECL|DMA_INT0_SRCFLG_CH9_OFS|macro|DMA_INT0_SRCFLG_CH9_OFS
DECL|DMA_INT0_SRCFLG_CH9|macro|DMA_INT0_SRCFLG_CH9
DECL|DMA_INT1_IRQn|enumerator|DMA_INT1_IRQn = 33, /* 49 DMA_INT1 Interrupt */
DECL|DMA_INT1_SRCCFG_EN_OFS|macro|DMA_INT1_SRCCFG_EN_OFS
DECL|DMA_INT1_SRCCFG_EN|macro|DMA_INT1_SRCCFG_EN
DECL|DMA_INT1_SRCCFG_INT_SRC_MASK|macro|DMA_INT1_SRCCFG_INT_SRC_MASK
DECL|DMA_INT1_SRCCFG_INT_SRC_OFS|macro|DMA_INT1_SRCCFG_INT_SRC_OFS
DECL|DMA_INT2_IRQn|enumerator|DMA_INT2_IRQn = 32, /* 48 DMA_INT2 Interrupt */
DECL|DMA_INT2_SRCCFG_EN_OFS|macro|DMA_INT2_SRCCFG_EN_OFS
DECL|DMA_INT2_SRCCFG_EN|macro|DMA_INT2_SRCCFG_EN
DECL|DMA_INT2_SRCCFG_INT_SRC_MASK|macro|DMA_INT2_SRCCFG_INT_SRC_MASK
DECL|DMA_INT2_SRCCFG_INT_SRC_OFS|macro|DMA_INT2_SRCCFG_INT_SRC_OFS
DECL|DMA_INT3_IRQn|enumerator|DMA_INT3_IRQn = 31, /* 47 DMA_INT3 Interrupt */
DECL|DMA_INT3_SRCCFG_EN_OFS|macro|DMA_INT3_SRCCFG_EN_OFS
DECL|DMA_INT3_SRCCFG_EN|macro|DMA_INT3_SRCCFG_EN
DECL|DMA_INT3_SRCCFG_INT_SRC_MASK|macro|DMA_INT3_SRCCFG_INT_SRC_MASK
DECL|DMA_INT3_SRCCFG_INT_SRC_OFS|macro|DMA_INT3_SRCCFG_INT_SRC_OFS
DECL|DMA_STAT_DMACHANS0|macro|DMA_STAT_DMACHANS0
DECL|DMA_STAT_DMACHANS1|macro|DMA_STAT_DMACHANS1
DECL|DMA_STAT_DMACHANS2|macro|DMA_STAT_DMACHANS2
DECL|DMA_STAT_DMACHANS3|macro|DMA_STAT_DMACHANS3
DECL|DMA_STAT_DMACHANS4|macro|DMA_STAT_DMACHANS4
DECL|DMA_STAT_DMACHANS_0|macro|DMA_STAT_DMACHANS_0
DECL|DMA_STAT_DMACHANS_1|macro|DMA_STAT_DMACHANS_1
DECL|DMA_STAT_DMACHANS_30|macro|DMA_STAT_DMACHANS_30
DECL|DMA_STAT_DMACHANS_31|macro|DMA_STAT_DMACHANS_31
DECL|DMA_STAT_DMACHANS_MASK|macro|DMA_STAT_DMACHANS_MASK
DECL|DMA_STAT_DMACHANS_OFS|macro|DMA_STAT_DMACHANS_OFS
DECL|DMA_STAT_MASTEN_OFS|macro|DMA_STAT_MASTEN_OFS
DECL|DMA_STAT_MASTEN|macro|DMA_STAT_MASTEN
DECL|DMA_STAT_STATE0|macro|DMA_STAT_STATE0
DECL|DMA_STAT_STATE1|macro|DMA_STAT_STATE1
DECL|DMA_STAT_STATE2|macro|DMA_STAT_STATE2
DECL|DMA_STAT_STATE3|macro|DMA_STAT_STATE3
DECL|DMA_STAT_STATE_0|macro|DMA_STAT_STATE_0
DECL|DMA_STAT_STATE_10|macro|DMA_STAT_STATE_10
DECL|DMA_STAT_STATE_11|macro|DMA_STAT_STATE_11
DECL|DMA_STAT_STATE_12|macro|DMA_STAT_STATE_12
DECL|DMA_STAT_STATE_13|macro|DMA_STAT_STATE_13
DECL|DMA_STAT_STATE_14|macro|DMA_STAT_STATE_14
DECL|DMA_STAT_STATE_15|macro|DMA_STAT_STATE_15
DECL|DMA_STAT_STATE_1|macro|DMA_STAT_STATE_1
DECL|DMA_STAT_STATE_2|macro|DMA_STAT_STATE_2
DECL|DMA_STAT_STATE_3|macro|DMA_STAT_STATE_3
DECL|DMA_STAT_STATE_4|macro|DMA_STAT_STATE_4
DECL|DMA_STAT_STATE_5|macro|DMA_STAT_STATE_5
DECL|DMA_STAT_STATE_6|macro|DMA_STAT_STATE_6
DECL|DMA_STAT_STATE_7|macro|DMA_STAT_STATE_7
DECL|DMA_STAT_STATE_8|macro|DMA_STAT_STATE_8
DECL|DMA_STAT_STATE_9|macro|DMA_STAT_STATE_9
DECL|DMA_STAT_STATE_MASK|macro|DMA_STAT_STATE_MASK
DECL|DMA_STAT_STATE_OFS|macro|DMA_STAT_STATE_OFS
DECL|DMA_STAT_TESTSTAT0|macro|DMA_STAT_TESTSTAT0
DECL|DMA_STAT_TESTSTAT1|macro|DMA_STAT_TESTSTAT1
DECL|DMA_STAT_TESTSTAT2|macro|DMA_STAT_TESTSTAT2
DECL|DMA_STAT_TESTSTAT3|macro|DMA_STAT_TESTSTAT3
DECL|DMA_STAT_TESTSTAT_0|macro|DMA_STAT_TESTSTAT_0
DECL|DMA_STAT_TESTSTAT_1|macro|DMA_STAT_TESTSTAT_1
DECL|DMA_STAT_TESTSTAT_MASK|macro|DMA_STAT_TESTSTAT_MASK
DECL|DMA_STAT_TESTSTAT_OFS|macro|DMA_STAT_TESTSTAT_OFS
DECL|DMA_SW_CHTRIG_CH0_OFS|macro|DMA_SW_CHTRIG_CH0_OFS
DECL|DMA_SW_CHTRIG_CH0|macro|DMA_SW_CHTRIG_CH0
DECL|DMA_SW_CHTRIG_CH10_OFS|macro|DMA_SW_CHTRIG_CH10_OFS
DECL|DMA_SW_CHTRIG_CH10|macro|DMA_SW_CHTRIG_CH10
DECL|DMA_SW_CHTRIG_CH11_OFS|macro|DMA_SW_CHTRIG_CH11_OFS
DECL|DMA_SW_CHTRIG_CH11|macro|DMA_SW_CHTRIG_CH11
DECL|DMA_SW_CHTRIG_CH12_OFS|macro|DMA_SW_CHTRIG_CH12_OFS
DECL|DMA_SW_CHTRIG_CH12|macro|DMA_SW_CHTRIG_CH12
DECL|DMA_SW_CHTRIG_CH13_OFS|macro|DMA_SW_CHTRIG_CH13_OFS
DECL|DMA_SW_CHTRIG_CH13|macro|DMA_SW_CHTRIG_CH13
DECL|DMA_SW_CHTRIG_CH14_OFS|macro|DMA_SW_CHTRIG_CH14_OFS
DECL|DMA_SW_CHTRIG_CH14|macro|DMA_SW_CHTRIG_CH14
DECL|DMA_SW_CHTRIG_CH15_OFS|macro|DMA_SW_CHTRIG_CH15_OFS
DECL|DMA_SW_CHTRIG_CH15|macro|DMA_SW_CHTRIG_CH15
DECL|DMA_SW_CHTRIG_CH16_OFS|macro|DMA_SW_CHTRIG_CH16_OFS
DECL|DMA_SW_CHTRIG_CH16|macro|DMA_SW_CHTRIG_CH16
DECL|DMA_SW_CHTRIG_CH17_OFS|macro|DMA_SW_CHTRIG_CH17_OFS
DECL|DMA_SW_CHTRIG_CH17|macro|DMA_SW_CHTRIG_CH17
DECL|DMA_SW_CHTRIG_CH18_OFS|macro|DMA_SW_CHTRIG_CH18_OFS
DECL|DMA_SW_CHTRIG_CH18|macro|DMA_SW_CHTRIG_CH18
DECL|DMA_SW_CHTRIG_CH19_OFS|macro|DMA_SW_CHTRIG_CH19_OFS
DECL|DMA_SW_CHTRIG_CH19|macro|DMA_SW_CHTRIG_CH19
DECL|DMA_SW_CHTRIG_CH1_OFS|macro|DMA_SW_CHTRIG_CH1_OFS
DECL|DMA_SW_CHTRIG_CH1|macro|DMA_SW_CHTRIG_CH1
DECL|DMA_SW_CHTRIG_CH20_OFS|macro|DMA_SW_CHTRIG_CH20_OFS
DECL|DMA_SW_CHTRIG_CH20|macro|DMA_SW_CHTRIG_CH20
DECL|DMA_SW_CHTRIG_CH21_OFS|macro|DMA_SW_CHTRIG_CH21_OFS
DECL|DMA_SW_CHTRIG_CH21|macro|DMA_SW_CHTRIG_CH21
DECL|DMA_SW_CHTRIG_CH22_OFS|macro|DMA_SW_CHTRIG_CH22_OFS
DECL|DMA_SW_CHTRIG_CH22|macro|DMA_SW_CHTRIG_CH22
DECL|DMA_SW_CHTRIG_CH23_OFS|macro|DMA_SW_CHTRIG_CH23_OFS
DECL|DMA_SW_CHTRIG_CH23|macro|DMA_SW_CHTRIG_CH23
DECL|DMA_SW_CHTRIG_CH24_OFS|macro|DMA_SW_CHTRIG_CH24_OFS
DECL|DMA_SW_CHTRIG_CH24|macro|DMA_SW_CHTRIG_CH24
DECL|DMA_SW_CHTRIG_CH25_OFS|macro|DMA_SW_CHTRIG_CH25_OFS
DECL|DMA_SW_CHTRIG_CH25|macro|DMA_SW_CHTRIG_CH25
DECL|DMA_SW_CHTRIG_CH26_OFS|macro|DMA_SW_CHTRIG_CH26_OFS
DECL|DMA_SW_CHTRIG_CH26|macro|DMA_SW_CHTRIG_CH26
DECL|DMA_SW_CHTRIG_CH27_OFS|macro|DMA_SW_CHTRIG_CH27_OFS
DECL|DMA_SW_CHTRIG_CH27|macro|DMA_SW_CHTRIG_CH27
DECL|DMA_SW_CHTRIG_CH28_OFS|macro|DMA_SW_CHTRIG_CH28_OFS
DECL|DMA_SW_CHTRIG_CH28|macro|DMA_SW_CHTRIG_CH28
DECL|DMA_SW_CHTRIG_CH29_OFS|macro|DMA_SW_CHTRIG_CH29_OFS
DECL|DMA_SW_CHTRIG_CH29|macro|DMA_SW_CHTRIG_CH29
DECL|DMA_SW_CHTRIG_CH2_OFS|macro|DMA_SW_CHTRIG_CH2_OFS
DECL|DMA_SW_CHTRIG_CH2|macro|DMA_SW_CHTRIG_CH2
DECL|DMA_SW_CHTRIG_CH30_OFS|macro|DMA_SW_CHTRIG_CH30_OFS
DECL|DMA_SW_CHTRIG_CH30|macro|DMA_SW_CHTRIG_CH30
DECL|DMA_SW_CHTRIG_CH31_OFS|macro|DMA_SW_CHTRIG_CH31_OFS
DECL|DMA_SW_CHTRIG_CH31|macro|DMA_SW_CHTRIG_CH31
DECL|DMA_SW_CHTRIG_CH3_OFS|macro|DMA_SW_CHTRIG_CH3_OFS
DECL|DMA_SW_CHTRIG_CH3|macro|DMA_SW_CHTRIG_CH3
DECL|DMA_SW_CHTRIG_CH4_OFS|macro|DMA_SW_CHTRIG_CH4_OFS
DECL|DMA_SW_CHTRIG_CH4|macro|DMA_SW_CHTRIG_CH4
DECL|DMA_SW_CHTRIG_CH5_OFS|macro|DMA_SW_CHTRIG_CH5_OFS
DECL|DMA_SW_CHTRIG_CH5|macro|DMA_SW_CHTRIG_CH5
DECL|DMA_SW_CHTRIG_CH6_OFS|macro|DMA_SW_CHTRIG_CH6_OFS
DECL|DMA_SW_CHTRIG_CH6|macro|DMA_SW_CHTRIG_CH6
DECL|DMA_SW_CHTRIG_CH7_OFS|macro|DMA_SW_CHTRIG_CH7_OFS
DECL|DMA_SW_CHTRIG_CH7|macro|DMA_SW_CHTRIG_CH7
DECL|DMA_SW_CHTRIG_CH8_OFS|macro|DMA_SW_CHTRIG_CH8_OFS
DECL|DMA_SW_CHTRIG_CH8|macro|DMA_SW_CHTRIG_CH8
DECL|DMA_SW_CHTRIG_CH9_OFS|macro|DMA_SW_CHTRIG_CH9_OFS
DECL|DMA_SW_CHTRIG_CH9|macro|DMA_SW_CHTRIG_CH9
DECL|DOUT|member|__O uint16_t DOUT; /*!< AES Accelerator Data Out Register */
DECL|DS_H|member|__IO uint8_t DS_H; /*!< High Port Drive Strength */
DECL|DS_H|member|__IO uint8_t DS_H; /*!< High Port Drive Strength */
DECL|DS_L|member|__IO uint8_t DS_L; /*!< Low Port Drive Strength */
DECL|DS_L|member|__IO uint8_t DS_L; /*!< Low Port Drive Strength */
DECL|DS|member|__IO uint16_t DS; /*!< Port Pair Drive Strength */
DECL|DS|member|__IO uint16_t DS; /*!< Port Pair Drive Strength */
DECL|DS|member|__IO uint8_t DS; /*!< Port Drive Strength */
DECL|DS|member|__IO uint8_t DS; /*!< Port Drive Strength */
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4, /* 12 Debug Monitor Interrupt */
DECL|ENACLR|member|__O uint32_t ENACLR; /*!< Channel Enable Clear Register */
DECL|ENASET|member|__IO uint32_t ENASET; /*!< Channel Enable Set Register */
DECL|ENC_UPDATE_ACK|member|__IO uint32_t ENC_UPDATE_ACK; /*!< Acknowledgment for JTAG and SWD Lock Encrypted Update Command */
DECL|ERASE_CTLSTAT|member|__IO uint32_t ERASE_CTLSTAT; /*!< Erase Control and Status Register */
DECL|ERASE_SECTADDR|member|__IO uint32_t ERASE_SECTADDR; /*!< Erase Sector Address Register */
DECL|ERASE_TIMCTL|member|__I uint32_t ERASE_TIMCTL; /*!< Erase Timing Control Register */
DECL|ERRCLR|member|__IO uint32_t ERRCLR; /*!< Bus Error Clear Register */
DECL|ERSVER_TIMCTL|member|__I uint32_t ERSVER_TIMCTL; /*!< Erase Verify Timing Control Register */
DECL|EUSCIA0_IRQn|enumerator|EUSCIA0_IRQn = 16, /* 32 EUSCIA0 Interrupt */
DECL|EUSCIA1_IRQn|enumerator|EUSCIA1_IRQn = 17, /* 33 EUSCIA1 Interrupt */
DECL|EUSCIA2_IRQn|enumerator|EUSCIA2_IRQn = 18, /* 34 EUSCIA2 Interrupt */
DECL|EUSCIA3_IRQn|enumerator|EUSCIA3_IRQn = 19, /* 35 EUSCIA3 Interrupt */
DECL|EUSCIB0_IRQn|enumerator|EUSCIB0_IRQn = 20, /* 36 EUSCIB0 Interrupt */
DECL|EUSCIB1_IRQn|enumerator|EUSCIB1_IRQn = 21, /* 37 EUSCIB1 Interrupt */
DECL|EUSCIB2_IRQn|enumerator|EUSCIB2_IRQn = 22, /* 38 EUSCIB2 Interrupt */
DECL|EUSCIB3_IRQn|enumerator|EUSCIB3_IRQn = 23, /* 39 EUSCIB3 Interrupt */
DECL|EUSCI_A0_BASE|macro|EUSCI_A0_BASE
DECL|EUSCI_A0_SPI_BASE|macro|EUSCI_A0_SPI_BASE
DECL|EUSCI_A0_SPI|macro|EUSCI_A0_SPI
DECL|EUSCI_A0|macro|EUSCI_A0
DECL|EUSCI_A1_BASE|macro|EUSCI_A1_BASE
DECL|EUSCI_A1_SPI_BASE|macro|EUSCI_A1_SPI_BASE
DECL|EUSCI_A1_SPI|macro|EUSCI_A1_SPI
DECL|EUSCI_A1|macro|EUSCI_A1
DECL|EUSCI_A2_BASE|macro|EUSCI_A2_BASE
DECL|EUSCI_A2_SPI_BASE|macro|EUSCI_A2_SPI_BASE
DECL|EUSCI_A2_SPI|macro|EUSCI_A2_SPI
DECL|EUSCI_A2|macro|EUSCI_A2
DECL|EUSCI_A3_BASE|macro|EUSCI_A3_BASE
DECL|EUSCI_A3_SPI_BASE|macro|EUSCI_A3_SPI_BASE
DECL|EUSCI_A3_SPI|macro|EUSCI_A3_SPI
DECL|EUSCI_A3|macro|EUSCI_A3
DECL|EUSCI_A_ABCTL_ABDEN_OFS|macro|EUSCI_A_ABCTL_ABDEN_OFS
DECL|EUSCI_A_ABCTL_ABDEN|macro|EUSCI_A_ABCTL_ABDEN
DECL|EUSCI_A_ABCTL_BTOE_OFS|macro|EUSCI_A_ABCTL_BTOE_OFS
DECL|EUSCI_A_ABCTL_BTOE|macro|EUSCI_A_ABCTL_BTOE
DECL|EUSCI_A_ABCTL_DELIM0|macro|EUSCI_A_ABCTL_DELIM0
DECL|EUSCI_A_ABCTL_DELIM1|macro|EUSCI_A_ABCTL_DELIM1
DECL|EUSCI_A_ABCTL_DELIM_0|macro|EUSCI_A_ABCTL_DELIM_0
DECL|EUSCI_A_ABCTL_DELIM_1|macro|EUSCI_A_ABCTL_DELIM_1
DECL|EUSCI_A_ABCTL_DELIM_2|macro|EUSCI_A_ABCTL_DELIM_2
DECL|EUSCI_A_ABCTL_DELIM_3|macro|EUSCI_A_ABCTL_DELIM_3
DECL|EUSCI_A_ABCTL_DELIM_MASK|macro|EUSCI_A_ABCTL_DELIM_MASK
DECL|EUSCI_A_ABCTL_DELIM_OFS|macro|EUSCI_A_ABCTL_DELIM_OFS
DECL|EUSCI_A_ABCTL_STOE_OFS|macro|EUSCI_A_ABCTL_STOE_OFS
DECL|EUSCI_A_ABCTL_STOE|macro|EUSCI_A_ABCTL_STOE
DECL|EUSCI_A_CTLW0_BRKIE_OFS|macro|EUSCI_A_CTLW0_BRKIE_OFS
DECL|EUSCI_A_CTLW0_BRKIE|macro|EUSCI_A_CTLW0_BRKIE
DECL|EUSCI_A_CTLW0_CKPH_OFS|macro|EUSCI_A_CTLW0_CKPH_OFS
DECL|EUSCI_A_CTLW0_CKPH|macro|EUSCI_A_CTLW0_CKPH
DECL|EUSCI_A_CTLW0_CKPL_OFS|macro|EUSCI_A_CTLW0_CKPL_OFS
DECL|EUSCI_A_CTLW0_CKPL|macro|EUSCI_A_CTLW0_CKPL
DECL|EUSCI_A_CTLW0_DORM_OFS|macro|EUSCI_A_CTLW0_DORM_OFS
DECL|EUSCI_A_CTLW0_DORM|macro|EUSCI_A_CTLW0_DORM
DECL|EUSCI_A_CTLW0_MODE0|macro|EUSCI_A_CTLW0_MODE0
DECL|EUSCI_A_CTLW0_MODE1|macro|EUSCI_A_CTLW0_MODE1
DECL|EUSCI_A_CTLW0_MODE_0|macro|EUSCI_A_CTLW0_MODE_0
DECL|EUSCI_A_CTLW0_MODE_1|macro|EUSCI_A_CTLW0_MODE_1
DECL|EUSCI_A_CTLW0_MODE_2|macro|EUSCI_A_CTLW0_MODE_2
DECL|EUSCI_A_CTLW0_MODE_3|macro|EUSCI_A_CTLW0_MODE_3
DECL|EUSCI_A_CTLW0_MODE_MASK|macro|EUSCI_A_CTLW0_MODE_MASK
DECL|EUSCI_A_CTLW0_MODE_OFS|macro|EUSCI_A_CTLW0_MODE_OFS
DECL|EUSCI_A_CTLW0_MSB_OFS|macro|EUSCI_A_CTLW0_MSB_OFS
DECL|EUSCI_A_CTLW0_MSB|macro|EUSCI_A_CTLW0_MSB
DECL|EUSCI_A_CTLW0_MST_OFS|macro|EUSCI_A_CTLW0_MST_OFS
DECL|EUSCI_A_CTLW0_MST|macro|EUSCI_A_CTLW0_MST
DECL|EUSCI_A_CTLW0_PAR_OFS|macro|EUSCI_A_CTLW0_PAR_OFS
DECL|EUSCI_A_CTLW0_PAR|macro|EUSCI_A_CTLW0_PAR
DECL|EUSCI_A_CTLW0_PEN_OFS|macro|EUSCI_A_CTLW0_PEN_OFS
DECL|EUSCI_A_CTLW0_PEN|macro|EUSCI_A_CTLW0_PEN
DECL|EUSCI_A_CTLW0_RXEIE_OFS|macro|EUSCI_A_CTLW0_RXEIE_OFS
DECL|EUSCI_A_CTLW0_RXEIE|macro|EUSCI_A_CTLW0_RXEIE
DECL|EUSCI_A_CTLW0_SEVENBIT_OFS|macro|EUSCI_A_CTLW0_SEVENBIT_OFS
DECL|EUSCI_A_CTLW0_SEVENBIT|macro|EUSCI_A_CTLW0_SEVENBIT
DECL|EUSCI_A_CTLW0_SPB_OFS|macro|EUSCI_A_CTLW0_SPB_OFS
DECL|EUSCI_A_CTLW0_SPB|macro|EUSCI_A_CTLW0_SPB
DECL|EUSCI_A_CTLW0_SSEL0|macro|EUSCI_A_CTLW0_SSEL0
DECL|EUSCI_A_CTLW0_SSEL1|macro|EUSCI_A_CTLW0_SSEL1
DECL|EUSCI_A_CTLW0_SSEL_MASK|macro|EUSCI_A_CTLW0_SSEL_MASK
DECL|EUSCI_A_CTLW0_SSEL_OFS|macro|EUSCI_A_CTLW0_SSEL_OFS
DECL|EUSCI_A_CTLW0_SSEL__ACLK|macro|EUSCI_A_CTLW0_SSEL__ACLK
DECL|EUSCI_A_CTLW0_SSEL__SMCLK|macro|EUSCI_A_CTLW0_SSEL__SMCLK
DECL|EUSCI_A_CTLW0_SSEL__UCLK|macro|EUSCI_A_CTLW0_SSEL__UCLK
DECL|EUSCI_A_CTLW0_STEM_OFS|macro|EUSCI_A_CTLW0_STEM_OFS
DECL|EUSCI_A_CTLW0_STEM|macro|EUSCI_A_CTLW0_STEM
DECL|EUSCI_A_CTLW0_SWRST_OFS|macro|EUSCI_A_CTLW0_SWRST_OFS
DECL|EUSCI_A_CTLW0_SWRST|macro|EUSCI_A_CTLW0_SWRST
DECL|EUSCI_A_CTLW0_SYNC_OFS|macro|EUSCI_A_CTLW0_SYNC_OFS
DECL|EUSCI_A_CTLW0_SYNC|macro|EUSCI_A_CTLW0_SYNC
DECL|EUSCI_A_CTLW0_TXADDR_OFS|macro|EUSCI_A_CTLW0_TXADDR_OFS
DECL|EUSCI_A_CTLW0_TXADDR|macro|EUSCI_A_CTLW0_TXADDR
DECL|EUSCI_A_CTLW0_TXBRK_OFS|macro|EUSCI_A_CTLW0_TXBRK_OFS
DECL|EUSCI_A_CTLW0_TXBRK|macro|EUSCI_A_CTLW0_TXBRK
DECL|EUSCI_A_CTLW0_UCSSEL_0|macro|EUSCI_A_CTLW0_UCSSEL_0
DECL|EUSCI_A_CTLW0_UCSSEL_1|macro|EUSCI_A_CTLW0_UCSSEL_1
DECL|EUSCI_A_CTLW0_UCSSEL_2|macro|EUSCI_A_CTLW0_UCSSEL_2
DECL|EUSCI_A_CTLW1_GLIT0|macro|EUSCI_A_CTLW1_GLIT0
DECL|EUSCI_A_CTLW1_GLIT1|macro|EUSCI_A_CTLW1_GLIT1
DECL|EUSCI_A_CTLW1_GLIT_0|macro|EUSCI_A_CTLW1_GLIT_0
DECL|EUSCI_A_CTLW1_GLIT_1|macro|EUSCI_A_CTLW1_GLIT_1
DECL|EUSCI_A_CTLW1_GLIT_2|macro|EUSCI_A_CTLW1_GLIT_2
DECL|EUSCI_A_CTLW1_GLIT_3|macro|EUSCI_A_CTLW1_GLIT_3
DECL|EUSCI_A_CTLW1_GLIT_MASK|macro|EUSCI_A_CTLW1_GLIT_MASK
DECL|EUSCI_A_CTLW1_GLIT_OFS|macro|EUSCI_A_CTLW1_GLIT_OFS
DECL|EUSCI_A_IE_RXIE_OFS|macro|EUSCI_A_IE_RXIE_OFS
DECL|EUSCI_A_IE_RXIE|macro|EUSCI_A_IE_RXIE
DECL|EUSCI_A_IE_STTIE_OFS|macro|EUSCI_A_IE_STTIE_OFS
DECL|EUSCI_A_IE_STTIE|macro|EUSCI_A_IE_STTIE
DECL|EUSCI_A_IE_TXCPTIE_OFS|macro|EUSCI_A_IE_TXCPTIE_OFS
DECL|EUSCI_A_IE_TXCPTIE|macro|EUSCI_A_IE_TXCPTIE
DECL|EUSCI_A_IE_TXIE_OFS|macro|EUSCI_A_IE_TXIE_OFS
DECL|EUSCI_A_IE_TXIE|macro|EUSCI_A_IE_TXIE
DECL|EUSCI_A_IFG_RXIFG_OFS|macro|EUSCI_A_IFG_RXIFG_OFS
DECL|EUSCI_A_IFG_RXIFG|macro|EUSCI_A_IFG_RXIFG
DECL|EUSCI_A_IFG_STTIFG_OFS|macro|EUSCI_A_IFG_STTIFG_OFS
DECL|EUSCI_A_IFG_STTIFG|macro|EUSCI_A_IFG_STTIFG
DECL|EUSCI_A_IFG_TXCPTIFG_OFS|macro|EUSCI_A_IFG_TXCPTIFG_OFS
DECL|EUSCI_A_IFG_TXCPTIFG|macro|EUSCI_A_IFG_TXCPTIFG
DECL|EUSCI_A_IFG_TXIFG_OFS|macro|EUSCI_A_IFG_TXIFG_OFS
DECL|EUSCI_A_IFG_TXIFG|macro|EUSCI_A_IFG_TXIFG
DECL|EUSCI_A_IRCTL_IREN_OFS|macro|EUSCI_A_IRCTL_IREN_OFS
DECL|EUSCI_A_IRCTL_IREN|macro|EUSCI_A_IRCTL_IREN
DECL|EUSCI_A_IRCTL_IRRXFE_OFS|macro|EUSCI_A_IRCTL_IRRXFE_OFS
DECL|EUSCI_A_IRCTL_IRRXFE|macro|EUSCI_A_IRCTL_IRRXFE
DECL|EUSCI_A_IRCTL_IRRXFL_MASK|macro|EUSCI_A_IRCTL_IRRXFL_MASK
DECL|EUSCI_A_IRCTL_IRRXFL_OFS|macro|EUSCI_A_IRCTL_IRRXFL_OFS
DECL|EUSCI_A_IRCTL_IRRXPL_OFS|macro|EUSCI_A_IRCTL_IRRXPL_OFS
DECL|EUSCI_A_IRCTL_IRRXPL|macro|EUSCI_A_IRCTL_IRRXPL
DECL|EUSCI_A_IRCTL_IRTXCLK_OFS|macro|EUSCI_A_IRCTL_IRTXCLK_OFS
DECL|EUSCI_A_IRCTL_IRTXCLK|macro|EUSCI_A_IRCTL_IRTXCLK
DECL|EUSCI_A_IRCTL_IRTXPL_MASK|macro|EUSCI_A_IRCTL_IRTXPL_MASK
DECL|EUSCI_A_IRCTL_IRTXPL_OFS|macro|EUSCI_A_IRCTL_IRTXPL_OFS
DECL|EUSCI_A_MCTLW_BRF_MASK|macro|EUSCI_A_MCTLW_BRF_MASK
DECL|EUSCI_A_MCTLW_BRF_OFS|macro|EUSCI_A_MCTLW_BRF_OFS
DECL|EUSCI_A_MCTLW_BRS_MASK|macro|EUSCI_A_MCTLW_BRS_MASK
DECL|EUSCI_A_MCTLW_BRS_OFS|macro|EUSCI_A_MCTLW_BRS_OFS
DECL|EUSCI_A_MCTLW_OS16_OFS|macro|EUSCI_A_MCTLW_OS16_OFS
DECL|EUSCI_A_MCTLW_OS16|macro|EUSCI_A_MCTLW_OS16
DECL|EUSCI_A_RXBUF_RXBUF_MASK|macro|EUSCI_A_RXBUF_RXBUF_MASK
DECL|EUSCI_A_RXBUF_RXBUF_OFS|macro|EUSCI_A_RXBUF_RXBUF_OFS
DECL|EUSCI_A_SPI_Type|typedef|} EUSCI_A_SPI_Type;
DECL|EUSCI_A_STATW_ADDR_IDLE_OFS|macro|EUSCI_A_STATW_ADDR_IDLE_OFS
DECL|EUSCI_A_STATW_ADDR_IDLE|macro|EUSCI_A_STATW_ADDR_IDLE
DECL|EUSCI_A_STATW_BRK_OFS|macro|EUSCI_A_STATW_BRK_OFS
DECL|EUSCI_A_STATW_BRK|macro|EUSCI_A_STATW_BRK
DECL|EUSCI_A_STATW_BUSY_OFS|macro|EUSCI_A_STATW_BUSY_OFS
DECL|EUSCI_A_STATW_BUSY|macro|EUSCI_A_STATW_BUSY
DECL|EUSCI_A_STATW_FE_OFS|macro|EUSCI_A_STATW_FE_OFS
DECL|EUSCI_A_STATW_FE|macro|EUSCI_A_STATW_FE
DECL|EUSCI_A_STATW_LISTEN_OFS|macro|EUSCI_A_STATW_LISTEN_OFS
DECL|EUSCI_A_STATW_LISTEN|macro|EUSCI_A_STATW_LISTEN
DECL|EUSCI_A_STATW_OE_OFS|macro|EUSCI_A_STATW_OE_OFS
DECL|EUSCI_A_STATW_OE|macro|EUSCI_A_STATW_OE
DECL|EUSCI_A_STATW_PE_OFS|macro|EUSCI_A_STATW_PE_OFS
DECL|EUSCI_A_STATW_PE|macro|EUSCI_A_STATW_PE
DECL|EUSCI_A_STATW_RXERR_OFS|macro|EUSCI_A_STATW_RXERR_OFS
DECL|EUSCI_A_STATW_RXERR|macro|EUSCI_A_STATW_RXERR
DECL|EUSCI_A_STATW_SPI_BUSY_OFS|macro|EUSCI_A_STATW_SPI_BUSY_OFS
DECL|EUSCI_A_STATW_SPI_BUSY|macro|EUSCI_A_STATW_SPI_BUSY
DECL|EUSCI_A_TXBUF_TXBUF_MASK|macro|EUSCI_A_TXBUF_TXBUF_MASK
DECL|EUSCI_A_TXBUF_TXBUF_OFS|macro|EUSCI_A_TXBUF_TXBUF_OFS
DECL|EUSCI_A_Type|typedef|} EUSCI_A_Type;
DECL|EUSCI_A__RXIE_OFS|macro|EUSCI_A__RXIE_OFS
DECL|EUSCI_A__RXIE|macro|EUSCI_A__RXIE
DECL|EUSCI_A__TXIE_OFS|macro|EUSCI_A__TXIE_OFS
DECL|EUSCI_A__TXIE|macro|EUSCI_A__TXIE
DECL|EUSCI_B0_BASE|macro|EUSCI_B0_BASE
DECL|EUSCI_B0_SPI_BASE|macro|EUSCI_B0_SPI_BASE
DECL|EUSCI_B0_SPI|macro|EUSCI_B0_SPI
DECL|EUSCI_B0|macro|EUSCI_B0
DECL|EUSCI_B1_BASE|macro|EUSCI_B1_BASE
DECL|EUSCI_B1_SPI_BASE|macro|EUSCI_B1_SPI_BASE
DECL|EUSCI_B1_SPI|macro|EUSCI_B1_SPI
DECL|EUSCI_B1|macro|EUSCI_B1
DECL|EUSCI_B2_BASE|macro|EUSCI_B2_BASE
DECL|EUSCI_B2_SPI_BASE|macro|EUSCI_B2_SPI_BASE
DECL|EUSCI_B2_SPI|macro|EUSCI_B2_SPI
DECL|EUSCI_B2|macro|EUSCI_B2
DECL|EUSCI_B3_BASE|macro|EUSCI_B3_BASE
DECL|EUSCI_B3_SPI_BASE|macro|EUSCI_B3_SPI_BASE
DECL|EUSCI_B3_SPI|macro|EUSCI_B3_SPI
DECL|EUSCI_B3|macro|EUSCI_B3
DECL|EUSCI_B_ADDMASK_ADDMASK_MASK|macro|EUSCI_B_ADDMASK_ADDMASK_MASK
DECL|EUSCI_B_ADDMASK_ADDMASK_OFS|macro|EUSCI_B_ADDMASK_ADDMASK_OFS
DECL|EUSCI_B_ADDRX_ADDRX0|macro|EUSCI_B_ADDRX_ADDRX0
DECL|EUSCI_B_ADDRX_ADDRX1|macro|EUSCI_B_ADDRX_ADDRX1
DECL|EUSCI_B_ADDRX_ADDRX2|macro|EUSCI_B_ADDRX_ADDRX2
DECL|EUSCI_B_ADDRX_ADDRX3|macro|EUSCI_B_ADDRX_ADDRX3
DECL|EUSCI_B_ADDRX_ADDRX4|macro|EUSCI_B_ADDRX_ADDRX4
DECL|EUSCI_B_ADDRX_ADDRX5|macro|EUSCI_B_ADDRX_ADDRX5
DECL|EUSCI_B_ADDRX_ADDRX6|macro|EUSCI_B_ADDRX_ADDRX6
DECL|EUSCI_B_ADDRX_ADDRX7|macro|EUSCI_B_ADDRX_ADDRX7
DECL|EUSCI_B_ADDRX_ADDRX8|macro|EUSCI_B_ADDRX_ADDRX8
DECL|EUSCI_B_ADDRX_ADDRX9|macro|EUSCI_B_ADDRX_ADDRX9
DECL|EUSCI_B_ADDRX_ADDRX_MASK|macro|EUSCI_B_ADDRX_ADDRX_MASK
DECL|EUSCI_B_ADDRX_ADDRX_OFS|macro|EUSCI_B_ADDRX_ADDRX_OFS
DECL|EUSCI_B_CTLW0_A10_OFS|macro|EUSCI_B_CTLW0_A10_OFS
DECL|EUSCI_B_CTLW0_A10|macro|EUSCI_B_CTLW0_A10
DECL|EUSCI_B_CTLW0_CKPH_OFS|macro|EUSCI_B_CTLW0_CKPH_OFS
DECL|EUSCI_B_CTLW0_CKPH|macro|EUSCI_B_CTLW0_CKPH
DECL|EUSCI_B_CTLW0_CKPL_OFS|macro|EUSCI_B_CTLW0_CKPL_OFS
DECL|EUSCI_B_CTLW0_CKPL|macro|EUSCI_B_CTLW0_CKPL
DECL|EUSCI_B_CTLW0_MM_OFS|macro|EUSCI_B_CTLW0_MM_OFS
DECL|EUSCI_B_CTLW0_MM|macro|EUSCI_B_CTLW0_MM
DECL|EUSCI_B_CTLW0_MODE0|macro|EUSCI_B_CTLW0_MODE0
DECL|EUSCI_B_CTLW0_MODE1|macro|EUSCI_B_CTLW0_MODE1
DECL|EUSCI_B_CTLW0_MODE_0|macro|EUSCI_B_CTLW0_MODE_0
DECL|EUSCI_B_CTLW0_MODE_1|macro|EUSCI_B_CTLW0_MODE_1
DECL|EUSCI_B_CTLW0_MODE_2|macro|EUSCI_B_CTLW0_MODE_2
DECL|EUSCI_B_CTLW0_MODE_3|macro|EUSCI_B_CTLW0_MODE_3
DECL|EUSCI_B_CTLW0_MODE_MASK|macro|EUSCI_B_CTLW0_MODE_MASK
DECL|EUSCI_B_CTLW0_MODE_OFS|macro|EUSCI_B_CTLW0_MODE_OFS
DECL|EUSCI_B_CTLW0_MSB_OFS|macro|EUSCI_B_CTLW0_MSB_OFS
DECL|EUSCI_B_CTLW0_MSB|macro|EUSCI_B_CTLW0_MSB
DECL|EUSCI_B_CTLW0_MST_OFS|macro|EUSCI_B_CTLW0_MST_OFS
DECL|EUSCI_B_CTLW0_MST|macro|EUSCI_B_CTLW0_MST
DECL|EUSCI_B_CTLW0_SEVENBIT_OFS|macro|EUSCI_B_CTLW0_SEVENBIT_OFS
DECL|EUSCI_B_CTLW0_SEVENBIT|macro|EUSCI_B_CTLW0_SEVENBIT
DECL|EUSCI_B_CTLW0_SLA10_OFS|macro|EUSCI_B_CTLW0_SLA10_OFS
DECL|EUSCI_B_CTLW0_SLA10|macro|EUSCI_B_CTLW0_SLA10
DECL|EUSCI_B_CTLW0_SSEL0|macro|EUSCI_B_CTLW0_SSEL0
DECL|EUSCI_B_CTLW0_SSEL1|macro|EUSCI_B_CTLW0_SSEL1
DECL|EUSCI_B_CTLW0_SSEL_MASK|macro|EUSCI_B_CTLW0_SSEL_MASK
DECL|EUSCI_B_CTLW0_SSEL_OFS|macro|EUSCI_B_CTLW0_SSEL_OFS
DECL|EUSCI_B_CTLW0_SSEL__ACLK|macro|EUSCI_B_CTLW0_SSEL__ACLK
DECL|EUSCI_B_CTLW0_SSEL__SMCLK|macro|EUSCI_B_CTLW0_SSEL__SMCLK
DECL|EUSCI_B_CTLW0_SSEL__UCLKI|macro|EUSCI_B_CTLW0_SSEL__UCLKI
DECL|EUSCI_B_CTLW0_STEM_OFS|macro|EUSCI_B_CTLW0_STEM_OFS
DECL|EUSCI_B_CTLW0_STEM|macro|EUSCI_B_CTLW0_STEM
DECL|EUSCI_B_CTLW0_SWRST_OFS|macro|EUSCI_B_CTLW0_SWRST_OFS
DECL|EUSCI_B_CTLW0_SWRST|macro|EUSCI_B_CTLW0_SWRST
DECL|EUSCI_B_CTLW0_SYNC_OFS|macro|EUSCI_B_CTLW0_SYNC_OFS
DECL|EUSCI_B_CTLW0_SYNC|macro|EUSCI_B_CTLW0_SYNC
DECL|EUSCI_B_CTLW0_TR_OFS|macro|EUSCI_B_CTLW0_TR_OFS
DECL|EUSCI_B_CTLW0_TR|macro|EUSCI_B_CTLW0_TR
DECL|EUSCI_B_CTLW0_TXACK_OFS|macro|EUSCI_B_CTLW0_TXACK_OFS
DECL|EUSCI_B_CTLW0_TXACK|macro|EUSCI_B_CTLW0_TXACK
DECL|EUSCI_B_CTLW0_TXNACK_OFS|macro|EUSCI_B_CTLW0_TXNACK_OFS
DECL|EUSCI_B_CTLW0_TXNACK|macro|EUSCI_B_CTLW0_TXNACK
DECL|EUSCI_B_CTLW0_TXSTP_OFS|macro|EUSCI_B_CTLW0_TXSTP_OFS
DECL|EUSCI_B_CTLW0_TXSTP|macro|EUSCI_B_CTLW0_TXSTP
DECL|EUSCI_B_CTLW0_TXSTT_OFS|macro|EUSCI_B_CTLW0_TXSTT_OFS
DECL|EUSCI_B_CTLW0_TXSTT|macro|EUSCI_B_CTLW0_TXSTT
DECL|EUSCI_B_CTLW0_UCSSEL_0|macro|EUSCI_B_CTLW0_UCSSEL_0
DECL|EUSCI_B_CTLW0_UCSSEL_1|macro|EUSCI_B_CTLW0_UCSSEL_1
DECL|EUSCI_B_CTLW0_UCSSEL_2|macro|EUSCI_B_CTLW0_UCSSEL_2
DECL|EUSCI_B_CTLW0_UCSSEL_3|macro|EUSCI_B_CTLW0_UCSSEL_3
DECL|EUSCI_B_CTLW1_ASTP0|macro|EUSCI_B_CTLW1_ASTP0
DECL|EUSCI_B_CTLW1_ASTP1|macro|EUSCI_B_CTLW1_ASTP1
DECL|EUSCI_B_CTLW1_ASTP_0|macro|EUSCI_B_CTLW1_ASTP_0
DECL|EUSCI_B_CTLW1_ASTP_1|macro|EUSCI_B_CTLW1_ASTP_1
DECL|EUSCI_B_CTLW1_ASTP_2|macro|EUSCI_B_CTLW1_ASTP_2
DECL|EUSCI_B_CTLW1_ASTP_MASK|macro|EUSCI_B_CTLW1_ASTP_MASK
DECL|EUSCI_B_CTLW1_ASTP_OFS|macro|EUSCI_B_CTLW1_ASTP_OFS
DECL|EUSCI_B_CTLW1_CLTO0|macro|EUSCI_B_CTLW1_CLTO0
DECL|EUSCI_B_CTLW1_CLTO1|macro|EUSCI_B_CTLW1_CLTO1
DECL|EUSCI_B_CTLW1_CLTO_0|macro|EUSCI_B_CTLW1_CLTO_0
DECL|EUSCI_B_CTLW1_CLTO_1|macro|EUSCI_B_CTLW1_CLTO_1
DECL|EUSCI_B_CTLW1_CLTO_2|macro|EUSCI_B_CTLW1_CLTO_2
DECL|EUSCI_B_CTLW1_CLTO_3|macro|EUSCI_B_CTLW1_CLTO_3
DECL|EUSCI_B_CTLW1_CLTO_MASK|macro|EUSCI_B_CTLW1_CLTO_MASK
DECL|EUSCI_B_CTLW1_CLTO_OFS|macro|EUSCI_B_CTLW1_CLTO_OFS
DECL|EUSCI_B_CTLW1_ETXINT_OFS|macro|EUSCI_B_CTLW1_ETXINT_OFS
DECL|EUSCI_B_CTLW1_ETXINT|macro|EUSCI_B_CTLW1_ETXINT
DECL|EUSCI_B_CTLW1_GLIT0|macro|EUSCI_B_CTLW1_GLIT0
DECL|EUSCI_B_CTLW1_GLIT1|macro|EUSCI_B_CTLW1_GLIT1
DECL|EUSCI_B_CTLW1_GLIT_0|macro|EUSCI_B_CTLW1_GLIT_0
DECL|EUSCI_B_CTLW1_GLIT_1|macro|EUSCI_B_CTLW1_GLIT_1
DECL|EUSCI_B_CTLW1_GLIT_2|macro|EUSCI_B_CTLW1_GLIT_2
DECL|EUSCI_B_CTLW1_GLIT_3|macro|EUSCI_B_CTLW1_GLIT_3
DECL|EUSCI_B_CTLW1_GLIT_MASK|macro|EUSCI_B_CTLW1_GLIT_MASK
DECL|EUSCI_B_CTLW1_GLIT_OFS|macro|EUSCI_B_CTLW1_GLIT_OFS
DECL|EUSCI_B_CTLW1_STPNACK_OFS|macro|EUSCI_B_CTLW1_STPNACK_OFS
DECL|EUSCI_B_CTLW1_STPNACK|macro|EUSCI_B_CTLW1_STPNACK
DECL|EUSCI_B_CTLW1_SWACK_OFS|macro|EUSCI_B_CTLW1_SWACK_OFS
DECL|EUSCI_B_CTLW1_SWACK|macro|EUSCI_B_CTLW1_SWACK
DECL|EUSCI_B_I2COA0_GCEN_OFS|macro|EUSCI_B_I2COA0_GCEN_OFS
DECL|EUSCI_B_I2COA0_GCEN|macro|EUSCI_B_I2COA0_GCEN
DECL|EUSCI_B_I2COA0_I2COA0_MASK|macro|EUSCI_B_I2COA0_I2COA0_MASK
DECL|EUSCI_B_I2COA0_I2COA0_OFS|macro|EUSCI_B_I2COA0_I2COA0_OFS
DECL|EUSCI_B_I2COA0_OAEN_OFS|macro|EUSCI_B_I2COA0_OAEN_OFS
DECL|EUSCI_B_I2COA0_OAEN|macro|EUSCI_B_I2COA0_OAEN
DECL|EUSCI_B_I2COA1_I2COA1_MASK|macro|EUSCI_B_I2COA1_I2COA1_MASK
DECL|EUSCI_B_I2COA1_I2COA1_OFS|macro|EUSCI_B_I2COA1_I2COA1_OFS
DECL|EUSCI_B_I2COA1_OAEN_OFS|macro|EUSCI_B_I2COA1_OAEN_OFS
DECL|EUSCI_B_I2COA1_OAEN|macro|EUSCI_B_I2COA1_OAEN
DECL|EUSCI_B_I2COA2_I2COA2_MASK|macro|EUSCI_B_I2COA2_I2COA2_MASK
DECL|EUSCI_B_I2COA2_I2COA2_OFS|macro|EUSCI_B_I2COA2_I2COA2_OFS
DECL|EUSCI_B_I2COA2_OAEN_OFS|macro|EUSCI_B_I2COA2_OAEN_OFS
DECL|EUSCI_B_I2COA2_OAEN|macro|EUSCI_B_I2COA2_OAEN
DECL|EUSCI_B_I2COA3_I2COA3_MASK|macro|EUSCI_B_I2COA3_I2COA3_MASK
DECL|EUSCI_B_I2COA3_I2COA3_OFS|macro|EUSCI_B_I2COA3_I2COA3_OFS
DECL|EUSCI_B_I2COA3_OAEN_OFS|macro|EUSCI_B_I2COA3_OAEN_OFS
DECL|EUSCI_B_I2COA3_OAEN|macro|EUSCI_B_I2COA3_OAEN
DECL|EUSCI_B_I2CSA_I2CSA_MASK|macro|EUSCI_B_I2CSA_I2CSA_MASK
DECL|EUSCI_B_I2CSA_I2CSA_OFS|macro|EUSCI_B_I2CSA_I2CSA_OFS
DECL|EUSCI_B_IE_ALIE_OFS|macro|EUSCI_B_IE_ALIE_OFS
DECL|EUSCI_B_IE_ALIE|macro|EUSCI_B_IE_ALIE
DECL|EUSCI_B_IE_BCNTIE_OFS|macro|EUSCI_B_IE_BCNTIE_OFS
DECL|EUSCI_B_IE_BCNTIE|macro|EUSCI_B_IE_BCNTIE
DECL|EUSCI_B_IE_BIT9IE_OFS|macro|EUSCI_B_IE_BIT9IE_OFS
DECL|EUSCI_B_IE_BIT9IE|macro|EUSCI_B_IE_BIT9IE
DECL|EUSCI_B_IE_CLTOIE_OFS|macro|EUSCI_B_IE_CLTOIE_OFS
DECL|EUSCI_B_IE_CLTOIE|macro|EUSCI_B_IE_CLTOIE
DECL|EUSCI_B_IE_NACKIE_OFS|macro|EUSCI_B_IE_NACKIE_OFS
DECL|EUSCI_B_IE_NACKIE|macro|EUSCI_B_IE_NACKIE
DECL|EUSCI_B_IE_RXIE0_OFS|macro|EUSCI_B_IE_RXIE0_OFS
DECL|EUSCI_B_IE_RXIE0|macro|EUSCI_B_IE_RXIE0
DECL|EUSCI_B_IE_RXIE1_OFS|macro|EUSCI_B_IE_RXIE1_OFS
DECL|EUSCI_B_IE_RXIE1|macro|EUSCI_B_IE_RXIE1
DECL|EUSCI_B_IE_RXIE2_OFS|macro|EUSCI_B_IE_RXIE2_OFS
DECL|EUSCI_B_IE_RXIE2|macro|EUSCI_B_IE_RXIE2
DECL|EUSCI_B_IE_RXIE3_OFS|macro|EUSCI_B_IE_RXIE3_OFS
DECL|EUSCI_B_IE_RXIE3|macro|EUSCI_B_IE_RXIE3
DECL|EUSCI_B_IE_RXIE_OFS|macro|EUSCI_B_IE_RXIE_OFS
DECL|EUSCI_B_IE_RXIE|macro|EUSCI_B_IE_RXIE
DECL|EUSCI_B_IE_STPIE_OFS|macro|EUSCI_B_IE_STPIE_OFS
DECL|EUSCI_B_IE_STPIE|macro|EUSCI_B_IE_STPIE
DECL|EUSCI_B_IE_STTIE_OFS|macro|EUSCI_B_IE_STTIE_OFS
DECL|EUSCI_B_IE_STTIE|macro|EUSCI_B_IE_STTIE
DECL|EUSCI_B_IE_TXIE0_OFS|macro|EUSCI_B_IE_TXIE0_OFS
DECL|EUSCI_B_IE_TXIE0|macro|EUSCI_B_IE_TXIE0
DECL|EUSCI_B_IE_TXIE1_OFS|macro|EUSCI_B_IE_TXIE1_OFS
DECL|EUSCI_B_IE_TXIE1|macro|EUSCI_B_IE_TXIE1
DECL|EUSCI_B_IE_TXIE2_OFS|macro|EUSCI_B_IE_TXIE2_OFS
DECL|EUSCI_B_IE_TXIE2|macro|EUSCI_B_IE_TXIE2
DECL|EUSCI_B_IE_TXIE3_OFS|macro|EUSCI_B_IE_TXIE3_OFS
DECL|EUSCI_B_IE_TXIE3|macro|EUSCI_B_IE_TXIE3
DECL|EUSCI_B_IE_TXIE_OFS|macro|EUSCI_B_IE_TXIE_OFS
DECL|EUSCI_B_IE_TXIE|macro|EUSCI_B_IE_TXIE
DECL|EUSCI_B_IFG_ALIFG_OFS|macro|EUSCI_B_IFG_ALIFG_OFS
DECL|EUSCI_B_IFG_ALIFG|macro|EUSCI_B_IFG_ALIFG
DECL|EUSCI_B_IFG_BCNTIFG_OFS|macro|EUSCI_B_IFG_BCNTIFG_OFS
DECL|EUSCI_B_IFG_BCNTIFG|macro|EUSCI_B_IFG_BCNTIFG
DECL|EUSCI_B_IFG_BIT9IFG_OFS|macro|EUSCI_B_IFG_BIT9IFG_OFS
DECL|EUSCI_B_IFG_BIT9IFG|macro|EUSCI_B_IFG_BIT9IFG
DECL|EUSCI_B_IFG_CLTOIFG_OFS|macro|EUSCI_B_IFG_CLTOIFG_OFS
DECL|EUSCI_B_IFG_CLTOIFG|macro|EUSCI_B_IFG_CLTOIFG
DECL|EUSCI_B_IFG_NACKIFG_OFS|macro|EUSCI_B_IFG_NACKIFG_OFS
DECL|EUSCI_B_IFG_NACKIFG|macro|EUSCI_B_IFG_NACKIFG
DECL|EUSCI_B_IFG_RXIFG0_OFS|macro|EUSCI_B_IFG_RXIFG0_OFS
DECL|EUSCI_B_IFG_RXIFG0|macro|EUSCI_B_IFG_RXIFG0
DECL|EUSCI_B_IFG_RXIFG1_OFS|macro|EUSCI_B_IFG_RXIFG1_OFS
DECL|EUSCI_B_IFG_RXIFG1|macro|EUSCI_B_IFG_RXIFG1
DECL|EUSCI_B_IFG_RXIFG2_OFS|macro|EUSCI_B_IFG_RXIFG2_OFS
DECL|EUSCI_B_IFG_RXIFG2|macro|EUSCI_B_IFG_RXIFG2
DECL|EUSCI_B_IFG_RXIFG3_OFS|macro|EUSCI_B_IFG_RXIFG3_OFS
DECL|EUSCI_B_IFG_RXIFG3|macro|EUSCI_B_IFG_RXIFG3
DECL|EUSCI_B_IFG_RXIFG_OFS|macro|EUSCI_B_IFG_RXIFG_OFS
DECL|EUSCI_B_IFG_RXIFG|macro|EUSCI_B_IFG_RXIFG
DECL|EUSCI_B_IFG_STPIFG_OFS|macro|EUSCI_B_IFG_STPIFG_OFS
DECL|EUSCI_B_IFG_STPIFG|macro|EUSCI_B_IFG_STPIFG
DECL|EUSCI_B_IFG_STTIFG_OFS|macro|EUSCI_B_IFG_STTIFG_OFS
DECL|EUSCI_B_IFG_STTIFG|macro|EUSCI_B_IFG_STTIFG
DECL|EUSCI_B_IFG_TXIFG0_OFS|macro|EUSCI_B_IFG_TXIFG0_OFS
DECL|EUSCI_B_IFG_TXIFG0|macro|EUSCI_B_IFG_TXIFG0
DECL|EUSCI_B_IFG_TXIFG1_OFS|macro|EUSCI_B_IFG_TXIFG1_OFS
DECL|EUSCI_B_IFG_TXIFG1|macro|EUSCI_B_IFG_TXIFG1
DECL|EUSCI_B_IFG_TXIFG2_OFS|macro|EUSCI_B_IFG_TXIFG2_OFS
DECL|EUSCI_B_IFG_TXIFG2|macro|EUSCI_B_IFG_TXIFG2
DECL|EUSCI_B_IFG_TXIFG3_OFS|macro|EUSCI_B_IFG_TXIFG3_OFS
DECL|EUSCI_B_IFG_TXIFG3|macro|EUSCI_B_IFG_TXIFG3
DECL|EUSCI_B_IFG_TXIFG_OFS|macro|EUSCI_B_IFG_TXIFG_OFS
DECL|EUSCI_B_IFG_TXIFG|macro|EUSCI_B_IFG_TXIFG
DECL|EUSCI_B_RXBUF_RXBUF_MASK|macro|EUSCI_B_RXBUF_RXBUF_MASK
DECL|EUSCI_B_RXBUF_RXBUF_OFS|macro|EUSCI_B_RXBUF_RXBUF_OFS
DECL|EUSCI_B_SPI_Type|typedef|} EUSCI_B_SPI_Type;
DECL|EUSCI_B_STATW_BBUSY_OFS|macro|EUSCI_B_STATW_BBUSY_OFS
DECL|EUSCI_B_STATW_BBUSY|macro|EUSCI_B_STATW_BBUSY
DECL|EUSCI_B_STATW_BCNT_MASK|macro|EUSCI_B_STATW_BCNT_MASK
DECL|EUSCI_B_STATW_BCNT_OFS|macro|EUSCI_B_STATW_BCNT_OFS
DECL|EUSCI_B_STATW_FE_OFS|macro|EUSCI_B_STATW_FE_OFS
DECL|EUSCI_B_STATW_FE|macro|EUSCI_B_STATW_FE
DECL|EUSCI_B_STATW_GC_OFS|macro|EUSCI_B_STATW_GC_OFS
DECL|EUSCI_B_STATW_GC|macro|EUSCI_B_STATW_GC
DECL|EUSCI_B_STATW_LISTEN_OFS|macro|EUSCI_B_STATW_LISTEN_OFS
DECL|EUSCI_B_STATW_LISTEN|macro|EUSCI_B_STATW_LISTEN
DECL|EUSCI_B_STATW_OE_OFS|macro|EUSCI_B_STATW_OE_OFS
DECL|EUSCI_B_STATW_OE|macro|EUSCI_B_STATW_OE
DECL|EUSCI_B_STATW_SCLLOW_OFS|macro|EUSCI_B_STATW_SCLLOW_OFS
DECL|EUSCI_B_STATW_SCLLOW|macro|EUSCI_B_STATW_SCLLOW
DECL|EUSCI_B_STATW_SPI_BUSY_OFS|macro|EUSCI_B_STATW_SPI_BUSY_OFS
DECL|EUSCI_B_STATW_SPI_BUSY|macro|EUSCI_B_STATW_SPI_BUSY
DECL|EUSCI_B_TBCNT_TBCNT_MASK|macro|EUSCI_B_TBCNT_TBCNT_MASK
DECL|EUSCI_B_TBCNT_TBCNT_OFS|macro|EUSCI_B_TBCNT_TBCNT_OFS
DECL|EUSCI_B_TXBUF_TXBUF_MASK|macro|EUSCI_B_TXBUF_TXBUF_MASK
DECL|EUSCI_B_TXBUF_TXBUF_OFS|macro|EUSCI_B_TXBUF_TXBUF_OFS
DECL|EUSCI_B_Type|typedef|} EUSCI_B_Type;
DECL|EUSCI_B__RXIE_OFS|macro|EUSCI_B__RXIE_OFS
DECL|EUSCI_B__RXIE|macro|EUSCI_B__RXIE
DECL|EUSCI_B__TXIE_OFS|macro|EUSCI_B__TXIE_OFS
DECL|EUSCI_B__TXIE|macro|EUSCI_B__TXIE
DECL|EX0|member|__IO uint16_t EX0; /*!< TimerAx Expansion 0 Register */
DECL|FACTORY_RESET_ACK|member|__IO uint32_t FACTORY_RESET_ACK; /*!< Acknowledgment for the Factory Reset Command */
DECL|FACTORY_RESET_ENABLE|member|__IO uint32_t FACTORY_RESET_ENABLE; /*!< Enable/Disable Factory Reset */
DECL|FACTORY_RESET_PARAMS_ACK|member|__IO uint32_t FACTORY_RESET_PARAMS_ACK; /*!< Acknowledgment for the Factory Reset Params Command */
DECL|FACTORY_RESET_PASSWORD|member|__IO uint32_t FACTORY_RESET_PASSWORD[4]; /*!< 128-bit Password for factory reset. */
DECL|FACTORY_RESET_PWDEN|member|__IO uint32_t FACTORY_RESET_PWDEN; /*!< Factory reset password enable */
DECL|FACTORY_RESET_PWD|member|__IO uint32_t FACTORY_RESET_PWD[4]; /*!< 128-bit Password for factory reset to be saved into the device. */
DECL|FLASH_BASE|macro|FLASH_BASE
DECL|FLASH_INFO_LEN|member|__I uint32_t FLASH_INFO_LEN; /*!< Flash Info Length */
DECL|FLASH_INFO_TAG|member|__I uint32_t FLASH_INFO_TAG; /*!< Flash Info Tag */
DECL|FLASH_MAILBOX_Type|macro|FLASH_MAILBOX_Type
DECL|FLASH_MAX_ERASE_PULSES|member|__I uint32_t FLASH_MAX_ERASE_PULSES; /*!< Flash Maximum Erase Pulses */
DECL|FLASH_MAX_PROG_PULSES|member|__I uint32_t FLASH_MAX_PROG_PULSES; /*!< Flash Maximum Programming Pulses */
DECL|FLASH_SIZE|member|__I uint32_t FLASH_SIZE; /*!< Flash Size Register */
DECL|FLCTL_BANK0_INFO_WEPROT_PROT0_OFS|macro|FLCTL_BANK0_INFO_WEPROT_PROT0_OFS
DECL|FLCTL_BANK0_INFO_WEPROT_PROT0|macro|FLCTL_BANK0_INFO_WEPROT_PROT0
DECL|FLCTL_BANK0_INFO_WEPROT_PROT1_OFS|macro|FLCTL_BANK0_INFO_WEPROT_PROT1_OFS
DECL|FLCTL_BANK0_INFO_WEPROT_PROT1|macro|FLCTL_BANK0_INFO_WEPROT_PROT1
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT0_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT0_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT0|macro|FLCTL_BANK0_MAIN_WEPROT_PROT0
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT10_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT10_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT10|macro|FLCTL_BANK0_MAIN_WEPROT_PROT10
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT11_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT11_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT11|macro|FLCTL_BANK0_MAIN_WEPROT_PROT11
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT12_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT12_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT12|macro|FLCTL_BANK0_MAIN_WEPROT_PROT12
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT13_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT13_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT13|macro|FLCTL_BANK0_MAIN_WEPROT_PROT13
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT14_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT14_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT14|macro|FLCTL_BANK0_MAIN_WEPROT_PROT14
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT15_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT15_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT15|macro|FLCTL_BANK0_MAIN_WEPROT_PROT15
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT16_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT16_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT16|macro|FLCTL_BANK0_MAIN_WEPROT_PROT16
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT17_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT17_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT17|macro|FLCTL_BANK0_MAIN_WEPROT_PROT17
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT18_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT18_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT18|macro|FLCTL_BANK0_MAIN_WEPROT_PROT18
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT19_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT19_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT19|macro|FLCTL_BANK0_MAIN_WEPROT_PROT19
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT1_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT1_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT1|macro|FLCTL_BANK0_MAIN_WEPROT_PROT1
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT20_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT20_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT20|macro|FLCTL_BANK0_MAIN_WEPROT_PROT20
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT21_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT21_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT21|macro|FLCTL_BANK0_MAIN_WEPROT_PROT21
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT22_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT22_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT22|macro|FLCTL_BANK0_MAIN_WEPROT_PROT22
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT23_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT23_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT23|macro|FLCTL_BANK0_MAIN_WEPROT_PROT23
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT24_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT24_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT24|macro|FLCTL_BANK0_MAIN_WEPROT_PROT24
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT25_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT25_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT25|macro|FLCTL_BANK0_MAIN_WEPROT_PROT25
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT26_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT26_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT26|macro|FLCTL_BANK0_MAIN_WEPROT_PROT26
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT27_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT27_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT27|macro|FLCTL_BANK0_MAIN_WEPROT_PROT27
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT28_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT28_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT28|macro|FLCTL_BANK0_MAIN_WEPROT_PROT28
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT29_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT29_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT29|macro|FLCTL_BANK0_MAIN_WEPROT_PROT29
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT2_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT2_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT2|macro|FLCTL_BANK0_MAIN_WEPROT_PROT2
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT30_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT30_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT30|macro|FLCTL_BANK0_MAIN_WEPROT_PROT30
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT31_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT31_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT31|macro|FLCTL_BANK0_MAIN_WEPROT_PROT31
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT3_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT3_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT3|macro|FLCTL_BANK0_MAIN_WEPROT_PROT3
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT4_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT4_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT4|macro|FLCTL_BANK0_MAIN_WEPROT_PROT4
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT5_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT5_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT5|macro|FLCTL_BANK0_MAIN_WEPROT_PROT5
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT6_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT6_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT6|macro|FLCTL_BANK0_MAIN_WEPROT_PROT6
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT7_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT7_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT7|macro|FLCTL_BANK0_MAIN_WEPROT_PROT7
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT8_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT8_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT8|macro|FLCTL_BANK0_MAIN_WEPROT_PROT8
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT9_OFS|macro|FLCTL_BANK0_MAIN_WEPROT_PROT9_OFS
DECL|FLCTL_BANK0_MAIN_WEPROT_PROT9|macro|FLCTL_BANK0_MAIN_WEPROT_PROT9
DECL|FLCTL_BANK0_RDCTL_BUFD_OFS|macro|FLCTL_BANK0_RDCTL_BUFD_OFS
DECL|FLCTL_BANK0_RDCTL_BUFD|macro|FLCTL_BANK0_RDCTL_BUFD
DECL|FLCTL_BANK0_RDCTL_BUFI_OFS|macro|FLCTL_BANK0_RDCTL_BUFI_OFS
DECL|FLCTL_BANK0_RDCTL_BUFI|macro|FLCTL_BANK0_RDCTL_BUFI
DECL|FLCTL_BANK0_RDCTL_RD_MODE0|macro|FLCTL_BANK0_RDCTL_RD_MODE0
DECL|FLCTL_BANK0_RDCTL_RD_MODE1|macro|FLCTL_BANK0_RDCTL_RD_MODE1
DECL|FLCTL_BANK0_RDCTL_RD_MODE2|macro|FLCTL_BANK0_RDCTL_RD_MODE2
DECL|FLCTL_BANK0_RDCTL_RD_MODE3|macro|FLCTL_BANK0_RDCTL_RD_MODE3
DECL|FLCTL_BANK0_RDCTL_RD_MODE_0|macro|FLCTL_BANK0_RDCTL_RD_MODE_0
DECL|FLCTL_BANK0_RDCTL_RD_MODE_10|macro|FLCTL_BANK0_RDCTL_RD_MODE_10
DECL|FLCTL_BANK0_RDCTL_RD_MODE_1|macro|FLCTL_BANK0_RDCTL_RD_MODE_1
DECL|FLCTL_BANK0_RDCTL_RD_MODE_2|macro|FLCTL_BANK0_RDCTL_RD_MODE_2
DECL|FLCTL_BANK0_RDCTL_RD_MODE_3|macro|FLCTL_BANK0_RDCTL_RD_MODE_3
DECL|FLCTL_BANK0_RDCTL_RD_MODE_4|macro|FLCTL_BANK0_RDCTL_RD_MODE_4
DECL|FLCTL_BANK0_RDCTL_RD_MODE_5|macro|FLCTL_BANK0_RDCTL_RD_MODE_5
DECL|FLCTL_BANK0_RDCTL_RD_MODE_9|macro|FLCTL_BANK0_RDCTL_RD_MODE_9
DECL|FLCTL_BANK0_RDCTL_RD_MODE_MASK|macro|FLCTL_BANK0_RDCTL_RD_MODE_MASK
DECL|FLCTL_BANK0_RDCTL_RD_MODE_OFS|macro|FLCTL_BANK0_RDCTL_RD_MODE_OFS
DECL|FLCTL_BANK0_RDCTL_RD_MODE_STATUS0|macro|FLCTL_BANK0_RDCTL_RD_MODE_STATUS0
DECL|FLCTL_BANK0_RDCTL_RD_MODE_STATUS1|macro|FLCTL_BANK0_RDCTL_RD_MODE_STATUS1
DECL|FLCTL_BANK0_RDCTL_RD_MODE_STATUS2|macro|FLCTL_BANK0_RDCTL_RD_MODE_STATUS2
DECL|FLCTL_BANK0_RDCTL_RD_MODE_STATUS3|macro|FLCTL_BANK0_RDCTL_RD_MODE_STATUS3
DECL|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_0|macro|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_0
DECL|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_10|macro|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_10
DECL|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_1|macro|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_1
DECL|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_2|macro|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_2
DECL|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_3|macro|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_3
DECL|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_4|macro|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_4
DECL|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_5|macro|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_5
DECL|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_9|macro|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_9
DECL|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_MASK|macro|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_MASK
DECL|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_OFS|macro|FLCTL_BANK0_RDCTL_RD_MODE_STATUS_OFS
DECL|FLCTL_BANK0_RDCTL_WAIT0|macro|FLCTL_BANK0_RDCTL_WAIT0
DECL|FLCTL_BANK0_RDCTL_WAIT1|macro|FLCTL_BANK0_RDCTL_WAIT1
DECL|FLCTL_BANK0_RDCTL_WAIT2|macro|FLCTL_BANK0_RDCTL_WAIT2
DECL|FLCTL_BANK0_RDCTL_WAIT3|macro|FLCTL_BANK0_RDCTL_WAIT3
DECL|FLCTL_BANK0_RDCTL_WAIT_0|macro|FLCTL_BANK0_RDCTL_WAIT_0
DECL|FLCTL_BANK0_RDCTL_WAIT_10|macro|FLCTL_BANK0_RDCTL_WAIT_10
DECL|FLCTL_BANK0_RDCTL_WAIT_11|macro|FLCTL_BANK0_RDCTL_WAIT_11
DECL|FLCTL_BANK0_RDCTL_WAIT_12|macro|FLCTL_BANK0_RDCTL_WAIT_12
DECL|FLCTL_BANK0_RDCTL_WAIT_13|macro|FLCTL_BANK0_RDCTL_WAIT_13
DECL|FLCTL_BANK0_RDCTL_WAIT_14|macro|FLCTL_BANK0_RDCTL_WAIT_14
DECL|FLCTL_BANK0_RDCTL_WAIT_15|macro|FLCTL_BANK0_RDCTL_WAIT_15
DECL|FLCTL_BANK0_RDCTL_WAIT_1|macro|FLCTL_BANK0_RDCTL_WAIT_1
DECL|FLCTL_BANK0_RDCTL_WAIT_2|macro|FLCTL_BANK0_RDCTL_WAIT_2
DECL|FLCTL_BANK0_RDCTL_WAIT_3|macro|FLCTL_BANK0_RDCTL_WAIT_3
DECL|FLCTL_BANK0_RDCTL_WAIT_4|macro|FLCTL_BANK0_RDCTL_WAIT_4
DECL|FLCTL_BANK0_RDCTL_WAIT_5|macro|FLCTL_BANK0_RDCTL_WAIT_5
DECL|FLCTL_BANK0_RDCTL_WAIT_6|macro|FLCTL_BANK0_RDCTL_WAIT_6
DECL|FLCTL_BANK0_RDCTL_WAIT_7|macro|FLCTL_BANK0_RDCTL_WAIT_7
DECL|FLCTL_BANK0_RDCTL_WAIT_8|macro|FLCTL_BANK0_RDCTL_WAIT_8
DECL|FLCTL_BANK0_RDCTL_WAIT_9|macro|FLCTL_BANK0_RDCTL_WAIT_9
DECL|FLCTL_BANK0_RDCTL_WAIT_MASK|macro|FLCTL_BANK0_RDCTL_WAIT_MASK
DECL|FLCTL_BANK0_RDCTL_WAIT_OFS|macro|FLCTL_BANK0_RDCTL_WAIT_OFS
DECL|FLCTL_BANK1_INFO_WEPROT_PROT0_OFS|macro|FLCTL_BANK1_INFO_WEPROT_PROT0_OFS
DECL|FLCTL_BANK1_INFO_WEPROT_PROT0|macro|FLCTL_BANK1_INFO_WEPROT_PROT0
DECL|FLCTL_BANK1_INFO_WEPROT_PROT1_OFS|macro|FLCTL_BANK1_INFO_WEPROT_PROT1_OFS
DECL|FLCTL_BANK1_INFO_WEPROT_PROT1|macro|FLCTL_BANK1_INFO_WEPROT_PROT1
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT0_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT0_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT0|macro|FLCTL_BANK1_MAIN_WEPROT_PROT0
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT10_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT10_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT10|macro|FLCTL_BANK1_MAIN_WEPROT_PROT10
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT11_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT11_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT11|macro|FLCTL_BANK1_MAIN_WEPROT_PROT11
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT12_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT12_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT12|macro|FLCTL_BANK1_MAIN_WEPROT_PROT12
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT13_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT13_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT13|macro|FLCTL_BANK1_MAIN_WEPROT_PROT13
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT14_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT14_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT14|macro|FLCTL_BANK1_MAIN_WEPROT_PROT14
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT15_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT15_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT15|macro|FLCTL_BANK1_MAIN_WEPROT_PROT15
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT16_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT16_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT16|macro|FLCTL_BANK1_MAIN_WEPROT_PROT16
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT17_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT17_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT17|macro|FLCTL_BANK1_MAIN_WEPROT_PROT17
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT18_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT18_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT18|macro|FLCTL_BANK1_MAIN_WEPROT_PROT18
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT19_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT19_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT19|macro|FLCTL_BANK1_MAIN_WEPROT_PROT19
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT1_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT1_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT1|macro|FLCTL_BANK1_MAIN_WEPROT_PROT1
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT20_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT20_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT20|macro|FLCTL_BANK1_MAIN_WEPROT_PROT20
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT21_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT21_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT21|macro|FLCTL_BANK1_MAIN_WEPROT_PROT21
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT22_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT22_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT22|macro|FLCTL_BANK1_MAIN_WEPROT_PROT22
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT23_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT23_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT23|macro|FLCTL_BANK1_MAIN_WEPROT_PROT23
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT24_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT24_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT24|macro|FLCTL_BANK1_MAIN_WEPROT_PROT24
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT25_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT25_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT25|macro|FLCTL_BANK1_MAIN_WEPROT_PROT25
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT26_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT26_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT26|macro|FLCTL_BANK1_MAIN_WEPROT_PROT26
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT27_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT27_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT27|macro|FLCTL_BANK1_MAIN_WEPROT_PROT27
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT28_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT28_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT28|macro|FLCTL_BANK1_MAIN_WEPROT_PROT28
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT29_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT29_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT29|macro|FLCTL_BANK1_MAIN_WEPROT_PROT29
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT2_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT2_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT2|macro|FLCTL_BANK1_MAIN_WEPROT_PROT2
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT30_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT30_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT30|macro|FLCTL_BANK1_MAIN_WEPROT_PROT30
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT31_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT31_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT31|macro|FLCTL_BANK1_MAIN_WEPROT_PROT31
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT3_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT3_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT3|macro|FLCTL_BANK1_MAIN_WEPROT_PROT3
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT4_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT4_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT4|macro|FLCTL_BANK1_MAIN_WEPROT_PROT4
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT5_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT5_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT5|macro|FLCTL_BANK1_MAIN_WEPROT_PROT5
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT6_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT6_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT6|macro|FLCTL_BANK1_MAIN_WEPROT_PROT6
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT7_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT7_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT7|macro|FLCTL_BANK1_MAIN_WEPROT_PROT7
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT8_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT8_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT8|macro|FLCTL_BANK1_MAIN_WEPROT_PROT8
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT9_OFS|macro|FLCTL_BANK1_MAIN_WEPROT_PROT9_OFS
DECL|FLCTL_BANK1_MAIN_WEPROT_PROT9|macro|FLCTL_BANK1_MAIN_WEPROT_PROT9
DECL|FLCTL_BANK1_RDCTL_BUFD_OFS|macro|FLCTL_BANK1_RDCTL_BUFD_OFS
DECL|FLCTL_BANK1_RDCTL_BUFD|macro|FLCTL_BANK1_RDCTL_BUFD
DECL|FLCTL_BANK1_RDCTL_BUFI_OFS|macro|FLCTL_BANK1_RDCTL_BUFI_OFS
DECL|FLCTL_BANK1_RDCTL_BUFI|macro|FLCTL_BANK1_RDCTL_BUFI
DECL|FLCTL_BANK1_RDCTL_RD_MODE0|macro|FLCTL_BANK1_RDCTL_RD_MODE0
DECL|FLCTL_BANK1_RDCTL_RD_MODE1|macro|FLCTL_BANK1_RDCTL_RD_MODE1
DECL|FLCTL_BANK1_RDCTL_RD_MODE2|macro|FLCTL_BANK1_RDCTL_RD_MODE2
DECL|FLCTL_BANK1_RDCTL_RD_MODE3|macro|FLCTL_BANK1_RDCTL_RD_MODE3
DECL|FLCTL_BANK1_RDCTL_RD_MODE_0|macro|FLCTL_BANK1_RDCTL_RD_MODE_0
DECL|FLCTL_BANK1_RDCTL_RD_MODE_10|macro|FLCTL_BANK1_RDCTL_RD_MODE_10
DECL|FLCTL_BANK1_RDCTL_RD_MODE_1|macro|FLCTL_BANK1_RDCTL_RD_MODE_1
DECL|FLCTL_BANK1_RDCTL_RD_MODE_2|macro|FLCTL_BANK1_RDCTL_RD_MODE_2
DECL|FLCTL_BANK1_RDCTL_RD_MODE_3|macro|FLCTL_BANK1_RDCTL_RD_MODE_3
DECL|FLCTL_BANK1_RDCTL_RD_MODE_4|macro|FLCTL_BANK1_RDCTL_RD_MODE_4
DECL|FLCTL_BANK1_RDCTL_RD_MODE_5|macro|FLCTL_BANK1_RDCTL_RD_MODE_5
DECL|FLCTL_BANK1_RDCTL_RD_MODE_9|macro|FLCTL_BANK1_RDCTL_RD_MODE_9
DECL|FLCTL_BANK1_RDCTL_RD_MODE_MASK|macro|FLCTL_BANK1_RDCTL_RD_MODE_MASK
DECL|FLCTL_BANK1_RDCTL_RD_MODE_OFS|macro|FLCTL_BANK1_RDCTL_RD_MODE_OFS
DECL|FLCTL_BANK1_RDCTL_RD_MODE_STATUS0|macro|FLCTL_BANK1_RDCTL_RD_MODE_STATUS0
DECL|FLCTL_BANK1_RDCTL_RD_MODE_STATUS1|macro|FLCTL_BANK1_RDCTL_RD_MODE_STATUS1
DECL|FLCTL_BANK1_RDCTL_RD_MODE_STATUS2|macro|FLCTL_BANK1_RDCTL_RD_MODE_STATUS2
DECL|FLCTL_BANK1_RDCTL_RD_MODE_STATUS3|macro|FLCTL_BANK1_RDCTL_RD_MODE_STATUS3
DECL|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_0|macro|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_0
DECL|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_10|macro|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_10
DECL|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_1|macro|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_1
DECL|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_2|macro|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_2
DECL|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_3|macro|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_3
DECL|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_4|macro|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_4
DECL|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_5|macro|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_5
DECL|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_9|macro|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_9
DECL|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_MASK|macro|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_MASK
DECL|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_OFS|macro|FLCTL_BANK1_RDCTL_RD_MODE_STATUS_OFS
DECL|FLCTL_BANK1_RDCTL_WAIT0|macro|FLCTL_BANK1_RDCTL_WAIT0
DECL|FLCTL_BANK1_RDCTL_WAIT1|macro|FLCTL_BANK1_RDCTL_WAIT1
DECL|FLCTL_BANK1_RDCTL_WAIT2|macro|FLCTL_BANK1_RDCTL_WAIT2
DECL|FLCTL_BANK1_RDCTL_WAIT3|macro|FLCTL_BANK1_RDCTL_WAIT3
DECL|FLCTL_BANK1_RDCTL_WAIT_0|macro|FLCTL_BANK1_RDCTL_WAIT_0
DECL|FLCTL_BANK1_RDCTL_WAIT_10|macro|FLCTL_BANK1_RDCTL_WAIT_10
DECL|FLCTL_BANK1_RDCTL_WAIT_11|macro|FLCTL_BANK1_RDCTL_WAIT_11
DECL|FLCTL_BANK1_RDCTL_WAIT_12|macro|FLCTL_BANK1_RDCTL_WAIT_12
DECL|FLCTL_BANK1_RDCTL_WAIT_13|macro|FLCTL_BANK1_RDCTL_WAIT_13
DECL|FLCTL_BANK1_RDCTL_WAIT_14|macro|FLCTL_BANK1_RDCTL_WAIT_14
DECL|FLCTL_BANK1_RDCTL_WAIT_15|macro|FLCTL_BANK1_RDCTL_WAIT_15
DECL|FLCTL_BANK1_RDCTL_WAIT_1|macro|FLCTL_BANK1_RDCTL_WAIT_1
DECL|FLCTL_BANK1_RDCTL_WAIT_2|macro|FLCTL_BANK1_RDCTL_WAIT_2
DECL|FLCTL_BANK1_RDCTL_WAIT_3|macro|FLCTL_BANK1_RDCTL_WAIT_3
DECL|FLCTL_BANK1_RDCTL_WAIT_4|macro|FLCTL_BANK1_RDCTL_WAIT_4
DECL|FLCTL_BANK1_RDCTL_WAIT_5|macro|FLCTL_BANK1_RDCTL_WAIT_5
DECL|FLCTL_BANK1_RDCTL_WAIT_6|macro|FLCTL_BANK1_RDCTL_WAIT_6
DECL|FLCTL_BANK1_RDCTL_WAIT_7|macro|FLCTL_BANK1_RDCTL_WAIT_7
DECL|FLCTL_BANK1_RDCTL_WAIT_8|macro|FLCTL_BANK1_RDCTL_WAIT_8
DECL|FLCTL_BANK1_RDCTL_WAIT_9|macro|FLCTL_BANK1_RDCTL_WAIT_9
DECL|FLCTL_BANK1_RDCTL_WAIT_MASK|macro|FLCTL_BANK1_RDCTL_WAIT_MASK
DECL|FLCTL_BANK1_RDCTL_WAIT_OFS|macro|FLCTL_BANK1_RDCTL_WAIT_OFS
DECL|FLCTL_BASE|macro|FLCTL_BASE
DECL|FLCTL_BMRK_CTLSTAT_CMP_EN_OFS|macro|FLCTL_BMRK_CTLSTAT_CMP_EN_OFS
DECL|FLCTL_BMRK_CTLSTAT_CMP_EN|macro|FLCTL_BMRK_CTLSTAT_CMP_EN
DECL|FLCTL_BMRK_CTLSTAT_CMP_SEL_OFS|macro|FLCTL_BMRK_CTLSTAT_CMP_SEL_OFS
DECL|FLCTL_BMRK_CTLSTAT_CMP_SEL|macro|FLCTL_BMRK_CTLSTAT_CMP_SEL
DECL|FLCTL_BMRK_CTLSTAT_D_BMRK_OFS|macro|FLCTL_BMRK_CTLSTAT_D_BMRK_OFS
DECL|FLCTL_BMRK_CTLSTAT_D_BMRK|macro|FLCTL_BMRK_CTLSTAT_D_BMRK
DECL|FLCTL_BMRK_CTLSTAT_I_BMRK_OFS|macro|FLCTL_BMRK_CTLSTAT_I_BMRK_OFS
DECL|FLCTL_BMRK_CTLSTAT_I_BMRK|macro|FLCTL_BMRK_CTLSTAT_I_BMRK
DECL|FLCTL_BURSTPRG_TIMCTL_ACTIVE_MASK|macro|FLCTL_BURSTPRG_TIMCTL_ACTIVE_MASK
DECL|FLCTL_BURSTPRG_TIMCTL_ACTIVE_OFS|macro|FLCTL_BURSTPRG_TIMCTL_ACTIVE_OFS
DECL|FLCTL_CLRIFG_AVPRE_OFS|macro|FLCTL_CLRIFG_AVPRE_OFS
DECL|FLCTL_CLRIFG_AVPRE|macro|FLCTL_CLRIFG_AVPRE
DECL|FLCTL_CLRIFG_AVPST_OFS|macro|FLCTL_CLRIFG_AVPST_OFS
DECL|FLCTL_CLRIFG_AVPST|macro|FLCTL_CLRIFG_AVPST
DECL|FLCTL_CLRIFG_BMRK_OFS|macro|FLCTL_CLRIFG_BMRK_OFS
DECL|FLCTL_CLRIFG_BMRK|macro|FLCTL_CLRIFG_BMRK
DECL|FLCTL_CLRIFG_ERASE_OFS|macro|FLCTL_CLRIFG_ERASE_OFS
DECL|FLCTL_CLRIFG_ERASE|macro|FLCTL_CLRIFG_ERASE
DECL|FLCTL_CLRIFG_PRGB_OFS|macro|FLCTL_CLRIFG_PRGB_OFS
DECL|FLCTL_CLRIFG_PRGB|macro|FLCTL_CLRIFG_PRGB
DECL|FLCTL_CLRIFG_PRG_ERR_OFS|macro|FLCTL_CLRIFG_PRG_ERR_OFS
DECL|FLCTL_CLRIFG_PRG_ERR|macro|FLCTL_CLRIFG_PRG_ERR
DECL|FLCTL_CLRIFG_PRG_OFS|macro|FLCTL_CLRIFG_PRG_OFS
DECL|FLCTL_CLRIFG_PRG|macro|FLCTL_CLRIFG_PRG
DECL|FLCTL_CLRIFG_RDBRST_OFS|macro|FLCTL_CLRIFG_RDBRST_OFS
DECL|FLCTL_CLRIFG_RDBRST|macro|FLCTL_CLRIFG_RDBRST
DECL|FLCTL_ERASE_CTLSTAT_ADDR_ERR_OFS|macro|FLCTL_ERASE_CTLSTAT_ADDR_ERR_OFS
DECL|FLCTL_ERASE_CTLSTAT_ADDR_ERR|macro|FLCTL_ERASE_CTLSTAT_ADDR_ERR
DECL|FLCTL_ERASE_CTLSTAT_CLR_STAT_OFS|macro|FLCTL_ERASE_CTLSTAT_CLR_STAT_OFS
DECL|FLCTL_ERASE_CTLSTAT_CLR_STAT|macro|FLCTL_ERASE_CTLSTAT_CLR_STAT
DECL|FLCTL_ERASE_CTLSTAT_MODE_OFS|macro|FLCTL_ERASE_CTLSTAT_MODE_OFS
DECL|FLCTL_ERASE_CTLSTAT_MODE|macro|FLCTL_ERASE_CTLSTAT_MODE
DECL|FLCTL_ERASE_CTLSTAT_START_OFS|macro|FLCTL_ERASE_CTLSTAT_START_OFS
DECL|FLCTL_ERASE_CTLSTAT_START|macro|FLCTL_ERASE_CTLSTAT_START
DECL|FLCTL_ERASE_CTLSTAT_STATUS0|macro|FLCTL_ERASE_CTLSTAT_STATUS0
DECL|FLCTL_ERASE_CTLSTAT_STATUS1|macro|FLCTL_ERASE_CTLSTAT_STATUS1
DECL|FLCTL_ERASE_CTLSTAT_STATUS_0|macro|FLCTL_ERASE_CTLSTAT_STATUS_0
DECL|FLCTL_ERASE_CTLSTAT_STATUS_1|macro|FLCTL_ERASE_CTLSTAT_STATUS_1
DECL|FLCTL_ERASE_CTLSTAT_STATUS_2|macro|FLCTL_ERASE_CTLSTAT_STATUS_2
DECL|FLCTL_ERASE_CTLSTAT_STATUS_3|macro|FLCTL_ERASE_CTLSTAT_STATUS_3
DECL|FLCTL_ERASE_CTLSTAT_STATUS_MASK|macro|FLCTL_ERASE_CTLSTAT_STATUS_MASK
DECL|FLCTL_ERASE_CTLSTAT_STATUS_OFS|macro|FLCTL_ERASE_CTLSTAT_STATUS_OFS
DECL|FLCTL_ERASE_CTLSTAT_TYPE0|macro|FLCTL_ERASE_CTLSTAT_TYPE0
DECL|FLCTL_ERASE_CTLSTAT_TYPE1|macro|FLCTL_ERASE_CTLSTAT_TYPE1
DECL|FLCTL_ERASE_CTLSTAT_TYPE_0|macro|FLCTL_ERASE_CTLSTAT_TYPE_0
DECL|FLCTL_ERASE_CTLSTAT_TYPE_1|macro|FLCTL_ERASE_CTLSTAT_TYPE_1
DECL|FLCTL_ERASE_CTLSTAT_TYPE_2|macro|FLCTL_ERASE_CTLSTAT_TYPE_2
DECL|FLCTL_ERASE_CTLSTAT_TYPE_3|macro|FLCTL_ERASE_CTLSTAT_TYPE_3
DECL|FLCTL_ERASE_CTLSTAT_TYPE_MASK|macro|FLCTL_ERASE_CTLSTAT_TYPE_MASK
DECL|FLCTL_ERASE_CTLSTAT_TYPE_OFS|macro|FLCTL_ERASE_CTLSTAT_TYPE_OFS
DECL|FLCTL_ERASE_SECTADDR_SECT_ADDRESS_MASK|macro|FLCTL_ERASE_SECTADDR_SECT_ADDRESS_MASK
DECL|FLCTL_ERASE_SECTADDR_SECT_ADDRESS_OFS|macro|FLCTL_ERASE_SECTADDR_SECT_ADDRESS_OFS
DECL|FLCTL_ERASE_TIMCTL_ACTIVE_MASK|macro|FLCTL_ERASE_TIMCTL_ACTIVE_MASK
DECL|FLCTL_ERASE_TIMCTL_ACTIVE_OFS|macro|FLCTL_ERASE_TIMCTL_ACTIVE_OFS
DECL|FLCTL_ERASE_TIMCTL_HOLD_MASK|macro|FLCTL_ERASE_TIMCTL_HOLD_MASK
DECL|FLCTL_ERASE_TIMCTL_HOLD_OFS|macro|FLCTL_ERASE_TIMCTL_HOLD_OFS
DECL|FLCTL_ERASE_TIMCTL_SETUP_MASK|macro|FLCTL_ERASE_TIMCTL_SETUP_MASK
DECL|FLCTL_ERASE_TIMCTL_SETUP_OFS|macro|FLCTL_ERASE_TIMCTL_SETUP_OFS
DECL|FLCTL_ERSVER_TIMCTL_SETUP_MASK|macro|FLCTL_ERSVER_TIMCTL_SETUP_MASK
DECL|FLCTL_ERSVER_TIMCTL_SETUP_OFS|macro|FLCTL_ERSVER_TIMCTL_SETUP_OFS
DECL|FLCTL_IE_AVPRE_OFS|macro|FLCTL_IE_AVPRE_OFS
DECL|FLCTL_IE_AVPRE|macro|FLCTL_IE_AVPRE
DECL|FLCTL_IE_AVPST_OFS|macro|FLCTL_IE_AVPST_OFS
DECL|FLCTL_IE_AVPST|macro|FLCTL_IE_AVPST
DECL|FLCTL_IE_BMRK_OFS|macro|FLCTL_IE_BMRK_OFS
DECL|FLCTL_IE_BMRK|macro|FLCTL_IE_BMRK
DECL|FLCTL_IE_ERASE_OFS|macro|FLCTL_IE_ERASE_OFS
DECL|FLCTL_IE_ERASE|macro|FLCTL_IE_ERASE
DECL|FLCTL_IE_PRGB_OFS|macro|FLCTL_IE_PRGB_OFS
DECL|FLCTL_IE_PRGB|macro|FLCTL_IE_PRGB
DECL|FLCTL_IE_PRG_ERR_OFS|macro|FLCTL_IE_PRG_ERR_OFS
DECL|FLCTL_IE_PRG_ERR|macro|FLCTL_IE_PRG_ERR
DECL|FLCTL_IE_PRG_OFS|macro|FLCTL_IE_PRG_OFS
DECL|FLCTL_IE_PRG|macro|FLCTL_IE_PRG
DECL|FLCTL_IE_RDBRST_OFS|macro|FLCTL_IE_RDBRST_OFS
DECL|FLCTL_IE_RDBRST|macro|FLCTL_IE_RDBRST
DECL|FLCTL_IFG_AVPRE_OFS|macro|FLCTL_IFG_AVPRE_OFS
DECL|FLCTL_IFG_AVPRE|macro|FLCTL_IFG_AVPRE
DECL|FLCTL_IFG_AVPST_OFS|macro|FLCTL_IFG_AVPST_OFS
DECL|FLCTL_IFG_AVPST|macro|FLCTL_IFG_AVPST
DECL|FLCTL_IFG_BMRK_OFS|macro|FLCTL_IFG_BMRK_OFS
DECL|FLCTL_IFG_BMRK|macro|FLCTL_IFG_BMRK
DECL|FLCTL_IFG_ERASE_OFS|macro|FLCTL_IFG_ERASE_OFS
DECL|FLCTL_IFG_ERASE|macro|FLCTL_IFG_ERASE
DECL|FLCTL_IFG_PRGB_OFS|macro|FLCTL_IFG_PRGB_OFS
DECL|FLCTL_IFG_PRGB|macro|FLCTL_IFG_PRGB
DECL|FLCTL_IFG_PRG_ERR_OFS|macro|FLCTL_IFG_PRG_ERR_OFS
DECL|FLCTL_IFG_PRG_ERR|macro|FLCTL_IFG_PRG_ERR
DECL|FLCTL_IFG_PRG_OFS|macro|FLCTL_IFG_PRG_OFS
DECL|FLCTL_IFG_PRG|macro|FLCTL_IFG_PRG
DECL|FLCTL_IFG_RDBRST_OFS|macro|FLCTL_IFG_RDBRST_OFS
DECL|FLCTL_IFG_RDBRST|macro|FLCTL_IFG_RDBRST
DECL|FLCTL_IRQn|enumerator|FLCTL_IRQn = 5, /* 21 Flash Controller Interrupt*/
DECL|FLCTL_LKGVER_TIMCTL_SETUP_MASK|macro|FLCTL_LKGVER_TIMCTL_SETUP_MASK
DECL|FLCTL_LKGVER_TIMCTL_SETUP_OFS|macro|FLCTL_LKGVER_TIMCTL_SETUP_OFS
DECL|FLCTL_MASSERASE_TIMCTL_BOOST_ACTIVE_MASK|macro|FLCTL_MASSERASE_TIMCTL_BOOST_ACTIVE_MASK
DECL|FLCTL_MASSERASE_TIMCTL_BOOST_ACTIVE_OFS|macro|FLCTL_MASSERASE_TIMCTL_BOOST_ACTIVE_OFS
DECL|FLCTL_MASSERASE_TIMCTL_BOOST_HOLD_MASK|macro|FLCTL_MASSERASE_TIMCTL_BOOST_HOLD_MASK
DECL|FLCTL_MASSERASE_TIMCTL_BOOST_HOLD_OFS|macro|FLCTL_MASSERASE_TIMCTL_BOOST_HOLD_OFS
DECL|FLCTL_POWER_STAT_IREFSTAT_OFS|macro|FLCTL_POWER_STAT_IREFSTAT_OFS
DECL|FLCTL_POWER_STAT_IREFSTAT|macro|FLCTL_POWER_STAT_IREFSTAT
DECL|FLCTL_POWER_STAT_LDOSTAT_OFS|macro|FLCTL_POWER_STAT_LDOSTAT_OFS
DECL|FLCTL_POWER_STAT_LDOSTAT|macro|FLCTL_POWER_STAT_LDOSTAT
DECL|FLCTL_POWER_STAT_PSTAT0|macro|FLCTL_POWER_STAT_PSTAT0
DECL|FLCTL_POWER_STAT_PSTAT1|macro|FLCTL_POWER_STAT_PSTAT1
DECL|FLCTL_POWER_STAT_PSTAT2|macro|FLCTL_POWER_STAT_PSTAT2
DECL|FLCTL_POWER_STAT_PSTAT_0|macro|FLCTL_POWER_STAT_PSTAT_0
DECL|FLCTL_POWER_STAT_PSTAT_1|macro|FLCTL_POWER_STAT_PSTAT_1
DECL|FLCTL_POWER_STAT_PSTAT_2|macro|FLCTL_POWER_STAT_PSTAT_2
DECL|FLCTL_POWER_STAT_PSTAT_3|macro|FLCTL_POWER_STAT_PSTAT_3
DECL|FLCTL_POWER_STAT_PSTAT_4|macro|FLCTL_POWER_STAT_PSTAT_4
DECL|FLCTL_POWER_STAT_PSTAT_5|macro|FLCTL_POWER_STAT_PSTAT_5
DECL|FLCTL_POWER_STAT_PSTAT_6|macro|FLCTL_POWER_STAT_PSTAT_6
DECL|FLCTL_POWER_STAT_PSTAT_7|macro|FLCTL_POWER_STAT_PSTAT_7
DECL|FLCTL_POWER_STAT_PSTAT_MASK|macro|FLCTL_POWER_STAT_PSTAT_MASK
DECL|FLCTL_POWER_STAT_PSTAT_OFS|macro|FLCTL_POWER_STAT_PSTAT_OFS
DECL|FLCTL_POWER_STAT_RD_2T_OFS|macro|FLCTL_POWER_STAT_RD_2T_OFS
DECL|FLCTL_POWER_STAT_RD_2T|macro|FLCTL_POWER_STAT_RD_2T
DECL|FLCTL_POWER_STAT_TRIMSTAT_OFS|macro|FLCTL_POWER_STAT_TRIMSTAT_OFS
DECL|FLCTL_POWER_STAT_TRIMSTAT|macro|FLCTL_POWER_STAT_TRIMSTAT
DECL|FLCTL_POWER_STAT_VREFSTAT_OFS|macro|FLCTL_POWER_STAT_VREFSTAT_OFS
DECL|FLCTL_POWER_STAT_VREFSTAT|macro|FLCTL_POWER_STAT_VREFSTAT
DECL|FLCTL_PRGBRST_CTLSTAT_ADDR_ERR_OFS|macro|FLCTL_PRGBRST_CTLSTAT_ADDR_ERR_OFS
DECL|FLCTL_PRGBRST_CTLSTAT_ADDR_ERR|macro|FLCTL_PRGBRST_CTLSTAT_ADDR_ERR
DECL|FLCTL_PRGBRST_CTLSTAT_AUTO_PRE_OFS|macro|FLCTL_PRGBRST_CTLSTAT_AUTO_PRE_OFS
DECL|FLCTL_PRGBRST_CTLSTAT_AUTO_PRE|macro|FLCTL_PRGBRST_CTLSTAT_AUTO_PRE
DECL|FLCTL_PRGBRST_CTLSTAT_AUTO_PST_OFS|macro|FLCTL_PRGBRST_CTLSTAT_AUTO_PST_OFS
DECL|FLCTL_PRGBRST_CTLSTAT_AUTO_PST|macro|FLCTL_PRGBRST_CTLSTAT_AUTO_PST
DECL|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS0|macro|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS0
DECL|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS1|macro|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS1
DECL|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS2|macro|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS2
DECL|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_0|macro|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_0
DECL|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_1|macro|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_1
DECL|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_2|macro|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_2
DECL|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_3|macro|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_3
DECL|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_4|macro|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_4
DECL|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_5|macro|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_5
DECL|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_6|macro|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_6
DECL|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_7|macro|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_7
DECL|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_MASK|macro|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_MASK
DECL|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_OFS|macro|FLCTL_PRGBRST_CTLSTAT_BURST_STATUS_OFS
DECL|FLCTL_PRGBRST_CTLSTAT_CLR_STAT_OFS|macro|FLCTL_PRGBRST_CTLSTAT_CLR_STAT_OFS
DECL|FLCTL_PRGBRST_CTLSTAT_CLR_STAT|macro|FLCTL_PRGBRST_CTLSTAT_CLR_STAT
DECL|FLCTL_PRGBRST_CTLSTAT_LEN0|macro|FLCTL_PRGBRST_CTLSTAT_LEN0
DECL|FLCTL_PRGBRST_CTLSTAT_LEN1|macro|FLCTL_PRGBRST_CTLSTAT_LEN1
DECL|FLCTL_PRGBRST_CTLSTAT_LEN2|macro|FLCTL_PRGBRST_CTLSTAT_LEN2
DECL|FLCTL_PRGBRST_CTLSTAT_LEN_0|macro|FLCTL_PRGBRST_CTLSTAT_LEN_0
DECL|FLCTL_PRGBRST_CTLSTAT_LEN_1|macro|FLCTL_PRGBRST_CTLSTAT_LEN_1
DECL|FLCTL_PRGBRST_CTLSTAT_LEN_2|macro|FLCTL_PRGBRST_CTLSTAT_LEN_2
DECL|FLCTL_PRGBRST_CTLSTAT_LEN_3|macro|FLCTL_PRGBRST_CTLSTAT_LEN_3
DECL|FLCTL_PRGBRST_CTLSTAT_LEN_4|macro|FLCTL_PRGBRST_CTLSTAT_LEN_4
DECL|FLCTL_PRGBRST_CTLSTAT_LEN_MASK|macro|FLCTL_PRGBRST_CTLSTAT_LEN_MASK
DECL|FLCTL_PRGBRST_CTLSTAT_LEN_OFS|macro|FLCTL_PRGBRST_CTLSTAT_LEN_OFS
DECL|FLCTL_PRGBRST_CTLSTAT_PRE_ERR_OFS|macro|FLCTL_PRGBRST_CTLSTAT_PRE_ERR_OFS
DECL|FLCTL_PRGBRST_CTLSTAT_PRE_ERR|macro|FLCTL_PRGBRST_CTLSTAT_PRE_ERR
DECL|FLCTL_PRGBRST_CTLSTAT_PST_ERR_OFS|macro|FLCTL_PRGBRST_CTLSTAT_PST_ERR_OFS
DECL|FLCTL_PRGBRST_CTLSTAT_PST_ERR|macro|FLCTL_PRGBRST_CTLSTAT_PST_ERR
DECL|FLCTL_PRGBRST_CTLSTAT_START_OFS|macro|FLCTL_PRGBRST_CTLSTAT_START_OFS
DECL|FLCTL_PRGBRST_CTLSTAT_START|macro|FLCTL_PRGBRST_CTLSTAT_START
DECL|FLCTL_PRGBRST_CTLSTAT_TYPE0|macro|FLCTL_PRGBRST_CTLSTAT_TYPE0
DECL|FLCTL_PRGBRST_CTLSTAT_TYPE1|macro|FLCTL_PRGBRST_CTLSTAT_TYPE1
DECL|FLCTL_PRGBRST_CTLSTAT_TYPE_0|macro|FLCTL_PRGBRST_CTLSTAT_TYPE_0
DECL|FLCTL_PRGBRST_CTLSTAT_TYPE_1|macro|FLCTL_PRGBRST_CTLSTAT_TYPE_1
DECL|FLCTL_PRGBRST_CTLSTAT_TYPE_2|macro|FLCTL_PRGBRST_CTLSTAT_TYPE_2
DECL|FLCTL_PRGBRST_CTLSTAT_TYPE_3|macro|FLCTL_PRGBRST_CTLSTAT_TYPE_3
DECL|FLCTL_PRGBRST_CTLSTAT_TYPE_MASK|macro|FLCTL_PRGBRST_CTLSTAT_TYPE_MASK
DECL|FLCTL_PRGBRST_CTLSTAT_TYPE_OFS|macro|FLCTL_PRGBRST_CTLSTAT_TYPE_OFS
DECL|FLCTL_PRGBRST_STARTADDR_START_ADDRESS_MASK|macro|FLCTL_PRGBRST_STARTADDR_START_ADDRESS_MASK
DECL|FLCTL_PRGBRST_STARTADDR_START_ADDRESS_OFS|macro|FLCTL_PRGBRST_STARTADDR_START_ADDRESS_OFS
DECL|FLCTL_PRGVER_TIMCTL_ACTIVE_MASK|macro|FLCTL_PRGVER_TIMCTL_ACTIVE_MASK
DECL|FLCTL_PRGVER_TIMCTL_ACTIVE_OFS|macro|FLCTL_PRGVER_TIMCTL_ACTIVE_OFS
DECL|FLCTL_PRGVER_TIMCTL_HOLD_MASK|macro|FLCTL_PRGVER_TIMCTL_HOLD_MASK
DECL|FLCTL_PRGVER_TIMCTL_HOLD_OFS|macro|FLCTL_PRGVER_TIMCTL_HOLD_OFS
DECL|FLCTL_PRGVER_TIMCTL_SETUP_MASK|macro|FLCTL_PRGVER_TIMCTL_SETUP_MASK
DECL|FLCTL_PRGVER_TIMCTL_SETUP_OFS|macro|FLCTL_PRGVER_TIMCTL_SETUP_OFS
DECL|FLCTL_PRG_CTLSTAT_BNK_ACT_OFS|macro|FLCTL_PRG_CTLSTAT_BNK_ACT_OFS
DECL|FLCTL_PRG_CTLSTAT_BNK_ACT|macro|FLCTL_PRG_CTLSTAT_BNK_ACT
DECL|FLCTL_PRG_CTLSTAT_ENABLE_OFS|macro|FLCTL_PRG_CTLSTAT_ENABLE_OFS
DECL|FLCTL_PRG_CTLSTAT_ENABLE|macro|FLCTL_PRG_CTLSTAT_ENABLE
DECL|FLCTL_PRG_CTLSTAT_MODE_OFS|macro|FLCTL_PRG_CTLSTAT_MODE_OFS
DECL|FLCTL_PRG_CTLSTAT_MODE|macro|FLCTL_PRG_CTLSTAT_MODE
DECL|FLCTL_PRG_CTLSTAT_STATUS0|macro|FLCTL_PRG_CTLSTAT_STATUS0
DECL|FLCTL_PRG_CTLSTAT_STATUS1|macro|FLCTL_PRG_CTLSTAT_STATUS1
DECL|FLCTL_PRG_CTLSTAT_STATUS_0|macro|FLCTL_PRG_CTLSTAT_STATUS_0
DECL|FLCTL_PRG_CTLSTAT_STATUS_1|macro|FLCTL_PRG_CTLSTAT_STATUS_1
DECL|FLCTL_PRG_CTLSTAT_STATUS_2|macro|FLCTL_PRG_CTLSTAT_STATUS_2
DECL|FLCTL_PRG_CTLSTAT_STATUS_3|macro|FLCTL_PRG_CTLSTAT_STATUS_3
DECL|FLCTL_PRG_CTLSTAT_STATUS_MASK|macro|FLCTL_PRG_CTLSTAT_STATUS_MASK
DECL|FLCTL_PRG_CTLSTAT_STATUS_OFS|macro|FLCTL_PRG_CTLSTAT_STATUS_OFS
DECL|FLCTL_PRG_CTLSTAT_VER_PRE_OFS|macro|FLCTL_PRG_CTLSTAT_VER_PRE_OFS
DECL|FLCTL_PRG_CTLSTAT_VER_PRE|macro|FLCTL_PRG_CTLSTAT_VER_PRE
DECL|FLCTL_PRG_CTLSTAT_VER_PST_OFS|macro|FLCTL_PRG_CTLSTAT_VER_PST_OFS
DECL|FLCTL_PRG_CTLSTAT_VER_PST|macro|FLCTL_PRG_CTLSTAT_VER_PST
DECL|FLCTL_PROGRAM_TIMCTL_ACTIVE_MASK|macro|FLCTL_PROGRAM_TIMCTL_ACTIVE_MASK
DECL|FLCTL_PROGRAM_TIMCTL_ACTIVE_OFS|macro|FLCTL_PROGRAM_TIMCTL_ACTIVE_OFS
DECL|FLCTL_PROGRAM_TIMCTL_HOLD_MASK|macro|FLCTL_PROGRAM_TIMCTL_HOLD_MASK
DECL|FLCTL_PROGRAM_TIMCTL_HOLD_OFS|macro|FLCTL_PROGRAM_TIMCTL_HOLD_OFS
DECL|FLCTL_PROGRAM_TIMCTL_SETUP_MASK|macro|FLCTL_PROGRAM_TIMCTL_SETUP_MASK
DECL|FLCTL_PROGRAM_TIMCTL_SETUP_OFS|macro|FLCTL_PROGRAM_TIMCTL_SETUP_OFS
DECL|FLCTL_RDBRST_CTLSTAT_ADDR_ERR_OFS|macro|FLCTL_RDBRST_CTLSTAT_ADDR_ERR_OFS
DECL|FLCTL_RDBRST_CTLSTAT_ADDR_ERR|macro|FLCTL_RDBRST_CTLSTAT_ADDR_ERR
DECL|FLCTL_RDBRST_CTLSTAT_BRST_STAT0|macro|FLCTL_RDBRST_CTLSTAT_BRST_STAT0
DECL|FLCTL_RDBRST_CTLSTAT_BRST_STAT1|macro|FLCTL_RDBRST_CTLSTAT_BRST_STAT1
DECL|FLCTL_RDBRST_CTLSTAT_BRST_STAT_0|macro|FLCTL_RDBRST_CTLSTAT_BRST_STAT_0
DECL|FLCTL_RDBRST_CTLSTAT_BRST_STAT_1|macro|FLCTL_RDBRST_CTLSTAT_BRST_STAT_1
DECL|FLCTL_RDBRST_CTLSTAT_BRST_STAT_2|macro|FLCTL_RDBRST_CTLSTAT_BRST_STAT_2
DECL|FLCTL_RDBRST_CTLSTAT_BRST_STAT_3|macro|FLCTL_RDBRST_CTLSTAT_BRST_STAT_3
DECL|FLCTL_RDBRST_CTLSTAT_BRST_STAT_MASK|macro|FLCTL_RDBRST_CTLSTAT_BRST_STAT_MASK
DECL|FLCTL_RDBRST_CTLSTAT_BRST_STAT_OFS|macro|FLCTL_RDBRST_CTLSTAT_BRST_STAT_OFS
DECL|FLCTL_RDBRST_CTLSTAT_CLR_STAT_OFS|macro|FLCTL_RDBRST_CTLSTAT_CLR_STAT_OFS
DECL|FLCTL_RDBRST_CTLSTAT_CLR_STAT|macro|FLCTL_RDBRST_CTLSTAT_CLR_STAT
DECL|FLCTL_RDBRST_CTLSTAT_CMP_ERR_OFS|macro|FLCTL_RDBRST_CTLSTAT_CMP_ERR_OFS
DECL|FLCTL_RDBRST_CTLSTAT_CMP_ERR|macro|FLCTL_RDBRST_CTLSTAT_CMP_ERR
DECL|FLCTL_RDBRST_CTLSTAT_DATA_CMP_OFS|macro|FLCTL_RDBRST_CTLSTAT_DATA_CMP_OFS
DECL|FLCTL_RDBRST_CTLSTAT_DATA_CMP|macro|FLCTL_RDBRST_CTLSTAT_DATA_CMP
DECL|FLCTL_RDBRST_CTLSTAT_MEM_TYPE0|macro|FLCTL_RDBRST_CTLSTAT_MEM_TYPE0
DECL|FLCTL_RDBRST_CTLSTAT_MEM_TYPE1|macro|FLCTL_RDBRST_CTLSTAT_MEM_TYPE1
DECL|FLCTL_RDBRST_CTLSTAT_MEM_TYPE_0|macro|FLCTL_RDBRST_CTLSTAT_MEM_TYPE_0
DECL|FLCTL_RDBRST_CTLSTAT_MEM_TYPE_1|macro|FLCTL_RDBRST_CTLSTAT_MEM_TYPE_1
DECL|FLCTL_RDBRST_CTLSTAT_MEM_TYPE_2|macro|FLCTL_RDBRST_CTLSTAT_MEM_TYPE_2
DECL|FLCTL_RDBRST_CTLSTAT_MEM_TYPE_3|macro|FLCTL_RDBRST_CTLSTAT_MEM_TYPE_3
DECL|FLCTL_RDBRST_CTLSTAT_MEM_TYPE_MASK|macro|FLCTL_RDBRST_CTLSTAT_MEM_TYPE_MASK
DECL|FLCTL_RDBRST_CTLSTAT_MEM_TYPE_OFS|macro|FLCTL_RDBRST_CTLSTAT_MEM_TYPE_OFS
DECL|FLCTL_RDBRST_CTLSTAT_START_OFS|macro|FLCTL_RDBRST_CTLSTAT_START_OFS
DECL|FLCTL_RDBRST_CTLSTAT_START|macro|FLCTL_RDBRST_CTLSTAT_START
DECL|FLCTL_RDBRST_CTLSTAT_STOP_FAIL_OFS|macro|FLCTL_RDBRST_CTLSTAT_STOP_FAIL_OFS
DECL|FLCTL_RDBRST_CTLSTAT_STOP_FAIL|macro|FLCTL_RDBRST_CTLSTAT_STOP_FAIL
DECL|FLCTL_RDBRST_CTLSTAT_TEST_EN_OFS|macro|FLCTL_RDBRST_CTLSTAT_TEST_EN_OFS
DECL|FLCTL_RDBRST_CTLSTAT_TEST_EN|macro|FLCTL_RDBRST_CTLSTAT_TEST_EN
DECL|FLCTL_RDBRST_FAILADDR_FAIL_ADDRESS_MASK|macro|FLCTL_RDBRST_FAILADDR_FAIL_ADDRESS_MASK
DECL|FLCTL_RDBRST_FAILADDR_FAIL_ADDRESS_OFS|macro|FLCTL_RDBRST_FAILADDR_FAIL_ADDRESS_OFS
DECL|FLCTL_RDBRST_FAILCNT_FAIL_COUNT_MASK|macro|FLCTL_RDBRST_FAILCNT_FAIL_COUNT_MASK
DECL|FLCTL_RDBRST_FAILCNT_FAIL_COUNT_OFS|macro|FLCTL_RDBRST_FAILCNT_FAIL_COUNT_OFS
DECL|FLCTL_RDBRST_LEN_BURST_LENGTH_MASK|macro|FLCTL_RDBRST_LEN_BURST_LENGTH_MASK
DECL|FLCTL_RDBRST_LEN_BURST_LENGTH_OFS|macro|FLCTL_RDBRST_LEN_BURST_LENGTH_OFS
DECL|FLCTL_RDBRST_STARTADDR_START_ADDRESS_MASK|macro|FLCTL_RDBRST_STARTADDR_START_ADDRESS_MASK
DECL|FLCTL_RDBRST_STARTADDR_START_ADDRESS_OFS|macro|FLCTL_RDBRST_STARTADDR_START_ADDRESS_OFS
DECL|FLCTL_READMARGIN_TIMCTL_SETUP_MASK|macro|FLCTL_READMARGIN_TIMCTL_SETUP_MASK
DECL|FLCTL_READMARGIN_TIMCTL_SETUP_OFS|macro|FLCTL_READMARGIN_TIMCTL_SETUP_OFS
DECL|FLCTL_READ_TIMCTL_IREF_BOOST1_MASK|macro|FLCTL_READ_TIMCTL_IREF_BOOST1_MASK
DECL|FLCTL_READ_TIMCTL_IREF_BOOST1_OFS|macro|FLCTL_READ_TIMCTL_IREF_BOOST1_OFS
DECL|FLCTL_READ_TIMCTL_SETUP_LONG_MASK|macro|FLCTL_READ_TIMCTL_SETUP_LONG_MASK
DECL|FLCTL_READ_TIMCTL_SETUP_LONG_OFS|macro|FLCTL_READ_TIMCTL_SETUP_LONG_OFS
DECL|FLCTL_READ_TIMCTL_SETUP_MASK|macro|FLCTL_READ_TIMCTL_SETUP_MASK
DECL|FLCTL_READ_TIMCTL_SETUP_OFS|macro|FLCTL_READ_TIMCTL_SETUP_OFS
DECL|FLCTL_SETIFG_AVPRE_OFS|macro|FLCTL_SETIFG_AVPRE_OFS
DECL|FLCTL_SETIFG_AVPRE|macro|FLCTL_SETIFG_AVPRE
DECL|FLCTL_SETIFG_AVPST_OFS|macro|FLCTL_SETIFG_AVPST_OFS
DECL|FLCTL_SETIFG_AVPST|macro|FLCTL_SETIFG_AVPST
DECL|FLCTL_SETIFG_BMRK_OFS|macro|FLCTL_SETIFG_BMRK_OFS
DECL|FLCTL_SETIFG_BMRK|macro|FLCTL_SETIFG_BMRK
DECL|FLCTL_SETIFG_ERASE_OFS|macro|FLCTL_SETIFG_ERASE_OFS
DECL|FLCTL_SETIFG_ERASE|macro|FLCTL_SETIFG_ERASE
DECL|FLCTL_SETIFG_PRGB_OFS|macro|FLCTL_SETIFG_PRGB_OFS
DECL|FLCTL_SETIFG_PRGB|macro|FLCTL_SETIFG_PRGB
DECL|FLCTL_SETIFG_PRG_ERR_OFS|macro|FLCTL_SETIFG_PRG_ERR_OFS
DECL|FLCTL_SETIFG_PRG_ERR|macro|FLCTL_SETIFG_PRG_ERR
DECL|FLCTL_SETIFG_PRG_OFS|macro|FLCTL_SETIFG_PRG_OFS
DECL|FLCTL_SETIFG_PRG|macro|FLCTL_SETIFG_PRG
DECL|FLCTL_SETIFG_RDBRST_OFS|macro|FLCTL_SETIFG_RDBRST_OFS
DECL|FLCTL_SETIFG_RDBRST|macro|FLCTL_SETIFG_RDBRST
DECL|FLCTL_Type|typedef|} FLCTL_Type;
DECL|FLCTL|macro|FLCTL
DECL|FL_BOOTOVER_MAILBOX_BASE|macro|FL_BOOTOVER_MAILBOX_BASE
DECL|FL_BOOTOVER_MAILBOX_Type|typedef|} FL_BOOTOVER_MAILBOX_Type;
DECL|FL_BOOTOVER_MAILBOX|macro|FL_BOOTOVER_MAILBOX
DECL|FPU_IRQn|enumerator|FPU_IRQn = 4, /* 20 FPU Interrupt */
DECL|HARDRESET_CLR|member|__IO uint32_t HARDRESET_CLR; /*!< Hard Reset Status Clear Register */
DECL|HARDRESET_SET|member|__IO uint32_t HARDRESET_SET; /*!< Hard Reset Status Set Register */
DECL|HARDRESET_STAT|member|__I uint32_t HARDRESET_STAT; /*!< Hard Reset Status Register */
DECL|HI0|member|__IO uint32_t HI0; /*!< Window Comparator High Threshold 0 Register */
DECL|HI1|member|__IO uint32_t HI1; /*!< Window Comparator High Threshold 1 Register */
DECL|HWREV|member|__I uint32_t HWREV; /*!< HW Revision */
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /* 3 Hard Fault Interrupt */
DECL|I2COA0|member|__IO uint16_t I2COA0; /*!< eUSCI_Bx I2C Own Address 0 Register */
DECL|I2COA1|member|__IO uint16_t I2COA1; /*!< eUSCI_Bx I2C Own Address 1 Register */
DECL|I2COA2|member|__IO uint16_t I2COA2; /*!< eUSCI_Bx I2C Own Address 2 Register */
DECL|I2COA3|member|__IO uint16_t I2COA3; /*!< eUSCI_Bx I2C Own Address 3 Register */
DECL|I2CSA|member|__IO uint16_t I2CSA; /*!< eUSCI_Bx I2C Slave Address Register */
DECL|IER0|member|__IO uint32_t IER0; /*!< Interrupt Enable 0 Register */
DECL|IER1|member|__IO uint32_t IER1; /*!< Interrupt Enable 1 Register */
DECL|IES_H|member|__IO uint8_t IES_H; /*!< High Port Interrupt Edge Select */
DECL|IES_L|member|__IO uint8_t IES_L; /*!< Low Port Interrupt Edge Select */
DECL|IES|member|__IO uint16_t IES; /*!< Port Pair Interrupt Edge Select */
DECL|IES|member|__IO uint8_t IES; /*!< Port Interrupt Edge Select */
DECL|IES|member|__IO uint8_t IES; /*!< Port Interrupt Edge Select */
DECL|IE_H|member|__IO uint8_t IE_H; /*!< High Port Interrupt Enable */
DECL|IE_L|member|__IO uint8_t IE_L; /*!< Low Port Interrupt Enable */
DECL|IE|member|__IO uint16_t IE; /*!< Port Pair Interrupt Enable */
DECL|IE|member|__IO uint16_t IE; /*!< eUSCI_Ax Interrupt Enable Register */
DECL|IE|member|__IO uint16_t IE; /*!< eUSCI_Ax Interrupt Enable Register */
DECL|IE|member|__IO uint16_t IE; /*!< eUSCI_Bx Interrupt Enable Register */
DECL|IE|member|__IO uint16_t IE; /*!< eUSCI_Bx Interrupt Enable Register */
DECL|IE|member|__IO uint32_t IE; /*!< Interrupt Enable Register */
DECL|IE|member|__IO uint32_t IE; /*!< Interrupt Enable Register */
DECL|IE|member|__IO uint32_t IE; /*!< Interrupt Enable Register */
DECL|IE|member|__IO uint32_t IE; /*!< Interrupt Enable Register */
DECL|IE|member|__IO uint8_t IE; /*!< Port Interrupt Enable */
DECL|IE|member|__IO uint8_t IE; /*!< Port Interrupt Enable */
DECL|IFGR0|member|__I uint32_t IFGR0; /*!< Interrupt Flag 0 Register */
DECL|IFGR1|member|__I uint32_t IFGR1; /*!< Interrupt Flag 1 Register */
DECL|IFG_H|member|__IO uint8_t IFG_H; /*!< High Port Interrupt Flag */
DECL|IFG_L|member|__IO uint8_t IFG_L; /*!< Low Port Interrupt Flag */
DECL|IFG|member|__I uint32_t IFG; /*!< Interrupt Flag Register */
DECL|IFG|member|__I uint32_t IFG; /*!< Interrupt Flag Register */
DECL|IFG|member|__I uint32_t IFG; /*!< Interrupt Flag Register */
DECL|IFG|member|__IO uint16_t IFG; /*!< Port Pair Interrupt Flag */
DECL|IFG|member|__IO uint16_t IFG; /*!< eUSCI_Ax Interrupt Flag Register */
DECL|IFG|member|__IO uint16_t IFG; /*!< eUSCI_Ax Interrupt Flag Register */
DECL|IFG|member|__IO uint16_t IFG; /*!< eUSCI_Bx Interrupt Flag Register */
DECL|IFG|member|__IO uint16_t IFG; /*!< eUSCI_Bx Interrupt Flag Register */
DECL|IFG|member|__IO uint32_t IFG; /*!< Interrupt Flag Register */
DECL|IFG|member|__IO uint8_t IFG; /*!< Port Interrupt Flag */
DECL|IFG|member|__IO uint8_t IFG; /*!< Port Interrupt Flag */
DECL|INIRES16|member|__IO uint16_t INIRES16; /*!< CRC16 Initialization and Result register */
DECL|INIRES32_HI|member|__IO uint16_t INIRES32_HI; /*!< CRC32 Initialization and Result, upper 16 bits */
DECL|INIRES32_LO|member|__IO uint16_t INIRES32_LO; /*!< CRC32 Initialization and Result, lower 16 bits */
DECL|INT0_CLRFLG|member|__O uint32_t INT0_CLRFLG; /*!< Interrupt 0 Source Channel Clear Flag Register */
DECL|INT0_SRCFLG|member|__I uint32_t INT0_SRCFLG; /*!< Interrupt 0 Source Channel Flag Register */
DECL|INT1_SRCCFG|member|__IO uint32_t INT1_SRCCFG; /*!< Interrupt 1 Source Channel Configuration */
DECL|INT2_SRCCFG|member|__IO uint32_t INT2_SRCCFG; /*!< Interrupt 2 Source Channel Configuration Register */
DECL|INT3_SRCCFG|member|__IO uint32_t INT3_SRCCFG; /*!< Interrupt 3 Source Channel Configuration Register */
DECL|INTCLR|member|__O uint32_t INTCLR; /*!< Timer Interrupt Clear Register */
DECL|INT|member|__IO uint16_t INT; /*!< Comparator Interrupt Control Register */
DECL|IN_H|member|__I uint8_t IN_H; /*!< High Port Input */
DECL|IN_H|member|__I uint8_t IN_H; /*!< High Port Input */
DECL|IN_L|member|__I uint8_t IN_L; /*!< Low Port Input */
DECL|IN_L|member|__I uint8_t IN_L; /*!< Low Port Input */
DECL|IN|member|__I uint16_t IN; /*!< Port Pair Input */
DECL|IN|member|__I uint16_t IN; /*!< Port Pair Input */
DECL|IN|member|__I uint8_t IN; /*!< Port Input */
DECL|IN|member|__I uint8_t IN; /*!< Port Input */
DECL|IRCTL|member|__IO uint16_t IRCTL; /*!< eUSCI_Ax IrDA Control Word Register */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|IRQn|enum|typedef enum IRQn
DECL|IV_H|member|__I uint16_t IV_H; /*!< High Port Interrupt Vector Value */
DECL|IV_L|member|__I uint16_t IV_L; /*!< Low Port Interrupt Vector Value */
DECL|IV|member|__I uint16_t IV; /*!< Comparator Interrupt Vector Word Register */
DECL|IV|member|__I uint16_t IV; /*!< Port Interrupt Vector Value */
DECL|IV|member|__I uint16_t IV; /*!< Port Interrupt Vector Value */
DECL|IV|member|__I uint16_t IV; /*!< Real-Time Clock Interrupt Vector Register */
DECL|IV|member|__I uint16_t IV; /*!< TimerAx Interrupt Vector Register */
DECL|IV|member|__I uint16_t IV; /*!< eUSCI_Ax Interrupt Vector Register */
DECL|IV|member|__I uint16_t IV; /*!< eUSCI_Ax Interrupt Vector Register */
DECL|IV|member|__I uint16_t IV; /*!< eUSCI_Bx Interrupt Vector Register */
DECL|IV|member|__I uint16_t IV; /*!< eUSCI_Bx Interrupt Vector Register */
DECL|IV|member|__IO uint32_t IV; /*!< Interrupt Vector Register */
DECL|JTAG_SWD_LOCK_ACK|member|__IO uint32_t JTAG_SWD_LOCK_ACK; /*!< Acknowledgment for JTAG and SWD Lock command */
DECL|JTAG_SWD_LOCK_AES_INIT_VECT|member|__IO uint32_t JTAG_SWD_LOCK_AES_INIT_VECT[4]; /*!< JTAG and SWD lock AES initialization vector for AES-CBC */
DECL|JTAG_SWD_LOCK_AES_SECKEYS|member|__IO uint32_t JTAG_SWD_LOCK_AES_SECKEYS[8]; /*!< JTAG and SWD lock AES CBC security Keys 0-7. */
DECL|JTAG_SWD_LOCK_DST_ADDR|member|__IO uint32_t JTAG_SWD_LOCK_DST_ADDR; /*!< Destination address where the final data needs to be stored into the device. */
DECL|JTAG_SWD_LOCK_ENCPAYLOADADD|member|__IO uint32_t JTAG_SWD_LOCK_ENCPAYLOADADD; /*!< Start address where the payload is loaded in the device. */
DECL|JTAG_SWD_LOCK_ENCPAYLOADLEN|member|__IO uint32_t JTAG_SWD_LOCK_ENCPAYLOADLEN; /*!< Length of the encrypted payload in bytes */
DECL|JTAG_SWD_LOCK_SECEN|member|__IO uint32_t JTAG_SWD_LOCK_SECEN; /*!< JTAG and SWD Lock Enable */
DECL|JTAG_SWD_LOCK_UNENC_PWD|member|__IO uint32_t JTAG_SWD_LOCK_UNENC_PWD[4]; /*!< JTAG and SWD lock unencrypted password */
DECL|KEYID|member|__IO uint16_t KEYID;
DECL|KEY|member|__IO uint32_t KEY; /*!< Key Register */
DECL|KEY|member|__IO uint32_t KEY; /*!< Key Register */
DECL|KEY|member|__O uint16_t KEY; /*!< AES Accelerator Key Register */
DECL|LKGVER_TIMCTL|member|__I uint32_t LKGVER_TIMCTL; /*!< Leakage Verify Timing Control Register */
DECL|LO0|member|__IO uint32_t LO0; /*!< Window Comparator Low Threshold 0 Register */
DECL|LO1|member|__IO uint32_t LO1; /*!< Window Comparator Low Threshold 1 Register */
DECL|LOAD|member|__IO uint32_t LOAD; /*!< Timer Load Register */
DECL|LOT_ID|member|__I uint32_t LOT_ID; /*!< Lot ID */
DECL|MASSERASE_TIMCTL|member|__I uint32_t MASSERASE_TIMCTL; /*!< Mass Erase Timing Control Register */
DECL|MASTER_UNLOCK|member|__IO uint32_t MASTER_UNLOCK; /*!< Master Unlock Register */
DECL|MB_END|member|__IO uint32_t MB_END; /*!< Mailbox end */
DECL|MB_START|member|__IO uint32_t MB_START; /*!< Flash MailBox start: 0x0115ACF6 */
DECL|MCTLW|member|__IO uint16_t MCTLW; /*!< eUSCI_Ax Modulation Control Word Register */
DECL|MCTL|member|__IO uint32_t MCTL[32]; /*!< Conversion Memory Control Register */
DECL|MEM|member|__IO uint32_t MEM[32]; /*!< Conversion Memory Register */
DECL|MIS|member|__I uint32_t MIS; /*!< Timer Interrupt Status Register */
DECL|MPU_RASR_AP_EXEC|macro|MPU_RASR_AP_EXEC
DECL|MPU_RASR_AP_NOEXEC|macro|MPU_RASR_AP_NOEXEC
DECL|MPU_RASR_AP_PRV_NO_USR_NO|macro|MPU_RASR_AP_PRV_NO_USR_NO
DECL|MPU_RASR_AP_PRV_RO_USR_NO|macro|MPU_RASR_AP_PRV_RO_USR_NO
DECL|MPU_RASR_AP_PRV_RO_USR_RO|macro|MPU_RASR_AP_PRV_RO_USR_RO
DECL|MPU_RASR_AP_PRV_RW_USR_NO|macro|MPU_RASR_AP_PRV_RW_USR_NO
DECL|MPU_RASR_AP_PRV_RW_USR_RO|macro|MPU_RASR_AP_PRV_RW_USR_RO
DECL|MPU_RASR_AP_PRV_RW_USR_RW|macro|MPU_RASR_AP_PRV_RW_USR_RW
DECL|MPU_RASR_SIZE__128B|macro|MPU_RASR_SIZE__128B
DECL|MPU_RASR_SIZE__128K|macro|MPU_RASR_SIZE__128K
DECL|MPU_RASR_SIZE__128M|macro|MPU_RASR_SIZE__128M
DECL|MPU_RASR_SIZE__16K|macro|MPU_RASR_SIZE__16K
DECL|MPU_RASR_SIZE__16M|macro|MPU_RASR_SIZE__16M
DECL|MPU_RASR_SIZE__1G|macro|MPU_RASR_SIZE__1G
DECL|MPU_RASR_SIZE__1K|macro|MPU_RASR_SIZE__1K
DECL|MPU_RASR_SIZE__1M|macro|MPU_RASR_SIZE__1M
DECL|MPU_RASR_SIZE__256B|macro|MPU_RASR_SIZE__256B
DECL|MPU_RASR_SIZE__256K|macro|MPU_RASR_SIZE__256K
DECL|MPU_RASR_SIZE__256M|macro|MPU_RASR_SIZE__256M
DECL|MPU_RASR_SIZE__2G|macro|MPU_RASR_SIZE__2G
DECL|MPU_RASR_SIZE__2K|macro|MPU_RASR_SIZE__2K
DECL|MPU_RASR_SIZE__2M|macro|MPU_RASR_SIZE__2M
DECL|MPU_RASR_SIZE__32B|macro|MPU_RASR_SIZE__32B
DECL|MPU_RASR_SIZE__32K|macro|MPU_RASR_SIZE__32K
DECL|MPU_RASR_SIZE__32M|macro|MPU_RASR_SIZE__32M
DECL|MPU_RASR_SIZE__4G|macro|MPU_RASR_SIZE__4G
DECL|MPU_RASR_SIZE__4K|macro|MPU_RASR_SIZE__4K
DECL|MPU_RASR_SIZE__4M|macro|MPU_RASR_SIZE__4M
DECL|MPU_RASR_SIZE__512B|macro|MPU_RASR_SIZE__512B
DECL|MPU_RASR_SIZE__512K|macro|MPU_RASR_SIZE__512K
DECL|MPU_RASR_SIZE__512M|macro|MPU_RASR_SIZE__512M
DECL|MPU_RASR_SIZE__64B|macro|MPU_RASR_SIZE__64B
DECL|MPU_RASR_SIZE__64K|macro|MPU_RASR_SIZE__64K
DECL|MPU_RASR_SIZE__64M|macro|MPU_RASR_SIZE__64M
DECL|MPU_RASR_SIZE__8K|macro|MPU_RASR_SIZE__8K
DECL|MPU_RASR_SIZE__8M|macro|MPU_RASR_SIZE__8M
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12, /* 4 Memory Management Interrupt */
DECL|NMI_CTLSTAT|member|__IO uint32_t NMI_CTLSTAT; /*!< NMI Control and Status Register */
DECL|NVIC_IPR0_PRI_0_M|macro|NVIC_IPR0_PRI_0_M
DECL|NVIC_IPR0_PRI_0_OFS|macro|NVIC_IPR0_PRI_0_OFS
DECL|NVIC_IPR0_PRI_1_M|macro|NVIC_IPR0_PRI_1_M
DECL|NVIC_IPR0_PRI_1_OFS|macro|NVIC_IPR0_PRI_1_OFS
DECL|NVIC_IPR0_PRI_2_M|macro|NVIC_IPR0_PRI_2_M
DECL|NVIC_IPR0_PRI_2_OFS|macro|NVIC_IPR0_PRI_2_OFS
DECL|NVIC_IPR0_PRI_3_M|macro|NVIC_IPR0_PRI_3_M
DECL|NVIC_IPR0_PRI_3_OFS|macro|NVIC_IPR0_PRI_3_OFS
DECL|NVIC_IPR10_PRI_40_M|macro|NVIC_IPR10_PRI_40_M
DECL|NVIC_IPR10_PRI_40_OFS|macro|NVIC_IPR10_PRI_40_OFS
DECL|NVIC_IPR10_PRI_41_M|macro|NVIC_IPR10_PRI_41_M
DECL|NVIC_IPR10_PRI_41_OFS|macro|NVIC_IPR10_PRI_41_OFS
DECL|NVIC_IPR10_PRI_42_M|macro|NVIC_IPR10_PRI_42_M
DECL|NVIC_IPR10_PRI_42_OFS|macro|NVIC_IPR10_PRI_42_OFS
DECL|NVIC_IPR10_PRI_43_M|macro|NVIC_IPR10_PRI_43_M
DECL|NVIC_IPR10_PRI_43_OFS|macro|NVIC_IPR10_PRI_43_OFS
DECL|NVIC_IPR11_PRI_44_M|macro|NVIC_IPR11_PRI_44_M
DECL|NVIC_IPR11_PRI_44_OFS|macro|NVIC_IPR11_PRI_44_OFS
DECL|NVIC_IPR11_PRI_45_M|macro|NVIC_IPR11_PRI_45_M
DECL|NVIC_IPR11_PRI_45_OFS|macro|NVIC_IPR11_PRI_45_OFS
DECL|NVIC_IPR11_PRI_46_M|macro|NVIC_IPR11_PRI_46_M
DECL|NVIC_IPR11_PRI_46_OFS|macro|NVIC_IPR11_PRI_46_OFS
DECL|NVIC_IPR11_PRI_47_M|macro|NVIC_IPR11_PRI_47_M
DECL|NVIC_IPR11_PRI_47_OFS|macro|NVIC_IPR11_PRI_47_OFS
DECL|NVIC_IPR12_PRI_48_M|macro|NVIC_IPR12_PRI_48_M
DECL|NVIC_IPR12_PRI_48_OFS|macro|NVIC_IPR12_PRI_48_OFS
DECL|NVIC_IPR12_PRI_49_M|macro|NVIC_IPR12_PRI_49_M
DECL|NVIC_IPR12_PRI_49_OFS|macro|NVIC_IPR12_PRI_49_OFS
DECL|NVIC_IPR12_PRI_50_M|macro|NVIC_IPR12_PRI_50_M
DECL|NVIC_IPR12_PRI_50_OFS|macro|NVIC_IPR12_PRI_50_OFS
DECL|NVIC_IPR12_PRI_51_M|macro|NVIC_IPR12_PRI_51_M
DECL|NVIC_IPR12_PRI_51_OFS|macro|NVIC_IPR12_PRI_51_OFS
DECL|NVIC_IPR13_PRI_52_M|macro|NVIC_IPR13_PRI_52_M
DECL|NVIC_IPR13_PRI_52_OFS|macro|NVIC_IPR13_PRI_52_OFS
DECL|NVIC_IPR13_PRI_53_M|macro|NVIC_IPR13_PRI_53_M
DECL|NVIC_IPR13_PRI_53_OFS|macro|NVIC_IPR13_PRI_53_OFS
DECL|NVIC_IPR13_PRI_54_M|macro|NVIC_IPR13_PRI_54_M
DECL|NVIC_IPR13_PRI_54_OFS|macro|NVIC_IPR13_PRI_54_OFS
DECL|NVIC_IPR13_PRI_55_M|macro|NVIC_IPR13_PRI_55_M
DECL|NVIC_IPR13_PRI_55_OFS|macro|NVIC_IPR13_PRI_55_OFS
DECL|NVIC_IPR14_PRI_56_M|macro|NVIC_IPR14_PRI_56_M
DECL|NVIC_IPR14_PRI_56_OFS|macro|NVIC_IPR14_PRI_56_OFS
DECL|NVIC_IPR14_PRI_57_M|macro|NVIC_IPR14_PRI_57_M
DECL|NVIC_IPR14_PRI_57_OFS|macro|NVIC_IPR14_PRI_57_OFS
DECL|NVIC_IPR14_PRI_58_M|macro|NVIC_IPR14_PRI_58_M
DECL|NVIC_IPR14_PRI_58_OFS|macro|NVIC_IPR14_PRI_58_OFS
DECL|NVIC_IPR14_PRI_59_M|macro|NVIC_IPR14_PRI_59_M
DECL|NVIC_IPR14_PRI_59_OFS|macro|NVIC_IPR14_PRI_59_OFS
DECL|NVIC_IPR15_PRI_60_M|macro|NVIC_IPR15_PRI_60_M
DECL|NVIC_IPR15_PRI_60_OFS|macro|NVIC_IPR15_PRI_60_OFS
DECL|NVIC_IPR15_PRI_61_M|macro|NVIC_IPR15_PRI_61_M
DECL|NVIC_IPR15_PRI_61_OFS|macro|NVIC_IPR15_PRI_61_OFS
DECL|NVIC_IPR15_PRI_62_M|macro|NVIC_IPR15_PRI_62_M
DECL|NVIC_IPR15_PRI_62_OFS|macro|NVIC_IPR15_PRI_62_OFS
DECL|NVIC_IPR15_PRI_63_M|macro|NVIC_IPR15_PRI_63_M
DECL|NVIC_IPR15_PRI_63_OFS|macro|NVIC_IPR15_PRI_63_OFS
DECL|NVIC_IPR1_PRI_4_M|macro|NVIC_IPR1_PRI_4_M
DECL|NVIC_IPR1_PRI_4_OFS|macro|NVIC_IPR1_PRI_4_OFS
DECL|NVIC_IPR1_PRI_5_M|macro|NVIC_IPR1_PRI_5_M
DECL|NVIC_IPR1_PRI_5_OFS|macro|NVIC_IPR1_PRI_5_OFS
DECL|NVIC_IPR1_PRI_6_M|macro|NVIC_IPR1_PRI_6_M
DECL|NVIC_IPR1_PRI_6_OFS|macro|NVIC_IPR1_PRI_6_OFS
DECL|NVIC_IPR1_PRI_7_M|macro|NVIC_IPR1_PRI_7_M
DECL|NVIC_IPR1_PRI_7_OFS|macro|NVIC_IPR1_PRI_7_OFS
DECL|NVIC_IPR2_PRI_10_M|macro|NVIC_IPR2_PRI_10_M
DECL|NVIC_IPR2_PRI_10_OFS|macro|NVIC_IPR2_PRI_10_OFS
DECL|NVIC_IPR2_PRI_11_M|macro|NVIC_IPR2_PRI_11_M
DECL|NVIC_IPR2_PRI_11_OFS|macro|NVIC_IPR2_PRI_11_OFS
DECL|NVIC_IPR2_PRI_8_M|macro|NVIC_IPR2_PRI_8_M
DECL|NVIC_IPR2_PRI_8_OFS|macro|NVIC_IPR2_PRI_8_OFS
DECL|NVIC_IPR2_PRI_9_M|macro|NVIC_IPR2_PRI_9_M
DECL|NVIC_IPR2_PRI_9_OFS|macro|NVIC_IPR2_PRI_9_OFS
DECL|NVIC_IPR3_PRI_12_M|macro|NVIC_IPR3_PRI_12_M
DECL|NVIC_IPR3_PRI_12_OFS|macro|NVIC_IPR3_PRI_12_OFS
DECL|NVIC_IPR3_PRI_13_M|macro|NVIC_IPR3_PRI_13_M
DECL|NVIC_IPR3_PRI_13_OFS|macro|NVIC_IPR3_PRI_13_OFS
DECL|NVIC_IPR3_PRI_14_M|macro|NVIC_IPR3_PRI_14_M
DECL|NVIC_IPR3_PRI_14_OFS|macro|NVIC_IPR3_PRI_14_OFS
DECL|NVIC_IPR3_PRI_15_M|macro|NVIC_IPR3_PRI_15_M
DECL|NVIC_IPR3_PRI_15_OFS|macro|NVIC_IPR3_PRI_15_OFS
DECL|NVIC_IPR4_PRI_16_M|macro|NVIC_IPR4_PRI_16_M
DECL|NVIC_IPR4_PRI_16_OFS|macro|NVIC_IPR4_PRI_16_OFS
DECL|NVIC_IPR4_PRI_17_M|macro|NVIC_IPR4_PRI_17_M
DECL|NVIC_IPR4_PRI_17_OFS|macro|NVIC_IPR4_PRI_17_OFS
DECL|NVIC_IPR4_PRI_18_M|macro|NVIC_IPR4_PRI_18_M
DECL|NVIC_IPR4_PRI_18_OFS|macro|NVIC_IPR4_PRI_18_OFS
DECL|NVIC_IPR4_PRI_19_M|macro|NVIC_IPR4_PRI_19_M
DECL|NVIC_IPR4_PRI_19_OFS|macro|NVIC_IPR4_PRI_19_OFS
DECL|NVIC_IPR5_PRI_20_M|macro|NVIC_IPR5_PRI_20_M
DECL|NVIC_IPR5_PRI_20_OFS|macro|NVIC_IPR5_PRI_20_OFS
DECL|NVIC_IPR5_PRI_21_M|macro|NVIC_IPR5_PRI_21_M
DECL|NVIC_IPR5_PRI_21_OFS|macro|NVIC_IPR5_PRI_21_OFS
DECL|NVIC_IPR5_PRI_22_M|macro|NVIC_IPR5_PRI_22_M
DECL|NVIC_IPR5_PRI_22_OFS|macro|NVIC_IPR5_PRI_22_OFS
DECL|NVIC_IPR5_PRI_23_M|macro|NVIC_IPR5_PRI_23_M
DECL|NVIC_IPR5_PRI_23_OFS|macro|NVIC_IPR5_PRI_23_OFS
DECL|NVIC_IPR6_PRI_24_M|macro|NVIC_IPR6_PRI_24_M
DECL|NVIC_IPR6_PRI_24_OFS|macro|NVIC_IPR6_PRI_24_OFS
DECL|NVIC_IPR6_PRI_25_M|macro|NVIC_IPR6_PRI_25_M
DECL|NVIC_IPR6_PRI_25_OFS|macro|NVIC_IPR6_PRI_25_OFS
DECL|NVIC_IPR6_PRI_26_M|macro|NVIC_IPR6_PRI_26_M
DECL|NVIC_IPR6_PRI_26_OFS|macro|NVIC_IPR6_PRI_26_OFS
DECL|NVIC_IPR6_PRI_27_M|macro|NVIC_IPR6_PRI_27_M
DECL|NVIC_IPR6_PRI_27_OFS|macro|NVIC_IPR6_PRI_27_OFS
DECL|NVIC_IPR7_PRI_28_M|macro|NVIC_IPR7_PRI_28_M
DECL|NVIC_IPR7_PRI_28_OFS|macro|NVIC_IPR7_PRI_28_OFS
DECL|NVIC_IPR7_PRI_29_M|macro|NVIC_IPR7_PRI_29_M
DECL|NVIC_IPR7_PRI_29_OFS|macro|NVIC_IPR7_PRI_29_OFS
DECL|NVIC_IPR7_PRI_30_M|macro|NVIC_IPR7_PRI_30_M
DECL|NVIC_IPR7_PRI_30_OFS|macro|NVIC_IPR7_PRI_30_OFS
DECL|NVIC_IPR7_PRI_31_M|macro|NVIC_IPR7_PRI_31_M
DECL|NVIC_IPR7_PRI_31_OFS|macro|NVIC_IPR7_PRI_31_OFS
DECL|NVIC_IPR8_PRI_32_M|macro|NVIC_IPR8_PRI_32_M
DECL|NVIC_IPR8_PRI_32_OFS|macro|NVIC_IPR8_PRI_32_OFS
DECL|NVIC_IPR8_PRI_33_M|macro|NVIC_IPR8_PRI_33_M
DECL|NVIC_IPR8_PRI_33_OFS|macro|NVIC_IPR8_PRI_33_OFS
DECL|NVIC_IPR8_PRI_34_M|macro|NVIC_IPR8_PRI_34_M
DECL|NVIC_IPR8_PRI_34_OFS|macro|NVIC_IPR8_PRI_34_OFS
DECL|NVIC_IPR8_PRI_35_M|macro|NVIC_IPR8_PRI_35_M
DECL|NVIC_IPR8_PRI_35_OFS|macro|NVIC_IPR8_PRI_35_OFS
DECL|NVIC_IPR9_PRI_36_M|macro|NVIC_IPR9_PRI_36_M
DECL|NVIC_IPR9_PRI_36_OFS|macro|NVIC_IPR9_PRI_36_OFS
DECL|NVIC_IPR9_PRI_37_M|macro|NVIC_IPR9_PRI_37_M
DECL|NVIC_IPR9_PRI_37_OFS|macro|NVIC_IPR9_PRI_37_OFS
DECL|NVIC_IPR9_PRI_38_M|macro|NVIC_IPR9_PRI_38_M
DECL|NVIC_IPR9_PRI_38_OFS|macro|NVIC_IPR9_PRI_38_OFS
DECL|NVIC_IPR9_PRI_39_M|macro|NVIC_IPR9_PRI_39_M
DECL|NVIC_IPR9_PRI_39_OFS|macro|NVIC_IPR9_PRI_39_OFS
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /* 2 Non Maskable Interrupt */
DECL|OCAL|member|__IO uint16_t OCAL; /*!< RTCOCAL Register */
DECL|OUT_H|member|__IO uint8_t OUT_H; /*!< High Port Output */
DECL|OUT_H|member|__IO uint8_t OUT_H; /*!< High Port Output */
DECL|OUT_L|member|__IO uint8_t OUT_L; /*!< Low Port Output */
DECL|OUT_L|member|__IO uint8_t OUT_L; /*!< Low Port Output */
DECL|OUT|member|__IO uint16_t OUT; /*!< Port Pair Output */
DECL|OUT|member|__IO uint16_t OUT; /*!< Port Pair Output */
DECL|OUT|member|__IO uint8_t OUT; /*!< Port Output */
DECL|OUT|member|__IO uint8_t OUT; /*!< Port Output */
DECL|P10|macro|P10
DECL|P1MAP|macro|P1MAP
DECL|P1|macro|P1
DECL|P2MAP|macro|P2MAP
DECL|P2|macro|P2
DECL|P3MAP|macro|P3MAP
DECL|P3|macro|P3
DECL|P4MAP|macro|P4MAP
DECL|P4|macro|P4
DECL|P5MAP|macro|P5MAP
DECL|P5|macro|P5
DECL|P6MAP|macro|P6MAP
DECL|P6|macro|P6
DECL|P7MAP|macro|P7MAP
DECL|P7|macro|P7
DECL|P8|macro|P8
DECL|P9|macro|P9
DECL|PA|macro|PA
DECL|PB|macro|PB
DECL|PCMRESET_CLR|member|__IO uint32_t PCMRESET_CLR; /*!< PCM Reset Status Clear Register */
DECL|PCMRESET_STAT|member|__I uint32_t PCMRESET_STAT; /*!< PCM Reset Status Register */
DECL|PCM_BASE|macro|PCM_BASE
DECL|PCM_CLRIFG_CLR_AM_INVALID_TR_IFG_OFS|macro|PCM_CLRIFG_CLR_AM_INVALID_TR_IFG_OFS
DECL|PCM_CLRIFG_CLR_AM_INVALID_TR_IFG|macro|PCM_CLRIFG_CLR_AM_INVALID_TR_IFG
DECL|PCM_CLRIFG_CLR_DCDC_ERROR_IFG_OFS|macro|PCM_CLRIFG_CLR_DCDC_ERROR_IFG_OFS
DECL|PCM_CLRIFG_CLR_DCDC_ERROR_IFG|macro|PCM_CLRIFG_CLR_DCDC_ERROR_IFG
DECL|PCM_CLRIFG_CLR_LPM_INVALID_CLK_IFG_OFS|macro|PCM_CLRIFG_CLR_LPM_INVALID_CLK_IFG_OFS
DECL|PCM_CLRIFG_CLR_LPM_INVALID_CLK_IFG|macro|PCM_CLRIFG_CLR_LPM_INVALID_CLK_IFG
DECL|PCM_CLRIFG_CLR_LPM_INVALID_TR_IFG_OFS|macro|PCM_CLRIFG_CLR_LPM_INVALID_TR_IFG_OFS
DECL|PCM_CLRIFG_CLR_LPM_INVALID_TR_IFG|macro|PCM_CLRIFG_CLR_LPM_INVALID_TR_IFG
DECL|PCM_CTL0_AMR0|macro|PCM_CTL0_AMR0
DECL|PCM_CTL0_AMR1|macro|PCM_CTL0_AMR1
DECL|PCM_CTL0_AMR2|macro|PCM_CTL0_AMR2
DECL|PCM_CTL0_AMR3|macro|PCM_CTL0_AMR3
DECL|PCM_CTL0_AMR_0|macro|PCM_CTL0_AMR_0
DECL|PCM_CTL0_AMR_1|macro|PCM_CTL0_AMR_1
DECL|PCM_CTL0_AMR_4|macro|PCM_CTL0_AMR_4
DECL|PCM_CTL0_AMR_5|macro|PCM_CTL0_AMR_5
DECL|PCM_CTL0_AMR_8|macro|PCM_CTL0_AMR_8
DECL|PCM_CTL0_AMR_9|macro|PCM_CTL0_AMR_9
DECL|PCM_CTL0_AMR_MASK|macro|PCM_CTL0_AMR_MASK
DECL|PCM_CTL0_AMR_OFS|macro|PCM_CTL0_AMR_OFS
DECL|PCM_CTL0_AMR__AM_DCDC_VCORE0|macro|PCM_CTL0_AMR__AM_DCDC_VCORE0
DECL|PCM_CTL0_AMR__AM_DCDC_VCORE1|macro|PCM_CTL0_AMR__AM_DCDC_VCORE1
DECL|PCM_CTL0_AMR__AM_LDO_VCORE0|macro|PCM_CTL0_AMR__AM_LDO_VCORE0
DECL|PCM_CTL0_AMR__AM_LDO_VCORE1|macro|PCM_CTL0_AMR__AM_LDO_VCORE1
DECL|PCM_CTL0_AMR__AM_LF_VCORE0|macro|PCM_CTL0_AMR__AM_LF_VCORE0
DECL|PCM_CTL0_AMR__AM_LF_VCORE1|macro|PCM_CTL0_AMR__AM_LF_VCORE1
DECL|PCM_CTL0_CPM0|macro|PCM_CTL0_CPM0
DECL|PCM_CTL0_CPM1|macro|PCM_CTL0_CPM1
DECL|PCM_CTL0_CPM2|macro|PCM_CTL0_CPM2
DECL|PCM_CTL0_CPM3|macro|PCM_CTL0_CPM3
DECL|PCM_CTL0_CPM4|macro|PCM_CTL0_CPM4
DECL|PCM_CTL0_CPM5|macro|PCM_CTL0_CPM5
DECL|PCM_CTL0_CPM_0|macro|PCM_CTL0_CPM_0
DECL|PCM_CTL0_CPM_16|macro|PCM_CTL0_CPM_16
DECL|PCM_CTL0_CPM_17|macro|PCM_CTL0_CPM_17
DECL|PCM_CTL0_CPM_1|macro|PCM_CTL0_CPM_1
DECL|PCM_CTL0_CPM_20|macro|PCM_CTL0_CPM_20
DECL|PCM_CTL0_CPM_21|macro|PCM_CTL0_CPM_21
DECL|PCM_CTL0_CPM_24|macro|PCM_CTL0_CPM_24
DECL|PCM_CTL0_CPM_25|macro|PCM_CTL0_CPM_25
DECL|PCM_CTL0_CPM_32|macro|PCM_CTL0_CPM_32
DECL|PCM_CTL0_CPM_4|macro|PCM_CTL0_CPM_4
DECL|PCM_CTL0_CPM_5|macro|PCM_CTL0_CPM_5
DECL|PCM_CTL0_CPM_8|macro|PCM_CTL0_CPM_8
DECL|PCM_CTL0_CPM_9|macro|PCM_CTL0_CPM_9
DECL|PCM_CTL0_CPM_MASK|macro|PCM_CTL0_CPM_MASK
DECL|PCM_CTL0_CPM_OFS|macro|PCM_CTL0_CPM_OFS
DECL|PCM_CTL0_CPM__AM_DCDC_VCORE0|macro|PCM_CTL0_CPM__AM_DCDC_VCORE0
DECL|PCM_CTL0_CPM__AM_DCDC_VCORE1|macro|PCM_CTL0_CPM__AM_DCDC_VCORE1
DECL|PCM_CTL0_CPM__AM_LDO_VCORE0|macro|PCM_CTL0_CPM__AM_LDO_VCORE0
DECL|PCM_CTL0_CPM__AM_LDO_VCORE1|macro|PCM_CTL0_CPM__AM_LDO_VCORE1
DECL|PCM_CTL0_CPM__AM_LF_VCORE0|macro|PCM_CTL0_CPM__AM_LF_VCORE0
DECL|PCM_CTL0_CPM__AM_LF_VCORE1|macro|PCM_CTL0_CPM__AM_LF_VCORE1
DECL|PCM_CTL0_CPM__LPM0_DCDC_VCORE0|macro|PCM_CTL0_CPM__LPM0_DCDC_VCORE0
DECL|PCM_CTL0_CPM__LPM0_DCDC_VCORE1|macro|PCM_CTL0_CPM__LPM0_DCDC_VCORE1
DECL|PCM_CTL0_CPM__LPM0_LDO_VCORE0|macro|PCM_CTL0_CPM__LPM0_LDO_VCORE0
DECL|PCM_CTL0_CPM__LPM0_LDO_VCORE1|macro|PCM_CTL0_CPM__LPM0_LDO_VCORE1
DECL|PCM_CTL0_CPM__LPM0_LF_VCORE0|macro|PCM_CTL0_CPM__LPM0_LF_VCORE0
DECL|PCM_CTL0_CPM__LPM0_LF_VCORE1|macro|PCM_CTL0_CPM__LPM0_LF_VCORE1
DECL|PCM_CTL0_CPM__LPM3|macro|PCM_CTL0_CPM__LPM3
DECL|PCM_CTL0_KEY_MASK|macro|PCM_CTL0_KEY_MASK
DECL|PCM_CTL0_KEY_OFS|macro|PCM_CTL0_KEY_OFS
DECL|PCM_CTL0_KEY_VAL|macro|PCM_CTL0_KEY_VAL
DECL|PCM_CTL0_LPMR0|macro|PCM_CTL0_LPMR0
DECL|PCM_CTL0_LPMR1|macro|PCM_CTL0_LPMR1
DECL|PCM_CTL0_LPMR2|macro|PCM_CTL0_LPMR2
DECL|PCM_CTL0_LPMR3|macro|PCM_CTL0_LPMR3
DECL|PCM_CTL0_LPMR_0|macro|PCM_CTL0_LPMR_0
DECL|PCM_CTL0_LPMR_10|macro|PCM_CTL0_LPMR_10
DECL|PCM_CTL0_LPMR_12|macro|PCM_CTL0_LPMR_12
DECL|PCM_CTL0_LPMR_MASK|macro|PCM_CTL0_LPMR_MASK
DECL|PCM_CTL0_LPMR_OFS|macro|PCM_CTL0_LPMR_OFS
DECL|PCM_CTL0_LPMR__LPM35|macro|PCM_CTL0_LPMR__LPM35
DECL|PCM_CTL0_LPMR__LPM3|macro|PCM_CTL0_LPMR__LPM3
DECL|PCM_CTL0_LPMR__LPM45|macro|PCM_CTL0_LPMR__LPM45
DECL|PCM_CTL1_FORCE_LPM_ENTRY_OFS|macro|PCM_CTL1_FORCE_LPM_ENTRY_OFS
DECL|PCM_CTL1_FORCE_LPM_ENTRY|macro|PCM_CTL1_FORCE_LPM_ENTRY
DECL|PCM_CTL1_KEY_MASK|macro|PCM_CTL1_KEY_MASK
DECL|PCM_CTL1_KEY_OFS|macro|PCM_CTL1_KEY_OFS
DECL|PCM_CTL1_KEY_VAL|macro|PCM_CTL1_KEY_VAL
DECL|PCM_CTL1_LOCKBKUP_OFS|macro|PCM_CTL1_LOCKBKUP_OFS
DECL|PCM_CTL1_LOCKBKUP|macro|PCM_CTL1_LOCKBKUP
DECL|PCM_CTL1_LOCKLPM5_OFS|macro|PCM_CTL1_LOCKLPM5_OFS
DECL|PCM_CTL1_LOCKLPM5|macro|PCM_CTL1_LOCKLPM5
DECL|PCM_CTL1_PMR_BUSY_OFS|macro|PCM_CTL1_PMR_BUSY_OFS
DECL|PCM_CTL1_PMR_BUSY|macro|PCM_CTL1_PMR_BUSY
DECL|PCM_IE_AM_INVALID_TR_IE_OFS|macro|PCM_IE_AM_INVALID_TR_IE_OFS
DECL|PCM_IE_AM_INVALID_TR_IE|macro|PCM_IE_AM_INVALID_TR_IE
DECL|PCM_IE_DCDC_ERROR_IE_OFS|macro|PCM_IE_DCDC_ERROR_IE_OFS
DECL|PCM_IE_DCDC_ERROR_IE|macro|PCM_IE_DCDC_ERROR_IE
DECL|PCM_IE_LPM_INVALID_CLK_IE_OFS|macro|PCM_IE_LPM_INVALID_CLK_IE_OFS
DECL|PCM_IE_LPM_INVALID_CLK_IE|macro|PCM_IE_LPM_INVALID_CLK_IE
DECL|PCM_IE_LPM_INVALID_TR_IE_OFS|macro|PCM_IE_LPM_INVALID_TR_IE_OFS
DECL|PCM_IE_LPM_INVALID_TR_IE|macro|PCM_IE_LPM_INVALID_TR_IE
DECL|PCM_IFG_AM_INVALID_TR_IFG_OFS|macro|PCM_IFG_AM_INVALID_TR_IFG_OFS
DECL|PCM_IFG_AM_INVALID_TR_IFG|macro|PCM_IFG_AM_INVALID_TR_IFG
DECL|PCM_IFG_DCDC_ERROR_IFG_OFS|macro|PCM_IFG_DCDC_ERROR_IFG_OFS
DECL|PCM_IFG_DCDC_ERROR_IFG|macro|PCM_IFG_DCDC_ERROR_IFG
DECL|PCM_IFG_LPM_INVALID_CLK_IFG_OFS|macro|PCM_IFG_LPM_INVALID_CLK_IFG_OFS
DECL|PCM_IFG_LPM_INVALID_CLK_IFG|macro|PCM_IFG_LPM_INVALID_CLK_IFG
DECL|PCM_IFG_LPM_INVALID_TR_IFG_OFS|macro|PCM_IFG_LPM_INVALID_TR_IFG_OFS
DECL|PCM_IFG_LPM_INVALID_TR_IFG|macro|PCM_IFG_LPM_INVALID_TR_IFG
DECL|PCM_IRQn|enumerator|PCM_IRQn = 2, /* 18 PCM Interrupt */
DECL|PCM_Type|typedef|} PCM_Type;
DECL|PCM|macro|PCM
DECL|PC|macro|PC
DECL|PD|macro|PD
DECL|PERIHALT_CTL|member|__IO uint32_t PERIHALT_CTL; /*!< Peripheral Halt Control Register */
DECL|PERIPH_BASE2|macro|PERIPH_BASE2
DECL|PERIPH_BASE|macro|PERIPH_BASE
DECL|PE|macro|PE
DECL|PINRESET_CLR|member|__IO uint32_t PINRESET_CLR; /*!< Pin Reset Status Clear Register */
DECL|PINRESET_STAT|member|__I uint32_t PINRESET_STAT; /*!< Pin Reset Status Register */
DECL|PJ|macro|PJ
DECL|PMAP_ANALOG|macro|PMAP_ANALOG
DECL|PMAP_BASE|macro|PMAP_BASE
DECL|PMAP_CE0OUT|macro|PMAP_CE0OUT
DECL|PMAP_CE1OUT|macro|PMAP_CE1OUT
DECL|PMAP_COMMON_Type|typedef|} PMAP_COMMON_Type;
DECL|PMAP_CTL_LOCKED_OFS|macro|PMAP_CTL_LOCKED_OFS
DECL|PMAP_CTL_LOCKED|macro|PMAP_CTL_LOCKED
DECL|PMAP_CTL_PRECFG_OFS|macro|PMAP_CTL_PRECFG_OFS
DECL|PMAP_CTL_PRECFG|macro|PMAP_CTL_PRECFG
DECL|PMAP_DMAE0|macro|PMAP_DMAE0
DECL|PMAP_KEYID_VAL|macro|PMAP_KEYID_VAL
DECL|PMAP_NONE|macro|PMAP_NONE
DECL|PMAP_REGISTER0|member|__IO uint8_t PMAP_REGISTER0;
DECL|PMAP_REGISTER1|member|__IO uint8_t PMAP_REGISTER1;
DECL|PMAP_REGISTER2|member|__IO uint8_t PMAP_REGISTER2;
DECL|PMAP_REGISTER3|member|__IO uint8_t PMAP_REGISTER3;
DECL|PMAP_REGISTER4|member|__IO uint8_t PMAP_REGISTER4;
DECL|PMAP_REGISTER5|member|__IO uint8_t PMAP_REGISTER5;
DECL|PMAP_REGISTER6|member|__IO uint8_t PMAP_REGISTER6;
DECL|PMAP_REGISTER7|member|__IO uint8_t PMAP_REGISTER7;
DECL|PMAP_REGISTER_Type|typedef|} PMAP_REGISTER_Type;
DECL|PMAP_REGISTER|member|__IO uint16_t PMAP_REGISTER[4];
DECL|PMAP_SMCLK|macro|PMAP_SMCLK
DECL|PMAP_TA0CCR0A|macro|PMAP_TA0CCR0A
DECL|PMAP_TA0CCR1A|macro|PMAP_TA0CCR1A
DECL|PMAP_TA0CCR2A|macro|PMAP_TA0CCR2A
DECL|PMAP_TA0CCR3A|macro|PMAP_TA0CCR3A
DECL|PMAP_TA0CCR4A|macro|PMAP_TA0CCR4A
DECL|PMAP_TA0CLK|macro|PMAP_TA0CLK
DECL|PMAP_TA1CCR1A|macro|PMAP_TA1CCR1A
DECL|PMAP_TA1CCR2A|macro|PMAP_TA1CCR2A
DECL|PMAP_TA1CCR3A|macro|PMAP_TA1CCR3A
DECL|PMAP_TA1CCR4A|macro|PMAP_TA1CCR4A
DECL|PMAP_TA1CLK|macro|PMAP_TA1CLK
DECL|PMAP_UCA0CLK|macro|PMAP_UCA0CLK
DECL|PMAP_UCA0RXD|macro|PMAP_UCA0RXD
DECL|PMAP_UCA0SIMO|macro|PMAP_UCA0SIMO
DECL|PMAP_UCA0SOMI|macro|PMAP_UCA0SOMI
DECL|PMAP_UCA0TXD|macro|PMAP_UCA0TXD
DECL|PMAP_UCA1CLK|macro|PMAP_UCA1CLK
DECL|PMAP_UCA1RXD|macro|PMAP_UCA1RXD
DECL|PMAP_UCA1SIMO|macro|PMAP_UCA1SIMO
DECL|PMAP_UCA1SOMI|macro|PMAP_UCA1SOMI
DECL|PMAP_UCA1STE|macro|PMAP_UCA1STE
DECL|PMAP_UCA1TXD|macro|PMAP_UCA1TXD
DECL|PMAP_UCA2CLK|macro|PMAP_UCA2CLK
DECL|PMAP_UCA2RXD|macro|PMAP_UCA2RXD
DECL|PMAP_UCA2SIMO|macro|PMAP_UCA2SIMO
DECL|PMAP_UCA2SOMI|macro|PMAP_UCA2SOMI
DECL|PMAP_UCA2STE|macro|PMAP_UCA2STE
DECL|PMAP_UCA2TXD|macro|PMAP_UCA2TXD
DECL|PMAP_UCB0CLK|macro|PMAP_UCB0CLK
DECL|PMAP_UCB0SCL|macro|PMAP_UCB0SCL
DECL|PMAP_UCB0SDA|macro|PMAP_UCB0SDA
DECL|PMAP_UCB0SIMO|macro|PMAP_UCB0SIMO
DECL|PMAP_UCB0SOMI|macro|PMAP_UCB0SOMI
DECL|PMAP_UCB2CLK|macro|PMAP_UCB2CLK
DECL|PMAP_UCB2SCL|macro|PMAP_UCB2SCL
DECL|PMAP_UCB2SDA|macro|PMAP_UCB2SDA
DECL|PMAP_UCB2SIMO|macro|PMAP_UCB2SIMO
DECL|PMAP_UCB2SOMI|macro|PMAP_UCB2SOMI
DECL|PMAP_UCB2STE|macro|PMAP_UCB2STE
DECL|PMAP|macro|PMAP
DECL|PORT1_IRQn|enumerator|PORT1_IRQn = 35, /* 51 Port1 Interrupt */
DECL|PORT2_IRQn|enumerator|PORT2_IRQn = 36, /* 52 Port2 Interrupt */
DECL|PORT3_IRQn|enumerator|PORT3_IRQn = 37, /* 53 Port3 Interrupt */
DECL|PORT4_IRQn|enumerator|PORT4_IRQn = 38, /* 54 Port4 Interrupt */
DECL|PORT5_IRQn|enumerator|PORT5_IRQn = 39, /* 55 Port5 Interrupt */
DECL|PORT6_IRQn|enumerator|PORT6_IRQn = 40 /* 56 Port6 Interrupt */
DECL|POWER_STAT|member|__I uint32_t POWER_STAT; /*!< Power Status Register */
DECL|PRGBRST_CTLSTAT|member|__IO uint32_t PRGBRST_CTLSTAT; /*!< Program Burst Control and Status Register */
DECL|PRGBRST_DATA0_0|member|__IO uint32_t PRGBRST_DATA0_0; /*!< Program Burst Data0 Register0 */
DECL|PRGBRST_DATA0_1|member|__IO uint32_t PRGBRST_DATA0_1; /*!< Program Burst Data0 Register1 */
DECL|PRGBRST_DATA0_2|member|__IO uint32_t PRGBRST_DATA0_2; /*!< Program Burst Data0 Register2 */
DECL|PRGBRST_DATA0_3|member|__IO uint32_t PRGBRST_DATA0_3; /*!< Program Burst Data0 Register3 */
DECL|PRGBRST_DATA1_0|member|__IO uint32_t PRGBRST_DATA1_0; /*!< Program Burst Data1 Register0 */
DECL|PRGBRST_DATA1_1|member|__IO uint32_t PRGBRST_DATA1_1; /*!< Program Burst Data1 Register1 */
DECL|PRGBRST_DATA1_2|member|__IO uint32_t PRGBRST_DATA1_2; /*!< Program Burst Data1 Register2 */
DECL|PRGBRST_DATA1_3|member|__IO uint32_t PRGBRST_DATA1_3; /*!< Program Burst Data1 Register3 */
DECL|PRGBRST_DATA2_0|member|__IO uint32_t PRGBRST_DATA2_0; /*!< Program Burst Data2 Register0 */
DECL|PRGBRST_DATA2_1|member|__IO uint32_t PRGBRST_DATA2_1; /*!< Program Burst Data2 Register1 */
DECL|PRGBRST_DATA2_2|member|__IO uint32_t PRGBRST_DATA2_2; /*!< Program Burst Data2 Register2 */
DECL|PRGBRST_DATA2_3|member|__IO uint32_t PRGBRST_DATA2_3; /*!< Program Burst Data2 Register3 */
DECL|PRGBRST_DATA3_0|member|__IO uint32_t PRGBRST_DATA3_0; /*!< Program Burst Data3 Register0 */
DECL|PRGBRST_DATA3_1|member|__IO uint32_t PRGBRST_DATA3_1; /*!< Program Burst Data3 Register1 */
DECL|PRGBRST_DATA3_2|member|__IO uint32_t PRGBRST_DATA3_2; /*!< Program Burst Data3 Register2 */
DECL|PRGBRST_DATA3_3|member|__IO uint32_t PRGBRST_DATA3_3; /*!< Program Burst Data3 Register3 */
DECL|PRGBRST_STARTADDR|member|__IO uint32_t PRGBRST_STARTADDR; /*!< Program Burst Start Address Register */
DECL|PRGVER_TIMCTL|member|__I uint32_t PRGVER_TIMCTL; /*!< Program Verify Timing Control Register */
DECL|PRG_CTLSTAT|member|__IO uint32_t PRG_CTLSTAT; /*!< Program Control and Status Register */
DECL|PRIOCLR|member|__O uint32_t PRIOCLR; /*!< Channel Priority Clear Register */
DECL|PRIOSET|member|__IO uint32_t PRIOSET; /*!< Channel Priority Set Register */
DECL|PROGRAM_TIMCTL|member|__I uint32_t PROGRAM_TIMCTL; /*!< Program Timing Control Register */
DECL|PS0CTL|member|__IO uint16_t PS0CTL; /*!< Real-Time Clock Prescale Timer 0 Control Register */
DECL|PS1CTL|member|__IO uint16_t PS1CTL; /*!< Real-Time Clock Prescale Timer 1 Control Register */
DECL|PSSRESET_CLR|member|__IO uint32_t PSSRESET_CLR; /*!< PSS Reset Status Clear Register */
DECL|PSSRESET_STAT|member|__I uint32_t PSSRESET_STAT; /*!< PSS Reset Status Register */
DECL|PSS_BASE|macro|PSS_BASE
DECL|PSS_CLRIFG_CLRSVSMHIFG_OFS|macro|PSS_CLRIFG_CLRSVSMHIFG_OFS
DECL|PSS_CLRIFG_CLRSVSMHIFG|macro|PSS_CLRIFG_CLRSVSMHIFG
DECL|PSS_CTL0_DCDC_FORCE_OFS|macro|PSS_CTL0_DCDC_FORCE_OFS
DECL|PSS_CTL0_DCDC_FORCE|macro|PSS_CTL0_DCDC_FORCE
DECL|PSS_CTL0_SVMHOE_OFS|macro|PSS_CTL0_SVMHOE_OFS
DECL|PSS_CTL0_SVMHOE|macro|PSS_CTL0_SVMHOE
DECL|PSS_CTL0_SVMHOUTPOLAL_OFS|macro|PSS_CTL0_SVMHOUTPOLAL_OFS
DECL|PSS_CTL0_SVMHOUTPOLAL|macro|PSS_CTL0_SVMHOUTPOLAL
DECL|PSS_CTL0_SVSMHLP_OFS|macro|PSS_CTL0_SVSMHLP_OFS
DECL|PSS_CTL0_SVSMHLP|macro|PSS_CTL0_SVSMHLP
DECL|PSS_CTL0_SVSMHOFF_OFS|macro|PSS_CTL0_SVSMHOFF_OFS
DECL|PSS_CTL0_SVSMHOFF|macro|PSS_CTL0_SVSMHOFF
DECL|PSS_CTL0_SVSMHS_OFS|macro|PSS_CTL0_SVSMHS_OFS
DECL|PSS_CTL0_SVSMHS|macro|PSS_CTL0_SVSMHS
DECL|PSS_CTL0_SVSMHTH_MASK|macro|PSS_CTL0_SVSMHTH_MASK
DECL|PSS_CTL0_SVSMHTH_OFS|macro|PSS_CTL0_SVSMHTH_OFS
DECL|PSS_CTL0_VCORETRAN0|macro|PSS_CTL0_VCORETRAN0
DECL|PSS_CTL0_VCORETRAN1|macro|PSS_CTL0_VCORETRAN1
DECL|PSS_CTL0_VCORETRAN_0|macro|PSS_CTL0_VCORETRAN_0
DECL|PSS_CTL0_VCORETRAN_1|macro|PSS_CTL0_VCORETRAN_1
DECL|PSS_CTL0_VCORETRAN_2|macro|PSS_CTL0_VCORETRAN_2
DECL|PSS_CTL0_VCORETRAN_3|macro|PSS_CTL0_VCORETRAN_3
DECL|PSS_CTL0_VCORETRAN_MASK|macro|PSS_CTL0_VCORETRAN_MASK
DECL|PSS_CTL0_VCORETRAN_OFS|macro|PSS_CTL0_VCORETRAN_OFS
DECL|PSS_CTL0_VCORETRAN__128|macro|PSS_CTL0_VCORETRAN__128
DECL|PSS_CTL0_VCORETRAN__256|macro|PSS_CTL0_VCORETRAN__256
DECL|PSS_CTL0_VCORETRAN__32|macro|PSS_CTL0_VCORETRAN__32
DECL|PSS_CTL0_VCORETRAN__64|macro|PSS_CTL0_VCORETRAN__64
DECL|PSS_IE_SVSMHIE_OFS|macro|PSS_IE_SVSMHIE_OFS
DECL|PSS_IE_SVSMHIE|macro|PSS_IE_SVSMHIE
DECL|PSS_IFG_SVSMHIFG_OFS|macro|PSS_IFG_SVSMHIFG_OFS
DECL|PSS_IFG_SVSMHIFG|macro|PSS_IFG_SVSMHIFG
DECL|PSS_IRQn|enumerator|PSS_IRQn = 0, /* 16 PSS Interrupt */
DECL|PSS_KEY_KEY_MASK|macro|PSS_KEY_KEY_MASK
DECL|PSS_KEY_KEY_OFS|macro|PSS_KEY_KEY_OFS
DECL|PSS_KEY_KEY_VAL|macro|PSS_KEY_KEY_VAL
DECL|PSS_Type|typedef|} PSS_Type;
DECL|PSS|macro|PSS
DECL|PS|member|__IO uint16_t PS; /*!< Real-Time Clock Prescale Timer Counter Register */
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /* 14 Pend SV Interrupt */
DECL|RANDOM_NUM_1|member|__I uint32_t RANDOM_NUM_1; /*!< 32-bit Random Number 1 */
DECL|RANDOM_NUM_2|member|__I uint32_t RANDOM_NUM_2; /*!< 32-bit Random Number 2 */
DECL|RANDOM_NUM_3|member|__I uint32_t RANDOM_NUM_3; /*!< 32-bit Random Number 3 */
DECL|RANDOM_NUM_4|member|__I uint32_t RANDOM_NUM_4; /*!< 32-bit Random Number 4 */
DECL|RANDOM_NUM_LEN|member|__I uint32_t RANDOM_NUM_LEN; /*!< 128-bit Random Number Length */
DECL|RANDOM_NUM_TAG|member|__I uint32_t RANDOM_NUM_TAG; /*!< 128-bit Random Number Tag */
DECL|RDBRST_CTLSTAT|member|__IO uint32_t RDBRST_CTLSTAT; /*!< Read Burst/Compare Control and Status Register */
DECL|RDBRST_FAILADDR|member|__IO uint32_t RDBRST_FAILADDR; /*!< Read Burst/Compare Fail Address Register */
DECL|RDBRST_FAILCNT|member|__IO uint32_t RDBRST_FAILCNT; /*!< Read Burst/Compare Fail Count Register */
DECL|RDBRST_LEN|member|__IO uint32_t RDBRST_LEN; /*!< Read Burst/Compare Length Register */
DECL|RDBRST_STARTADDR|member|__IO uint32_t RDBRST_STARTADDR; /*!< Read Burst/Compare Start Address Register */
DECL|READMARGIN_TIMCTL|member|__I uint32_t READMARGIN_TIMCTL; /*!< Read Margin Timing Control Register */
DECL|READ_TIMCTL|member|__I uint32_t READ_TIMCTL; /*!< Read Timing Control Register */
DECL|REBOOTRESET_CLR|member|__IO uint32_t REBOOTRESET_CLR; /*!< Reboot Reset Status Clear Register */
DECL|REBOOTRESET_STAT|member|__I uint32_t REBOOTRESET_STAT; /*!< Reboot Reset Status Register */
DECL|REBOOT_CTL|member|__IO uint32_t REBOOT_CTL; /*!< Reboot Control Register */
DECL|REF_1P2V|member|__I uint32_t REF_1P2V; /*!< REF 1.2V Reference */
DECL|REF_1P45V|member|__I uint32_t REF_1P45V; /*!< REF 1.45V Reference */
DECL|REF_2P5V|member|__I uint32_t REF_2P5V; /*!< REF 2.5V Reference */
DECL|REF_A_BASE|macro|REF_A_BASE
DECL|REF_A_CTL0_BGACT_OFS|macro|REF_A_CTL0_BGACT_OFS
DECL|REF_A_CTL0_BGACT|macro|REF_A_CTL0_BGACT
DECL|REF_A_CTL0_BGMODE_OFS|macro|REF_A_CTL0_BGMODE_OFS
DECL|REF_A_CTL0_BGMODE|macro|REF_A_CTL0_BGMODE
DECL|REF_A_CTL0_BGOT_OFS|macro|REF_A_CTL0_BGOT_OFS
DECL|REF_A_CTL0_BGOT|macro|REF_A_CTL0_BGOT
DECL|REF_A_CTL0_BGRDY_OFS|macro|REF_A_CTL0_BGRDY_OFS
DECL|REF_A_CTL0_BGRDY|macro|REF_A_CTL0_BGRDY
DECL|REF_A_CTL0_GENACT_OFS|macro|REF_A_CTL0_GENACT_OFS
DECL|REF_A_CTL0_GENACT|macro|REF_A_CTL0_GENACT
DECL|REF_A_CTL0_GENBUSY_OFS|macro|REF_A_CTL0_GENBUSY_OFS
DECL|REF_A_CTL0_GENBUSY|macro|REF_A_CTL0_GENBUSY
DECL|REF_A_CTL0_GENOT_OFS|macro|REF_A_CTL0_GENOT_OFS
DECL|REF_A_CTL0_GENOT|macro|REF_A_CTL0_GENOT
DECL|REF_A_CTL0_GENRDY_OFS|macro|REF_A_CTL0_GENRDY_OFS
DECL|REF_A_CTL0_GENRDY|macro|REF_A_CTL0_GENRDY
DECL|REF_A_CTL0_ON_OFS|macro|REF_A_CTL0_ON_OFS
DECL|REF_A_CTL0_ON|macro|REF_A_CTL0_ON
DECL|REF_A_CTL0_OUT_OFS|macro|REF_A_CTL0_OUT_OFS
DECL|REF_A_CTL0_OUT|macro|REF_A_CTL0_OUT
DECL|REF_A_CTL0_TCOFF_OFS|macro|REF_A_CTL0_TCOFF_OFS
DECL|REF_A_CTL0_TCOFF|macro|REF_A_CTL0_TCOFF
DECL|REF_A_CTL0_VSEL0|macro|REF_A_CTL0_VSEL0
DECL|REF_A_CTL0_VSEL1|macro|REF_A_CTL0_VSEL1
DECL|REF_A_CTL0_VSEL_0|macro|REF_A_CTL0_VSEL_0
DECL|REF_A_CTL0_VSEL_1|macro|REF_A_CTL0_VSEL_1
DECL|REF_A_CTL0_VSEL_3|macro|REF_A_CTL0_VSEL_3
DECL|REF_A_CTL0_VSEL_MASK|macro|REF_A_CTL0_VSEL_MASK
DECL|REF_A_CTL0_VSEL_OFS|macro|REF_A_CTL0_VSEL_OFS
DECL|REF_A_Type|typedef|} REF_A_Type;
DECL|REF_A|macro|REF_A
DECL|REF_CAL_LEN|member|__I uint32_t REF_CAL_LEN; /*!< REF Calibration Length */
DECL|REF_CAL_TAG|member|__I uint32_t REF_CAL_TAG; /*!< REF Calibration Tag */
DECL|REN_H|member|__IO uint8_t REN_H; /*!< High Port Resistor Enable */
DECL|REN_H|member|__IO uint8_t REN_H; /*!< High Port Resistor Enable */
DECL|REN_L|member|__IO uint8_t REN_L; /*!< Low Port Resistor Enable */
DECL|REN_L|member|__IO uint8_t REN_L; /*!< Low Port Resistor Enable */
DECL|REN|member|__IO uint16_t REN; /*!< Port Pair Resistor Enable */
DECL|REN|member|__IO uint16_t REN; /*!< Port Pair Resistor Enable */
DECL|REN|member|__IO uint8_t REN; /*!< Port Resistor Enable */
DECL|REN|member|__IO uint8_t REN; /*!< Port Resistor Enable */
DECL|REQMASKCLR|member|__O uint32_t REQMASKCLR; /*!< Channel Request Mask Clear Register */
DECL|REQMASKSET|member|__IO uint32_t REQMASKSET; /*!< Channel Request Mask Set Register */
DECL|RESERVED0|member|__I uint32_t RESERVED0; /*!< Reserved */
DECL|RESERVED0|member|uint16_t RESERVED0;
DECL|RESERVED0|member|uint16_t RESERVED0;
DECL|RESERVED0|member|uint16_t RESERVED0;
DECL|RESERVED0|member|uint16_t RESERVED0[2];
DECL|RESERVED0|member|uint16_t RESERVED0[2];
DECL|RESERVED0|member|uint16_t RESERVED0[2];
DECL|RESERVED0|member|uint16_t RESERVED0[2];
DECL|RESERVED0|member|uint16_t RESERVED0[3];
DECL|RESERVED0|member|uint16_t RESERVED0[4];
DECL|RESERVED0|member|uint16_t RESERVED0[6];
DECL|RESERVED0|member|uint16_t RESERVED0[7];
DECL|RESERVED0|member|uint16_t RESERVED0[8];
DECL|RESERVED0|member|uint32_t RESERVED0;
DECL|RESERVED0|member|uint32_t RESERVED0;
DECL|RESERVED0|member|uint32_t RESERVED0[11];
DECL|RESERVED0|member|uint32_t RESERVED0[2];
DECL|RESERVED0|member|uint32_t RESERVED0[2];
DECL|RESERVED0|member|uint32_t RESERVED0[2];
DECL|RESERVED0|member|uint32_t RESERVED0[3];
DECL|RESERVED0|member|uint32_t RESERVED0[57];
DECL|RESERVED0|member|uint32_t RESERVED0[7];
DECL|RESERVED0|member|uint32_t RESERVED0[9];
DECL|RESERVED0|member|uint8_t RESERVED0;
DECL|RESERVED0|member|uint8_t RESERVED0;
DECL|RESERVED10|member|__I uint32_t RESERVED10; /*!< Reserved */
DECL|RESERVED10|member|uint8_t RESERVED10;
DECL|RESERVED10|member|uint8_t RESERVED10;
DECL|RESERVED11|member|__I uint32_t RESERVED11; /*!< Reserved */
DECL|RESERVED12|member|__I uint32_t RESERVED12; /*!< Reserved */
DECL|RESERVED13|member|__I uint32_t RESERVED13; /*!< Reserved */
DECL|RESERVED14|member|__I uint32_t RESERVED14; /*!< Reserved */
DECL|RESERVED15|member|__I uint32_t RESERVED15; /*!< Reserved */
DECL|RESERVED16|member|__I uint32_t RESERVED16; /*!< Reserved */
DECL|RESERVED17|member|__I uint32_t RESERVED17; /*!< Reserved */
DECL|RESERVED18|member|__I uint32_t RESERVED18; /*!< Reserved */
DECL|RESERVED19|member|__I uint32_t RESERVED19; /*!< Reserved */
DECL|RESERVED1|member|__I uint32_t RESERVED1; /*!< Reserved */
DECL|RESERVED1|member|uint16_t RESERVED1;
DECL|RESERVED1|member|uint16_t RESERVED1;
DECL|RESERVED1|member|uint16_t RESERVED1;
DECL|RESERVED1|member|uint16_t RESERVED1[2];
DECL|RESERVED1|member|uint16_t RESERVED1[2];
DECL|RESERVED1|member|uint16_t RESERVED1[3];
DECL|RESERVED1|member|uint32_t RESERVED1[28];
DECL|RESERVED1|member|uint32_t RESERVED1[2];
DECL|RESERVED1|member|uint32_t RESERVED1[2];
DECL|RESERVED1|member|uint32_t RESERVED1[2];
DECL|RESERVED1|member|uint32_t RESERVED1[3];
DECL|RESERVED1|member|uint8_t RESERVED1;
DECL|RESERVED1|member|uint8_t RESERVED1;
DECL|RESERVED20|member|__I uint32_t RESERVED20; /*!< Reserved */
DECL|RESERVED21|member|__I uint32_t RESERVED21; /*!< Reserved */
DECL|RESERVED22|member|__I uint32_t RESERVED22; /*!< Reserved */
DECL|RESERVED23|member|__I uint32_t RESERVED23; /*!< Reserved */
DECL|RESERVED24|member|__I uint32_t RESERVED24; /*!< Reserved */
DECL|RESERVED25|member|__I uint32_t RESERVED25; /*!< Reserved */
DECL|RESERVED26|member|__I uint32_t RESERVED26; /*!< Reserved */
DECL|RESERVED2|member|__I uint32_t RESERVED2; /*!< Reserved */
DECL|RESERVED2|member|uint16_t RESERVED2;
DECL|RESERVED2|member|uint16_t RESERVED2[13];
DECL|RESERVED2|member|uint16_t RESERVED2[4];
DECL|RESERVED2|member|uint16_t RESERVED2[5];
DECL|RESERVED2|member|uint16_t RESERVED2[6];
DECL|RESERVED2|member|uint32_t RESERVED2;
DECL|RESERVED2|member|uint32_t RESERVED2;
DECL|RESERVED2|member|uint32_t RESERVED2[2];
DECL|RESERVED2|member|uint32_t RESERVED2[3];
DECL|RESERVED2|member|uint32_t RESERVED2[4];
DECL|RESERVED2|member|uint8_t RESERVED2;
DECL|RESERVED2|member|uint8_t RESERVED2;
DECL|RESERVED3|member|__I uint32_t RESERVED3; /*!< Reserved */
DECL|RESERVED3|member|uint16_t RESERVED3;
DECL|RESERVED3|member|uint32_t RESERVED3;
DECL|RESERVED3|member|uint32_t RESERVED3;
DECL|RESERVED3|member|uint32_t RESERVED3[3];
DECL|RESERVED3|member|uint8_t RESERVED3;
DECL|RESERVED3|member|uint8_t RESERVED3;
DECL|RESERVED4|member|__I uint32_t RESERVED4; /*!< Reserved */
DECL|RESERVED4|member|uint16_t RESERVED4[2];
DECL|RESERVED4|member|uint32_t RESERVED4;
DECL|RESERVED4|member|uint32_t RESERVED4;
DECL|RESERVED4|member|uint32_t RESERVED4;
DECL|RESERVED4|member|uint32_t RESERVED4[3];
DECL|RESERVED4|member|uint8_t RESERVED4;
DECL|RESERVED4|member|uint8_t RESERVED4;
DECL|RESERVED5|member|__I uint32_t RESERVED5; /*!< Reserved */
DECL|RESERVED5|member|uint32_t RESERVED5;
DECL|RESERVED5|member|uint32_t RESERVED5;
DECL|RESERVED5|member|uint32_t RESERVED5[2];
DECL|RESERVED5|member|uint8_t RESERVED5;
DECL|RESERVED5|member|uint8_t RESERVED5;
DECL|RESERVED6|member|__I uint32_t RESERVED6; /*!< Reserved */
DECL|RESERVED6|member|uint32_t RESERVED6[2];
DECL|RESERVED6|member|uint32_t RESERVED6[2];
DECL|RESERVED6|member|uint8_t RESERVED6;
DECL|RESERVED6|member|uint8_t RESERVED6;
DECL|RESERVED7|member|__I uint32_t RESERVED7; /*!< Reserved */
DECL|RESERVED7|member|uint32_t RESERVED7[2];
DECL|RESERVED7|member|uint32_t RESERVED7[2];
DECL|RESERVED7|member|uint8_t RESERVED7[6];
DECL|RESERVED7|member|uint8_t RESERVED7[9];
DECL|RESERVED8|member|__I uint32_t RESERVED8; /*!< Reserved */
DECL|RESERVED8|member|uint32_t RESERVED8[4];
DECL|RESERVED8|member|uint8_t RESERVED8;
DECL|RESERVED8|member|uint8_t RESERVED8;
DECL|RESERVED9|member|__I uint32_t RESERVED9; /*!< Reserved */
DECL|RESERVED9|member|uint8_t RESERVED9;
DECL|RESERVED9|member|uint8_t RESERVED9;
DECL|RESET_REQ|member|__IO uint32_t RESET_REQ; /*!< Reset Request Register */
DECL|RESET_REQ|member|__IO uint32_t RESET_REQ; /*!< Reset Request Register */
DECL|RESET_STATOVER|member|__IO uint32_t RESET_STATOVER; /*!< Reset Status and Override Register */
DECL|RESR16|member|__IO uint16_t RESR16; /*!< CRC16 Result Reverse */
DECL|RESR32_HI|member|__IO uint16_t RESR32_HI; /*!< CRC32 Result Reverse, Upper 16 bits */
DECL|RESR32_LO|member|__IO uint16_t RESR32_LO; /*!< CRC32 Result Reverse, lower 16 bits */
DECL|RIS|member|__I uint32_t RIS; /*!< Timer Raw Interrupt Status Register */
DECL|ROM_DRVLIB_REV|member|__I uint32_t ROM_DRVLIB_REV; /*!< ROM Driver Library Revision */
DECL|RSTCTL_BASE|macro|RSTCTL_BASE
DECL|RSTCTL_CSRESET_CLR_CLR_OFS|macro|RSTCTL_CSRESET_CLR_CLR_OFS
DECL|RSTCTL_CSRESET_CLR_CLR|macro|RSTCTL_CSRESET_CLR_CLR
DECL|RSTCTL_CSRESET_STAT_DCOR_SHT_OFS|macro|RSTCTL_CSRESET_STAT_DCOR_SHT_OFS
DECL|RSTCTL_CSRESET_STAT_DCOR_SHT|macro|RSTCTL_CSRESET_STAT_DCOR_SHT
DECL|RSTCTL_HARDRESET_CLR_SRC0_OFS|macro|RSTCTL_HARDRESET_CLR_SRC0_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC0|macro|RSTCTL_HARDRESET_CLR_SRC0
DECL|RSTCTL_HARDRESET_CLR_SRC10_OFS|macro|RSTCTL_HARDRESET_CLR_SRC10_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC10|macro|RSTCTL_HARDRESET_CLR_SRC10
DECL|RSTCTL_HARDRESET_CLR_SRC11_OFS|macro|RSTCTL_HARDRESET_CLR_SRC11_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC11|macro|RSTCTL_HARDRESET_CLR_SRC11
DECL|RSTCTL_HARDRESET_CLR_SRC12_OFS|macro|RSTCTL_HARDRESET_CLR_SRC12_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC12|macro|RSTCTL_HARDRESET_CLR_SRC12
DECL|RSTCTL_HARDRESET_CLR_SRC13_OFS|macro|RSTCTL_HARDRESET_CLR_SRC13_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC13|macro|RSTCTL_HARDRESET_CLR_SRC13
DECL|RSTCTL_HARDRESET_CLR_SRC14_OFS|macro|RSTCTL_HARDRESET_CLR_SRC14_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC14|macro|RSTCTL_HARDRESET_CLR_SRC14
DECL|RSTCTL_HARDRESET_CLR_SRC15_OFS|macro|RSTCTL_HARDRESET_CLR_SRC15_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC15|macro|RSTCTL_HARDRESET_CLR_SRC15
DECL|RSTCTL_HARDRESET_CLR_SRC1_OFS|macro|RSTCTL_HARDRESET_CLR_SRC1_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC1|macro|RSTCTL_HARDRESET_CLR_SRC1
DECL|RSTCTL_HARDRESET_CLR_SRC2_OFS|macro|RSTCTL_HARDRESET_CLR_SRC2_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC2|macro|RSTCTL_HARDRESET_CLR_SRC2
DECL|RSTCTL_HARDRESET_CLR_SRC3_OFS|macro|RSTCTL_HARDRESET_CLR_SRC3_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC3|macro|RSTCTL_HARDRESET_CLR_SRC3
DECL|RSTCTL_HARDRESET_CLR_SRC4_OFS|macro|RSTCTL_HARDRESET_CLR_SRC4_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC4|macro|RSTCTL_HARDRESET_CLR_SRC4
DECL|RSTCTL_HARDRESET_CLR_SRC5_OFS|macro|RSTCTL_HARDRESET_CLR_SRC5_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC5|macro|RSTCTL_HARDRESET_CLR_SRC5
DECL|RSTCTL_HARDRESET_CLR_SRC6_OFS|macro|RSTCTL_HARDRESET_CLR_SRC6_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC6|macro|RSTCTL_HARDRESET_CLR_SRC6
DECL|RSTCTL_HARDRESET_CLR_SRC7_OFS|macro|RSTCTL_HARDRESET_CLR_SRC7_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC7|macro|RSTCTL_HARDRESET_CLR_SRC7
DECL|RSTCTL_HARDRESET_CLR_SRC8_OFS|macro|RSTCTL_HARDRESET_CLR_SRC8_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC8|macro|RSTCTL_HARDRESET_CLR_SRC8
DECL|RSTCTL_HARDRESET_CLR_SRC9_OFS|macro|RSTCTL_HARDRESET_CLR_SRC9_OFS
DECL|RSTCTL_HARDRESET_CLR_SRC9|macro|RSTCTL_HARDRESET_CLR_SRC9
DECL|RSTCTL_HARDRESET_SET_SRC0_OFS|macro|RSTCTL_HARDRESET_SET_SRC0_OFS
DECL|RSTCTL_HARDRESET_SET_SRC0|macro|RSTCTL_HARDRESET_SET_SRC0
DECL|RSTCTL_HARDRESET_SET_SRC10_OFS|macro|RSTCTL_HARDRESET_SET_SRC10_OFS
DECL|RSTCTL_HARDRESET_SET_SRC10|macro|RSTCTL_HARDRESET_SET_SRC10
DECL|RSTCTL_HARDRESET_SET_SRC11_OFS|macro|RSTCTL_HARDRESET_SET_SRC11_OFS
DECL|RSTCTL_HARDRESET_SET_SRC11|macro|RSTCTL_HARDRESET_SET_SRC11
DECL|RSTCTL_HARDRESET_SET_SRC12_OFS|macro|RSTCTL_HARDRESET_SET_SRC12_OFS
DECL|RSTCTL_HARDRESET_SET_SRC12|macro|RSTCTL_HARDRESET_SET_SRC12
DECL|RSTCTL_HARDRESET_SET_SRC13_OFS|macro|RSTCTL_HARDRESET_SET_SRC13_OFS
DECL|RSTCTL_HARDRESET_SET_SRC13|macro|RSTCTL_HARDRESET_SET_SRC13
DECL|RSTCTL_HARDRESET_SET_SRC14_OFS|macro|RSTCTL_HARDRESET_SET_SRC14_OFS
DECL|RSTCTL_HARDRESET_SET_SRC14|macro|RSTCTL_HARDRESET_SET_SRC14
DECL|RSTCTL_HARDRESET_SET_SRC15_OFS|macro|RSTCTL_HARDRESET_SET_SRC15_OFS
DECL|RSTCTL_HARDRESET_SET_SRC15|macro|RSTCTL_HARDRESET_SET_SRC15
DECL|RSTCTL_HARDRESET_SET_SRC1_OFS|macro|RSTCTL_HARDRESET_SET_SRC1_OFS
DECL|RSTCTL_HARDRESET_SET_SRC1|macro|RSTCTL_HARDRESET_SET_SRC1
DECL|RSTCTL_HARDRESET_SET_SRC2_OFS|macro|RSTCTL_HARDRESET_SET_SRC2_OFS
DECL|RSTCTL_HARDRESET_SET_SRC2|macro|RSTCTL_HARDRESET_SET_SRC2
DECL|RSTCTL_HARDRESET_SET_SRC3_OFS|macro|RSTCTL_HARDRESET_SET_SRC3_OFS
DECL|RSTCTL_HARDRESET_SET_SRC3|macro|RSTCTL_HARDRESET_SET_SRC3
DECL|RSTCTL_HARDRESET_SET_SRC4_OFS|macro|RSTCTL_HARDRESET_SET_SRC4_OFS
DECL|RSTCTL_HARDRESET_SET_SRC4|macro|RSTCTL_HARDRESET_SET_SRC4
DECL|RSTCTL_HARDRESET_SET_SRC5_OFS|macro|RSTCTL_HARDRESET_SET_SRC5_OFS
DECL|RSTCTL_HARDRESET_SET_SRC5|macro|RSTCTL_HARDRESET_SET_SRC5
DECL|RSTCTL_HARDRESET_SET_SRC6_OFS|macro|RSTCTL_HARDRESET_SET_SRC6_OFS
DECL|RSTCTL_HARDRESET_SET_SRC6|macro|RSTCTL_HARDRESET_SET_SRC6
DECL|RSTCTL_HARDRESET_SET_SRC7_OFS|macro|RSTCTL_HARDRESET_SET_SRC7_OFS
DECL|RSTCTL_HARDRESET_SET_SRC7|macro|RSTCTL_HARDRESET_SET_SRC7
DECL|RSTCTL_HARDRESET_SET_SRC8_OFS|macro|RSTCTL_HARDRESET_SET_SRC8_OFS
DECL|RSTCTL_HARDRESET_SET_SRC8|macro|RSTCTL_HARDRESET_SET_SRC8
DECL|RSTCTL_HARDRESET_SET_SRC9_OFS|macro|RSTCTL_HARDRESET_SET_SRC9_OFS
DECL|RSTCTL_HARDRESET_SET_SRC9|macro|RSTCTL_HARDRESET_SET_SRC9
DECL|RSTCTL_HARDRESET_STAT_SRC0_OFS|macro|RSTCTL_HARDRESET_STAT_SRC0_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC0|macro|RSTCTL_HARDRESET_STAT_SRC0
DECL|RSTCTL_HARDRESET_STAT_SRC10_OFS|macro|RSTCTL_HARDRESET_STAT_SRC10_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC10|macro|RSTCTL_HARDRESET_STAT_SRC10
DECL|RSTCTL_HARDRESET_STAT_SRC11_OFS|macro|RSTCTL_HARDRESET_STAT_SRC11_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC11|macro|RSTCTL_HARDRESET_STAT_SRC11
DECL|RSTCTL_HARDRESET_STAT_SRC12_OFS|macro|RSTCTL_HARDRESET_STAT_SRC12_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC12|macro|RSTCTL_HARDRESET_STAT_SRC12
DECL|RSTCTL_HARDRESET_STAT_SRC13_OFS|macro|RSTCTL_HARDRESET_STAT_SRC13_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC13|macro|RSTCTL_HARDRESET_STAT_SRC13
DECL|RSTCTL_HARDRESET_STAT_SRC14_OFS|macro|RSTCTL_HARDRESET_STAT_SRC14_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC14|macro|RSTCTL_HARDRESET_STAT_SRC14
DECL|RSTCTL_HARDRESET_STAT_SRC15_OFS|macro|RSTCTL_HARDRESET_STAT_SRC15_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC15|macro|RSTCTL_HARDRESET_STAT_SRC15
DECL|RSTCTL_HARDRESET_STAT_SRC1_OFS|macro|RSTCTL_HARDRESET_STAT_SRC1_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC1|macro|RSTCTL_HARDRESET_STAT_SRC1
DECL|RSTCTL_HARDRESET_STAT_SRC2_OFS|macro|RSTCTL_HARDRESET_STAT_SRC2_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC2|macro|RSTCTL_HARDRESET_STAT_SRC2
DECL|RSTCTL_HARDRESET_STAT_SRC3_OFS|macro|RSTCTL_HARDRESET_STAT_SRC3_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC3|macro|RSTCTL_HARDRESET_STAT_SRC3
DECL|RSTCTL_HARDRESET_STAT_SRC4_OFS|macro|RSTCTL_HARDRESET_STAT_SRC4_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC4|macro|RSTCTL_HARDRESET_STAT_SRC4
DECL|RSTCTL_HARDRESET_STAT_SRC5_OFS|macro|RSTCTL_HARDRESET_STAT_SRC5_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC5|macro|RSTCTL_HARDRESET_STAT_SRC5
DECL|RSTCTL_HARDRESET_STAT_SRC6_OFS|macro|RSTCTL_HARDRESET_STAT_SRC6_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC6|macro|RSTCTL_HARDRESET_STAT_SRC6
DECL|RSTCTL_HARDRESET_STAT_SRC7_OFS|macro|RSTCTL_HARDRESET_STAT_SRC7_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC7|macro|RSTCTL_HARDRESET_STAT_SRC7
DECL|RSTCTL_HARDRESET_STAT_SRC8_OFS|macro|RSTCTL_HARDRESET_STAT_SRC8_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC8|macro|RSTCTL_HARDRESET_STAT_SRC8
DECL|RSTCTL_HARDRESET_STAT_SRC9_OFS|macro|RSTCTL_HARDRESET_STAT_SRC9_OFS
DECL|RSTCTL_HARDRESET_STAT_SRC9|macro|RSTCTL_HARDRESET_STAT_SRC9
DECL|RSTCTL_PCMRESET_CLR_CLR_OFS|macro|RSTCTL_PCMRESET_CLR_CLR_OFS
DECL|RSTCTL_PCMRESET_CLR_CLR|macro|RSTCTL_PCMRESET_CLR_CLR
DECL|RSTCTL_PCMRESET_STAT_LPM35_OFS|macro|RSTCTL_PCMRESET_STAT_LPM35_OFS
DECL|RSTCTL_PCMRESET_STAT_LPM35|macro|RSTCTL_PCMRESET_STAT_LPM35
DECL|RSTCTL_PCMRESET_STAT_LPM45_OFS|macro|RSTCTL_PCMRESET_STAT_LPM45_OFS
DECL|RSTCTL_PCMRESET_STAT_LPM45|macro|RSTCTL_PCMRESET_STAT_LPM45
DECL|RSTCTL_PINRESET_CLR_CLR_OFS|macro|RSTCTL_PINRESET_CLR_CLR_OFS
DECL|RSTCTL_PINRESET_CLR_CLR|macro|RSTCTL_PINRESET_CLR_CLR
DECL|RSTCTL_PINRESET_STAT_RSTNMI_OFS|macro|RSTCTL_PINRESET_STAT_RSTNMI_OFS
DECL|RSTCTL_PINRESET_STAT_RSTNMI|macro|RSTCTL_PINRESET_STAT_RSTNMI
DECL|RSTCTL_PSSRESET_CLR_CLR_OFS|macro|RSTCTL_PSSRESET_CLR_CLR_OFS
DECL|RSTCTL_PSSRESET_CLR_CLR|macro|RSTCTL_PSSRESET_CLR_CLR
DECL|RSTCTL_PSSRESET_STAT_BGREF_OFS|macro|RSTCTL_PSSRESET_STAT_BGREF_OFS
DECL|RSTCTL_PSSRESET_STAT_BGREF|macro|RSTCTL_PSSRESET_STAT_BGREF
DECL|RSTCTL_PSSRESET_STAT_SVSMH_OFS|macro|RSTCTL_PSSRESET_STAT_SVSMH_OFS
DECL|RSTCTL_PSSRESET_STAT_SVSMH|macro|RSTCTL_PSSRESET_STAT_SVSMH
DECL|RSTCTL_PSSRESET_STAT_VCCDET_OFS|macro|RSTCTL_PSSRESET_STAT_VCCDET_OFS
DECL|RSTCTL_PSSRESET_STAT_VCCDET|macro|RSTCTL_PSSRESET_STAT_VCCDET
DECL|RSTCTL_REBOOTRESET_CLR_CLR_OFS|macro|RSTCTL_REBOOTRESET_CLR_CLR_OFS
DECL|RSTCTL_REBOOTRESET_CLR_CLR|macro|RSTCTL_REBOOTRESET_CLR_CLR
DECL|RSTCTL_REBOOTRESET_STAT_REBOOT_OFS|macro|RSTCTL_REBOOTRESET_STAT_REBOOT_OFS
DECL|RSTCTL_REBOOTRESET_STAT_REBOOT|macro|RSTCTL_REBOOTRESET_STAT_REBOOT
DECL|RSTCTL_RESETREQ_RSTKEY_VAL|macro|RSTCTL_RESETREQ_RSTKEY_VAL
DECL|RSTCTL_RESET_REQ_HARD_REQ_OFS|macro|RSTCTL_RESET_REQ_HARD_REQ_OFS
DECL|RSTCTL_RESET_REQ_HARD_REQ|macro|RSTCTL_RESET_REQ_HARD_REQ
DECL|RSTCTL_RESET_REQ_RSTKEY_MASK|macro|RSTCTL_RESET_REQ_RSTKEY_MASK
DECL|RSTCTL_RESET_REQ_RSTKEY_OFS|macro|RSTCTL_RESET_REQ_RSTKEY_OFS
DECL|RSTCTL_RESET_REQ_SOFT_REQ_OFS|macro|RSTCTL_RESET_REQ_SOFT_REQ_OFS
DECL|RSTCTL_RESET_REQ_SOFT_REQ|macro|RSTCTL_RESET_REQ_SOFT_REQ
DECL|RSTCTL_SOFTRESET_CLR_SRC0_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC0_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC0|macro|RSTCTL_SOFTRESET_CLR_SRC0
DECL|RSTCTL_SOFTRESET_CLR_SRC10_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC10_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC10|macro|RSTCTL_SOFTRESET_CLR_SRC10
DECL|RSTCTL_SOFTRESET_CLR_SRC11_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC11_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC11|macro|RSTCTL_SOFTRESET_CLR_SRC11
DECL|RSTCTL_SOFTRESET_CLR_SRC12_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC12_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC12|macro|RSTCTL_SOFTRESET_CLR_SRC12
DECL|RSTCTL_SOFTRESET_CLR_SRC13_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC13_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC13|macro|RSTCTL_SOFTRESET_CLR_SRC13
DECL|RSTCTL_SOFTRESET_CLR_SRC14_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC14_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC14|macro|RSTCTL_SOFTRESET_CLR_SRC14
DECL|RSTCTL_SOFTRESET_CLR_SRC15_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC15_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC15|macro|RSTCTL_SOFTRESET_CLR_SRC15
DECL|RSTCTL_SOFTRESET_CLR_SRC1_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC1_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC1|macro|RSTCTL_SOFTRESET_CLR_SRC1
DECL|RSTCTL_SOFTRESET_CLR_SRC2_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC2_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC2|macro|RSTCTL_SOFTRESET_CLR_SRC2
DECL|RSTCTL_SOFTRESET_CLR_SRC3_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC3_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC3|macro|RSTCTL_SOFTRESET_CLR_SRC3
DECL|RSTCTL_SOFTRESET_CLR_SRC4_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC4_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC4|macro|RSTCTL_SOFTRESET_CLR_SRC4
DECL|RSTCTL_SOFTRESET_CLR_SRC5_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC5_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC5|macro|RSTCTL_SOFTRESET_CLR_SRC5
DECL|RSTCTL_SOFTRESET_CLR_SRC6_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC6_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC6|macro|RSTCTL_SOFTRESET_CLR_SRC6
DECL|RSTCTL_SOFTRESET_CLR_SRC7_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC7_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC7|macro|RSTCTL_SOFTRESET_CLR_SRC7
DECL|RSTCTL_SOFTRESET_CLR_SRC8_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC8_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC8|macro|RSTCTL_SOFTRESET_CLR_SRC8
DECL|RSTCTL_SOFTRESET_CLR_SRC9_OFS|macro|RSTCTL_SOFTRESET_CLR_SRC9_OFS
DECL|RSTCTL_SOFTRESET_CLR_SRC9|macro|RSTCTL_SOFTRESET_CLR_SRC9
DECL|RSTCTL_SOFTRESET_SET_SRC0_OFS|macro|RSTCTL_SOFTRESET_SET_SRC0_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC0|macro|RSTCTL_SOFTRESET_SET_SRC0
DECL|RSTCTL_SOFTRESET_SET_SRC10_OFS|macro|RSTCTL_SOFTRESET_SET_SRC10_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC10|macro|RSTCTL_SOFTRESET_SET_SRC10
DECL|RSTCTL_SOFTRESET_SET_SRC11_OFS|macro|RSTCTL_SOFTRESET_SET_SRC11_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC11|macro|RSTCTL_SOFTRESET_SET_SRC11
DECL|RSTCTL_SOFTRESET_SET_SRC12_OFS|macro|RSTCTL_SOFTRESET_SET_SRC12_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC12|macro|RSTCTL_SOFTRESET_SET_SRC12
DECL|RSTCTL_SOFTRESET_SET_SRC13_OFS|macro|RSTCTL_SOFTRESET_SET_SRC13_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC13|macro|RSTCTL_SOFTRESET_SET_SRC13
DECL|RSTCTL_SOFTRESET_SET_SRC14_OFS|macro|RSTCTL_SOFTRESET_SET_SRC14_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC14|macro|RSTCTL_SOFTRESET_SET_SRC14
DECL|RSTCTL_SOFTRESET_SET_SRC15_OFS|macro|RSTCTL_SOFTRESET_SET_SRC15_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC15|macro|RSTCTL_SOFTRESET_SET_SRC15
DECL|RSTCTL_SOFTRESET_SET_SRC1_OFS|macro|RSTCTL_SOFTRESET_SET_SRC1_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC1|macro|RSTCTL_SOFTRESET_SET_SRC1
DECL|RSTCTL_SOFTRESET_SET_SRC2_OFS|macro|RSTCTL_SOFTRESET_SET_SRC2_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC2|macro|RSTCTL_SOFTRESET_SET_SRC2
DECL|RSTCTL_SOFTRESET_SET_SRC3_OFS|macro|RSTCTL_SOFTRESET_SET_SRC3_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC3|macro|RSTCTL_SOFTRESET_SET_SRC3
DECL|RSTCTL_SOFTRESET_SET_SRC4_OFS|macro|RSTCTL_SOFTRESET_SET_SRC4_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC4|macro|RSTCTL_SOFTRESET_SET_SRC4
DECL|RSTCTL_SOFTRESET_SET_SRC5_OFS|macro|RSTCTL_SOFTRESET_SET_SRC5_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC5|macro|RSTCTL_SOFTRESET_SET_SRC5
DECL|RSTCTL_SOFTRESET_SET_SRC6_OFS|macro|RSTCTL_SOFTRESET_SET_SRC6_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC6|macro|RSTCTL_SOFTRESET_SET_SRC6
DECL|RSTCTL_SOFTRESET_SET_SRC7_OFS|macro|RSTCTL_SOFTRESET_SET_SRC7_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC7|macro|RSTCTL_SOFTRESET_SET_SRC7
DECL|RSTCTL_SOFTRESET_SET_SRC8_OFS|macro|RSTCTL_SOFTRESET_SET_SRC8_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC8|macro|RSTCTL_SOFTRESET_SET_SRC8
DECL|RSTCTL_SOFTRESET_SET_SRC9_OFS|macro|RSTCTL_SOFTRESET_SET_SRC9_OFS
DECL|RSTCTL_SOFTRESET_SET_SRC9|macro|RSTCTL_SOFTRESET_SET_SRC9
DECL|RSTCTL_SOFTRESET_STAT_SRC0_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC0_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC0|macro|RSTCTL_SOFTRESET_STAT_SRC0
DECL|RSTCTL_SOFTRESET_STAT_SRC10_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC10_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC10|macro|RSTCTL_SOFTRESET_STAT_SRC10
DECL|RSTCTL_SOFTRESET_STAT_SRC11_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC11_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC11|macro|RSTCTL_SOFTRESET_STAT_SRC11
DECL|RSTCTL_SOFTRESET_STAT_SRC12_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC12_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC12|macro|RSTCTL_SOFTRESET_STAT_SRC12
DECL|RSTCTL_SOFTRESET_STAT_SRC13_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC13_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC13|macro|RSTCTL_SOFTRESET_STAT_SRC13
DECL|RSTCTL_SOFTRESET_STAT_SRC14_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC14_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC14|macro|RSTCTL_SOFTRESET_STAT_SRC14
DECL|RSTCTL_SOFTRESET_STAT_SRC15_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC15_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC15|macro|RSTCTL_SOFTRESET_STAT_SRC15
DECL|RSTCTL_SOFTRESET_STAT_SRC1_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC1_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC1|macro|RSTCTL_SOFTRESET_STAT_SRC1
DECL|RSTCTL_SOFTRESET_STAT_SRC2_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC2_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC2|macro|RSTCTL_SOFTRESET_STAT_SRC2
DECL|RSTCTL_SOFTRESET_STAT_SRC3_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC3_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC3|macro|RSTCTL_SOFTRESET_STAT_SRC3
DECL|RSTCTL_SOFTRESET_STAT_SRC4_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC4_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC4|macro|RSTCTL_SOFTRESET_STAT_SRC4
DECL|RSTCTL_SOFTRESET_STAT_SRC5_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC5_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC5|macro|RSTCTL_SOFTRESET_STAT_SRC5
DECL|RSTCTL_SOFTRESET_STAT_SRC6_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC6_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC6|macro|RSTCTL_SOFTRESET_STAT_SRC6
DECL|RSTCTL_SOFTRESET_STAT_SRC7_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC7_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC7|macro|RSTCTL_SOFTRESET_STAT_SRC7
DECL|RSTCTL_SOFTRESET_STAT_SRC8_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC8_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC8|macro|RSTCTL_SOFTRESET_STAT_SRC8
DECL|RSTCTL_SOFTRESET_STAT_SRC9_OFS|macro|RSTCTL_SOFTRESET_STAT_SRC9_OFS
DECL|RSTCTL_SOFTRESET_STAT_SRC9|macro|RSTCTL_SOFTRESET_STAT_SRC9
DECL|RSTCTL_Type|typedef|} RSTCTL_Type;
DECL|RSTCTL|macro|RSTCTL
DECL|RTC_C_ADOWDAY_DAYAE_OFS|macro|RTC_C_ADOWDAY_DAYAE_OFS
DECL|RTC_C_ADOWDAY_DAYAE|macro|RTC_C_ADOWDAY_DAYAE
DECL|RTC_C_ADOWDAY_DAY_HD_MASK|macro|RTC_C_ADOWDAY_DAY_HD_MASK
DECL|RTC_C_ADOWDAY_DAY_HD_OFS|macro|RTC_C_ADOWDAY_DAY_HD_OFS
DECL|RTC_C_ADOWDAY_DAY_LD_MASK|macro|RTC_C_ADOWDAY_DAY_LD_MASK
DECL|RTC_C_ADOWDAY_DAY_LD_OFS|macro|RTC_C_ADOWDAY_DAY_LD_OFS
DECL|RTC_C_ADOWDAY_DAY_MASK|macro|RTC_C_ADOWDAY_DAY_MASK
DECL|RTC_C_ADOWDAY_DAY_OFS|macro|RTC_C_ADOWDAY_DAY_OFS
DECL|RTC_C_ADOWDAY_DOWAE_OFS|macro|RTC_C_ADOWDAY_DOWAE_OFS
DECL|RTC_C_ADOWDAY_DOWAE|macro|RTC_C_ADOWDAY_DOWAE
DECL|RTC_C_ADOWDAY_DOW_MASK|macro|RTC_C_ADOWDAY_DOW_MASK
DECL|RTC_C_ADOWDAY_DOW_OFS|macro|RTC_C_ADOWDAY_DOW_OFS
DECL|RTC_C_AMINHR_HOURAE_OFS|macro|RTC_C_AMINHR_HOURAE_OFS
DECL|RTC_C_AMINHR_HOURAE|macro|RTC_C_AMINHR_HOURAE
DECL|RTC_C_AMINHR_HOUR_HD_MASK|macro|RTC_C_AMINHR_HOUR_HD_MASK
DECL|RTC_C_AMINHR_HOUR_HD_OFS|macro|RTC_C_AMINHR_HOUR_HD_OFS
DECL|RTC_C_AMINHR_HOUR_LD_MASK|macro|RTC_C_AMINHR_HOUR_LD_MASK
DECL|RTC_C_AMINHR_HOUR_LD_OFS|macro|RTC_C_AMINHR_HOUR_LD_OFS
DECL|RTC_C_AMINHR_HOUR_MASK|macro|RTC_C_AMINHR_HOUR_MASK
DECL|RTC_C_AMINHR_HOUR_OFS|macro|RTC_C_AMINHR_HOUR_OFS
DECL|RTC_C_AMINHR_MINAE_OFS|macro|RTC_C_AMINHR_MINAE_OFS
DECL|RTC_C_AMINHR_MINAE|macro|RTC_C_AMINHR_MINAE
DECL|RTC_C_AMINHR_MIN_HD_MASK|macro|RTC_C_AMINHR_MIN_HD_MASK
DECL|RTC_C_AMINHR_MIN_HD_OFS|macro|RTC_C_AMINHR_MIN_HD_OFS
DECL|RTC_C_AMINHR_MIN_LD_MASK|macro|RTC_C_AMINHR_MIN_LD_MASK
DECL|RTC_C_AMINHR_MIN_LD_OFS|macro|RTC_C_AMINHR_MIN_LD_OFS
DECL|RTC_C_AMINHR_MIN_MASK|macro|RTC_C_AMINHR_MIN_MASK
DECL|RTC_C_AMINHR_MIN_OFS|macro|RTC_C_AMINHR_MIN_OFS
DECL|RTC_C_BASE|macro|RTC_C_BASE
DECL|RTC_C_BCD_BASE|macro|RTC_C_BCD_BASE
DECL|RTC_C_BCD_Type|typedef|} RTC_C_BCD_Type;
DECL|RTC_C_BCD|macro|RTC_C_BCD
DECL|RTC_C_CTL0_AIE_OFS|macro|RTC_C_CTL0_AIE_OFS
DECL|RTC_C_CTL0_AIE|macro|RTC_C_CTL0_AIE
DECL|RTC_C_CTL0_AIFG_OFS|macro|RTC_C_CTL0_AIFG_OFS
DECL|RTC_C_CTL0_AIFG|macro|RTC_C_CTL0_AIFG
DECL|RTC_C_CTL0_KEY_MASK|macro|RTC_C_CTL0_KEY_MASK
DECL|RTC_C_CTL0_KEY_OFS|macro|RTC_C_CTL0_KEY_OFS
DECL|RTC_C_CTL0_OFIE_OFS|macro|RTC_C_CTL0_OFIE_OFS
DECL|RTC_C_CTL0_OFIE|macro|RTC_C_CTL0_OFIE
DECL|RTC_C_CTL0_OFIFG_OFS|macro|RTC_C_CTL0_OFIFG_OFS
DECL|RTC_C_CTL0_OFIFG|macro|RTC_C_CTL0_OFIFG
DECL|RTC_C_CTL0_RDYIE_OFS|macro|RTC_C_CTL0_RDYIE_OFS
DECL|RTC_C_CTL0_RDYIE|macro|RTC_C_CTL0_RDYIE
DECL|RTC_C_CTL0_RDYIFG_OFS|macro|RTC_C_CTL0_RDYIFG_OFS
DECL|RTC_C_CTL0_RDYIFG|macro|RTC_C_CTL0_RDYIFG
DECL|RTC_C_CTL0_TEVIE_OFS|macro|RTC_C_CTL0_TEVIE_OFS
DECL|RTC_C_CTL0_TEVIE|macro|RTC_C_CTL0_TEVIE
DECL|RTC_C_CTL0_TEVIFG_OFS|macro|RTC_C_CTL0_TEVIFG_OFS
DECL|RTC_C_CTL0_TEVIFG|macro|RTC_C_CTL0_TEVIFG
DECL|RTC_C_CTL13_BCD_OFS|macro|RTC_C_CTL13_BCD_OFS
DECL|RTC_C_CTL13_BCD|macro|RTC_C_CTL13_BCD
DECL|RTC_C_CTL13_CALF0|macro|RTC_C_CTL13_CALF0
DECL|RTC_C_CTL13_CALF1|macro|RTC_C_CTL13_CALF1
DECL|RTC_C_CTL13_CALF_0|macro|RTC_C_CTL13_CALF_0
DECL|RTC_C_CTL13_CALF_1|macro|RTC_C_CTL13_CALF_1
DECL|RTC_C_CTL13_CALF_2|macro|RTC_C_CTL13_CALF_2
DECL|RTC_C_CTL13_CALF_3|macro|RTC_C_CTL13_CALF_3
DECL|RTC_C_CTL13_CALF_MASK|macro|RTC_C_CTL13_CALF_MASK
DECL|RTC_C_CTL13_CALF_OFS|macro|RTC_C_CTL13_CALF_OFS
DECL|RTC_C_CTL13_CALF__1|macro|RTC_C_CTL13_CALF__1
DECL|RTC_C_CTL13_CALF__256|macro|RTC_C_CTL13_CALF__256
DECL|RTC_C_CTL13_CALF__512|macro|RTC_C_CTL13_CALF__512
DECL|RTC_C_CTL13_CALF__NONE|macro|RTC_C_CTL13_CALF__NONE
DECL|RTC_C_CTL13_HOLD_OFS|macro|RTC_C_CTL13_HOLD_OFS
DECL|RTC_C_CTL13_HOLD|macro|RTC_C_CTL13_HOLD
DECL|RTC_C_CTL13_MODE_OFS|macro|RTC_C_CTL13_MODE_OFS
DECL|RTC_C_CTL13_MODE|macro|RTC_C_CTL13_MODE
DECL|RTC_C_CTL13_RDY_OFS|macro|RTC_C_CTL13_RDY_OFS
DECL|RTC_C_CTL13_RDY|macro|RTC_C_CTL13_RDY
DECL|RTC_C_CTL13_SSEL0|macro|RTC_C_CTL13_SSEL0
DECL|RTC_C_CTL13_SSEL1|macro|RTC_C_CTL13_SSEL1
DECL|RTC_C_CTL13_SSEL_0|macro|RTC_C_CTL13_SSEL_0
DECL|RTC_C_CTL13_SSEL_MASK|macro|RTC_C_CTL13_SSEL_MASK
DECL|RTC_C_CTL13_SSEL_OFS|macro|RTC_C_CTL13_SSEL_OFS
DECL|RTC_C_CTL13_SSEL__BCLK|macro|RTC_C_CTL13_SSEL__BCLK
DECL|RTC_C_CTL13_TEV0|macro|RTC_C_CTL13_TEV0
DECL|RTC_C_CTL13_TEV1|macro|RTC_C_CTL13_TEV1
DECL|RTC_C_CTL13_TEV_0|macro|RTC_C_CTL13_TEV_0
DECL|RTC_C_CTL13_TEV_1|macro|RTC_C_CTL13_TEV_1
DECL|RTC_C_CTL13_TEV_2|macro|RTC_C_CTL13_TEV_2
DECL|RTC_C_CTL13_TEV_3|macro|RTC_C_CTL13_TEV_3
DECL|RTC_C_CTL13_TEV_MASK|macro|RTC_C_CTL13_TEV_MASK
DECL|RTC_C_CTL13_TEV_OFS|macro|RTC_C_CTL13_TEV_OFS
DECL|RTC_C_DATE_DAY_HD_MASK|macro|RTC_C_DATE_DAY_HD_MASK
DECL|RTC_C_DATE_DAY_HD_OFS|macro|RTC_C_DATE_DAY_HD_OFS
DECL|RTC_C_DATE_DAY_LD_MASK|macro|RTC_C_DATE_DAY_LD_MASK
DECL|RTC_C_DATE_DAY_LD_OFS|macro|RTC_C_DATE_DAY_LD_OFS
DECL|RTC_C_DATE_DAY_MASK|macro|RTC_C_DATE_DAY_MASK
DECL|RTC_C_DATE_DAY_OFS|macro|RTC_C_DATE_DAY_OFS
DECL|RTC_C_DATE_MON_HD_OFS|macro|RTC_C_DATE_MON_HD_OFS
DECL|RTC_C_DATE_MON_HD|macro|RTC_C_DATE_MON_HD
DECL|RTC_C_DATE_MON_LD_MASK|macro|RTC_C_DATE_MON_LD_MASK
DECL|RTC_C_DATE_MON_LD_OFS|macro|RTC_C_DATE_MON_LD_OFS
DECL|RTC_C_DATE_MON_MASK|macro|RTC_C_DATE_MON_MASK
DECL|RTC_C_DATE_MON_OFS|macro|RTC_C_DATE_MON_OFS
DECL|RTC_C_IRQn|enumerator|RTC_C_IRQn = 29, /* 45 RTC_C Interrupt */
DECL|RTC_C_KEY_H|macro|RTC_C_KEY_H
DECL|RTC_C_KEY_VAL|macro|RTC_C_KEY_VAL
DECL|RTC_C_KEY|macro|RTC_C_KEY
DECL|RTC_C_OCAL_OCALS_OFS|macro|RTC_C_OCAL_OCALS_OFS
DECL|RTC_C_OCAL_OCALS|macro|RTC_C_OCAL_OCALS
DECL|RTC_C_OCAL_OCAL_MASK|macro|RTC_C_OCAL_OCAL_MASK
DECL|RTC_C_OCAL_OCAL_OFS|macro|RTC_C_OCAL_OCAL_OFS
DECL|RTC_C_PS0CTL_RT0IP0|macro|RTC_C_PS0CTL_RT0IP0
DECL|RTC_C_PS0CTL_RT0IP1|macro|RTC_C_PS0CTL_RT0IP1
DECL|RTC_C_PS0CTL_RT0IP2|macro|RTC_C_PS0CTL_RT0IP2
DECL|RTC_C_PS0CTL_RT0IP_0|macro|RTC_C_PS0CTL_RT0IP_0
DECL|RTC_C_PS0CTL_RT0IP_1|macro|RTC_C_PS0CTL_RT0IP_1
DECL|RTC_C_PS0CTL_RT0IP_2|macro|RTC_C_PS0CTL_RT0IP_2
DECL|RTC_C_PS0CTL_RT0IP_3|macro|RTC_C_PS0CTL_RT0IP_3
DECL|RTC_C_PS0CTL_RT0IP_4|macro|RTC_C_PS0CTL_RT0IP_4
DECL|RTC_C_PS0CTL_RT0IP_5|macro|RTC_C_PS0CTL_RT0IP_5
DECL|RTC_C_PS0CTL_RT0IP_6|macro|RTC_C_PS0CTL_RT0IP_6
DECL|RTC_C_PS0CTL_RT0IP_7|macro|RTC_C_PS0CTL_RT0IP_7
DECL|RTC_C_PS0CTL_RT0IP_MASK|macro|RTC_C_PS0CTL_RT0IP_MASK
DECL|RTC_C_PS0CTL_RT0IP_OFS|macro|RTC_C_PS0CTL_RT0IP_OFS
DECL|RTC_C_PS0CTL_RT0IP__128|macro|RTC_C_PS0CTL_RT0IP__128
DECL|RTC_C_PS0CTL_RT0IP__16|macro|RTC_C_PS0CTL_RT0IP__16
DECL|RTC_C_PS0CTL_RT0IP__256|macro|RTC_C_PS0CTL_RT0IP__256
DECL|RTC_C_PS0CTL_RT0IP__2|macro|RTC_C_PS0CTL_RT0IP__2
DECL|RTC_C_PS0CTL_RT0IP__32|macro|RTC_C_PS0CTL_RT0IP__32
DECL|RTC_C_PS0CTL_RT0IP__4|macro|RTC_C_PS0CTL_RT0IP__4
DECL|RTC_C_PS0CTL_RT0IP__64|macro|RTC_C_PS0CTL_RT0IP__64
DECL|RTC_C_PS0CTL_RT0IP__8|macro|RTC_C_PS0CTL_RT0IP__8
DECL|RTC_C_PS0CTL_RT0PSIE_OFS|macro|RTC_C_PS0CTL_RT0PSIE_OFS
DECL|RTC_C_PS0CTL_RT0PSIE|macro|RTC_C_PS0CTL_RT0PSIE
DECL|RTC_C_PS0CTL_RT0PSIFG_OFS|macro|RTC_C_PS0CTL_RT0PSIFG_OFS
DECL|RTC_C_PS0CTL_RT0PSIFG|macro|RTC_C_PS0CTL_RT0PSIFG
DECL|RTC_C_PS1CTL_RT1IP0|macro|RTC_C_PS1CTL_RT1IP0
DECL|RTC_C_PS1CTL_RT1IP1|macro|RTC_C_PS1CTL_RT1IP1
DECL|RTC_C_PS1CTL_RT1IP2|macro|RTC_C_PS1CTL_RT1IP2
DECL|RTC_C_PS1CTL_RT1IP_0|macro|RTC_C_PS1CTL_RT1IP_0
DECL|RTC_C_PS1CTL_RT1IP_1|macro|RTC_C_PS1CTL_RT1IP_1
DECL|RTC_C_PS1CTL_RT1IP_2|macro|RTC_C_PS1CTL_RT1IP_2
DECL|RTC_C_PS1CTL_RT1IP_3|macro|RTC_C_PS1CTL_RT1IP_3
DECL|RTC_C_PS1CTL_RT1IP_4|macro|RTC_C_PS1CTL_RT1IP_4
DECL|RTC_C_PS1CTL_RT1IP_5|macro|RTC_C_PS1CTL_RT1IP_5
DECL|RTC_C_PS1CTL_RT1IP_6|macro|RTC_C_PS1CTL_RT1IP_6
DECL|RTC_C_PS1CTL_RT1IP_7|macro|RTC_C_PS1CTL_RT1IP_7
DECL|RTC_C_PS1CTL_RT1IP_MASK|macro|RTC_C_PS1CTL_RT1IP_MASK
DECL|RTC_C_PS1CTL_RT1IP_OFS|macro|RTC_C_PS1CTL_RT1IP_OFS
DECL|RTC_C_PS1CTL_RT1IP__128|macro|RTC_C_PS1CTL_RT1IP__128
DECL|RTC_C_PS1CTL_RT1IP__16|macro|RTC_C_PS1CTL_RT1IP__16
DECL|RTC_C_PS1CTL_RT1IP__256|macro|RTC_C_PS1CTL_RT1IP__256
DECL|RTC_C_PS1CTL_RT1IP__2|macro|RTC_C_PS1CTL_RT1IP__2
DECL|RTC_C_PS1CTL_RT1IP__32|macro|RTC_C_PS1CTL_RT1IP__32
DECL|RTC_C_PS1CTL_RT1IP__4|macro|RTC_C_PS1CTL_RT1IP__4
DECL|RTC_C_PS1CTL_RT1IP__64|macro|RTC_C_PS1CTL_RT1IP__64
DECL|RTC_C_PS1CTL_RT1IP__8|macro|RTC_C_PS1CTL_RT1IP__8
DECL|RTC_C_PS1CTL_RT1PSIE_OFS|macro|RTC_C_PS1CTL_RT1PSIE_OFS
DECL|RTC_C_PS1CTL_RT1PSIE|macro|RTC_C_PS1CTL_RT1PSIE
DECL|RTC_C_PS1CTL_RT1PSIFG_OFS|macro|RTC_C_PS1CTL_RT1PSIFG_OFS
DECL|RTC_C_PS1CTL_RT1PSIFG|macro|RTC_C_PS1CTL_RT1PSIFG
DECL|RTC_C_PS_RT0PS_MASK|macro|RTC_C_PS_RT0PS_MASK
DECL|RTC_C_PS_RT0PS_OFS|macro|RTC_C_PS_RT0PS_OFS
DECL|RTC_C_PS_RT1PS_MASK|macro|RTC_C_PS_RT1PS_MASK
DECL|RTC_C_PS_RT1PS_OFS|macro|RTC_C_PS_RT1PS_OFS
DECL|RTC_C_TCMP_TCMPS_OFS|macro|RTC_C_TCMP_TCMPS_OFS
DECL|RTC_C_TCMP_TCMPS|macro|RTC_C_TCMP_TCMPS
DECL|RTC_C_TCMP_TCMPX_MASK|macro|RTC_C_TCMP_TCMPX_MASK
DECL|RTC_C_TCMP_TCMPX_OFS|macro|RTC_C_TCMP_TCMPX_OFS
DECL|RTC_C_TCMP_TCOK_OFS|macro|RTC_C_TCMP_TCOK_OFS
DECL|RTC_C_TCMP_TCOK|macro|RTC_C_TCMP_TCOK
DECL|RTC_C_TCMP_TCRDY_OFS|macro|RTC_C_TCMP_TCRDY_OFS
DECL|RTC_C_TCMP_TCRDY|macro|RTC_C_TCMP_TCRDY
DECL|RTC_C_TIM0_MIN_HD_MASK|macro|RTC_C_TIM0_MIN_HD_MASK
DECL|RTC_C_TIM0_MIN_HD_OFS|macro|RTC_C_TIM0_MIN_HD_OFS
DECL|RTC_C_TIM0_MIN_LD_MASK|macro|RTC_C_TIM0_MIN_LD_MASK
DECL|RTC_C_TIM0_MIN_LD_OFS|macro|RTC_C_TIM0_MIN_LD_OFS
DECL|RTC_C_TIM0_MIN_MASK|macro|RTC_C_TIM0_MIN_MASK
DECL|RTC_C_TIM0_MIN_OFS|macro|RTC_C_TIM0_MIN_OFS
DECL|RTC_C_TIM0_SEC_HD_MASK|macro|RTC_C_TIM0_SEC_HD_MASK
DECL|RTC_C_TIM0_SEC_HD_OFS|macro|RTC_C_TIM0_SEC_HD_OFS
DECL|RTC_C_TIM0_SEC_LD_MASK|macro|RTC_C_TIM0_SEC_LD_MASK
DECL|RTC_C_TIM0_SEC_LD_OFS|macro|RTC_C_TIM0_SEC_LD_OFS
DECL|RTC_C_TIM0_SEC_MASK|macro|RTC_C_TIM0_SEC_MASK
DECL|RTC_C_TIM0_SEC_OFS|macro|RTC_C_TIM0_SEC_OFS
DECL|RTC_C_TIM1_DOW_MASK|macro|RTC_C_TIM1_DOW_MASK
DECL|RTC_C_TIM1_DOW_OFS|macro|RTC_C_TIM1_DOW_OFS
DECL|RTC_C_TIM1_HOUR_HD_MASK|macro|RTC_C_TIM1_HOUR_HD_MASK
DECL|RTC_C_TIM1_HOUR_HD_OFS|macro|RTC_C_TIM1_HOUR_HD_OFS
DECL|RTC_C_TIM1_HOUR_LD_MASK|macro|RTC_C_TIM1_HOUR_LD_MASK
DECL|RTC_C_TIM1_HOUR_LD_OFS|macro|RTC_C_TIM1_HOUR_LD_OFS
DECL|RTC_C_TIM1_HOUR_MASK|macro|RTC_C_TIM1_HOUR_MASK
DECL|RTC_C_TIM1_HOUR_OFS|macro|RTC_C_TIM1_HOUR_OFS
DECL|RTC_C_Type|typedef|} RTC_C_Type;
DECL|RTC_C_YEAR_CENT_HD_MASK|macro|RTC_C_YEAR_CENT_HD_MASK
DECL|RTC_C_YEAR_CENT_HD_OFS|macro|RTC_C_YEAR_CENT_HD_OFS
DECL|RTC_C_YEAR_CENT_LD_MASK|macro|RTC_C_YEAR_CENT_LD_MASK
DECL|RTC_C_YEAR_CENT_LD_OFS|macro|RTC_C_YEAR_CENT_LD_OFS
DECL|RTC_C_YEAR_DEC_MASK|macro|RTC_C_YEAR_DEC_MASK
DECL|RTC_C_YEAR_DEC_OFS|macro|RTC_C_YEAR_DEC_OFS
DECL|RTC_C_YEAR_YEAR_HB_MASK|macro|RTC_C_YEAR_YEAR_HB_MASK
DECL|RTC_C_YEAR_YEAR_HB_OFS|macro|RTC_C_YEAR_YEAR_HB_OFS
DECL|RTC_C_YEAR_YEAR_LB_MASK|macro|RTC_C_YEAR_YEAR_LB_MASK
DECL|RTC_C_YEAR_YEAR_LB_OFS|macro|RTC_C_YEAR_YEAR_LB_OFS
DECL|RTC_C_YEAR_YEAR_MASK|macro|RTC_C_YEAR_YEAR_MASK
DECL|RTC_C_YEAR_YEAR_OFS|macro|RTC_C_YEAR_YEAR_OFS
DECL|RTC_C|macro|RTC_C
DECL|RXBUF|member|__I uint16_t RXBUF; /*!< eUSCI_Ax Receive Buffer Register */
DECL|RXBUF|member|__I uint16_t RXBUF; /*!< eUSCI_Ax Receive Buffer Register */
DECL|RXBUF|member|__I uint16_t RXBUF; /*!< eUSCI_Bx Receive Buffer Register */
DECL|RXBUF|member|__I uint16_t RXBUF; /*!< eUSCI_Bx Receive Buffer Register */
DECL|R|member|__IO uint16_t R; /*!< TimerA register */
DECL|SCB_CFSR_BFARVALID_OFS|macro|SCB_CFSR_BFARVALID_OFS
DECL|SCB_CFSR_BFARVALID|macro|SCB_CFSR_BFARVALID
DECL|SCB_CFSR_DACCVIOL_OFS|macro|SCB_CFSR_DACCVIOL_OFS
DECL|SCB_CFSR_DACCVIOL|macro|SCB_CFSR_DACCVIOL
DECL|SCB_CFSR_DIVBYZERO_OFS|macro|SCB_CFSR_DIVBYZERO_OFS
DECL|SCB_CFSR_DIVBYZERO|macro|SCB_CFSR_DIVBYZERO
DECL|SCB_CFSR_IACCVIOL_OFS|macro|SCB_CFSR_IACCVIOL_OFS
DECL|SCB_CFSR_IACCVIOL|macro|SCB_CFSR_IACCVIOL
DECL|SCB_CFSR_IBUSERR_OFS|macro|SCB_CFSR_IBUSERR_OFS
DECL|SCB_CFSR_IBUSERR|macro|SCB_CFSR_IBUSERR
DECL|SCB_CFSR_IMPRECISERR_OFS|macro|SCB_CFSR_IMPRECISERR_OFS
DECL|SCB_CFSR_IMPRECISERR|macro|SCB_CFSR_IMPRECISERR
DECL|SCB_CFSR_INVPC_OFS|macro|SCB_CFSR_INVPC_OFS
DECL|SCB_CFSR_INVPC|macro|SCB_CFSR_INVPC
DECL|SCB_CFSR_INVSTATE_OFS|macro|SCB_CFSR_INVSTATE_OFS
DECL|SCB_CFSR_INVSTATE|macro|SCB_CFSR_INVSTATE
DECL|SCB_CFSR_LSPERR_OFS|macro|SCB_CFSR_LSPERR_OFS
DECL|SCB_CFSR_LSPERR|macro|SCB_CFSR_LSPERR
DECL|SCB_CFSR_MLSPERR_OFS|macro|SCB_CFSR_MLSPERR_OFS
DECL|SCB_CFSR_MLSPERR|macro|SCB_CFSR_MLSPERR
DECL|SCB_CFSR_MMARVALID_OFS|macro|SCB_CFSR_MMARVALID_OFS
DECL|SCB_CFSR_MMARVALID|macro|SCB_CFSR_MMARVALID
DECL|SCB_CFSR_MSTKERR_OFS|macro|SCB_CFSR_MSTKERR_OFS
DECL|SCB_CFSR_MSTKERR|macro|SCB_CFSR_MSTKERR
DECL|SCB_CFSR_MUNSTKERR_OFS|macro|SCB_CFSR_MUNSTKERR_OFS
DECL|SCB_CFSR_MUNSTKERR|macro|SCB_CFSR_MUNSTKERR
DECL|SCB_CFSR_NOCP_OFS|macro|SCB_CFSR_NOCP_OFS
DECL|SCB_CFSR_NOCP|macro|SCB_CFSR_NOCP
DECL|SCB_CFSR_PRECISERR_OFS|macro|SCB_CFSR_PRECISERR_OFS
DECL|SCB_CFSR_PRECISERR|macro|SCB_CFSR_PRECISERR
DECL|SCB_CFSR_STKERR_OFS|macro|SCB_CFSR_STKERR_OFS
DECL|SCB_CFSR_STKERR|macro|SCB_CFSR_STKERR
DECL|SCB_CFSR_UNALIGNED_OFS|macro|SCB_CFSR_UNALIGNED_OFS
DECL|SCB_CFSR_UNALIGNED|macro|SCB_CFSR_UNALIGNED
DECL|SCB_CFSR_UNDEFINSTR_OFS|macro|SCB_CFSR_UNDEFINSTR_OFS
DECL|SCB_CFSR_UNDEFINSTR|macro|SCB_CFSR_UNDEFINSTR
DECL|SCB_CFSR_UNSTKERR_OFS|macro|SCB_CFSR_UNSTKERR_OFS
DECL|SCB_CFSR_UNSTKERR|macro|SCB_CFSR_UNSTKERR
DECL|SCB_CPACR_CP10_MASK|macro|SCB_CPACR_CP10_MASK
DECL|SCB_CPACR_CP10_OFS|macro|SCB_CPACR_CP10_OFS
DECL|SCB_CPACR_CP11_MASK|macro|SCB_CPACR_CP11_MASK
DECL|SCB_CPACR_CP11_OFS|macro|SCB_CPACR_CP11_OFS
DECL|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL0|macro|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL0
DECL|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL1|macro|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL1
DECL|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL2|macro|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL2
DECL|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL3|macro|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL3
DECL|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL_0|macro|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL_0
DECL|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL_1|macro|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL_1
DECL|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL_MASK|macro|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL_MASK
DECL|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL_OFS|macro|SCB_DFR0_MICROCONTROLLER_DEBUG_MODEL_OFS
DECL|SCB_ISAR0_BITCOUNT_INSTRS0|macro|SCB_ISAR0_BITCOUNT_INSTRS0
DECL|SCB_ISAR0_BITCOUNT_INSTRS1|macro|SCB_ISAR0_BITCOUNT_INSTRS1
DECL|SCB_ISAR0_BITCOUNT_INSTRS2|macro|SCB_ISAR0_BITCOUNT_INSTRS2
DECL|SCB_ISAR0_BITCOUNT_INSTRS3|macro|SCB_ISAR0_BITCOUNT_INSTRS3
DECL|SCB_ISAR0_BITCOUNT_INSTRS_0|macro|SCB_ISAR0_BITCOUNT_INSTRS_0
DECL|SCB_ISAR0_BITCOUNT_INSTRS_1|macro|SCB_ISAR0_BITCOUNT_INSTRS_1
DECL|SCB_ISAR0_BITCOUNT_INSTRS_MASK|macro|SCB_ISAR0_BITCOUNT_INSTRS_MASK
DECL|SCB_ISAR0_BITCOUNT_INSTRS_OFS|macro|SCB_ISAR0_BITCOUNT_INSTRS_OFS
DECL|SCB_ISAR0_BITFIELD_INSTRS0|macro|SCB_ISAR0_BITFIELD_INSTRS0
DECL|SCB_ISAR0_BITFIELD_INSTRS1|macro|SCB_ISAR0_BITFIELD_INSTRS1
DECL|SCB_ISAR0_BITFIELD_INSTRS2|macro|SCB_ISAR0_BITFIELD_INSTRS2
DECL|SCB_ISAR0_BITFIELD_INSTRS3|macro|SCB_ISAR0_BITFIELD_INSTRS3
DECL|SCB_ISAR0_BITFIELD_INSTRS_0|macro|SCB_ISAR0_BITFIELD_INSTRS_0
DECL|SCB_ISAR0_BITFIELD_INSTRS_1|macro|SCB_ISAR0_BITFIELD_INSTRS_1
DECL|SCB_ISAR0_BITFIELD_INSTRS_MASK|macro|SCB_ISAR0_BITFIELD_INSTRS_MASK
DECL|SCB_ISAR0_BITFIELD_INSTRS_OFS|macro|SCB_ISAR0_BITFIELD_INSTRS_OFS
DECL|SCB_ISAR0_CMPBRANCH_INSTRS0|macro|SCB_ISAR0_CMPBRANCH_INSTRS0
DECL|SCB_ISAR0_CMPBRANCH_INSTRS1|macro|SCB_ISAR0_CMPBRANCH_INSTRS1
DECL|SCB_ISAR0_CMPBRANCH_INSTRS2|macro|SCB_ISAR0_CMPBRANCH_INSTRS2
DECL|SCB_ISAR0_CMPBRANCH_INSTRS3|macro|SCB_ISAR0_CMPBRANCH_INSTRS3
DECL|SCB_ISAR0_CMPBRANCH_INSTRS_0|macro|SCB_ISAR0_CMPBRANCH_INSTRS_0
DECL|SCB_ISAR0_CMPBRANCH_INSTRS_1|macro|SCB_ISAR0_CMPBRANCH_INSTRS_1
DECL|SCB_ISAR0_CMPBRANCH_INSTRS_MASK|macro|SCB_ISAR0_CMPBRANCH_INSTRS_MASK
DECL|SCB_ISAR0_CMPBRANCH_INSTRS_OFS|macro|SCB_ISAR0_CMPBRANCH_INSTRS_OFS
DECL|SCB_ISAR0_COPROC_INSTRS0|macro|SCB_ISAR0_COPROC_INSTRS0
DECL|SCB_ISAR0_COPROC_INSTRS1|macro|SCB_ISAR0_COPROC_INSTRS1
DECL|SCB_ISAR0_COPROC_INSTRS2|macro|SCB_ISAR0_COPROC_INSTRS2
DECL|SCB_ISAR0_COPROC_INSTRS3|macro|SCB_ISAR0_COPROC_INSTRS3
DECL|SCB_ISAR0_COPROC_INSTRS_0|macro|SCB_ISAR0_COPROC_INSTRS_0
DECL|SCB_ISAR0_COPROC_INSTRS_1|macro|SCB_ISAR0_COPROC_INSTRS_1
DECL|SCB_ISAR0_COPROC_INSTRS_2|macro|SCB_ISAR0_COPROC_INSTRS_2
DECL|SCB_ISAR0_COPROC_INSTRS_3|macro|SCB_ISAR0_COPROC_INSTRS_3
DECL|SCB_ISAR0_COPROC_INSTRS_4|macro|SCB_ISAR0_COPROC_INSTRS_4
DECL|SCB_ISAR0_COPROC_INSTRS_MASK|macro|SCB_ISAR0_COPROC_INSTRS_MASK
DECL|SCB_ISAR0_COPROC_INSTRS_OFS|macro|SCB_ISAR0_COPROC_INSTRS_OFS
DECL|SCB_ISAR0_DEBUG_INSTRS0|macro|SCB_ISAR0_DEBUG_INSTRS0
DECL|SCB_ISAR0_DEBUG_INSTRS1|macro|SCB_ISAR0_DEBUG_INSTRS1
DECL|SCB_ISAR0_DEBUG_INSTRS2|macro|SCB_ISAR0_DEBUG_INSTRS2
DECL|SCB_ISAR0_DEBUG_INSTRS3|macro|SCB_ISAR0_DEBUG_INSTRS3
DECL|SCB_ISAR0_DEBUG_INSTRS_0|macro|SCB_ISAR0_DEBUG_INSTRS_0
DECL|SCB_ISAR0_DEBUG_INSTRS_1|macro|SCB_ISAR0_DEBUG_INSTRS_1
DECL|SCB_ISAR0_DEBUG_INSTRS_MASK|macro|SCB_ISAR0_DEBUG_INSTRS_MASK
DECL|SCB_ISAR0_DEBUG_INSTRS_OFS|macro|SCB_ISAR0_DEBUG_INSTRS_OFS
DECL|SCB_ISAR0_DIVIDE_INSTRS0|macro|SCB_ISAR0_DIVIDE_INSTRS0
DECL|SCB_ISAR0_DIVIDE_INSTRS1|macro|SCB_ISAR0_DIVIDE_INSTRS1
DECL|SCB_ISAR0_DIVIDE_INSTRS2|macro|SCB_ISAR0_DIVIDE_INSTRS2
DECL|SCB_ISAR0_DIVIDE_INSTRS3|macro|SCB_ISAR0_DIVIDE_INSTRS3
DECL|SCB_ISAR0_DIVIDE_INSTRS_0|macro|SCB_ISAR0_DIVIDE_INSTRS_0
DECL|SCB_ISAR0_DIVIDE_INSTRS_1|macro|SCB_ISAR0_DIVIDE_INSTRS_1
DECL|SCB_ISAR0_DIVIDE_INSTRS_MASK|macro|SCB_ISAR0_DIVIDE_INSTRS_MASK
DECL|SCB_ISAR0_DIVIDE_INSTRS_OFS|macro|SCB_ISAR0_DIVIDE_INSTRS_OFS
DECL|SCB_ISAR1_ETEND_INSRS0|macro|SCB_ISAR1_ETEND_INSRS0
DECL|SCB_ISAR1_ETEND_INSRS1|macro|SCB_ISAR1_ETEND_INSRS1
DECL|SCB_ISAR1_ETEND_INSRS2|macro|SCB_ISAR1_ETEND_INSRS2
DECL|SCB_ISAR1_ETEND_INSRS3|macro|SCB_ISAR1_ETEND_INSRS3
DECL|SCB_ISAR1_ETEND_INSRS_0|macro|SCB_ISAR1_ETEND_INSRS_0
DECL|SCB_ISAR1_ETEND_INSRS_1|macro|SCB_ISAR1_ETEND_INSRS_1
DECL|SCB_ISAR1_ETEND_INSRS_2|macro|SCB_ISAR1_ETEND_INSRS_2
DECL|SCB_ISAR1_ETEND_INSRS_MASK|macro|SCB_ISAR1_ETEND_INSRS_MASK
DECL|SCB_ISAR1_ETEND_INSRS_OFS|macro|SCB_ISAR1_ETEND_INSRS_OFS
DECL|SCB_ISAR1_IFTHEN_INSTRS0|macro|SCB_ISAR1_IFTHEN_INSTRS0
DECL|SCB_ISAR1_IFTHEN_INSTRS1|macro|SCB_ISAR1_IFTHEN_INSTRS1
DECL|SCB_ISAR1_IFTHEN_INSTRS2|macro|SCB_ISAR1_IFTHEN_INSTRS2
DECL|SCB_ISAR1_IFTHEN_INSTRS3|macro|SCB_ISAR1_IFTHEN_INSTRS3
DECL|SCB_ISAR1_IFTHEN_INSTRS_0|macro|SCB_ISAR1_IFTHEN_INSTRS_0
DECL|SCB_ISAR1_IFTHEN_INSTRS_1|macro|SCB_ISAR1_IFTHEN_INSTRS_1
DECL|SCB_ISAR1_IFTHEN_INSTRS_MASK|macro|SCB_ISAR1_IFTHEN_INSTRS_MASK
DECL|SCB_ISAR1_IFTHEN_INSTRS_OFS|macro|SCB_ISAR1_IFTHEN_INSTRS_OFS
DECL|SCB_ISAR1_IMMEDIATE_INSTRS0|macro|SCB_ISAR1_IMMEDIATE_INSTRS0
DECL|SCB_ISAR1_IMMEDIATE_INSTRS1|macro|SCB_ISAR1_IMMEDIATE_INSTRS1
DECL|SCB_ISAR1_IMMEDIATE_INSTRS2|macro|SCB_ISAR1_IMMEDIATE_INSTRS2
DECL|SCB_ISAR1_IMMEDIATE_INSTRS3|macro|SCB_ISAR1_IMMEDIATE_INSTRS3
DECL|SCB_ISAR1_IMMEDIATE_INSTRS_0|macro|SCB_ISAR1_IMMEDIATE_INSTRS_0
DECL|SCB_ISAR1_IMMEDIATE_INSTRS_1|macro|SCB_ISAR1_IMMEDIATE_INSTRS_1
DECL|SCB_ISAR1_IMMEDIATE_INSTRS_MASK|macro|SCB_ISAR1_IMMEDIATE_INSTRS_MASK
DECL|SCB_ISAR1_IMMEDIATE_INSTRS_OFS|macro|SCB_ISAR1_IMMEDIATE_INSTRS_OFS
DECL|SCB_ISAR1_INTERWORK_INSTRS0|macro|SCB_ISAR1_INTERWORK_INSTRS0
DECL|SCB_ISAR1_INTERWORK_INSTRS1|macro|SCB_ISAR1_INTERWORK_INSTRS1
DECL|SCB_ISAR1_INTERWORK_INSTRS2|macro|SCB_ISAR1_INTERWORK_INSTRS2
DECL|SCB_ISAR1_INTERWORK_INSTRS3|macro|SCB_ISAR1_INTERWORK_INSTRS3
DECL|SCB_ISAR1_INTERWORK_INSTRS_0|macro|SCB_ISAR1_INTERWORK_INSTRS_0
DECL|SCB_ISAR1_INTERWORK_INSTRS_1|macro|SCB_ISAR1_INTERWORK_INSTRS_1
DECL|SCB_ISAR1_INTERWORK_INSTRS_2|macro|SCB_ISAR1_INTERWORK_INSTRS_2
DECL|SCB_ISAR1_INTERWORK_INSTRS_3|macro|SCB_ISAR1_INTERWORK_INSTRS_3
DECL|SCB_ISAR1_INTERWORK_INSTRS_MASK|macro|SCB_ISAR1_INTERWORK_INSTRS_MASK
DECL|SCB_ISAR1_INTERWORK_INSTRS_OFS|macro|SCB_ISAR1_INTERWORK_INSTRS_OFS
DECL|SCB_ISAR2_LOADSTORE_INSTRS0|macro|SCB_ISAR2_LOADSTORE_INSTRS0
DECL|SCB_ISAR2_LOADSTORE_INSTRS1|macro|SCB_ISAR2_LOADSTORE_INSTRS1
DECL|SCB_ISAR2_LOADSTORE_INSTRS2|macro|SCB_ISAR2_LOADSTORE_INSTRS2
DECL|SCB_ISAR2_LOADSTORE_INSTRS3|macro|SCB_ISAR2_LOADSTORE_INSTRS3
DECL|SCB_ISAR2_LOADSTORE_INSTRS_0|macro|SCB_ISAR2_LOADSTORE_INSTRS_0
DECL|SCB_ISAR2_LOADSTORE_INSTRS_1|macro|SCB_ISAR2_LOADSTORE_INSTRS_1
DECL|SCB_ISAR2_LOADSTORE_INSTRS_MASK|macro|SCB_ISAR2_LOADSTORE_INSTRS_MASK
DECL|SCB_ISAR2_LOADSTORE_INSTRS_OFS|macro|SCB_ISAR2_LOADSTORE_INSTRS_OFS
DECL|SCB_ISAR2_MEMHINT_INSTRS0|macro|SCB_ISAR2_MEMHINT_INSTRS0
DECL|SCB_ISAR2_MEMHINT_INSTRS1|macro|SCB_ISAR2_MEMHINT_INSTRS1
DECL|SCB_ISAR2_MEMHINT_INSTRS2|macro|SCB_ISAR2_MEMHINT_INSTRS2
DECL|SCB_ISAR2_MEMHINT_INSTRS3|macro|SCB_ISAR2_MEMHINT_INSTRS3
DECL|SCB_ISAR2_MEMHINT_INSTRS_0|macro|SCB_ISAR2_MEMHINT_INSTRS_0
DECL|SCB_ISAR2_MEMHINT_INSTRS_1|macro|SCB_ISAR2_MEMHINT_INSTRS_1
DECL|SCB_ISAR2_MEMHINT_INSTRS_2|macro|SCB_ISAR2_MEMHINT_INSTRS_2
DECL|SCB_ISAR2_MEMHINT_INSTRS_3|macro|SCB_ISAR2_MEMHINT_INSTRS_3
DECL|SCB_ISAR2_MEMHINT_INSTRS_MASK|macro|SCB_ISAR2_MEMHINT_INSTRS_MASK
DECL|SCB_ISAR2_MEMHINT_INSTRS_OFS|macro|SCB_ISAR2_MEMHINT_INSTRS_OFS
DECL|SCB_ISAR2_MULTIACCESSINT_INSTRS0|macro|SCB_ISAR2_MULTIACCESSINT_INSTRS0
DECL|SCB_ISAR2_MULTIACCESSINT_INSTRS1|macro|SCB_ISAR2_MULTIACCESSINT_INSTRS1
DECL|SCB_ISAR2_MULTIACCESSINT_INSTRS2|macro|SCB_ISAR2_MULTIACCESSINT_INSTRS2
DECL|SCB_ISAR2_MULTIACCESSINT_INSTRS3|macro|SCB_ISAR2_MULTIACCESSINT_INSTRS3
DECL|SCB_ISAR2_MULTIACCESSINT_INSTRS_0|macro|SCB_ISAR2_MULTIACCESSINT_INSTRS_0
DECL|SCB_ISAR2_MULTIACCESSINT_INSTRS_1|macro|SCB_ISAR2_MULTIACCESSINT_INSTRS_1
DECL|SCB_ISAR2_MULTIACCESSINT_INSTRS_2|macro|SCB_ISAR2_MULTIACCESSINT_INSTRS_2
DECL|SCB_ISAR2_MULTIACCESSINT_INSTRS_MASK|macro|SCB_ISAR2_MULTIACCESSINT_INSTRS_MASK
DECL|SCB_ISAR2_MULTIACCESSINT_INSTRS_OFS|macro|SCB_ISAR2_MULTIACCESSINT_INSTRS_OFS
DECL|SCB_ISAR2_MULTS_INSTRS0|macro|SCB_ISAR2_MULTS_INSTRS0
DECL|SCB_ISAR2_MULTS_INSTRS1|macro|SCB_ISAR2_MULTS_INSTRS1
DECL|SCB_ISAR2_MULTS_INSTRS2|macro|SCB_ISAR2_MULTS_INSTRS2
DECL|SCB_ISAR2_MULTS_INSTRS3|macro|SCB_ISAR2_MULTS_INSTRS3
DECL|SCB_ISAR2_MULTS_INSTRS_0|macro|SCB_ISAR2_MULTS_INSTRS_0
DECL|SCB_ISAR2_MULTS_INSTRS_1|macro|SCB_ISAR2_MULTS_INSTRS_1
DECL|SCB_ISAR2_MULTS_INSTRS_2|macro|SCB_ISAR2_MULTS_INSTRS_2
DECL|SCB_ISAR2_MULTS_INSTRS_3|macro|SCB_ISAR2_MULTS_INSTRS_3
DECL|SCB_ISAR2_MULTS_INSTRS_MASK|macro|SCB_ISAR2_MULTS_INSTRS_MASK
DECL|SCB_ISAR2_MULTS_INSTRS_OFS|macro|SCB_ISAR2_MULTS_INSTRS_OFS
DECL|SCB_ISAR2_MULTU_INSTRS0|macro|SCB_ISAR2_MULTU_INSTRS0
DECL|SCB_ISAR2_MULTU_INSTRS1|macro|SCB_ISAR2_MULTU_INSTRS1
DECL|SCB_ISAR2_MULTU_INSTRS2|macro|SCB_ISAR2_MULTU_INSTRS2
DECL|SCB_ISAR2_MULTU_INSTRS3|macro|SCB_ISAR2_MULTU_INSTRS3
DECL|SCB_ISAR2_MULTU_INSTRS_0|macro|SCB_ISAR2_MULTU_INSTRS_0
DECL|SCB_ISAR2_MULTU_INSTRS_1|macro|SCB_ISAR2_MULTU_INSTRS_1
DECL|SCB_ISAR2_MULTU_INSTRS_2|macro|SCB_ISAR2_MULTU_INSTRS_2
DECL|SCB_ISAR2_MULTU_INSTRS_MASK|macro|SCB_ISAR2_MULTU_INSTRS_MASK
DECL|SCB_ISAR2_MULTU_INSTRS_OFS|macro|SCB_ISAR2_MULTU_INSTRS_OFS
DECL|SCB_ISAR2_MULT_INSTRS0|macro|SCB_ISAR2_MULT_INSTRS0
DECL|SCB_ISAR2_MULT_INSTRS1|macro|SCB_ISAR2_MULT_INSTRS1
DECL|SCB_ISAR2_MULT_INSTRS2|macro|SCB_ISAR2_MULT_INSTRS2
DECL|SCB_ISAR2_MULT_INSTRS3|macro|SCB_ISAR2_MULT_INSTRS3
DECL|SCB_ISAR2_MULT_INSTRS_0|macro|SCB_ISAR2_MULT_INSTRS_0
DECL|SCB_ISAR2_MULT_INSTRS_1|macro|SCB_ISAR2_MULT_INSTRS_1
DECL|SCB_ISAR2_MULT_INSTRS_2|macro|SCB_ISAR2_MULT_INSTRS_2
DECL|SCB_ISAR2_MULT_INSTRS_MASK|macro|SCB_ISAR2_MULT_INSTRS_MASK
DECL|SCB_ISAR2_MULT_INSTRS_OFS|macro|SCB_ISAR2_MULT_INSTRS_OFS
DECL|SCB_ISAR2_REVERSAL_INSTRS0|macro|SCB_ISAR2_REVERSAL_INSTRS0
DECL|SCB_ISAR2_REVERSAL_INSTRS1|macro|SCB_ISAR2_REVERSAL_INSTRS1
DECL|SCB_ISAR2_REVERSAL_INSTRS2|macro|SCB_ISAR2_REVERSAL_INSTRS2
DECL|SCB_ISAR2_REVERSAL_INSTRS3|macro|SCB_ISAR2_REVERSAL_INSTRS3
DECL|SCB_ISAR2_REVERSAL_INSTRS_0|macro|SCB_ISAR2_REVERSAL_INSTRS_0
DECL|SCB_ISAR2_REVERSAL_INSTRS_1|macro|SCB_ISAR2_REVERSAL_INSTRS_1
DECL|SCB_ISAR2_REVERSAL_INSTRS_2|macro|SCB_ISAR2_REVERSAL_INSTRS_2
DECL|SCB_ISAR2_REVERSAL_INSTRS_MASK|macro|SCB_ISAR2_REVERSAL_INSTRS_MASK
DECL|SCB_ISAR2_REVERSAL_INSTRS_OFS|macro|SCB_ISAR2_REVERSAL_INSTRS_OFS
DECL|SCB_ISAR3_SATRUATE_INSTRS0|macro|SCB_ISAR3_SATRUATE_INSTRS0
DECL|SCB_ISAR3_SATRUATE_INSTRS1|macro|SCB_ISAR3_SATRUATE_INSTRS1
DECL|SCB_ISAR3_SATRUATE_INSTRS2|macro|SCB_ISAR3_SATRUATE_INSTRS2
DECL|SCB_ISAR3_SATRUATE_INSTRS3|macro|SCB_ISAR3_SATRUATE_INSTRS3
DECL|SCB_ISAR3_SATRUATE_INSTRS_0|macro|SCB_ISAR3_SATRUATE_INSTRS_0
DECL|SCB_ISAR3_SATRUATE_INSTRS_1|macro|SCB_ISAR3_SATRUATE_INSTRS_1
DECL|SCB_ISAR3_SATRUATE_INSTRS_MASK|macro|SCB_ISAR3_SATRUATE_INSTRS_MASK
DECL|SCB_ISAR3_SATRUATE_INSTRS_OFS|macro|SCB_ISAR3_SATRUATE_INSTRS_OFS
DECL|SCB_ISAR3_SIMD_INSTRS0|macro|SCB_ISAR3_SIMD_INSTRS0
DECL|SCB_ISAR3_SIMD_INSTRS1|macro|SCB_ISAR3_SIMD_INSTRS1
DECL|SCB_ISAR3_SIMD_INSTRS2|macro|SCB_ISAR3_SIMD_INSTRS2
DECL|SCB_ISAR3_SIMD_INSTRS3|macro|SCB_ISAR3_SIMD_INSTRS3
DECL|SCB_ISAR3_SIMD_INSTRS_0|macro|SCB_ISAR3_SIMD_INSTRS_0
DECL|SCB_ISAR3_SIMD_INSTRS_1|macro|SCB_ISAR3_SIMD_INSTRS_1
DECL|SCB_ISAR3_SIMD_INSTRS_3|macro|SCB_ISAR3_SIMD_INSTRS_3
DECL|SCB_ISAR3_SIMD_INSTRS_MASK|macro|SCB_ISAR3_SIMD_INSTRS_MASK
DECL|SCB_ISAR3_SIMD_INSTRS_OFS|macro|SCB_ISAR3_SIMD_INSTRS_OFS
DECL|SCB_ISAR3_SVC_INSTRS0|macro|SCB_ISAR3_SVC_INSTRS0
DECL|SCB_ISAR3_SVC_INSTRS1|macro|SCB_ISAR3_SVC_INSTRS1
DECL|SCB_ISAR3_SVC_INSTRS2|macro|SCB_ISAR3_SVC_INSTRS2
DECL|SCB_ISAR3_SVC_INSTRS3|macro|SCB_ISAR3_SVC_INSTRS3
DECL|SCB_ISAR3_SVC_INSTRS_0|macro|SCB_ISAR3_SVC_INSTRS_0
DECL|SCB_ISAR3_SVC_INSTRS_1|macro|SCB_ISAR3_SVC_INSTRS_1
DECL|SCB_ISAR3_SVC_INSTRS_MASK|macro|SCB_ISAR3_SVC_INSTRS_MASK
DECL|SCB_ISAR3_SVC_INSTRS_OFS|macro|SCB_ISAR3_SVC_INSTRS_OFS
DECL|SCB_ISAR3_SYNCPRIM_INSTRS0|macro|SCB_ISAR3_SYNCPRIM_INSTRS0
DECL|SCB_ISAR3_SYNCPRIM_INSTRS1|macro|SCB_ISAR3_SYNCPRIM_INSTRS1
DECL|SCB_ISAR3_SYNCPRIM_INSTRS2|macro|SCB_ISAR3_SYNCPRIM_INSTRS2
DECL|SCB_ISAR3_SYNCPRIM_INSTRS3|macro|SCB_ISAR3_SYNCPRIM_INSTRS3
DECL|SCB_ISAR3_SYNCPRIM_INSTRS_0|macro|SCB_ISAR3_SYNCPRIM_INSTRS_0
DECL|SCB_ISAR3_SYNCPRIM_INSTRS_1|macro|SCB_ISAR3_SYNCPRIM_INSTRS_1
DECL|SCB_ISAR3_SYNCPRIM_INSTRS_2|macro|SCB_ISAR3_SYNCPRIM_INSTRS_2
DECL|SCB_ISAR3_SYNCPRIM_INSTRS_MASK|macro|SCB_ISAR3_SYNCPRIM_INSTRS_MASK
DECL|SCB_ISAR3_SYNCPRIM_INSTRS_OFS|macro|SCB_ISAR3_SYNCPRIM_INSTRS_OFS
DECL|SCB_ISAR3_TABBRANCH_INSTRS0|macro|SCB_ISAR3_TABBRANCH_INSTRS0
DECL|SCB_ISAR3_TABBRANCH_INSTRS1|macro|SCB_ISAR3_TABBRANCH_INSTRS1
DECL|SCB_ISAR3_TABBRANCH_INSTRS2|macro|SCB_ISAR3_TABBRANCH_INSTRS2
DECL|SCB_ISAR3_TABBRANCH_INSTRS3|macro|SCB_ISAR3_TABBRANCH_INSTRS3
DECL|SCB_ISAR3_TABBRANCH_INSTRS_0|macro|SCB_ISAR3_TABBRANCH_INSTRS_0
DECL|SCB_ISAR3_TABBRANCH_INSTRS_1|macro|SCB_ISAR3_TABBRANCH_INSTRS_1
DECL|SCB_ISAR3_TABBRANCH_INSTRS_MASK|macro|SCB_ISAR3_TABBRANCH_INSTRS_MASK
DECL|SCB_ISAR3_TABBRANCH_INSTRS_OFS|macro|SCB_ISAR3_TABBRANCH_INSTRS_OFS
DECL|SCB_ISAR3_THUMBCOPY_INSTRS0|macro|SCB_ISAR3_THUMBCOPY_INSTRS0
DECL|SCB_ISAR3_THUMBCOPY_INSTRS1|macro|SCB_ISAR3_THUMBCOPY_INSTRS1
DECL|SCB_ISAR3_THUMBCOPY_INSTRS2|macro|SCB_ISAR3_THUMBCOPY_INSTRS2
DECL|SCB_ISAR3_THUMBCOPY_INSTRS3|macro|SCB_ISAR3_THUMBCOPY_INSTRS3
DECL|SCB_ISAR3_THUMBCOPY_INSTRS_0|macro|SCB_ISAR3_THUMBCOPY_INSTRS_0
DECL|SCB_ISAR3_THUMBCOPY_INSTRS_1|macro|SCB_ISAR3_THUMBCOPY_INSTRS_1
DECL|SCB_ISAR3_THUMBCOPY_INSTRS_MASK|macro|SCB_ISAR3_THUMBCOPY_INSTRS_MASK
DECL|SCB_ISAR3_THUMBCOPY_INSTRS_OFS|macro|SCB_ISAR3_THUMBCOPY_INSTRS_OFS
DECL|SCB_ISAR3_TRUENOP_INSTRS0|macro|SCB_ISAR3_TRUENOP_INSTRS0
DECL|SCB_ISAR3_TRUENOP_INSTRS1|macro|SCB_ISAR3_TRUENOP_INSTRS1
DECL|SCB_ISAR3_TRUENOP_INSTRS2|macro|SCB_ISAR3_TRUENOP_INSTRS2
DECL|SCB_ISAR3_TRUENOP_INSTRS3|macro|SCB_ISAR3_TRUENOP_INSTRS3
DECL|SCB_ISAR3_TRUENOP_INSTRS_0|macro|SCB_ISAR3_TRUENOP_INSTRS_0
DECL|SCB_ISAR3_TRUENOP_INSTRS_1|macro|SCB_ISAR3_TRUENOP_INSTRS_1
DECL|SCB_ISAR3_TRUENOP_INSTRS_MASK|macro|SCB_ISAR3_TRUENOP_INSTRS_MASK
DECL|SCB_ISAR3_TRUENOP_INSTRS_OFS|macro|SCB_ISAR3_TRUENOP_INSTRS_OFS
DECL|SCB_ISAR4_BARRIER_INSTRS0|macro|SCB_ISAR4_BARRIER_INSTRS0
DECL|SCB_ISAR4_BARRIER_INSTRS1|macro|SCB_ISAR4_BARRIER_INSTRS1
DECL|SCB_ISAR4_BARRIER_INSTRS2|macro|SCB_ISAR4_BARRIER_INSTRS2
DECL|SCB_ISAR4_BARRIER_INSTRS3|macro|SCB_ISAR4_BARRIER_INSTRS3
DECL|SCB_ISAR4_BARRIER_INSTRS_0|macro|SCB_ISAR4_BARRIER_INSTRS_0
DECL|SCB_ISAR4_BARRIER_INSTRS_1|macro|SCB_ISAR4_BARRIER_INSTRS_1
DECL|SCB_ISAR4_BARRIER_INSTRS_MASK|macro|SCB_ISAR4_BARRIER_INSTRS_MASK
DECL|SCB_ISAR4_BARRIER_INSTRS_OFS|macro|SCB_ISAR4_BARRIER_INSTRS_OFS
DECL|SCB_ISAR4_PSR_M_INSTRS0|macro|SCB_ISAR4_PSR_M_INSTRS0
DECL|SCB_ISAR4_PSR_M_INSTRS1|macro|SCB_ISAR4_PSR_M_INSTRS1
DECL|SCB_ISAR4_PSR_M_INSTRS2|macro|SCB_ISAR4_PSR_M_INSTRS2
DECL|SCB_ISAR4_PSR_M_INSTRS3|macro|SCB_ISAR4_PSR_M_INSTRS3
DECL|SCB_ISAR4_PSR_M_INSTRS_0|macro|SCB_ISAR4_PSR_M_INSTRS_0
DECL|SCB_ISAR4_PSR_M_INSTRS_1|macro|SCB_ISAR4_PSR_M_INSTRS_1
DECL|SCB_ISAR4_PSR_M_INSTRS_MASK|macro|SCB_ISAR4_PSR_M_INSTRS_MASK
DECL|SCB_ISAR4_PSR_M_INSTRS_OFS|macro|SCB_ISAR4_PSR_M_INSTRS_OFS
DECL|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC0|macro|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC0
DECL|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC1|macro|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC1
DECL|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC2|macro|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC2
DECL|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC3|macro|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC3
DECL|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC_0|macro|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC_0
DECL|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC_3|macro|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC_3
DECL|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC_MASK|macro|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC_MASK
DECL|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC_OFS|macro|SCB_ISAR4_SYNCPRIM_INSTRS_FRAC_OFS
DECL|SCB_ISAR4_UNPRIV_INSTRS0|macro|SCB_ISAR4_UNPRIV_INSTRS0
DECL|SCB_ISAR4_UNPRIV_INSTRS1|macro|SCB_ISAR4_UNPRIV_INSTRS1
DECL|SCB_ISAR4_UNPRIV_INSTRS2|macro|SCB_ISAR4_UNPRIV_INSTRS2
DECL|SCB_ISAR4_UNPRIV_INSTRS3|macro|SCB_ISAR4_UNPRIV_INSTRS3
DECL|SCB_ISAR4_UNPRIV_INSTRS_0|macro|SCB_ISAR4_UNPRIV_INSTRS_0
DECL|SCB_ISAR4_UNPRIV_INSTRS_1|macro|SCB_ISAR4_UNPRIV_INSTRS_1
DECL|SCB_ISAR4_UNPRIV_INSTRS_2|macro|SCB_ISAR4_UNPRIV_INSTRS_2
DECL|SCB_ISAR4_UNPRIV_INSTRS_MASK|macro|SCB_ISAR4_UNPRIV_INSTRS_MASK
DECL|SCB_ISAR4_UNPRIV_INSTRS_OFS|macro|SCB_ISAR4_UNPRIV_INSTRS_OFS
DECL|SCB_ISAR4_WITHSHIFTS_INSTRS0|macro|SCB_ISAR4_WITHSHIFTS_INSTRS0
DECL|SCB_ISAR4_WITHSHIFTS_INSTRS1|macro|SCB_ISAR4_WITHSHIFTS_INSTRS1
DECL|SCB_ISAR4_WITHSHIFTS_INSTRS2|macro|SCB_ISAR4_WITHSHIFTS_INSTRS2
DECL|SCB_ISAR4_WITHSHIFTS_INSTRS3|macro|SCB_ISAR4_WITHSHIFTS_INSTRS3
DECL|SCB_ISAR4_WITHSHIFTS_INSTRS_0|macro|SCB_ISAR4_WITHSHIFTS_INSTRS_0
DECL|SCB_ISAR4_WITHSHIFTS_INSTRS_1|macro|SCB_ISAR4_WITHSHIFTS_INSTRS_1
DECL|SCB_ISAR4_WITHSHIFTS_INSTRS_3|macro|SCB_ISAR4_WITHSHIFTS_INSTRS_3
DECL|SCB_ISAR4_WITHSHIFTS_INSTRS_4|macro|SCB_ISAR4_WITHSHIFTS_INSTRS_4
DECL|SCB_ISAR4_WITHSHIFTS_INSTRS_MASK|macro|SCB_ISAR4_WITHSHIFTS_INSTRS_MASK
DECL|SCB_ISAR4_WITHSHIFTS_INSTRS_OFS|macro|SCB_ISAR4_WITHSHIFTS_INSTRS_OFS
DECL|SCB_ISAR4_WRITEBACK_INSTRS0|macro|SCB_ISAR4_WRITEBACK_INSTRS0
DECL|SCB_ISAR4_WRITEBACK_INSTRS1|macro|SCB_ISAR4_WRITEBACK_INSTRS1
DECL|SCB_ISAR4_WRITEBACK_INSTRS2|macro|SCB_ISAR4_WRITEBACK_INSTRS2
DECL|SCB_ISAR4_WRITEBACK_INSTRS3|macro|SCB_ISAR4_WRITEBACK_INSTRS3
DECL|SCB_ISAR4_WRITEBACK_INSTRS_0|macro|SCB_ISAR4_WRITEBACK_INSTRS_0
DECL|SCB_ISAR4_WRITEBACK_INSTRS_1|macro|SCB_ISAR4_WRITEBACK_INSTRS_1
DECL|SCB_ISAR4_WRITEBACK_INSTRS_MASK|macro|SCB_ISAR4_WRITEBACK_INSTRS_MASK
DECL|SCB_ISAR4_WRITEBACK_INSTRS_OFS|macro|SCB_ISAR4_WRITEBACK_INSTRS_OFS
DECL|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT0|macro|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT0
DECL|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT1|macro|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT1
DECL|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT2|macro|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT2
DECL|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT3|macro|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT3
DECL|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT_0|macro|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT_0
DECL|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT_1|macro|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT_1
DECL|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT_MASK|macro|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT_MASK
DECL|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT_OFS|macro|SCB_MMFR0_AUILIARY_REGISTER_SUPPORT_OFS
DECL|SCB_MMFR0_CACHE_COHERENCE_SUPPORT0|macro|SCB_MMFR0_CACHE_COHERENCE_SUPPORT0
DECL|SCB_MMFR0_CACHE_COHERENCE_SUPPORT1|macro|SCB_MMFR0_CACHE_COHERENCE_SUPPORT1
DECL|SCB_MMFR0_CACHE_COHERENCE_SUPPORT2|macro|SCB_MMFR0_CACHE_COHERENCE_SUPPORT2
DECL|SCB_MMFR0_CACHE_COHERENCE_SUPPORT3|macro|SCB_MMFR0_CACHE_COHERENCE_SUPPORT3
DECL|SCB_MMFR0_CACHE_COHERENCE_SUPPORT_0|macro|SCB_MMFR0_CACHE_COHERENCE_SUPPORT_0
DECL|SCB_MMFR0_CACHE_COHERENCE_SUPPORT_1|macro|SCB_MMFR0_CACHE_COHERENCE_SUPPORT_1
DECL|SCB_MMFR0_CACHE_COHERENCE_SUPPORT_2|macro|SCB_MMFR0_CACHE_COHERENCE_SUPPORT_2
DECL|SCB_MMFR0_CACHE_COHERENCE_SUPPORT_3|macro|SCB_MMFR0_CACHE_COHERENCE_SUPPORT_3
DECL|SCB_MMFR0_CACHE_COHERENCE_SUPPORT_MASK|macro|SCB_MMFR0_CACHE_COHERENCE_SUPPORT_MASK
DECL|SCB_MMFR0_CACHE_COHERENCE_SUPPORT_OFS|macro|SCB_MMFR0_CACHE_COHERENCE_SUPPORT_OFS
DECL|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT0|macro|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT0
DECL|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT1|macro|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT1
DECL|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT2|macro|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT2
DECL|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT3|macro|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT3
DECL|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT_0|macro|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT_0
DECL|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT_1|macro|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT_1
DECL|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT_MASK|macro|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT_MASK
DECL|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT_OFS|macro|SCB_MMFR0_OUTER_NON_SHARABLE_SUPPORT_OFS
DECL|SCB_MMFR0_PMSA_SUPPORT0|macro|SCB_MMFR0_PMSA_SUPPORT0
DECL|SCB_MMFR0_PMSA_SUPPORT1|macro|SCB_MMFR0_PMSA_SUPPORT1
DECL|SCB_MMFR0_PMSA_SUPPORT2|macro|SCB_MMFR0_PMSA_SUPPORT2
DECL|SCB_MMFR0_PMSA_SUPPORT3|macro|SCB_MMFR0_PMSA_SUPPORT3
DECL|SCB_MMFR0_PMSA_SUPPORT_0|macro|SCB_MMFR0_PMSA_SUPPORT_0
DECL|SCB_MMFR0_PMSA_SUPPORT_1|macro|SCB_MMFR0_PMSA_SUPPORT_1
DECL|SCB_MMFR0_PMSA_SUPPORT_2|macro|SCB_MMFR0_PMSA_SUPPORT_2
DECL|SCB_MMFR0_PMSA_SUPPORT_3|macro|SCB_MMFR0_PMSA_SUPPORT_3
DECL|SCB_MMFR0_PMSA_SUPPORT_MASK|macro|SCB_MMFR0_PMSA_SUPPORT_MASK
DECL|SCB_MMFR0_PMSA_SUPPORT_OFS|macro|SCB_MMFR0_PMSA_SUPPORT_OFS
DECL|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING0|macro|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING0
DECL|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING1|macro|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING1
DECL|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING2|macro|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING2
DECL|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING3|macro|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING3
DECL|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING_0|macro|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING_0
DECL|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING_1|macro|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING_1
DECL|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING_MASK|macro|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING_MASK
DECL|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING_OFS|macro|SCB_MMFR2_WAIT_FOR_INTERRUPT_STALLING_OFS
DECL|SCB_PFR0_STATE00|macro|SCB_PFR0_STATE00
DECL|SCB_PFR0_STATE01|macro|SCB_PFR0_STATE01
DECL|SCB_PFR0_STATE02|macro|SCB_PFR0_STATE02
DECL|SCB_PFR0_STATE03|macro|SCB_PFR0_STATE03
DECL|SCB_PFR0_STATE0_0|macro|SCB_PFR0_STATE0_0
DECL|SCB_PFR0_STATE0_1|macro|SCB_PFR0_STATE0_1
DECL|SCB_PFR0_STATE0_MASK|macro|SCB_PFR0_STATE0_MASK
DECL|SCB_PFR0_STATE0_OFS|macro|SCB_PFR0_STATE0_OFS
DECL|SCB_PFR0_STATE10|macro|SCB_PFR0_STATE10
DECL|SCB_PFR0_STATE11|macro|SCB_PFR0_STATE11
DECL|SCB_PFR0_STATE12|macro|SCB_PFR0_STATE12
DECL|SCB_PFR0_STATE13|macro|SCB_PFR0_STATE13
DECL|SCB_PFR0_STATE1_0|macro|SCB_PFR0_STATE1_0
DECL|SCB_PFR0_STATE1_1|macro|SCB_PFR0_STATE1_1
DECL|SCB_PFR0_STATE1_2|macro|SCB_PFR0_STATE1_2
DECL|SCB_PFR0_STATE1_3|macro|SCB_PFR0_STATE1_3
DECL|SCB_PFR0_STATE1_MASK|macro|SCB_PFR0_STATE1_MASK
DECL|SCB_PFR0_STATE1_OFS|macro|SCB_PFR0_STATE1_OFS
DECL|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL0|macro|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL0
DECL|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL1|macro|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL1
DECL|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL2|macro|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL2
DECL|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL3|macro|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL3
DECL|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_0|macro|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_0
DECL|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_2|macro|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_2
DECL|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_MASK|macro|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_MASK
DECL|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_OFS|macro|SCB_PFR1_MICROCONTROLLER_PROGRAMMERS_MODEL_OFS
DECL|SCB_SHPR1_PRI_4_M|macro|SCB_SHPR1_PRI_4_M
DECL|SCB_SHPR1_PRI_4_OFS|macro|SCB_SHPR1_PRI_4_OFS
DECL|SCB_SHPR1_PRI_5_M|macro|SCB_SHPR1_PRI_5_M
DECL|SCB_SHPR1_PRI_5_OFS|macro|SCB_SHPR1_PRI_5_OFS
DECL|SCB_SHPR1_PRI_6_M|macro|SCB_SHPR1_PRI_6_M
DECL|SCB_SHPR1_PRI_6_OFS|macro|SCB_SHPR1_PRI_6_OFS
DECL|SCB_SHPR1_PRI_7_M|macro|SCB_SHPR1_PRI_7_M
DECL|SCB_SHPR1_PRI_7_OFS|macro|SCB_SHPR1_PRI_7_OFS
DECL|SCB_SHPR2_PRI_10_M|macro|SCB_SHPR2_PRI_10_M
DECL|SCB_SHPR2_PRI_10_OFS|macro|SCB_SHPR2_PRI_10_OFS
DECL|SCB_SHPR2_PRI_11_M|macro|SCB_SHPR2_PRI_11_M
DECL|SCB_SHPR2_PRI_11_OFS|macro|SCB_SHPR2_PRI_11_OFS
DECL|SCB_SHPR2_PRI_8_M|macro|SCB_SHPR2_PRI_8_M
DECL|SCB_SHPR2_PRI_8_OFS|macro|SCB_SHPR2_PRI_8_OFS
DECL|SCB_SHPR2_PRI_9_M|macro|SCB_SHPR2_PRI_9_M
DECL|SCB_SHPR2_PRI_9_OFS|macro|SCB_SHPR2_PRI_9_OFS
DECL|SCB_SHPR3_PRI_12_M|macro|SCB_SHPR3_PRI_12_M
DECL|SCB_SHPR3_PRI_12_OFS|macro|SCB_SHPR3_PRI_12_OFS
DECL|SCB_SHPR3_PRI_13_M|macro|SCB_SHPR3_PRI_13_M
DECL|SCB_SHPR3_PRI_13_OFS|macro|SCB_SHPR3_PRI_13_OFS
DECL|SCB_SHPR3_PRI_14_M|macro|SCB_SHPR3_PRI_14_M
DECL|SCB_SHPR3_PRI_14_OFS|macro|SCB_SHPR3_PRI_14_OFS
DECL|SCB_SHPR3_PRI_15_M|macro|SCB_SHPR3_PRI_15_M
DECL|SCB_SHPR3_PRI_15_OFS|macro|SCB_SHPR3_PRI_15_OFS
DECL|SECDATA_UNLOCK|member|__IO uint32_t SECDATA_UNLOCK; /*!< IP Protected Secure Zone Data Access Unlock Register */
DECL|SEC_ZONE_ACK|member|__IO uint32_t SEC_ZONE_ACK; /*!< Acknowledgment for IP Protection Secure Zone Enable Command. */
DECL|SEC_ZONE_AESINIT_VECT|member|__IO uint32_t SEC_ZONE_AESINIT_VECT[4]; /*!< IP protected secure zone 0 AES initialization vector */
DECL|SEC_ZONE_DATA_EN|member|__IO uint32_t SEC_ZONE_DATA_EN; /*!< IP Protected Secure Zone Data Access Enable */
DECL|SEC_ZONE_ENCUPDATE_EN|member|__IO uint32_t SEC_ZONE_ENCUPDATE_EN; /*!< IP Protected Secure Zone Encrypted In-field Update Enable */
DECL|SEC_ZONE_LENGTH|member|__IO uint32_t SEC_ZONE_LENGTH; /*!< Length of IP protected secure zone in number of bytes. */
DECL|SEC_ZONE_PARAMS_Type|typedef|} SEC_ZONE_PARAMS_Type;
DECL|SEC_ZONE_PARAMS|member|SEC_ZONE_PARAMS_Type SEC_ZONE_PARAMS[4];
DECL|SEC_ZONE_PAYLOADADDR|member|__IO uint32_t SEC_ZONE_PAYLOADADDR; /*!< Start address where the payload is loaded in the device. */
DECL|SEC_ZONE_PAYLOADLEN|member|__IO uint32_t SEC_ZONE_PAYLOADLEN; /*!< Length of the payload in bytes. */
DECL|SEC_ZONE_SECEN|member|__IO uint32_t SEC_ZONE_SECEN; /*!< IP Protection Secure Zone Enable. */
DECL|SEC_ZONE_SECKEYS|member|__IO uint32_t SEC_ZONE_SECKEYS[8]; /*!< AES-CBC security keys. */
DECL|SEC_ZONE_START_ADDR|member|__IO uint32_t SEC_ZONE_START_ADDR; /*!< Start address of IP protected secure zone. */
DECL|SEC_ZONE_UNENC_PWD|member|__IO uint32_t SEC_ZONE_UNENC_PWD[4]; /*!< Unencrypted password for authentication. */
DECL|SEC_ZONE_UPDATE_ACK|member|__IO uint32_t SEC_ZONE_UPDATE_ACK; /*!< Acknowledgment for the IP Protected Secure Zone Update Command */
DECL|SEC_ZONE_UPDATE_Type|typedef|} SEC_ZONE_UPDATE_Type;
DECL|SEC_ZONE_UPDATE|member|SEC_ZONE_UPDATE_Type SEC_ZONE_UPDATE[4];
DECL|SEL0_H|member|__IO uint8_t SEL0_H; /*!< High Port Select 0 */
DECL|SEL0_H|member|__IO uint8_t SEL0_H; /*!< High Port Select 0 */
DECL|SEL0_L|member|__IO uint8_t SEL0_L; /*!< Low Port Select 0 */
DECL|SEL0_L|member|__IO uint8_t SEL0_L; /*!< Low Port Select 0 */
DECL|SEL0|member|__IO uint16_t SEL0; /*!< Port Pair Select 0 */
DECL|SEL0|member|__IO uint16_t SEL0; /*!< Port Pair Select 0 */
DECL|SEL0|member|__IO uint8_t SEL0; /*!< Port Select 0 */
DECL|SEL0|member|__IO uint8_t SEL0; /*!< Port Select 0 */
DECL|SEL1_H|member|__IO uint8_t SEL1_H; /*!< High Port Select 1 */
DECL|SEL1_H|member|__IO uint8_t SEL1_H; /*!< High Port Select 1 */
DECL|SEL1_L|member|__IO uint8_t SEL1_L; /*!< Low Port Select 1 */
DECL|SEL1_L|member|__IO uint8_t SEL1_L; /*!< Low Port Select 1 */
DECL|SEL1|member|__IO uint16_t SEL1; /*!< Port Pair Select 1 */
DECL|SEL1|member|__IO uint16_t SEL1; /*!< Port Pair Select 1 */
DECL|SEL1|member|__IO uint8_t SEL1; /*!< Port Select 1 */
DECL|SEL1|member|__IO uint8_t SEL1; /*!< Port Select 1 */
DECL|SELC_H|member|__IO uint8_t SELC_H; /*!< High Port Complement Select */
DECL|SELC_H|member|__IO uint8_t SELC_H; /*!< High Port Complement Select */
DECL|SELC_L|member|__IO uint8_t SELC_L; /*!< Low Port Complement Select */
DECL|SELC_L|member|__IO uint8_t SELC_L; /*!< Low Port Complement Select */
DECL|SELC|member|__IO uint16_t SELC; /*!< Port Pair Complement Select */
DECL|SELC|member|__IO uint16_t SELC; /*!< Port Pair Complement Select */
DECL|SELC|member|__IO uint8_t SELC; /*!< Port Complement Select */
DECL|SELC|member|__IO uint8_t SELC; /*!< Port Complement Select */
DECL|SETIFG|member|__IO uint32_t SETIFG; /*!< Set Interrupt Flag Register */
DECL|SETIFG|member|__O uint32_t SETIFG; /*!< Set Interrupt Flag Register */
DECL|SOFTRESET_CLR|member|__IO uint32_t SOFTRESET_CLR; /*!< Soft Reset Status Clear Register */
DECL|SOFTRESET_SET|member|__IO uint32_t SOFTRESET_SET; /*!< Soft Reset Status Set Register */
DECL|SOFTRESET_STAT|member|__I uint32_t SOFTRESET_STAT; /*!< Soft Reset Status Register */
DECL|SRAM_BANKEN|member|__IO uint32_t SRAM_BANKEN; /*!< SRAM Bank Enable Register */
DECL|SRAM_BANKRET|member|__IO uint32_t SRAM_BANKRET; /*!< SRAM Bank Retention Control Register */
DECL|SRAM_BASE|macro|SRAM_BASE
DECL|SRAM_SIZE|member|__I uint32_t SRAM_SIZE; /*!< SRAM Size Register */
DECL|STATW|member|__IO uint16_t STATW;
DECL|STATW|member|__IO uint16_t STATW;
DECL|STATW|member|__IO uint16_t STATW; /*!< eUSCI_Ax Status Register */
DECL|STATW|member|__IO uint16_t STATW; /*!< eUSCI_Bx Status Register */
DECL|STAT|member|__I uint32_t STAT; /*!< Status Register */
DECL|STAT|member|__I uint32_t STAT; /*!< Status Register */
DECL|STAT|member|__IO uint16_t STAT; /*!< AES Accelerator Status Register */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /* 11 SV Call Interrupt */
DECL|SWREQ|member|__O uint32_t SWREQ; /*!< Channel Software Request Register */
DECL|SW_CHTRIG|member|__IO uint32_t SW_CHTRIG; /*!< Software Channel Trigger Register */
DECL|SYSCTL_BASE|macro|SYSCTL_BASE
DECL|SYSCTL_Boot_Type|typedef|} SYSCTL_Boot_Type;
DECL|SYSCTL_Boot|macro|SYSCTL_Boot
DECL|SYSCTL_DIO_GLTFLT_CTL_GLTCH_EN_OFS|macro|SYSCTL_DIO_GLTFLT_CTL_GLTCH_EN_OFS
DECL|SYSCTL_DIO_GLTFLT_CTL_GLTCH_EN|macro|SYSCTL_DIO_GLTFLT_CTL_GLTCH_EN
DECL|SYSCTL_MASTER_UNLOCK_UNLKEY_MASK|macro|SYSCTL_MASTER_UNLOCK_UNLKEY_MASK
DECL|SYSCTL_MASTER_UNLOCK_UNLKEY_OFS|macro|SYSCTL_MASTER_UNLOCK_UNLKEY_OFS
DECL|SYSCTL_NMI_CTLSTAT_CS_FLG_OFS|macro|SYSCTL_NMI_CTLSTAT_CS_FLG_OFS
DECL|SYSCTL_NMI_CTLSTAT_CS_FLG|macro|SYSCTL_NMI_CTLSTAT_CS_FLG
DECL|SYSCTL_NMI_CTLSTAT_CS_SRC_OFS|macro|SYSCTL_NMI_CTLSTAT_CS_SRC_OFS
DECL|SYSCTL_NMI_CTLSTAT_CS_SRC|macro|SYSCTL_NMI_CTLSTAT_CS_SRC
DECL|SYSCTL_NMI_CTLSTAT_PCM_FLG_OFS|macro|SYSCTL_NMI_CTLSTAT_PCM_FLG_OFS
DECL|SYSCTL_NMI_CTLSTAT_PCM_FLG|macro|SYSCTL_NMI_CTLSTAT_PCM_FLG
DECL|SYSCTL_NMI_CTLSTAT_PCM_SRC_OFS|macro|SYSCTL_NMI_CTLSTAT_PCM_SRC_OFS
DECL|SYSCTL_NMI_CTLSTAT_PCM_SRC|macro|SYSCTL_NMI_CTLSTAT_PCM_SRC
DECL|SYSCTL_NMI_CTLSTAT_PIN_FLG_OFS|macro|SYSCTL_NMI_CTLSTAT_PIN_FLG_OFS
DECL|SYSCTL_NMI_CTLSTAT_PIN_FLG|macro|SYSCTL_NMI_CTLSTAT_PIN_FLG
DECL|SYSCTL_NMI_CTLSTAT_PIN_SRC_OFS|macro|SYSCTL_NMI_CTLSTAT_PIN_SRC_OFS
DECL|SYSCTL_NMI_CTLSTAT_PIN_SRC|macro|SYSCTL_NMI_CTLSTAT_PIN_SRC
DECL|SYSCTL_NMI_CTLSTAT_PSS_FLG_OFS|macro|SYSCTL_NMI_CTLSTAT_PSS_FLG_OFS
DECL|SYSCTL_NMI_CTLSTAT_PSS_FLG|macro|SYSCTL_NMI_CTLSTAT_PSS_FLG
DECL|SYSCTL_NMI_CTLSTAT_PSS_SRC_OFS|macro|SYSCTL_NMI_CTLSTAT_PSS_SRC_OFS
DECL|SYSCTL_NMI_CTLSTAT_PSS_SRC|macro|SYSCTL_NMI_CTLSTAT_PSS_SRC
DECL|SYSCTL_PERIHALT_CTL_HALT_ADC_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_ADC_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_ADC|macro|SYSCTL_PERIHALT_CTL_HALT_ADC
DECL|SYSCTL_PERIHALT_CTL_HALT_DMA_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_DMA_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_DMA|macro|SYSCTL_PERIHALT_CTL_HALT_DMA
DECL|SYSCTL_PERIHALT_CTL_HALT_EUA0_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_EUA0_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_EUA0|macro|SYSCTL_PERIHALT_CTL_HALT_EUA0
DECL|SYSCTL_PERIHALT_CTL_HALT_EUA1_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_EUA1_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_EUA1|macro|SYSCTL_PERIHALT_CTL_HALT_EUA1
DECL|SYSCTL_PERIHALT_CTL_HALT_EUA2_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_EUA2_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_EUA2|macro|SYSCTL_PERIHALT_CTL_HALT_EUA2
DECL|SYSCTL_PERIHALT_CTL_HALT_EUA3_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_EUA3_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_EUA3|macro|SYSCTL_PERIHALT_CTL_HALT_EUA3
DECL|SYSCTL_PERIHALT_CTL_HALT_EUB0_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_EUB0_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_EUB0|macro|SYSCTL_PERIHALT_CTL_HALT_EUB0
DECL|SYSCTL_PERIHALT_CTL_HALT_EUB1_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_EUB1_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_EUB1|macro|SYSCTL_PERIHALT_CTL_HALT_EUB1
DECL|SYSCTL_PERIHALT_CTL_HALT_EUB2_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_EUB2_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_EUB2|macro|SYSCTL_PERIHALT_CTL_HALT_EUB2
DECL|SYSCTL_PERIHALT_CTL_HALT_EUB3_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_EUB3_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_EUB3|macro|SYSCTL_PERIHALT_CTL_HALT_EUB3
DECL|SYSCTL_PERIHALT_CTL_HALT_T16_0_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_T16_0_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_T16_0|macro|SYSCTL_PERIHALT_CTL_HALT_T16_0
DECL|SYSCTL_PERIHALT_CTL_HALT_T16_1_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_T16_1_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_T16_1|macro|SYSCTL_PERIHALT_CTL_HALT_T16_1
DECL|SYSCTL_PERIHALT_CTL_HALT_T16_2_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_T16_2_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_T16_2|macro|SYSCTL_PERIHALT_CTL_HALT_T16_2
DECL|SYSCTL_PERIHALT_CTL_HALT_T16_3_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_T16_3_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_T16_3|macro|SYSCTL_PERIHALT_CTL_HALT_T16_3
DECL|SYSCTL_PERIHALT_CTL_HALT_T32_0_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_T32_0_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_T32_0|macro|SYSCTL_PERIHALT_CTL_HALT_T32_0
DECL|SYSCTL_PERIHALT_CTL_HALT_WDT_OFS|macro|SYSCTL_PERIHALT_CTL_HALT_WDT_OFS
DECL|SYSCTL_PERIHALT_CTL_HALT_WDT|macro|SYSCTL_PERIHALT_CTL_HALT_WDT
DECL|SYSCTL_REBOOT_CTL_REBOOT_OFS|macro|SYSCTL_REBOOT_CTL_REBOOT_OFS
DECL|SYSCTL_REBOOT_CTL_REBOOT|macro|SYSCTL_REBOOT_CTL_REBOOT
DECL|SYSCTL_REBOOT_CTL_WKEY_MASK|macro|SYSCTL_REBOOT_CTL_WKEY_MASK
DECL|SYSCTL_REBOOT_CTL_WKEY_OFS|macro|SYSCTL_REBOOT_CTL_WKEY_OFS
DECL|SYSCTL_REBOOT_CTL_WKEY_VAL|macro|SYSCTL_REBOOT_CTL_WKEY_VAL
DECL|SYSCTL_RESET_REQ_POR_OFS|macro|SYSCTL_RESET_REQ_POR_OFS
DECL|SYSCTL_RESET_REQ_POR|macro|SYSCTL_RESET_REQ_POR
DECL|SYSCTL_RESET_REQ_REBOOT_OFS|macro|SYSCTL_RESET_REQ_REBOOT_OFS
DECL|SYSCTL_RESET_REQ_REBOOT|macro|SYSCTL_RESET_REQ_REBOOT
DECL|SYSCTL_RESET_REQ_WKEY_MASK|macro|SYSCTL_RESET_REQ_WKEY_MASK
DECL|SYSCTL_RESET_REQ_WKEY_OFS|macro|SYSCTL_RESET_REQ_WKEY_OFS
DECL|SYSCTL_RESET_STATOVER_HARD_OFS|macro|SYSCTL_RESET_STATOVER_HARD_OFS
DECL|SYSCTL_RESET_STATOVER_HARD_OVER_OFS|macro|SYSCTL_RESET_STATOVER_HARD_OVER_OFS
DECL|SYSCTL_RESET_STATOVER_HARD_OVER|macro|SYSCTL_RESET_STATOVER_HARD_OVER
DECL|SYSCTL_RESET_STATOVER_HARD|macro|SYSCTL_RESET_STATOVER_HARD
DECL|SYSCTL_RESET_STATOVER_RBT_OVER_OFS|macro|SYSCTL_RESET_STATOVER_RBT_OVER_OFS
DECL|SYSCTL_RESET_STATOVER_RBT_OVER|macro|SYSCTL_RESET_STATOVER_RBT_OVER
DECL|SYSCTL_RESET_STATOVER_REBOOT_OFS|macro|SYSCTL_RESET_STATOVER_REBOOT_OFS
DECL|SYSCTL_RESET_STATOVER_REBOOT|macro|SYSCTL_RESET_STATOVER_REBOOT
DECL|SYSCTL_RESET_STATOVER_SOFT_OFS|macro|SYSCTL_RESET_STATOVER_SOFT_OFS
DECL|SYSCTL_RESET_STATOVER_SOFT_OVER_OFS|macro|SYSCTL_RESET_STATOVER_SOFT_OVER_OFS
DECL|SYSCTL_RESET_STATOVER_SOFT_OVER|macro|SYSCTL_RESET_STATOVER_SOFT_OVER
DECL|SYSCTL_RESET_STATOVER_SOFT|macro|SYSCTL_RESET_STATOVER_SOFT
DECL|SYSCTL_SECDATA_UNLOCK_UNLKEY_MASK|macro|SYSCTL_SECDATA_UNLOCK_UNLKEY_MASK
DECL|SYSCTL_SECDATA_UNLOCK_UNLKEY_OFS|macro|SYSCTL_SECDATA_UNLOCK_UNLKEY_OFS
DECL|SYSCTL_SRAM_BANKEN_BNK0_EN_OFS|macro|SYSCTL_SRAM_BANKEN_BNK0_EN_OFS
DECL|SYSCTL_SRAM_BANKEN_BNK0_EN|macro|SYSCTL_SRAM_BANKEN_BNK0_EN
DECL|SYSCTL_SRAM_BANKEN_BNK1_EN_OFS|macro|SYSCTL_SRAM_BANKEN_BNK1_EN_OFS
DECL|SYSCTL_SRAM_BANKEN_BNK1_EN|macro|SYSCTL_SRAM_BANKEN_BNK1_EN
DECL|SYSCTL_SRAM_BANKEN_BNK2_EN_OFS|macro|SYSCTL_SRAM_BANKEN_BNK2_EN_OFS
DECL|SYSCTL_SRAM_BANKEN_BNK2_EN|macro|SYSCTL_SRAM_BANKEN_BNK2_EN
DECL|SYSCTL_SRAM_BANKEN_BNK3_EN_OFS|macro|SYSCTL_SRAM_BANKEN_BNK3_EN_OFS
DECL|SYSCTL_SRAM_BANKEN_BNK3_EN|macro|SYSCTL_SRAM_BANKEN_BNK3_EN
DECL|SYSCTL_SRAM_BANKEN_BNK4_EN_OFS|macro|SYSCTL_SRAM_BANKEN_BNK4_EN_OFS
DECL|SYSCTL_SRAM_BANKEN_BNK4_EN|macro|SYSCTL_SRAM_BANKEN_BNK4_EN
DECL|SYSCTL_SRAM_BANKEN_BNK5_EN_OFS|macro|SYSCTL_SRAM_BANKEN_BNK5_EN_OFS
DECL|SYSCTL_SRAM_BANKEN_BNK5_EN|macro|SYSCTL_SRAM_BANKEN_BNK5_EN
DECL|SYSCTL_SRAM_BANKEN_BNK6_EN_OFS|macro|SYSCTL_SRAM_BANKEN_BNK6_EN_OFS
DECL|SYSCTL_SRAM_BANKEN_BNK6_EN|macro|SYSCTL_SRAM_BANKEN_BNK6_EN
DECL|SYSCTL_SRAM_BANKEN_BNK7_EN_OFS|macro|SYSCTL_SRAM_BANKEN_BNK7_EN_OFS
DECL|SYSCTL_SRAM_BANKEN_BNK7_EN|macro|SYSCTL_SRAM_BANKEN_BNK7_EN
DECL|SYSCTL_SRAM_BANKEN_SRAM_RDY_OFS|macro|SYSCTL_SRAM_BANKEN_SRAM_RDY_OFS
DECL|SYSCTL_SRAM_BANKEN_SRAM_RDY|macro|SYSCTL_SRAM_BANKEN_SRAM_RDY
DECL|SYSCTL_SRAM_BANKRET_BNK0_RET_OFS|macro|SYSCTL_SRAM_BANKRET_BNK0_RET_OFS
DECL|SYSCTL_SRAM_BANKRET_BNK0_RET|macro|SYSCTL_SRAM_BANKRET_BNK0_RET
DECL|SYSCTL_SRAM_BANKRET_BNK1_RET_OFS|macro|SYSCTL_SRAM_BANKRET_BNK1_RET_OFS
DECL|SYSCTL_SRAM_BANKRET_BNK1_RET|macro|SYSCTL_SRAM_BANKRET_BNK1_RET
DECL|SYSCTL_SRAM_BANKRET_BNK2_RET_OFS|macro|SYSCTL_SRAM_BANKRET_BNK2_RET_OFS
DECL|SYSCTL_SRAM_BANKRET_BNK2_RET|macro|SYSCTL_SRAM_BANKRET_BNK2_RET
DECL|SYSCTL_SRAM_BANKRET_BNK3_RET_OFS|macro|SYSCTL_SRAM_BANKRET_BNK3_RET_OFS
DECL|SYSCTL_SRAM_BANKRET_BNK3_RET|macro|SYSCTL_SRAM_BANKRET_BNK3_RET
DECL|SYSCTL_SRAM_BANKRET_BNK4_RET_OFS|macro|SYSCTL_SRAM_BANKRET_BNK4_RET_OFS
DECL|SYSCTL_SRAM_BANKRET_BNK4_RET|macro|SYSCTL_SRAM_BANKRET_BNK4_RET
DECL|SYSCTL_SRAM_BANKRET_BNK5_RET_OFS|macro|SYSCTL_SRAM_BANKRET_BNK5_RET_OFS
DECL|SYSCTL_SRAM_BANKRET_BNK5_RET|macro|SYSCTL_SRAM_BANKRET_BNK5_RET
DECL|SYSCTL_SRAM_BANKRET_BNK6_RET_OFS|macro|SYSCTL_SRAM_BANKRET_BNK6_RET_OFS
DECL|SYSCTL_SRAM_BANKRET_BNK6_RET|macro|SYSCTL_SRAM_BANKRET_BNK6_RET
DECL|SYSCTL_SRAM_BANKRET_BNK7_RET_OFS|macro|SYSCTL_SRAM_BANKRET_BNK7_RET_OFS
DECL|SYSCTL_SRAM_BANKRET_BNK7_RET|macro|SYSCTL_SRAM_BANKRET_BNK7_RET
DECL|SYSCTL_SRAM_BANKRET_SRAM_RDY_OFS|macro|SYSCTL_SRAM_BANKRET_SRAM_RDY_OFS
DECL|SYSCTL_SRAM_BANKRET_SRAM_RDY|macro|SYSCTL_SRAM_BANKRET_SRAM_RDY
DECL|SYSCTL_Type|typedef|} SYSCTL_Type;
DECL|SYSCTL_WDTRESET_CTL_TIMEOUT_OFS|macro|SYSCTL_WDTRESET_CTL_TIMEOUT_OFS
DECL|SYSCTL_WDTRESET_CTL_TIMEOUT|macro|SYSCTL_WDTRESET_CTL_TIMEOUT
DECL|SYSCTL_WDTRESET_CTL_VIOLATION_OFS|macro|SYSCTL_WDTRESET_CTL_VIOLATION_OFS
DECL|SYSCTL_WDTRESET_CTL_VIOLATION|macro|SYSCTL_WDTRESET_CTL_VIOLATION
DECL|SYSCTL|macro|SYSCTL
DECL|SYSTEM_STAT|member|__I uint32_t SYSTEM_STAT; /*!< System Status Register */
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /* 15 System Tick Interrupt */
DECL|T32_INT1_IRQn|enumerator|T32_INT1_IRQn = 25, /* 41 T32_INT1 Interrupt */
DECL|T32_INT2_IRQn|enumerator|T32_INT2_IRQn = 26, /* 42 T32_INT2 Interrupt */
DECL|T32_INTC_IRQn|enumerator|T32_INTC_IRQn = 27, /* 43 T32_INTC Interrupt */
DECL|TA0_0_IRQn|enumerator|TA0_0_IRQn = 8, /* 24 TA0_0 Interrupt */
DECL|TA0_N_IRQn|enumerator|TA0_N_IRQn = 9, /* 25 TA0_N Interrupt */
DECL|TA1_0_IRQn|enumerator|TA1_0_IRQn = 10, /* 26 TA1_0 Interrupt */
DECL|TA1_N_IRQn|enumerator|TA1_N_IRQn = 11, /* 27 TA1_N Interrupt */
DECL|TA2_0_IRQn|enumerator|TA2_0_IRQn = 12, /* 28 TA2_0 Interrupt */
DECL|TA2_N_IRQn|enumerator|TA2_N_IRQn = 13, /* 29 TA2_N Interrupt */
DECL|TA3_0_IRQn|enumerator|TA3_0_IRQn = 14, /* 30 TA3_0 Interrupt */
DECL|TA3_N_IRQn|enumerator|TA3_N_IRQn = 15, /* 31 TA3_N Interrupt */
DECL|TBCNT|member|__IO uint16_t TBCNT; /*!< eUSCI_Bx Byte Counter Threshold Register */
DECL|TCMP|member|__IO uint16_t TCMP; /*!< RTCTCMP Register */
DECL|TEST_RESULTS|member|__I uint32_t TEST_RESULTS; /*!< Test Results */
DECL|TIM0|member|__IO uint16_t TIM0; /*!< RTCTIM0 Register Hexadecimal Format */
DECL|TIM0|member|__IO uint16_t TIM0; /*!< Real-Time Clock Seconds, Minutes Register - BCD Format */
DECL|TIM1|member|__IO uint16_t TIM1; /*!< Real-Time Clock Hour, Day of Week */
DECL|TIM1|member|__IO uint16_t TIM1; /*!< Real-Time Clock Hour, Day of Week - BCD Format */
DECL|TIMER32_1|macro|TIMER32_1
DECL|TIMER32_2|macro|TIMER32_2
DECL|TIMER32_BASE|macro|TIMER32_BASE
DECL|TIMER32_CONTROL_ENABLE_OFS|macro|TIMER32_CONTROL_ENABLE_OFS
DECL|TIMER32_CONTROL_ENABLE|macro|TIMER32_CONTROL_ENABLE
DECL|TIMER32_CONTROL_IE_OFS|macro|TIMER32_CONTROL_IE_OFS
DECL|TIMER32_CONTROL_IE|macro|TIMER32_CONTROL_IE
DECL|TIMER32_CONTROL_MODE_OFS|macro|TIMER32_CONTROL_MODE_OFS
DECL|TIMER32_CONTROL_MODE|macro|TIMER32_CONTROL_MODE
DECL|TIMER32_CONTROL_ONESHOT_OFS|macro|TIMER32_CONTROL_ONESHOT_OFS
DECL|TIMER32_CONTROL_ONESHOT|macro|TIMER32_CONTROL_ONESHOT
DECL|TIMER32_CONTROL_PRESCALE0|macro|TIMER32_CONTROL_PRESCALE0
DECL|TIMER32_CONTROL_PRESCALE1|macro|TIMER32_CONTROL_PRESCALE1
DECL|TIMER32_CONTROL_PRESCALE_0|macro|TIMER32_CONTROL_PRESCALE_0
DECL|TIMER32_CONTROL_PRESCALE_1|macro|TIMER32_CONTROL_PRESCALE_1
DECL|TIMER32_CONTROL_PRESCALE_2|macro|TIMER32_CONTROL_PRESCALE_2
DECL|TIMER32_CONTROL_PRESCALE_MASK|macro|TIMER32_CONTROL_PRESCALE_MASK
DECL|TIMER32_CONTROL_PRESCALE_OFS|macro|TIMER32_CONTROL_PRESCALE_OFS
DECL|TIMER32_CONTROL_SIZE_OFS|macro|TIMER32_CONTROL_SIZE_OFS
DECL|TIMER32_CONTROL_SIZE|macro|TIMER32_CONTROL_SIZE
DECL|TIMER32_MIS_IFG_OFS|macro|TIMER32_MIS_IFG_OFS
DECL|TIMER32_MIS_IFG|macro|TIMER32_MIS_IFG
DECL|TIMER32_RIS_RAW_IFG_OFS|macro|TIMER32_RIS_RAW_IFG_OFS
DECL|TIMER32_RIS_RAW_IFG|macro|TIMER32_RIS_RAW_IFG
DECL|TIMER_A0_BASE|macro|TIMER_A0_BASE
DECL|TIMER_A0|macro|TIMER_A0
DECL|TIMER_A1_BASE|macro|TIMER_A1_BASE
DECL|TIMER_A1|macro|TIMER_A1
DECL|TIMER_A2_BASE|macro|TIMER_A2_BASE
DECL|TIMER_A2|macro|TIMER_A2
DECL|TIMER_A3_BASE|macro|TIMER_A3_BASE
DECL|TIMER_A3|macro|TIMER_A3
DECL|TIMER_A_CCTLN_CAP_OFS|macro|TIMER_A_CCTLN_CAP_OFS
DECL|TIMER_A_CCTLN_CAP|macro|TIMER_A_CCTLN_CAP
DECL|TIMER_A_CCTLN_CCIE_OFS|macro|TIMER_A_CCTLN_CCIE_OFS
DECL|TIMER_A_CCTLN_CCIE|macro|TIMER_A_CCTLN_CCIE
DECL|TIMER_A_CCTLN_CCIFG_OFS|macro|TIMER_A_CCTLN_CCIFG_OFS
DECL|TIMER_A_CCTLN_CCIFG|macro|TIMER_A_CCTLN_CCIFG
DECL|TIMER_A_CCTLN_CCIS0|macro|TIMER_A_CCTLN_CCIS0
DECL|TIMER_A_CCTLN_CCIS1|macro|TIMER_A_CCTLN_CCIS1
DECL|TIMER_A_CCTLN_CCIS_0|macro|TIMER_A_CCTLN_CCIS_0
DECL|TIMER_A_CCTLN_CCIS_1|macro|TIMER_A_CCTLN_CCIS_1
DECL|TIMER_A_CCTLN_CCIS_2|macro|TIMER_A_CCTLN_CCIS_2
DECL|TIMER_A_CCTLN_CCIS_3|macro|TIMER_A_CCTLN_CCIS_3
DECL|TIMER_A_CCTLN_CCIS_MASK|macro|TIMER_A_CCTLN_CCIS_MASK
DECL|TIMER_A_CCTLN_CCIS_OFS|macro|TIMER_A_CCTLN_CCIS_OFS
DECL|TIMER_A_CCTLN_CCIS__CCIA|macro|TIMER_A_CCTLN_CCIS__CCIA
DECL|TIMER_A_CCTLN_CCIS__CCIB|macro|TIMER_A_CCTLN_CCIS__CCIB
DECL|TIMER_A_CCTLN_CCIS__GND|macro|TIMER_A_CCTLN_CCIS__GND
DECL|TIMER_A_CCTLN_CCIS__VCC|macro|TIMER_A_CCTLN_CCIS__VCC
DECL|TIMER_A_CCTLN_CCI_OFS|macro|TIMER_A_CCTLN_CCI_OFS
DECL|TIMER_A_CCTLN_CCI|macro|TIMER_A_CCTLN_CCI
DECL|TIMER_A_CCTLN_CM0|macro|TIMER_A_CCTLN_CM0
DECL|TIMER_A_CCTLN_CM1|macro|TIMER_A_CCTLN_CM1
DECL|TIMER_A_CCTLN_CM_0|macro|TIMER_A_CCTLN_CM_0
DECL|TIMER_A_CCTLN_CM_1|macro|TIMER_A_CCTLN_CM_1
DECL|TIMER_A_CCTLN_CM_2|macro|TIMER_A_CCTLN_CM_2
DECL|TIMER_A_CCTLN_CM_3|macro|TIMER_A_CCTLN_CM_3
DECL|TIMER_A_CCTLN_CM_MASK|macro|TIMER_A_CCTLN_CM_MASK
DECL|TIMER_A_CCTLN_CM_OFS|macro|TIMER_A_CCTLN_CM_OFS
DECL|TIMER_A_CCTLN_CM__BOTH|macro|TIMER_A_CCTLN_CM__BOTH
DECL|TIMER_A_CCTLN_CM__FALLING|macro|TIMER_A_CCTLN_CM__FALLING
DECL|TIMER_A_CCTLN_CM__NONE|macro|TIMER_A_CCTLN_CM__NONE
DECL|TIMER_A_CCTLN_CM__RISING|macro|TIMER_A_CCTLN_CM__RISING
DECL|TIMER_A_CCTLN_COV_OFS|macro|TIMER_A_CCTLN_COV_OFS
DECL|TIMER_A_CCTLN_COV|macro|TIMER_A_CCTLN_COV
DECL|TIMER_A_CCTLN_OUTMOD0|macro|TIMER_A_CCTLN_OUTMOD0
DECL|TIMER_A_CCTLN_OUTMOD1|macro|TIMER_A_CCTLN_OUTMOD1
DECL|TIMER_A_CCTLN_OUTMOD2|macro|TIMER_A_CCTLN_OUTMOD2
DECL|TIMER_A_CCTLN_OUTMOD_0|macro|TIMER_A_CCTLN_OUTMOD_0
DECL|TIMER_A_CCTLN_OUTMOD_1|macro|TIMER_A_CCTLN_OUTMOD_1
DECL|TIMER_A_CCTLN_OUTMOD_2|macro|TIMER_A_CCTLN_OUTMOD_2
DECL|TIMER_A_CCTLN_OUTMOD_3|macro|TIMER_A_CCTLN_OUTMOD_3
DECL|TIMER_A_CCTLN_OUTMOD_4|macro|TIMER_A_CCTLN_OUTMOD_4
DECL|TIMER_A_CCTLN_OUTMOD_5|macro|TIMER_A_CCTLN_OUTMOD_5
DECL|TIMER_A_CCTLN_OUTMOD_6|macro|TIMER_A_CCTLN_OUTMOD_6
DECL|TIMER_A_CCTLN_OUTMOD_7|macro|TIMER_A_CCTLN_OUTMOD_7
DECL|TIMER_A_CCTLN_OUTMOD_MASK|macro|TIMER_A_CCTLN_OUTMOD_MASK
DECL|TIMER_A_CCTLN_OUTMOD_OFS|macro|TIMER_A_CCTLN_OUTMOD_OFS
DECL|TIMER_A_CCTLN_OUT_OFS|macro|TIMER_A_CCTLN_OUT_OFS
DECL|TIMER_A_CCTLN_OUT|macro|TIMER_A_CCTLN_OUT
DECL|TIMER_A_CCTLN_SCCI_OFS|macro|TIMER_A_CCTLN_SCCI_OFS
DECL|TIMER_A_CCTLN_SCCI|macro|TIMER_A_CCTLN_SCCI
DECL|TIMER_A_CCTLN_SCS_OFS|macro|TIMER_A_CCTLN_SCS_OFS
DECL|TIMER_A_CCTLN_SCS|macro|TIMER_A_CCTLN_SCS
DECL|TIMER_A_CTL_CLR_OFS|macro|TIMER_A_CTL_CLR_OFS
DECL|TIMER_A_CTL_CLR|macro|TIMER_A_CTL_CLR
DECL|TIMER_A_CTL_ID0|macro|TIMER_A_CTL_ID0
DECL|TIMER_A_CTL_ID1|macro|TIMER_A_CTL_ID1
DECL|TIMER_A_CTL_ID_0|macro|TIMER_A_CTL_ID_0
DECL|TIMER_A_CTL_ID_1|macro|TIMER_A_CTL_ID_1
DECL|TIMER_A_CTL_ID_2|macro|TIMER_A_CTL_ID_2
DECL|TIMER_A_CTL_ID_3|macro|TIMER_A_CTL_ID_3
DECL|TIMER_A_CTL_ID_MASK|macro|TIMER_A_CTL_ID_MASK
DECL|TIMER_A_CTL_ID_OFS|macro|TIMER_A_CTL_ID_OFS
DECL|TIMER_A_CTL_ID__1|macro|TIMER_A_CTL_ID__1
DECL|TIMER_A_CTL_ID__2|macro|TIMER_A_CTL_ID__2
DECL|TIMER_A_CTL_ID__4|macro|TIMER_A_CTL_ID__4
DECL|TIMER_A_CTL_ID__8|macro|TIMER_A_CTL_ID__8
DECL|TIMER_A_CTL_IE_OFS|macro|TIMER_A_CTL_IE_OFS
DECL|TIMER_A_CTL_IE|macro|TIMER_A_CTL_IE
DECL|TIMER_A_CTL_IFG_OFS|macro|TIMER_A_CTL_IFG_OFS
DECL|TIMER_A_CTL_IFG|macro|TIMER_A_CTL_IFG
DECL|TIMER_A_CTL_MC0|macro|TIMER_A_CTL_MC0
DECL|TIMER_A_CTL_MC1|macro|TIMER_A_CTL_MC1
DECL|TIMER_A_CTL_MC_0|macro|TIMER_A_CTL_MC_0
DECL|TIMER_A_CTL_MC_1|macro|TIMER_A_CTL_MC_1
DECL|TIMER_A_CTL_MC_2|macro|TIMER_A_CTL_MC_2
DECL|TIMER_A_CTL_MC_3|macro|TIMER_A_CTL_MC_3
DECL|TIMER_A_CTL_MC_MASK|macro|TIMER_A_CTL_MC_MASK
DECL|TIMER_A_CTL_MC_OFS|macro|TIMER_A_CTL_MC_OFS
DECL|TIMER_A_CTL_MC__CONTINUOUS|macro|TIMER_A_CTL_MC__CONTINUOUS
DECL|TIMER_A_CTL_MC__STOP|macro|TIMER_A_CTL_MC__STOP
DECL|TIMER_A_CTL_MC__UPDOWN|macro|TIMER_A_CTL_MC__UPDOWN
DECL|TIMER_A_CTL_MC__UP|macro|TIMER_A_CTL_MC__UP
DECL|TIMER_A_CTL_SSEL0|macro|TIMER_A_CTL_SSEL0
DECL|TIMER_A_CTL_SSEL1|macro|TIMER_A_CTL_SSEL1
DECL|TIMER_A_CTL_SSEL_MASK|macro|TIMER_A_CTL_SSEL_MASK
DECL|TIMER_A_CTL_SSEL_OFS|macro|TIMER_A_CTL_SSEL_OFS
DECL|TIMER_A_CTL_SSEL__ACLK|macro|TIMER_A_CTL_SSEL__ACLK
DECL|TIMER_A_CTL_SSEL__INCLK|macro|TIMER_A_CTL_SSEL__INCLK
DECL|TIMER_A_CTL_SSEL__SMCLK|macro|TIMER_A_CTL_SSEL__SMCLK
DECL|TIMER_A_CTL_SSEL__TACLK|macro|TIMER_A_CTL_SSEL__TACLK
DECL|TIMER_A_CTL_TASSEL_0|macro|TIMER_A_CTL_TASSEL_0
DECL|TIMER_A_CTL_TASSEL_1|macro|TIMER_A_CTL_TASSEL_1
DECL|TIMER_A_CTL_TASSEL_2|macro|TIMER_A_CTL_TASSEL_2
DECL|TIMER_A_CTL_TASSEL_3|macro|TIMER_A_CTL_TASSEL_3
DECL|TIMER_A_EX0_IDEX0|macro|TIMER_A_EX0_IDEX0
DECL|TIMER_A_EX0_IDEX1|macro|TIMER_A_EX0_IDEX1
DECL|TIMER_A_EX0_IDEX2|macro|TIMER_A_EX0_IDEX2
DECL|TIMER_A_EX0_IDEX_MASK|macro|TIMER_A_EX0_IDEX_MASK
DECL|TIMER_A_EX0_IDEX_OFS|macro|TIMER_A_EX0_IDEX_OFS
DECL|TIMER_A_EX0_IDEX__1|macro|TIMER_A_EX0_IDEX__1
DECL|TIMER_A_EX0_IDEX__2|macro|TIMER_A_EX0_IDEX__2
DECL|TIMER_A_EX0_IDEX__3|macro|TIMER_A_EX0_IDEX__3
DECL|TIMER_A_EX0_IDEX__4|macro|TIMER_A_EX0_IDEX__4
DECL|TIMER_A_EX0_IDEX__5|macro|TIMER_A_EX0_IDEX__5
DECL|TIMER_A_EX0_IDEX__6|macro|TIMER_A_EX0_IDEX__6
DECL|TIMER_A_EX0_IDEX__7|macro|TIMER_A_EX0_IDEX__7
DECL|TIMER_A_EX0_IDEX__8|macro|TIMER_A_EX0_IDEX__8
DECL|TIMER_A_EX0_TAIDEX_0|macro|TIMER_A_EX0_TAIDEX_0
DECL|TIMER_A_EX0_TAIDEX_1|macro|TIMER_A_EX0_TAIDEX_1
DECL|TIMER_A_EX0_TAIDEX_2|macro|TIMER_A_EX0_TAIDEX_2
DECL|TIMER_A_EX0_TAIDEX_3|macro|TIMER_A_EX0_TAIDEX_3
DECL|TIMER_A_EX0_TAIDEX_4|macro|TIMER_A_EX0_TAIDEX_4
DECL|TIMER_A_EX0_TAIDEX_5|macro|TIMER_A_EX0_TAIDEX_5
DECL|TIMER_A_EX0_TAIDEX_6|macro|TIMER_A_EX0_TAIDEX_6
DECL|TIMER_A_EX0_TAIDEX_7|macro|TIMER_A_EX0_TAIDEX_7
DECL|TLV_BASE|macro|TLV_BASE
DECL|TLV_CHECKSUM|member|__I uint32_t TLV_CHECKSUM; /*!< TLV Checksum */
DECL|TLV_END|member|__I uint32_t TLV_END; /*!< TLV End Word */
DECL|TLV_START_ADDR|macro|TLV_START_ADDR
DECL|TLV_TAG_ADC14|macro|TLV_TAG_ADC14
DECL|TLV_TAG_BSL|macro|TLV_TAG_BSL
DECL|TLV_TAG_CS|macro|TLV_TAG_CS
DECL|TLV_TAG_DEVINFO|macro|TLV_TAG_DEVINFO
DECL|TLV_TAG_DIEREC|macro|TLV_TAG_DIEREC
DECL|TLV_TAG_END|macro|TLV_TAG_END
DECL|TLV_TAG_FLASHCTL|macro|TLV_TAG_FLASHCTL
DECL|TLV_TAG_RANDNUM|macro|TLV_TAG_RANDNUM
DECL|TLV_TAG_REF|macro|TLV_TAG_REF
DECL|TLV_TAG_RESERVED10|macro|TLV_TAG_RESERVED10
DECL|TLV_TAG_RESERVED14|macro|TLV_TAG_RESERVED14
DECL|TLV_TAG_RESERVED1|macro|TLV_TAG_RESERVED1
DECL|TLV_TAG_RESERVED2|macro|TLV_TAG_RESERVED2
DECL|TLV_TAG_RESERVED6|macro|TLV_TAG_RESERVED6
DECL|TLV_TAG_RESERVED7|macro|TLV_TAG_RESERVED7
DECL|TLV_TAG_RESERVED9|macro|TLV_TAG_RESERVED9
DECL|TLV_Type|typedef|} TLV_Type;
DECL|TLV|macro|TLV
DECL|TXBUF|member|__IO uint16_t TXBUF; /*!< eUSCI_Ax Transmit Buffer Register */
DECL|TXBUF|member|__IO uint16_t TXBUF; /*!< eUSCI_Ax Transmit Buffer Register */
DECL|TXBUF|member|__IO uint16_t TXBUF; /*!< eUSCI_Bx Transmit Buffer Register */
DECL|TXBUF|member|__IO uint16_t TXBUF; /*!< eUSCI_Bx Transmit Buffer Register */
DECL|Timer32_Type|typedef|} Timer32_Type;
DECL|Timer_A_Type|typedef|} Timer_A_Type;
DECL|UDMA_ALTBASE_ADDR_M|macro|UDMA_ALTBASE_ADDR_M
DECL|UDMA_ALTBASE_ADDR_S|macro|UDMA_ALTBASE_ADDR_S
DECL|UDMA_ALTCLR_CLR_M|macro|UDMA_ALTCLR_CLR_M
DECL|UDMA_ALTSET_SET_M|macro|UDMA_ALTSET_SET_M
DECL|UDMA_CFG_MASTEN|macro|UDMA_CFG_MASTEN
DECL|UDMA_CHASGN_M|macro|UDMA_CHASGN_M
DECL|UDMA_CHASGN_PRIMARY|macro|UDMA_CHASGN_PRIMARY
DECL|UDMA_CHASGN_SECONDARY|macro|UDMA_CHASGN_SECONDARY
DECL|UDMA_CHCTL_ARBSIZE_1024|macro|UDMA_CHCTL_ARBSIZE_1024
DECL|UDMA_CHCTL_ARBSIZE_128|macro|UDMA_CHCTL_ARBSIZE_128
DECL|UDMA_CHCTL_ARBSIZE_16|macro|UDMA_CHCTL_ARBSIZE_16
DECL|UDMA_CHCTL_ARBSIZE_1|macro|UDMA_CHCTL_ARBSIZE_1
DECL|UDMA_CHCTL_ARBSIZE_256|macro|UDMA_CHCTL_ARBSIZE_256
DECL|UDMA_CHCTL_ARBSIZE_2|macro|UDMA_CHCTL_ARBSIZE_2
DECL|UDMA_CHCTL_ARBSIZE_32|macro|UDMA_CHCTL_ARBSIZE_32
DECL|UDMA_CHCTL_ARBSIZE_4|macro|UDMA_CHCTL_ARBSIZE_4
DECL|UDMA_CHCTL_ARBSIZE_512|macro|UDMA_CHCTL_ARBSIZE_512
DECL|UDMA_CHCTL_ARBSIZE_64|macro|UDMA_CHCTL_ARBSIZE_64
DECL|UDMA_CHCTL_ARBSIZE_8|macro|UDMA_CHCTL_ARBSIZE_8
DECL|UDMA_CHCTL_ARBSIZE_M|macro|UDMA_CHCTL_ARBSIZE_M
DECL|UDMA_CHCTL_DSTINC_16|macro|UDMA_CHCTL_DSTINC_16
DECL|UDMA_CHCTL_DSTINC_32|macro|UDMA_CHCTL_DSTINC_32
DECL|UDMA_CHCTL_DSTINC_8|macro|UDMA_CHCTL_DSTINC_8
DECL|UDMA_CHCTL_DSTINC_M|macro|UDMA_CHCTL_DSTINC_M
DECL|UDMA_CHCTL_DSTINC_NONE|macro|UDMA_CHCTL_DSTINC_NONE
DECL|UDMA_CHCTL_DSTSIZE_16|macro|UDMA_CHCTL_DSTSIZE_16
DECL|UDMA_CHCTL_DSTSIZE_32|macro|UDMA_CHCTL_DSTSIZE_32
DECL|UDMA_CHCTL_DSTSIZE_8|macro|UDMA_CHCTL_DSTSIZE_8
DECL|UDMA_CHCTL_DSTSIZE_M|macro|UDMA_CHCTL_DSTSIZE_M
DECL|UDMA_CHCTL_NXTUSEBURST|macro|UDMA_CHCTL_NXTUSEBURST
DECL|UDMA_CHCTL_SRCINC_16|macro|UDMA_CHCTL_SRCINC_16
DECL|UDMA_CHCTL_SRCINC_32|macro|UDMA_CHCTL_SRCINC_32
DECL|UDMA_CHCTL_SRCINC_8|macro|UDMA_CHCTL_SRCINC_8
DECL|UDMA_CHCTL_SRCINC_M|macro|UDMA_CHCTL_SRCINC_M
DECL|UDMA_CHCTL_SRCINC_NONE|macro|UDMA_CHCTL_SRCINC_NONE
DECL|UDMA_CHCTL_SRCSIZE_16|macro|UDMA_CHCTL_SRCSIZE_16
DECL|UDMA_CHCTL_SRCSIZE_32|macro|UDMA_CHCTL_SRCSIZE_32
DECL|UDMA_CHCTL_SRCSIZE_8|macro|UDMA_CHCTL_SRCSIZE_8
DECL|UDMA_CHCTL_SRCSIZE_M|macro|UDMA_CHCTL_SRCSIZE_M
DECL|UDMA_CHCTL_XFERMODE_AUTO|macro|UDMA_CHCTL_XFERMODE_AUTO
DECL|UDMA_CHCTL_XFERMODE_BASIC|macro|UDMA_CHCTL_XFERMODE_BASIC
DECL|UDMA_CHCTL_XFERMODE_MEM_SGA|macro|UDMA_CHCTL_XFERMODE_MEM_SGA
DECL|UDMA_CHCTL_XFERMODE_MEM_SG|macro|UDMA_CHCTL_XFERMODE_MEM_SG
DECL|UDMA_CHCTL_XFERMODE_M|macro|UDMA_CHCTL_XFERMODE_M
DECL|UDMA_CHCTL_XFERMODE_PER_SGA|macro|UDMA_CHCTL_XFERMODE_PER_SGA
DECL|UDMA_CHCTL_XFERMODE_PER_SG|macro|UDMA_CHCTL_XFERMODE_PER_SG
DECL|UDMA_CHCTL_XFERMODE_PINGPONG|macro|UDMA_CHCTL_XFERMODE_PINGPONG
DECL|UDMA_CHCTL_XFERMODE_STOP|macro|UDMA_CHCTL_XFERMODE_STOP
DECL|UDMA_CHCTL_XFERSIZE_M|macro|UDMA_CHCTL_XFERSIZE_M
DECL|UDMA_CHCTL_XFERSIZE_S|macro|UDMA_CHCTL_XFERSIZE_S
DECL|UDMA_CTLBASE_ADDR_M|macro|UDMA_CTLBASE_ADDR_M
DECL|UDMA_CTLBASE_ADDR_S|macro|UDMA_CTLBASE_ADDR_S
DECL|UDMA_DSTENDP_ADDR_M|macro|UDMA_DSTENDP_ADDR_M
DECL|UDMA_DSTENDP_ADDR_S|macro|UDMA_DSTENDP_ADDR_S
DECL|UDMA_ENACLR_CLR_M|macro|UDMA_ENACLR_CLR_M
DECL|UDMA_ENASET_SET_M|macro|UDMA_ENASET_SET_M
DECL|UDMA_ERRCLR_ERRCLR|macro|UDMA_ERRCLR_ERRCLR
DECL|UDMA_O_CHCTL|macro|UDMA_O_CHCTL
DECL|UDMA_O_DSTENDP|macro|UDMA_O_DSTENDP
DECL|UDMA_O_SRCENDP|macro|UDMA_O_SRCENDP
DECL|UDMA_PRIOCLR_CLR_M|macro|UDMA_PRIOCLR_CLR_M
DECL|UDMA_PRIOSET_SET_M|macro|UDMA_PRIOSET_SET_M
DECL|UDMA_REQMASKCLR_CLR_M|macro|UDMA_REQMASKCLR_CLR_M
DECL|UDMA_REQMASKSET_SET_M|macro|UDMA_REQMASKSET_SET_M
DECL|UDMA_SRCENDP_ADDR_M|macro|UDMA_SRCENDP_ADDR_M
DECL|UDMA_SRCENDP_ADDR_S|macro|UDMA_SRCENDP_ADDR_S
DECL|UDMA_STAT_DMACHANS_M|macro|UDMA_STAT_DMACHANS_M
DECL|UDMA_STAT_DMACHANS_S|macro|UDMA_STAT_DMACHANS_S
DECL|UDMA_STAT_MASTEN|macro|UDMA_STAT_MASTEN
DECL|UDMA_STAT_STATE_DONE|macro|UDMA_STAT_STATE_DONE
DECL|UDMA_STAT_STATE_IDLE|macro|UDMA_STAT_STATE_IDLE
DECL|UDMA_STAT_STATE_M|macro|UDMA_STAT_STATE_M
DECL|UDMA_STAT_STATE_RD_CTRL|macro|UDMA_STAT_STATE_RD_CTRL
DECL|UDMA_STAT_STATE_RD_DSTENDP|macro|UDMA_STAT_STATE_RD_DSTENDP
DECL|UDMA_STAT_STATE_RD_SRCDAT|macro|UDMA_STAT_STATE_RD_SRCDAT
DECL|UDMA_STAT_STATE_RD_SRCENDP|macro|UDMA_STAT_STATE_RD_SRCENDP
DECL|UDMA_STAT_STATE_STALL|macro|UDMA_STAT_STATE_STALL
DECL|UDMA_STAT_STATE_UNDEF|macro|UDMA_STAT_STATE_UNDEF
DECL|UDMA_STAT_STATE_WAIT|macro|UDMA_STAT_STATE_WAIT
DECL|UDMA_STAT_STATE_WR_CTRL|macro|UDMA_STAT_STATE_WR_CTRL
DECL|UDMA_STAT_STATE_WR_DSTDAT|macro|UDMA_STAT_STATE_WR_DSTDAT
DECL|UDMA_SWREQ_M|macro|UDMA_SWREQ_M
DECL|UDMA_USEBURSTCLR_CLR_M|macro|UDMA_USEBURSTCLR_CLR_M
DECL|UDMA_USEBURSTSET_SET_M|macro|UDMA_USEBURSTSET_SET_M
DECL|UDMA_WAITSTAT_WAITREQ_M|macro|UDMA_WAITSTAT_WAITREQ_M
DECL|UNLOCK_DEVICE|macro|UNLOCK_DEVICE
DECL|USEBURSTCLR|member|__O uint32_t USEBURSTCLR; /*!< Channel Useburst Clear Register */
DECL|USEBURSTSET|member|__IO uint32_t USEBURSTSET; /*!< Channel Useburst Set Register */
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10, /* 6 Usage Fault Interrupt */
DECL|VALUE|member|__I uint32_t VALUE; /*!< Timer Current Value Register */
DECL|WAFER_ID|member|__I uint32_t WAFER_ID; /*!< Wafer ID */
DECL|WAITSTAT|member|__I uint32_t WAITSTAT; /*!< Channel Wait on Request Status Register */
DECL|WDTRESET_CTL|member|__IO uint32_t WDTRESET_CTL; /*!< Watchdog Reset Control Register */
DECL|WDT_A_BASE|macro|WDT_A_BASE
DECL|WDT_A_CTL_CNTCL_OFS|macro|WDT_A_CTL_CNTCL_OFS
DECL|WDT_A_CTL_CNTCL|macro|WDT_A_CTL_CNTCL
DECL|WDT_A_CTL_HOLD_OFS|macro|WDT_A_CTL_HOLD_OFS
DECL|WDT_A_CTL_HOLD|macro|WDT_A_CTL_HOLD
DECL|WDT_A_CTL_IS0|macro|WDT_A_CTL_IS0
DECL|WDT_A_CTL_IS1|macro|WDT_A_CTL_IS1
DECL|WDT_A_CTL_IS2|macro|WDT_A_CTL_IS2
DECL|WDT_A_CTL_IS_0|macro|WDT_A_CTL_IS_0
DECL|WDT_A_CTL_IS_1|macro|WDT_A_CTL_IS_1
DECL|WDT_A_CTL_IS_2|macro|WDT_A_CTL_IS_2
DECL|WDT_A_CTL_IS_3|macro|WDT_A_CTL_IS_3
DECL|WDT_A_CTL_IS_4|macro|WDT_A_CTL_IS_4
DECL|WDT_A_CTL_IS_5|macro|WDT_A_CTL_IS_5
DECL|WDT_A_CTL_IS_6|macro|WDT_A_CTL_IS_6
DECL|WDT_A_CTL_IS_7|macro|WDT_A_CTL_IS_7
DECL|WDT_A_CTL_IS_MASK|macro|WDT_A_CTL_IS_MASK
DECL|WDT_A_CTL_IS_OFS|macro|WDT_A_CTL_IS_OFS
DECL|WDT_A_CTL_PW_MASK|macro|WDT_A_CTL_PW_MASK
DECL|WDT_A_CTL_PW_OFS|macro|WDT_A_CTL_PW_OFS
DECL|WDT_A_CTL_PW|macro|WDT_A_CTL_PW
DECL|WDT_A_CTL_SSEL0|macro|WDT_A_CTL_SSEL0
DECL|WDT_A_CTL_SSEL1|macro|WDT_A_CTL_SSEL1
DECL|WDT_A_CTL_SSEL_0|macro|WDT_A_CTL_SSEL_0
DECL|WDT_A_CTL_SSEL_1|macro|WDT_A_CTL_SSEL_1
DECL|WDT_A_CTL_SSEL_2|macro|WDT_A_CTL_SSEL_2
DECL|WDT_A_CTL_SSEL_3|macro|WDT_A_CTL_SSEL_3
DECL|WDT_A_CTL_SSEL_MASK|macro|WDT_A_CTL_SSEL_MASK
DECL|WDT_A_CTL_SSEL_OFS|macro|WDT_A_CTL_SSEL_OFS
DECL|WDT_A_CTL_SSEL__ACLK|macro|WDT_A_CTL_SSEL__ACLK
DECL|WDT_A_CTL_SSEL__BCLK|macro|WDT_A_CTL_SSEL__BCLK
DECL|WDT_A_CTL_SSEL__SMCLK|macro|WDT_A_CTL_SSEL__SMCLK
DECL|WDT_A_CTL_SSEL__VLOCLK|macro|WDT_A_CTL_SSEL__VLOCLK
DECL|WDT_A_CTL_TMSEL_OFS|macro|WDT_A_CTL_TMSEL_OFS
DECL|WDT_A_CTL_TMSEL|macro|WDT_A_CTL_TMSEL
DECL|WDT_A_IRQn|enumerator|WDT_A_IRQn = 3, /* 19 WDT_A Interrupt */
DECL|WDT_A_Type|typedef|} WDT_A_Type;
DECL|WDT_A|macro|WDT_A
DECL|XDIN|member|__O uint16_t XDIN; /*!< AES Accelerator XORed Data In Register */
DECL|XIN|member|__O uint16_t XIN; /*!< AES Accelerator XORed Data In Register */
DECL|YEAR|member|__IO uint16_t YEAR; /*!< RTCYEAR Register Hexadecimal Format */
DECL|YEAR|member|__IO uint16_t YEAR; /*!< Real-Time Clock Year Register - BCD Format */
DECL|__CM4_REV|macro|__CM4_REV
DECL|__CMSIS_CONFIG__|macro|__CMSIS_CONFIG__
DECL|__FPU_PRESENT|macro|__FPU_PRESENT
DECL|__MCU_HAS_ADC14__|macro|__MCU_HAS_ADC14__
DECL|__MCU_HAS_AES256__|macro|__MCU_HAS_AES256__
DECL|__MCU_HAS_CAPTIO0__|macro|__MCU_HAS_CAPTIO0__
DECL|__MCU_HAS_CAPTIO1__|macro|__MCU_HAS_CAPTIO1__
DECL|__MCU_HAS_COMP_E0__|macro|__MCU_HAS_COMP_E0__
DECL|__MCU_HAS_COMP_E1__|macro|__MCU_HAS_COMP_E1__
DECL|__MCU_HAS_CRC32__|macro|__MCU_HAS_CRC32__
DECL|__MCU_HAS_CS__|macro|__MCU_HAS_CS__
DECL|__MCU_HAS_DIO__|macro|__MCU_HAS_DIO__
DECL|__MCU_HAS_DMA__|macro|__MCU_HAS_DMA__
DECL|__MCU_HAS_EUSCI_A0__|macro|__MCU_HAS_EUSCI_A0__
DECL|__MCU_HAS_EUSCI_A1__|macro|__MCU_HAS_EUSCI_A1__
DECL|__MCU_HAS_EUSCI_A2__|macro|__MCU_HAS_EUSCI_A2__
DECL|__MCU_HAS_EUSCI_A3__|macro|__MCU_HAS_EUSCI_A3__
DECL|__MCU_HAS_EUSCI_B0__|macro|__MCU_HAS_EUSCI_B0__
DECL|__MCU_HAS_EUSCI_B1__|macro|__MCU_HAS_EUSCI_B1__
DECL|__MCU_HAS_EUSCI_B2__|macro|__MCU_HAS_EUSCI_B2__
DECL|__MCU_HAS_EUSCI_B3__|macro|__MCU_HAS_EUSCI_B3__
DECL|__MCU_HAS_FLCTL__|macro|__MCU_HAS_FLCTL__
DECL|__MCU_HAS_FL_BOOTOVER_MAILBOX__|macro|__MCU_HAS_FL_BOOTOVER_MAILBOX__
DECL|__MCU_HAS_PCM__|macro|__MCU_HAS_PCM__
DECL|__MCU_HAS_PMAP__|macro|__MCU_HAS_PMAP__
DECL|__MCU_HAS_PSS__|macro|__MCU_HAS_PSS__
DECL|__MCU_HAS_REF_A__|macro|__MCU_HAS_REF_A__
DECL|__MCU_HAS_RSTCTL__|macro|__MCU_HAS_RSTCTL__
DECL|__MCU_HAS_RTC_C__|macro|__MCU_HAS_RTC_C__
DECL|__MCU_HAS_SYSCTL__|macro|__MCU_HAS_SYSCTL__
DECL|__MCU_HAS_TIMER32__|macro|__MCU_HAS_TIMER32__
DECL|__MCU_HAS_TIMER_A0__|macro|__MCU_HAS_TIMER_A0__
DECL|__MCU_HAS_TIMER_A1__|macro|__MCU_HAS_TIMER_A1__
DECL|__MCU_HAS_TIMER_A2__|macro|__MCU_HAS_TIMER_A2__
DECL|__MCU_HAS_TIMER_A3__|macro|__MCU_HAS_TIMER_A3__
DECL|__MCU_HAS_TLV__|macro|__MCU_HAS_TLV__
DECL|__MCU_HAS_WDT_A__|macro|__MCU_HAS_WDT_A__
DECL|__MCU_NUM_DMA_CHANNELS__|macro|__MCU_NUM_DMA_CHANNELS__
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__MSP432P401R_H__|macro|__MSP432P401R_H__
DECL|__MSP432_HAS_PORT10_R__|macro|__MSP432_HAS_PORT10_R__
DECL|__MSP432_HAS_PORT1_R__|macro|__MSP432_HAS_PORT1_R__
DECL|__MSP432_HAS_PORT2_R__|macro|__MSP432_HAS_PORT2_R__
DECL|__MSP432_HAS_PORT3_R__|macro|__MSP432_HAS_PORT3_R__
DECL|__MSP432_HAS_PORT4_R__|macro|__MSP432_HAS_PORT4_R__
DECL|__MSP432_HAS_PORT5_R__|macro|__MSP432_HAS_PORT5_R__
DECL|__MSP432_HAS_PORT6_R__|macro|__MSP432_HAS_PORT6_R__
DECL|__MSP432_HAS_PORT7_R__|macro|__MSP432_HAS_PORT7_R__
DECL|__MSP432_HAS_PORT8_R__|macro|__MSP432_HAS_PORT8_R__
DECL|__MSP432_HAS_PORT9_R__|macro|__MSP432_HAS_PORT9_R__
DECL|__MSP432_HAS_PORTA_R__|macro|__MSP432_HAS_PORTA_R__
DECL|__MSP432_HAS_PORTB_R__|macro|__MSP432_HAS_PORTB_R__
DECL|__MSP432_HAS_PORTC_R__|macro|__MSP432_HAS_PORTC_R__
DECL|__MSP432_HAS_PORTD_R__|macro|__MSP432_HAS_PORTD_R__
DECL|__MSP432_HAS_PORTE_R__|macro|__MSP432_HAS_PORTE_R__
DECL|__MSP432_HAS_PORTJ_R__|macro|__MSP432_HAS_PORTJ_R__
DECL|__MSP432_HEADER_VERSION__|macro|__MSP432_HEADER_VERSION__
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
