{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634494577892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634494577897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 17 14:16:17 2021 " "Processing started: Sun Oct 17 14:16:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634494577897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634494577897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Akram_10_15_2021_Lab_6_Register_File -c Akram_10_15_2021_Lab_6_Register_File " "Command: quartus_map --read_settings_files=on --write_settings_files=off Akram_10_15_2021_Lab_6_Register_File -c Akram_10_15_2021_Lab_6_Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634494577897 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1634494578336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/izzy/onedrive/college/csc342_3 computer organization/labs/lab 4/4b/akram_register_n_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/izzy/onedrive/college/csc342_3 computer organization/labs/lab 4/4b/akram_register_n_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Akram_Register_N_VHDL-arch " "Found design unit 1: Akram_Register_N_VHDL-arch" {  } { { "../Lab 4/4B/Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634494586227 ""} { "Info" "ISGN_ENTITY_NAME" "1 Akram_Register_N_VHDL " "Found entity 1: Akram_Register_N_VHDL" {  } { { "../Lab 4/4B/Akram_Register_N_VHDL.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 4/4B/Akram_Register_N_VHDL.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634494586227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634494586227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/izzy/onedrive/college/csc342_3 computer organization/labs/lab 3/akram_9_19_2021_n_bit_add_sub_flags.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/izzy/onedrive/college/csc342_3 computer organization/labs/lab 3/akram_9_19_2021_n_bit_add_sub_flags.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Akram_9_19_2021_N_Bit_Add_sub_Flags-BEHAV_NBASF " "Found design unit 1: Akram_9_19_2021_N_Bit_Add_sub_Flags-BEHAV_NBASF" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634494586229 ""} { "Info" "ISGN_ENTITY_NAME" "1 Akram_9_19_2021_N_Bit_Add_sub_Flags " "Found entity 1: Akram_9_19_2021_N_Bit_Add_sub_Flags" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634494586229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634494586229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "akram_10_15_2021_lab_6_register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file akram_10_15_2021_lab_6_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Akram_10_15_2021_Lab_6_Register_File-SYN " "Found design unit 1: Akram_10_15_2021_Lab_6_Register_File-SYN" {  } { { "Akram_10_15_2021_Lab_6_Register_File.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/Akram_10_15_2021_Lab_6_Register_File.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634494586231 ""} { "Info" "ISGN_ENTITY_NAME" "1 Akram_10_15_2021_Lab_6_Register_File " "Found entity 1: Akram_10_15_2021_Lab_6_Register_File" {  } { { "Akram_10_15_2021_Lab_6_Register_File.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/Akram_10_15_2021_Lab_6_Register_File.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634494586231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634494586231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Akram_9_19_2021_N_Bit_Add_Sub_Flags " "Elaborating entity \"Akram_9_19_2021_N_Bit_Add_Sub_Flags\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634494586264 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[0\] " "Inserted always-enabled tri-state buffer between \"Sum\[0\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[1\] " "Inserted always-enabled tri-state buffer between \"Sum\[1\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[2\] " "Inserted always-enabled tri-state buffer between \"Sum\[2\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[3\] " "Inserted always-enabled tri-state buffer between \"Sum\[3\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[4\] " "Inserted always-enabled tri-state buffer between \"Sum\[4\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[5\] " "Inserted always-enabled tri-state buffer between \"Sum\[5\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[6\] " "Inserted always-enabled tri-state buffer between \"Sum\[6\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[7\] " "Inserted always-enabled tri-state buffer between \"Sum\[7\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[8\] " "Inserted always-enabled tri-state buffer between \"Sum\[8\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[9\] " "Inserted always-enabled tri-state buffer between \"Sum\[9\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[10\] " "Inserted always-enabled tri-state buffer between \"Sum\[10\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[11\] " "Inserted always-enabled tri-state buffer between \"Sum\[11\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[12\] " "Inserted always-enabled tri-state buffer between \"Sum\[12\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[13\] " "Inserted always-enabled tri-state buffer between \"Sum\[13\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[14\] " "Inserted always-enabled tri-state buffer between \"Sum\[14\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[15\] " "Inserted always-enabled tri-state buffer between \"Sum\[15\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[16\] " "Inserted always-enabled tri-state buffer between \"Sum\[16\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[17\] " "Inserted always-enabled tri-state buffer between \"Sum\[17\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[18\] " "Inserted always-enabled tri-state buffer between \"Sum\[18\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[19\] " "Inserted always-enabled tri-state buffer between \"Sum\[19\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[20\] " "Inserted always-enabled tri-state buffer between \"Sum\[20\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[21\] " "Inserted always-enabled tri-state buffer between \"Sum\[21\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[22\] " "Inserted always-enabled tri-state buffer between \"Sum\[22\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[23\] " "Inserted always-enabled tri-state buffer between \"Sum\[23\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[24\] " "Inserted always-enabled tri-state buffer between \"Sum\[24\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[25\] " "Inserted always-enabled tri-state buffer between \"Sum\[25\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[26\] " "Inserted always-enabled tri-state buffer between \"Sum\[26\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[27\] " "Inserted always-enabled tri-state buffer between \"Sum\[27\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[28\] " "Inserted always-enabled tri-state buffer between \"Sum\[28\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[29\] " "Inserted always-enabled tri-state buffer between \"Sum\[29\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[30\] " "Inserted always-enabled tri-state buffer between \"Sum\[30\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Sum\[31\] " "Inserted always-enabled tri-state buffer between \"Sum\[31\]\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Cf " "Inserted always-enabled tri-state buffer between \"Cf\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Ovf " "Inserted always-enabled tri-state buffer between \"Ovf\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Negf " "Inserted always-enabled tri-state buffer between \"Negf\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ZeroF " "Inserted always-enabled tri-state buffer between \"ZeroF\" and its non-tri-state driver." {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1634494586699 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1634494586699 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[0\]~synth " "Node \"Sum\[0\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[1\]~synth " "Node \"Sum\[1\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[2\]~synth " "Node \"Sum\[2\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[3\]~synth " "Node \"Sum\[3\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[4\]~synth " "Node \"Sum\[4\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[5\]~synth " "Node \"Sum\[5\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[6\]~synth " "Node \"Sum\[6\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[7\]~synth " "Node \"Sum\[7\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[8\]~synth " "Node \"Sum\[8\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[9\]~synth " "Node \"Sum\[9\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[10\]~synth " "Node \"Sum\[10\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[11\]~synth " "Node \"Sum\[11\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[12\]~synth " "Node \"Sum\[12\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[13\]~synth " "Node \"Sum\[13\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[14\]~synth " "Node \"Sum\[14\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[15\]~synth " "Node \"Sum\[15\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[16\]~synth " "Node \"Sum\[16\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[17\]~synth " "Node \"Sum\[17\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[18\]~synth " "Node \"Sum\[18\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[19\]~synth " "Node \"Sum\[19\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[20\]~synth " "Node \"Sum\[20\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[21\]~synth " "Node \"Sum\[21\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[22\]~synth " "Node \"Sum\[22\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[23\]~synth " "Node \"Sum\[23\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[24\]~synth " "Node \"Sum\[24\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[25\]~synth " "Node \"Sum\[25\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[26\]~synth " "Node \"Sum\[26\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[27\]~synth " "Node \"Sum\[27\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[28\]~synth " "Node \"Sum\[28\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[29\]~synth " "Node \"Sum\[29\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[30\]~synth " "Node \"Sum\[30\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Sum\[31\]~synth " "Node \"Sum\[31\]~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Cf~synth " "Node \"Cf~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Ovf~synth " "Node \"Ovf~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Negf~synth " "Node \"Negf~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ZeroF~synth " "Node \"ZeroF~synth\"" {  } { { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1634494586737 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1634494586737 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634494586803 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634494587138 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634494587138 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "196 " "Implemented 196 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634494587173 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634494587173 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1634494587173 ""} { "Info" "ICUT_CUT_TM_LCELLS" "95 " "Implemented 95 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634494587173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634494587173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5056 " "Peak virtual memory: 5056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634494587188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 17 14:16:27 2021 " "Processing ended: Sun Oct 17 14:16:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634494587188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634494587188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634494587188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634494587188 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1634494588360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634494588365 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 17 14:16:27 2021 " "Processing started: Sun Oct 17 14:16:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634494588365 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1634494588365 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Akram_10_15_2021_Lab_6_Register_File -c Akram_10_15_2021_Lab_6_Register_File " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Akram_10_15_2021_Lab_6_Register_File -c Akram_10_15_2021_Lab_6_Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1634494588365 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1634494588485 ""}
{ "Info" "0" "" "Project  = Akram_10_15_2021_Lab_6_Register_File" {  } {  } 0 0 "Project  = Akram_10_15_2021_Lab_6_Register_File" 0 0 "Fitter" 0 0 1634494588485 ""}
{ "Info" "0" "" "Revision = Akram_10_15_2021_Lab_6_Register_File" {  } {  } 0 0 "Revision = Akram_10_15_2021_Lab_6_Register_File" 0 0 "Fitter" 0 0 1634494588485 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1634494588595 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Akram_10_15_2021_Lab_6_Register_File 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Akram_10_15_2021_Lab_6_Register_File\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1634494588602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634494588647 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1634494588647 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634494589028 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634494589050 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1634494589172 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1634494589395 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1634494598967 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634494599229 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1634494599232 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634494599232 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634494599233 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1634494599234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1634494599234 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1634494599234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1634494599235 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1634494599235 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634494599235 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634494599283 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Akram_10_15_2021_Lab_6_Register_File.sdc " "Synopsys Design Constraints File file not found: 'Akram_10_15_2021_Lab_6_Register_File.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1634494606471 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1634494606472 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1634494606472 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1634494606473 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1634494606474 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1634494606474 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1634494606475 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634494606478 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1634494606528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634494607490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634494610049 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634494610677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634494610677 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634494611792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1634494619214 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634494619214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1634494619541 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1634494619541 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1634494619541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634494619543 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1634494620822 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634494620850 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634494621283 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634494621284 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634494621704 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634494624193 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "36 " "Following 36 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[0\] a permanently enabled " "Pin Sum\[0\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[0] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[1\] a permanently enabled " "Pin Sum\[1\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[1] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 36 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[2\] a permanently enabled " "Pin Sum\[2\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[2] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 35 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[3\] a permanently enabled " "Pin Sum\[3\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[3] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 34 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[4\] a permanently enabled " "Pin Sum\[4\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[4] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 33 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[5\] a permanently enabled " "Pin Sum\[5\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[5] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 32 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[6\] a permanently enabled " "Pin Sum\[6\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[6] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 31 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[7\] a permanently enabled " "Pin Sum\[7\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[7] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 30 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[8\] a permanently enabled " "Pin Sum\[8\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[8] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 29 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[9\] a permanently enabled " "Pin Sum\[9\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[9] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 28 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[10\] a permanently enabled " "Pin Sum\[10\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[10] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 27 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[11\] a permanently enabled " "Pin Sum\[11\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[11] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 26 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[12\] a permanently enabled " "Pin Sum\[12\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[12] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 25 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[13\] a permanently enabled " "Pin Sum\[13\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[13] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 24 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[14\] a permanently enabled " "Pin Sum\[14\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[14] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 23 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[15\] a permanently enabled " "Pin Sum\[15\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[15] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 22 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[16\] a permanently enabled " "Pin Sum\[16\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[16] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 21 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[17\] a permanently enabled " "Pin Sum\[17\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[17] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 20 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[18\] a permanently enabled " "Pin Sum\[18\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[18] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 19 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[19\] a permanently enabled " "Pin Sum\[19\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[19] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 18 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[20\] a permanently enabled " "Pin Sum\[20\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[20] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 17 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[21\] a permanently enabled " "Pin Sum\[21\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[21] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 16 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[22\] a permanently enabled " "Pin Sum\[22\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[22] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 15 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[23\] a permanently enabled " "Pin Sum\[23\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[23] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 14 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[24\] a permanently enabled " "Pin Sum\[24\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[24] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 13 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[25\] a permanently enabled " "Pin Sum\[25\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[25] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 12 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[26\] a permanently enabled " "Pin Sum\[26\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[26] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 11 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[27\] a permanently enabled " "Pin Sum\[27\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[27] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 10 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[28\] a permanently enabled " "Pin Sum\[28\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[28] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 9 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[29\] a permanently enabled " "Pin Sum\[29\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[29] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 8 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[30\] a permanently enabled " "Pin Sum\[30\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[30] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 7 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Sum\[31\] a permanently enabled " "Pin Sum\[31\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Sum[31] } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 6 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Cf a permanently enabled " "Pin Cf has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Cf } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 104 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Ovf a permanently enabled " "Pin Ovf has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Ovf } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 103 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Negf a permanently enabled " "Pin Negf has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { Negf } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 105 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ZeroF a permanently enabled " "Pin ZeroF has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ZeroF } } } { "../Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" "" { Text "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 3/Akram_9_19_2021_N_Bit_Add_Sub_Flags.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/" { { 0 { 0 ""} 0 102 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1634494624502 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1634494624502 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/output_files/Akram_10_15_2021_Lab_6_Register_File.fit.smsg " "Generated suppressed messages file C:/Users/Izzy/OneDrive/College/CSC342_3 Computer Organization/Labs/Lab 6/output_files/Akram_10_15_2021_Lab_6_Register_File.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634494624555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6242 " "Peak virtual memory: 6242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634494624987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 17 14:17:04 2021 " "Processing ended: Sun Oct 17 14:17:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634494624987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634494624987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634494624987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634494624987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1634494626027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634494626032 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 17 14:17:05 2021 " "Processing started: Sun Oct 17 14:17:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634494626032 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1634494626032 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Akram_10_15_2021_Lab_6_Register_File -c Akram_10_15_2021_Lab_6_Register_File " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Akram_10_15_2021_Lab_6_Register_File -c Akram_10_15_2021_Lab_6_Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1634494626032 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1634494631360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5021 " "Peak virtual memory: 5021 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634494631709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 17 14:17:11 2021 " "Processing ended: Sun Oct 17 14:17:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634494631709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634494631709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634494631709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1634494631709 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1634494632329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1634494632896 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634494632901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 17 14:17:12 2021 " "Processing started: Sun Oct 17 14:17:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634494632901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494632901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Akram_10_15_2021_Lab_6_Register_File -c Akram_10_15_2021_Lab_6_Register_File " "Command: quartus_sta Akram_10_15_2021_Lab_6_Register_File -c Akram_10_15_2021_Lab_6_Register_File" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494632901 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1634494633025 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494633621 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494633661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494633661 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Akram_10_15_2021_Lab_6_Register_File.sdc " "Synopsys Design Constraints File file not found: 'Akram_10_15_2021_Lab_6_Register_File.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494634152 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494634152 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494634153 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494634153 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494634154 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494634154 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1634494634155 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494634163 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634494634165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494634165 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494634169 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494634170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494634172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494634173 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494634177 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634494634180 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494634212 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494635063 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494635103 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494635103 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494635103 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494635103 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494635104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494635109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494635110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494635112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494635113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494635118 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634494635120 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494635259 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494635993 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636033 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636033 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636033 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636041 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636047 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1634494636049 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636193 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636193 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636194 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636196 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636200 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494636208 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494637618 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494637623 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5291 " "Peak virtual memory: 5291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634494637675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 17 14:17:17 2021 " "Processing ended: Sun Oct 17 14:17:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634494637675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634494637675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634494637675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494637675 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 88 s " "Quartus Prime Full Compilation was successful. 0 errors, 88 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1634494638337 ""}
