
Starting:    C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v12.1\SynplifyPro
Hostname:    PHOENIX136DESKY
Date:        Mon Nov 25 01:07:22 2019
Version:     N-2018.03M-SP1-1

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/constraint/Delta_Sigma_Design_check_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode

Implementation not found: synthesis
log file: "C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\Delta_Sigma_Design.srr"
Running: constraint_check in foreground


Running Flow: constraint_check (Constraint Check) on Delta_Sigma_Design_checker_syn|synthesis
# Mon Nov 25 01:07:22 2019

Running Flow: compile (Compile) on Delta_Sigma_Design_checker_syn|synthesis
# Mon Nov 25 01:07:22 2019

Running Flow: compile_flow (Compile Process) on Delta_Sigma_Design_checker_syn|synthesis
# Mon Nov 25 01:07:22 2019

Running: compiler (Compile Input) on Delta_Sigma_Design_checker_syn|synthesis
# Mon Nov 25 01:07:22 2019

compiler completed
# Mon Nov 25 01:07:23 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on Delta_Sigma_Design_checker_syn|synthesis
# Mon Nov 25 01:07:23 2019
Up-To-Date: multi_srs_gen. No run necessary
Copied C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\Delta_Sigma_Design.srr to C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\constraint\FDC_checker.log
Complete: Compile Process on Delta_Sigma_Design_checker_syn|synthesis

Running: premap (Premap) on Delta_Sigma_Design_checker_syn|synthesis
# Mon Nov 25 01:07:23 2019
premap exited with errors
Job failed on: Delta_Sigma_Design_checker_syn|synthesis


Return Code: 2
Run Time:00h:00m:01s
Complete: Compile on Delta_Sigma_Design_checker_syn|synthesis
Complete: Constraint Check on Delta_Sigma_Design_checker_syn|synthesis
Copied C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\synthesis\Delta_Sigma_Design.srr to C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\constraint\FDC_checker.log
Error: At line 3 while processing "C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/constraint/Delta_Sigma_Design_check_syn.tcl"
2
TCL script complete: "C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/constraint/Delta_Sigma_Design_check_syn.tcl"
TCL script had errors: "C:/Users/Phoenix136/Dropbox/FPGA/Microsemi/Delta_Sigma_Converter/constraint/Delta_Sigma_Design_check_syn.tcl"
exit status=9
exit status=9
Save changes for project:
C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Delta_Sigma_Converter\constraint\Delta_Sigma_Design_checker_syn.prj
batch mode default:no
License checkin: synplifypro_actel
