<profile>

<section name = "Vitis HLS Report for 'fir_filter'" level="0">
<item name = "Date">Sat Sep 27 19:03:48 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">filter</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.860 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">285, 285, 2.850 us, 2.850 us, 286, 286, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_fir_filter_Pipeline_VITIS_LOOP_13_1_fu_116">fir_filter_Pipeline_VITIS_LOOP_13_1, 18, 18, 0.180 us, 0.180 us, 17, 17, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_fir_filter_Pipeline_VITIS_LOOP_18_2_fu_150">fir_filter_Pipeline_VITIS_LOOP_18_2, 263, 263, 2.630 us, 2.630 us, 257, 257, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 2600, 1270, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 160, -</column>
<column name="Register">-, -, 487, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 7, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_fir_filter_Pipeline_VITIS_LOOP_13_1_fu_116">fir_filter_Pipeline_VITIS_LOOP_13_1, 0, 0, 7, 54, 0</column>
<column name="grp_fir_filter_Pipeline_VITIS_LOOP_18_2_fu_150">fir_filter_Pipeline_VITIS_LOOP_18_2, 0, 0, 2593, 1216, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 6, 1, 6</column>
<column name="shift_reg_0">9, 2, 32, 64</column>
<column name="shift_reg_1">9, 2, 32, 64</column>
<column name="shift_reg_10">9, 2, 32, 64</column>
<column name="shift_reg_11">9, 2, 32, 64</column>
<column name="shift_reg_12">9, 2, 32, 64</column>
<column name="shift_reg_13">9, 2, 32, 64</column>
<column name="shift_reg_14">9, 2, 32, 64</column>
<column name="shift_reg_2">9, 2, 32, 64</column>
<column name="shift_reg_3">9, 2, 32, 64</column>
<column name="shift_reg_4">9, 2, 32, 64</column>
<column name="shift_reg_5">9, 2, 32, 64</column>
<column name="shift_reg_6">9, 2, 32, 64</column>
<column name="shift_reg_7">9, 2, 32, 64</column>
<column name="shift_reg_8">9, 2, 32, 64</column>
<column name="shift_reg_9">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="grp_fir_filter_Pipeline_VITIS_LOOP_13_1_fu_116_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_fir_filter_Pipeline_VITIS_LOOP_18_2_fu_150_ap_start_reg">1, 0, 1, 0</column>
<column name="shift_reg_0">32, 0, 32, 0</column>
<column name="shift_reg_1">32, 0, 32, 0</column>
<column name="shift_reg_10">32, 0, 32, 0</column>
<column name="shift_reg_11">32, 0, 32, 0</column>
<column name="shift_reg_12">32, 0, 32, 0</column>
<column name="shift_reg_13">32, 0, 32, 0</column>
<column name="shift_reg_14">32, 0, 32, 0</column>
<column name="shift_reg_2">32, 0, 32, 0</column>
<column name="shift_reg_3">32, 0, 32, 0</column>
<column name="shift_reg_4">32, 0, 32, 0</column>
<column name="shift_reg_5">32, 0, 32, 0</column>
<column name="shift_reg_6">32, 0, 32, 0</column>
<column name="shift_reg_7">32, 0, 32, 0</column>
<column name="shift_reg_8">32, 0, 32, 0</column>
<column name="shift_reg_9">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir_filter, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir_filter, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir_filter, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir_filter, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir_filter, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir_filter, return value</column>
<column name="in_r_address0">out, 8, ap_memory, in_r, array</column>
<column name="in_r_ce0">out, 1, ap_memory, in_r, array</column>
<column name="in_r_q0">in, 32, ap_memory, in_r, array</column>
<column name="out_r_address0">out, 8, ap_memory, out_r, array</column>
<column name="out_r_ce0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_we0">out, 1, ap_memory, out_r, array</column>
<column name="out_r_d0">out, 32, ap_memory, out_r, array</column>
</table>
</item>
</section>
</profile>
