// Seed: 2571272054
module module_0 (
    input wire id_0,
    input wor id_1,
    input tri1 id_2,
    output wand id_3,
    output uwire id_4
    , id_28,
    input tri1 id_5,
    output tri1 id_6,
    input wor id_7,
    output wor id_8,
    input tri id_9,
    output supply1 id_10,
    input wor id_11,
    input uwire id_12,
    output wor id_13,
    output uwire id_14,
    input tri0 id_15,
    input wor id_16,
    output wor id_17,
    output tri0 id_18,
    output supply1 id_19,
    output tri id_20,
    output tri id_21
    , id_29,
    input supply1 id_22,
    output supply0 id_23,
    input wire id_24,
    input uwire id_25,
    input wand id_26
);
  assign id_19 = 1;
  id_30(
      .id_0(id_21), .id_1(1)
  );
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output supply0 id_4
);
  assign id_4 = id_3;
  module_0(
      id_3,
      id_3,
      id_2,
      id_4,
      id_0,
      id_3,
      id_0,
      id_2,
      id_1,
      id_2,
      id_4,
      id_2,
      id_3,
      id_0,
      id_0,
      id_2,
      id_3,
      id_1,
      id_0,
      id_0,
      id_4,
      id_0,
      id_2,
      id_4,
      id_3,
      id_2,
      id_3
  );
endmodule
