{"name":"SRC","description":"SRC","groupName":"SRC","prependToName":"SRC_","baseAddress":"0x400F8000","addressBlock":{"offset":"0","size":"0x48","usage":"registers"},"interrupts":[{"name":"SRC","value":98}],"registers":{"SCR":{"name":"SCR","description":"SRC Control Register","addressOffset":"0","size":32,"access":"read-write","resetValue":"0xA0480520","resetMask":"0xFFFFFFFF","fields":{"mask_wdog_rst":{"name":"mask_wdog_rst","description":"Mask wdog_rst_b source","bitOffset":7,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"mask_wdog_rst_5","description":"wdog_rst_b is masked","value":"0x5"},{"name":"mask_wdog_rst_10","description":"wdog_rst_b is not masked (default)","value":"0xA"}]},"core0_rst":{"name":"core0_rst","description":"Software reset for core0 only","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"core0_rst_0","description":"do not assert core0 reset","value":"0"},{"name":"core0_rst_1","description":"assert core0 reset","value":"0x1"}]},"core0_dbg_rst":{"name":"core0_dbg_rst","description":"Software reset for core0 debug only","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"core0_dbg_rst_0","description":"do not assert core0 debug reset","value":"0"},{"name":"core0_dbg_rst_1","description":"assert core0 debug reset","value":"0x1"}]},"dbg_rst_msk_pg":{"name":"dbg_rst_msk_pg","description":"Do not assert debug resets after power gating event of core","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"dbg_rst_msk_pg_0","description":"do not mask core debug resets (debug resets will be asserted after power gating event)","value":"0"},{"name":"dbg_rst_msk_pg_1","description":"mask core debug resets (debug resets won't be asserted after power gating event)","value":"0x1"}]},"mask_wdog3_rst":{"name":"mask_wdog3_rst","description":"Mask wdog3_rst_b source","bitOffset":28,"bitWidth":4,"access":"read-write","enumeratedValues":[{"name":"mask_wdog3_rst_5","description":"wdog3_rst_b is masked","value":"0x5"},{"name":"mask_wdog3_rst_10","description":"wdog3_rst_b is not masked","value":"0xA"}]}}},"SBMR1":{"name":"SBMR1","description":"SRC Boot Mode Register 1","addressOffset":"0x4","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"BOOT_CFG1":{"name":"BOOT_CFG1","description":"Refer to fusemap.","bitOffset":0,"bitWidth":8,"access":"read-only","enumeratedValues":[]},"BOOT_CFG2":{"name":"BOOT_CFG2","description":"Refer to fusemap.","bitOffset":8,"bitWidth":8,"access":"read-only","enumeratedValues":[]},"BOOT_CFG3":{"name":"BOOT_CFG3","description":"Refer to fusemap.","bitOffset":16,"bitWidth":8,"access":"read-only","enumeratedValues":[]},"BOOT_CFG4":{"name":"BOOT_CFG4","description":"Refer to fusemap.","bitOffset":24,"bitWidth":8,"access":"read-only","enumeratedValues":[]}}},"SRSR":{"name":"SRSR","description":"SRC Reset Status Register","addressOffset":"0x8","size":32,"access":"read-write","resetValue":"0x1","resetMask":"0xFFFFFFFF","fields":{"ipp_reset_b":{"name":"ipp_reset_b","description":"Indicates whether reset was the result of ipp_reset_b pin (Power-up sequence)","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ipp_reset_b_0","description":"Reset is not a result of ipp_reset_b pin.","value":"0"},{"name":"ipp_reset_b_1","description":"Reset is a result of ipp_reset_b pin.","value":"0x1"}]},"lockup_sysresetreq":{"name":"lockup_sysresetreq","description":"Indicates a reset has been caused by CPU lockup or software setting of SYSRESETREQ bit in Application Interrupt and Reset Control Register of the Arm core","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"lockup_sysresetreq_0","description":"Reset is not a result of the mentioned case.","value":"0"},{"name":"lockup_sysresetreq_1","description":"Reset is a result of the mentioned case.","value":"0x1"}]},"csu_reset_b":{"name":"csu_reset_b","description":"Indicates whether the reset was the result of the csu_reset_b input.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"csu_reset_b_0","description":"Reset is not a result of the csu_reset_b event.","value":"0"},{"name":"csu_reset_b_1","description":"Reset is a result of the csu_reset_b event.","value":"0x1"}]},"ipp_user_reset_b":{"name":"ipp_user_reset_b","description":"Indicates whether the reset was the result of the ipp_user_reset_b qualified reset.","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ipp_user_reset_b_0","description":"Reset is not a result of the ipp_user_reset_b qualified as COLD reset event.","value":"0"},{"name":"ipp_user_reset_b_1","description":"Reset is a result of the ipp_user_reset_b qualified as COLD reset event.","value":"0x1"}]},"wdog_rst_b":{"name":"wdog_rst_b","description":"IC Watchdog Time-out reset","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"wdog_rst_b_0","description":"Reset is not a result of the watchdog time-out event.","value":"0"},{"name":"wdog_rst_b_1","description":"Reset is a result of the watchdog time-out event.","value":"0x1"}]},"jtag_rst_b":{"name":"jtag_rst_b","description":"HIGH - Z JTAG reset. Indicates whether the reset was the result of HIGH-Z reset from JTAG.","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"jtag_rst_b_0","description":"Reset is not a result of HIGH-Z reset from JTAG.","value":"0"},{"name":"jtag_rst_b_1","description":"Reset is a result of HIGH-Z reset from JTAG.","value":"0x1"}]},"jtag_sw_rst":{"name":"jtag_sw_rst","description":"JTAG software reset. Indicates whether the reset was the result of software reset from JTAG.","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"jtag_sw_rst_0","description":"Reset is not a result of the mentioned case.","value":"0"},{"name":"jtag_sw_rst_1","description":"Reset is a result of the mentioned case.","value":"0x1"}]},"wdog3_rst_b":{"name":"wdog3_rst_b","description":"IC Watchdog3 Time-out reset","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"wdog3_rst_b_0","description":"Reset is not a result of the watchdog3 time-out event.","value":"0"},{"name":"wdog3_rst_b_1","description":"Reset is a result of the watchdog3 time-out event.","value":"0x1"}]},"tempsense_rst_b":{"name":"tempsense_rst_b","description":"Temper Sensor software reset","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"tempsense_rst_b_0","description":"Reset is not a result of software reset from Temperature Sensor.","value":"0"},{"name":"tempsense_rst_b_1","description":"Reset is a result of software reset from Temperature Sensor.","value":"0x1"}]}}},"SBMR2":{"name":"SBMR2","description":"SRC Boot Mode Register 2","addressOffset":"0x1C","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"SEC_CONFIG":{"name":"SEC_CONFIG","description":"SECONFIG[1] shows the state of the SECONFIG[1] fuse","bitOffset":0,"bitWidth":2,"access":"read-only","enumeratedValues":[]},"BT_FUSE_SEL":{"name":"BT_FUSE_SEL","description":"BT_FUSE_SEL (connected to gpio bt_fuse_sel) shows the state of the BT_FUSE_SEL fuse","bitOffset":4,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"BMOD":{"name":"BMOD","description":"BMOD[1:0] shows the latched state of the BOOT_MODE1 and BOOT_MODE0 signals on the rising edge of POR_B","bitOffset":24,"bitWidth":2,"access":"read-only","enumeratedValues":[]}}},"GPR1":{"name":"GPR1","description":"SRC General Purpose Register 1","addressOffset":"0x20","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"PERSISTENT_ENTRY0":{"name":"PERSISTENT_ENTRY0","description":"Holds entry function for core0 for waking-up from low power mode","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"GPR2":{"name":"GPR2","description":"SRC General Purpose Register 2","addressOffset":"0x24","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"PERSISTENT_ARG0":{"name":"PERSISTENT_ARG0","description":"Holds argument of entry function for core0 for waking-up from low power mode","bitOffset":0,"bitWidth":32,"access":"read-write","enumeratedValues":[]}}},"GPR3":{"name":"GPR3","description":"SRC General Purpose Register 3","addressOffset":"0x28","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"GPR4":{"name":"GPR4","description":"SRC General Purpose Register 4","addressOffset":"0x2C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"GPR5":{"name":"GPR5","description":"SRC General Purpose Register 5","addressOffset":"0x30","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"GPR6":{"name":"GPR6","description":"SRC General Purpose Register 6","addressOffset":"0x34","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"GPR7":{"name":"GPR7","description":"SRC General Purpose Register 7","addressOffset":"0x38","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"GPR8":{"name":"GPR8","description":"SRC General Purpose Register 8","addressOffset":"0x3C","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"GPR9":{"name":"GPR9","description":"SRC General Purpose Register 9","addressOffset":"0x40","size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{}},"GPR10":{"name":"GPR10","description":"SRC General Purpose Register 10","addressOffset":"0x44","size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":{"PERSIST_REDUNDANT_BOOT":{"name":"PERSIST_REDUNDANT_BOOT","description":"This field identifies which image must be used - 0/1/2/3","bitOffset":26,"bitWidth":2,"access":"read-write","enumeratedValues":[]},"PERSIST_SECONDARY_BOOT":{"name":"PERSIST_SECONDARY_BOOT","description":"This bit identifies which image must be used - primary and secondary","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}}},"derivedFrom":null}