git clone --depth 1 --no-tags https://github.com/malikshanaah1999/WIFI_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615848459
git clone --depth 1 --no-tags https://github.com/spockman66/axis_header.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615712367
git clone --depth 1 --no-tags https://github.com/Perinze/taxi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614675215
git clone --depth 1 --no-tags https://github.com/S3dMJ/CountNoX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614246815
git clone --depth 1 --no-tags https://github.com/umutc24/Digital-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614790876
git clone --depth 1 --no-tags https://github.com/pudding-art/verilog_code_slices.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614649611
git clone --depth 1 --no-tags https://github.com/ip-playground/DDR2-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614714428
git clone --depth 1 --no-tags https://github.com/Arsenii2013/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614329687
git clone --depth 1 --no-tags https://github.com/Pernapati-Akhil/DDR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615162733
git clone --depth 1 --no-tags https://github.com/ManavGandhi-github/Pong_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615127587
git clone --depth 1 --no-tags https://github.com/ahmadirtisam/Mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616003069
git clone --depth 1 --no-tags https://github.com/Marcox385/ARQ_Tarea_RISC_V_Equipo_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616654161
git clone --depth 1 --no-tags https://github.com/TristanJeferson/MI---Projeto-de-Circuitos-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616930400
git clone --depth 1 --no-tags https://github.com/omikami747/sfifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617774179
git clone --depth 1 --no-tags https://github.com/23-cpu/Parking-Lot-Lab-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618606333
git clone --depth 1 --no-tags https://github.com/EmbeddedCamerata/RV32I-RISC-CPU-with-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619070561
git clone --depth 1 --no-tags https://github.com/bgatusch/caravel_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617029894
git clone --depth 1 --no-tags https://github.com/Sanmml/trifunc_mp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617613106
git clone --depth 1 --no-tags https://github.com/GaneshSai720/SDLX_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613223748
git clone --depth 1 --no-tags https://github.com/wysjixiang/FPGA_CNN_functional_verify.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618935914
git clone --depth 1 --no-tags https://github.com/Kristen012/logic_design_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615297274
git clone --depth 1 --no-tags https://github.com/diferential/sc-rv-tt03-block2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618892550
git clone --depth 1 --no-tags https://github.com/Toni-Graphics/HardWareLib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616106924
git clone --depth 1 --no-tags https://github.com/Danishnoor5/Verilog-VHDL-Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616062030
git clone --depth 1 --no-tags https://github.com/Shaka-wang/Shaka.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616331888
git clone --depth 1 --no-tags https://github.com/igronin47/Dual-PORT-RAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616659654
git clone --depth 1 --no-tags https://github.com/JYK89/axi4_rw_test_v1_0_M00_AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618262756
git clone --depth 1 --no-tags https://github.com/arjunsahajan/Eight-bit-two-function-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618976324
git clone --depth 1 --no-tags https://github.com/Sin-kider/verilog_learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617445730
git clone --depth 1 --no-tags https://github.com/kevin21018212/SorterCalulator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617081971
git clone --depth 1 --no-tags https://github.com/PhilipHep/Open-Source-Hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619309821
git clone --depth 1 --no-tags https://github.com/fishop0304/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616775358
git clone --depth 1 --no-tags https://github.com/2ndBlossom/ece552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617744549
git clone --depth 1 --no-tags https://github.com/praveenyadav02011995/RTL-basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619284801
git clone --depth 1 --no-tags https://github.com/Gunasaikiran/100-Days-OF-RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612299787
git clone --depth 1 --no-tags https://github.com/locnd182644/Single_Cycle_RISC_V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612332528
git clone --depth 1 --no-tags https://github.com/Shazarulislam/Random_Practise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613217378
git clone --depth 1 --no-tags https://github.com/lyfne123/e200_learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613170058
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/Single-Cycle-RV-32I-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614289935
git clone --depth 1 --no-tags https://github.com/Mahmoud1172/SPI-Verification-Using-Golden-Model-method-SystemVerilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612593482
git clone --depth 1 --no-tags https://github.com/NalavathVamsinaik/VERILOG-CODE-IN-NPTEL-COURSE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612607049
git clone --depth 1 --no-tags https://github.com/DDDSSSTTT/260b_proj_step1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613107135
git clone --depth 1 --no-tags https://github.com/alwjgd/alwjgd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614677113
git clone --depth 1 --no-tags https://github.com/canaancc/PolyEval.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615919949
git clone --depth 1 --no-tags https://github.com/deeplathiya/Hardware-Security.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615951833
git clone --depth 1 --no-tags https://github.com/igronin47/RTL-CODES.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615956451
git clone --depth 1 --no-tags https://github.com/aswaniar/efab_test1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614862672
git clone --depth 1 --no-tags https://github.com/yashbg/cs220-computer-organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614977602
git clone --depth 1 --no-tags https://github.com/carpenterjaeden/DynamicBranchPrediction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617747501
git clone --depth 1 --no-tags https://github.com/SCP-11/CS552-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618277634
git clone --depth 1 --no-tags https://github.com/learn-cocotb/assignment-1-xor-verification-rakshagithub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612497725
git clone --depth 1 --no-tags https://github.com/emanaymanmm/RISCV-32-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612692288
git clone --depth 1 --no-tags https://github.com/iansseijelly/InterlakenLatencyMeasure.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612427670
git clone --depth 1 --no-tags https://github.com/ChaminduS/N-bit-Mult-Div-in-Chisel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612439410
git clone --depth 1 --no-tags https://github.com/Sam1215Lee/IC-CONTEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613731238
git clone --depth 1 --no-tags https://github.com/HUANG-YI-HSUN/Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617880895
git clone --depth 1 --no-tags https://github.com/SageScroll18144/stopwatch-calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618222028
git clone --depth 1 --no-tags https://github.com/ctbram/nexys2-ripple-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618151927
git clone --depth 1 --no-tags https://github.com/w4lly0/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615734678
git clone --depth 1 --no-tags https://github.com/nokitoi/FPGA_votMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615642187
git clone --depth 1 --no-tags https://github.com/shourovrm/caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615752686
git clone --depth 1 --no-tags https://github.com/Devansh0210/UART_Regs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/619123320
git clone --depth 1 --no-tags https://github.com/yenescaliskan/FPGA_Based_POS_Device.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618939734
git clone --depth 1 --no-tags https://github.com/HiggsBose/Single-Cycle-RISC-V-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617851969
git clone --depth 1 --no-tags https://github.com/Mallikacnms/y86_64_pip_seq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618539024
git clone --depth 1 --no-tags https://github.com/NourMamdouh/simple_mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615027395
git clone --depth 1 --no-tags https://github.com/srinivasf1/Project3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615897244
git clone --depth 1 --no-tags https://github.com/panshijie303/FPGA-Tetris.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615859970
git clone --depth 1 --no-tags https://github.com/newaetech/cw340-luna-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617031244
git clone --depth 1 --no-tags https://github.com/J0shuaLeong/EE2026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617243653
git clone --depth 1 --no-tags https://github.com/valmyr/LASD-2022.2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617169148
git clone --depth 1 --no-tags https://github.com/Tung-lab/1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616247565
git clone --depth 1 --no-tags https://github.com/brsf11/inflate-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616088548
git clone --depth 1 --no-tags https://github.com/chris-william0829/bit-mini-5-level-pipline-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616828605
git clone --depth 1 --no-tags https://github.com/linjim2235/IC_Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618745696
git clone --depth 1 --no-tags https://github.com/A7med3id10/UART_Digital_Communication_System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612554898
git clone --depth 1 --no-tags https://github.com/DmitryMustk/Decoder-CircuitDesignProgect-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614381660
git clone --depth 1 --no-tags https://github.com/AMITS424/DSP-in-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614409247
git clone --depth 1 --no-tags https://github.com/Mesopeer365/VerilogRPNCalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614196814
git clone --depth 1 --no-tags https://github.com/yesinali/ButtonDebouncing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615756213
git clone --depth 1 --no-tags https://github.com/KarimBassel/ATM-Finite-State-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613324915
git clone --depth 1 --no-tags https://github.com/Berkant-Simsek/Vivado_Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616372190
git clone --depth 1 --no-tags https://github.com/coder-zhangming/MD5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616427637
git clone --depth 1 --no-tags https://github.com/lukemcneil/stack-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/616651366
git clone --depth 1 --no-tags https://github.com/zzlt2000/ns.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612789787
git clone --depth 1 --no-tags https://github.com/MetinErenOktay/By-Using-Verilog-HDL-Implementing-a-Boolean-function-Using-a-2x4-decoder-and-a-4x1-MUX..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612745990
git clone --depth 1 --no-tags https://github.com/bertanbee/grupo3-aula2-pcs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617594551
git clone --depth 1 --no-tags https://github.com/NalavathVamsinaik/Verilog-Language.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618757961
git clone --depth 1 --no-tags https://github.com/Vineethjaisal/AMD-XILINX-VIVADO-2020.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618727652
