{
    "type": "Root",
    "cxx_class": "gem5::Root",
    "name": null,
    "path": "root",
    "eventq_index": 0,
    "full_system": false,
    "sim_quantum": 0,
    "time_sync_enable": false,
    "time_sync_period": 100000000000,
    "time_sync_spin_threshold": 100000000,
    "system": {
        "type": "System",
        "cxx_class": "gem5::System",
        "name": "system",
        "path": "system",
        "auto_unlink_shared_backstore": false,
        "cache_line_size": 64,
        "eventq_index": 0,
        "exit_on_work_items": false,
        "init_param": 0,
        "m5ops_base": 0,
        "mem_mode": "timing",
        "mem_ranges": [
            "0:536870912"
        ],
        "memories": [
            "system.mem_ctrl.dram"
        ],
        "mmap_using_noreserve": false,
        "multi_thread": false,
        "num_work_ids": 16,
        "readfile": "",
        "redirect_paths": [],
        "shadow_rom_ranges": [],
        "shared_backstore": "",
        "symbolfile": "",
        "thermal_components": [],
        "thermal_model": null,
        "work_begin_ckpt_count": 0,
        "work_begin_cpu_id_exit": -1,
        "work_begin_exit_count": 0,
        "work_cpus_ckpt_count": 0,
        "work_end_ckpt_count": 0,
        "work_end_exit_count": 0,
        "work_item_id": -1,
        "workload": {
            "type": "X86EmuLinux",
            "cxx_class": "gem5::X86ISA::EmuLinux",
            "name": "workload",
            "path": "system.workload",
            "eventq_index": 0,
            "remote_gdb_port": "#7000",
            "wait_for_remote_gdb": false
        },
        "RootComplex": {
            "type": "PciBridge2",
            "cxx_class": "gem5::PciBridge2",
            "name": "RootComplex",
            "path": "system.RootComplex",
            "BAR0Size": 0,
            "BAR1Size": 0,
            "BIST": 0,
            "Bar0": 0,
            "Bar1": 0,
            "BridgeControl": 0,
            "CacheLineSize": 0,
            "CapabilityPointer": 208,
            "ClassCode": 6,
            "Command": 1031,
            "DeviceId1": 40080,
            "DeviceId2": 40082,
            "DeviceId3": 40084,
            "DeviceId_upstream": 33330,
            "ExpansionROMBaseAddress": 0,
            "HeaderType": 1,
            "IOBase": 1,
            "IOBaseUpper": 12032,
            "IOLimit": 1,
            "IOLimitUpper": 12032,
            "InterruptLine": 32,
            "InterruptPin": 1,
            "LatencyTimer": 0,
            "MemoryBase": 0,
            "MemoryLimit": 0,
            "PXCAPBaseOffset": 208,
            "PXCAPCapId": 16,
            "PXCAPCapabilities": 65,
            "PXCAPCapabilities_downstream": 97,
            "PXCAPCapabilities_upstream": 81,
            "PXCAPDevCap2": 0,
            "PXCAPDevCapabilities": 577,
            "PXCAPDevCtrl": 4128,
            "PXCAPDevCtrl2": 0,
            "PXCAPDevStatus": 0,
            "PXCAPLinkCap": 16814097,
            "PXCAPLinkCtrl": 8,
            "PXCAPLinkStatus": 17,
            "PXCAPNextCapability": 0,
            "PXCAPRootControl": 0,
            "PXCAPRootStatus": 0,
            "PrefetchableMemoryBase": 0,
            "PrefetchableMemoryBaseUpper": 0,
            "PrefetchableMemoryLimit": 0,
            "PrefetchableMemoryLimitUpper": 0,
            "PrimaryBusNumber": 0,
            "ProgIF": 0,
            "Revision": 0,
            "SecondaryBusNumber": 0,
            "SecondaryLatencyTimer": 0,
            "SecondaryStatus": 0,
            "Status": 16,
            "SubClassCode": 4,
            "SubordinateBusNumber": 0,
            "VendorId": 32902,
            "config_latency": 20000,
            "delay": 0,
            "eventq_index": 0,
            "is_switch": 0,
            "is_transmit": 0,
            "pci_bus": 0,
            "pci_dev1": 4,
            "pci_dev2": 5,
            "pci_dev3": 6,
            "pci_func1": 0,
            "pci_func2": 0,
            "pci_func3": 0,
            "pci_upstream_dev": 0,
            "pci_upstream_func": 0,
            "rc_id": 0,
            "req_size": 16,
            "resp_size": 16,
            "request1": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.pcie1.upstreamResponse",
                "is_source": "True"
            },
            "request2": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.pcie2.upstreamResponse",
                "is_source": "True"
            },
            "request3": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.pcie3.upstreamResponse",
                "is_source": "True"
            },
            "request_dma": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membus.cpu_side_ports[4]",
                "is_source": "True"
            },
            "response": {
                "role": "GEM5 RESPONDER",
                "peer": "system.membus.mem_side_ports[3]",
                "is_source": "False"
            },
            "response_dma1": {
                "role": "GEM5 RESPONDER",
                "peer": "system.pcie1.upstreamRequest",
                "is_source": "False"
            },
            "response_dma2": {
                "role": "GEM5 RESPONDER",
                "peer": "system.pcie2.upstreamRequest",
                "is_source": "False"
            },
            "response_dma3": {
                "role": "GEM5 RESPONDER",
                "peer": "system.pcie3.upstreamRequest",
                "is_source": "False"
            }
        },
        "clk_domain": {
            "type": "SrcClockDomain",
            "cxx_class": "gem5::SrcClockDomain",
            "name": "clk_domain",
            "path": "system.clk_domain",
            "clock": [
                1000
            ],
            "domain_id": -1,
            "eventq_index": 0,
            "init_perf_level": 0,
            "voltage_domain": {
                "type": "VoltageDomain",
                "cxx_class": "gem5::VoltageDomain",
                "name": "voltage_domain",
                "path": "system.clk_domain.voltage_domain",
                "eventq_index": 0,
                "voltage": [
                    1.0
                ]
            }
        },
        "cpu": {
            "type": "BaseTimingSimpleCPU",
            "cxx_class": "gem5::TimingSimpleCPU",
            "name": "cpu",
            "path": "system.cpu",
            "branchPred": null,
            "checker": null,
            "clk_domain": "system.clk_domain",
            "cpu_id": -1,
            "decoder": [
                {
                    "type": "X86Decoder",
                    "cxx_class": "gem5::X86ISA::Decoder",
                    "name": "decoder",
                    "path": "system.cpu.decoder",
                    "eventq_index": 0,
                    "isa": "system.cpu.isa"
                }
            ],
            "do_checkpoint_insts": true,
            "do_statistics_insts": true,
            "eventq_index": 0,
            "function_trace": false,
            "function_trace_start": 0,
            "interrupts": [
                {
                    "type": "X86LocalApic",
                    "cxx_class": "gem5::X86ISA::Interrupts",
                    "name": "interrupts",
                    "path": "system.cpu.interrupts",
                    "clk_domain": {
                        "type": "DerivedClockDomain",
                        "cxx_class": "gem5::DerivedClockDomain",
                        "name": "clk_domain",
                        "path": "system.cpu.interrupts.clk_domain",
                        "clk_divider": 16,
                        "clk_domain": "system.clk_domain",
                        "eventq_index": 0
                    },
                    "eventq_index": 0,
                    "int_latency": 1000,
                    "pio_latency": 100000,
                    "system": "system",
                    "int_requestor": {
                        "role": "GEM5 REQUESTOR",
                        "peer": "system.membus.cpu_side_ports[2]",
                        "is_source": "True"
                    },
                    "int_responder": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.membus.mem_side_ports[1]",
                        "is_source": "False"
                    },
                    "pio": {
                        "role": "GEM5 RESPONDER",
                        "peer": "system.membus.mem_side_ports[0]",
                        "is_source": "False"
                    }
                }
            ],
            "isa": [
                {
                    "type": "X86ISA",
                    "cxx_class": "gem5::X86ISA::ISA",
                    "name": "isa",
                    "path": "system.cpu.isa",
                    "eventq_index": 0,
                    "vendor_string": "HygonGenuine"
                }
            ],
            "max_insts_all_threads": 0,
            "max_insts_any_thread": 0,
            "mmu": {
                "type": "X86MMU",
                "cxx_class": "gem5::X86ISA::MMU",
                "name": "mmu",
                "path": "system.cpu.mmu",
                "dtb": {
                    "type": "X86TLB",
                    "cxx_class": "gem5::X86ISA::TLB",
                    "name": "dtb",
                    "path": "system.cpu.mmu.dtb",
                    "entry_type": "data",
                    "eventq_index": 0,
                    "next_level": null,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "gem5::X86ISA::Walker",
                        "name": "walker",
                        "path": "system.cpu.mmu.dtb.walker",
                        "clk_domain": "system.clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.mmu.dtb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system"
                    }
                },
                "eventq_index": 0,
                "itb": {
                    "type": "X86TLB",
                    "cxx_class": "gem5::X86ISA::TLB",
                    "name": "itb",
                    "path": "system.cpu.mmu.itb",
                    "entry_type": "instruction",
                    "eventq_index": 0,
                    "next_level": null,
                    "size": 64,
                    "system": "system",
                    "walker": {
                        "type": "X86PagetableWalker",
                        "cxx_class": "gem5::X86ISA::Walker",
                        "name": "walker",
                        "path": "system.cpu.mmu.itb.walker",
                        "clk_domain": "system.clk_domain",
                        "eventq_index": 0,
                        "num_squash_per_cycle": 4,
                        "power_model": [],
                        "power_state": {
                            "type": "PowerState",
                            "cxx_class": "gem5::PowerState",
                            "name": "power_state",
                            "path": "system.cpu.mmu.itb.walker.power_state",
                            "clk_gate_bins": 20,
                            "clk_gate_max": 1000000000000,
                            "clk_gate_min": 1000,
                            "default_state": "UNDEFINED",
                            "eventq_index": 0,
                            "leaders": [],
                            "possible_states": []
                        },
                        "system": "system"
                    }
                }
            },
            "numThreads": 1,
            "power_gating_on_idle": false,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.cpu.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": [
                    "ON",
                    "CLK_GATED",
                    "OFF"
                ]
            },
            "progress_interval": 0,
            "pwr_gating_latency": 300,
            "simpoint_start_insts": [],
            "socket_id": 0,
            "switched_out": false,
            "syscallRetryLatency": 10000,
            "system": "system",
            "tracer": {
                "type": "ExeTracer",
                "cxx_class": "gem5::trace::ExeTracer",
                "name": "tracer",
                "path": "system.cpu.tracer",
                "eventq_index": 0
            },
            "workload": [
                {
                    "type": "Process",
                    "cxx_class": "gem5::Process",
                    "name": "workload",
                    "path": "system.cpu.workload",
                    "cmd": [
                        "tests/test-progs/hello/bin/x86/linux/hello"
                    ],
                    "cwd": "/home/bill/gem5-for-CXL/gem5",
                    "drivers": [],
                    "egid": 100,
                    "env": [],
                    "errout": "cerr",
                    "euid": 100,
                    "eventq_index": 0,
                    "executable": "",
                    "gid": 100,
                    "input": "cin",
                    "kvmInSE": false,
                    "maxStackSize": 67108864,
                    "output": "cout",
                    "pgid": 100,
                    "pid": 100,
                    "ppid": 0,
                    "release": "5.1.0",
                    "simpoint": 0,
                    "system": "system",
                    "uid": 100,
                    "useArchPT": false
                }
            ],
            "dcache_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membus.cpu_side_ports[1]",
                "is_source": "True"
            },
            "icache_port": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.membus.cpu_side_ports[0]",
                "is_source": "True"
            }
        },
        "dvfs_handler": {
            "type": "DVFSHandler",
            "cxx_class": "gem5::DVFSHandler",
            "name": "dvfs_handler",
            "path": "system.dvfs_handler",
            "domains": [],
            "enable": false,
            "eventq_index": 0,
            "sys_clk_domain": "system.clk_domain",
            "transition_latency": 100000000
        },
        "mem_ctrl": {
            "type": "MemCtrl",
            "cxx_class": "gem5::memory::MemCtrl",
            "name": "mem_ctrl",
            "path": "system.mem_ctrl",
            "clk_domain": "system.clk_domain",
            "command_window": 10000,
            "disable_sanity_check": false,
            "dram": {
                "type": "DRAMInterface",
                "cxx_class": "gem5::memory::DRAMInterface",
                "name": "dram",
                "path": "system.mem_ctrl.dram",
                "IDD0": 0.055,
                "IDD02": 0.0,
                "IDD2N": 0.032,
                "IDD2N2": 0.0,
                "IDD2P0": 0.0,
                "IDD2P02": 0.0,
                "IDD2P1": 0.032,
                "IDD2P12": 0.0,
                "IDD3N": 0.038,
                "IDD3N2": 0.0,
                "IDD3P0": 0.0,
                "IDD3P02": 0.0,
                "IDD3P1": 0.038,
                "IDD3P12": 0.0,
                "IDD4R": 0.157,
                "IDD4R2": 0.0,
                "IDD4W": 0.125,
                "IDD4W2": 0.0,
                "IDD5": 0.23500000000000001,
                "IDD52": 0.0,
                "IDD6": 0.02,
                "IDD62": 0.0,
                "VDD": 1.5,
                "VDD2": 0.0,
                "activation_limit": 4,
                "addr_mapping": "RoRaBaCoCh",
                "bank_groups_per_rank": 0,
                "banks_per_rank": 8,
                "beats_per_clock": 2,
                "burst_length": 8,
                "clk_domain": "system.clk_domain",
                "conf_table_reported": true,
                "data_clock_sync": false,
                "device_bus_width": 8,
                "device_rowbuffer_size": 1024,
                "device_size": 536870912,
                "devices_per_rank": 8,
                "dll": true,
                "enable_dram_powerdown": false,
                "eventq_index": 0,
                "image_file": "",
                "in_addr_map": true,
                "kvm_map": true,
                "max_accesses_per_row": 16,
                "null": false,
                "page_policy": "open_adaptive",
                "power_model": [],
                "power_state": {
                    "type": "PowerState",
                    "cxx_class": "gem5::PowerState",
                    "name": "power_state",
                    "path": "system.mem_ctrl.dram.power_state",
                    "clk_gate_bins": 20,
                    "clk_gate_max": 1000000000000,
                    "clk_gate_min": 1000,
                    "default_state": "UNDEFINED",
                    "eventq_index": 0,
                    "leaders": [],
                    "possible_states": []
                },
                "range": "0:536870912",
                "ranks_per_channel": 2,
                "read_buffer_size": 32,
                "tAAD": 1250,
                "tBURST": 5000,
                "tBURST_MAX": 5000,
                "tBURST_MIN": 5000,
                "tCCD_L": 0,
                "tCCD_L_WR": 0,
                "tCK": 1250,
                "tCL": 13750,
                "tCS": 2500,
                "tCWL": 13750,
                "tPPD": 0,
                "tRAS": 35000,
                "tRCD": 13750,
                "tRCD_WR": 13750,
                "tREFI": 7800000,
                "tRFC": 260000,
                "tRP": 13750,
                "tRRD": 6000,
                "tRRD_L": 0,
                "tRTP": 7500,
                "tRTW": 2500,
                "tWR": 15000,
                "tWTR": 7500,
                "tWTR_L": 7500,
                "tXAW": 30000,
                "tXP": 6000,
                "tXPDLL": 0,
                "tXS": 270000,
                "tXSDLL": 0,
                "two_cycle_activate": false,
                "write_buffer_size": 64,
                "writeable": true
            },
            "eventq_index": 0,
            "mem_sched_policy": "frfcfs",
            "min_reads_per_switch": 16,
            "min_writes_per_switch": 16,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.mem_ctrl.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "qos_policy": null,
            "qos_priorities": 1,
            "qos_priority_escalation": false,
            "qos_q_policy": "fifo",
            "qos_requestors": [
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                "",
                ""
            ],
            "qos_syncro_scheduler": false,
            "qos_turnaround_policy": null,
            "static_backend_latency": 10000,
            "static_frontend_latency": 10000,
            "system": "system",
            "write_high_thresh_perc": 85,
            "write_low_thresh_perc": 50,
            "port": {
                "role": "GEM5 RESPONDER",
                "peer": "system.membus.mem_side_ports[2]",
                "is_source": "False"
            }
        },
        "membus": {
            "type": "CoherentXBar",
            "cxx_class": "gem5::CoherentXBar",
            "name": "membus",
            "path": "system.membus",
            "clk_domain": "system.clk_domain",
            "eventq_index": 0,
            "forward_latency": 4,
            "frontend_latency": 3,
            "header_latency": 1,
            "max_outstanding_snoops": 512,
            "max_routing_table_size": 512,
            "point_of_coherency": true,
            "point_of_unification": true,
            "power_model": [],
            "power_state": {
                "type": "PowerState",
                "cxx_class": "gem5::PowerState",
                "name": "power_state",
                "path": "system.membus.power_state",
                "clk_gate_bins": 20,
                "clk_gate_max": 1000000000000,
                "clk_gate_min": 1000,
                "default_state": "UNDEFINED",
                "eventq_index": 0,
                "leaders": [],
                "possible_states": []
            },
            "response_latency": 2,
            "snoop_filter": {
                "type": "SnoopFilter",
                "cxx_class": "gem5::SnoopFilter",
                "name": "snoop_filter",
                "path": "system.membus.snoop_filter",
                "eventq_index": 0,
                "lookup_latency": 1,
                "max_capacity": 8388608,
                "system": "system"
            },
            "snoop_response_latency": 4,
            "system": "system",
            "use_default_range": false,
            "width": 16,
            "cpu_side_ports": {
                "role": "GEM5 RESPONDER",
                "peer": [
                    "system.cpu.icache_port",
                    "system.cpu.dcache_port",
                    "system.cpu.interrupts.int_requestor",
                    "system.system_port",
                    "system.RootComplex.request_dma"
                ],
                "is_source": "False"
            },
            "mem_side_ports": {
                "role": "GEM5 REQUESTOR",
                "peer": [
                    "system.cpu.interrupts.pio",
                    "system.cpu.interrupts.int_responder",
                    "system.mem_ctrl.port",
                    "system.RootComplex.response"
                ],
                "is_source": "True"
            }
        },
        "pcie1": {
            "type": "PCIELink",
            "cxx_class": "gem5::PCIELink",
            "name": "pcie1",
            "path": "system.pcie1",
            "delay": 0,
            "delay_var": 0,
            "eventq_index": 0,
            "lanes": 2,
            "max_queue_size": 10,
            "mps": 5,
            "speed": 5.0,
            "downstreamRequest": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.switch.response",
                "is_source": "True"
            },
            "downstreamResponse": {
                "role": "GEM5 RESPONDER",
                "peer": "system.switch.request_dma",
                "is_source": "False"
            },
            "upstreamRequest": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.RootComplex.response_dma1",
                "is_source": "True"
            },
            "upstreamResponse": {
                "role": "GEM5 RESPONDER",
                "peer": "system.RootComplex.request1",
                "is_source": "False"
            }
        },
        "pcie2": {
            "type": "PCIELink",
            "cxx_class": "gem5::PCIELink",
            "name": "pcie2",
            "path": "system.pcie2",
            "delay": 0,
            "delay_var": 0,
            "eventq_index": 0,
            "lanes": 2,
            "max_queue_size": 10,
            "mps": 5,
            "speed": 5.0,
            "upstreamRequest": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.RootComplex.response_dma2",
                "is_source": "True"
            },
            "upstreamResponse": {
                "role": "GEM5 RESPONDER",
                "peer": "system.RootComplex.request2",
                "is_source": "False"
            }
        },
        "pcie3": {
            "type": "PCIELink",
            "cxx_class": "gem5::PCIELink",
            "name": "pcie3",
            "path": "system.pcie3",
            "delay": 0,
            "delay_var": 0,
            "eventq_index": 0,
            "lanes": 2,
            "max_queue_size": 10,
            "mps": 5,
            "speed": 5.0,
            "upstreamRequest": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.RootComplex.response_dma3",
                "is_source": "True"
            },
            "upstreamResponse": {
                "role": "GEM5 RESPONDER",
                "peer": "system.RootComplex.request3",
                "is_source": "False"
            }
        },
        "pcie4": {
            "type": "PCIELink",
            "cxx_class": "gem5::PCIELink",
            "name": "pcie4",
            "path": "system.pcie4",
            "delay": 0,
            "delay_var": 0,
            "eventq_index": 0,
            "lanes": 2,
            "max_queue_size": 10,
            "mps": 5,
            "speed": 5.0,
            "downstreamRequest": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.switch.response_dma1",
                "is_source": "True"
            },
            "downstreamResponse": {
                "role": "GEM5 RESPONDER",
                "peer": "system.switch.request1",
                "is_source": "False"
            }
        },
        "pcie5": {
            "type": "PCIELink",
            "cxx_class": "gem5::PCIELink",
            "name": "pcie5",
            "path": "system.pcie5",
            "delay": 0,
            "delay_var": 0,
            "eventq_index": 0,
            "lanes": 2,
            "max_queue_size": 10,
            "mps": 5,
            "speed": 5.0,
            "downstreamRequest": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.switch.response_dma2",
                "is_source": "True"
            },
            "downstreamResponse": {
                "role": "GEM5 RESPONDER",
                "peer": "system.switch.request2",
                "is_source": "False"
            }
        },
        "pcie6": {
            "type": "PCIELink",
            "cxx_class": "gem5::PCIELink",
            "name": "pcie6",
            "path": "system.pcie6",
            "delay": 0,
            "delay_var": 0,
            "eventq_index": 0,
            "lanes": 2,
            "max_queue_size": 10,
            "mps": 5,
            "speed": 5.0,
            "downstreamRequest": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.switch.response_dma3",
                "is_source": "True"
            },
            "downstreamResponse": {
                "role": "GEM5 RESPONDER",
                "peer": "system.switch.request3",
                "is_source": "False"
            }
        },
        "switch": {
            "type": "PciBridge2",
            "cxx_class": "gem5::PciBridge2",
            "name": "switch",
            "path": "system.switch",
            "BAR0Size": 0,
            "BAR1Size": 0,
            "BIST": 0,
            "Bar0": 0,
            "Bar1": 0,
            "BridgeControl": 0,
            "CacheLineSize": 0,
            "CapabilityPointer": 208,
            "ClassCode": 6,
            "Command": 1031,
            "DeviceId1": 33331,
            "DeviceId2": 33331,
            "DeviceId3": 33331,
            "DeviceId_upstream": 33330,
            "ExpansionROMBaseAddress": 0,
            "HeaderType": 1,
            "IOBase": 1,
            "IOBaseUpper": 12032,
            "IOLimit": 1,
            "IOLimitUpper": 12032,
            "InterruptLine": 32,
            "InterruptPin": 1,
            "LatencyTimer": 0,
            "MemoryBase": 0,
            "MemoryLimit": 0,
            "PXCAPBaseOffset": 208,
            "PXCAPCapId": 16,
            "PXCAPCapabilities": 0,
            "PXCAPCapabilities_downstream": 97,
            "PXCAPCapabilities_upstream": 81,
            "PXCAPDevCap2": 0,
            "PXCAPDevCapabilities": 0,
            "PXCAPDevCtrl": 4128,
            "PXCAPDevCtrl2": 0,
            "PXCAPDevStatus": 0,
            "PXCAPLinkCap": 16814097,
            "PXCAPLinkCtrl": 8,
            "PXCAPLinkStatus": 17,
            "PXCAPNextCapability": 0,
            "PXCAPRootControl": 0,
            "PXCAPRootStatus": 0,
            "PrefetchableMemoryBase": 0,
            "PrefetchableMemoryBaseUpper": 0,
            "PrefetchableMemoryLimit": 0,
            "PrefetchableMemoryLimitUpper": 0,
            "PrimaryBusNumber": 0,
            "ProgIF": 0,
            "Revision": 0,
            "SecondaryBusNumber": 0,
            "SecondaryLatencyTimer": 0,
            "SecondaryStatus": 0,
            "Status": 16,
            "SubClassCode": 4,
            "SubordinateBusNumber": 0,
            "VendorId": 4172,
            "config_latency": 20000,
            "delay": 0,
            "eventq_index": 0,
            "is_switch": 1,
            "is_transmit": 0,
            "pci_bus": 1,
            "pci_dev1": 0,
            "pci_dev2": 1,
            "pci_dev3": 2,
            "pci_func1": 0,
            "pci_func2": 0,
            "pci_func3": 0,
            "pci_upstream_dev": 0,
            "pci_upstream_func": 0,
            "rc_id": 0,
            "req_size": 16,
            "resp_size": 16,
            "request1": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.pcie4.downstreamResponse",
                "is_source": "True"
            },
            "request2": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.pcie5.downstreamResponse",
                "is_source": "True"
            },
            "request3": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.pcie6.downstreamResponse",
                "is_source": "True"
            },
            "request_dma": {
                "role": "GEM5 REQUESTOR",
                "peer": "system.pcie1.downstreamResponse",
                "is_source": "True"
            },
            "response": {
                "role": "GEM5 RESPONDER",
                "peer": "system.pcie1.downstreamRequest",
                "is_source": "False"
            },
            "response_dma1": {
                "role": "GEM5 RESPONDER",
                "peer": "system.pcie4.downstreamRequest",
                "is_source": "False"
            },
            "response_dma2": {
                "role": "GEM5 RESPONDER",
                "peer": "system.pcie5.downstreamRequest",
                "is_source": "False"
            },
            "response_dma3": {
                "role": "GEM5 RESPONDER",
                "peer": "system.pcie6.downstreamRequest",
                "is_source": "False"
            }
        },
        "system_port": {
            "role": "GEM5 REQUESTOR",
            "peer": "system.membus.cpu_side_ports[3]",
            "is_source": "True"
        }
    }
}