; BTOR description generated by Yosys 0.36+61 (git sha1 df65634e0, clang 10.0.0-4ubuntu1 -fPIC -Os) for module rvfi_testbench.
1 sort bitvec 1
2 input 1 check ; rvfi_testbench.sv:21.9-21.14
3 input 1 clock ; rvfi_testbench.sv:24.8-24.13
4 input 1 reset ; rvfi_testbench.sv:24.15-24.20
5 const 1 1
6 const 1 0
7 state 1
8 init 1 7 5
9 next 1 7 6
10 eq 1 4 7
11 not 1 5
12 or 1 10 11
13 constraint 12
14 not 1 3
15 not 1 5
16 or 1 14 15
17 constraint 16
18 state 1
19 not 1 18
20 and 1 6 19
21 state 1
22 state 1
23 sort bitvec 32
24 state 23 wrapper.uut.cpu.rvfi_rs1_rdata
25 redor 1 24
26 not 1 25
27 sort bitvec 5
28 state 27 wrapper.uut.cpu.rvfi_rs1_addr
29 redor 1 28
30 not 1 29
31 ite 1 30 26 22
32 sort bitvec 8
33 const 32 00000000
34 state 32 cycle_reg
35 init 32 34 33
36 ite 32 4 33 34
37 uext 32 5 7
38 ult 1 36 37
39 not 1 38
40 and 1 39 2
41 ite 1 40 31 21
42 ite 1 30 5 6
43 ite 1 40 42 6
44 not 1 41
45 and 1 43 44
46 state 1
47 state 1
48 state 23 wrapper.uut.cpu.rvfi_rs2_rdata
49 redor 1 48
50 not 1 49
51 state 27 wrapper.uut.cpu.rvfi_rs2_addr
52 redor 1 51
53 not 1 52
54 ite 1 53 50 47
55 ite 1 40 54 46
56 ite 1 53 5 6
57 ite 1 40 56 6
58 not 1 55
59 and 1 57 58
60 state 1
61 const 23 00000000000000000000000000000000
62 state 23 wrapper.uut.cpu.rvfi_insn
63 init 23 62 61
64 slice 27 62 11 7
65 state 27 wrapper.uut.cpu.rvfi_rd_addr
66 eq 1 64 65
67 state 1
68 state 23 wrapper.uut.cpu.rvfi_pc_rdata
69 sort bitvec 10
70 slice 69 62 30 21
71 sort bitvec 11
72 concat 71 70 6
73 slice 1 62 20 20
74 sort bitvec 12
75 concat 74 73 72
76 slice 32 62 19 12
77 sort bitvec 20
78 concat 77 76 75
79 slice 1 62 31 31
80 sort bitvec 21
81 concat 80 79 78
82 slice 1 62 31 31
83 sort bitvec 22
84 concat 83 82 81
85 slice 1 62 31 31
86 sort bitvec 23
87 concat 86 85 84
88 slice 1 62 31 31
89 sort bitvec 24
90 concat 89 88 87
91 slice 1 62 31 31
92 sort bitvec 25
93 concat 92 91 90
94 slice 1 62 31 31
95 sort bitvec 26
96 concat 95 94 93
97 slice 1 62 31 31
98 sort bitvec 27
99 concat 98 97 96
100 slice 1 62 31 31
101 sort bitvec 28
102 concat 101 100 99
103 slice 1 62 31 31
104 sort bitvec 29
105 concat 104 103 102
106 slice 1 62 31 31
107 sort bitvec 30
108 concat 107 106 105
109 slice 1 62 31 31
110 sort bitvec 31
111 concat 110 109 108
112 slice 1 62 31 31
113 concat 23 112 111
114 add 23 68 113
115 sort bitvec 2
116 slice 115 114 1 0
117 redor 1 116
118 ite 1 117 67 66
119 ite 1 40 118 60
120 ite 1 117 6 5
121 ite 1 40 120 6
122 not 1 119
123 and 1 121 122
124 state 1
125 sort bitvec 3
126 const 125 100
127 uext 23 126 29
128 add 23 68 127
129 redor 1 64
130 ite 23 129 128 61
131 state 23 wrapper.uut.cpu.rvfi_rd_wdata
132 eq 1 130 131
133 state 1
134 ite 1 117 133 132
135 ite 1 40 134 124
136 not 1 135
137 and 1 121 136
138 state 1
139 state 23 wrapper.uut.cpu.ctrl.o_ibus_adr
140 eq 1 114 139
141 state 1
142 ite 1 117 141 140
143 ite 1 40 142 138
144 not 1 143
145 and 1 121 144
146 state 1
147 state 1
148 sort bitvec 4
149 state 148 wrapper.uut.cpu.rvfi_mem_rmask
150 slice 1 149 0 0
151 state 148 wrapper.uut.cpu.rvfi_mem_wmask
152 slice 1 151 0 0
153 ite 1 152 150 147
154 state 1
155 ite 1 117 154 153
156 ite 1 40 155 146
157 ite 1 152 5 6
158 ite 1 117 6 157
159 ite 1 40 158 6
160 not 1 156
161 and 1 159 160
162 state 1
163 state 1
164 slice 1 149 1 1
165 slice 1 151 1 1
166 ite 1 165 164 163
167 state 1
168 ite 1 117 167 166
169 ite 1 40 168 162
170 ite 1 165 5 6
171 ite 1 117 6 170
172 ite 1 40 171 6
173 not 1 169
174 and 1 172 173
175 state 1
176 state 1
177 slice 1 149 2 2
178 slice 1 151 2 2
179 ite 1 178 177 176
180 state 1
181 ite 1 117 180 179
182 ite 1 40 181 175
183 ite 1 178 5 6
184 ite 1 117 6 183
185 ite 1 40 184 6
186 not 1 182
187 and 1 185 186
188 state 1
189 state 1
190 slice 1 149 3 3
191 slice 1 151 3 3
192 ite 1 191 190 189
193 state 1
194 ite 1 117 193 192
195 ite 1 40 194 188
196 ite 1 191 5 6
197 ite 1 117 6 196
198 ite 1 40 197 6
199 not 1 195
200 and 1 198 199
201 state 1
202 state 1
203 state 23 wrapper.uut.cpu.rvfi_mem_rdata
204 slice 32 203 7 0
205 state 23 wrapper.uut.cpu.rvfi_mem_wdata
206 slice 32 205 7 0
207 eq 1 204 206
208 ite 1 152 207 202
209 state 1
210 ite 1 117 209 208
211 ite 1 40 210 201
212 not 1 211
213 and 1 159 212
214 state 1
215 state 1
216 slice 32 203 15 8
217 slice 32 205 15 8
218 eq 1 216 217
219 ite 1 165 218 215
220 state 1
221 ite 1 117 220 219
222 ite 1 40 221 214
223 not 1 222
224 and 1 172 223
225 state 1
226 state 1
227 slice 32 203 23 16
228 slice 32 205 23 16
229 eq 1 227 228
230 ite 1 178 229 226
231 state 1
232 ite 1 117 231 230
233 ite 1 40 232 225
234 not 1 233
235 and 1 185 234
236 state 1
237 state 1
238 slice 32 203 31 24
239 slice 32 205 31 24
240 eq 1 238 239
241 ite 1 191 240 237
242 state 1
243 ite 1 117 242 241
244 ite 1 40 243 236
245 not 1 244
246 and 1 198 245
247 state 1
248 state 1 wrapper.uut.cpu.rvfi_trap
249 init 1 248 6
250 eq 1 117 248
251 ite 1 40 250 247
252 ite 1 40 5 6
253 not 1 251
254 and 1 252 253
255 state 1
256 state 1 wrapper.uut.cpu.rvfi_valid
257 init 1 256 6
258 and 1 39 256
259 sort bitvec 7
260 slice 259 62 6 0
261 const 259 1101111
262 eq 1 260 261
263 and 1 258 262
264 ite 1 40 263 255
265 not 1 252
266 or 1 264 265
267 constraint 266
268 state 1
269 state 1
270 not 1 269
271 ite 1 4 270 268
272 ite 1 4 5 6
273 not 1 272
274 or 1 271 273
275 constraint 274
276 state 1
277 state 1 wrapper.uut.cpu.state.ibus_cyc
278 not 1 4
279 and 1 277 278
280 ite 1 279 276 270
281 ite 1 279 6 5
282 not 1 281
283 or 1 280 282
284 constraint 283
285 state 1
286 state 1
287 not 1 286
288 ite 1 4 287 285
289 not 1 272
290 or 1 288 289
291 constraint 290
292 state 1
293 state 148 wrapper.uut.cpu.state.cnt_r
294 redor 1 293
295 not 1 294
296 state 1 wrapper.uut.cpu.state.init_done
297 and 1 295 296
298 state 27 wrapper.uut.cpu.decode.opcode
299 slice 1 298 2 2
300 not 1 299
301 slice 1 298 4 4
302 not 1 301
303 and 1 300 302
304 and 1 297 303
305 state 115 wrapper.uut.cpu.bufreg.lsb
306 slice 1 305 0 0
307 state 125 wrapper.uut.cpu.decode.funct3
308 slice 1 307 1 1
309 slice 1 307 0 0
310 or 1 308 309
311 and 1 306 310
312 slice 1 305 1 1
313 and 1 312 308
314 or 1 311 313
315 not 1 314
316 and 1 304 315
317 ite 1 316 292 287
318 ite 1 316 6 5
319 not 1 318
320 or 1 317 319
321 constraint 320
322 uext 1 18 0 _witness_.anyseq_auto_setundef_cc_533_execute_1911
323 uext 1 22 0 _witness_.anyseq_auto_setundef_cc_533_execute_1913
324 uext 1 21 0 _witness_.anyseq_auto_setundef_cc_533_execute_1915
325 uext 1 47 0 _witness_.anyseq_auto_setundef_cc_533_execute_1917
326 uext 1 46 0 _witness_.anyseq_auto_setundef_cc_533_execute_1919
327 uext 1 67 0 _witness_.anyseq_auto_setundef_cc_533_execute_1921
328 uext 1 60 0 _witness_.anyseq_auto_setundef_cc_533_execute_1923
329 uext 1 133 0 _witness_.anyseq_auto_setundef_cc_533_execute_1925
330 uext 1 124 0 _witness_.anyseq_auto_setundef_cc_533_execute_1927
331 uext 1 141 0 _witness_.anyseq_auto_setundef_cc_533_execute_1929
332 uext 1 138 0 _witness_.anyseq_auto_setundef_cc_533_execute_1931
333 uext 1 147 0 _witness_.anyseq_auto_setundef_cc_533_execute_1933
334 uext 1 154 0 _witness_.anyseq_auto_setundef_cc_533_execute_1935
335 uext 1 146 0 _witness_.anyseq_auto_setundef_cc_533_execute_1937
336 uext 1 202 0 _witness_.anyseq_auto_setundef_cc_533_execute_1939
337 uext 1 209 0 _witness_.anyseq_auto_setundef_cc_533_execute_1941
338 uext 1 201 0 _witness_.anyseq_auto_setundef_cc_533_execute_1943
339 uext 1 163 0 _witness_.anyseq_auto_setundef_cc_533_execute_1945
340 uext 1 167 0 _witness_.anyseq_auto_setundef_cc_533_execute_1947
341 uext 1 162 0 _witness_.anyseq_auto_setundef_cc_533_execute_1949
342 uext 1 215 0 _witness_.anyseq_auto_setundef_cc_533_execute_1951
343 uext 1 220 0 _witness_.anyseq_auto_setundef_cc_533_execute_1953
344 uext 1 214 0 _witness_.anyseq_auto_setundef_cc_533_execute_1955
345 uext 1 176 0 _witness_.anyseq_auto_setundef_cc_533_execute_1957
346 uext 1 180 0 _witness_.anyseq_auto_setundef_cc_533_execute_1959
347 uext 1 175 0 _witness_.anyseq_auto_setundef_cc_533_execute_1961
348 uext 1 226 0 _witness_.anyseq_auto_setundef_cc_533_execute_1963
349 uext 1 231 0 _witness_.anyseq_auto_setundef_cc_533_execute_1965
350 uext 1 225 0 _witness_.anyseq_auto_setundef_cc_533_execute_1967
351 uext 1 189 0 _witness_.anyseq_auto_setundef_cc_533_execute_1969
352 uext 1 193 0 _witness_.anyseq_auto_setundef_cc_533_execute_1971
353 uext 1 188 0 _witness_.anyseq_auto_setundef_cc_533_execute_1973
354 uext 1 237 0 _witness_.anyseq_auto_setundef_cc_533_execute_1975
355 uext 1 242 0 _witness_.anyseq_auto_setundef_cc_533_execute_1977
356 uext 1 236 0 _witness_.anyseq_auto_setundef_cc_533_execute_1979
357 uext 1 247 0 _witness_.anyseq_auto_setundef_cc_533_execute_1981
358 uext 1 255 0 _witness_.anyseq_auto_setundef_cc_533_execute_1983
359 uext 1 285 0 _witness_.anyseq_auto_setundef_cc_533_execute_1985
360 uext 1 292 0 _witness_.anyseq_auto_setundef_cc_533_execute_1987
361 uext 1 268 0 _witness_.anyseq_auto_setundef_cc_533_execute_1989
362 uext 1 276 0 _witness_.anyseq_auto_setundef_cc_533_execute_1991
363 state 1
364 uext 1 363 0 _witness_.anyseq_auto_setundef_cc_533_execute_1993
365 state 115
366 uext 115 365 0 _witness_.anyseq_auto_setundef_cc_533_execute_1995
367 state 69
368 uext 69 367 0 _witness_.anyseq_auto_setundef_cc_533_execute_1997
369 state 115
370 uext 115 369 0 _witness_.anyseq_auto_setundef_cc_533_execute_1999
371 uext 1 2 0 checker_inst.check ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.22-16.27
372 uext 1 3 0 checker_inst.clock ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.8-16.13
373 uext 1 6 0 checker_inst.halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:28.50-28.54
374 uext 23 62 0 checker_inst.insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:26.34-26.38
375 uext 1 5 0 checker_inst.insn_pma_x ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.8-97.18
376 uext 1 6 0 checker_inst.insn_spec.ialign16 ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:43.8-43.16|rvfi_insn_check.sv:71.17-95.4
377 uext 23 113 0 checker_inst.insn_spec.insn_imm ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:30.17-30.25|rvfi_insn_check.sv:71.17-95.4
378 uext 259 260 0 checker_inst.insn_spec.insn_opcode ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:32.14-32.25|rvfi_insn_check.sv:71.17-95.4
379 uext 23 61 0 checker_inst.insn_spec.insn_padding ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:29.17-29.29|rvfi_insn_check.sv:71.17-95.4
380 uext 27 64 0 checker_inst.insn_spec.insn_rd ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:31.14-31.21|rvfi_insn_check.sv:71.17-95.4
381 uext 1 5 0 checker_inst.insn_spec.misa_ok ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:39.8-39.15|rvfi_insn_check.sv:71.17-95.4
382 uext 23 114 0 checker_inst.insn_spec.next_pc ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:48.17-48.24|rvfi_insn_check.sv:71.17-95.4
383 uext 23 62 0 checker_inst.insn_spec.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:5.25-5.34|rvfi_insn_check.sv:71.17-95.4
384 uext 23 203 0 checker_inst.insn_spec.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:9.25-9.39|rvfi_insn_check.sv:71.17-95.4
385 uext 23 68 0 checker_inst.insn_spec.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:6.25-6.38|rvfi_insn_check.sv:71.17-95.4
386 uext 23 61 0 checker_inst.insn_spec.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:7.25-7.39|rvfi_insn_check.sv:71.17-95.4
387 uext 23 61 0 checker_inst.insn_spec.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:8.25-8.39|rvfi_insn_check.sv:71.17-95.4
388 uext 1 258 0 checker_inst.insn_spec.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:4.41-4.51|rvfi_insn_check.sv:71.17-95.4
389 uext 23 61 0 checker_inst.insn_spec.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:22.25-22.38|rvfi_insn_check.sv:71.17-95.4
390 const 148 0000
391 uext 148 390 0 checker_inst.insn_spec.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:23.25-23.39|rvfi_insn_check.sv:71.17-95.4
392 uext 23 61 0 checker_inst.insn_spec.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:25.25-25.39|rvfi_insn_check.sv:71.17-95.4
393 uext 148 390 0 checker_inst.insn_spec.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:24.25-24.39|rvfi_insn_check.sv:71.17-95.4
394 uext 23 114 0 checker_inst.insn_spec.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:21.25-21.38|rvfi_insn_check.sv:71.17-95.4
395 uext 27 64 0 checker_inst.insn_spec.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:19.41-19.53|rvfi_insn_check.sv:71.17-95.4
396 uext 23 130 0 checker_inst.insn_spec.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:20.25-20.38|rvfi_insn_check.sv:71.17-95.4
397 const 27 00000
398 uext 27 397 0 checker_inst.insn_spec.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:17.41-17.54|rvfi_insn_check.sv:71.17-95.4
399 uext 27 397 0 checker_inst.insn_spec.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:18.41-18.54|rvfi_insn_check.sv:71.17-95.4
400 uext 1 117 0 checker_inst.insn_spec.spec_trap ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:16.41-16.50|rvfi_insn_check.sv:71.17-95.4
401 uext 1 263 0 checker_inst.insn_spec.spec_valid ; rvfi_testbench.sv:40.18-59.3|insn_jal.v:15.41-15.51|rvfi_insn_check.sv:71.17-95.4
402 uext 1 6 0 checker_inst.intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:29.50-29.54
403 uext 1 6 0 checker_inst.mem_access_fault ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:126.8-126.24
404 state 23 wrapper.uut.cpu.rvfi_mem_addr
405 uext 23 404 0 checker_inst.mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:39.34-39.42
406 const 115 00
407 uext 115 406 0 checker_inst.mem_log2len ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:99.14-99.25
408 uext 1 5 0 checker_inst.mem_pma_r ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.20-97.29
409 uext 1 5 0 checker_inst.mem_pma_w ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:97.31-97.40
410 uext 23 203 0 checker_inst.mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:42.34-42.43
411 uext 148 149 0 checker_inst.mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:40.34-40.43
412 uext 23 205 0 checker_inst.mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:43.34-43.43
413 uext 148 151 0 checker_inst.mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:41.34-41.43
414 uext 23 68 0 checker_inst.pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:36.34-36.42
415 uext 23 139 0 checker_inst.pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:37.34-37.42
416 uext 27 65 0 checker_inst.rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:34.50-34.57
417 uext 23 131 0 checker_inst.rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:35.34-35.42
418 uext 1 38 0 checker_inst.reset ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:16.15-16.20
419 uext 27 28 0 checker_inst.rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:30.50-30.58
420 uext 23 24 0 checker_inst.rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:32.34-32.43
421 uext 23 61 0 checker_inst.rs1_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:68.34-68.51
422 uext 27 51 0 checker_inst.rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:31.50-31.58
423 uext 23 48 0 checker_inst.rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:33.34-33.43
424 uext 23 61 0 checker_inst.rs2_rdata_or_zero ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:69.34-69.51
425 uext 1 6 0 checker_inst.rvfi_halt ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.270-17.279
426 uext 23 62 0 checker_inst.rvfi_insn ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.150-17.159
427 uext 1 6 0 checker_inst.rvfi_intr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.330-17.339
428 const 115 01
429 uext 115 428 0 checker_inst.rvfi_ixl ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.450-17.458
430 uext 23 404 0 checker_inst.rvfi_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.894-17.907
431 uext 23 203 0 checker_inst.rvfi_mem_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1026-17.1040
432 uext 148 149 0 checker_inst.rvfi_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.938-17.952
433 uext 23 205 0 checker_inst.rvfi_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.1070-17.1084
434 uext 148 151 0 checker_inst.rvfi_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.982-17.996
435 const 115 11
436 uext 115 435 0 checker_inst.rvfi_mode ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.390-17.399
437 sort bitvec 64
438 const 437 0000000000000000000000000000000000000000000000000000000000000000
439 state 437 wrapper.uut.cpu.rvfi_order
440 init 437 439 438
441 uext 437 439 0 checker_inst.rvfi_order ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.106-17.116
442 uext 23 68 0 checker_inst.rvfi_pc_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.806-17.819
443 uext 23 139 0 checker_inst.rvfi_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.850-17.863
444 uext 27 65 0 checker_inst.rvfi_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.718-17.730
445 uext 23 131 0 checker_inst.rvfi_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.762-17.775
446 uext 27 28 0 checker_inst.rvfi_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.510-17.523
447 uext 23 24 0 checker_inst.rvfi_rs1_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.614-17.628
448 uext 27 51 0 checker_inst.rvfi_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.570-17.583
449 uext 23 48 0 checker_inst.rvfi_rs2_rdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.658-17.672
450 uext 1 248 0 checker_inst.rvfi_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.210-17.219
451 uext 1 256 0 checker_inst.rvfi_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:17.46-17.56
452 uext 23 61 0 checker_inst.spec_mem_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:63.34-63.47
453 uext 148 390 0 checker_inst.spec_mem_rmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:64.34-64.48
454 uext 23 61 0 checker_inst.spec_mem_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:66.34-66.48
455 uext 148 390 0 checker_inst.spec_mem_wmask ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:65.34-65.48
456 uext 23 114 0 checker_inst.spec_pc_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:62.34-62.47
457 uext 27 64 0 checker_inst.spec_rd_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:60.50-60.62
458 uext 23 130 0 checker_inst.spec_rd_wdata ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:61.34-61.47
459 uext 27 397 0 checker_inst.spec_rs1_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:58.50-58.63
460 uext 27 397 0 checker_inst.spec_rs2_addr ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:59.50-59.63
461 uext 1 117 0 checker_inst.spec_trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:57.50-57.59
462 uext 1 263 0 checker_inst.spec_valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:56.50-56.60
463 uext 1 248 0 checker_inst.trap ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:27.50-27.54
464 uext 1 258 0 checker_inst.valid ; rvfi_testbench.sv:40.18-59.3|rvfi_insn_check.sv:25.19-25.24
465 uext 32 36 0 cycle ; rvfi_testbench.sv:34.13-34.18
466 uext 1 6 0 rvfi_halt ; rvfi_testbench.sv:26.320-26.329
467 uext 23 62 0 rvfi_insn ; rvfi_testbench.sv:26.180-26.189
468 uext 1 6 0 rvfi_intr ; rvfi_testbench.sv:26.390-26.399
469 uext 115 428 0 rvfi_ixl ; rvfi_testbench.sv:26.530-26.538
470 uext 23 404 0 rvfi_mem_addr ; rvfi_testbench.sv:26.1064-26.1077
471 uext 23 203 0 rvfi_mem_rdata ; rvfi_testbench.sv:26.1226-26.1240
472 uext 148 149 0 rvfi_mem_rmask ; rvfi_testbench.sv:26.1118-26.1132
473 uext 23 205 0 rvfi_mem_wdata ; rvfi_testbench.sv:26.1280-26.1294
474 uext 148 151 0 rvfi_mem_wmask ; rvfi_testbench.sv:26.1172-26.1186
475 uext 115 435 0 rvfi_mode ; rvfi_testbench.sv:26.460-26.469
476 uext 437 439 0 rvfi_order ; rvfi_testbench.sv:26.126-26.136
477 uext 23 68 0 rvfi_pc_rdata ; rvfi_testbench.sv:26.956-26.969
478 uext 23 139 0 rvfi_pc_wdata ; rvfi_testbench.sv:26.1010-26.1023
479 uext 27 65 0 rvfi_rd_addr ; rvfi_testbench.sv:26.848-26.860
480 uext 23 131 0 rvfi_rd_wdata ; rvfi_testbench.sv:26.902-26.915
481 uext 27 28 0 rvfi_rs1_addr ; rvfi_testbench.sv:26.600-26.613
482 uext 23 24 0 rvfi_rs1_rdata ; rvfi_testbench.sv:26.724-26.738
483 uext 27 51 0 rvfi_rs2_addr ; rvfi_testbench.sv:26.670-26.683
484 uext 23 48 0 rvfi_rs2_rdata ; rvfi_testbench.sv:26.778-26.792
485 uext 1 248 0 rvfi_trap ; rvfi_testbench.sv:26.250-26.259
486 uext 1 256 0 rvfi_valid ; rvfi_testbench.sv:26.56-26.66
487 uext 1 3 0 wrapper.clock ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:2.8-2.13
488 uext 1 286 0 wrapper.dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:19.30-19.38
489 state 107 wrapper.uut.cpu.bufreg.data
490 concat 23 489 406
491 uext 23 490 0 wrapper.dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:13.30-13.38
492 uext 1 316 0 wrapper.dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:17.30-17.38
493 state 23 wrapper.uut.cpu.bufreg2.dat
494 uext 23 493 0 wrapper.dbus_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:14.30-14.38
495 state 23
496 uext 23 495 0 wrapper.dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:18.30-18.38
497 redor 1 305
498 not 1 497
499 uext 115 5 1
500 eq 1 305 499
501 or 1 500 308
502 not 1 312
503 and 1 309 502
504 or 1 501 503
505 const 115 10
506 eq 1 305 505
507 or 1 506 308
508 eq 1 305 435
509 or 1 508 308
510 and 1 309 312
511 or 1 509 510
512 concat 115 504 498
513 concat 125 507 512
514 concat 148 511 513
515 uext 148 514 0 wrapper.dbus_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:15.30-15.38
516 slice 1 298 3 3
517 uext 1 516 0 wrapper.dbus_we ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:16.30-16.37
518 uext 1 269 0 wrapper.ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:10.30-10.38
519 uext 23 139 0 wrapper.ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:7.30-7.38
520 uext 1 279 0 wrapper.ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:8.30-8.38
521 state 23
522 uext 23 521 0 wrapper.ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:9.30-9.38
523 uext 1 4 0 wrapper.reset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:3.8-3.13
524 uext 1 6 0 wrapper.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.275-4.284
525 uext 23 62 0 wrapper.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.153-4.162
526 uext 1 6 0 wrapper.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.336-4.345
527 uext 115 428 0 wrapper.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.458-4.466
528 uext 23 404 0 wrapper.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.911-4.924
529 uext 23 203 0 wrapper.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.1046-4.1060
530 uext 148 149 0 wrapper.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.956-4.970
531 uext 23 205 0 wrapper.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.1091-4.1105
532 uext 148 151 0 wrapper.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.1001-4.1015
533 uext 115 435 0 wrapper.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.397-4.406
534 uext 437 439 0 wrapper.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.108-4.118
535 uext 23 68 0 wrapper.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.821-4.834
536 uext 23 139 0 wrapper.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.866-4.879
537 uext 27 65 0 wrapper.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.731-4.743
538 uext 23 131 0 wrapper.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.776-4.789
539 uext 27 28 0 wrapper.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.519-4.532
540 uext 23 24 0 wrapper.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.625-4.639
541 uext 27 51 0 wrapper.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.580-4.593
542 uext 23 48 0 wrapper.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.670-4.684
543 uext 1 248 0 wrapper.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.214-4.223
544 uext 1 256 0 wrapper.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:4.47-4.57
545 uext 1 3 0 wrapper.uut.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:34.22-34.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
546 state 27 wrapper.uut.cpu.immdec.imm24_20
547 slice 1 546 0 0
548 state 27 wrapper.uut.cpu.immdec.imm11_7
549 slice 1 548 0 0
550 slice 148 298 3 0
551 const 148 1000
552 eq 1 550 551
553 ite 1 552 549 547
554 state 1 wrapper.uut.cpu.immdec.imm31
555 and 1 301 299
556 slice 1 307 2 2
557 and 1 555 556
558 not 1 557
559 and 1 554 558
560 state 125 wrapper.uut.cpu.state.o_cnt
561 const 125 111
562 eq 1 560 561
563 slice 1 293 3 3
564 and 1 562 563
565 ite 1 564 559 553
566 state 1 wrapper.uut.rf_ram_if.rdata1
567 state 115 wrapper.uut.rf_ram.rdata
568 state 1 wrapper.uut.rf_ram.regzero
569 concat 115 568 568
570 not 115 569
571 and 115 567 570
572 slice 1 571 0 0
573 state 1 wrapper.uut.rf_ram_if.rtrig1
574 ite 1 573 572 566
575 ite 1 516 574 565
576 state 1 wrapper.uut.cpu.decode.imm30
577 and 1 516 576
578 or 1 310 577
579 or 1 578 301
580 xor 1 575 579
581 uext 1 580 0 wrapper.uut.cpu.alu.add_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:37.15-37.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
582 state 115 wrapper.uut.rf_ram_if.rdata0
583 slice 1 582 0 0
584 uext 115 583 1
585 uext 115 580 1
586 add 115 584 585
587 state 1 wrapper.uut.cpu.alu.add_cy_r
588 uext 115 587 1
589 add 115 586 588
590 slice 1 589 1 1
591 uext 1 590 0 wrapper.uut.cpu.alu.add_cy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:30.16-30.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
592 uext 1 3 0 wrapper.uut.cpu.alu.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:8.20-8.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
593 state 1 wrapper.uut.cpu.alu.cmp_r
594 slice 115 307 1 0
595 uext 115 594 0 wrapper.uut.cpu.alu.i_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:15.21-15.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
596 not 1 308
597 and 1 309 596
598 slice 1 298 0 0
599 not 1 598
600 and 1 597 599
601 and 1 600 302
602 or 1 300 601
603 not 1 556
604 and 1 308 603
605 and 1 604 599
606 and 1 605 302
607 or 1 602 606
608 state 1 wrapper.uut.cpu.gen_csr.csr.o_new_irq
609 not 1 608
610 and 1 607 609
611 not 1 296
612 and 1 610 611
613 state 1 wrapper.uut.cpu.decode.op21
614 not 1 613
615 and 1 555 614
616 redor 1 307
617 not 1 616
618 and 1 615 617
619 or 1 608 618
620 state 1 wrapper.uut.cpu.state.gen_csr.misalign_trap_sync_r
621 or 1 619 620
622 or 1 621 301
623 and 1 622 607
624 or 1 612 623
625 and 1 294 624
626 and 1 299 596
627 state 1 wrapper.uut.cpu.state.stage_two_req
628 not 1 627
629 and 1 626 628
630 slice 1 493 5 5
631 or 1 556 630
632 and 1 629 631
633 and 1 632 296
634 or 1 625 633
635 and 1 306 634
636 uext 1 635 0 wrapper.uut.cpu.alu.i_buf ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:22.22-22.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
637 slice 115 307 2 1
638 redor 1 637
639 not 1 638
640 uext 1 639 0 wrapper.uut.cpu.alu.i_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:16.20-16.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
641 and 1 309 308
642 and 1 308 556
643 or 1 641 642
644 not 1 643
645 uext 1 644 0 wrapper.uut.cpu.alu.i_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:17.20-17.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
646 redor 1 560
647 not 1 646
648 slice 1 293 0 0
649 and 1 647 648
650 uext 1 649 0 wrapper.uut.cpu.alu.i_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:11.20-11.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
651 uext 1 294 0 wrapper.uut.cpu.alu.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:10.20-10.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
652 uext 1 575 0 wrapper.uut.cpu.alu.i_op_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:21.22-21.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
653 redor 1 307
654 not 1 653
655 uext 115 5 1
656 eq 1 637 655
657 concat 115 656 654
658 slice 1 307 2 2
659 concat 125 658 657
660 uext 125 659 0 wrapper.uut.cpu.alu.i_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:18.21-18.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
661 uext 1 583 0 wrapper.uut.cpu.alu.i_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:20.22-20.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
662 uext 1 579 0 wrapper.uut.cpu.alu.i_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:14.20-14.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
663 and 1 583 644
664 and 1 575 644
665 not 1 664
666 add 1 663 665
667 add 1 666 590
668 slice 1 589 0 0
669 not 1 668
670 or 1 593 649
671 and 1 669 670
672 ite 1 639 671 667
673 uext 1 672 0 wrapper.uut.cpu.alu.o_cmp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:12.21-12.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
674 and 1 654 668
675 or 1 635 674
676 and 1 593 649
677 and 1 656 676
678 or 1 675 677
679 xor 1 583 575
680 not 1 309
681 and 1 679 680
682 and 1 308 575
683 and 1 682 583
684 or 1 681 683
685 and 1 556 684
686 or 1 678 685
687 uext 1 686 0 wrapper.uut.cpu.alu.o_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:23.22-23.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
688 uext 1 664 0 wrapper.uut.cpu.alu.op_b_sx ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:35.9-35.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
689 uext 1 668 0 wrapper.uut.cpu.alu.result_add ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:25.16-25.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
690 uext 1 684 0 wrapper.uut.cpu.alu.result_bool ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:59.15-59.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
691 uext 1 671 0 wrapper.uut.cpu.alu.result_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:43.9-43.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
692 uext 1 667 0 wrapper.uut.cpu.alu.result_lt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:41.9-41.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
693 uext 1 676 0 wrapper.uut.cpu.alu.result_slt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:26.16-26.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
694 uext 1 663 0 wrapper.uut.cpu.alu.rs1_sx ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_alu.v:34.9-34.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:446.13-463.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
695 uext 115 594 0 wrapper.uut.cpu.alu_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:134.17-134.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
696 uext 1 672 0 wrapper.uut.cpu.alu_cmp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:137.18-137.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
697 uext 1 639 0 wrapper.uut.cpu.alu_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:135.18-135.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
698 uext 1 644 0 wrapper.uut.cpu.alu_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:136.18-136.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
699 uext 1 686 0 wrapper.uut.cpu.alu_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:96.18-96.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
700 uext 125 659 0 wrapper.uut.cpu.alu_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:138.18-138.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
701 uext 1 579 0 wrapper.uut.cpu.alu_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:133.18-133.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
702 slice 125 298 2 0
703 redor 1 702
704 not 1 703
705 slice 115 298 1 0
706 eq 1 705 435
707 or 1 704 706
708 state 1 wrapper.uut.cpu.decode.op20
709 and 1 555 708
710 or 1 707 709
711 slice 115 298 4 3
712 redor 1 711
713 not 1 712
714 or 1 710 713
715 slice 1 139 0 0
716 and 1 714 715
717 uext 115 716 1
718 slice 1 560 2 2
719 slice 115 560 1 0
720 eq 1 719 435
721 or 1 718 720
722 and 1 565 721
723 not 1 301
724 and 1 723 299
725 and 1 724 598
726 ite 1 725 722 635
727 uext 115 726 1
728 add 115 717 727
729 state 1 wrapper.uut.cpu.ctrl.pc_plus_offset_cy_r
730 uext 115 729 1
731 add 115 728 730
732 slice 1 731 0 0
733 not 1 649
734 and 1 732 733
735 uext 1 734 0 wrapper.uut.cpu.bad_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:157.11-157.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
736 uext 1 309 0 wrapper.uut.cpu.bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:81.11-81.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
737 uext 1 301 0 wrapper.uut.cpu.branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:86.11-86.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
738 slice 1 298 1 1
739 not 1 738
740 and 1 739 598
741 or 1 723 740
742 and 1 583 741
743 uext 115 742 1
744 not 1 299
745 and 1 565 744
746 redor 1 705
747 not 1 746
748 or 1 747 706
749 and 1 301 748
750 and 1 649 749
751 not 1 750
752 and 1 745 751
753 uext 115 752 1
754 add 115 743 753
755 state 1 wrapper.uut.cpu.bufreg.c_r
756 uext 115 755 1
757 add 115 754 756
758 slice 1 757 1 1
759 uext 1 758 0 wrapper.uut.cpu.bufreg.c ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:26.16-26.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
760 uext 1 750 0 wrapper.uut.cpu.bufreg.clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:31.16-31.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
761 uext 1 3 0 wrapper.uut.cpu.bufreg.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:4.22-4.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
762 uext 1 749 0 wrapper.uut.cpu.bufreg.i_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:15.22-15.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
763 uext 1 649 0 wrapper.uut.cpu.bufreg.i_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:6.22-6.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
764 slice 1 293 1 1
765 and 1 647 764
766 uext 1 765 0 wrapper.uut.cpu.bufreg.i_cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:7.22-7.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
767 uext 1 634 0 wrapper.uut.cpu.bufreg.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:8.22-8.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
768 uext 1 565 0 wrapper.uut.cpu.bufreg.i_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:19.22-19.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
769 uext 1 744 0 wrapper.uut.cpu.bufreg.i_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:14.22-14.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
770 uext 1 612 0 wrapper.uut.cpu.bufreg.i_init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:9.22-9.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
771 uext 1 6 0 wrapper.uut.cpu.bufreg.i_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:10.25-10.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
772 uext 1 583 0 wrapper.uut.cpu.bufreg.i_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:18.22-18.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
773 uext 1 741 0 wrapper.uut.cpu.bufreg.i_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:13.22-13.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
774 uext 1 576 0 wrapper.uut.cpu.bufreg.i_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:16.22-16.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
775 uext 23 490 0 wrapper.uut.cpu.bufreg.o_dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:22.23-22.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
776 concat 23 489 305
777 uext 23 776 0 wrapper.uut.cpu.bufreg.o_ext_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:24.23-24.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
778 uext 115 305 0 wrapper.uut.cpu.bufreg.o_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:11.25-11.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
779 uext 1 635 0 wrapper.uut.cpu.bufreg.o_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:20.23-20.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
780 slice 1 757 0 0
781 uext 1 780 0 wrapper.uut.cpu.bufreg.q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg.v:26.19-26.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:369.4-390.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
782 not 1 306
783 and 1 782 502
784 slice 1 560 1 1
785 not 1 784
786 not 1 718
787 and 1 785 786
788 or 1 783 787
789 and 1 786 502
790 or 1 788 789
791 and 1 786 782
792 or 1 790 791
793 and 1 785 502
794 or 1 792 793
795 and 1 294 794
796 or 1 626 795
797 uext 1 796 0 wrapper.uut.cpu.bufreg2.dat_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:29.11-29.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
798 sort bitvec 6
799 slice 1 493 6 6
800 and 1 626 564
801 not 1 800
802 and 1 799 801
803 slice 27 493 5 1
804 concat 798 802 803
805 slice 798 493 5 0
806 uext 798 5 5
807 sub 798 805 806
808 not 1 612
809 and 1 626 808
810 ite 798 809 807 804
811 uext 798 810 0 wrapper.uut.cpu.bufreg2.dat_shamt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:43.15-43.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
812 uext 1 794 0 wrapper.uut.cpu.bufreg2.i_byte_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:9.22-9.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
813 uext 1 3 0 wrapper.uut.cpu.bufreg2.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:3.22-3.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
814 uext 1 564 0 wrapper.uut.cpu.bufreg2.i_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:7.22-7.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
815 uext 23 495 0 wrapper.uut.cpu.bufreg2.i_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:23.23-23.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
816 uext 1 294 0 wrapper.uut.cpu.bufreg2.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:5.22-5.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
817 uext 1 565 0 wrapper.uut.cpu.bufreg2.i_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:17.22-17.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
818 uext 1 612 0 wrapper.uut.cpu.bufreg2.i_init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:6.22-6.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
819 uext 1 286 0 wrapper.uut.cpu.bufreg2.i_load ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:22.22-22.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
820 uext 115 305 0 wrapper.uut.cpu.bufreg2.i_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:8.23-8.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
821 uext 1 516 0 wrapper.uut.cpu.bufreg2.i_op_b_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:13.22-13.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
822 uext 1 574 0 wrapper.uut.cpu.bufreg2.i_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:16.22-16.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
823 uext 1 626 0 wrapper.uut.cpu.bufreg2.i_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:14.22-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
824 uext 23 493 0 wrapper.uut.cpu.bufreg2.o_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:21.23-21.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
825 uext 1 575 0 wrapper.uut.cpu.bufreg2.o_op_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:18.23-18.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
826 slice 1 493 24 24
827 and 1 508 826
828 slice 1 493 16 16
829 and 1 506 828
830 or 1 827 829
831 slice 1 493 8 8
832 and 1 500 831
833 or 1 830 832
834 slice 1 493 0 0
835 and 1 498 834
836 or 1 833 835
837 uext 1 836 0 wrapper.uut.cpu.bufreg2.o_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:19.23-19.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
838 slice 1 810 5 5
839 uext 1 838 0 wrapper.uut.cpu.bufreg2.o_sh_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:10.23-10.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
840 uext 1 630 0 wrapper.uut.cpu.bufreg2.o_sh_done_r ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_bufreg2.v:11.23-11.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:392.17-414.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
841 uext 1 836 0 wrapper.uut.cpu.bufreg2_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:129.11-129.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
842 uext 1 749 0 wrapper.uut.cpu.bufreg_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:127.11-127.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
843 uext 1 634 0 wrapper.uut.cpu.bufreg_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:123.11-123.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
844 uext 1 744 0 wrapper.uut.cpu.bufreg_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:126.11-126.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
845 uext 1 635 0 wrapper.uut.cpu.bufreg_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:128.11-128.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
846 uext 1 741 0 wrapper.uut.cpu.bufreg_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:125.11-125.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
847 uext 1 576 0 wrapper.uut.cpu.bufreg_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:124.18-124.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
848 uext 1 794 0 wrapper.uut.cpu.byte_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:153.11-153.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
849 uext 1 3 0 wrapper.uut.cpu.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:12.23-12.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
850 uext 1 649 0 wrapper.uut.cpu.cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:115.18-115.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
851 uext 1 647 0 wrapper.uut.cpu.cnt0to3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:113.11-113.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
852 uext 1 765 0 wrapper.uut.cpu.cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:116.18-116.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
853 uext 1 721 0 wrapper.uut.cpu.cnt12to31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:114.11-114.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
854 slice 1 293 2 2
855 and 1 647 854
856 uext 1 855 0 wrapper.uut.cpu.cnt2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:117.18-117.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
857 and 1 647 563
858 uext 1 857 0 wrapper.uut.cpu.cnt3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:118.18-118.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
859 uext 1 564 0 wrapper.uut.cpu.cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:121.11-121.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
860 uext 1 294 0 wrapper.uut.cpu.cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:112.18-112.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
861 state 1 wrapper.uut.cpu.decode.op26
862 not 1 861
863 or 1 862 613
864 and 1 861 708
865 concat 115 864 863
866 uext 115 865 0 wrapper.uut.cpu.csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:166.17-166.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
867 uext 1 556 0 wrapper.uut.cpu.csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:164.11-164.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
868 and 1 555 616
869 and 1 861 614
870 or 1 708 869
871 and 1 868 870
872 uext 1 871 0 wrapper.uut.cpu.csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:165.11-165.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
873 sort bitvec 9
874 state 873 wrapper.uut.cpu.immdec.imm19_12_20
875 slice 1 874 4 4
876 uext 1 875 0 wrapper.uut.cpu.csr_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:163.11-163.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
877 uext 1 557 0 wrapper.uut.cpu.csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:168.11-168.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
878 and 1 868 862
879 state 1 wrapper.uut.cpu.decode.op22
880 not 1 879
881 and 1 878 880
882 state 1 wrapper.uut.cpu.gen_csr.csr.mstatus_mie
883 and 1 881 882
884 and 1 883 857
885 and 1 574 871
886 or 1 884 885
887 and 1 868 613
888 not 1 708
889 and 1 887 888
890 and 1 889 294
891 state 1 wrapper.uut.cpu.gen_csr.csr.mcause31
892 ite 1 564 891 6
893 state 148 wrapper.uut.cpu.gen_csr.csr.mcause3_0
894 slice 1 893 0 0
895 ite 1 647 894 892
896 and 1 890 895
897 or 1 886 896
898 redor 1 594
899 not 1 898
900 ite 1 899 897 363
901 ite 1 556 875 583
902 not 1 901
903 and 1 897 902
904 eq 1 594 435
905 ite 1 904 903 900
906 or 1 897 901
907 eq 1 594 505
908 ite 1 907 906 905
909 uext 115 5 1
910 eq 1 594 909
911 ite 1 910 901 908
912 uext 1 911 0 wrapper.uut.cpu.csr_in ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:169.11-169.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
913 uext 1 889 0 wrapper.uut.cpu.csr_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:161.11-161.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
914 uext 1 881 0 wrapper.uut.cpu.csr_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:159.11-159.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
915 uext 1 574 0 wrapper.uut.cpu.csr_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:167.11-167.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
916 uext 1 897 0 wrapper.uut.cpu.csr_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:98.18-98.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
917 uext 115 594 0 wrapper.uut.cpu.csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:162.16-162.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
918 uext 1 3 0 wrapper.uut.cpu.ctrl.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:7.21-7.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
919 uext 1 635 0 wrapper.uut.cpu.ctrl.i_buf ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:24.21-24.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
920 uext 1 649 0 wrapper.uut.cpu.ctrl.i_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:12.21-12.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
921 uext 1 765 0 wrapper.uut.cpu.ctrl.i_cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:13.22-13.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
922 uext 1 721 0 wrapper.uut.cpu.ctrl.i_cnt12to31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:11.21-11.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
923 uext 1 855 0 wrapper.uut.cpu.ctrl.i_cnt2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:14.21-14.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
924 uext 1 574 0 wrapper.uut.cpu.ctrl.i_csr_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:25.21-25.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
925 uext 1 565 0 wrapper.uut.cpu.ctrl.i_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:23.21-23.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
926 uext 1 6 0 wrapper.uut.cpu.ctrl.i_iscomp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:21.22-21.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
927 and 1 301 598
928 uext 1 927 0 wrapper.uut.cpu.ctrl.i_jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:17.21-17.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
929 state 1 wrapper.uut.cpu.state.o_ctrl_jump
930 uext 1 929 0 wrapper.uut.cpu.ctrl.i_jump ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:16.21-16.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
931 and 1 294 808
932 uext 1 931 0 wrapper.uut.cpu.ctrl.i_pc_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:10.21-10.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
933 uext 1 714 0 wrapper.uut.cpu.ctrl.i_pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:19.21-19.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
934 uext 1 4 0 wrapper.uut.cpu.ctrl.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:8.21-8.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
935 and 1 555 613
936 and 1 935 617
937 or 1 621 936
938 uext 1 937 0 wrapper.uut.cpu.ctrl.i_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:20.21-20.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
939 uext 1 725 0 wrapper.uut.cpu.ctrl.i_utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:18.21-18.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
940 uext 115 715 1
941 uext 115 855 1
942 add 115 940 941
943 state 1 wrapper.uut.cpu.ctrl.pc_plus_4_cy_r
944 uext 115 943 1
945 add 115 942 944
946 slice 1 945 0 0
947 ite 1 929 734 946
948 and 1 574 733
949 ite 1 937 948 947
950 uext 1 949 0 wrapper.uut.cpu.ctrl.new_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:42.15-42.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
951 uext 1 734 0 wrapper.uut.cpu.ctrl.o_bad_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:27.22-27.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
952 and 1 725 734
953 and 1 946 927
954 or 1 952 953
955 uext 1 954 0 wrapper.uut.cpu.ctrl.o_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:26.22-26.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
956 uext 1 716 0 wrapper.uut.cpu.ctrl.offset_a ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:44.15-44.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
957 uext 1 726 0 wrapper.uut.cpu.ctrl.offset_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:45.15-45.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
958 uext 1 715 0 wrapper.uut.cpu.ctrl.pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:40.15-40.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
959 uext 1 946 0 wrapper.uut.cpu.ctrl.pc_plus_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:31.15-31.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
960 slice 1 945 1 1
961 uext 1 960 0 wrapper.uut.cpu.ctrl.pc_plus_4_cy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:32.15-32.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
962 uext 1 732 0 wrapper.uut.cpu.ctrl.pc_plus_offset ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:34.15-34.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
963 uext 1 734 0 wrapper.uut.cpu.ctrl.pc_plus_offset_aligned ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:37.15-37.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
964 slice 1 731 1 1
965 uext 1 964 0 wrapper.uut.cpu.ctrl.pc_plus_offset_cy ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:35.15-35.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
966 uext 1 855 0 wrapper.uut.cpu.ctrl.plus_4 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_ctrl.v:38.15-38.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:420.4-444.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
967 uext 1 931 0 wrapper.uut.cpu.ctrl_pc_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:101.18-101.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
968 uext 1 954 0 wrapper.uut.cpu.ctrl_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:95.18-95.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
969 uext 1 286 0 wrapper.uut.cpu.dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:131.16-131.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
970 uext 1 303 0 wrapper.uut.cpu.dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:171.11-171.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
971 uext 23 495 0 wrapper.uut.cpu.dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:130.16-130.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
972 uext 1 3 0 wrapper.uut.cpu.decode.clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:6.22-6.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
973 uext 115 594 0 wrapper.uut.cpu.decode.co_alu_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:208.15-208.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
974 uext 1 639 0 wrapper.uut.cpu.decode.co_alu_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:200.9-200.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
975 uext 1 644 0 wrapper.uut.cpu.decode.co_alu_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:202.9-202.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
976 uext 125 659 0 wrapper.uut.cpu.decode.co_alu_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:226.15-226.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
977 uext 1 579 0 wrapper.uut.cpu.decode.co_alu_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:161.9-161.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
978 uext 1 309 0 wrapper.uut.cpu.decode.co_bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:130.9-130.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
979 uext 1 301 0 wrapper.uut.cpu.decode.co_branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:83.9-83.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
980 uext 1 749 0 wrapper.uut.cpu.decode.co_bufreg_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:101.9-101.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
981 uext 1 744 0 wrapper.uut.cpu.decode.co_bufreg_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:96.9-96.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
982 uext 1 741 0 wrapper.uut.cpu.decode.co_bufreg_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:95.9-95.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
983 uext 1 576 0 wrapper.uut.cpu.decode.co_bufreg_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:149.9-149.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
984 uext 115 865 0 wrapper.uut.cpu.decode.co_csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:198.15-198.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
985 uext 1 556 0 wrapper.uut.cpu.decode.co_csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:196.9-196.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
986 uext 1 871 0 wrapper.uut.cpu.decode.co_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:190.9-190.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
987 uext 1 557 0 wrapper.uut.cpu.decode.co_csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:197.9-197.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
988 uext 1 889 0 wrapper.uut.cpu.decode.co_csr_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:193.9-193.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
989 uext 1 881 0 wrapper.uut.cpu.decode.co_csr_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:191.9-191.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
990 uext 115 594 0 wrapper.uut.cpu.decode.co_csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:195.15-195.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
991 uext 1 927 0 wrapper.uut.cpu.decode.co_ctrl_jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:109.9-109.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
992 uext 1 936 0 wrapper.uut.cpu.decode.co_ctrl_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:142.9-142.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
993 uext 1 714 0 wrapper.uut.cpu.decode.co_ctrl_pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:114.9-114.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
994 uext 1 725 0 wrapper.uut.cpu.decode.co_ctrl_utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:108.9-108.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
995 uext 1 303 0 wrapper.uut.cpu.decode.co_dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:84.9-84.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
996 uext 1 618 0 wrapper.uut.cpu.decode.co_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:145.9-145.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
997 uext 1 708 0 wrapper.uut.cpu.decode.co_ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:137.9-137.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
998 uext 125 307 0 wrapper.uut.cpu.decode.co_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:89.15-89.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
999 slice 115 298 2 1
1000 redor 1 999
1001 not 1 1000
1002 or 1 747 1001
1003 not 1 598
1004 and 1 301 1003
1005 concat 115 1002 552
1006 concat 125 1004 1005
1007 slice 1 298 4 4
1008 concat 148 1007 1006
1009 uext 148 1008 0 wrapper.uut.cpu.decode.co_immdec_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:210.15-210.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1010 and 1 744 301
1011 and 1 1010 598
1012 or 1 299 1011
1013 not 1 516
1014 and 1 744 1013
1015 and 1 1014 1003
1016 or 1 1012 1015
1017 not 1 1016
1018 uext 115 5 1
1019 eq 1 999 1018
1020 and 1 299 598
1021 or 1 1019 1020
1022 or 1 1021 557
1023 or 1 555 1013
1024 or 1 1023 598
1025 or 1 301 516
1026 or 1 1025 299
1027 or 1 1026 1003
1028 concat 115 1022 1017
1029 concat 125 1024 1028
1030 concat 148 1027 1029
1031 uext 148 1030 0 wrapper.uut.cpu.decode.co_immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:220.15-220.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1032 uext 1 6 0 wrapper.uut.cpu.decode.co_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:76.9-76.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1033 uext 1 516 0 wrapper.uut.cpu.decode.co_mem_cmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:204.9-204.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1034 uext 1 309 0 wrapper.uut.cpu.decode.co_mem_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:206.9-206.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1035 uext 1 603 0 wrapper.uut.cpu.decode.co_mem_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:205.9-205.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1036 uext 1 308 0 wrapper.uut.cpu.decode.co_mem_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:86.9-86.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1037 uext 1 301 0 wrapper.uut.cpu.decode.co_mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:85.9-85.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1038 uext 1 516 0 wrapper.uut.cpu.decode.co_op_b_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:233.9-233.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1039 and 1 1003 299
1040 and 1 1039 723
1041 uext 1 1040 0 wrapper.uut.cpu.decode.co_rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:87.9-87.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1042 uext 1 868 0 wrapper.uut.cpu.decode.co_rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:188.9-188.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1043 and 1 744 1003
1044 uext 1 1043 0 wrapper.uut.cpu.decode.co_rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:88.9-88.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1045 uext 1 1016 0 wrapper.uut.cpu.decode.co_rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:121.9-121.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1046 uext 1 556 0 wrapper.uut.cpu.decode.co_sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:129.9-129.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1047 uext 1 626 0 wrapper.uut.cpu.decode.co_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:81.9-81.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1048 and 1 308 299
1049 or 1 301 1048
1050 and 1 576 299
1051 and 1 1050 516
1052 and 1 1051 603
1053 or 1 1049 1052
1054 uext 1 1053 0 wrapper.uut.cpu.decode.co_slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:82.9-82.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1055 uext 1 607 0 wrapper.uut.cpu.decode.co_two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:78.9-78.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1056 uext 1 868 0 wrapper.uut.cpu.decode.csr_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:133.9-133.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1057 uext 1 870 0 wrapper.uut.cpu.decode.csr_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:186.9-186.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1058 uext 1 269 0 wrapper.uut.cpu.decode.i_wb_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:9.22-9.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1059 slice 107 521 31 2
1060 uext 107 1059 0 wrapper.uut.cpu.decode.i_wb_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:8.22-8.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1061 uext 115 594 0 wrapper.uut.cpu.decode.o_alu_bool_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:38.21-38.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1062 uext 1 639 0 wrapper.uut.cpu.decode.o_alu_cmp_eq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:39.21-39.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1063 uext 1 644 0 wrapper.uut.cpu.decode.o_alu_cmp_sig ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:40.21-40.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1064 uext 125 659 0 wrapper.uut.cpu.decode.o_alu_rd_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:41.21-41.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1065 uext 1 579 0 wrapper.uut.cpu.decode.o_alu_sub ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:37.21-37.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1066 uext 1 309 0 wrapper.uut.cpu.decode.o_bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:12.21-12.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1067 uext 1 301 0 wrapper.uut.cpu.decode.o_branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:16.21-16.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1068 uext 1 749 0 wrapper.uut.cpu.decode.o_bufreg_clr_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:29.21-29.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1069 uext 1 744 0 wrapper.uut.cpu.decode.o_bufreg_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:28.21-28.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1070 uext 1 741 0 wrapper.uut.cpu.decode.o_bufreg_rs1_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:27.21-27.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1071 uext 1 576 0 wrapper.uut.cpu.decode.o_bufreg_sh_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:30.21-30.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1072 uext 115 865 0 wrapper.uut.cpu.decode.o_csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:49.21-49.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1073 uext 1 556 0 wrapper.uut.cpu.decode.o_csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:54.21-54.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1074 uext 1 871 0 wrapper.uut.cpu.decode.o_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:48.21-48.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1075 uext 1 557 0 wrapper.uut.cpu.decode.o_csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:55.21-55.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1076 uext 1 889 0 wrapper.uut.cpu.decode.o_csr_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:52.21-52.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1077 uext 1 881 0 wrapper.uut.cpu.decode.o_csr_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:50.21-50.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1078 uext 115 594 0 wrapper.uut.cpu.decode.o_csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:53.21-53.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1079 uext 1 927 0 wrapper.uut.cpu.decode.o_ctrl_jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:32.21-32.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1080 uext 1 936 0 wrapper.uut.cpu.decode.o_ctrl_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:35.21-35.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1081 uext 1 714 0 wrapper.uut.cpu.decode.o_ctrl_pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:34.21-34.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1082 uext 1 725 0 wrapper.uut.cpu.decode.o_ctrl_utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:33.21-33.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1083 uext 1 303 0 wrapper.uut.cpu.decode.o_dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:21.21-21.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1084 uext 1 618 0 wrapper.uut.cpu.decode.o_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:14.21-14.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1085 uext 1 708 0 wrapper.uut.cpu.decode.o_ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:15.21-15.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1086 uext 125 307 0 wrapper.uut.cpu.decode.o_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:25.21-25.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1087 uext 148 1008 0 wrapper.uut.cpu.decode.o_immdec_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:58.21-58.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1088 uext 148 1030 0 wrapper.uut.cpu.decode.o_immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:59.21-59.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1089 uext 1 6 0 wrapper.uut.cpu.decode.o_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:23.21-23.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1090 uext 1 516 0 wrapper.uut.cpu.decode.o_mem_cmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:46.21-46.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1091 uext 1 309 0 wrapper.uut.cpu.decode.o_mem_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:45.21-45.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1092 uext 1 603 0 wrapper.uut.cpu.decode.o_mem_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:43.21-43.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1093 uext 1 308 0 wrapper.uut.cpu.decode.o_mem_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:44.21-44.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1094 uext 1 301 0 wrapper.uut.cpu.decode.o_mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:56.21-56.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1095 uext 1 516 0 wrapper.uut.cpu.decode.o_op_b_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:60.21-60.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1096 uext 1 1040 0 wrapper.uut.cpu.decode.o_rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:64.21-64.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1097 uext 1 868 0 wrapper.uut.cpu.decode.o_rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:63.21-63.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1098 uext 1 1043 0 wrapper.uut.cpu.decode.o_rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:62.21-62.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1099 uext 1 1016 0 wrapper.uut.cpu.decode.o_rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:19.21-19.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1100 uext 1 556 0 wrapper.uut.cpu.decode.o_sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:11.21-11.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1101 uext 1 626 0 wrapper.uut.cpu.decode.o_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:17.21-17.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1102 uext 1 1053 0 wrapper.uut.cpu.decode.o_slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:18.21-18.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1103 uext 1 607 0 wrapper.uut.cpu.decode.o_two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_decode.v:20.21-20.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:284.4-345.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1104 uext 1 618 0 wrapper.uut.cpu.e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:84.11-84.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1105 uext 1 708 0 wrapper.uut.cpu.ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:85.11-85.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1106 uext 1 911 0 wrapper.uut.cpu.gen_csr.csr.csr_in ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:49.10-49.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1107 uext 1 897 0 wrapper.uut.cpu.gen_csr.csr.csr_out ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:50.10-50.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1108 uext 1 901 0 wrapper.uut.cpu.gen_csr.csr.d ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:54.10-54.11|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1109 uext 1 3 0 wrapper.uut.cpu.gen_csr.csr.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:5.20-5.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1110 uext 1 647 0 wrapper.uut.cpu.gen_csr.csr.i_cnt0to3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:10.20-10.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1111 uext 1 857 0 wrapper.uut.cpu.gen_csr.csr.i_cnt3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:11.20-11.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1112 uext 1 564 0 wrapper.uut.cpu.gen_csr.csr.i_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:13.20-13.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1113 uext 1 556 0 wrapper.uut.cpu.gen_csr.csr.i_csr_d_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:27.20-27.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1114 uext 1 875 0 wrapper.uut.cpu.gen_csr.csr.i_csr_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:31.20-31.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1115 uext 115 594 0 wrapper.uut.cpu.gen_csr.csr.i_csr_source ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:25.21-25.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1116 uext 1 618 0 wrapper.uut.cpu.gen_csr.csr.i_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:19.20-19.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1117 uext 1 708 0 wrapper.uut.cpu.gen_csr.csr.i_ebreak ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:20.20-20.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1118 uext 1 294 0 wrapper.uut.cpu.gen_csr.csr.i_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:9.20-9.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1119 uext 1 889 0 wrapper.uut.cpu.gen_csr.csr.i_mcause_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:24.20-24.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1120 uext 1 516 0 wrapper.uut.cpu.gen_csr.csr.i_mem_cmd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:21.20-21.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1121 uext 1 723 0 wrapper.uut.cpu.gen_csr.csr.i_mem_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:14.20-14.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1122 uext 1 936 0 wrapper.uut.cpu.gen_csr.csr.i_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:26.20-26.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1123 uext 1 881 0 wrapper.uut.cpu.gen_csr.csr.i_mstatus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:22.20-22.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1124 uext 1 6 0 wrapper.uut.cpu.gen_csr.csr.i_mtip ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:15.20-15.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1125 uext 1 885 0 wrapper.uut.cpu.gen_csr.csr.i_rf_csr_out ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:29.20-29.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1126 uext 1 583 0 wrapper.uut.cpu.gen_csr.csr.i_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:32.20-32.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1127 uext 1 4 0 wrapper.uut.cpu.gen_csr.csr.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:6.20-6.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1128 uext 1 621 0 wrapper.uut.cpu.gen_csr.csr.i_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:16.20-16.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1129 uext 1 269 0 wrapper.uut.cpu.gen_csr.csr.i_trig_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:8.20-8.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1130 uext 1 895 0 wrapper.uut.cpu.gen_csr.csr.mcause ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:47.10-47.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1131 state 1 wrapper.uut.cpu.gen_csr.csr.mstatus_mpie
1132 uext 1 911 0 wrapper.uut.cpu.gen_csr.csr.o_csr_in ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:30.21-30.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1133 uext 1 897 0 wrapper.uut.cpu.gen_csr.csr.o_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:33.21-33.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1134 uext 1 6 0 wrapper.uut.cpu.gen_csr.csr.timer_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_csr.v:68.10-68.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:539.3-569.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1135 uext 1 286 0 wrapper.uut.cpu.i_dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:63.23-63.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1136 uext 23 495 0 wrapper.uut.cpu.i_dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:62.29-62.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1137 uext 1 269 0 wrapper.uut.cpu.i_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:56.23-56.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1138 uext 23 521 0 wrapper.uut.cpu.i_ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:55.29-55.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1139 uext 1 583 0 wrapper.uut.cpu.i_rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:50.23-50.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1140 uext 1 574 0 wrapper.uut.cpu.i_rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:51.23-51.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1141 state 1 wrapper.uut.rf_ram_if.rgnt
1142 not 1 620
1143 and 1 1142 295
1144 and 1 1143 296
1145 not 1 556
1146 or 1 838 1145
1147 and 1 626 1146
1148 or 1 1147 286
1149 or 1 1148 1053
1150 and 1 1144 1149
1151 or 1 1141 1150
1152 uext 1 1151 0 wrapper.uut.cpu.i_rf_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:41.23-41.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1153 uext 1 4 0 wrapper.uut.cpu.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:13.23-13.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1154 uext 1 6 0 wrapper.uut.cpu.i_timer_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:14.23-14.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1155 uext 23 521 0 wrapper.uut.cpu.i_wb_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:177.16-177.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1156 uext 1 565 0 wrapper.uut.cpu.imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:106.18-106.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1157 uext 1 3 0 wrapper.uut.cpu.immdec.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:5.21-5.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1158 uext 1 564 0 wrapper.uut.cpu.immdec.i_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:8.21-8.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1159 uext 1 294 0 wrapper.uut.cpu.immdec.i_cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:7.21-7.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1160 uext 1 557 0 wrapper.uut.cpu.immdec.i_csr_imm_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:11.21-11.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1161 uext 148 1008 0 wrapper.uut.cpu.immdec.i_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:12.22-12.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1162 uext 148 1030 0 wrapper.uut.cpu.immdec.i_immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:10.22-10.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1163 uext 1 269 0 wrapper.uut.cpu.immdec.i_wb_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:20.21-20.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1164 slice 92 521 31 7
1165 uext 92 1164 0 wrapper.uut.cpu.immdec.i_wb_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:21.22-21.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1166 state 798 wrapper.uut.cpu.immdec.imm30_25
1167 state 1 wrapper.uut.cpu.immdec.imm7
1168 uext 1 875 0 wrapper.uut.cpu.immdec.o_csr_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:17.22-17.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1169 uext 1 565 0 wrapper.uut.cpu.immdec.o_imm ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:18.22-18.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1170 uext 27 548 0 wrapper.uut.cpu.immdec.o_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:13.22-13.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1171 slice 27 874 8 4
1172 uext 27 1171 0 wrapper.uut.cpu.immdec.o_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:14.22-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1173 uext 27 546 0 wrapper.uut.cpu.immdec.o_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:15.22-15.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1174 uext 1 559 0 wrapper.uut.cpu.immdec.signbit ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_immdec.v:33.15-33.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:347.16-365.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1175 uext 148 1008 0 wrapper.uut.cpu.immdec_ctrl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:77.17-77.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1176 uext 148 1030 0 wrapper.uut.cpu.immdec_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:78.16-78.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1177 uext 1 612 0 wrapper.uut.cpu.init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:111.18-111.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1178 uext 1 6 0 wrapper.uut.cpu.iscomp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:109.18-109.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1179 uext 1 927 0 wrapper.uut.cpu.jal_or_jalr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:103.18-103.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1180 uext 1 929 0 wrapper.uut.cpu.jump ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:102.18-102.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1181 uext 115 305 0 wrapper.uut.cpu.lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:175.17-175.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1182 uext 1 6 0 wrapper.uut.cpu.mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:90.11-90.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1183 slice 115 560 2 1
1184 uext 115 1183 0 wrapper.uut.cpu.mem_bytecnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:150.17-150.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1185 uext 1 309 0 wrapper.uut.cpu.mem_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:149.18-149.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1186 redor 1 1183
1187 not 1 1186
1188 or 1 308 1187
1189 and 1 309 786
1190 or 1 1188 1189
1191 uext 1 1190 0 wrapper.uut.cpu.mem_if.dat_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:44.9-44.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1192 uext 1 836 0 wrapper.uut.cpu.mem_if.i_bufreg2_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:22.21-22.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1193 uext 115 1183 0 wrapper.uut.cpu.mem_if.i_bytecnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:11.22-11.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1194 uext 1 3 0 wrapper.uut.cpu.mem_if.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:9.21-9.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1195 uext 1 309 0 wrapper.uut.cpu.mem_if.i_half ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:18.21-18.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1196 uext 115 305 0 wrapper.uut.cpu.mem_if.i_lsb ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:12.22-12.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1197 uext 1 6 0 wrapper.uut.cpu.mem_if.i_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:20.21-20.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1198 uext 1 603 0 wrapper.uut.cpu.mem_if.i_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:16.21-16.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1199 uext 1 308 0 wrapper.uut.cpu.mem_if.i_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:17.21-17.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1200 uext 1 794 0 wrapper.uut.cpu.mem_if.o_byte_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:13.22-13.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1201 uext 1 314 0 wrapper.uut.cpu.mem_if.o_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:14.22-14.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1202 state 1 wrapper.uut.cpu.mem_if.signbit
1203 and 1 603 1202
1204 ite 1 1190 836 1203
1205 uext 1 1204 0 wrapper.uut.cpu.mem_if.o_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:23.22-23.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1206 uext 148 514 0 wrapper.uut.cpu.mem_if.o_wb_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_mem_if.v:25.22-25.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:516.4-533.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1207 uext 1 314 0 wrapper.uut.cpu.mem_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:155.11-155.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1208 uext 1 1204 0 wrapper.uut.cpu.mem_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:97.18-97.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1209 uext 1 603 0 wrapper.uut.cpu.mem_signed ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:147.18-147.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1210 uext 1 308 0 wrapper.uut.cpu.mem_word ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:148.18-148.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1211 uext 1 936 0 wrapper.uut.cpu.mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:105.11-105.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1212 uext 1 301 0 wrapper.uut.cpu.mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:99.11-99.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1213 uext 1 608 0 wrapper.uut.cpu.new_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:173.11-173.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1214 uext 23 490 0 wrapper.uut.cpu.o_dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:57.30-57.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1215 uext 1 316 0 wrapper.uut.cpu.o_dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:61.24-61.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1216 uext 23 493 0 wrapper.uut.cpu.o_dbus_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:58.30-58.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1217 uext 148 514 0 wrapper.uut.cpu.o_dbus_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:59.29-59.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1218 uext 1 516 0 wrapper.uut.cpu.o_dbus_we ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:60.24-60.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1219 uext 125 307 0 wrapper.uut.cpu.o_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:65.23-65.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1220 uext 23 776 0 wrapper.uut.cpu.o_ext_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:68.23-68.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1221 uext 23 493 0 wrapper.uut.cpu.o_ext_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:69.23-69.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1222 uext 23 139 0 wrapper.uut.cpu.o_ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:53.30-53.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1223 uext 1 279 0 wrapper.uut.cpu.o_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:54.24-54.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1224 uext 1 6 0 wrapper.uut.cpu.o_mdu_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:71.23-71.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1225 and 1 627 620
1226 or 1 269 1225
1227 uext 1 1226 0 wrapper.uut.cpu.o_rf_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:39.24-39.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1228 uext 1 1150 0 wrapper.uut.cpu.o_rf_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:40.24-40.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1229 slice 27 874 8 4
1230 concat 798 6 1229
1231 uext 798 1230 0 wrapper.uut.cpu.o_rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:48.31-48.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1232 uext 115 621 1
1233 concat 115 936 6
1234 or 115 1232 1233
1235 concat 115 871 871
1236 and 115 1235 865
1237 or 115 1234 1236
1238 or 1 937 871
1239 not 1 1238
1240 concat 115 1239 1239
1241 slice 115 546 1 0
1242 and 115 1240 1241
1243 or 115 1237 1242
1244 slice 125 546 4 2
1245 concat 115 1239 1239
1246 concat 125 1239 1245
1247 and 125 1244 1246
1248 concat 27 1247 1243
1249 concat 798 1238 1248
1250 uext 798 1249 0 wrapper.uut.cpu.o_rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:49.31-49.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1251 and 1 686 1040
1252 or 1 954 1251
1253 and 1 897 868
1254 or 1 1252 1253
1255 and 1 1204 1043
1256 or 1 1254 1255
1257 ite 1 301 734 635
1258 ite 1 621 1257 1256
1259 uext 1 1258 0 wrapper.uut.cpu.o_wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:46.24-46.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1260 ite 1 621 715 911
1261 uext 1 1260 0 wrapper.uut.cpu.o_wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:47.24-47.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1262 and 1 1016 808
1263 redor 1 548
1264 and 1 1262 1263
1265 or 1 621 1264
1266 and 1 294 1265
1267 uext 1 1266 0 wrapper.uut.cpu.o_wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:44.24-44.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1268 or 1 621 871
1269 and 1 294 1268
1270 uext 1 1269 0 wrapper.uut.cpu.o_wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:45.24-45.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1271 concat 798 6 548
1272 const 798 100011
1273 ite 798 621 1272 1271
1274 uext 798 1273 0 wrapper.uut.cpu.o_wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:42.31-42.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1275 ite 115 621 505 865
1276 concat 798 551 1275
1277 uext 798 1276 0 wrapper.uut.cpu.o_wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:43.31-43.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1278 uext 1 575 0 wrapper.uut.cpu.op_b ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:144.18-144.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1279 uext 1 516 0 wrapper.uut.cpu.op_b_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:145.18-145.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1280 state 23 wrapper.uut.cpu.pc
1281 init 23 1280 61
1282 uext 1 714 0 wrapper.uut.cpu.pc_rel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:108.11-108.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1283 uext 27 548 0 wrapper.uut.cpu.rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:73.18-73.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1284 uext 1 1040 0 wrapper.uut.cpu.rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:92.11-92.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1285 uext 1 868 0 wrapper.uut.cpu.rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:93.11-93.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1286 uext 1 1262 0 wrapper.uut.cpu.rd_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:142.18-142.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1287 uext 1 1043 0 wrapper.uut.cpu.rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:94.11-94.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1288 uext 1 1016 0 wrapper.uut.cpu.rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:89.11-89.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1289 uext 1 885 0 wrapper.uut.cpu.rf_csr_out ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:170.11-170.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1290 uext 1 1257 0 wrapper.uut.cpu.rf_if.gen_csr.mtval ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:62.15-62.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1291 uext 1 1256 0 wrapper.uut.cpu.rf_if.gen_csr.rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:57.15-57.17|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1292 uext 1 1239 0 wrapper.uut.cpu.rf_if.gen_csr.sel_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:112.9-112.16|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1293 uext 1 686 0 wrapper.uut.cpu.rf_if.i_alu_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:34.23-34.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1294 uext 1 734 0 wrapper.uut.cpu.rf_if.i_bad_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:23.23-23.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1295 uext 1 635 0 wrapper.uut.cpu.rf_if.i_bufreg_q ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:22.23-22.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1296 uext 1 294 0 wrapper.uut.cpu.rf_if.i_cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:5.23-5.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1297 uext 1 911 0 wrapper.uut.cpu.rf_if.i_csr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:28.23-28.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1298 uext 115 865 0 wrapper.uut.cpu.rf_if.i_csr_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:27.28-27.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1299 uext 1 871 0 wrapper.uut.cpu.rf_if.i_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:26.23-26.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1300 uext 1 897 0 wrapper.uut.cpu.rf_if.i_csr_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:36.23-36.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1301 uext 1 954 0 wrapper.uut.cpu.rf_if.i_ctrl_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:33.23-33.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1302 uext 1 1204 0 wrapper.uut.cpu.rf_if.i_mem_rd ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:38.23-38.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1303 uext 1 715 0 wrapper.uut.cpu.rf_if.i_mepc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:20.23-20.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1304 uext 1 936 0 wrapper.uut.cpu.rf_if.i_mret ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:19.23-19.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1305 uext 1 301 0 wrapper.uut.cpu.rf_if.i_mtval_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:21.23-21.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1306 uext 1 1040 0 wrapper.uut.cpu.rf_if.i_rd_alu_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:35.23-35.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1307 uext 1 868 0 wrapper.uut.cpu.rf_if.i_rd_csr_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:37.23-37.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1308 uext 1 1043 0 wrapper.uut.cpu.rf_if.i_rd_mem_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:39.23-39.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1309 uext 27 548 0 wrapper.uut.cpu.rf_if.i_rd_waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:32.28-32.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1310 uext 1 1262 0 wrapper.uut.cpu.rf_if.i_rd_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:31.23-31.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1311 uext 1 583 0 wrapper.uut.cpu.rf_if.i_rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:14.23-14.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1312 uext 1 574 0 wrapper.uut.cpu.rf_if.i_rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:15.23-15.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1313 uext 27 1171 0 wrapper.uut.cpu.rf_if.i_rs1_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:42.28-42.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1314 uext 27 546 0 wrapper.uut.cpu.rf_if.i_rs2_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:45.28-45.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1315 uext 1 621 0 wrapper.uut.cpu.rf_if.i_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:18.23-18.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1316 uext 1 885 0 wrapper.uut.cpu.rf_if.o_csr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:29.24-29.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1317 uext 1 574 0 wrapper.uut.cpu.rf_if.o_csr_pc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:24.24-24.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1318 uext 798 1230 0 wrapper.uut.cpu.rf_if.o_rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:12.31-12.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1319 uext 798 1249 0 wrapper.uut.cpu.rf_if.o_rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:13.31-13.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1320 uext 1 583 0 wrapper.uut.cpu.rf_if.o_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:43.24-43.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1321 uext 1 574 0 wrapper.uut.cpu.rf_if.o_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:46.24-46.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1322 uext 1 1258 0 wrapper.uut.cpu.rf_if.o_wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:10.24-10.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1323 uext 1 1260 0 wrapper.uut.cpu.rf_if.o_wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:11.24-11.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1324 uext 1 1266 0 wrapper.uut.cpu.rf_if.o_wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:8.24-8.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1325 uext 1 1269 0 wrapper.uut.cpu.rf_if.o_wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:9.24-9.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1326 uext 798 1273 0 wrapper.uut.cpu.rf_if.o_wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:6.31-6.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1327 uext 798 1276 0 wrapper.uut.cpu.rf_if.o_wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:7.31-7.38|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1328 uext 1 1264 0 wrapper.uut.cpu.rf_if.rd_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_if.v:53.15-53.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:467.4-512.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1329 uext 1 583 0 wrapper.uut.cpu.rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:140.18-140.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1330 uext 27 1171 0 wrapper.uut.cpu.rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:74.18-74.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1331 uext 1 574 0 wrapper.uut.cpu.rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:141.18-141.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1332 uext 27 546 0 wrapper.uut.cpu.rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:75.18-75.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1333 ite 1 607 612 931
1334 uext 1 1333 0 wrapper.uut.cpu.rs_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:581.9-581.14|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1335 uext 1 6 0 wrapper.uut.cpu.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:20.23-20.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1336 uext 1 6 0 wrapper.uut.cpu.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:21.23-21.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1337 uext 115 428 0 wrapper.uut.cpu.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:23.28-23.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1338 uext 115 435 0 wrapper.uut.cpu.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:22.28-22.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1339 uext 23 139 0 wrapper.uut.cpu.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:31.29-31.42|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1340 uext 1 838 0 wrapper.uut.cpu.sh_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:151.11-151.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1341 uext 1 630 0 wrapper.uut.cpu.sh_done_r ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:152.11-152.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1342 uext 1 556 0 wrapper.uut.cpu.sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:80.18-80.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1343 uext 1 626 0 wrapper.uut.cpu.shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:87.11-87.19|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1344 uext 1 1053 0 wrapper.uut.cpu.slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:88.11-88.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1345 xor 1 672 309
1346 or 1 598 1345
1347 and 1 301 1346
1348 and 1 1347 312
1349 and 1 303 314
1350 or 1 1348 1349
1351 uext 1 1350 0 wrapper.uut.cpu.state.gen_csr.trap_pending ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:212.8-212.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1352 uext 1 672 0 wrapper.uut.cpu.state.i_alu_cmp ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:13.21-13.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1353 uext 1 309 0 wrapper.uut.cpu.state.i_bne_or_bge ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:34.21-34.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1354 uext 1 301 0 wrapper.uut.cpu.state.i_branch_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:38.21-38.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1355 uext 1 3 0 wrapper.uut.cpu.state.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:9.21-9.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1356 uext 1 312 0 wrapper.uut.cpu.state.i_ctrl_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:28.21-28.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1357 uext 1 286 0 wrapper.uut.cpu.state.i_dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:51.21-51.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1358 uext 1 303 0 wrapper.uut.cpu.state.i_dbus_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:36.21-36.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1359 uext 1 618 0 wrapper.uut.cpu.state.i_e_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:42.21-42.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1360 uext 1 269 0 wrapper.uut.cpu.state.i_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:53.21-53.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1361 uext 1 6 0 wrapper.uut.cpu.state.i_mdu_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:45.21-45.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1362 uext 1 314 0 wrapper.uut.cpu.state.i_mem_misalign ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:32.21-32.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1363 uext 1 608 0 wrapper.uut.cpu.state.i_new_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:12.21-12.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1364 uext 1 1016 0 wrapper.uut.cpu.state.i_rd_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:43.21-43.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1365 uext 1 1151 0 wrapper.uut.cpu.state.i_rf_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:57.21-57.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1366 uext 1 4 0 wrapper.uut.cpu.state.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:10.21-10.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1367 uext 1 838 0 wrapper.uut.cpu.state.i_sh_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:29.21-29.30|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1368 uext 1 630 0 wrapper.uut.cpu.state.i_sh_done_r ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:30.21-30.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1369 uext 1 556 0 wrapper.uut.cpu.state.i_sh_right ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:40.21-40.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1370 uext 1 626 0 wrapper.uut.cpu.state.i_shift_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:39.21-39.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1371 uext 1 1053 0 wrapper.uut.cpu.state.i_slt_or_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:41.21-41.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1372 uext 1 607 0 wrapper.uut.cpu.state.i_two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:37.21-37.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1373 uext 1 620 0 wrapper.uut.cpu.state.misalign_trap_sync ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:62.9-62.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1374 uext 1 634 0 wrapper.uut.cpu.state.o_bufreg_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:24.22-24.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1375 uext 1 649 0 wrapper.uut.cpu.state.o_cnt0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:18.22-18.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1376 uext 1 647 0 wrapper.uut.cpu.state.o_cnt0to3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:16.22-16.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1377 uext 1 765 0 wrapper.uut.cpu.state.o_cnt1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:19.22-19.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1378 uext 1 721 0 wrapper.uut.cpu.state.o_cnt12to31 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:17.22-17.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1379 uext 1 855 0 wrapper.uut.cpu.state.o_cnt2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:20.22-20.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1380 uext 1 857 0 wrapper.uut.cpu.state.o_cnt3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:21.22-21.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1381 uext 1 564 0 wrapper.uut.cpu.state.o_cnt_done ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:23.22-23.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1382 uext 1 294 0 wrapper.uut.cpu.state.o_cnt_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:15.21-15.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1383 uext 1 931 0 wrapper.uut.cpu.state.o_ctrl_pc_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:25.22-25.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1384 uext 1 621 0 wrapper.uut.cpu.state.o_ctrl_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:27.22-27.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1385 uext 1 316 0 wrapper.uut.cpu.state.o_dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:50.22-50.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1386 uext 1 279 0 wrapper.uut.cpu.state.o_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:52.22-52.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1387 uext 1 612 0 wrapper.uut.cpu.state.o_init ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:14.22-14.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1388 uext 1 6 0 wrapper.uut.cpu.state.o_mdu_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:46.22-46.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1389 uext 115 1183 0 wrapper.uut.cpu.state.o_mem_bytecnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:31.22-31.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1390 uext 1 1262 0 wrapper.uut.cpu.state.o_rf_rd_en ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:58.22-58.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1391 uext 1 1226 0 wrapper.uut.cpu.state.o_rf_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:55.22-55.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1392 uext 1 1150 0 wrapper.uut.cpu.state.o_rf_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:56.22-56.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1393 uext 1 1347 0 wrapper.uut.cpu.state.take_branch ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_state.v:87.14-87.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:228.4-279.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1394 uext 1 621 0 wrapper.uut.cpu.trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:107.11-107.15|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1395 uext 1 607 0 wrapper.uut.cpu.two_stage_op ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:83.11-83.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1396 uext 1 725 0 wrapper.uut.cpu.utype ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:104.18-104.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1397 uext 1 269 0 wrapper.uut.cpu.wb_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:182.16-182.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1398 uext 23 139 0 wrapper.uut.cpu.wb_ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:179.16-179.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1399 uext 1 279 0 wrapper.uut.cpu.wb_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:180.16-180.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1400 uext 23 521 0 wrapper.uut.cpu.wb_ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:151.4-213.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_top.v:181.16-181.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1401 uext 1 286 0 wrapper.uut.i_dbus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:70.22-70.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1402 uext 23 495 0 wrapper.uut.i_dbus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:69.23-69.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1403 uext 1 269 0 wrapper.uut.i_ibus_ack ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:63.22-63.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1404 uext 23 521 0 wrapper.uut.i_ibus_rdt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:62.23-62.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1405 uext 1 4 0 wrapper.uut.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:35.22-35.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1406 uext 1 6 0 wrapper.uut.i_timer_irq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:36.22-36.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1407 uext 23 490 0 wrapper.uut.o_dbus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:64.23-64.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1408 uext 1 316 0 wrapper.uut.o_dbus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:68.23-68.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1409 uext 23 493 0 wrapper.uut.o_dbus_dat ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:65.23-65.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1410 uext 148 514 0 wrapper.uut.o_dbus_sel ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:66.23-66.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1411 uext 1 516 0 wrapper.uut.o_dbus_we ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:67.23-67.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1412 uext 125 307 0 wrapper.uut.o_ext_funct3 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:75.23-75.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1413 uext 23 776 0 wrapper.uut.o_ext_rs1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:73.23-73.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1414 uext 23 493 0 wrapper.uut.o_ext_rs2 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:74.23-74.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1415 uext 23 139 0 wrapper.uut.o_ibus_adr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:60.23-60.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1416 uext 1 279 0 wrapper.uut.o_ibus_cyc ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:61.23-61.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1417 uext 1 6 0 wrapper.uut.o_mdu_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:79.23-79.34|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1418 state 27 wrapper.uut.rf_ram_if.rcnt
1419 slice 1 1418 0 0
1420 ite 798 1419 1249 1230
1421 slice 148 1418 4 1
1422 concat 69 1420 1421
1423 uext 69 1422 0 wrapper.uut.raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:100.24-100.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1424 uext 115 571 0 wrapper.uut.rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:102.24-102.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1425 uext 1 583 0 wrapper.uut.rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:94.16-94.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1426 uext 1 574 0 wrapper.uut.rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:95.16-95.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1427 state 1 wrapper.uut.rf_ram_if.rgate
1428 uext 1 1427 0 wrapper.uut.ren ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:101.17-101.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1429 uext 1 3 0 wrapper.uut.rf_ram.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:5.16-5.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1430 uext 69 1422 0 wrapper.uut.rf_ram.i_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:9.36-9.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1431 uext 1 1427 0 wrapper.uut.rf_ram.i_ren ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:10.21-10.26|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1432 uext 27 126 2
1433 sub 27 1418 1432
1434 slice 1 1433 0 0
1435 ite 798 1434 1276 1273
1436 slice 148 1433 4 1
1437 concat 69 1435 1436
1438 uext 69 1437 0 wrapper.uut.rf_ram.i_waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:6.36-6.43|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1439 state 115 wrapper.uut.rf_ram_if.wdata0_r
1440 state 125 wrapper.uut.rf_ram_if.wdata1_r
1441 slice 115 1440 1 0
1442 ite 115 1434 1441 1439
1443 uext 115 1442 0 wrapper.uut.rf_ram.i_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:7.32-7.39|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1444 state 1 wrapper.uut.rf_ram_if.wen0_r
1445 and 1 573 1444
1446 state 1 wrapper.uut.rf_ram_if.wen1_r
1447 and 1 1434 1446
1448 or 1 1445 1447
1449 uext 1 1448 0 wrapper.uut.rf_ram.i_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:8.22-8.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1450 uext 115 571 0 wrapper.uut.rf_ram.o_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:11.33-11.40|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1451 uext 1 3 0 wrapper.uut.rf_ram_if.i_clk ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:21.19-21.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1452 uext 115 571 0 wrapper.uut.rf_ram_if.i_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:42.28-42.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1453 uext 798 1230 0 wrapper.uut.rf_ram_if.i_rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:32.28-32.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1454 uext 798 1249 0 wrapper.uut.rf_ram_if.i_rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:33.28-33.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1455 uext 1 1226 0 wrapper.uut.rf_ram_if.i_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:24.19-24.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1456 uext 1 4 0 wrapper.uut.rf_ram_if.i_rst ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:22.19-22.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1457 uext 1 1258 0 wrapper.uut.rf_ram_if.i_wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:30.19-30.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1458 uext 1 1260 0 wrapper.uut.rf_ram_if.i_wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:31.19-31.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1459 uext 1 1266 0 wrapper.uut.rf_ram_if.i_wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:28.19-28.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1460 uext 1 1269 0 wrapper.uut.rf_ram_if.i_wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:29.19-29.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1461 uext 798 1273 0 wrapper.uut.rf_ram_if.i_wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:26.28-26.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1462 uext 798 1276 0 wrapper.uut.rf_ram_if.i_wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:27.28-27.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1463 uext 1 1150 0 wrapper.uut.rf_ram_if.i_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:23.19-23.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1464 uext 69 1422 0 wrapper.uut.rf_ram_if.o_raddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:40.28-40.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1465 uext 1 583 0 wrapper.uut.rf_ram_if.o_rdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:34.20-34.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1466 uext 1 574 0 wrapper.uut.rf_ram_if.o_rdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:35.20-35.28|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1467 uext 1 1151 0 wrapper.uut.rf_ram_if.o_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:25.20-25.27|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1468 uext 1 1427 0 wrapper.uut.rf_ram_if.o_ren ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:41.20-41.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1469 uext 69 1437 0 wrapper.uut.rf_ram_if.o_waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:37.28-37.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1470 uext 115 1442 0 wrapper.uut.rf_ram_if.o_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:38.28-38.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1471 uext 1 1448 0 wrapper.uut.rf_ram_if.o_wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:39.20-39.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1472 uext 798 1420 0 wrapper.uut.rf_ram_if.rreg ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:108.19-108.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1473 state 1 wrapper.uut.rf_ram_if.rreq_r
1474 uext 1 1419 0 wrapper.uut.rf_ram_if.rtrig0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:106.12-106.18|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1475 uext 27 1433 0 wrapper.uut.rf_ram_if.wcnt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:53.21-53.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1476 uext 798 1435 0 wrapper.uut.rf_ram_if.wreg ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:78.19-78.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1477 uext 1 573 0 wrapper.uut.rf_ram_if.wtrig0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:60.15-60.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1478 uext 1 1434 0 wrapper.uut.rf_ram_if.wtrig1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:108.4-129.25|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram_if.v:61.15-61.21|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1479 uext 1 1151 0 wrapper.uut.rf_ready ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:93.16-93.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1480 uext 1 1226 0 wrapper.uut.rf_rreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:84.16-84.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1481 uext 1 1150 0 wrapper.uut.rf_wreq ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:83.16-83.23|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1482 uext 798 1230 0 wrapper.uut.rreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:91.24-91.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1483 uext 798 1249 0 wrapper.uut.rreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:92.24-92.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1484 uext 1 6 0 wrapper.uut.rvfi_halt ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:42.23-42.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1485 uext 23 62 0 wrapper.uut.rvfi_insn ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:40.23-40.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1486 uext 1 6 0 wrapper.uut.rvfi_intr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:43.23-43.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1487 uext 115 428 0 wrapper.uut.rvfi_ixl ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:45.23-45.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1488 uext 23 404 0 wrapper.uut.rvfi_mem_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:54.23-54.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1489 uext 23 203 0 wrapper.uut.rvfi_mem_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:57.23-57.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1490 uext 148 149 0 wrapper.uut.rvfi_mem_rmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:55.23-55.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1491 uext 23 205 0 wrapper.uut.rvfi_mem_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:58.23-58.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1492 uext 148 151 0 wrapper.uut.rvfi_mem_wmask ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:56.23-56.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1493 uext 115 435 0 wrapper.uut.rvfi_mode ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:44.23-44.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1494 uext 437 439 0 wrapper.uut.rvfi_order ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:39.23-39.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1495 uext 23 68 0 wrapper.uut.rvfi_pc_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:52.23-52.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1496 uext 23 139 0 wrapper.uut.rvfi_pc_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:53.23-53.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1497 uext 27 65 0 wrapper.uut.rvfi_rd_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:50.23-50.35|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1498 uext 23 131 0 wrapper.uut.rvfi_rd_wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:51.23-51.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1499 uext 27 28 0 wrapper.uut.rvfi_rs1_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:46.23-46.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1500 uext 23 24 0 wrapper.uut.rvfi_rs1_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:48.23-48.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1501 uext 27 51 0 wrapper.uut.rvfi_rs2_addr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:47.23-47.36|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1502 uext 23 48 0 wrapper.uut.rvfi_rs2_rdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:49.23-49.37|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1503 uext 1 248 0 wrapper.uut.rvfi_trap ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:41.23-41.32|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1504 uext 1 256 0 wrapper.uut.rvfi_valid ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:38.23-38.33|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1505 uext 69 1437 0 wrapper.uut.waddr ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:97.24-97.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1506 uext 115 1442 0 wrapper.uut.wdata ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:98.24-98.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1507 uext 1 1258 0 wrapper.uut.wdata0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:89.16-89.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1508 uext 1 1260 0 wrapper.uut.wdata1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:90.16-90.22|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1509 uext 1 1448 0 wrapper.uut.wen ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:99.17-99.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1510 uext 1 1266 0 wrapper.uut.wen0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:87.16-87.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1511 uext 1 1269 0 wrapper.uut.wen1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:88.16-88.20|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1512 uext 798 1273 0 wrapper.uut.wreg0 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:85.24-85.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1513 uext 798 1276 0 wrapper.uut.wreg1 ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:86.24-86.29|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1514 not 1 1022
1515 and 1 1514 583
1516 slice 110 24 31 1
1517 concat 23 1515 1516
1518 ite 23 1333 1517 24
1519 next 23 24 1518
1520 ite 27 1022 397 1171
1521 ite 27 1151 1520 28
1522 next 27 28 1521
1523 const 32 11111111
1524 neq 1 34 1523
1525 uext 32 1524 7
1526 add 32 34 1525
1527 const 32 00000001
1528 ite 32 4 1527 1526
1529 next 32 34 1528
1530 not 1 1024
1531 and 1 1530 574
1532 slice 110 48 31 1
1533 concat 23 1531 1532
1534 ite 23 1333 1533 48
1535 next 23 48 1534
1536 ite 27 1024 397 546
1537 ite 27 1151 1536 51
1538 next 27 51 1537
1539 and 1 279 269
1540 ite 23 1539 521 62
1541 next 23 62 1540
1542 ite 27 1264 65 397
1543 and 1 564 931
1544 ite 27 1543 1542 65
1545 ite 27 1151 548 1544
1546 next 27 65 1545
1547 ite 23 1543 1280 68
1548 next 23 68 1547
1549 slice 110 131 31 1
1550 concat 23 1258 1549
1551 ite 23 1266 1550 131
1552 ite 23 1264 1551 61
1553 ite 23 1543 1552 1551
1554 next 23 131 1553
1555 slice 110 139 31 1
1556 concat 23 949 1555
1557 ite 23 4 61 1556
1558 or 1 931 4
1559 ite 23 1558 1557 139
1560 next 23 139 1559
1561 ite 148 516 390 514
1562 ite 148 286 1561 149
1563 ite 148 269 390 1562
1564 next 148 149 1563
1565 ite 148 516 514 390
1566 ite 148 286 1565 151
1567 ite 148 269 390 1566
1568 next 148 151 1567
1569 ite 23 286 495 203
1570 next 23 203 1569
1571 ite 23 286 493 205
1572 next 23 205 1571
1573 ite 1 256 6 621
1574 next 1 248 1573
1575 and 1 1543 278
1576 next 1 256 1575
1577 or 1 269 564
1578 or 1 1577 4
1579 ite 1 1578 1558 277
1580 next 1 277 1579
1581 not 1 564
1582 and 1 563 1581
1583 and 1 1151 295
1584 or 1 1582 1583
1585 slice 125 293 2 0
1586 concat 148 1585 1584
1587 ite 148 4 390 1586
1588 next 148 293 1587
1589 and 1 612 611
1590 ite 1 564 1589 296
1591 ite 1 4 6 1590
1592 next 1 296 1591
1593 slice 27 521 6 2
1594 ite 27 269 1593 298
1595 next 27 298 1594
1596 slice 1 489 0 0
1597 ite 1 612 780 1596
1598 slice 1 305 1 1
1599 concat 115 1597 1598
1600 or 1 649 765
1601 ite 1 612 1600 634
1602 ite 115 1601 1599 305
1603 next 115 305 1602
1604 slice 125 521 14 12
1605 ite 125 269 1604 307
1606 next 125 307 1605
1607 ite 23 286 490 404
1608 next 23 404 1607
1609 uext 437 256 63
1610 add 437 439 1609
1611 next 437 439 1610
1612 slice 1 489 29 29
1613 and 1 1612 576
1614 ite 1 612 780 1613
1615 slice 104 489 29 1
1616 concat 107 1614 1615
1617 ite 107 634 1616 489
1618 next 107 489 1617
1619 slice 92 493 31 7
1620 concat 110 1619 810
1621 concat 23 575 1620
1622 ite 23 286 495 1621
1623 or 1 796 286
1624 ite 23 1623 1622 493
1625 next 23 493 1624
1626 slice 148 546 4 1
1627 slice 1 1166 0 0
1628 concat 27 1627 1626
1629 slice 27 521 24 20
1630 ite 27 269 1629 1628
1631 and 1 294 1024
1632 or 1 269 1631
1633 ite 27 1632 1630 546
1634 next 27 546 1633
1635 slice 148 548 4 1
1636 slice 1 1166 0 0
1637 concat 27 1636 1635
1638 slice 27 521 11 7
1639 ite 27 269 1638 1637
1640 and 1 294 1017
1641 or 1 269 1640
1642 ite 27 1641 1639 548
1643 next 27 548 1642
1644 slice 1 521 31 31
1645 ite 1 269 1644 554
1646 next 1 554 1645
1647 uext 125 563 2
1648 add 125 560 1647
1649 const 125 000
1650 ite 125 4 1649 1648
1651 next 125 560 1650
1652 slice 1 571 1 1
1653 ite 1 573 1652 566
1654 next 1 566 1653
1655 sort array 69 115
1656 state 1655 wrapper.uut.rf_ram.memory
1657 read 115 1656 1422
1658 ite 115 1427 1657 369
1659 next 115 567 1658
1660 redor 1 1420
1661 not 1 1660
1662 next 1 568 1661
1663 next 1 573 1419
1664 slice 1 521 30 30
1665 ite 1 269 1664 576
1666 next 1 576 1665
1667 slice 1 582 1 1
1668 concat 115 6 1667
1669 ite 115 1419 571 1668
1670 next 115 582 1669
1671 ite 1 294 590 579
1672 next 1 587 1671
1673 ite 1 294 672 593
1674 next 1 593 1673
1675 ite 1 269 6 608
1676 ite 1 4 6 1675
1677 next 1 608 1676
1678 slice 1 521 21 21
1679 ite 1 269 1678 613
1680 next 1 613 1679
1681 or 1 269 4
1682 not 1 1681
1683 and 1 1350 612
1684 or 1 1683 620
1685 and 1 1682 1684
1686 ite 1 1578 1685 620
1687 next 1 620 1686
1688 and 1 564 612
1689 ite 1 4 6 1688
1690 next 1 627 1689
1691 slice 1 521 20 20
1692 ite 1 269 1691 708
1693 next 1 708 1692
1694 and 1 931 964
1695 next 1 729 1694
1696 and 1 758 634
1697 next 1 755 1696
1698 slice 1 521 26 26
1699 ite 1 269 1698 861
1700 next 1 861 1699
1701 ite 1 301 559 547
1702 slice 32 874 8 1
1703 concat 873 1701 1702
1704 slice 1 521 20 20
1705 slice 32 521 19 12
1706 concat 873 1705 1704
1707 ite 873 269 1706 1703
1708 and 1 294 1022
1709 or 1 269 1708
1710 ite 873 1709 1707 874
1711 next 873 874 1710
1712 slice 1 521 22 22
1713 ite 1 269 1712 879
1714 next 1 879 1713
1715 not 1 621
1716 ite 1 936 1131 911
1717 and 1 1715 1716
1718 and 1 621 564
1719 and 1 881 857
1720 or 1 1718 1719
1721 or 1 1720 936
1722 ite 1 1721 1717 882
1723 next 1 882 1722
1724 ite 1 621 608 911
1725 and 1 889 564
1726 or 1 1725 621
1727 ite 1 1726 1724 891
1728 next 1 891 1727
1729 slice 1 893 1 1
1730 and 1 1715 1729
1731 or 1 619 1730
1732 and 1 890 647
1733 or 1 1732 1718
1734 ite 1 1733 1731 894
1735 and 1 723 516
1736 or 1 619 1735
1737 slice 1 893 2 2
1738 and 1 1715 1737
1739 or 1 1736 1738
1740 ite 1 1733 1739 1729
1741 or 1 608 723
1742 slice 1 893 3 3
1743 and 1 1715 1742
1744 or 1 1741 1743
1745 ite 1 1733 1744 1737
1746 and 1 618 888
1747 and 1 1715 911
1748 or 1 1746 1747
1749 ite 1 1733 1748 1742
1750 concat 115 1740 1734
1751 concat 125 1745 1750
1752 concat 148 1749 1751
1753 next 148 893 1752
1754 and 1 612 1347
1755 ite 1 564 1754 929
1756 ite 1 4 6 1755
1757 next 1 929 1756
1758 and 1 931 960
1759 next 1 943 1758
1760 ite 1 1718 882 1131
1761 next 1 1131 1760
1762 ite 1 4 6 1473
1763 next 1 1141 1762
1764 slice 1 874 0 0
1765 ite 1 1002 559 1764
1766 ite 1 1004 1167 1765
1767 slice 27 1166 5 1
1768 concat 798 1766 1767
1769 slice 798 521 30 25
1770 ite 798 269 1769 1768
1771 and 1 294 1027
1772 or 1 269 1771
1773 ite 798 1772 1770 1166
1774 next 798 1166 1773
1775 slice 1 521 7 7
1776 ite 1 269 1775 559
1777 or 1 269 294
1778 ite 1 1777 1776 1167
1779 next 1 1167 1778
1780 ite 1 1190 836 1202
1781 next 1 1202 1780
1782 ite 23 256 139 1280
1783 next 23 1280 1782
1784 uext 27 5 4
1785 add 27 1418 1784
1786 concat 115 1150 6
1787 concat 27 1649 1786
1788 or 1 1226 1150
1789 ite 27 1788 1787 1785
1790 ite 27 4 397 1789
1791 next 27 1418 1790
1792 redand 1 1418
1793 or 1 1792 1226
1794 ite 1 1793 1226 1427
1795 ite 1 4 6 1794
1796 next 1 1427 1795
1797 slice 1 1439 1 1
1798 concat 115 1258 1797
1799 next 115 1439 1798
1800 slice 115 1440 2 1
1801 concat 125 1260 1800
1802 next 125 1440 1801
1803 ite 1 1434 1266 1444
1804 next 1 1444 1803
1805 ite 1 1434 1269 1446
1806 next 1 1446 1805
1807 ite 1 4 6 1226
1808 next 1 1473 1807
1809 ite 69 1448 1437 367
1810 ite 115 1448 1442 365
1811 ite 1 1448 5 6
1812 concat 115 1811 1811
1813 read 115 1656 1809
1814 not 115 1812
1815 and 115 1813 1814
1816 and 115 1810 1812
1817 or 115 1816 1815
1818 write 1655 1656 1809 1817
1819 redor 1 1812
1820 ite 1655 1819 1818 1656
1821 next 1655 1656 1820 wrapper.uut.rf_ram.memory ; rvfi_testbench.sv:61.15-66.3|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_top.v:134.4-141.24|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/serv-src/rtl/serv_rf_ram.v:13.25-13.31|/public/home/jwli/workSpace/htz/riscv-formal/cores/serv/../../cores/serv/wrapper.sv:21.14-39.3
1822 or 1 20 45
1823 or 1 59 123
1824 or 1 137 145
1825 or 1 161 174
1826 or 1 187 200
1827 or 1 213 224
1828 or 1 235 246
1829 or 1 1822 1823
1830 or 1 1824 1825
1831 or 1 1826 1827
1832 or 1 1828 254
1833 or 1 1829 1830
1834 or 1 1831 1832
1835 or 1 1833 1834
1836 bad 1835
; end of yosys output
