Analysis & Synthesis report for C5G_Tempsens
Thu Dec  6 11:40:45 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Parameter Settings for User Entity Instance: lcdctrl_init:lcdctrl_init
  6. Port Connectivity Checks: "slowClock:clock_generate"
  7. Port Connectivity Checks: "lcdctrl_init:lcdctrl_init"
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Thu Dec  6 11:40:45 2018           ;
; Quartus Prime Version       ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name               ; C5G_Tempsens                                ;
; Top-level Entity Name       ; C5G_Tempsens                                ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; C5G_Tempsens       ; C5G_Tempsens       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcdctrl_init:lcdctrl_init ;
+----------------+------------------------+------------------------------+
; Parameter Name ; Value                  ; Type                         ;
+----------------+------------------------+------------------------------+
; t_40ns         ; 0000000000000000000010 ; Unsigned Binary              ;
; t_250ns        ; 0000000000000000001100 ; Unsigned Binary              ;
; t_42us         ; 0000000000011111100000 ; Unsigned Binary              ;
; t_100us        ; 0000000001001011000000 ; Unsigned Binary              ;
; t_1640us       ; 0000010011001110000000 ; Unsigned Binary              ;
; t_4100us       ; 0001100000000110000000 ; Unsigned Binary              ;
; t_15000us      ; 0010101111110010000000 ; Unsigned Binary              ;
; t_50000us      ; 0001100010010110100000 ; Unsigned Binary              ;
; SETUP          ; 00111100               ; Unsigned Binary              ;
; DISP_ON        ; 00001100               ; Unsigned Binary              ;
; ALL_ON         ; 00001111               ; Unsigned Binary              ;
; ALL_OFF        ; 00001000               ; Unsigned Binary              ;
; CLEAR          ; 00000001               ; Unsigned Binary              ;
; ENTRY_N        ; 00000110               ; Unsigned Binary              ;
; HOME           ; 00000010               ; Unsigned Binary              ;
; C_SHIFT_L      ; 00010000               ; Unsigned Binary              ;
; C_SHIFT_R      ; 00010100               ; Unsigned Binary              ;
; D_SHIFT_L      ; 00011000               ; Unsigned Binary              ;
; D_SHIFT_R      ; 00011100               ; Unsigned Binary              ;
+----------------+------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slowClock:clock_generate"                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_270kHz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcdctrl_init:lcdctrl_init"                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; LCD_DB  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (4 bits) it drives; bit(s) "LCD_DB[7..4]" have no fanouts                    ;
; DATA    ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "DATA[7..2]" will be connected to GND. ;
; DATA[7] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; DATA[6] ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; OPER    ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "OPER[1..1]" will be connected to GND. ;
; OPER    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Dec  6 11:40:18 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off C5G_Tempsens -c C5G_Tempsens
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file LCDModule.v
    Info (12023): Found entity 1: lcdctrl File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: slowClock File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/clock_generator.v Line: 7
Warning (10229): Verilog HDL Expression warning at LCDModule_init.v(49): truncated literal to match 20 bits File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file LCDModule_init.v
    Info (12023): Found entity 1: lcdctrl_init File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 6
Warning (10227): Verilog HDL Port Declaration warning at LCDModule_init.v(29): data type declaration for "DATA" declares packed dimensions but the port declaration declaration does not File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 29
Info (10499): HDL info at LCDModule_init.v(19): see declaration for object "DATA" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 19
Warning (10227): Verilog HDL Port Declaration warning at LCDModule_init.v(30): data type declaration for "OPER" declares packed dimensions but the port declaration declaration does not File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 30
Info (10499): HDL info at LCDModule_init.v(20): see declaration for object "OPER" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 20
Warning (10229): Verilog HDL Expression warning at C5G_Tempsens.v(118): truncated literal to match 2 bits File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 118
Warning (12125): Using design file C5G_Tempsens.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: C5G_Tempsens File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at C5G_Tempsens.v(127): created implicit net for "clk_270Hz" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 127
Info (12127): Elaborating entity "C5G_Tempsens" for the top level hierarchy
Warning (10858): Verilog HDL warning at C5G_Tempsens.v(88): object clk_270kHz used but never assigned File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 88
Warning (10030): Net "clk_270kHz" at C5G_Tempsens.v(88) has no driver or initial value, using a default initial value '0' File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 88
Warning (10034): Output port "LEDG[7..3]" at C5G_Tempsens.v(16) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 16
Warning (10034): Output port "LEDR" at C5G_Tempsens.v(17) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 17
Warning (10034): Output port "HEX0" at C5G_Tempsens.v(27) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 27
Warning (10034): Output port "HEX1" at C5G_Tempsens.v(28) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 28
Warning (10034): Output port "HDMI_TX_D" at C5G_Tempsens.v(32) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 32
Warning (10034): Output port "SRAM_A" at C5G_Tempsens.v(58) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 58
Warning (10034): Output port "HDMI_TX_CLK" at C5G_Tempsens.v(31) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 31
Warning (10034): Output port "HDMI_TX_DE" at C5G_Tempsens.v(33) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 33
Warning (10034): Output port "HDMI_TX_HS" at C5G_Tempsens.v(34) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 34
Warning (10034): Output port "HDMI_TX_VS" at C5G_Tempsens.v(36) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 36
Warning (10034): Output port "ADC_CONVST" at C5G_Tempsens.v(39) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 39
Warning (10034): Output port "ADC_SCK" at C5G_Tempsens.v(40) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 40
Warning (10034): Output port "ADC_SDI" at C5G_Tempsens.v(41) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 41
Warning (10034): Output port "I2C_SCL" at C5G_Tempsens.v(45) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 45
Warning (10034): Output port "SD_CLK" at C5G_Tempsens.v(49) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 49
Warning (10034): Output port "UART_TX" at C5G_Tempsens.v(55) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 55
Warning (10034): Output port "SRAM_CE_n" at C5G_Tempsens.v(59) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 59
Warning (10034): Output port "SRAM_LB_n" at C5G_Tempsens.v(61) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 61
Warning (10034): Output port "SRAM_OE_n" at C5G_Tempsens.v(62) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 62
Warning (10034): Output port "SRAM_UB_n" at C5G_Tempsens.v(63) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 63
Warning (10034): Output port "SRAM_WE_n" at C5G_Tempsens.v(64) has no driver File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 64
Info (12128): Elaborating entity "lcdctrl_init" for hierarchy "lcdctrl_init:lcdctrl_init" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 122
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(135): truncated value with size 32 to match size of target (22) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 135
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(160): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 160
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(183): truncated value with size 32 to match size of target (2) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 183
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(196): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 196
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(220): truncated value with size 32 to match size of target (2) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 220
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(233): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 233
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(258): truncated value with size 32 to match size of target (2) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 258
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(271): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 271
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(296): truncated value with size 32 to match size of target (2) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 296
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(309): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 309
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(334): truncated value with size 32 to match size of target (2) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 334
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(347): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 347
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(372): truncated value with size 32 to match size of target (2) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 372
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(385): truncated value with size 32 to match size of target (4) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 385
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(410): truncated value with size 32 to match size of target (2) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 410
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(448): truncated value with size 32 to match size of target (2) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 448
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(486): truncated value with size 32 to match size of target (2) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 486
Info (12128): Elaborating entity "slowClock" for hierarchy "slowClock:clock_generate" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 128
Warning (10230): Verilog HDL assignment warning at clock_generator.v(23): truncated value with size 32 to match size of target (28) File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/clock_generator.v Line: 23
Error (12014): Net "LEDG[0]", which fans out to "LEDG[0]", cannot be assigned more than one value File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.v Line: 16
    Error (12015): Net is fed by "GND"
    Error (12015): Net is fed by "lcdctrl_init:lcdctrl_init|RDY" File: /home/saqata/quartus/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 24
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 49 warnings
    Error: Peak virtual memory: 1043 megabytes
    Error: Processing ended: Thu Dec  6 11:40:45 2018
    Error: Elapsed time: 00:00:27
    Error: Total CPU time (on all processors): 00:00:42


