# design_setting:
DESIGN_TOP: aes_cipher_top

# path_setting:
RTL_FILE: 
- ./aes_cipher_top.v
- ./aes_inv_cipher_top.v
- ./aes_inv_sbox.v
- ./aes_key_expand_128.v
- ./aes_rcon.v
- ./aes_sbox.v
- ./timescale.v

NETLIST_FILE: ./aes_results/aes_netlist.v
RESULT_DIR: ./aes_results
GDS_FILE: ./aes_results/aes.gds

# constrain:
CLK_PORT_NAME: clk
CLK_FREQ_MHZ:  100
CORE_UTIL: 0.6

# DIE_AREA:  0  0  700 700
# CORE_AREA: 10 10 690 690
