
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/adder.sv ../design/ALUcontrol.sv ../design/Control.sv ../design/DataMemory.sv ../design/ImmediateGenerator.sv ../design/InstructionMemory.sv ../design/Mux.sv ../design/PC.sv ../design/RegisterEx.sv ../design/RegisterFile.sv ../design/RegisterID.sv ../design/RegisterIF.sv ../design/RegisterWb.sv ../design/RVALU.sv ../design/TOPPipeline.sv ; synth_gowin -top TOPPipeline -json SCP.json' --

1. Executing Verilog-2005 frontend: ../design/adder.sv
Parsing SystemVerilog input from `../design/adder.sv' to AST representation.
Generating RTLIL representation for module `\adder'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/ALUcontrol.sv
Parsing SystemVerilog input from `../design/ALUcontrol.sv' to AST representation.
Generating RTLIL representation for module `\ALUControl'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/Control.sv
Parsing SystemVerilog input from `../design/Control.sv' to AST representation.
Generating RTLIL representation for module `\Control'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/DataMemory.sv
Parsing SystemVerilog input from `../design/DataMemory.sv' to AST representation.
Generating RTLIL representation for module `\DataMemory'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/ImmediateGenerator.sv
Parsing SystemVerilog input from `../design/ImmediateGenerator.sv' to AST representation.
Generating RTLIL representation for module `\ImmediateGenerator'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/InstructionMemory.sv
Parsing SystemVerilog input from `../design/InstructionMemory.sv' to AST representation.
Generating RTLIL representation for module `\InstructionMemoryF'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../design/Mux.sv
Parsing SystemVerilog input from `../design/Mux.sv' to AST representation.
Generating RTLIL representation for module `\Mux'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../design/PC.sv
Parsing SystemVerilog input from `../design/PC.sv' to AST representation.
Generating RTLIL representation for module `\PC'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../design/RegisterEx.sv
Parsing SystemVerilog input from `../design/RegisterEx.sv' to AST representation.
Generating RTLIL representation for module `\RegisterEx'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../design/RegisterFile.sv
Parsing SystemVerilog input from `../design/RegisterFile.sv' to AST representation.
Generating RTLIL representation for module `\RegisterFile'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../design/RegisterID.sv
Parsing SystemVerilog input from `../design/RegisterID.sv' to AST representation.
Generating RTLIL representation for module `\RegisterID'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: ../design/RegisterIF.sv
Parsing SystemVerilog input from `../design/RegisterIF.sv' to AST representation.
Generating RTLIL representation for module `\RegisterIF'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: ../design/RegisterWb.sv
Parsing SystemVerilog input from `../design/RegisterWb.sv' to AST representation.
Generating RTLIL representation for module `\RegisterWb'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: ../design/RVALU.sv
Parsing SystemVerilog input from `../design/RVALU.sv' to AST representation.
Generating RTLIL representation for module `\RVALU'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: ../design/TOPPipeline.sv
Parsing SystemVerilog input from `../design/TOPPipeline.sv' to AST representation.
Generating RTLIL representation for module `\TOPPipeline'.
Successfully finished Verilog frontend.

16. Executing SYNTH_GOWIN pass.

16.1. Executing Verilog-2005 frontend: C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

16.2. Executing HIERARCHY pass (managing design hierarchy).

16.2.1. Analyzing design hierarchy..
Top module:  \TOPPipeline
Used module:     \Mux
Used module:     \RegisterWb
Used module:     \DataMemory
Used module:     \RegisterEx
Used module:     \adder
Used module:     \RVALU
Used module:     \RegisterID
Used module:     \ALUControl
Used module:     \ImmediateGenerator
Used module:     \RegisterFile
Used module:     \Control
Used module:     \RegisterIF
Used module:     \InstructionMemoryF
Used module:     \PC
Parameter \WIDTH = 32

16.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\Mux'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\Mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\Mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\Mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\Mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Parameter \ADDR_WIDTH = 5

16.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\RegisterWb'.
Parameter \WIDTH = 32
Parameter \ADDR_WIDTH = 5
Generating RTLIL representation for module `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb'.
Parameter \WIDTH = 32
Parameter \DEPTH = 12

16.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\DataMemory'.
Parameter \WIDTH = 32
Parameter \DEPTH = 12
Generating RTLIL representation for module `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory'.
Parameter \WIDTH = 32
Parameter \ADDR_WIDTH = 5

16.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\RegisterEx'.
Parameter \WIDTH = 32
Parameter \ADDR_WIDTH = 5
Generating RTLIL representation for module `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx'.
Parameter \WIDTH = 32

16.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\adder'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

16.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\RVALU'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\RVALU\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\Mux\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Parameter \ADDR_WIDTH = 5

16.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\RegisterID'.
Parameter \WIDTH = 32
Parameter \ADDR_WIDTH = 5
Generating RTLIL representation for module `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID'.
Parameter \WIDTH = 32

16.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\ImmediateGenerator'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\ImmediateGenerator\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Parameter \ADDR_WIDTH = 5

16.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\RegisterFile'.
Parameter \WIDTH = 32
Parameter \ADDR_WIDTH = 5
Generating RTLIL representation for module `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile'.
Parameter \WIDTH = 32

16.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\RegisterIF'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\RegisterIF\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32
Parameter \DEPTH = 64

16.2.12. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionMemoryF'.
Parameter \WIDTH = 32
Parameter \DEPTH = 64
Generating RTLIL representation for module `$paramod$00eb395828b7e8aa0250fb1626d85bad31a42b6b\InstructionMemoryF'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\adder\WIDTH=s32'00000000000000000000000000100000'.
Parameter \WIDTH = 32

16.2.13. Executing AST frontend in derive mode using pre-parsed AST for module `\PC'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\PC\WIDTH=s32'00000000000000000000000000100000'.

16.2.14. Analyzing design hierarchy..
Top module:  \TOPPipeline
Used module:     $paramod\Mux\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb
Used module:     $paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory
Used module:     $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx
Used module:     $paramod\adder\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod\RVALU\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID
Used module:     \ALUControl
Used module:     $paramod\ImmediateGenerator\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile
Used module:     \Control
Used module:     $paramod\RegisterIF\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$00eb395828b7e8aa0250fb1626d85bad31a42b6b\InstructionMemoryF
Used module:     $paramod\PC\WIDTH=s32'00000000000000000000000000100000

16.2.15. Analyzing design hierarchy..
Top module:  \TOPPipeline
Used module:     $paramod\Mux\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb
Used module:     $paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory
Used module:     $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx
Used module:     $paramod\adder\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod\RVALU\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID
Used module:     \ALUControl
Used module:     $paramod\ImmediateGenerator\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile
Used module:     \Control
Used module:     $paramod\RegisterIF\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$00eb395828b7e8aa0250fb1626d85bad31a42b6b\InstructionMemoryF
Used module:     $paramod\PC\WIDTH=s32'00000000000000000000000000100000
Removing unused module `\RVALU'.
Removing unused module `\RegisterWb'.
Removing unused module `\RegisterIF'.
Removing unused module `\RegisterID'.
Removing unused module `\RegisterFile'.
Removing unused module `\RegisterEx'.
Removing unused module `\PC'.
Removing unused module `\Mux'.
Removing unused module `\InstructionMemoryF'.
Removing unused module `\ImmediateGenerator'.
Removing unused module `\DataMemory'.
Removing unused module `\adder'.
Removed 12 unused modules.

16.3. Executing PROC pass (convert processes to netlists).

16.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$555'.
Removing empty process `$paramod$00eb395828b7e8aa0250fb1626d85bad31a42b6b\InstructionMemoryF.$proc$../design/InstructionMemory.sv:0$913'.
Cleaned up 1 empty switch.

16.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$551 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$549 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$547 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$545 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$543 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$541 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$539 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$537 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$531 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$529 in module DFFC.
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$527 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$525 in module DFFP.
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$523 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$521 in module DFFR.
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$519 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$517 in module DFFS.
Marked 1 switch rules as full_case in process $proc$../design/PC.sv:9$914 in module $paramod\PC\WIDTH=s32'00000000000000000000000000100000.
Marked 2 switch rules as full_case in process $proc$../design/InstructionMemory.sv:0$907 in module $paramod$00eb395828b7e8aa0250fb1626d85bad31a42b6b\InstructionMemoryF.
Marked 1 switch rules as full_case in process $proc$../design/RegisterIF.sv:9$906 in module $paramod\RegisterIF\WIDTH=s32'00000000000000000000000000100000.
Marked 2 switch rules as full_case in process $proc$../design/RegisterFile.sv:16$821 in module $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.
Marked 1 switch rules as full_case in process $proc$../design/ImmediateGenerator.sv:0$787 in module $paramod\ImmediateGenerator\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../design/RegisterID.sv:51$786 in module $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.
Removed 1 dead cases from process $proc$../design/RVALU.sv:0$758 in module $paramod\RVALU\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../design/RVALU.sv:0$758 in module $paramod\RVALU\WIDTH=s32'00000000000000000000000000100000.
Marked 1 switch rules as full_case in process $proc$../design/RegisterEx.sv:43$756 in module $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.
Marked 5 switch rules as full_case in process $proc$../design/DataMemory.sv:0$726 in module $paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.
Marked 4 switch rules as full_case in process $proc$../design/DataMemory.sv:59$637 in module $paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.
Marked 1 switch rules as full_case in process $proc$../design/RegisterWb.sv:22$601 in module $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.
Marked 3 switch rules as full_case in process $proc$../design/Control.sv:0$6 in module Control.
Removed 3 dead cases from process $proc$../design/ALUcontrol.sv:0$2 in module ALUControl.
Marked 7 switch rules as full_case in process $proc$../design/ALUcontrol.sv:0$2 in module ALUControl.
Marked 1 switch rules as full_case in process $proc$../design/Mux.sv:0$599 in module $paramod\Mux\WIDTH=s32'00000000000000000000000000100000.
Removed a total of 4 dead cases.

16.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 49 redundant assignments.
Promoted 118 assignments to connections.

16.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$552'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$550'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$548'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$546'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$544'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$542'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$540'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$538'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$536'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$534'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$532'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$530'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$528'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$526'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$524'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$522'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$520'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$518'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$516'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$514'.
  Set init value: \Q = 1'0

16.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$551'.
Found async reset \CLEAR in `\DFFNC.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$549'.
Found async reset \PRESET in `\DFFNPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$547'.
Found async reset \PRESET in `\DFFNP.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$545'.
Found async reset \CLEAR in `\DFFCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$531'.
Found async reset \CLEAR in `\DFFC.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$529'.
Found async reset \PRESET in `\DFFPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$527'.
Found async reset \PRESET in `\DFFP.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$525'.
Found async reset \rst in `$paramod\PC\WIDTH=s32'00000000000000000000000000100000.$proc$../design/PC.sv:9$914'.
Found async reset \rst in `$paramod\RegisterIF\WIDTH=s32'00000000000000000000000000100000.$proc$../design/RegisterIF.sv:9$906'.
Found async reset \rst in `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
Found async reset \rst in `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
Found async reset \rst in `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.$proc$../design/RegisterWb.sv:22$601'.

16.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~44 debug messages>

16.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$555'.
Creating decoders for process `\DFFNCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$552'.
Creating decoders for process `\DFFNCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$551'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$550'.
Creating decoders for process `\DFFNC.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$549'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$548'.
Creating decoders for process `\DFFNPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$547'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$546'.
Creating decoders for process `\DFFNP.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$545'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$544'.
Creating decoders for process `\DFFNRE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$543'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$542'.
Creating decoders for process `\DFFNR.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$541'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$540'.
Creating decoders for process `\DFFNSE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$539'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$538'.
Creating decoders for process `\DFFNS.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$537'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$536'.
Creating decoders for process `\DFFNE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$535'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$534'.
Creating decoders for process `\DFFN.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$533'.
Creating decoders for process `\DFFCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$532'.
Creating decoders for process `\DFFCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$531'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$530'.
Creating decoders for process `\DFFC.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$529'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$528'.
Creating decoders for process `\DFFPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$527'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$526'.
Creating decoders for process `\DFFP.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$525'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$524'.
Creating decoders for process `\DFFRE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$523'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$522'.
Creating decoders for process `\DFFR.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$521'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$520'.
Creating decoders for process `\DFFSE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$519'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$518'.
Creating decoders for process `\DFFS.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$517'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$516'.
Creating decoders for process `\DFFE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$515'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$514'.
Creating decoders for process `\DFF.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$513'.
Creating decoders for process `$paramod\PC\WIDTH=s32'00000000000000000000000000100000.$proc$../design/PC.sv:9$914'.
     1/1: $0\PC_out[31:0]
Creating decoders for process `$paramod$00eb395828b7e8aa0250fb1626d85bad31a42b6b\InstructionMemoryF.$proc$../design/InstructionMemory.sv:0$907'.
     1/2: $2\instructionOut[31:0]
     2/2: $1\instructionOut[31:0]
Creating decoders for process `$paramod\RegisterIF\WIDTH=s32'00000000000000000000000000100000.$proc$../design/RegisterIF.sv:9$906'.
     1/2: $0\pc_out[31:0]
     2/2: $0\inst_out[31:0]
Creating decoders for process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:0$899'.
Creating decoders for process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
     1/39: $2$memwr$\Registers$../design/RegisterFile.sv:26$820_EN[31:0]$898
     2/39: $2$memwr$\Registers$../design/RegisterFile.sv:26$820_DATA[31:0]$897
     3/39: $2$memwr$\Registers$../design/RegisterFile.sv:26$820_ADDR[4:0]$896
     4/39: $1$fordecl_block$175.i[31:0]$858
     5/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$819_EN[31:0]$890
     6/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$818_EN[31:0]$889
     7/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$817_EN[31:0]$888
     8/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$816_EN[31:0]$887
     9/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$815_EN[31:0]$886
    10/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$814_EN[31:0]$885
    11/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$813_EN[31:0]$884
    12/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$812_EN[31:0]$883
    13/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$811_EN[31:0]$882
    14/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$810_EN[31:0]$881
    15/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$809_EN[31:0]$880
    16/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$808_EN[31:0]$879
    17/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$807_EN[31:0]$878
    18/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$806_EN[31:0]$877
    19/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$805_EN[31:0]$876
    20/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$804_EN[31:0]$875
    21/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$803_EN[31:0]$874
    22/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$802_EN[31:0]$873
    23/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$801_EN[31:0]$872
    24/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$800_EN[31:0]$871
    25/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$799_EN[31:0]$870
    26/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$798_EN[31:0]$869
    27/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$797_EN[31:0]$868
    28/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$796_EN[31:0]$867
    29/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$795_EN[31:0]$866
    30/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$794_EN[31:0]$865
    31/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$793_EN[31:0]$864
    32/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$792_EN[31:0]$863
    33/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$791_EN[31:0]$862
    34/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$790_EN[31:0]$861
    35/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$789_EN[31:0]$860
    36/39: $1$memwr$\Registers$../design/RegisterFile.sv:20$788_EN[31:0]$859
    37/39: $1$memwr$\Registers$../design/RegisterFile.sv:26$820_EN[31:0]$893
    38/39: $1$memwr$\Registers$../design/RegisterFile.sv:26$820_DATA[31:0]$892
    39/39: $1$memwr$\Registers$../design/RegisterFile.sv:26$820_ADDR[4:0]$891
Creating decoders for process `$paramod\ImmediateGenerator\WIDTH=s32'00000000000000000000000000100000.$proc$../design/ImmediateGenerator.sv:0$787'.
     1/1: $1\ImmExt[31:0]
Creating decoders for process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
     1/17: $0\Rd[4:0]
     2/17: $0\ALUCtrl[3:0]
     3/17: $0\Imm[31:0]
     4/17: $0\unsigned_load[0:0]
     5/17: $0\MemtoReg[0:0]
     6/17: $0\RegWrite[0:0]
     7/17: $0\MemWrite[0:0]
     8/17: $0\MemRead[0:0]
     9/17: $0\four_bytes[0:0]
    10/17: $0\two_byte[0:0]
    11/17: $0\one_byte[0:0]
    12/17: $0\Jump[0:0]
    13/17: $0\Branch[0:0]
    14/17: $0\ALUSrc_out[0:0]
    15/17: $0\ALUOp[1:0]
    16/17: $0\data2[31:0]
    17/17: $0\data1[31:0]
Creating decoders for process `$paramod\RVALU\WIDTH=s32'00000000000000000000000000100000.$proc$../design/RVALU.sv:0$758'.
     1/2: $1\ALUResult[31:0]
     2/2: $1\Comparison[0:0]
Creating decoders for process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
     1/15: $0\Comparison[0:0]
     2/15: $0\WriteData[31:0]
     3/15: $0\Rd[4:0]
     4/15: $0\ALUResult[31:0]
     5/15: $0\unsigned_load[0:0]
     6/15: $0\MemtoReg[0:0]
     7/15: $0\RegWrite[0:0]
     8/15: $0\MemWrite[0:0]
     9/15: $0\MemRead[0:0]
    10/15: $0\four_bytes[0:0]
    11/15: $0\two_byte[0:0]
    12/15: $0\one_byte[0:0]
    13/15: $0\Jump[0:0]
    14/15: $0\Branch[0:0]
    15/15: $0\pcBranch_out[31:0]
Creating decoders for process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$742'.
Creating decoders for process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$726'.
     1/5: $5\ReadData[31:0]
     2/5: $4\ReadData[31:0]
     3/5: $3\ReadData[31:0]
     4/5: $2\ReadData[31:0]
     5/5: $1\ReadData[31:0]
Creating decoders for process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
     1/60: $3$memwr$\DataMem$../design/DataMemory.sv:76$620_EN[7:0]$722
     2/60: $3$memwr$\DataMem$../design/DataMemory.sv:76$620_DATA[7:0]$721
     3/60: $3$memwr$\DataMem$../design/DataMemory.sv:76$620_ADDR[31:0]$720
     4/60: $3$memwr$\DataMem$../design/DataMemory.sv:75$619_EN[7:0]$719
     5/60: $3$memwr$\DataMem$../design/DataMemory.sv:75$619_DATA[7:0]$718
     6/60: $3$memwr$\DataMem$../design/DataMemory.sv:75$619_ADDR[31:0]$717
     7/60: $3$memwr$\DataMem$../design/DataMemory.sv:74$618_EN[7:0]$716
     8/60: $3$memwr$\DataMem$../design/DataMemory.sv:74$618_DATA[7:0]$715
     9/60: $3$memwr$\DataMem$../design/DataMemory.sv:74$618_ADDR[31:0]$714
    10/60: $3$memwr$\DataMem$../design/DataMemory.sv:73$617_EN[7:0]$713
    11/60: $3$memwr$\DataMem$../design/DataMemory.sv:73$617_DATA[7:0]$712
    12/60: $3$memwr$\DataMem$../design/DataMemory.sv:73$617_ADDR[11:0]$711
    13/60: $3$memwr$\DataMem$../design/DataMemory.sv:68$616_EN[7:0]$709
    14/60: $3$memwr$\DataMem$../design/DataMemory.sv:68$616_DATA[7:0]$708
    15/60: $3$memwr$\DataMem$../design/DataMemory.sv:68$616_ADDR[31:0]$707
    16/60: $3$memwr$\DataMem$../design/DataMemory.sv:67$615_EN[7:0]$706
    17/60: $3$memwr$\DataMem$../design/DataMemory.sv:67$615_DATA[7:0]$705
    18/60: $3$memwr$\DataMem$../design/DataMemory.sv:67$615_ADDR[11:0]$704
    19/60: $2$memwr$\DataMem$../design/DataMemory.sv:63$614_EN[7:0]$685
    20/60: $2$memwr$\DataMem$../design/DataMemory.sv:63$614_DATA[7:0]$684
    21/60: $2$memwr$\DataMem$../design/DataMemory.sv:63$614_ADDR[11:0]$683
    22/60: $2$memwr$\DataMem$../design/DataMemory.sv:76$620_EN[7:0]$703
    23/60: $2$memwr$\DataMem$../design/DataMemory.sv:76$620_DATA[7:0]$702
    24/60: $2$memwr$\DataMem$../design/DataMemory.sv:76$620_ADDR[31:0]$701
    25/60: $2$memwr$\DataMem$../design/DataMemory.sv:75$619_EN[7:0]$700
    26/60: $2$memwr$\DataMem$../design/DataMemory.sv:75$619_DATA[7:0]$699
    27/60: $2$memwr$\DataMem$../design/DataMemory.sv:75$619_ADDR[31:0]$698
    28/60: $2$memwr$\DataMem$../design/DataMemory.sv:74$618_EN[7:0]$697
    29/60: $2$memwr$\DataMem$../design/DataMemory.sv:74$618_DATA[7:0]$696
    30/60: $2$memwr$\DataMem$../design/DataMemory.sv:74$618_ADDR[31:0]$695
    31/60: $2$memwr$\DataMem$../design/DataMemory.sv:73$617_EN[7:0]$694
    32/60: $2$memwr$\DataMem$../design/DataMemory.sv:73$617_DATA[7:0]$693
    33/60: $2$memwr$\DataMem$../design/DataMemory.sv:73$617_ADDR[11:0]$692
    34/60: $2$memwr$\DataMem$../design/DataMemory.sv:68$616_EN[7:0]$691
    35/60: $2$memwr$\DataMem$../design/DataMemory.sv:68$616_DATA[7:0]$690
    36/60: $2$memwr$\DataMem$../design/DataMemory.sv:68$616_ADDR[31:0]$689
    37/60: $2$memwr$\DataMem$../design/DataMemory.sv:67$615_EN[7:0]$688
    38/60: $2$memwr$\DataMem$../design/DataMemory.sv:67$615_DATA[7:0]$687
    39/60: $2$memwr$\DataMem$../design/DataMemory.sv:67$615_ADDR[11:0]$686
    40/60: $1$memwr$\DataMem$../design/DataMemory.sv:76$620_EN[7:0]$682
    41/60: $1$memwr$\DataMem$../design/DataMemory.sv:76$620_DATA[7:0]$681
    42/60: $1$memwr$\DataMem$../design/DataMemory.sv:76$620_ADDR[31:0]$680
    43/60: $1$memwr$\DataMem$../design/DataMemory.sv:75$619_EN[7:0]$679
    44/60: $1$memwr$\DataMem$../design/DataMemory.sv:75$619_DATA[7:0]$678
    45/60: $1$memwr$\DataMem$../design/DataMemory.sv:75$619_ADDR[31:0]$677
    46/60: $1$memwr$\DataMem$../design/DataMemory.sv:74$618_EN[7:0]$676
    47/60: $1$memwr$\DataMem$../design/DataMemory.sv:74$618_DATA[7:0]$675
    48/60: $1$memwr$\DataMem$../design/DataMemory.sv:74$618_ADDR[31:0]$674
    49/60: $1$memwr$\DataMem$../design/DataMemory.sv:73$617_EN[7:0]$673
    50/60: $1$memwr$\DataMem$../design/DataMemory.sv:73$617_DATA[7:0]$672
    51/60: $1$memwr$\DataMem$../design/DataMemory.sv:73$617_ADDR[11:0]$671
    52/60: $1$memwr$\DataMem$../design/DataMemory.sv:68$616_EN[7:0]$670
    53/60: $1$memwr$\DataMem$../design/DataMemory.sv:68$616_DATA[7:0]$669
    54/60: $1$memwr$\DataMem$../design/DataMemory.sv:68$616_ADDR[31:0]$668
    55/60: $1$memwr$\DataMem$../design/DataMemory.sv:67$615_EN[7:0]$667
    56/60: $1$memwr$\DataMem$../design/DataMemory.sv:67$615_DATA[7:0]$666
    57/60: $1$memwr$\DataMem$../design/DataMemory.sv:67$615_ADDR[11:0]$665
    58/60: $1$memwr$\DataMem$../design/DataMemory.sv:63$614_EN[7:0]$664
    59/60: $1$memwr$\DataMem$../design/DataMemory.sv:63$614_DATA[7:0]$663
    60/60: $1$memwr$\DataMem$../design/DataMemory.sv:63$614_ADDR[11:0]$662
Creating decoders for process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.$proc$../design/RegisterWb.sv:22$601'.
     1/6: $0\Rd[4:0]
     2/6: $0\ALUResult[31:0]
     3/6: $0\data[31:0]
     4/6: $0\unsigned_load[0:0]
     5/6: $0\MemtoReg[0:0]
     6/6: $0\RegWrite[0:0]
Creating decoders for process `\Control.$proc$../design/Control.sv:0$6'.
     1/19: $3\one_byte[0:0]
     2/19: $3\four_bytes[0:0]
     3/19: $3\two_byte[0:0]
     4/19: $2\unsigned_load[0:0]
     5/19: $2\one_byte[0:0]
     6/19: $2\four_bytes[0:0]
     7/19: $2\two_byte[0:0]
     8/19: $1\ALUOp[1:0]
     9/19: $1\MemtoReg[0:0]
    10/19: $1\ALUSrc[0:0]
    11/19: $1\RegWrite[0:0]
    12/19: $1\unsigned_load[0:0]
    13/19: $1\four_bytes[0:0]
    14/19: $1\two_byte[0:0]
    15/19: $1\one_byte[0:0]
    16/19: $1\Jump[0:0]
    17/19: $1\Branch[0:0]
    18/19: $1\MemWrite[0:0]
    19/19: $1\MemRead[0:0]
Creating decoders for process `\ALUControl.$proc$../design/ALUcontrol.sv:0$2'.
     1/7: $7\ALUCtrl[3:0]
     2/7: $6\ALUCtrl[3:0]
     3/7: $5\ALUCtrl[3:0]
     4/7: $4\ALUCtrl[3:0]
     5/7: $3\ALUCtrl[3:0]
     6/7: $2\ALUCtrl[3:0]
     7/7: $1\ALUCtrl[3:0]
Creating decoders for process `$paramod\Mux\WIDTH=s32'00000000000000000000000000100000.$proc$../design/Mux.sv:0$599'.
     1/1: $1\out[31:0]

16.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$00eb395828b7e8aa0250fb1626d85bad31a42b6b\InstructionMemoryF.\instructionOut' from process `$paramod$00eb395828b7e8aa0250fb1626d85bad31a42b6b\InstructionMemoryF.$proc$../design/InstructionMemory.sv:0$907'.
No latch inferred for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.\ReadData1' from process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:0$899'.
No latch inferred for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.\ReadData2' from process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:0$899'.
No latch inferred for signal `$paramod\ImmediateGenerator\WIDTH=s32'00000000000000000000000000100000.\ImmExt' from process `$paramod\ImmediateGenerator\WIDTH=s32'00000000000000000000000000100000.$proc$../design/ImmediateGenerator.sv:0$787'.
No latch inferred for signal `$paramod\RVALU\WIDTH=s32'00000000000000000000000000100000.\ALUResult' from process `$paramod\RVALU\WIDTH=s32'00000000000000000000000000100000.$proc$../design/RVALU.sv:0$758'.
No latch inferred for signal `$paramod\RVALU\WIDTH=s32'00000000000000000000000000100000.\Comparison' from process `$paramod\RVALU\WIDTH=s32'00000000000000000000000000100000.$proc$../design/RVALU.sv:0$758'.
No latch inferred for signal `$paramod\RVALU\WIDTH=s32'00000000000000000000000000100000.\Zero' from process `$paramod\RVALU\WIDTH=s32'00000000000000000000000000100000.$proc$../design/RVALU.sv:0$758'.
No latch inferred for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$fordecl_block$7.i' from process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$742'.
No latch inferred for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:54$602_EN' from process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$742'.
No latch inferred for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:54$603_EN' from process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$742'.
No latch inferred for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:54$604_EN' from process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$742'.
No latch inferred for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:54$605_EN' from process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$742'.
No latch inferred for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:54$606_EN' from process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$742'.
No latch inferred for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:54$607_EN' from process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$742'.
No latch inferred for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:54$608_EN' from process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$742'.
No latch inferred for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:54$609_EN' from process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$742'.
No latch inferred for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:54$610_EN' from process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$742'.
No latch inferred for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:54$611_EN' from process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$742'.
No latch inferred for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:54$612_EN' from process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$742'.
No latch inferred for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:54$613_EN' from process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$742'.
No latch inferred for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.\ReadData' from process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$726'.
No latch inferred for signal `\Control.\ALUOp' from process `\Control.$proc$../design/Control.sv:0$6'.
No latch inferred for signal `\Control.\RegWrite' from process `\Control.$proc$../design/Control.sv:0$6'.
No latch inferred for signal `\Control.\ALUSrc' from process `\Control.$proc$../design/Control.sv:0$6'.
No latch inferred for signal `\Control.\MemRead' from process `\Control.$proc$../design/Control.sv:0$6'.
No latch inferred for signal `\Control.\MemWrite' from process `\Control.$proc$../design/Control.sv:0$6'.
No latch inferred for signal `\Control.\MemtoReg' from process `\Control.$proc$../design/Control.sv:0$6'.
No latch inferred for signal `\Control.\Branch' from process `\Control.$proc$../design/Control.sv:0$6'.
No latch inferred for signal `\Control.\Jump' from process `\Control.$proc$../design/Control.sv:0$6'.
No latch inferred for signal `\Control.\one_byte' from process `\Control.$proc$../design/Control.sv:0$6'.
No latch inferred for signal `\Control.\two_byte' from process `\Control.$proc$../design/Control.sv:0$6'.
No latch inferred for signal `\Control.\four_bytes' from process `\Control.$proc$../design/Control.sv:0$6'.
No latch inferred for signal `\Control.\unsigned_load' from process `\Control.$proc$../design/Control.sv:0$6'.
No latch inferred for signal `\ALUControl.\ALUCtrl' from process `\ALUControl.$proc$../design/ALUcontrol.sv:0$2'.
No latch inferred for signal `$paramod\Mux\WIDTH=s32'00000000000000000000000000100000.\out' from process `$paramod\Mux\WIDTH=s32'00000000000000000000000000100000.$proc$../design/Mux.sv:0$599'.

16.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\ALU.\C' using process `\ALU.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$555'.
  created direct connection (no actual register cell created).
Creating register for signal `\ALU.\S' using process `\ALU.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$555'.
  created direct connection (no actual register cell created).
Creating register for signal `\DFFNCE.\Q' using process `\DFFNCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$551'.
  created $adff cell `$procdff$1824' with negative edge clock and positive level reset.
Creating register for signal `\DFFNC.\Q' using process `\DFFNC.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$549'.
  created $adff cell `$procdff$1825' with negative edge clock and positive level reset.
Creating register for signal `\DFFNPE.\Q' using process `\DFFNPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$547'.
  created $adff cell `$procdff$1826' with negative edge clock and positive level reset.
Creating register for signal `\DFFNP.\Q' using process `\DFFNP.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$545'.
  created $adff cell `$procdff$1827' with negative edge clock and positive level reset.
Creating register for signal `\DFFNRE.\Q' using process `\DFFNRE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$543'.
  created $dff cell `$procdff$1828' with negative edge clock.
Creating register for signal `\DFFNR.\Q' using process `\DFFNR.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$541'.
  created $dff cell `$procdff$1829' with negative edge clock.
Creating register for signal `\DFFNSE.\Q' using process `\DFFNSE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$539'.
  created $dff cell `$procdff$1830' with negative edge clock.
Creating register for signal `\DFFNS.\Q' using process `\DFFNS.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$537'.
  created $dff cell `$procdff$1831' with negative edge clock.
Creating register for signal `\DFFNE.\Q' using process `\DFFNE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$535'.
  created $dff cell `$procdff$1832' with negative edge clock.
Creating register for signal `\DFFN.\Q' using process `\DFFN.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$533'.
  created $dff cell `$procdff$1833' with negative edge clock.
Creating register for signal `\DFFCE.\Q' using process `\DFFCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$531'.
  created $adff cell `$procdff$1834' with positive edge clock and positive level reset.
Creating register for signal `\DFFC.\Q' using process `\DFFC.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$529'.
  created $adff cell `$procdff$1835' with positive edge clock and positive level reset.
Creating register for signal `\DFFPE.\Q' using process `\DFFPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$527'.
  created $adff cell `$procdff$1836' with positive edge clock and positive level reset.
Creating register for signal `\DFFP.\Q' using process `\DFFP.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$525'.
  created $adff cell `$procdff$1837' with positive edge clock and positive level reset.
Creating register for signal `\DFFRE.\Q' using process `\DFFRE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$523'.
  created $dff cell `$procdff$1838' with positive edge clock.
Creating register for signal `\DFFR.\Q' using process `\DFFR.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$521'.
  created $dff cell `$procdff$1839' with positive edge clock.
Creating register for signal `\DFFSE.\Q' using process `\DFFSE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$519'.
  created $dff cell `$procdff$1840' with positive edge clock.
Creating register for signal `\DFFS.\Q' using process `\DFFS.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$517'.
  created $dff cell `$procdff$1841' with positive edge clock.
Creating register for signal `\DFFE.\Q' using process `\DFFE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$515'.
  created $dff cell `$procdff$1842' with positive edge clock.
Creating register for signal `\DFF.\Q' using process `\DFF.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$513'.
  created $dff cell `$procdff$1843' with positive edge clock.
Creating register for signal `$paramod\PC\WIDTH=s32'00000000000000000000000000100000.\PC_out' using process `$paramod\PC\WIDTH=s32'00000000000000000000000000100000.$proc$../design/PC.sv:9$914'.
  created $adff cell `$procdff$1844' with positive edge clock and positive level reset.
Creating register for signal `$paramod\RegisterIF\WIDTH=s32'00000000000000000000000000100000.\pc_out' using process `$paramod\RegisterIF\WIDTH=s32'00000000000000000000000000100000.$proc$../design/RegisterIF.sv:9$906'.
  created $adff cell `$procdff$1845' with positive edge clock and positive level reset.
Creating register for signal `$paramod\RegisterIF\WIDTH=s32'00000000000000000000000000100000.\inst_out' using process `$paramod\RegisterIF\WIDTH=s32'00000000000000000000000000100000.$proc$../design/RegisterIF.sv:9$906'.
  created $adff cell `$procdff$1846' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$fordecl_block$175.i' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1847' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$788_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1848' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$789_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1849' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$790_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1850' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$791_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1851' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$792_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1852' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$793_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1853' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$794_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1854' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$795_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1855' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$796_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1856' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$797_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1857' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$798_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1858' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$799_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1859' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$800_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1860' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$801_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1861' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$802_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1862' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$803_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1863' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$804_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1864' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$805_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1865' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$806_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1866' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$807_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1867' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$808_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1868' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$809_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1869' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$810_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1870' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$811_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1871' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$812_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1872' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$813_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1873' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$814_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1874' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$815_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1875' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$816_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1876' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$817_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1877' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$818_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1878' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:20$819_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1879' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:26$820_ADDR' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1880' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:26$820_DATA' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1881' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$memwr$\Registers$../design/RegisterFile.sv:26$820_EN' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
  created $dff cell `$procdff$1882' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\ALUOp' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1883' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\ALUCtrl' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1884' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\RegWrite' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1885' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\MemRead' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1886' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\MemWrite' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1887' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\MemtoReg' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1888' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\Branch' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1889' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\Jump' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1890' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\one_byte' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1891' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\two_byte' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1892' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\four_bytes' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1893' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\unsigned_load' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1894' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\Rd' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1895' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\ALUSrc_out' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1896' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\Imm' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1897' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\data1' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1898' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.\data2' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
  created $adff cell `$procdff$1899' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.\RegWrite' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
  created $adff cell `$procdff$1900' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.\MemRead' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
  created $adff cell `$procdff$1901' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.\MemWrite' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
  created $adff cell `$procdff$1902' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.\MemtoReg' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
  created $adff cell `$procdff$1903' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.\Branch' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
  created $adff cell `$procdff$1904' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.\Jump' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
  created $adff cell `$procdff$1905' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.\one_byte' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
  created $adff cell `$procdff$1906' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.\two_byte' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
  created $adff cell `$procdff$1907' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.\four_bytes' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
  created $adff cell `$procdff$1908' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.\unsigned_load' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
  created $adff cell `$procdff$1909' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.\WriteData' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
  created $adff cell `$procdff$1910' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.\pcBranch_out' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
  created $adff cell `$procdff$1911' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.\ALUResult' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
  created $adff cell `$procdff$1912' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.\Rd' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
  created $adff cell `$procdff$1913' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.\Comparison' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
  created $adff cell `$procdff$1914' with positive edge clock and positive level reset.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:63$614_ADDR' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1915' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:63$614_DATA' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1916' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:63$614_EN' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1917' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:67$615_ADDR' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1918' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:67$615_DATA' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1919' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:67$615_EN' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1920' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:68$616_ADDR' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1921' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:68$616_DATA' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1922' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:68$616_EN' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1923' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:73$617_ADDR' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1924' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:73$617_DATA' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1925' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:73$617_EN' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1926' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:74$618_ADDR' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1927' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:74$618_DATA' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1928' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:74$618_EN' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1929' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:75$619_ADDR' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1930' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:75$619_DATA' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1931' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:75$619_EN' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1932' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:76$620_ADDR' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1933' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:76$620_DATA' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1934' with positive edge clock.
Creating register for signal `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$memwr$\DataMem$../design/DataMemory.sv:76$620_EN' using process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
  created $dff cell `$procdff$1935' with positive edge clock.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.\RegWrite' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.$proc$../design/RegisterWb.sv:22$601'.
  created $adff cell `$procdff$1936' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.\MemtoReg' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.$proc$../design/RegisterWb.sv:22$601'.
  created $adff cell `$procdff$1937' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.\unsigned_load' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.$proc$../design/RegisterWb.sv:22$601'.
  created $adff cell `$procdff$1938' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.\ALUResult' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.$proc$../design/RegisterWb.sv:22$601'.
  created $adff cell `$procdff$1939' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.\Rd' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.$proc$../design/RegisterWb.sv:22$601'.
  created $adff cell `$procdff$1940' with positive edge clock and positive level reset.
Creating register for signal `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.\data' using process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.$proc$../design/RegisterWb.sv:22$601'.
  created $adff cell `$procdff$1941' with positive edge clock and positive level reset.

16.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

16.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `ALU.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$555'.
Removing empty process `DFFNCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$552'.
Found and cleaned up 1 empty switch in `\DFFNCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$551'.
Removing empty process `DFFNCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$551'.
Removing empty process `DFFNC.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$550'.
Removing empty process `DFFNC.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$549'.
Removing empty process `DFFNPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$548'.
Found and cleaned up 1 empty switch in `\DFFNPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$547'.
Removing empty process `DFFNPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$547'.
Removing empty process `DFFNP.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$546'.
Removing empty process `DFFNP.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$545'.
Removing empty process `DFFNRE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$544'.
Found and cleaned up 2 empty switches in `\DFFNRE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$543'.
Removing empty process `DFFNRE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$543'.
Removing empty process `DFFNR.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$542'.
Found and cleaned up 1 empty switch in `\DFFNR.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$541'.
Removing empty process `DFFNR.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$541'.
Removing empty process `DFFNSE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$540'.
Found and cleaned up 2 empty switches in `\DFFNSE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$539'.
Removing empty process `DFFNSE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$539'.
Removing empty process `DFFNS.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$538'.
Found and cleaned up 1 empty switch in `\DFFNS.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$537'.
Removing empty process `DFFNS.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$537'.
Removing empty process `DFFNE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$536'.
Found and cleaned up 1 empty switch in `\DFFNE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$535'.
Removing empty process `DFFNE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$535'.
Removing empty process `DFFN.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$534'.
Removing empty process `DFFN.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$533'.
Removing empty process `DFFCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$532'.
Found and cleaned up 1 empty switch in `\DFFCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$531'.
Removing empty process `DFFCE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$531'.
Removing empty process `DFFC.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$530'.
Removing empty process `DFFC.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$529'.
Removing empty process `DFFPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$528'.
Found and cleaned up 1 empty switch in `\DFFPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$527'.
Removing empty process `DFFPE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$527'.
Removing empty process `DFFP.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$526'.
Removing empty process `DFFP.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$525'.
Removing empty process `DFFRE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$524'.
Found and cleaned up 2 empty switches in `\DFFRE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$523'.
Removing empty process `DFFRE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$523'.
Removing empty process `DFFR.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$522'.
Found and cleaned up 1 empty switch in `\DFFR.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$521'.
Removing empty process `DFFR.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$521'.
Removing empty process `DFFSE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$520'.
Found and cleaned up 2 empty switches in `\DFFSE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$519'.
Removing empty process `DFFSE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$519'.
Removing empty process `DFFS.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$518'.
Found and cleaned up 1 empty switch in `\DFFS.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$517'.
Removing empty process `DFFS.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$517'.
Removing empty process `DFFE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$516'.
Found and cleaned up 1 empty switch in `\DFFE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$515'.
Removing empty process `DFFE.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$515'.
Removing empty process `DFF.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$514'.
Removing empty process `DFF.$proc$C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$513'.
Removing empty process `$paramod\PC\WIDTH=s32'00000000000000000000000000100000.$proc$../design/PC.sv:9$914'.
Found and cleaned up 2 empty switches in `$paramod$00eb395828b7e8aa0250fb1626d85bad31a42b6b\InstructionMemoryF.$proc$../design/InstructionMemory.sv:0$907'.
Removing empty process `$paramod$00eb395828b7e8aa0250fb1626d85bad31a42b6b\InstructionMemoryF.$proc$../design/InstructionMemory.sv:0$907'.
Removing empty process `$paramod\RegisterIF\WIDTH=s32'00000000000000000000000000100000.$proc$../design/RegisterIF.sv:9$906'.
Removing empty process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:0$899'.
Found and cleaned up 2 empty switches in `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
Removing empty process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.$proc$../design/RegisterFile.sv:16$821'.
Found and cleaned up 1 empty switch in `$paramod\ImmediateGenerator\WIDTH=s32'00000000000000000000000000100000.$proc$../design/ImmediateGenerator.sv:0$787'.
Removing empty process `$paramod\ImmediateGenerator\WIDTH=s32'00000000000000000000000000100000.$proc$../design/ImmediateGenerator.sv:0$787'.
Removing empty process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.$proc$../design/RegisterID.sv:51$786'.
Found and cleaned up 1 empty switch in `$paramod\RVALU\WIDTH=s32'00000000000000000000000000100000.$proc$../design/RVALU.sv:0$758'.
Removing empty process `$paramod\RVALU\WIDTH=s32'00000000000000000000000000100000.$proc$../design/RVALU.sv:0$758'.
Removing empty process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.$proc$../design/RegisterEx.sv:43$756'.
Removing empty process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$742'.
Found and cleaned up 5 empty switches in `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$726'.
Removing empty process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:0$726'.
Found and cleaned up 4 empty switches in `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
Removing empty process `$paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.$proc$../design/DataMemory.sv:59$637'.
Removing empty process `$paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.$proc$../design/RegisterWb.sv:22$601'.
Found and cleaned up 3 empty switches in `\Control.$proc$../design/Control.sv:0$6'.
Removing empty process `Control.$proc$../design/Control.sv:0$6'.
Found and cleaned up 7 empty switches in `\ALUControl.$proc$../design/ALUcontrol.sv:0$2'.
Removing empty process `ALUControl.$proc$../design/ALUcontrol.sv:0$2'.
Found and cleaned up 1 empty switch in `$paramod\Mux\WIDTH=s32'00000000000000000000000000100000.$proc$../design/Mux.sv:0$599'.
Removing empty process `$paramod\Mux\WIDTH=s32'00000000000000000000000000100000.$proc$../design/Mux.sv:0$599'.
Cleaned up 44 empty switches.

16.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module TOPPipeline.
Optimizing module $paramod\PC\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod$00eb395828b7e8aa0250fb1626d85bad31a42b6b\InstructionMemoryF.
<suppressed ~2 debug messages>
Optimizing module $paramod\RegisterIF\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.
<suppressed ~3 debug messages>
Optimizing module $paramod\ImmediateGenerator\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.
Optimizing module $paramod\RVALU\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~3 debug messages>
Optimizing module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Optimizing module $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.
Optimizing module $paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.
Optimizing module $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.
Optimizing module Control.
<suppressed ~4 debug messages>
Optimizing module ALUControl.
<suppressed ~4 debug messages>
Optimizing module $paramod\Mux\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>

16.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\PC\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod$00eb395828b7e8aa0250fb1626d85bad31a42b6b\InstructionMemoryF.
Deleting now unused module $paramod\RegisterIF\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterFile.
Deleting now unused module $paramod\ImmediateGenerator\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterID.
Deleting now unused module $paramod\RVALU\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod\adder\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterEx.
Deleting now unused module $paramod$c3ba9a85240f45743a7cc7d2ffd23d0699313e99\DataMemory.
Deleting now unused module $paramod$d38378d0a61719707d0725f51c19df60e1888ecc\RegisterWb.
Deleting now unused module Control.
Deleting now unused module ALUControl.
Deleting now unused module $paramod\Mux\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~20 debug messages>

16.5. Executing TRIBUF pass.

16.6. Executing DEMINOUT pass (demote inout ports to input or output).

16.7. Executing SYNTH pass.

16.7.1. Executing PROC pass (convert processes to netlists).

16.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

16.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

16.7.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

16.7.1.4. Executing PROC_INIT pass (extract init attributes).

16.7.1.5. Executing PROC_ARST pass (detect async resets in processes).

16.7.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

16.7.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

16.7.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

16.7.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

16.7.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

16.7.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

16.7.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module TOPPipeline.

16.7.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module TOPPipeline.

16.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \TOPPipeline..
Removed 620 unused cells and 1196 unused wires.
<suppressed ~858 debug messages>

16.7.4. Executing CHECK pass (checking for obvious problems).
Checking module TOPPipeline...
Found and reported 0 problems.

16.7.5. Executing OPT pass (performing simple optimizations).

16.7.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module TOPPipeline.

16.7.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\TOPPipeline'.
Removed a total of 0 cells.

16.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \TOPPipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

16.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \TOPPipeline.
Performed a total of 0 changes.

16.7.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\TOPPipeline'.
Removed a total of 0 cells.

16.7.5.6. Executing OPT_DFF pass (perform DFF optimizations).

16.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \TOPPipeline..

16.7.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module TOPPipeline.

16.7.5.9. Finished OPT passes. (There is nothing left to do.)

16.7.6. Executing FSM pass (extract and optimize FSM).

16.7.6.1. Executing FSM_DETECT pass (finding FSMs in design).

16.7.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

16.7.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

16.7.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \TOPPipeline..

16.7.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

16.7.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

16.7.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

16.7.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

16.7.7. Executing OPT pass (performing simple optimizations).

16.7.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module TOPPipeline.

16.7.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\TOPPipeline'.
Removed a total of 0 cells.

16.7.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \TOPPipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

16.7.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \TOPPipeline.
Performed a total of 0 changes.

16.7.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\TOPPipeline'.
Removed a total of 0 cells.

16.7.7.6. Executing OPT_DFF pass (perform DFF optimizations).

16.7.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \TOPPipeline..

16.7.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module TOPPipeline.

16.7.7.9. Finished OPT passes. (There is nothing left to do.)

16.7.8. Executing WREDUCE pass (reducing word size of cells).

16.7.9. Executing PEEPOPT pass (run peephole optimizers).

16.7.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \TOPPipeline..

16.7.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module TOPPipeline:
  created 0 $alu and 0 $macc cells.

16.7.12. Executing SHARE pass (SAT-based resource sharing).

16.7.13. Executing OPT pass (performing simple optimizations).

16.7.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module TOPPipeline.

16.7.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\TOPPipeline'.
Removed a total of 0 cells.

16.7.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \TOPPipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

16.7.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \TOPPipeline.
Performed a total of 0 changes.

16.7.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\TOPPipeline'.
Removed a total of 0 cells.

16.7.13.6. Executing OPT_DFF pass (perform DFF optimizations).

16.7.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \TOPPipeline..

16.7.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module TOPPipeline.

16.7.13.9. Finished OPT passes. (There is nothing left to do.)

16.7.14. Executing MEMORY pass.

16.7.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

16.7.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

16.7.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

16.7.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

16.7.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

16.7.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \TOPPipeline..

16.7.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

16.7.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

16.7.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \TOPPipeline..

16.7.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

16.7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \TOPPipeline..

16.8. Executing MEMORY_LIBMAP pass (mapping memories to cells).

16.9. Executing TECHMAP pass (map to technology primitives).

16.9.1. Executing Verilog-2005 frontend: C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

16.9.2. Executing Verilog-2005 frontend: C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v
Parsing Verilog input from `C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

16.9.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

16.10. Executing OPT pass (performing simple optimizations).

16.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module TOPPipeline.
<suppressed ~30 debug messages>

16.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\TOPPipeline'.
Removed a total of 0 cells.

16.10.3. Executing OPT_DFF pass (perform DFF optimizations).

16.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \TOPPipeline..

16.10.5. Finished fast OPT passes.

16.11. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

16.12. Executing OPT pass (performing simple optimizations).

16.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module TOPPipeline.

16.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\TOPPipeline'.
Removed a total of 0 cells.

16.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \TOPPipeline..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

16.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \TOPPipeline.
Performed a total of 0 changes.

16.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\TOPPipeline'.
Removed a total of 0 cells.

16.12.6. Executing OPT_DFF pass (perform DFF optimizations).

16.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \TOPPipeline..

16.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module TOPPipeline.

16.12.9. Finished OPT passes. (There is nothing left to do.)

16.13. Executing TECHMAP pass (map to technology primitives).

16.13.1. Executing Verilog-2005 frontend: C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/techmap.v
Parsing Verilog input from `C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

16.13.2. Executing Verilog-2005 frontend: C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v
Parsing Verilog input from `C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

16.13.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

16.14. Executing OPT pass (performing simple optimizations).

16.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module TOPPipeline.

16.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\TOPPipeline'.
Removed a total of 0 cells.

16.14.3. Executing OPT_DFF pass (perform DFF optimizations).

16.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \TOPPipeline..

16.14.5. Finished fast OPT passes.

16.15. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port TOPPipeline.clk using IBUF.
Mapping port TOPPipeline.rst using IBUF.

16.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \TOPPipeline..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

16.17. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

16.18. Executing TECHMAP pass (map to technology primitives).

16.18.1. Executing Verilog-2005 frontend: C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

16.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~23 debug messages>

16.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module TOPPipeline.

16.20. Executing SIMPLEMAP pass (map simple cells to gate primitives).

16.21. Executing ABC pass (technology mapping using ABC).

16.21.1. Extracting gate netlist of module `\TOPPipeline' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

16.22. Executing TECHMAP pass (map to technology primitives).

16.22.1. Executing Verilog-2005 frontend: C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v
Parsing Verilog input from `C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

16.22.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~23 debug messages>

16.23. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in TOPPipeline.

16.24. Executing SETUNDEF pass (replace undef values with defined constants).

16.25. Executing HILOMAP pass (mapping to constant drivers).
Removed 2 unused cells and 2 unused wires.

16.26. Executing AUTONAME pass.
Renamed 2 objects in module TOPPipeline (2 iterations).
<suppressed ~2 debug messages>

16.27. Executing HIERARCHY pass (managing design hierarchy).

16.27.1. Analyzing design hierarchy..
Top module:  \TOPPipeline

16.27.2. Analyzing design hierarchy..
Top module:  \TOPPipeline
Removed 0 unused modules.

16.28. Printing statistics.

=== TOPPipeline ===

   Number of wires:                 44
   Number of wire bits:            411
   Number of public wires:          44
   Number of public wire bits:     411
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     IBUF                            2

16.29. Executing CHECK pass (checking for obvious problems).
Checking module TOPPipeline...
Found and reported 0 problems.

16.30. Executing JSON backend.

End of script. Logfile hash: a789bbc5f9
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: 1% 24x read_verilog (0 sec), 1% 14x opt_expr (0 sec), ...
