============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  06:21:44 pm
  Module:                 carry_select_adder_56678_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (1 ps) Path Delay Check
     Startpoint: (F) B[17]
       Endpoint: (R) Cout

                   Capture    Launch  
      Path Delay:+    2750         -  
      Drv Adjust:+       0         0  
         Arrival:=    2750            
                                      
   Required Time:=    2750            
       Data Path:-    2749            
           Slack:=       1            

Exceptions/Constraints:
  max_delay             2750            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------------
#                       Timing Point                        Flags     Arc     Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------------
  B[17]                                                     -       -         F     (arrival)                      1 20.1  1000     0       0    (-,-) 
  g314/Y                                                    -       A->Y      R     sky130_fd_sc_hd__clkinv_8      1  5.9   124   180     180    (-,-) 
  g313/Y                                                    -       A->Y      F     sky130_fd_sc_hd__inv_2         2  7.7    39    54     233    (-,-) 
  CSA_BLOCKS[3].RCA_C0/F1A/g31/Y                            -       A->Y      R     sky130_fd_sc_hd__clkinv_1      2 11.0    68    71     304    (-,-) 
  CSA_BLOCKS[3].RCA_C0/F1A/g29__6783/Y                      -       A->Y      F     sky130_fd_sc_hd__nor2_2        2 10.3    38    55     360    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g2/Y           -       B1->Y     R     sky130_fd_sc_hd__o21ai_2       1  3.7    94    48     408    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[1].FA/g95__1617/Y    -       A->Y      F     sky130_fd_sc_hd__nand2_1       2 10.3    84   100     508    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g2/Y           -       B1->Y     R     sky130_fd_sc_hd__o21ai_2       1  5.9   242    77     585    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[2].FA/g57__6131/Y    -       A->Y      F     sky130_fd_sc_hd__nand2_2       2  8.4    79    94     679    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[3].FA/g2/X           -       A1->X     F     sky130_fd_sc_hd__a21o_1        1  5.8    47   178     857    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[4].FA/g57__7410/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    96   379    1236    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[5].FA/g57__6417/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  5.8    88   396    1633    (-,-) 
  CSA_BLOCKS[3].RCA_C0/full_adder_loop[6].FA/g57__5477/COUT -       CIN->COUT F     sky130_fd_sc_hd__fa_1          1  3.4    74   374    2006    (-,-) 
  g592__9315/X                                              -       A1->X     F     sky130_fd_sc_hd__mux2_4        9 34.0    94   326    2333    (-,-) 
  g586__6131/X                                              -       S->X      R     sky130_fd_sc_hd__mux2_2        1 51.3   272   416    2749    (-,-) 
  Cout                                                      -       -         R     (port)                         -    -     -     0    2749    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------------

