INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/acbotto/Desktop/FPGA/FPGA-Speech-Recognition-master/FPGA-Speech-Recognition-master.srcs/sources_1/new/display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'display'
