{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555770079917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555770079918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 20 17:21:19 2019 " "Processing started: Sat Apr 20 17:21:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555770079918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555770079918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv-cpu -c riscv-cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv-cpu -c riscv-cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555770079918 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "4 " "User specified to use only one processors but 4 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1555770080091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display.v 2 2 " "Found 2 design units, including 2 entities, in source file hex_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_display " "Found entity 1: hex_display" {  } { { "hex_display.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/hex_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555770088842 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_to_seg " "Found entity 2: hex_to_seg" {  } { { "hex_display.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/hex_display.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555770088842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555770088842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555770088843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555770088843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_top.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top " "Found entity 1: cpu_top" {  } { { "cpu_top.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/cpu_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555770088844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555770088844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555770088844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555770088844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555770088844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555770088844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555770088845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555770088845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555770088845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555770088845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_ctrl " "Found entity 1: mem_ctrl" {  } { { "mem_ctrl.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/mem_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555770088846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555770088846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555770088846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555770088846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555770088847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555770088847 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555770088891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_top cpu_top:cpu_top " "Elaborating entity \"cpu_top\" for hierarchy \"cpu_top:cpu_top\"" {  } { { "top.v" "cpu_top" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555770088892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom cpu_top:cpu_top\|rom:rom " "Elaborating entity \"rom\" for hierarchy \"cpu_top:cpu_top\|rom:rom\"" {  } { { "cpu_top.v" "rom" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/cpu_top.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555770088893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ctrl cpu_top:cpu_top\|mem_ctrl:mem_ctrl " "Elaborating entity \"mem_ctrl\" for hierarchy \"cpu_top:cpu_top\|mem_ctrl:mem_ctrl\"" {  } { { "cpu_top.v" "mem_ctrl" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/cpu_top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555770088894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core cpu_top:cpu_top\|core:core " "Elaborating entity \"core\" for hierarchy \"cpu_top:cpu_top\|core:core\"" {  } { { "cpu_top.v" "core" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/cpu_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555770088895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu_top:cpu_top\|core:core\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"cpu_top:cpu_top\|core:core\|alu:alu\"" {  } { { "core.v" "alu" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/core.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555770088896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file cpu_top:cpu_top\|core:core\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"cpu_top:cpu_top\|core:core\|reg_file:rf\"" {  } { { "core.v" "rf" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/core.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555770088897 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "x reg_file.v(20) " "Verilog HDL warning at reg_file.v(20): initial value for variable x should be constant" {  } { { "reg_file.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/reg_file.v" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1555770088902 "|top|cpu_top:cpu_top|core:core|reg_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu_top:cpu_top\|core:core\|control:control " "Elaborating entity \"control\" for hierarchy \"cpu_top:cpu_top\|core:core\|control:control\"" {  } { { "core.v" "control" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/core.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555770088902 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "control.v(25) " "Verilog HDL warning at control.v(25): ignoring unsupported system task" {  } { { "control.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/control.v" 25 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1555770088903 "|top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "control.v(33) " "Verilog HDL warning at control.v(33): ignoring unsupported system task" {  } { { "control.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/control.v" 33 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1555770088903 "|top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "control.v(41) " "Verilog HDL warning at control.v(41): ignoring unsupported system task" {  } { { "control.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/control.v" 41 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1555770088903 "|top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "control.v(49) " "Verilog HDL warning at control.v(49): ignoring unsupported system task" {  } { { "control.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/control.v" 49 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1555770088903 "|top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "control.v(57) " "Verilog HDL warning at control.v(57): ignoring unsupported system task" {  } { { "control.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/control.v" 57 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1555770088903 "|top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "control.v(64) " "Verilog HDL warning at control.v(64): ignoring unsupported system task" {  } { { "control.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/control.v" 64 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1555770088904 "|top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "control.v(71) " "Verilog HDL warning at control.v(71): ignoring unsupported system task" {  } { { "control.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/control.v" 71 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1555770088904 "|top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "control.v(78) " "Verilog HDL warning at control.v(78): ignoring unsupported system task" {  } { { "control.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/control.v" 78 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1555770088904 "|top|cpu_top:cpu_top|core:core|control:control"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "control.v(96) " "Verilog HDL warning at control.v(96): ignoring unsupported system task" {  } { { "control.v" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/control.v" 96 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1555770088904 "|top|cpu_top:cpu_top|core:core|control:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_div " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_div\"" {  } { { "top.v" "clk_div" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555770088909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_display hex_display:hex_display " "Elaborating entity \"hex_display\" for hierarchy \"hex_display:hex_display\"" {  } { { "top.v" "hex_display" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/top.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555770088910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seg hex_display:hex_display\|hex_to_seg:hex_to_seg " "Elaborating entity \"hex_to_seg\" for hierarchy \"hex_display:hex_display\|hex_to_seg:hex_to_seg\"" {  } { { "hex_display.v" "hex_to_seg" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/hex_display.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555770088910 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "cpu_top:cpu_top\|rom:rom\|Mux2_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu_top:cpu_top\|rom:rom\|Mux2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555770089514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 3 " "Parameter WIDTH_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555770089514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555770089514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555770089514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555770089514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555770089514 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE riscv-cpu.top0.rtl.mif " "Parameter INIT_FILE set to riscv-cpu.top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1555770089514 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1555770089514 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1555770089514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_top:cpu_top\|rom:rom\|altsyncram:Mux2_rtl_0 " "Elaborated megafunction instantiation \"cpu_top:cpu_top\|rom:rom\|altsyncram:Mux2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555770089562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_top:cpu_top\|rom:rom\|altsyncram:Mux2_rtl_0 " "Instantiated megafunction \"cpu_top:cpu_top\|rom:rom\|altsyncram:Mux2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555770089563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555770089563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555770089563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555770089563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555770089563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555770089563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE riscv-cpu.top0.rtl.mif " "Parameter \"INIT_FILE\" = \"riscv-cpu.top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1555770089563 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1555770089563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n8v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n8v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n8v " "Found entity 1: altsyncram_n8v" {  } { { "db/altsyncram_n8v.tdf" "" { Text "/home/julius/github/drec-fpga-intro/problems/08_cpu_v2/db/altsyncram_n8v.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555770089596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555770089596 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1555770089800 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1555770089964 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "320 " "320 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1555770090467 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1555770090576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555770090576 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "577 " "Implemented 577 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555770090647 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555770090647 ""} { "Info" "ICUT_CUT_TM_LCELLS" "562 " "Implemented 562 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555770090647 ""} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Implemented 3 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1555770090647 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555770090647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "975 " "Peak virtual memory: 975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555770090659 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 20 17:21:30 2019 " "Processing ended: Sat Apr 20 17:21:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555770090659 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555770090659 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555770090659 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555770090659 ""}
