
*** Running vivado
    with args -log PL_cordic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PL_cordic_0_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source PL_cordic_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 549.035 ; gain = 179.270
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: PL_cordic_0_0
Command: synth_design -top PL_cordic_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19996
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:51 . Memory (MB): peak = 1421.957 ; gain = 438.594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PL_cordic_0_0' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_cordic_0_0/synth/PL_cordic_0_0.vhd:70]
	Parameter C_ARCHITECTURE bound to: 1 - type: integer 
	Parameter C_CORDIC_FUNCTION bound to: 2 - type: integer 
	Parameter C_COARSE_ROTATE bound to: 1 - type: integer 
	Parameter C_DATA_FORMAT bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ACLK bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_INPUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ITERATIONS bound to: 0 - type: integer 
	Parameter C_OUTPUT_WIDTH bound to: 8 - type: integer 
	Parameter C_PHASE_FORMAT bound to: 0 - type: integer 
	Parameter C_PIPELINE_MODE bound to: -2 - type: integer 
	Parameter C_PRECISION bound to: 0 - type: integer 
	Parameter C_ROUND_MODE bound to: 0 - type: integer 
	Parameter C_SCALE_COMP bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_PHASE_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_PHASE_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_PHASE_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_CARTESIAN_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_S_AXIS_CARTESIAN_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cordic_v6_0_20' declared at 'g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ipshared/bd2b/hdl/cordic_v6_0_vh_rfs.vhd:10026' bound to instance 'U0' of component 'cordic_v6_0_20' [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_cordic_0_0/synth/PL_cordic_0_0.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'PL_cordic_0_0' (0#1) [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_cordic_0_0/synth/PL_cordic_0_0.vhd:70]
WARNING: [Synth 8-7129] Port round_in[2] in module cordic_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port round_in[1] in module cordic_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port round_in[0] in module cordic_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_bit__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module c_reg_fd_v12_0_7_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port AINIT in module c_reg_fd_v12_0_7_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLR in module c_reg_fd_v12_0_7_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASET in module c_reg_fd_v12_0_7_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_reg_fd_v12_0_7_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_reg_fd_v12_0_7_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_reg_fd_v12_0_7_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_16_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module c_addsub_v12_0_16_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_16_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module c_addsub_v12_0_16_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_16_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_16_lut6_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_16_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in in module c_addsub_v12_0_16_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_signed in module c_addsub_v12_0_16_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_signed in module c_addsub_v12_0_16_legacy is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_IN in module c_addsub_v12_0_16_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclr in module cordic_out_config is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module cordic_atan_rom is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[0] in module cordic_shift is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[3] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[2] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[1] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[0] in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port res_en in module compare is either unconnected or has no load
WARNING: [Synth 8-7129] Port AINIT in module c_reg_fd_v12_0_7_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLR in module c_reg_fd_v12_0_7_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ASET in module c_reg_fd_v12_0_7_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_reg_fd_v12_0_7_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_reg_fd_v12_0_7_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port add in module c_addsub_v12_0_16_lut6_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_16_lut6_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port bypass in module c_addsub_v12_0_16_lut6_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sset in module c_addsub_v12_0_16_lut6_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sinit in module c_addsub_v12_0_16_lut6_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port c_in in module c_addsub_v12_0_16_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_in in module c_addsub_v12_0_16_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a_signed in module c_addsub_v12_0_16_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_signed in module c_addsub_v12_0_16_legacy__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_IN in module c_addsub_v12_0_16_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclr in module cordic_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port sclr in module cordic_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port ce in module cordic_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module delay_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module delay_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module delay_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module delay_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[7] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[6] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[5] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[4] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[3] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[2] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[1] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port X_IN[0] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[7] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[6] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[5] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[4] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[3] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[2] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[1] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port Y_IN[0] in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module cordic_v6_0_20_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_7_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_7_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_7_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module cordic_v6_0_20_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module cordic_v6_0_20_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_phase_tuser[0] in module cordic_v6_0_20_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_phase_tlast in module cordic_v6_0_20_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tvalid in module cordic_v6_0_20_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tuser[0] in module cordic_v6_0_20_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tlast in module cordic_v6_0_20_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[15] in module cordic_v6_0_20_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[14] in module cordic_v6_0_20_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[13] in module cordic_v6_0_20_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[12] in module cordic_v6_0_20_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[11] in module cordic_v6_0_20_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[10] in module cordic_v6_0_20_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[9] in module cordic_v6_0_20_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_cartesian_tdata[8] in module cordic_v6_0_20_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_dout_tready in module cordic_v6_0_20_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:01:14 . Memory (MB): peak = 1614.543 ; gain = 631.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:15 . Memory (MB): peak = 1614.543 ; gain = 631.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:38 ; elapsed = 00:01:15 . Memory (MB): peak = 1614.543 ; gain = 631.180
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1614.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 226 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_cordic_0_0/PL_cordic_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [g:/term5/vivado projects/CORDIC/CORDIC.gen/sources_1/bd/PL/ip/PL_cordic_0_0/PL_cordic_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [G:/term5/vivado projects/CORDIC/CORDIC.runs/PL_cordic_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/term5/vivado projects/CORDIC/CORDIC.runs/PL_cordic_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1625.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MUXCY_D => MUXCY: 1 instance 

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1629.453 ; gain = 3.781
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:03 ; elapsed = 00:02:05 . Memory (MB): peak = 1629.453 ; gain = 646.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:03 ; elapsed = 00:02:05 . Memory (MB): peak = 1629.453 ; gain = 646.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  {G:/term5/vivado projects/CORDIC/CORDIC.runs/PL_cordic_0_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:02:05 . Memory (MB): peak = 1629.453 ; gain = 646.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:02:07 . Memory (MB): peak = 1629.453 ; gain = 646.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port C_IN in module c_addsub_v12_0_16_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module c_addsub_v12_0_16_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port BYPASS in module c_addsub_v12_0_16_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_addsub_v12_0_16_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_addsub_v12_0_16_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_addsub_v12_0_16_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_IN in module c_addsub_v12_0_16_viv__8 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:02:16 . Memory (MB): peak = 1629.453 ; gain = 646.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:02:42 . Memory (MB): peak = 1629.453 ; gain = 646.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:02:43 . Memory (MB): peak = 1629.453 ; gain = 646.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:31 ; elapsed = 00:02:45 . Memory (MB): peak = 1629.453 ; gain = 646.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:03:11 . Memory (MB): peak = 1629.453 ; gain = 646.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:48 ; elapsed = 00:03:11 . Memory (MB): peak = 1629.453 ; gain = 646.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:48 ; elapsed = 00:03:11 . Memory (MB): peak = 1629.453 ; gain = 646.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:48 ; elapsed = 00:03:11 . Memory (MB): peak = 1629.453 ; gain = 646.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:48 ; elapsed = 00:03:11 . Memory (MB): peak = 1629.453 ; gain = 646.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:48 ; elapsed = 00:03:11 . Memory (MB): peak = 1629.453 ; gain = 646.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |    18|
|2     |LUT2   |    75|
|3     |LUT3   |    72|
|4     |LUT4   |    12|
|5     |LUT5   |    19|
|6     |LUT6   |    22|
|7     |MUXCY  |    95|
|8     |SRL16E |     3|
|9     |XORCY  |    80|
|10    |FDRE   |   164|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:48 ; elapsed = 00:03:11 . Memory (MB): peak = 1629.453 ; gain = 646.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 89 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:02:48 . Memory (MB): peak = 1629.453 ; gain = 631.180
Synthesis Optimization Complete : Time (s): cpu = 00:01:49 ; elapsed = 00:03:11 . Memory (MB): peak = 1629.453 ; gain = 646.090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1629.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1631.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 29 instances

The system cannot find the path specified.
Synth Design complete | Checksum: 8f4d10d1
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:03 ; elapsed = 00:03:59 . Memory (MB): peak = 1631.516 ; gain = 1067.824
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 1631.516 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/term5/vivado projects/CORDIC/CORDIC.runs/PL_cordic_0_0_synth_1/PL_cordic_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP PL_cordic_0_0, cache-ID = 3155eae7392b4d6c
INFO: [Coretcl 2-1174] Renamed 98 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1631.516 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/term5/vivado projects/CORDIC/CORDIC.runs/PL_cordic_0_0_synth_1/PL_cordic_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PL_cordic_0_0_utilization_synth.rpt -pb PL_cordic_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 11:33:39 2023...

*** Running vivado
    with args -log PL_cordic_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PL_cordic_0_0.tcl



****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source PL_cordic_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 550.031 ; gain = 180.008
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: PL_cordic_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 3155eae7392b4d6c to dir: G:/term5/vivado projects/CORDIC/CORDIC.runs/PL_cordic_0_0_synth_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file g:/term5/vivado projects/CORDIC/CORDIC.cache/ip/2023.2/3/1/3155eae7392b4d6c/PL_cordic_0_0.dcp to G:/term5/vivado projects/CORDIC/CORDIC.runs/PL_cordic_0_0_synth_1/PL_cordic_0_0.dcp.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file g:/term5/vivado projects/CORDIC/CORDIC.cache/ip/2023.2/3/1/3155eae7392b4d6c/PL_cordic_0_0_sim_netlist.v to G:/term5/vivado projects/CORDIC/CORDIC.runs/PL_cordic_0_0_synth_1/PL_cordic_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file g:/term5/vivado projects/CORDIC/CORDIC.cache/ip/2023.2/3/1/3155eae7392b4d6c/PL_cordic_0_0_sim_netlist.vhdl to G:/term5/vivado projects/CORDIC/CORDIC.runs/PL_cordic_0_0_synth_1/PL_cordic_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file g:/term5/vivado projects/CORDIC/CORDIC.cache/ip/2023.2/3/1/3155eae7392b4d6c/PL_cordic_0_0_stub.v to G:/term5/vivado projects/CORDIC/CORDIC.runs/PL_cordic_0_0_synth_1/PL_cordic_0_0_stub.v.
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file g:/term5/vivado projects/CORDIC/CORDIC.cache/ip/2023.2/3/1/3155eae7392b4d6c/PL_cordic_0_0_stub.vhdl to G:/term5/vivado projects/CORDIC/CORDIC.runs/PL_cordic_0_0_synth_1/PL_cordic_0_0_stub.vhdl.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP PL_cordic_0_0, cache-ID = 3155eae7392b4d6c.
config_ip_cache: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 564.301 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec 16 11:35:38 2023...
