Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto fb8143bc462b4706b94b280ddc200677 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SYSTEM_behav xil_defaultlib.SYSTEM -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture pulse_genbehavioral of entity xil_defaultlib.PULSE_GEN [pulse_gen_default]
Compiling architecture chronobehavioral of entity xil_defaultlib.CHRONO_VHDL [chrono_vhdl_default]
Compiling architecture systembehavioral of entity xil_defaultlib.system
Built simulation snapshot SYSTEM_behav
