// SPDX-License-Identifier: GPL-2.0-or-later

/dts-v1/;
#include <dt-bindings/input/linux-event-codes.h>
#include "mt7986a-custom.dtsi"
#include <dt-bindings/gpio/gpio.h>

/ {
	#address-cells = <1>;
	#size-cells = <1>;
	model = "mt7986-bananapi-bpi-r3-mini";
	compatible = "mediatek,mt7986", "mediatek,mt7986-rfb";

	chosen {
		stdout-path = &uart0;
		tick-timer = &timer0;
	};

	config {
		bootcmd = "mtkboardboot";
	};

	memory@40000000 {
		device_type = "memory";
		reg = <0x40000000 0x80000000>;
	};

	gpio-keys {
		compatible = "gpio-keys";

		button-reset {
			label = "reset";
			linux,code = <KEY_RESTART>;
			gpios = <&gpio 7 GPIO_ACTIVE_LOW>;
		};
	};

	reg_1p8v: regulator-1p8v {
		compatible = "regulator-fixed";
		regulator-name = "fixed-1.8V";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-boot-on;
		regulator-always-on;
	};

	reg_3p3v: regulator-3p3v {
		compatible = "regulator-fixed";
		regulator-name = "fixed-3.3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};

	bl2_verify {
		bl2_compatible = "emmc";
	};
};

&eth {
    status = "okay";
    pinctrl-names = "default";
    pinctrl-0 = <&eth_pins>;
    
    // Dual MAC architecture
    gmac0: mac@0 {
        compatible = "mediatek,eth-mac";
        reg = <0>;
        phy-mode = "2500base-x";
        phy-handle = <&phy14>;
    };
    
    gmac1: mac@1 {
        compatible = "mediatek,eth-mac";
        reg = <1>;
        phy-mode = "2500base-x";
        phy-handle = <&phy15>;
    };
    
    mdio: mdio-bus {
        #address-cells = <1>;
        #size-cells = <0>;
        
        phy14: phy@14 {
            compatible = "ethernet-phy-id03a2.a411";
            reg = <14>;
            pinctrl-names = "default";
            pinctrl-0 = <&en8811_pwr_a>;
            
            airoha,rx-pol-reverse;
            reset-gpios = <&gpio 49 GPIO_ACTIVE_LOW>;
            reset-assert-us = <10000>;
            reset-deassert-us = <20000>;
        };
        
        phy15: phy@15 {
            compatible = "ethernet-phy-id03a2.a411";
            reg = <15>;
            pinctrl-names = "default";
            pinctrl-0 = <&en8811_pwr_b>;
            
            airoha,rx-pol-reverse;
            reset-gpios = <&gpio 47 GPIO_ACTIVE_LOW>;
            reset-assert-us = <10000>;
            reset-deassert-us = <20000>;
        };
    };
};

&mmc0 {
	bus-width = <8>;
	cap-mmc-highspeed;
	cap-mmc-hw-reset;
	max-frequency = <200000000>;
	non-removable;
	pinctrl-names = "default";
	pinctrl-0 = <&mmc0_pins_default>;
	vmmc-supply = <&reg_3p3v>;
	vqmmc-supply = <&reg_1p8v>;
	status = "okay";
};

&pinctrl {
	mmc0_pins_default: mmc0default {
		mux {
			function = "flash";
			groups =  "emmc_51";
		};

		conf-cmd-dat {
			pins = "EMMC_DATA_0", "EMMC_DATA_1", "EMMC_DATA_2",
			       "EMMC_DATA_3", "EMMC_DATA_4", "EMMC_DATA_5",
			       "EMMC_DATA_6", "EMMC_DATA_7", "EMMC_CMD";
			input-enable;
			drive-strength = <MTK_DRIVE_4mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
		};

		conf-clk {
			pins = "EMMC_CK";
			drive-strength = <MTK_DRIVE_6mA>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
		};

		conf-dsl {
			pins = "EMMC_DSL";
			bias-pull-down = <MTK_PUPD_SET_R1R0_10>;
		};

		conf-rst {
			pins = "EMMC_RSTB";
			drive-strength = <MTK_DRIVE_4mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
		};
	};

	eth_pins: eth-pins {
		mux {
			function = "eth";
			groups = "mdc_mdio";
		};
	};
		
	en8811_pwr_a: en8811-pwr-a {
		pins = "GPIO_11";
		drive-strength = <8>;
		mediatek,pull-down-adv = <1>;
		output-low;
	};

	en8811_pwr_b: en8811-pwr-b {
		pins = "GPIO_12";
		drive-strength = <8>;
		mediatek,pull-down-adv = <1>;
		output-low;
	};
};

&uart0 {
	status = "okay";
};

&watchdog {
	status = "disabled";
};
