<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p249" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_249{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_249{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_249{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_249{left:539px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.57px;}
#t5_249{left:372px;bottom:1027px;letter-spacing:0.23px;word-spacing:0.59px;}
#t6_249{left:69px;bottom:972px;letter-spacing:-0.11px;word-spacing:-0.73px;}
#t7_249{left:130px;bottom:978px;}
#t8_249{left:146px;bottom:972px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t9_249{left:379px;bottom:978px;}
#ta_249{left:394px;bottom:972px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#tb_249{left:837px;bottom:972px;letter-spacing:-0.09px;}
#tc_249{left:69px;bottom:955px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#td_249{left:69px;bottom:938px;letter-spacing:-0.16px;word-spacing:-1.19px;}
#te_249{left:69px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.88px;}
#tf_249{left:69px;bottom:897px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#tg_249{left:69px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_249{left:69px;bottom:812px;letter-spacing:0.16px;}
#ti_249{left:150px;bottom:812px;letter-spacing:0.19px;word-spacing:0.03px;}
#tj_249{left:69px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_249{left:69px;bottom:770px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tl_249{left:69px;bottom:753px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tm_249{left:69px;bottom:736px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tn_249{left:69px;bottom:712px;letter-spacing:-0.17px;word-spacing:-0.35px;}
#to_249{left:69px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_249{left:69px;bottom:671px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_249{left:69px;bottom:644px;}
#tr_249{left:95px;bottom:648px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_249{left:95px;bottom:631px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#tt_249{left:69px;bottom:605px;}
#tu_249{left:95px;bottom:608px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tv_249{left:69px;bottom:582px;}
#tw_249{left:95px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_249{left:95px;bottom:568px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ty_249{left:69px;bottom:542px;}
#tz_249{left:95px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t10_249{left:95px;bottom:529px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t11_249{left:95px;bottom:504px;}
#t12_249{left:121px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t13_249{left:121px;bottom:487px;letter-spacing:-0.12px;}
#t14_249{left:95px;bottom:463px;}
#t15_249{left:121px;bottom:463px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_249{left:121px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t17_249{left:69px;bottom:420px;}
#t18_249{left:95px;bottom:423px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t19_249{left:69px;bottom:397px;}
#t1a_249{left:95px;bottom:400px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1b_249{left:95px;bottom:383px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1c_249{left:69px;bottom:357px;}
#t1d_249{left:95px;bottom:360px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1e_249{left:69px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1f_249{left:69px;bottom:310px;}
#t1g_249{left:95px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1h_249{left:95px;bottom:296px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t1i_249{left:95px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1j_249{left:69px;bottom:253px;}
#t1k_249{left:95px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1l_249{left:95px;bottom:240px;letter-spacing:-0.15px;word-spacing:-0.56px;}
#t1m_249{left:95px;bottom:223px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1n_249{left:69px;bottom:197px;}
#t1o_249{left:95px;bottom:200px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1p_249{left:95px;bottom:183px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1q_249{left:95px;bottom:166px;letter-spacing:-0.13px;word-spacing:-1.35px;}
#t1r_249{left:69px;bottom:140px;}
#t1s_249{left:95px;bottom:144px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t1t_249{left:95px;bottom:127px;letter-spacing:-0.17px;word-spacing:-0.45px;}

.s1_249{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_249{font-size:24px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s3_249{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_249{font-size:11px;font-family:Verdana_13-;color:#000;}
.s5_249{font-size:14px;font-family:Arial_141;color:#000;}
.s6_249{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_249{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts249" type="text/css" >

@font-face {
	font-family: Arial_141;
	src: url("fonts/Arial_141.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg249Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg249" style="-webkit-user-select: none;"><object width="935" height="1210" data="249/249.svg" type="image/svg+xml" id="pdf249" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_249" class="t s1_249">Vol. 1 </span><span id="t2_249" class="t s1_249">10-1 </span>
<span id="t3_249" class="t s2_249">CHAPTER 10 </span>
<span id="t4_249" class="t s2_249">PROGRAMMING WITH INTEL® </span>
<span id="t5_249" class="t s2_249">STREAMING SIMD EXTENSIONS (INTEL® SSE) </span>
<span id="t6_249" class="t s3_249">The Intel </span>
<span id="t7_249" class="t s4_249">® </span>
<span id="t8_249" class="t s3_249">Streaming SIMD Extensions (Intel </span>
<span id="t9_249" class="t s4_249">® </span>
<span id="ta_249" class="t s3_249">SSE) were introduced into the IA-32 architecture in the Pentium </span><span id="tb_249" class="t s5_249">III </span>
<span id="tc_249" class="t s3_249">processor family. These extensions enhance the performance of IA-32 processors for advanced 2-D and 3-D </span>
<span id="td_249" class="t s3_249">graphics, motion video, image processing, speech recognition, audio synthesis, telephony, and video conferencing. </span>
<span id="te_249" class="t s3_249">This chapter describes SSE. Chapter 11, “Programming with Intel® Streaming SIMD Extensions 2 (Intel® SSE2),” </span>
<span id="tf_249" class="t s3_249">provides information to assist in writing application programs that use Intel SSE2. Chapter 12, “Programming with </span>
<span id="tg_249" class="t s3_249">Intel® SSE3, SSSE3, Intel® SSE4, and Intel® AES-NI,” provides this information for Intel SSE3. </span>
<span id="th_249" class="t s6_249">10.1 </span><span id="ti_249" class="t s6_249">OVERVIEW OF INTEL® SSE </span>
<span id="tj_249" class="t s3_249">Intel MMX technology introduced single-instruction multiple-data (SIMD) capability into the IA-32 architecture, </span>
<span id="tk_249" class="t s3_249">with the 64-bit MMX registers, 64-bit packed integer data types, and instructions that allowed SIMD operations to </span>
<span id="tl_249" class="t s3_249">be performed on packed integers. Intel SSE expanded the SIMD execution model by adding facilities for handling </span>
<span id="tm_249" class="t s3_249">packed and scalar single precision floating-point values contained in 128-bit registers. </span>
<span id="tn_249" class="t s3_249">If CPUID.01H:EDX.SSE[bit 25] = 1, Intel SSE is available. </span>
<span id="to_249" class="t s3_249">Intel SSE adds the following features to the IA-32 architecture, while maintaining backward compatibility with all </span>
<span id="tp_249" class="t s3_249">existing IA-32 processors, applications, and operating systems: </span>
<span id="tq_249" class="t s7_249">• </span><span id="tr_249" class="t s3_249">Eight 128-bit data registers (called XMM registers) in non-64-bit modes; 16 XMM registers are available in 64- </span>
<span id="ts_249" class="t s3_249">bit mode. </span>
<span id="tt_249" class="t s7_249">• </span><span id="tu_249" class="t s3_249">The 32-bit MXCSR register, which provides control and status bits for operations performed on XMM registers. </span>
<span id="tv_249" class="t s7_249">• </span><span id="tw_249" class="t s3_249">The 128-bit packed single precision floating-point data type (four IEEE single precision floating-point values </span>
<span id="tx_249" class="t s3_249">packed into a double quadword). </span>
<span id="ty_249" class="t s7_249">• </span><span id="tz_249" class="t s3_249">Instructions that perform SIMD operations on single precision floating-point values and that extend SIMD </span>
<span id="t10_249" class="t s3_249">operations that can be performed on integers: </span>
<span id="t11_249" class="t s3_249">— </span><span id="t12_249" class="t s3_249">128-bit Packed and scalar single precision floating-point instructions that operate on data located in MMX </span>
<span id="t13_249" class="t s3_249">registers. </span>
<span id="t14_249" class="t s3_249">— </span><span id="t15_249" class="t s3_249">64-bit SIMD integer instructions that support additional operations on packed integer operands located in </span>
<span id="t16_249" class="t s3_249">MMX registers. </span>
<span id="t17_249" class="t s7_249">• </span><span id="t18_249" class="t s3_249">Instructions that save and restore the state of the MXCSR register. </span>
<span id="t19_249" class="t s7_249">• </span><span id="t1a_249" class="t s3_249">Instructions that support explicit prefetching of data, control of the cacheability of data, and control the </span>
<span id="t1b_249" class="t s3_249">ordering of store operations. </span>
<span id="t1c_249" class="t s7_249">• </span><span id="t1d_249" class="t s3_249">Extensions to the CPUID instruction. </span>
<span id="t1e_249" class="t s3_249">These features extend the IA-32 architecture’s SIMD programming model in four important ways: </span>
<span id="t1f_249" class="t s7_249">• </span><span id="t1g_249" class="t s3_249">The ability to perform SIMD operations on four packed single precision floating-point values enhances the </span>
<span id="t1h_249" class="t s3_249">performance of IA-32 processors for advanced media and communications applications that use computation- </span>
<span id="t1i_249" class="t s3_249">intensive algorithms to perform repetitive operations on large arrays of simple, native data elements. </span>
<span id="t1j_249" class="t s7_249">• </span><span id="t1k_249" class="t s3_249">The ability to perform SIMD single precision floating-point operations in XMM registers and SIMD integer </span>
<span id="t1l_249" class="t s3_249">operations in MMX registers provides greater flexibility and throughput for executing applications that operate </span>
<span id="t1m_249" class="t s3_249">on large arrays of floating-point and integer data. </span>
<span id="t1n_249" class="t s7_249">• </span><span id="t1o_249" class="t s3_249">Cache control instructions provide the ability to stream data in and out of XMM registers without polluting the </span>
<span id="t1p_249" class="t s3_249">caches and the ability to prefetch data to selected cache levels before it is actually used. Applications that </span>
<span id="t1q_249" class="t s3_249">require regular access to large amounts of data benefit from these prefetching and streaming store capabilities. </span>
<span id="t1r_249" class="t s7_249">• </span><span id="t1s_249" class="t s3_249">The SFENCE (store fence) instruction provides greater control over the ordering of store operations when using </span>
<span id="t1t_249" class="t s3_249">weakly-ordered memory types. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
