Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FourOneMUX_Test_behav xil_defaultlib.FourOneMUX_Test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'S' [C:/Users/Steven/Desktop/Verilog/Lab1/FourOneMUX/FourOneMUX.srcs/sim_1/new/FourOneMUX_Test.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FourOneMUX
Compiling module xil_defaultlib.FourOneMUX_Test
Compiling module xil_defaultlib.glbl
Built simulation snapshot FourOneMUX_Test_behav
