@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[1] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[2] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[3] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[4] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[5] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[6] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[7] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[8] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[9] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"e:\fpga\trigger_fpga_muse\trbnet\trb_net16_api_base.vhd":972:6:972:7|Removing sequential instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[10] because it is equivalent to instance THE_ENDPOINT.THE_ENDPOINT.genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API.registered_header_F2[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_INFO_REGS.addr_i[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\trb_net16_med_ecp3_sfp.vhd":332:9:332:25|Sequential instance THE_MEDIA_UPLINK.PROC_SCI.sci_write_shift_i[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[3] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[5] is reduced to a combinational gate by constant propagation.
@W: MO129 :"e:\fpga\trigger_fpga_muse\trbnet\special\bus_register_handler.vhd":41:2:41:7|Sequential instance THE_ENDPOINT.THE_HANDLER_STATUS_REGS.addr_i[6] is reduced to a combinational gate by constant propagation.
@W: FX528 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":107:1:107:2|Found syn_preserve on register THE_RESET_HANDLER.reset_cnt[0] which prevents the register from being packed into DSP
@W: FX528 :"e:\fpga\trigger_fpga_muse\trbnet\special\trb_net_reset_handler.vhd":107:1:107:2|Found syn_preserve on register THE_RESET_HANDLER.reset_cnt[0] which prevents the register from being packed into DSP
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[20]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[10]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[5]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[27]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[26]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[31]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[8]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[9]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[7]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[0]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0_0[15]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[14]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[24]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[29]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[30]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[25]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[28]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[4]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[1]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0_0[13]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[2]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[3]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[6]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[11]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[12]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[16]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[18]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[19]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[21]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[22]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[23]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_to_trigger_logic_record.vhd":188:24:188:85|Found combinational loop during mapping at net THE_TOOLS.gen_TRIG_LOGIC\.THE_TRIG_LOGIC.inp_shift_0[17]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[32]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[35]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[34]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1[33]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[31]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[30]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[29]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[28]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[27]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[26]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[25]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[24]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[23]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[22]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[21]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[20]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[19]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[18]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[17]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[16]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[15]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[14]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a2[13]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[12]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[11]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[10]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:37|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch_1_0_a3[9]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[8]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[7]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[6]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[5]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[4]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[3]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[2]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[1]
@W: BN137 :"e:\fpga\trigger_fpga_muse\trb3\base\code\input_statistics.vhd":159:16:159:54|Found combinational loop during mapping at net THE_TOOLS.gen_STATISTICS\.THE_STAT_LOGIC.inp_stretch[0]
@W: MT246 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":889:4:889:15|Blackbox AGEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\fpga\trigger_fpga_muse\trbnet\lattice\ecp3\fifo\fifo_18x512_oreg.vhd":752:4:752:10|Blackbox ALEB2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\fpga\trigger_fpga_muse\trb3\base\code\sedcheck.vhd":204:0:204:6|Blackbox SEDCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\fpga\trigger_fpga_muse\trbnet\media_interfaces\ecp3_sfp\sfp_1_200_int.vhd":2551:0:2551:8|Blackbox PCSD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\fpga\trigger_fpga_muse\trig_muse__cosmic_orall\workdir\pll_in200_out100.vhd":70:4:70:12|Blackbox EHXPLLF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock trb3_periph_blank|CLK_PCLK_RIGHT with period 3.49ns. Please declare a user-defined clock on object "p:CLK_PCLK_RIGHT"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[0] with period 1.56ns. Please declare a user-defined clock on object "p:INP[0]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[1] with period 1.56ns. Please declare a user-defined clock on object "p:INP[1]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[2] with period 1.56ns. Please declare a user-defined clock on object "p:INP[2]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[3] with period 1.56ns. Please declare a user-defined clock on object "p:INP[3]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[4] with period 1.56ns. Please declare a user-defined clock on object "p:INP[4]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[5] with period 1.56ns. Please declare a user-defined clock on object "p:INP[5]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[6] with period 1.56ns. Please declare a user-defined clock on object "p:INP[6]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[7] with period 1.56ns. Please declare a user-defined clock on object "p:INP[7]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[8] with period 1.56ns. Please declare a user-defined clock on object "p:INP[8]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[9] with period 1.56ns. Please declare a user-defined clock on object "p:INP[9]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[10] with period 1.56ns. Please declare a user-defined clock on object "p:INP[10]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[11] with period 1.56ns. Please declare a user-defined clock on object "p:INP[11]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[12] with period 1.56ns. Please declare a user-defined clock on object "p:INP[12]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[13] with period 1.56ns. Please declare a user-defined clock on object "p:INP[13]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[14] with period 1.56ns. Please declare a user-defined clock on object "p:INP[14]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[15] with period 1.56ns. Please declare a user-defined clock on object "p:INP[15]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[16] with period 1.56ns. Please declare a user-defined clock on object "p:INP[16]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[17] with period 1.56ns. Please declare a user-defined clock on object "p:INP[17]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[18] with period 1.56ns. Please declare a user-defined clock on object "p:INP[18]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[19] with period 1.56ns. Please declare a user-defined clock on object "p:INP[19]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[20] with period 1.56ns. Please declare a user-defined clock on object "p:INP[20]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[21] with period 1.56ns. Please declare a user-defined clock on object "p:INP[21]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[22] with period 1.56ns. Please declare a user-defined clock on object "p:INP[22]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[23] with period 1.56ns. Please declare a user-defined clock on object "p:INP[23]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[24] with period 1.56ns. Please declare a user-defined clock on object "p:INP[24]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[25] with period 1.56ns. Please declare a user-defined clock on object "p:INP[25]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[26] with period 1.56ns. Please declare a user-defined clock on object "p:INP[26]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[27] with period 1.56ns. Please declare a user-defined clock on object "p:INP[27]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[28] with period 1.56ns. Please declare a user-defined clock on object "p:INP[28]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[29] with period 1.56ns. Please declare a user-defined clock on object "p:INP[29]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[30] with period 1.56ns. Please declare a user-defined clock on object "p:INP[30]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[31] with period 1.56ns. Please declare a user-defined clock on object "p:INP[31]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[32] with period 1.56ns. Please declare a user-defined clock on object "p:INP[32]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[33] with period 1.56ns. Please declare a user-defined clock on object "p:INP[33]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[34] with period 1.56ns. Please declare a user-defined clock on object "p:INP[34]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[35] with period 1.56ns. Please declare a user-defined clock on object "p:INP[35]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[36] with period 1.56ns. Please declare a user-defined clock on object "p:INP[36]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[37] with period 1.56ns. Please declare a user-defined clock on object "p:INP[37]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[38] with period 1.56ns. Please declare a user-defined clock on object "p:INP[38]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[39] with period 1.56ns. Please declare a user-defined clock on object "p:INP[39]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[40] with period 1.56ns. Please declare a user-defined clock on object "p:INP[40]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[41] with period 1.56ns. Please declare a user-defined clock on object "p:INP[41]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[42] with period 1.56ns. Please declare a user-defined clock on object "p:INP[42]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[43] with period 1.56ns. Please declare a user-defined clock on object "p:INP[43]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[44] with period 1.56ns. Please declare a user-defined clock on object "p:INP[44]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[45] with period 1.56ns. Please declare a user-defined clock on object "p:INP[45]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[46] with period 0.58ns. Please declare a user-defined clock on object "p:INP[46]"
@W: MT420 |Found inferred clock trb3_periph_blank|INP[47] with period 0.58ns. Please declare a user-defined clock on object "p:INP[47]"
@W: MT420 |Found inferred clock ScatterTrig|fire_inferred_clock with period 1.56ns. Please declare a user-defined clock on object "n:ScatterTrigger.fire"
@W: MT420 |Found inferred clock sfp_1_200_int_work_trb3_periph_blank_trb3_periph_blank_arch_0layer0|rx_half_clk_ch1_inferred_clock with period 4.09ns. Please declare a user-defined clock on object "n:THE_MEDIA_UPLINK.gen_serdes_1_200\.THE_SERDES.rx_half_clk_ch1"
@W: MT420 |Found inferred clock pll_in200_out100|CLKOK_inferred_clock with period 3.33ns. Please declare a user-defined clock on object "n:THE_MAIN_PLL.CLKOK"
@W: MT420 |Found inferred clock pll_in200_out100|CLKOP_inferred_clock with period 20.61ns. Please declare a user-defined clock on object "n:THE_MAIN_PLL.CLKOP"
