{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0> const *",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "A_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 8, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_out_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_out_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_unroll -tripcount_threshold=0",
      "config_compile -pipeline_loops=0",
      "config_export -flow=impl",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "1974335",
    "Latency": "1974334"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114490848",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_control_s_axi.vhd",
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_gmem0_m_axi.vhd",
      "impl\/vhdl\/top_kernel_gmem1_m_axi.vhd",
      "impl\/vhdl\/top_kernel_mul_8ns_10ns_17_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_9ns_11ns_19_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_39s_24ns_63_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_39s_26ns_65_1_1.vhd",
      "impl\/vhdl\/top_kernel_mul_64ns_66ns_126_1_1.vhd",
      "impl\/vhdl\/top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_7_2_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_4_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_load_loop.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_store_loop.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb.vhd",
      "impl\/vhdl\/top_kernel_urem_8ns_3ns_2_12_1.vhd",
      "impl\/vhdl\/top_kernel_urem_9ns_3ns_2_13_1.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_control_s_axi.v",
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_gmem0_m_axi.v",
      "impl\/verilog\/top_kernel_gmem1_m_axi.v",
      "impl\/verilog\/top_kernel_mul_8ns_10ns_17_1_1.v",
      "impl\/verilog\/top_kernel_mul_9ns_11ns_19_1_1.v",
      "impl\/verilog\/top_kernel_mul_39s_24ns_63_1_1.v",
      "impl\/verilog\/top_kernel_mul_39s_26ns_65_1_1.v",
      "impl\/verilog\/top_kernel_mul_64ns_66ns_126_1_1.v",
      "impl\/verilog\/top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4.dat",
      "impl\/verilog\/top_kernel_p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA25Xh4.v",
      "impl\/verilog\/top_kernel_sparsemux_7_2_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_4_24_1_1.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_load_loop.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_store_loop.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb.dat",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_p_ZZ10bkb.v",
      "impl\/verilog\/top_kernel_urem_8ns_3ns_2_12_1.v",
      "impl\/verilog\/top_kernel_urem_9ns_3ns_2_13_1.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.mdd",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.tcl",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.yaml",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_hw.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_linux.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_gmem1",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_in_1",
          "access": "W",
          "description": "Data signal of A_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_in",
              "access": "W",
              "description": "Bit 31 to 0 of A_in"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_in_2",
          "access": "W",
          "description": "Data signal of A_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_in",
              "access": "W",
              "description": "Bit 63 to 32 of A_in"
            }]
        },
        {
          "offset": "0x1c",
          "name": "A_out_1",
          "access": "W",
          "description": "Data signal of A_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_out",
              "access": "W",
              "description": "Bit 31 to 0 of A_out"
            }]
        },
        {
          "offset": "0x20",
          "name": "A_out_2",
          "access": "W",
          "description": "Data signal of A_out",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_out",
              "access": "W",
              "description": "Bit 63 to 32 of A_out"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "A_out"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "256",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "A_in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "A_in"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "A_out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "512",
          "argName": "A_out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_89_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_71_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_68_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_65_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_62_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_59_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_56_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_53_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_50_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_47_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_86_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_83_U top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_2_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_80_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_77_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_74_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_88_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_70_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_67_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_64_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_61_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_58_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_55_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_52_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_49_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_46_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_85_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_82_U top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_1_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_79_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_76_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_73_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_87_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_69_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_66_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_63_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_60_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_57_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_54_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_51_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_48_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_45_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_84_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_81_U top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_A_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_78_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_75_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_72_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_load_loop",
          "InstanceName": "grp_top_kernel_Pipeline_load_loop_fu_291",
          "BindInstances": "icmp_ln102_fu_875_p2 add_ln102_fu_881_p2 mul_8ns_10ns_17_1_1_U1 urem_8ns_3ns_2_12_1_U2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4_fu_394",
          "BindInstances": "icmp_ln118_fu_10268_p2 add_ln118_fu_10274_p2 t_2_fu_10289_p2 icmp_ln121_fu_10295_p2 select_ln118_fu_10301_p3 indvars_iv_next157533_fu_10309_p2 select_ln118_1_fu_10315_p3 xor_ln118_fu_10323_p2 icmp_ln122_fu_10329_p2 and_ln118_fu_10335_p2 select_ln118_2_fu_10341_p3 indvars_iv_next1575_dup_fu_10349_p2 empty_fu_10355_p2 j_mid2_fu_10361_p3 indvars_iv_next1575_mid1_fu_10369_p2 indvars_iv_next1575_mid2_fu_10375_p3 select_ln121_fu_10383_p3 mul_9ns_11ns_19_1_1_U158 urem_9ns_3ns_2_13_1_U156 empty_34_fu_10549_p2 mul_64ns_66ns_126_1_1_U57 mul_9ns_11ns_19_1_1_U157 icmp_ln77_fu_10444_p2 icmp_ln77_1_fu_10450_p2 or_ln77_fu_10456_p2 icmp_ln77_2_fu_10462_p2 icmp_ln77_3_fu_10468_p2 or_ln77_1_fu_10474_p2 add_ln134_fu_10768_p2 add_ln134_1_fu_10787_p2 add_ln136_fu_10845_p2 add_ln138_fu_10903_p2 add_ln135_fu_10961_p2 add_ln135_1_fu_10980_p2 add_ln137_fu_11038_p2 add_ln139_fu_11096_p2 sparsemux_7_2_24_1_1_U58 sparsemux_7_2_24_1_1_U59 sparsemux_7_2_24_1_1_U60 sparsemux_7_2_24_1_1_U61 sparsemux_7_2_24_1_1_U62 sparsemux_7_2_24_1_1_U63 sparsemux_7_2_24_1_1_U64 sparsemux_7_2_24_1_1_U65 sparsemux_7_2_24_1_1_U66 sparsemux_7_2_24_1_1_U67 sparsemux_7_2_24_1_1_U68 sparsemux_7_2_24_1_1_U69 sparsemux_7_2_24_1_1_U70 sparsemux_7_2_24_1_1_U71 sparsemux_7_2_24_1_1_U72 sparsemux_7_2_24_1_1_U73 sparsemux_33_4_24_1_1_U74 sparsemux_7_2_24_1_1_U75 sparsemux_7_2_24_1_1_U76 sparsemux_7_2_24_1_1_U77 sparsemux_7_2_24_1_1_U78 sparsemux_7_2_24_1_1_U79 sparsemux_7_2_24_1_1_U80 sparsemux_7_2_24_1_1_U81 sparsemux_7_2_24_1_1_U82 sparsemux_7_2_24_1_1_U83 sparsemux_7_2_24_1_1_U84 sparsemux_7_2_24_1_1_U85 sparsemux_7_2_24_1_1_U86 sparsemux_7_2_24_1_1_U87 sparsemux_7_2_24_1_1_U88 sparsemux_7_2_24_1_1_U89 sparsemux_7_2_24_1_1_U90 sparsemux_33_4_24_1_1_U159 sparsemux_7_2_24_1_1_U91 sparsemux_7_2_24_1_1_U92 sparsemux_7_2_24_1_1_U93 sparsemux_7_2_24_1_1_U94 sparsemux_7_2_24_1_1_U95 sparsemux_7_2_24_1_1_U96 sparsemux_7_2_24_1_1_U97 sparsemux_7_2_24_1_1_U98 sparsemux_7_2_24_1_1_U99 sparsemux_7_2_24_1_1_U100 sparsemux_7_2_24_1_1_U101 sparsemux_7_2_24_1_1_U102 sparsemux_7_2_24_1_1_U103 sparsemux_7_2_24_1_1_U104 sparsemux_7_2_24_1_1_U105 sparsemux_7_2_24_1_1_U106 sparsemux_33_4_24_1_1_U160 sparsemux_7_2_24_1_1_U58 sparsemux_7_2_24_1_1_U59 sparsemux_7_2_24_1_1_U60 sparsemux_7_2_24_1_1_U61 sparsemux_7_2_24_1_1_U62 sparsemux_7_2_24_1_1_U63 sparsemux_7_2_24_1_1_U64 sparsemux_7_2_24_1_1_U65 sparsemux_7_2_24_1_1_U66 sparsemux_7_2_24_1_1_U67 sparsemux_7_2_24_1_1_U68 sparsemux_7_2_24_1_1_U69 sparsemux_7_2_24_1_1_U70 sparsemux_7_2_24_1_1_U71 sparsemux_7_2_24_1_1_U72 sparsemux_7_2_24_1_1_U73 sparsemux_33_4_24_1_1_U161 sparsemux_7_2_24_1_1_U58 sparsemux_7_2_24_1_1_U59 sparsemux_7_2_24_1_1_U60 sparsemux_7_2_24_1_1_U61 sparsemux_7_2_24_1_1_U62 sparsemux_7_2_24_1_1_U63 sparsemux_7_2_24_1_1_U64 sparsemux_7_2_24_1_1_U65 sparsemux_7_2_24_1_1_U66 sparsemux_7_2_24_1_1_U67 sparsemux_7_2_24_1_1_U68 sparsemux_7_2_24_1_1_U69 sparsemux_7_2_24_1_1_U70 sparsemux_7_2_24_1_1_U71 sparsemux_7_2_24_1_1_U72 sparsemux_7_2_24_1_1_U73 sparsemux_33_4_24_1_1_U162 sparsemux_7_2_24_1_1_U75 sparsemux_7_2_24_1_1_U76 sparsemux_7_2_24_1_1_U77 sparsemux_7_2_24_1_1_U78 sparsemux_7_2_24_1_1_U79 sparsemux_7_2_24_1_1_U80 sparsemux_7_2_24_1_1_U81 sparsemux_7_2_24_1_1_U82 sparsemux_7_2_24_1_1_U83 sparsemux_7_2_24_1_1_U84 sparsemux_7_2_24_1_1_U85 sparsemux_7_2_24_1_1_U86 sparsemux_7_2_24_1_1_U87 sparsemux_7_2_24_1_1_U88 sparsemux_7_2_24_1_1_U89 sparsemux_7_2_24_1_1_U90 sparsemux_33_4_24_1_1_U163 sparsemux_7_2_24_1_1_U75 sparsemux_7_2_24_1_1_U76 sparsemux_7_2_24_1_1_U77 sparsemux_7_2_24_1_1_U78 sparsemux_7_2_24_1_1_U79 sparsemux_7_2_24_1_1_U80 sparsemux_7_2_24_1_1_U81 sparsemux_7_2_24_1_1_U82 sparsemux_7_2_24_1_1_U83 sparsemux_7_2_24_1_1_U84 sparsemux_7_2_24_1_1_U85 sparsemux_7_2_24_1_1_U86 sparsemux_7_2_24_1_1_U87 sparsemux_7_2_24_1_1_U88 sparsemux_7_2_24_1_1_U89 sparsemux_7_2_24_1_1_U90 sparsemux_33_4_24_1_1_U164 sparsemux_7_2_24_1_1_U91 sparsemux_7_2_24_1_1_U92 sparsemux_7_2_24_1_1_U93 sparsemux_7_2_24_1_1_U94 sparsemux_7_2_24_1_1_U95 sparsemux_7_2_24_1_1_U96 sparsemux_7_2_24_1_1_U97 sparsemux_7_2_24_1_1_U98 sparsemux_7_2_24_1_1_U99 sparsemux_7_2_24_1_1_U100 sparsemux_7_2_24_1_1_U101 sparsemux_7_2_24_1_1_U102 sparsemux_7_2_24_1_1_U103 sparsemux_7_2_24_1_1_U104 sparsemux_7_2_24_1_1_U105 sparsemux_7_2_24_1_1_U106 sparsemux_33_4_24_1_1_U165 sparsemux_7_2_24_1_1_U91 sparsemux_7_2_24_1_1_U92 sparsemux_7_2_24_1_1_U93 sparsemux_7_2_24_1_1_U94 sparsemux_7_2_24_1_1_U95 sparsemux_7_2_24_1_1_U96 sparsemux_7_2_24_1_1_U97 sparsemux_7_2_24_1_1_U98 sparsemux_7_2_24_1_1_U99 sparsemux_7_2_24_1_1_U100 sparsemux_7_2_24_1_1_U101 sparsemux_7_2_24_1_1_U102 sparsemux_7_2_24_1_1_U103 sparsemux_7_2_24_1_1_U104 sparsemux_7_2_24_1_1_U105 sparsemux_7_2_24_1_1_U106 sparsemux_33_4_24_1_1_U166 sparsemux_7_2_24_1_1_U107 sparsemux_7_2_24_1_1_U108 sparsemux_7_2_24_1_1_U109 sparsemux_7_2_24_1_1_U110 sparsemux_7_2_24_1_1_U111 sparsemux_7_2_24_1_1_U112 sparsemux_7_2_24_1_1_U113 sparsemux_7_2_24_1_1_U114 sparsemux_7_2_24_1_1_U115 sparsemux_7_2_24_1_1_U116 sparsemux_7_2_24_1_1_U117 sparsemux_7_2_24_1_1_U118 sparsemux_7_2_24_1_1_U119 sparsemux_7_2_24_1_1_U120 sparsemux_7_2_24_1_1_U121 sparsemux_7_2_24_1_1_U122 sparsemux_33_4_24_1_1_U123 sparsemux_7_2_24_1_1_U124 sparsemux_7_2_24_1_1_U125 sparsemux_7_2_24_1_1_U126 sparsemux_7_2_24_1_1_U127 sparsemux_7_2_24_1_1_U128 sparsemux_7_2_24_1_1_U129 sparsemux_7_2_24_1_1_U130 sparsemux_7_2_24_1_1_U131 sparsemux_7_2_24_1_1_U132 sparsemux_7_2_24_1_1_U133 sparsemux_7_2_24_1_1_U134 sparsemux_7_2_24_1_1_U135 sparsemux_7_2_24_1_1_U136 sparsemux_7_2_24_1_1_U137 sparsemux_7_2_24_1_1_U138 sparsemux_7_2_24_1_1_U139 sparsemux_33_4_24_1_1_U167 sparsemux_7_2_24_1_1_U140 sparsemux_7_2_24_1_1_U141 sparsemux_7_2_24_1_1_U142 sparsemux_7_2_24_1_1_U143 sparsemux_7_2_24_1_1_U144 sparsemux_7_2_24_1_1_U145 sparsemux_7_2_24_1_1_U146 sparsemux_7_2_24_1_1_U147 sparsemux_7_2_24_1_1_U148 sparsemux_7_2_24_1_1_U149 sparsemux_7_2_24_1_1_U150 sparsemux_7_2_24_1_1_U151 sparsemux_7_2_24_1_1_U152 sparsemux_7_2_24_1_1_U153 sparsemux_7_2_24_1_1_U154 sparsemux_7_2_24_1_1_U155 sparsemux_33_4_24_1_1_U168 sparsemux_7_2_24_1_1_U107 sparsemux_7_2_24_1_1_U108 sparsemux_7_2_24_1_1_U109 sparsemux_7_2_24_1_1_U110 sparsemux_7_2_24_1_1_U111 sparsemux_7_2_24_1_1_U112 sparsemux_7_2_24_1_1_U113 sparsemux_7_2_24_1_1_U114 sparsemux_7_2_24_1_1_U115 sparsemux_7_2_24_1_1_U116 sparsemux_7_2_24_1_1_U117 sparsemux_7_2_24_1_1_U118 sparsemux_7_2_24_1_1_U119 sparsemux_7_2_24_1_1_U120 sparsemux_7_2_24_1_1_U121 sparsemux_7_2_24_1_1_U122 sparsemux_33_4_24_1_1_U169 sparsemux_7_2_24_1_1_U107 sparsemux_7_2_24_1_1_U108 sparsemux_7_2_24_1_1_U109 sparsemux_7_2_24_1_1_U110 sparsemux_7_2_24_1_1_U111 sparsemux_7_2_24_1_1_U112 sparsemux_7_2_24_1_1_U113 sparsemux_7_2_24_1_1_U114 sparsemux_7_2_24_1_1_U115 sparsemux_7_2_24_1_1_U116 sparsemux_7_2_24_1_1_U117 sparsemux_7_2_24_1_1_U118 sparsemux_7_2_24_1_1_U119 sparsemux_7_2_24_1_1_U120 sparsemux_7_2_24_1_1_U121 sparsemux_7_2_24_1_1_U122 sparsemux_33_4_24_1_1_U170 sparsemux_7_2_24_1_1_U124 sparsemux_7_2_24_1_1_U125 sparsemux_7_2_24_1_1_U126 sparsemux_7_2_24_1_1_U127 sparsemux_7_2_24_1_1_U128 sparsemux_7_2_24_1_1_U129 sparsemux_7_2_24_1_1_U130 sparsemux_7_2_24_1_1_U131 sparsemux_7_2_24_1_1_U132 sparsemux_7_2_24_1_1_U133 sparsemux_7_2_24_1_1_U134 sparsemux_7_2_24_1_1_U135 sparsemux_7_2_24_1_1_U136 sparsemux_7_2_24_1_1_U137 sparsemux_7_2_24_1_1_U138 sparsemux_7_2_24_1_1_U139 sparsemux_33_4_24_1_1_U171 sparsemux_7_2_24_1_1_U124 sparsemux_7_2_24_1_1_U125 sparsemux_7_2_24_1_1_U126 sparsemux_7_2_24_1_1_U127 sparsemux_7_2_24_1_1_U128 sparsemux_7_2_24_1_1_U129 sparsemux_7_2_24_1_1_U130 sparsemux_7_2_24_1_1_U131 sparsemux_7_2_24_1_1_U132 sparsemux_7_2_24_1_1_U133 sparsemux_7_2_24_1_1_U134 sparsemux_7_2_24_1_1_U135 sparsemux_7_2_24_1_1_U136 sparsemux_7_2_24_1_1_U137 sparsemux_7_2_24_1_1_U138 sparsemux_7_2_24_1_1_U139 sparsemux_33_4_24_1_1_U172 sparsemux_7_2_24_1_1_U140 sparsemux_7_2_24_1_1_U141 sparsemux_7_2_24_1_1_U142 sparsemux_7_2_24_1_1_U143 sparsemux_7_2_24_1_1_U144 sparsemux_7_2_24_1_1_U145 sparsemux_7_2_24_1_1_U146 sparsemux_7_2_24_1_1_U147 sparsemux_7_2_24_1_1_U148 sparsemux_7_2_24_1_1_U149 sparsemux_7_2_24_1_1_U150 sparsemux_7_2_24_1_1_U151 sparsemux_7_2_24_1_1_U152 sparsemux_7_2_24_1_1_U153 sparsemux_7_2_24_1_1_U154 sparsemux_7_2_24_1_1_U155 sparsemux_33_4_24_1_1_U173 sparsemux_7_2_24_1_1_U140 sparsemux_7_2_24_1_1_U141 sparsemux_7_2_24_1_1_U142 sparsemux_7_2_24_1_1_U143 sparsemux_7_2_24_1_1_U144 sparsemux_7_2_24_1_1_U145 sparsemux_7_2_24_1_1_U146 sparsemux_7_2_24_1_1_U147 sparsemux_7_2_24_1_1_U148 sparsemux_7_2_24_1_1_U149 sparsemux_7_2_24_1_1_U150 sparsemux_7_2_24_1_1_U151 sparsemux_7_2_24_1_1_U152 sparsemux_7_2_24_1_1_U153 sparsemux_7_2_24_1_1_U154 sparsemux_7_2_24_1_1_U155 sparsemux_33_4_24_1_1_U174 empty_37_fu_12356_p3 empty_38_fu_12362_p3 empty_39_fu_12368_p3 empty_40_fu_12374_p3 empty_41_fu_12380_p3 empty_42_fu_12386_p3 add_ln141_1_fu_12404_p2 add_ln141_fu_12414_p2 empty_43_fu_12432_p3 sum_axis_fu_12450_p2 add_ln142_1_fu_12468_p2 add_ln142_fu_12478_p2 empty_44_fu_12496_p3 sum_diag_fu_12514_p2 empty_45_fu_12520_p3 mul_39s_26ns_65_1_1_U56 mul_39s_24ns_63_1_1_U55 out_1_fu_12597_p2 xor_ln143_fu_12615_p2 and_ln143_fu_12621_p2 xor_ln143_1_fu_12626_p2 or_ln143_2_fu_12631_p2 xor_ln143_2_fu_12637_p2 xor_ln143_4_fu_12642_p2 xor_ln143_3_fu_12647_p2 or_ln143_fu_12653_p2 and_ln143_1_fu_12659_p2 and_ln143_2_fu_12665_p2 or_ln143_3_fu_12671_p2 xor_ln143_5_fu_12677_p2 and_ln143_3_fu_12683_p2 select_ln143_fu_12688_p3 or_ln143_1_fu_12696_p2 out_2_fu_12702_p3 add_ln145_fu_12748_p2 xor_ln145_fu_12762_p2 and_ln145_fu_12768_p2 xor_ln145_1_fu_12774_p2 icmp_ln145_fu_12804_p2 icmp_ln145_1_fu_12810_p2 icmp_ln145_2_fu_12816_p2 select_ln145_fu_12822_p3 xor_ln145_2_fu_12830_p2 and_ln145_1_fu_12836_p2 select_ln145_1_fu_12842_p3 and_ln145_2_fu_12850_p2 xor_ln145_3_fu_12856_p2 or_ln145_fu_12862_p2 and_ln145_3_fu_12868_p2 and_ln145_4_fu_12874_p2 or_ln145_2_fu_12880_p2 xor_ln145_4_fu_12886_p2 and_ln145_5_fu_12892_p2 select_ln145_2_fu_12898_p3 or_ln145_1_fu_12906_p2 select_ln145_3_fu_12912_p3 sparsemux_7_2_24_1_1_U58 sparsemux_7_2_24_1_1_U59 sparsemux_7_2_24_1_1_U60 sparsemux_7_2_24_1_1_U61 sparsemux_7_2_24_1_1_U62 sparsemux_7_2_24_1_1_U63 sparsemux_7_2_24_1_1_U64 sparsemux_7_2_24_1_1_U65 sparsemux_7_2_24_1_1_U66 sparsemux_7_2_24_1_1_U67 sparsemux_7_2_24_1_1_U68 sparsemux_7_2_24_1_1_U69 sparsemux_7_2_24_1_1_U70 sparsemux_7_2_24_1_1_U71 sparsemux_7_2_24_1_1_U72 sparsemux_7_2_24_1_1_U73 sparsemux_33_4_24_1_1_U74 sparsemux_7_2_24_1_1_U107 sparsemux_7_2_24_1_1_U108 sparsemux_7_2_24_1_1_U109 sparsemux_7_2_24_1_1_U110 sparsemux_7_2_24_1_1_U111 sparsemux_7_2_24_1_1_U112 sparsemux_7_2_24_1_1_U113 sparsemux_7_2_24_1_1_U114 sparsemux_7_2_24_1_1_U115 sparsemux_7_2_24_1_1_U116 sparsemux_7_2_24_1_1_U117 sparsemux_7_2_24_1_1_U118 sparsemux_7_2_24_1_1_U119 sparsemux_7_2_24_1_1_U120 sparsemux_7_2_24_1_1_U121 sparsemux_7_2_24_1_1_U122 sparsemux_33_4_24_1_1_U123 add_ln122_fu_10480_p2 add_ln121_fu_10486_p2 select_ln121_1_fu_10492_p3 p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_44_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_43_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_42_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_26_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_25_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_24_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_23_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_22_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_21_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_20_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_19_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_18_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_17_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_16_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_15_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_14_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_13_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_12_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_11_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_10_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_9_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_8_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_7_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_6_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_5_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_4_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_3_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_2_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_1_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_41_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_40_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_39_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_38_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_37_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_36_U top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_2_U top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_1_U top_kernel_ap_fixed_const_256_ap_fixed_24_8_0_0_0_256_mem_B_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_35_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_34_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_33_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_32_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_31_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_30_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_29_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_28_U p_ZZ10top_kernelPA256_K8ap_fixedILi24ELi8EL9ap_q_mode0EL9ap_o_mode0ELi0EEPA256_S2_27_U"
        },
        {
          "ModuleName": "top_kernel_Pipeline_store_loop",
          "InstanceName": "grp_top_kernel_Pipeline_store_loop_fu_590",
          "BindInstances": "icmp_ln157_fu_828_p2 add_ln157_fu_834_p2 mul_8ns_10ns_17_1_1_U235 urem_8ns_3ns_2_12_1_U236 sparsemux_7_2_24_1_1_U237 sparsemux_7_2_24_1_1_U238 sparsemux_7_2_24_1_1_U239 sparsemux_7_2_24_1_1_U240 sparsemux_7_2_24_1_1_U241 sparsemux_7_2_24_1_1_U242 sparsemux_7_2_24_1_1_U243 sparsemux_7_2_24_1_1_U244 sparsemux_7_2_24_1_1_U245 sparsemux_7_2_24_1_1_U246 sparsemux_7_2_24_1_1_U247 sparsemux_7_2_24_1_1_U248 sparsemux_7_2_24_1_1_U249 sparsemux_7_2_24_1_1_U250 sparsemux_7_2_24_1_1_U251 sparsemux_7_2_24_1_1_U252"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_load_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_store_loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_load_loop": {
        "Latency": {
          "LatencyBest": "4108",
          "LatencyAvg": "4108",
          "LatencyWorst": "4108",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "load_loop",
            "TripCount": "4096",
            "Latency": "4106",
            "PipelineII": "1",
            "PipelineDepth": "12"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "FF": "748",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "322",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4": {
        "Latency": {
          "LatencyBest": "1966098",
          "LatencyAvg": "1966098",
          "LatencyWorst": "1966098",
          "PipelineII": "1966081",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.594"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_118_2_VITIS_LOOP_121_3_VITIS_LOOP_122_4",
            "TripCount": "1966080",
            "Latency": "1966096",
            "PipelineII": "1",
            "PipelineDepth": "18"
          }],
        "Area": {
          "BRAM_18K": "144",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "33",
          "DSP": "24",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "6",
          "FF": "8994",
          "AVAIL_FF": "141120",
          "UTIL_FF": "6",
          "LUT": "14684",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "20",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_store_loop": {
        "Latency": {
          "LatencyBest": "4109",
          "LatencyAvg": "4109",
          "LatencyWorst": "4109",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "store_loop",
            "TripCount": "4096",
            "Latency": "4107",
            "PipelineII": "1",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "FF": "750",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "466",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "1974334",
          "LatencyAvg": "1974334",
          "LatencyWorst": "1974334",
          "PipelineII": "1974335",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "431",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "99",
          "DSP": "24",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "6",
          "FF": "13961",
          "AVAIL_FF": "141120",
          "UTIL_FF": "9",
          "LUT": "23001",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "32",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-21 20:08:25 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
