v 20140308 2
C 45500 42900 1 0 0 res-1.sym
{
T 45600 43200 5 10 1 1 0 0 1
refdes=R107
T 45600 43300 5 10 0 0 0 0 1
symversion=1.0
T 45600 43400 5 10 0 0 0 0 1
device=RESISTOR
T 45600 43500 5 10 0 0 0 0 1
footprint=ACY100
T 45600 43100 5 10 1 1 0 0 1
value=100
}
C 44600 43300 1 270 0 pot-1.sym
{
T 44850 43200 5 10 1 1 0 0 1
refdes=P101
T 45200 43200 5 10 0 0 270 0 1
symversion=1.0
T 45300 43200 5 10 0 0 270 0 1
device=POTENTIOMETER
T 45400 43200 5 10 0 0 270 0 1
footprint=none
T 44850 43100 5 10 1 1 0 0 1
value=100
}
C 48200 42800 1 0 1 pot-2.sym
{
T 47900 43250 5 10 1 1 0 0 1
refdes=P102
T 48100 43400 5 10 0 0 180 2 1
symversion=1.0
T 48100 43500 5 10 0 0 180 2 1
device=POTENTIOMETER
T 48100 43600 5 10 0 0 180 2 1
footprint=POT_CA6H
T 47900 43150 5 10 1 1 0 0 1
value=100
}
C 47000 42300 1 90 0 cap-1.sym
{
T 47000 42500 5 10 1 1 0 0 1
refdes=C101
T 46400 42400 5 10 0 0 90 0 1
symversion=1.0
T 46300 42400 5 10 0 0 90 0 1
device=CAPACITOR
T 46200 42400 5 10 0 0 90 0 1
footprint=RCY50
T 47000 42400 5 10 1 1 0 0 1
value=100n
}
C 47200 42700 1 270 0 cap-2.sym
{
T 47600 42500 5 10 1 1 0 0 1
refdes=C102
T 47800 42600 5 10 0 0 270 0 1
symversion=1.0
T 47900 42600 5 10 0 0 270 0 1
device=CAPACITOR
T 48000 42600 5 10 0 0 270 0 1
footprint=RCY50
T 47600 42400 5 10 1 1 0 0 1
value=100u/16
}
C 46000 43000 1 0 0 ind-1.sym
{
T 46100 43250 5 10 1 1 0 0 1
refdes=L101
T 46100 43300 5 10 0 0 0 0 1
symversion=1.0
T 46100 43400 5 10 0 0 0 0 1
device=INDUCTOR
T 46100 43500 5 10 0 0 0 0 1
footprint=ACY100
T 46100 43150 5 10 1 1 0 0 1
value=100u
}
N 43900 43600 44700 43600 4
N 44700 43600 44700 43300 4
N 44700 42700 44700 42000 4
N 41500 42000 48600 42000 4
N 48500 42000 48500 43000 4
N 48600 43000 48200 43000 4
N 48200 43000 48200 42800 4
N 46800 42300 46800 42000 4
N 47400 42300 47400 42000 4
N 45000 43000 45500 43000 4
N 46600 43000 47700 43000 4
N 46800 43000 46800 42700 4
N 47400 43000 47400 42700 4
N 41500 45200 41500 42000 4
U 50000 45800 50000 47300 10 1
U 50000 47300 49600 47700 10 0
U 49600 47700 45900 47700 10 0
U 45900 47700 45500 47300 10 0
U 45500 47300 45500 45200 10 1
N 43900 45200 45300 45200 4
{
T 45200 45250 5 10 1 1 0 3 1
netname=D6
}
N 43900 45000 45300 45000 4
{
T 45200 45050 5 10 1 1 0 3 1
netname=D7
}
C 44150 45900 1 0 0 res-1.sym
{
T 44200 46050 5 10 1 1 0 6 1
refdes=R106
T 44250 46300 5 10 0 0 0 0 1
symversion=1.0
T 44250 46400 5 10 0 0 0 0 1
device=RESISTOR
T 44250 46500 5 10 0 0 0 0 1
footprint=ACY100
T 44600 46050 5 10 1 1 0 0 1
value=100
}
C 44150 46100 1 0 0 res-1.sym
{
T 44200 46250 5 10 1 1 0 6 1
refdes=R105
T 44250 46500 5 10 0 0 0 0 1
symversion=1.0
T 44250 46600 5 10 0 0 0 0 1
device=RESISTOR
T 44250 46700 5 10 0 0 0 0 1
footprint=ACY100
T 44600 46250 5 10 1 1 0 0 1
value=100
}
C 44150 46300 1 0 0 res-1.sym
{
T 44200 46450 5 10 1 1 0 6 1
refdes=R104
T 44250 46700 5 10 0 0 0 0 1
symversion=1.0
T 44250 46800 5 10 0 0 0 0 1
device=RESISTOR
T 44250 46900 5 10 0 0 0 0 1
footprint=ACY100
T 44600 46450 5 10 1 1 0 0 1
value=100
}
C 44150 46500 1 0 0 res-1.sym
{
T 44200 46650 5 10 1 1 0 6 1
refdes=R103
T 44250 46900 5 10 0 0 0 0 1
symversion=1.0
T 44250 47000 5 10 0 0 0 0 1
device=RESISTOR
T 44250 47100 5 10 0 0 0 0 1
footprint=ACY100
T 44600 46650 5 10 1 1 0 0 1
value=100
}
C 44150 46700 1 0 0 res-1.sym
{
T 44200 46850 5 10 1 1 0 6 1
refdes=R102
T 44250 47100 5 10 0 0 0 0 1
symversion=1.0
T 44250 47200 5 10 0 0 0 0 1
device=RESISTOR
T 44250 47300 5 10 0 0 0 0 1
footprint=ACY100
T 44600 46850 5 10 1 1 0 0 1
value=100
}
C 44150 46900 1 0 0 res-1.sym
{
T 44200 47050 5 10 1 1 0 6 1
refdes=R101
T 44250 47300 5 10 0 0 0 0 1
symversion=1.0
T 44250 47400 5 10 0 0 0 0 1
device=RESISTOR
T 44250 47500 5 10 0 0 0 0 1
footprint=ACY100
T 44600 47050 5 10 1 1 0 0 1
value=100
}
N 43900 47000 44150 47000 4
N 43900 46800 44150 46800 4
N 43900 46600 44150 46600 4
N 43900 46400 44150 46400 4
N 43900 46200 44150 46200 4
N 43900 46000 44150 46000 4
N 44650 47000 45300 47000 4
{
T 45200 47050 5 10 1 1 0 3 1
netname=D0
}
C 45300 47000 1 0 0 busentry-1.sym
{
T 45300 47300 5 8 0 0 0 0 1
device=none
}
C 45300 46800 1 0 0 busentry-1.sym
{
T 45300 47100 5 8 0 0 0 0 1
device=none
}
C 45300 46600 1 0 0 busentry-1.sym
{
T 45300 46900 5 8 0 0 0 0 1
device=none
}
C 45300 46400 1 0 0 busentry-1.sym
{
T 45300 46700 5 8 0 0 0 0 1
device=none
}
C 45300 46200 1 0 0 busentry-1.sym
{
T 45300 46500 5 8 0 0 0 0 1
device=none
}
C 45300 46000 1 0 0 busentry-1.sym
{
T 45300 46300 5 8 0 0 0 0 1
device=none
}
C 45300 45200 1 0 0 busentry-1.sym
{
T 45300 45500 5 8 0 0 0 0 1
device=none
}
C 45300 45000 1 0 0 busentry-1.sym
{
T 45300 45300 5 8 0 0 0 0 1
device=none
}
C 49800 45600 1 0 0 busentry-1.sym
{
T 49800 45900 5 8 0 0 0 0 1
device=none
}
C 49800 45800 1 0 0 busentry-1.sym
{
T 49800 46100 5 8 0 0 0 0 1
device=none
}
C 49800 46000 1 0 0 busentry-1.sym
{
T 49800 46300 5 8 0 0 0 0 1
device=none
}
C 49800 46200 1 0 0 busentry-1.sym
{
T 49800 46500 5 8 0 0 0 0 1
device=none
}
C 49800 46400 1 0 0 busentry-1.sym
{
T 49800 46700 5 8 0 0 0 0 1
device=none
}
C 49800 46600 1 0 0 busentry-1.sym
{
T 49800 46900 5 8 0 0 0 0 1
device=none
}
C 49800 46800 1 0 0 busentry-1.sym
{
T 49800 47100 5 8 0 0 0 0 1
device=none
}
C 49800 47000 1 0 0 busentry-1.sym
{
T 49800 47300 5 8 0 0 0 0 1
device=none
}
C 41400 42400 1 0 0 mega8A_DIP-1.sym
{
T 41700 47250 5 12 1 1 0 0 1
refdes=U101
T 41700 42550 5 12 1 1 0 2 1
value=ATmega8A
T 41700 47400 5 10 0 0 0 0 1
symversion=1.0
T 41700 47500 5 10 0 0 0 0 1
device=ATMEGA8A
T 41700 47600 5 10 0 0 0 0 1
footprint=DIP28N
}
N 44650 46800 45300 46800 4
{
T 45200 46850 5 10 1 1 0 3 1
netname=D1
}
N 44650 46600 45300 46600 4
{
T 45200 46650 5 10 1 1 0 3 1
netname=D2
}
N 44650 46400 45300 46400 4
{
T 45200 46450 5 10 1 1 0 3 1
netname=D3
}
N 44650 46200 45300 46200 4
{
T 45200 46250 5 10 1 1 0 3 1
netname=D4
}
N 44650 46000 45300 46000 4
{
T 45200 46050 5 10 1 1 0 3 1
netname=D5
}
N 49200 47000 49800 47000 4
{
T 49700 47050 5 10 1 1 0 3 1
netname=D0
}
N 49200 46800 49800 46800 4
{
T 49700 46850 5 10 1 1 0 3 1
netname=D1
}
N 49200 46600 49800 46600 4
{
T 49700 46650 5 10 1 1 0 3 1
netname=D2
}
N 49200 46400 49800 46400 4
{
T 49700 46450 5 10 1 1 0 3 1
netname=D3
}
N 49200 46200 49800 46200 4
{
T 49700 46250 5 10 1 1 0 3 1
netname=D4
}
N 49200 46000 49800 46000 4
{
T 49700 46050 5 10 1 1 0 3 1
netname=D5
}
N 49200 45800 49800 45800 4
{
T 49700 45850 5 10 1 1 0 3 1
netname=D6
}
N 49200 45600 49800 45600 4
{
T 49700 45650 5 10 1 1 0 3 1
netname=D7
}
C 46200 43600 1 0 0 tiny2313A_DIP_SO-1.sym
{
T 46500 47250 5 12 1 1 0 0 1
refdes=U102
T 46500 43750 5 12 1 1 0 2 1
value=ATtiny2313A
T 46500 47400 5 10 0 0 0 0 1
symversion=1.0
T 46500 47500 5 10 0 0 0 0 1
device=ATTINY2313A
T 46500 47600 5 10 0 0 0 0 1
footprint=DIP20
}
C 49100 42300 1 180 1 BC327-1.sym
{
T 49450 41950 5 10 1 1 180 8 1
refdes=T102
T 49200 41600 5 10 0 0 180 6 1
symversion=1.0
T 49200 41500 5 10 0 0 180 6 1
device=BC327
T 49200 41400 5 10 0 0 180 6 1
footprint=TO92
T 49450 42050 5 10 1 1 180 8 1
value=BC327
}
C 49100 42700 1 0 0 BC337-1.sym
{
T 49450 43050 5 10 1 1 0 0 1
refdes=T101
T 49200 43400 5 10 0 0 0 0 1
symversion=1.0
T 49200 43500 5 10 0 0 0 0 1
device=TRANSISTOR_BC337
T 49200 43600 5 10 0 0 0 0 1
footprint=TO92
T 49450 42950 5 10 1 1 0 0 1
value=BC337
}
C 48600 42900 1 0 0 res-1.sym
{
T 48700 43200 5 10 1 1 0 0 1
refdes=R108
T 48700 43300 5 10 0 0 0 0 1
symversion=1.0
T 48700 43400 5 10 0 0 0 0 1
device=RESISTOR
T 48700 43500 5 10 0 0 0 0 1
footprint=ACY100
T 48700 43100 5 10 1 1 0 0 1
value=100
}
C 48600 41900 1 0 0 res-1.sym
{
T 48700 42200 5 10 1 1 0 0 1
refdes=R109
T 48700 42300 5 10 0 0 0 0 1
symversion=1.0
T 48700 42400 5 10 0 0 0 0 1
device=RESISTOR
T 48700 42500 5 10 0 0 0 0 1
footprint=ACY100
T 48700 42100 5 10 1 1 0 0 1
value=100
}
N 49400 42300 49400 42700 4
L 44600 44100 46000 44100 3 10 2 0 -1 -1
C 39000 39600 0 0 0 title-bordered-A4.sym
{
T 49550 39950 15 14 1 1 0 1 1
project=Test Project
T 46600 40600 15 20 1 1 0 0 1
title1=Test Schematic Diagram
T 46600 40350 15 20 0 1 0 0 1
title2=Diagram
T 46950 39950 15 14 1 1 0 1 1
file=test.sch
T 50850 39950 15 14 1 1 0 4 1
page=1
T 51350 39950 15 14 1 1 0 4 1
pageof=1
T 51100 40750 15 14 1 1 0 4 1
revision=1.0
T 51100 40350 15 14 1 1 0 4 1
date=09-09-2014
T 48250 39950 15 14 1 1 0 1 1
author=Wojciech Krutnik
}
