set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {Lab8.vho Lab8_vhd.sdo}}
	{{"Fast Model"} {Lab8_fast.vho Lab8_vhd_fast.sdo}}
}
