<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p974" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_974{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_974{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_974{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_974{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t5_974{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t6_974{left:69px;bottom:1012px;letter-spacing:0.14px;}
#t7_974{left:151px;bottom:1012px;letter-spacing:0.14px;word-spacing:0.01px;}
#t8_974{left:69px;bottom:988px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t9_974{left:69px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_974{left:69px;bottom:955px;letter-spacing:-0.15px;word-spacing:-0.39px;}
#tb_974{left:69px;bottom:930px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tc_974{left:69px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#td_974{left:69px;bottom:889px;letter-spacing:-0.14px;word-spacing:-1.39px;}
#te_974{left:69px;bottom:872px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_974{left:69px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_974{left:69px;bottom:839px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#th_974{left:69px;bottom:822px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_974{left:69px;bottom:797px;letter-spacing:-0.13px;word-spacing:-1.39px;}
#tj_974{left:69px;bottom:781px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#tk_974{left:69px;bottom:764px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_974{left:69px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tm_974{left:69px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_974{left:69px;bottom:696px;}
#to_974{left:95px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tp_974{left:69px;bottom:673px;}
#tq_974{left:95px;bottom:677px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_974{left:95px;bottom:660px;letter-spacing:-0.21px;}
#ts_974{left:69px;bottom:634px;}
#tt_974{left:95px;bottom:637px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tu_974{left:95px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_974{left:69px;bottom:596px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tw_974{left:69px;bottom:579px;letter-spacing:-0.13px;word-spacing:-1.08px;}
#tx_974{left:69px;bottom:562px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#ty_974{left:69px;bottom:545px;letter-spacing:-0.15px;word-spacing:-0.87px;}
#tz_974{left:69px;bottom:529px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t10_974{left:69px;bottom:470px;letter-spacing:0.14px;}
#t11_974{left:151px;bottom:470px;letter-spacing:0.15px;}
#t12_974{left:69px;bottom:446px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#t13_974{left:69px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_974{left:69px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t15_974{left:69px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t16_974{left:69px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t17_974{left:69px;bottom:354px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_974{left:69px;bottom:338px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t19_974{left:69px;bottom:321px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#t1a_974{left:69px;bottom:304px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t1b_974{left:69px;bottom:287px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1c_974{left:69px;bottom:229px;letter-spacing:0.14px;}
#t1d_974{left:151px;bottom:229px;letter-spacing:0.18px;word-spacing:0.01px;}
#t1e_974{left:69px;bottom:205px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1f_974{left:699px;bottom:211px;}
#t1g_974{left:711px;bottom:205px;letter-spacing:-0.12px;word-spacing:-0.47px;}
#t1h_974{left:69px;bottom:188px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t1i_974{left:69px;bottom:171px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1j_974{left:69px;bottom:133px;letter-spacing:-0.13px;}
#t1k_974{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1l_974{left:91px;bottom:116px;letter-spacing:-0.12px;}

.s1_974{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_974{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_974{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_974{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_974{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_974{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s7_974{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts974" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg974Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg974" style="-webkit-user-select: none;"><object width="935" height="1210" data="974/974.svg" type="image/svg+xml" id="pdf974" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_974" class="t s1_974">25-32 </span><span id="t2_974" class="t s1_974">Vol. 3C </span>
<span id="t3_974" class="t s2_974">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_974" class="t s3_974">use VMWRITE with the full access type (establishing bits 31:0 of the field while clearing bits 63:32) and then use </span>
<span id="t5_974" class="t s3_974">VMWRITE with the high access type (establishing bits 63:32 of the field). </span>
<span id="t6_974" class="t s4_974">25.11.3 </span><span id="t7_974" class="t s4_974">Initializing a VMCS </span>
<span id="t8_974" class="t s3_974">Software should initialize fields in a VMCS (using VMWRITE) before using the VMCS for VM entry. Failure to do so </span>
<span id="t9_974" class="t s3_974">may result in unpredictable behavior; for example, a VM entry may fail for unexplained reasons, or a successful </span>
<span id="ta_974" class="t s3_974">transition (VM entry or VM exit) may load processor state with unexpected values. </span>
<span id="tb_974" class="t s3_974">It is not necessary to initialize fields that the logical processor will not use. (For example, it is not necessary to </span>
<span id="tc_974" class="t s3_974">initialize the MSR-bitmap address if the “use MSR bitmaps” VM-execution control is 0.) </span>
<span id="td_974" class="t s3_974">A processor maintains some VMCS information that cannot be modified with the VMWRITE instruction; this includes </span>
<span id="te_974" class="t s3_974">a VMCS’s launch state (see Section 25.1). Such information may be stored in the VMCS data portion of a VMCS </span>
<span id="tf_974" class="t s3_974">region. Because the format of this information is implementation-specific, there is no way for software to know, </span>
<span id="tg_974" class="t s3_974">when it first allocates a region of memory for use as a VMCS region, how the processor will determine this informa- </span>
<span id="th_974" class="t s3_974">tion from the contents of the memory region. </span>
<span id="ti_974" class="t s3_974">In addition to its other functions, the VMCLEAR instruction initializes any implementation-specific information in the </span>
<span id="tj_974" class="t s3_974">VMCS region referenced by its operand. To avoid the uncertainties of implementation-specific behavior, software </span>
<span id="tk_974" class="t s3_974">should execute VMCLEAR on a VMCS region before making the corresponding VMCS active with VMPTRLD for the </span>
<span id="tl_974" class="t s3_974">first time. (Figure 25-1 illustrates how execution of VMCLEAR puts a VMCS into a well-defined state.) </span>
<span id="tm_974" class="t s3_974">The following software usage is consistent with these limitations: </span>
<span id="tn_974" class="t s5_974">• </span><span id="to_974" class="t s3_974">VMCLEAR should be executed for a VMCS before it is used for VM entry for the first time. </span>
<span id="tp_974" class="t s5_974">• </span><span id="tq_974" class="t s3_974">VMLAUNCH should be used for the first VM entry using a VMCS after VMCLEAR has been executed for that </span>
<span id="tr_974" class="t s3_974">VMCS. </span>
<span id="ts_974" class="t s5_974">• </span><span id="tt_974" class="t s3_974">VMRESUME should be used for any subsequent VM entry using a VMCS (until the next execution of VMCLEAR </span>
<span id="tu_974" class="t s3_974">for the VMCS). </span>
<span id="tv_974" class="t s3_974">It is expected that, in general, VMRESUME will have lower latency than VMLAUNCH. Since “migrating” a VMCS from </span>
<span id="tw_974" class="t s3_974">one logical processor to another requires use of VMCLEAR (see Section 25.11.1), which sets the launch state of the </span>
<span id="tx_974" class="t s3_974">VMCS to “clear”, such migration requires the next VM entry to be performed using VMLAUNCH. Software devel- </span>
<span id="ty_974" class="t s3_974">opers can avoid the performance cost of increased VM-entry latency by avoiding unnecessary migration of a VMCS </span>
<span id="tz_974" class="t s3_974">from one logical processor to another. </span>
<span id="t10_974" class="t s4_974">25.11.4 </span><span id="t11_974" class="t s4_974">Software Access to Related Structures </span>
<span id="t12_974" class="t s3_974">In addition to data in the VMCS region itself, VMX non-root operation can be controlled by data structures that are </span>
<span id="t13_974" class="t s3_974">referenced by pointers in a VMCS (for example, the I/O bitmaps). While the pointers to these data structures are </span>
<span id="t14_974" class="t s3_974">parts of the VMCS, the data structures themselves are not. They are not accessible using VMREAD and VMWRITE </span>
<span id="t15_974" class="t s3_974">but by ordinary memory writes. </span>
<span id="t16_974" class="t s3_974">Software should ensure that each such data structure is modified only when no logical processor with a current </span>
<span id="t17_974" class="t s3_974">VMCS that references it is in VMX non-root operation. Doing otherwise may lead to unpredictable behavior </span>
<span id="t18_974" class="t s3_974">(including behaviors identified in Section 25.11.1). Exceptions are made for the following data structures (subject </span>
<span id="t19_974" class="t s3_974">to detailed discussion in the sections indicated): EPT paging structures and the data structures used to locate SPP </span>
<span id="t1a_974" class="t s3_974">vectors (Section 29.4.3); the virtual-APIC page (Section 30.1); the posted interrupt descriptor (Section 30.6); and </span>
<span id="t1b_974" class="t s3_974">the virtualization-exception information area (Section 26.5.7.2). </span>
<span id="t1c_974" class="t s4_974">25.11.5 </span><span id="t1d_974" class="t s4_974">VMXON Region </span>
<span id="t1e_974" class="t s3_974">Before executing VMXON, software allocates a region of memory (called the VMXON region) </span>
<span id="t1f_974" class="t s6_974">1 </span>
<span id="t1g_974" class="t s3_974">that the logical </span>
<span id="t1h_974" class="t s3_974">processor uses to support VMX operation. The physical address of this region (the VMXON pointer) is provided in an </span>
<span id="t1i_974" class="t s3_974">operand to VMXON. The VMXON pointer is subject to the limitations that apply to VMCS pointers: </span>
<span id="t1j_974" class="t s7_974">1. </span><span id="t1k_974" class="t s7_974">The amount of memory required for the VMXON region is the same as that required for a VMCS region. This size is implementation </span>
<span id="t1l_974" class="t s7_974">specific and can be determined by consulting the VMX capability MSR IA32_VMX_BASIC (see Appendix A.1). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
