Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.3/bin/unwrapped/win64.o/xelab.exe -wto d768b64b69af4fe484c95d7b85f0593e --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot cpu_TB_behav xil_defaultlib.cpu_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <S_CLK> does not exist in entity <clk_div_fs>.  Please compare the definition of block <clk_div_fs> to its component declaration and its instantion to detect the mismatch. [C:/Users/14bmkelley/Desktop/cpe233/Exp7/cpu/cpu.srcs/sources_1/new/RAT_Wrapper.vhd:51]
ERROR: [VRFC 10-718] formal port <F_CLK> does not exist in entity <clk_div_fs>.  Please compare the definition of block <clk_div_fs> to its component declaration and its instantion to detect the mismatch. [C:/Users/14bmkelley/Desktop/cpe233/Exp7/cpu/cpu.srcs/sources_1/new/RAT_Wrapper.vhd:52]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit cpu_tb in library work failed.
