

================================================================
== Vitis HLS Report for 'equalizer_Pipeline_VITIS_LOOP_58_12'
================================================================
* Date:           Fri Apr 26 03:08:38 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        equalizer
* Solution:       solution19 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      115|      115|  1.150 us|  1.150 us|  115|  115|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_58_1  |      113|      113|        16|          1|          1|    99|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    142|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|     358|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     358|    296|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln58_fu_160_p2                |         +|   0|  0|  14|           7|           1|
    |add_ln62_1_fu_217_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln62_fu_182_p2                |         +|   0|  0|  71|          64|          64|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln58_fu_154_p2               |      icmp|   0|  0|  10|           7|           6|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 142|         114|         108|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    7|         14|
    |gmem_blk_n_AR            |   9|          2|    1|          2|
    |gmem_blk_n_AW            |   9|          2|    1|          2|
    |gmem_blk_n_B             |   9|          2|    1|          2|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |i_fu_90                  |   9|          2|    7|         14|
    |input_r_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln62_1_reg_259                 |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem_addr_read_reg_254             |  32|   0|   32|          0|
    |gmem_addr_reg_242                  |  64|   0|   64|          0|
    |i_fu_90                            |   7|   0|    7|          0|
    |mul_ln62_reg_249                   |  32|   0|   32|          0|
    |tmp_data_V_reg_237                 |  32|   0|   32|          0|
    |gmem_addr_reg_242                  |  64|  32|   64|          0|
    |mul_ln62_reg_249                   |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 358|  64|  326|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_VITIS_LOOP_58_12|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_VITIS_LOOP_58_12|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  equalizer_Pipeline_VITIS_LOOP_58_12|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_VITIS_LOOP_58_12|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_VITIS_LOOP_58_12|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_VITIS_LOOP_58_12|  return value|
|grp_fu_550_p_din0    |  out|   32|  ap_ctrl_hs|  equalizer_Pipeline_VITIS_LOOP_58_12|  return value|
|grp_fu_550_p_din1    |  out|   32|  ap_ctrl_hs|  equalizer_Pipeline_VITIS_LOOP_58_12|  return value|
|grp_fu_550_p_dout0   |   in|   32|  ap_ctrl_hs|  equalizer_Pipeline_VITIS_LOOP_58_12|  return value|
|grp_fu_550_p_ce      |  out|    1|  ap_ctrl_hs|  equalizer_Pipeline_VITIS_LOOP_58_12|  return value|
|input_r_TVALID       |   in|    1|        axis|                     input_r_V_data_V|       pointer|
|input_r_TDATA        |   in|   32|        axis|                     input_r_V_data_V|       pointer|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                 gmem|       pointer|
|input_r_TREADY       |  out|    1|        axis|                     input_r_V_dest_V|       pointer|
|input_r_TDEST        |   in|    1|        axis|                     input_r_V_dest_V|       pointer|
|input_r_TKEEP        |   in|    4|        axis|                     input_r_V_keep_V|       pointer|
|input_r_TSTRB        |   in|    4|        axis|                     input_r_V_strb_V|       pointer|
|input_r_TUSER        |   in|    1|        axis|                     input_r_V_user_V|       pointer|
|input_r_TLAST        |   in|    1|        axis|                     input_r_V_last_V|       pointer|
|input_r_TID          |   in|    1|        axis|                       input_r_V_id_V|       pointer|
|tmp_data_V_10        |   in|   32|     ap_none|                        tmp_data_V_10|        scalar|
|coefs                |   in|   64|     ap_none|                                coefs|        scalar|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

