vendor_name = ModelSim
source_file = 1, C:/Verilog_training/D_Latchbev/D_Latchbev.v
source_file = 1, C:/Verilog_training/D_Latchbev/db/D_Latchbev.cbx.xml
design_name = D_Latchbev
instance = comp, \q~output\, q~output, D_Latchbev, 1
instance = comp, \q_bar~output\, q_bar~output, D_Latchbev, 1
instance = comp, \d~input\, d~input, D_Latchbev, 1
instance = comp, \en~input\, en~input, D_Latchbev, 1
instance = comp, \q$latch\, q$latch, D_Latchbev, 1
