Source Block: hdl/library/jesd204/jesd204_common/jesd204_crc12.v@59:69@HdlStmAssign
reg [11:0] state = 12'b0;

wire [WIDTH-1:0] feedback;
wire [WIDTH-1+12:0] full_state;

assign full_state = {init ? 12'h0 : state, feedback};
assign feedback = full_state[WIDTH-1+12:12] ^
                  full_state[WIDTH-1:11] ^
                  full_state[WIDTH-1:10] ^
                  full_state[WIDTH-1:9] ^
                  full_state[WIDTH-1:4] ^

Diff Content:
- 64 assign full_state = {init ? 12'h0 : state, feedback};

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_common/jesd204_crc12.v@60:76

wire [WIDTH-1:0] feedback;
wire [WIDTH-1+12:0] full_state;

assign full_state = {init ? 12'h0 : state, feedback};
assign feedback = full_state[WIDTH-1+12:12] ^
                  full_state[WIDTH-1:11] ^
                  full_state[WIDTH-1:10] ^
                  full_state[WIDTH-1:9] ^
                  full_state[WIDTH-1:4] ^
                  full_state[WIDTH-1:3] ^
                  data_in;

always @(posedge clk) begin
  if (reset == 1'b1) begin
    state <= 12'b0;
  end else begin

Clone Blocks 2:
hdl/library/jesd204/jesd204_common/jesd204_crc12.v@56:66
  output [11:0] crc12
);

reg [11:0] state = 12'b0;

wire [WIDTH-1:0] feedback;
wire [WIDTH-1+12:0] full_state;

assign full_state = {init ? 12'h0 : state, feedback};
assign feedback = full_state[WIDTH-1+12:12] ^
                  full_state[WIDTH-1:11] ^

Clone Blocks 3:
hdl/library/jesd204/jesd204_common/jesd204_crc12.v@57:67
);

reg [11:0] state = 12'b0;

wire [WIDTH-1:0] feedback;
wire [WIDTH-1+12:0] full_state;

assign full_state = {init ? 12'h0 : state, feedback};
assign feedback = full_state[WIDTH-1+12:12] ^
                  full_state[WIDTH-1:11] ^
                  full_state[WIDTH-1:10] ^

