# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do main_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Barney/OneDrive\ -\ University\ of\ Toronto/2.\ Homework/10.\ Computer\ Organization\ (ECE243)/Labs/Lab\ 1\ Introduction\ to\ Processors/part1 {D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 1 Introduction to Processors/part1/main.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:35 on Jan 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 1 Introduction to Processors/part1" D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 1 Introduction to Processors/part1/main.v 
# -- Compiling module main
# 
# Top level modules:
# 	main
# End time: 21:40:35 on Jan 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Barney/OneDrive\ -\ University\ of\ Toronto/2.\ Homework/10.\ Computer\ Organization\ (ECE243)/Labs/Lab\ 1\ Introduction\ to\ Processors/part1 {D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 1 Introduction to Processors/part1/proc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:35 on Jan 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 1 Introduction to Processors/part1" D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 1 Introduction to Processors/part1/proc.v 
# -- Compiling module proc
# -- Compiling module dec3to8
# -- Compiling module regn
# 
# Top level modules:
# 	proc
# End time: 21:40:35 on Jan 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Barney/OneDrive\ -\ University\ of\ Toronto/2.\ Homework/10.\ Computer\ Organization\ (ECE243)/Labs/Lab\ 1\ Introduction\ to\ Processors/part1 {D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 1 Introduction to Processors/part1/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:40:35 on Jan 15,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 1 Introduction to Processors/part1" D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 1 Introduction to Processors/part1/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:40:35 on Jan 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 21:40:35 on Jan 15,2019
# Loading work.testbench
# Loading work.proc
# Loading work.dec3to8
# Loading work.regn
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Break key hit
# Break in Module testbench at D:/Barney/OneDrive - University of Toronto/2. Homework/10. Computer Organization (ECE243)/Labs/Lab 1 Introduction to Processors/part1/testbench.v line 16
# End time: 22:00:16 on Jan 15,2019, Elapsed time: 0:19:41
# Errors: 0, Warnings: 0
