
# PLL

To generate Verilog:

```
sbt "runMain pll.PLLTest"
```

