

================================================================
== Vivado HLS Report for 'parseEvents'
================================================================
* Date:           Thu Aug 23 23:59:14 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        parseEvents
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  64833|  84834|  64833|  84834|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+-------+-------+-------+-------+---------+
        |                                |                     |    Latency    |    Interval   | Pipeline|
        |            Instance            |        Module       |  min  |  max  |  min  |  max  |   Type  |
        +--------------------------------+---------------------+-------+-------+-------+-------+---------+
        |grp_resetCurrentSliceHW_fu_144  |resetCurrentSliceHW  |  21602|  21602|  21602|  21602|   none  |
        |grp_copyToPS_fu_150             |copyToPS             |  43227|  43227|  43227|  43227|   none  |
        +--------------------------------+---------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+
        |- loop_1  |    0|  20001|         4|          2|          1| 0 ~ 10000 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    280|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|      -|   2396|   9710|
|Memory           |       64|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    203|
|Register         |        -|      -|    156|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       66|      0|   2552|  10193|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       66|      0|      8|     70|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+------------------------------+---------+-------+------+------+
    |            Instance            |            Module            | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------+------------------------------+---------+-------+------+------+
    |grp_copyToPS_fu_150             |copyToPS                      |        0|      0|  1683|  1517|
    |parseEvents_eventSlice_m_axi_U  |parseEvents_eventSlice_m_axi  |        2|      0|   548|   700|
    |grp_resetCurrentSliceHW_fu_144  |resetCurrentSliceHW           |        0|      0|   165|  7493|
    +--------------------------------+------------------------------+---------+-------+------+------+
    |Total                           |                              |        2|      0|  2396|  9710|
    +--------------------------------+------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT|  Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |glPLSlices_U  |parseEvents_glPLScud  |       64|  0|   0|  129600|    8|     1|      1036800|
    +--------------+----------------------+---------+---+----+--------+-----+------+-------------+
    |Total         |                      |       64|  0|   0|  129600|    8|     1|      1036800|
    +--------------+----------------------+---------+---+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_256_p2                     |     +    |      0|  0|  39|          32|           2|
    |tmp_242_fu_315_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp_3_i_fu_326_p2                 |     +    |      0|  0|  15|           8|           1|
    |p_neg_t_fu_203_p2                 |     -    |      0|  0|  38|           1|          31|
    |tmp_s_fu_309_p2                   |     -    |      0|  0|  18|          18|          18|
    |ap_block_pp0_stage1_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage1_iter0  |    and   |      0|  0|   2|           1|           1|
    |tmp_8_fu_243_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_op_op9_fu_173_p2              |    or    |      0|  0|  32|          32|           1|
    |tmp_5_fu_219_p3                   |  select  |      0|  0|  31|           1|          31|
    |tmp_6_fu_227_p3                   |  select  |      0|  0|  31|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |p_neg_fu_187_p2                   |    xor   |      0|  0|  32|          32|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 280|         180|         142|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_136_p4  |   9|          2|   32|         64|
    |data_blk_n                  |   9|          2|    1|          2|
    |eventSlice_AWVALID          |   9|          2|    1|          2|
    |eventSlice_BREADY           |   9|          2|    1|          2|
    |eventSlice_WVALID           |   9|          2|    1|          2|
    |glPLSlices_address0         |  27|          5|   17|         85|
    |glPLSlices_ce0              |  21|          4|    1|          4|
    |glPLSlices_ce1              |   9|          2|    1|          2|
    |glPLSlices_d0               |  15|          3|    8|         24|
    |glPLSlices_we0              |  15|          3|    1|          3|
    |glPLSlices_we1              |   9|          2|    1|          2|
    |i_reg_132                   |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 203|         41|   99|        266|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |data_read_reg_347                            |  32|   0|   32|          0|
    |glPLSlices_addr_reg_363                      |  17|   0|   17|          0|
    |grp_copyToPS_fu_150_ap_start_reg             |   1|   0|    1|          0|
    |grp_resetCurrentSliceHW_fu_144_ap_start_reg  |   1|   0|    1|          0|
    |i_2_reg_358                                  |  32|   0|   32|          0|
    |i_reg_132                                    |  32|   0|   32|          0|
    |tmp_7_reg_338                                |  31|   0|   32|          1|
    |tmp_8_reg_343                                |   1|   0|    1|          0|
    |tmp_9_reg_354                                |   1|   0|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 156|   0|  157|          1|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    parseEvents    | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |    parseEvents    | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    parseEvents    | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    parseEvents    | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    parseEvents    | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    parseEvents    | return value |
|m_axi_eventSlice_AWVALID   | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWREADY   |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWADDR    | out |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWID      | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWLEN     | out |    8|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWSIZE    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWBURST   | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWLOCK    | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWCACHE   | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWPROT    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWQOS     | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWREGION  | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_AWUSER    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WVALID    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WREADY    |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WDATA     | out |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WSTRB     | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WLAST     | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WID       | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_WUSER     | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARVALID   | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARREADY   |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARADDR    | out |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARID      | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARLEN     | out |    8|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARSIZE    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARBURST   | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARLOCK    | out |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARCACHE   | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARPROT    | out |    3|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARQOS     | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARREGION  | out |    4|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_ARUSER    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RVALID    |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RREADY    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RDATA     |  in |   32|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RLAST     |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RID       |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RUSER     |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_RRESP     |  in |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BVALID    |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BREADY    | out |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BRESP     |  in |    2|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BID       |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|m_axi_eventSlice_BUSER     |  in |    1|    m_axi   |     eventSlice    |    pointer   |
|data_dout                  |  in |   32|   ap_fifo  |        data       |    pointer   |
|data_empty_n               |  in |    1|   ap_fifo  |        data       |    pointer   |
|data_read                  | out |    1|   ap_fifo  |        data       |    pointer   |
|eventsArraySize            |  in |   32|   ap_none  |  eventsArraySize  |    scalar    |
|eventSlice_offset          |  in |   32|   ap_none  | eventSlice_offset |    scalar    |
+---------------------------+-----+-----+------------+-------------------+--------------+

