<stg><name>dec_MIMD_Pipeline_VITIS_LOOP_30_1</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %op_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %op

]]></Node>
<StgValue><ssdm name="op_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln30 = store i6 0, i6 %i_2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc.i6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.i6:0 %i = load i6 %i_2

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc.i6:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i6:2 %icmp_ln30 = icmp_eq  i6 %i, i6 50

]]></Node>
<StgValue><ssdm name="icmp_ln30"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i6:3 %add_ln30 = add i6 %i, i6 1

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i6:4 %br_ln30 = br i1 %icmp_ln30, void %for.inc.i6.split, void %sw.epilog.loopexit10.exitStub

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc.i6.split:4 %shl_ln2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i6.split:5 %zext_ln31 = zext i8 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i6.split:6 %add_ln31 = add i64 %zext_ln31, i64 %op_read

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i6.split:7 %trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln31, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="62">
<![CDATA[
for.inc.i6.split:8 %sext_ln31 = sext i62 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i6.split:9 %gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln31

]]></Node>
<StgValue><ssdm name="gmem3_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i6.split:14 %store_ln30 = store i6 %add_ln30, i6 %i_2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="31" st_id="2" stage="8" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i6.split:10 %gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="7" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i6.split:10 %gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="33" st_id="4" stage="6" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i6.split:10 %gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="34" st_id="5" stage="5" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i6.split:10 %gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="35" st_id="6" stage="4" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i6.split:10 %gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="36" st_id="7" stage="3" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i6.split:10 %gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="37" st_id="8" stage="2" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i6.split:10 %gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="38" st_id="9" stage="1" lat="8">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i6.split:10 %gmem3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem3_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="39" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc.i6.split:11 %gmem3_addr_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i64 %gmem3_addr

]]></Node>
<StgValue><ssdm name="gmem3_addr_read"/></StgValue>
</operation>

<operation id="47" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
sw.epilog.loopexit10.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="40" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="6">
<![CDATA[
for.inc.i6.split:0 %zext_ln30 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="41" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i6.split:1 %specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln30"/></StgValue>
</operation>

<operation id="42" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i6.split:2 %speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln30"/></StgValue>
</operation>

<operation id="43" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i6.split:3 %specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln30"/></StgValue>
</operation>

<operation id="44" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i6.split:12 %ALU_operation_addr = getelementptr i32 %ALU_operation, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="ALU_operation_addr"/></StgValue>
</operation>

<operation id="45" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
for.inc.i6.split:13 %store_ln31 = store i32 %gmem3_addr_read, i6 %ALU_operation_addr

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="46" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i6.split:15 %br_ln30 = br void %for.inc.i6

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="75" name="gmem3" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem3"/></StgValue>
</port>
<port id="76" name="op" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="op"/></StgValue>
</port>
<port id="77" name="ALU_operation" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ALU_operation"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="79" from="StgValue_78" to="i_2" fromId="78" toId="14">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="80" toId="15">
</dataflow>
<dataflow id="82" from="gmem3" to="specinterface_ln0" fromId="75" toId="15">
</dataflow>
<dataflow id="84" from="empty" to="specinterface_ln0" fromId="83" toId="15">
</dataflow>
<dataflow id="86" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="15">
</dataflow>
<dataflow id="89" from="empty_0" to="specinterface_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="90" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_91" to="specinterface_ln0" fromId="91" toId="15">
</dataflow>
<dataflow id="94" from="empty_5" to="specinterface_ln0" fromId="93" toId="15">
</dataflow>
<dataflow id="96" from="empty_2" to="specinterface_ln0" fromId="95" toId="15">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="100" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="101" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_98" to="specinterface_ln0" fromId="98" toId="15">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="104" from="empty_0" to="specinterface_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specinterface_ln0" fromId="105" toId="15">
</dataflow>
<dataflow id="107" from="StgValue_85" to="specinterface_ln0" fromId="85" toId="15">
</dataflow>
<dataflow id="109" from="_ssdm_op_Read.ap_auto.i64" to="op_read" fromId="108" toId="16">
</dataflow>
<dataflow id="110" from="op" to="op_read" fromId="76" toId="16">
</dataflow>
<dataflow id="112" from="StgValue_111" to="store_ln30" fromId="111" toId="17">
</dataflow>
<dataflow id="113" from="i_2" to="store_ln30" fromId="14" toId="17">
</dataflow>
<dataflow id="114" from="i_2" to="i" fromId="14" toId="19">
</dataflow>
<dataflow id="116" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="115" toId="20">
</dataflow>
<dataflow id="117" from="gmem3" to="specbitsmap_ln0" fromId="75" toId="20">
</dataflow>
<dataflow id="118" from="i" to="icmp_ln30" fromId="19" toId="21">
</dataflow>
<dataflow id="120" from="StgValue_119" to="icmp_ln30" fromId="119" toId="21">
</dataflow>
<dataflow id="121" from="i" to="add_ln30" fromId="19" toId="22">
</dataflow>
<dataflow id="123" from="StgValue_122" to="add_ln30" fromId="122" toId="22">
</dataflow>
<dataflow id="124" from="icmp_ln30" to="br_ln30" fromId="21" toId="23">
</dataflow>
<dataflow id="126" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="shl_ln2" fromId="125" toId="24">
</dataflow>
<dataflow id="127" from="i" to="shl_ln2" fromId="19" toId="24">
</dataflow>
<dataflow id="129" from="StgValue_128" to="shl_ln2" fromId="128" toId="24">
</dataflow>
<dataflow id="130" from="shl_ln2" to="zext_ln31" fromId="24" toId="25">
</dataflow>
<dataflow id="131" from="zext_ln31" to="add_ln31" fromId="25" toId="26">
</dataflow>
<dataflow id="132" from="op_read" to="add_ln31" fromId="16" toId="26">
</dataflow>
<dataflow id="134" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln3" fromId="133" toId="27">
</dataflow>
<dataflow id="135" from="add_ln31" to="trunc_ln3" fromId="26" toId="27">
</dataflow>
<dataflow id="137" from="StgValue_136" to="trunc_ln3" fromId="136" toId="27">
</dataflow>
<dataflow id="139" from="StgValue_138" to="trunc_ln3" fromId="138" toId="27">
</dataflow>
<dataflow id="140" from="trunc_ln3" to="sext_ln31" fromId="27" toId="28">
</dataflow>
<dataflow id="141" from="gmem3" to="gmem3_addr" fromId="75" toId="29">
</dataflow>
<dataflow id="142" from="sext_ln31" to="gmem3_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="143" from="add_ln30" to="store_ln30" fromId="22" toId="30">
</dataflow>
<dataflow id="144" from="i_2" to="store_ln30" fromId="14" toId="30">
</dataflow>
<dataflow id="146" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_req" fromId="145" toId="31">
</dataflow>
<dataflow id="147" from="gmem3_addr" to="gmem3_load_req" fromId="29" toId="31">
</dataflow>
<dataflow id="148" from="StgValue_78" to="gmem3_load_req" fromId="78" toId="31">
</dataflow>
<dataflow id="149" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_req" fromId="145" toId="32">
</dataflow>
<dataflow id="150" from="gmem3_addr" to="gmem3_load_req" fromId="29" toId="32">
</dataflow>
<dataflow id="151" from="StgValue_78" to="gmem3_load_req" fromId="78" toId="32">
</dataflow>
<dataflow id="152" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_req" fromId="145" toId="33">
</dataflow>
<dataflow id="153" from="gmem3_addr" to="gmem3_load_req" fromId="29" toId="33">
</dataflow>
<dataflow id="154" from="StgValue_78" to="gmem3_load_req" fromId="78" toId="33">
</dataflow>
<dataflow id="155" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_req" fromId="145" toId="34">
</dataflow>
<dataflow id="156" from="gmem3_addr" to="gmem3_load_req" fromId="29" toId="34">
</dataflow>
<dataflow id="157" from="StgValue_78" to="gmem3_load_req" fromId="78" toId="34">
</dataflow>
<dataflow id="158" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_req" fromId="145" toId="35">
</dataflow>
<dataflow id="159" from="gmem3_addr" to="gmem3_load_req" fromId="29" toId="35">
</dataflow>
<dataflow id="160" from="StgValue_78" to="gmem3_load_req" fromId="78" toId="35">
</dataflow>
<dataflow id="161" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_req" fromId="145" toId="36">
</dataflow>
<dataflow id="162" from="gmem3_addr" to="gmem3_load_req" fromId="29" toId="36">
</dataflow>
<dataflow id="163" from="StgValue_78" to="gmem3_load_req" fromId="78" toId="36">
</dataflow>
<dataflow id="164" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_req" fromId="145" toId="37">
</dataflow>
<dataflow id="165" from="gmem3_addr" to="gmem3_load_req" fromId="29" toId="37">
</dataflow>
<dataflow id="166" from="StgValue_78" to="gmem3_load_req" fromId="78" toId="37">
</dataflow>
<dataflow id="167" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem3_load_req" fromId="145" toId="38">
</dataflow>
<dataflow id="168" from="gmem3_addr" to="gmem3_load_req" fromId="29" toId="38">
</dataflow>
<dataflow id="169" from="StgValue_78" to="gmem3_load_req" fromId="78" toId="38">
</dataflow>
<dataflow id="171" from="_ssdm_op_Read.m_axi.volatile.i32P1A" to="gmem3_addr_read" fromId="170" toId="39">
</dataflow>
<dataflow id="172" from="gmem3_addr" to="gmem3_addr_read" fromId="29" toId="39">
</dataflow>
<dataflow id="173" from="i" to="zext_ln30" fromId="19" toId="40">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecPipeline" to="specpipeline_ln30" fromId="174" toId="41">
</dataflow>
<dataflow id="176" from="StgValue_105" to="specpipeline_ln30" fromId="105" toId="41">
</dataflow>
<dataflow id="177" from="StgValue_85" to="specpipeline_ln30" fromId="85" toId="41">
</dataflow>
<dataflow id="178" from="StgValue_85" to="specpipeline_ln30" fromId="85" toId="41">
</dataflow>
<dataflow id="179" from="StgValue_85" to="specpipeline_ln30" fromId="85" toId="41">
</dataflow>
<dataflow id="180" from="empty_0" to="specpipeline_ln30" fromId="88" toId="41">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln30" fromId="181" toId="42">
</dataflow>
<dataflow id="184" from="StgValue_183" to="speclooptripcount_ln30" fromId="183" toId="42">
</dataflow>
<dataflow id="185" from="StgValue_183" to="speclooptripcount_ln30" fromId="183" toId="42">
</dataflow>
<dataflow id="186" from="StgValue_183" to="speclooptripcount_ln30" fromId="183" toId="42">
</dataflow>
<dataflow id="188" from="_ssdm_op_SpecLoopName" to="specloopname_ln30" fromId="187" toId="43">
</dataflow>
<dataflow id="190" from="empty_18" to="specloopname_ln30" fromId="189" toId="43">
</dataflow>
<dataflow id="191" from="ALU_operation" to="ALU_operation_addr" fromId="77" toId="44">
</dataflow>
<dataflow id="193" from="StgValue_192" to="ALU_operation_addr" fromId="192" toId="44">
</dataflow>
<dataflow id="194" from="zext_ln30" to="ALU_operation_addr" fromId="40" toId="44">
</dataflow>
<dataflow id="195" from="gmem3_addr_read" to="store_ln31" fromId="39" toId="45">
</dataflow>
<dataflow id="196" from="ALU_operation_addr" to="store_ln31" fromId="44" toId="45">
</dataflow>
<dataflow id="197" from="icmp_ln30" to="StgValue_2" fromId="21" toId="2">
</dataflow>
<dataflow id="198" from="icmp_ln30" to="StgValue_11" fromId="21" toId="11">
</dataflow>
</dataflows>


</stg>
