<profile>

<section name = "Vivado HLS Report for 'MedianBlur_5'" level="0">
<item name = "Date">Tue Aug 18 10:31:09 2020
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">Final_Processing</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">11.10 ns, 8.397 ns, 1.39 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">921612, 921612, 10.230 ms, 10.230 ms, 921612, 921612, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_median_5_fu_254">median_5, 8, 8, 88.800 ns, 88.800 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L1_L2">921610, 921610, 12, 1, 1, 921600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 165, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 1361, 6135, -</column>
<column name="Memory">4, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 102, -</column>
<column name="Register">0, -, 667, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 1, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_median_5_fu_254">median_5, 0, 0, 1361, 6135, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buffer_1_U">MedianBlur_5_linedEe, 1, 0, 0, 0, 1280, 8, 1, 10240</column>
<column name="line_buffer_2_U">MedianBlur_5_linedEe, 1, 0, 0, 0, 1280, 8, 1, 10240</column>
<column name="line_buffer_3_U">MedianBlur_5_linedEe, 1, 0, 0, 0, 1280, 8, 1, 10240</column>
<column name="line_buffer_4_U">MedianBlur_5_linedEe, 1, 0, 0, 0, 1280, 8, 1, 10240</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln149_1_fu_285_p2">+, 0, 0, 14, 10, 1</column>
<column name="add_ln149_fu_265_p2">+, 0, 0, 27, 20, 1</column>
<column name="c_fu_355_p2">+, 0, 0, 13, 11, 1</column>
<column name="and_ln172_fu_444_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state13_pp0_stage0_iter11">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln149_fu_259_p2">icmp, 0, 0, 18, 20, 18</column>
<column name="icmp_ln151_fu_271_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="icmp_ln172_1_fu_317_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln172_2_fu_349_p2">icmp, 0, 0, 13, 9, 1</column>
<column name="icmp_ln172_fu_301_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="dst_data_stream_V_din">select, 0, 0, 8, 1, 8</column>
<column name="select_ln149_fu_323_p3">select, 0, 0, 10, 1, 10</column>
<column name="select_ln172_1_fu_439_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln172_fu_277_p3">select, 0, 0, 11, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter11">9, 2, 1, 2</column>
<column name="c_0_reg_243">9, 2, 11, 22</column>
<column name="dst_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_221">9, 2, 20, 40</column>
<column name="r_0_reg_232">9, 2, 10, 20</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="src_data_stream_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="c_0_reg_243">11, 0, 11, 0</column>
<column name="icmp_ln149_reg_464">1, 0, 1, 0</column>
<column name="icmp_ln151_reg_473">1, 0, 1, 0</column>
<column name="icmp_ln172_1_reg_483">1, 0, 1, 0</column>
<column name="icmp_ln172_2_reg_517">1, 0, 1, 0</column>
<column name="icmp_ln172_reg_478">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_221">20, 0, 20, 0</column>
<column name="line_buffer_1_addr_reg_493">11, 0, 11, 0</column>
<column name="line_buffer_1_load_reg_527">8, 0, 8, 0</column>
<column name="line_buffer_2_addr_reg_499">11, 0, 11, 0</column>
<column name="line_buffer_2_load_reg_532">8, 0, 8, 0</column>
<column name="line_buffer_3_addr_reg_505">11, 0, 11, 0</column>
<column name="line_buffer_3_load_reg_537">8, 0, 8, 0</column>
<column name="line_buffer_4_addr_reg_511">11, 0, 11, 0</column>
<column name="line_buffer_4_load_reg_542">8, 0, 8, 0</column>
<column name="r_0_reg_232">10, 0, 10, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_19_reg_547">8, 0, 8, 0</column>
<column name="window_1_fu_132">200, 0, 200, 0</column>
<column name="icmp_ln149_reg_464">64, 32, 1, 0</column>
<column name="icmp_ln151_reg_473">64, 32, 1, 0</column>
<column name="icmp_ln172_1_reg_483">64, 32, 1, 0</column>
<column name="icmp_ln172_2_reg_517">64, 32, 1, 0</column>
<column name="icmp_ln172_reg_478">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, MedianBlur_5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, MedianBlur_5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, MedianBlur_5, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, MedianBlur_5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, MedianBlur_5, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, MedianBlur_5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, MedianBlur_5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, MedianBlur_5, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, MedianBlur_5, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, MedianBlur_5, return value</column>
<column name="src_data_stream_V_dout">in, 8, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_empty_n">in, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="src_data_stream_V_read">out, 1, ap_fifo, src_data_stream_V, pointer</column>
<column name="dst_data_stream_V_din">out, 8, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_full_n">in, 1, ap_fifo, dst_data_stream_V, pointer</column>
<column name="dst_data_stream_V_write">out, 1, ap_fifo, dst_data_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
