# system info SistemaEmbarcadoChaChaVerilog_tb on 2024.08.14.21:12:07
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1723680705
#
#
# Files generated for SistemaEmbarcadoChaChaVerilog_tb on 2024.08.14.21:12:07
files:
filepath,kind,attributes,module,is_top
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/SistemaEmbarcadoChaChaVerilog_tb.v,VERILOG,,SistemaEmbarcadoChaChaVerilog_tb,true
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog.v,VERILOG,,SistemaEmbarcadoChaChaVerilog,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha.v,VERILOG,,chacha,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha_core.v,VERILOG,,chacha,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/chacha_qr.v,VERILOG,,chacha,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/CustomIP.v,VERILOG,,CustomIP,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.hex,HEX,,SistemaEmbarcadoChaChaVerilog_MemoriaPrograma,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_MemoriaPrograma.v,VERILOG,,SistemaEmbarcadoChaChaVerilog_MemoriaPrograma,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador.v,VERILOG,,SistemaEmbarcadoChaChaVerilog_Processador,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_jtag_uart.v,VERILOG,,SistemaEmbarcadoChaChaVerilog_jtag_uart,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0.v,VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_irq_mapper.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_irq_mapper,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.sdc,SDC,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu.v,VERILOG,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_sysclk.v,VERILOG,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_tck.v,VERILOG,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_debug_slave_wrapper.v,VERILOG,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_nios2_waves.do,OTHER,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_default_contents.dat,DAT,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_default_contents.hex,HEX,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_ociram_default_contents.mif,MIF,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_rf_ram_a.dat,DAT,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_rf_ram_a.hex,HEX,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_rf_ram_a.mif,MIF,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_rf_ram_b.dat,DAT,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_rf_ram_b.hex,HEX,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_rf_ram_b.mif,MIF,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_Processador_cpu_test_bench.v,VERILOG,,SistemaEmbarcadoChaChaVerilog_Processador_cpu,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter,false
SistemaEmbarcadoChaChaVerilog/testbench/SistemaEmbarcadoChaChaVerilog_tb/simulation/submodules/SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst,SistemaEmbarcadoChaChaVerilog
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.ChaCha20,chacha
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.CustomIP_0,CustomIP
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.MemoriaPrograma,SistemaEmbarcadoChaChaVerilog_MemoriaPrograma
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.Processador,SistemaEmbarcadoChaChaVerilog_Processador
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.Processador.cpu,SistemaEmbarcadoChaChaVerilog_Processador_cpu
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.jtag_uart,SistemaEmbarcadoChaChaVerilog_jtag_uart
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.Processador_data_master_translator,altera_merlin_master_translator
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.Processador_instruction_master_translator,altera_merlin_master_translator
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.ChaCha20_Leitura_Escrita_translator,altera_merlin_slave_translator
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_translator,altera_merlin_slave_translator
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.CustomIP_0_avalon_slave_0_translator,altera_merlin_slave_translator
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.Processador_debug_mem_slave_translator,altera_merlin_slave_translator
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.MemoriaPrograma_s1_translator,altera_merlin_slave_translator
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.Processador_data_master_agent,altera_merlin_master_agent
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.Processador_instruction_master_agent,altera_merlin_master_agent
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.ChaCha20_Leitura_Escrita_agent,altera_merlin_slave_agent
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent,altera_merlin_slave_agent
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.CustomIP_0_avalon_slave_0_agent,altera_merlin_slave_agent
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.Processador_debug_mem_slave_agent,altera_merlin_slave_agent
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.MemoriaPrograma_s1_agent,altera_merlin_slave_agent
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.ChaCha20_Leitura_Escrita_agent_rsp_fifo,altera_avalon_sc_fifo
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.jtag_uart_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.CustomIP_0_avalon_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.Processador_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.MemoriaPrograma_s1_agent_rsp_fifo,altera_avalon_sc_fifo
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.router,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.router_001,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_001
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.router_002,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.router_003,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_002
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.router_004,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.router_005,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.router_006,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_router_004
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.cmd_demux,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.cmd_demux_001,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_demux_001
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.cmd_mux,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.cmd_mux_001,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.cmd_mux_002,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.cmd_mux_003,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.cmd_mux_004,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_cmd_mux_002
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.rsp_demux,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.rsp_demux_001,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.rsp_demux_002,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.rsp_demux_003,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.rsp_demux_004,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_demux_002
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.rsp_mux,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.rsp_mux_001,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_rsp_mux_001
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.avalon_st_adapter,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.avalon_st_adapter_001,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.avalon_st_adapter_002,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.avalon_st_adapter_003,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.avalon_st_adapter_004,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,SistemaEmbarcadoChaChaVerilog_mm_interconnect_0_avalon_st_adapter_error_adapter_0
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.irq_mapper,SistemaEmbarcadoChaChaVerilog_irq_mapper
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst.rst_controller,altera_reset_controller
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst_clk_bfm,altera_avalon_clock_source
SistemaEmbarcadoChaChaVerilog_tb.SistemaEmbarcadoChaChaVerilog_inst_reset_bfm,altera_avalon_reset_source
