
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032596                       # Number of seconds simulated
sim_ticks                                 32595933402                       # Number of ticks simulated
final_tick                               604098856521                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 118615                       # Simulator instruction rate (inst/s)
host_op_rate                                   152970                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1120471                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906692                       # Number of bytes of host memory used
host_seconds                                 29091.28                       # Real time elapsed on the host
sim_insts                                  3450650851                       # Number of instructions simulated
sim_ops                                    4450097029                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1710208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1696896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1089152                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4501248                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1492224                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1492224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13361                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13257                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8509                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 35166                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11658                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11658                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58903                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     52466913                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        43196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     52058518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        51049                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     33413739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               138092318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58903                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        43196                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        51049                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             153148                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45779453                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45779453                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45779453                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58903                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     52466913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        43196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     52058518                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        51049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     33413739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              183871771                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78167707                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28420510                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24848639                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1799138                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14225347                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13678111                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044241                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56728                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33512978                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158072887                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28420510                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15722352                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32553794                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8833869                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3826589                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16521449                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714359                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76917852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171088                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44364058     57.68%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616623      2.10%     59.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2959769      3.85%     63.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2763012      3.59%     67.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4556092      5.92%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4744553      6.17%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125841      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          851967      1.11%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13935937     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76917852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.363584                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.022228                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34566520                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3698555                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31508245                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       125255                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7019267                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093764                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176886867                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7019267                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36015247                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1281437                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       423562                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30171686                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2006644                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172241887                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        687692                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       809129                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228656154                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    783989069                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    783989069                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79759982                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5369756                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26504394                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5761473                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97517                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1970254                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163027929                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137648435                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       180754                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48863809                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134091376                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76917852                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.789551                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840327                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26566621     34.54%     34.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14356709     18.66%     53.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12551246     16.32%     69.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7672771      9.98%     79.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8021782     10.43%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4730404      6.15%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2079240      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556299      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382780      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76917852                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541143     66.30%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174520     21.38%     87.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100574     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107963081     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085541      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23695891     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4894001      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137648435                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.760937                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             816237                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005930                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353211713                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211912033                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133156097                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138464672                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338753                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7574323                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          923                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          435                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1408118                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7019267                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         697046                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        58872                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163047794                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189730                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26504394                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5761473                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         31087                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          217                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          435                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       956569                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061169                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2017738                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135075821                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22774369                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2572614                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27549851                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20415553                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4775482                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.728026                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133305507                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133156097                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81832031                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199691274                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.703467                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409793                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49436830                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1803896                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69898585                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625377                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320064                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32091786     45.91%     45.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14842686     21.23%     67.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8304000     11.88%     79.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814839      4.03%     83.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2695117      3.86%     86.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1124264      1.61%     88.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3007529      4.30%     92.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       877492      1.26%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4140872      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69898585                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4140872                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228806128                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333121858                       # The number of ROB writes
system.switch_cpus0.timesIdled                  29508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1249855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.781677                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.781677                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.279301                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.279301                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624828931                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174524380                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182307857                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78167707                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28367476                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23271420                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1845649                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12140571                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11083392                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2890090                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        79688                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29342313                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155981439                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28367476                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13973482                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33512445                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9899516                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6063356                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14354581                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       738364                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     76942073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.490997                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.334304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43429628     56.44%     56.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3335821      4.34%     60.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2922166      3.80%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3150351      4.09%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2775562      3.61%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1437747      1.87%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          945469      1.23%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2495200      3.24%     78.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16450129     21.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     76942073                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362905                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.995472                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30857287                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5686233                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31885678                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       494908                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8017961                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4644278                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5972                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     184973273                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        47145                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8017961                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32389503                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2494018                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       737076                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30820409                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2483101                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     178693311                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        13389                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1541160                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       690179                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           50                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    248072507                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    833386453                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    833386453                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    154068039                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        94004395                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        30909                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16251                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6625030                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17657672                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9219023                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       222406                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2916454                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         168482143                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        30897                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        135440663                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       260020                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     55821585                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    170570167                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1581                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     76942073                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.760294                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.909480                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27282404     35.46%     35.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16327013     21.22%     56.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10960888     14.25%     70.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7006717      9.11%     80.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6915851      8.99%     89.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4066107      5.28%     94.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3101975      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       683010      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       598108      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     76942073                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         991498     69.69%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            38      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        186992     13.14%     82.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       244283     17.17%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111332513     82.20%     82.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1847642      1.36%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14658      0.01%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14482559     10.69%     94.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7763291      5.73%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     135440663                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.732693                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1422811                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.010505                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    349506228                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    224335572                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    131647178                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     136863474                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       240300                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6424945                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          566                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          974                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2094361                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          543                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8017961                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1788174                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       148376                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    168513045                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       288692                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17657672                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9219023                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16239                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        107424                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7147                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          974                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1130681                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1031444                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2162125                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    133082483                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13613567                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2358178                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21155922                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18854566                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7542355                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.702525                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131782726                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            131647178                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85864183                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        239668361                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.684163                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358262                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91629390                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    112160263                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     56355705                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1868961                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     68924112                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.627301                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172310                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27429090     39.80%     39.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18720491     27.16%     66.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7668224     11.13%     78.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3931020      5.70%     83.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3372186      4.89%     88.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1672207      2.43%     91.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1828343      2.65%     93.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       929981      1.35%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3372570      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     68924112                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91629390                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     112160263                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18357386                       # Number of memory references committed
system.switch_cpus1.commit.loads             11232724                       # Number of loads committed
system.switch_cpus1.commit.membars              14658                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16096085                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        100911192                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2207935                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3372570                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           234067510                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          345057519                       # The number of ROB writes
system.switch_cpus1.timesIdled                  38460                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1225634                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91629390                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            112160263                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91629390                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.853086                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.853086                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.172215                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.172215                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       601074169                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      180477375                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      173598997                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29316                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                78167707                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        28510846                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     23203019                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1904031                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12154506                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11238340                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2934295                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        83914                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31511381                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             155740400                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           28510846                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14172635                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             32724285                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9774775                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4933486                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         15399815                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       760591                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     77007493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.491370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.299746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44283208     57.51%     57.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1765055      2.29%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2298850      2.99%     62.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3467967      4.50%     67.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3362419      4.37%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2560369      3.32%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1520697      1.97%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2279627      2.96%     79.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15469301     20.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     77007493                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.364739                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.992388                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32550581                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4828158                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         31543374                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       247267                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7838111                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4827323                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     186352600                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1284                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7838111                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34275530                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         926840                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1383497                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         30025373                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2558140                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     180936928                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          686                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1104145                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       804181                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    252107608                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    842682612                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    842682612                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    156768841                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        95338762                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        38417                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21724                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7243348                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16771975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8886563                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       171485                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3095022                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         168166888                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36533                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135434397                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       247701                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     54677457                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    166408149                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5925                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     77007493                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.758717                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896290                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     26664395     34.63%     34.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16960668     22.02%     56.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11007098     14.29%     70.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7439423      9.66%     80.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6969379      9.05%     89.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3723654      4.84%     94.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2738403      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       820724      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       683749      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     77007493                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         665808     69.34%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             6      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     69.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        136783     14.25%     83.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       157591     16.41%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    112706566     83.22%     83.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1913802      1.41%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15304      0.01%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13368080      9.87%     94.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7430645      5.49%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135434397                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.732613                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             960188                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007090                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    349084176                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    222881637                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131641434                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     136394585                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       458389                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6426922                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1967                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          795                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2256220                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          120                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7838111                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         537065                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        89727                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    168203421                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1139731                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16771975                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8886563                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21229                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         67975                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          795                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1165736                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1070206                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2235942                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    132848166                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12583070                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2586231                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19852018                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18608285                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7268948                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.699527                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131675993                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131641434                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         84586587                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        237554898                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.684090                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356072                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     91813489                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112842343                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     55361272                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        30608                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1935528                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     69169381                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.631392                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.151927                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26585155     38.43%     38.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19922389     28.80%     67.24% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7325030     10.59%     77.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4195350      6.07%     83.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3512396      5.08%     88.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1756810      2.54%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1696248      2.45%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       735302      1.06%     95.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3440701      4.97%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     69169381                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     91813489                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112842343                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16975396                       # Number of memory references committed
system.switch_cpus2.commit.loads             10345053                       # Number of loads committed
system.switch_cpus2.commit.membars              15304                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16184947                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        101711322                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2302506                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3440701                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           233932295                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          344249467                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1160214                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           91813489                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112842343                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     91813489                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851375                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851375                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174571                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174571                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       597826453                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      181823882                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      172082998                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         30608                       # number of misc regfile writes
system.l2.replacements                          35167                       # number of replacements
system.l2.tagsinuse                      32767.993214                       # Cycle average of tags in use
system.l2.total_refs                          1322568                       # Total number of references to valid blocks.
system.l2.sampled_refs                          67935                       # Sample count of references to valid blocks.
system.l2.avg_refs                          19.468139                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           601.688522                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.165330                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5804.446322                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.740846                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   6045.091573                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.948532                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3707.606683                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5398.752372                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           6396.301855                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4786.251177                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018362                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000341                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.177138                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000236                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.184482                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000273                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.113147                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.164757                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.195200                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.146065                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36236                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        74246                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        39250                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  149732                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            48308                       # number of Writeback hits
system.l2.Writeback_hits::total                 48308                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36236                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        74246                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        39250                       # number of demand (read+write) hits
system.l2.demand_hits::total                   149732                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36236                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        74246                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        39250                       # number of overall hits
system.l2.overall_hits::total                  149732                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13361                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13257                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8509                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 35166                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13361                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13257                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8509                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35166                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13361                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13257                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8509                       # number of overall misses
system.l2.overall_misses::total                 35166                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       783147                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    821071669                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       624324                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    820944964                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       707958                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    512649740                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2156781802                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       783147                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    821071669                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       624324                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    820944964                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       707958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    512649740                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2156781802                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       783147                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    821071669                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       624324                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    820944964                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       707958                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    512649740                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2156781802                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49597                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        87503                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        47759                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              184898                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        48308                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             48308                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49597                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        87503                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        47759                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               184898                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49597                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        87503                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        47759                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              184898                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.269391                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.151503                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.178165                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.190191                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.269391                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.151503                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.178165                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.190191                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.269391                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.151503                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.178165                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.190191                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 52209.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61452.860489                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 56756.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 61925.395187                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 54458.307692                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 60247.942179                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61331.450890                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 52209.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61452.860489                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 56756.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 61925.395187                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 54458.307692                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 60247.942179                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61331.450890                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 52209.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61452.860489                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 56756.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 61925.395187                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 54458.307692                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 60247.942179                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61331.450890                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11658                       # number of writebacks
system.l2.writebacks::total                     11658                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13361                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13257                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8509                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            35166                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8509                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35166                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8509                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35166                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       697926                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    743610447                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       562988                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    744777520                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       631727                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    463168400                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1953449008                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       697926                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    743610447                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       562988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    744777520                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       631727                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    463168400                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1953449008                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       697926                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    743610447                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       562988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    744777520                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       631727                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    463168400                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1953449008                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.269391                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.151503                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.178165                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.190191                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.269391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.151503                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.178165                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.190191                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.269391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.151503                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.178165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.190191                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46528.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55655.298780                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51180.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 56179.944180                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48594.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 54432.765307                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55549.366092                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 46528.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55655.298780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 51180.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 56179.944180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 48594.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 54432.765307                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55549.366092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 46528.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55655.298780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 51180.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 56179.944180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 48594.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 54432.765307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55549.366092                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.991763                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016553544                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875560.044280                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.991763                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024025                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868577                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16521430                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16521430                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16521430                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16521430                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16521430                       # number of overall hits
system.cpu0.icache.overall_hits::total       16521430                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       978198                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       978198                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       978198                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       978198                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       978198                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       978198                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16521449                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16521449                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16521449                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16521449                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16521449                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16521449                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51484.105263                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51484.105263                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51484.105263                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51484.105263                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51484.105263                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51484.105263                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       801104                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       801104                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       801104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       801104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       801104                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       801104                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53406.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53406.933333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53406.933333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53406.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53406.933333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53406.933333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49597                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246457499                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49853                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4943.684412                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.182682                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.817318                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824932                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175068                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20674728                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20674728                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9941                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25008220                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25008220                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25008220                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25008220                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       156798                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       156798                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       156798                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        156798                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       156798                       # number of overall misses
system.cpu0.dcache.overall_misses::total       156798                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6949162855                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6949162855                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6949162855                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6949162855                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6949162855                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6949162855                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20831526                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20831526                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9941                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25165018                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25165018                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25165018                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25165018                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007527                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007527                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006231                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006231                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006231                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006231                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 44319.205953                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 44319.205953                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 44319.205953                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 44319.205953                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 44319.205953                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 44319.205953                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10412                       # number of writebacks
system.cpu0.dcache.writebacks::total            10412                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       107201                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       107201                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       107201                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       107201                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       107201                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       107201                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49597                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49597                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49597                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49597                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49597                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49597                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1137029642                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1137029642                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1137029642                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1137029642                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1137029642                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1137029642                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 22925.371333                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22925.371333                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 22925.371333                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22925.371333                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 22925.371333                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22925.371333                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               550.997169                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1096524619                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1990062.829401                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.997169                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017624                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.883008                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14354568                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14354568                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14354568                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14354568                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14354568                       # number of overall hits
system.cpu1.icache.overall_hits::total       14354568                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       804106                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       804106                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       804106                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       804106                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       804106                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       804106                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14354581                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14354581                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14354581                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14354581                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14354581                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14354581                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 61854.307692                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61854.307692                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 61854.307692                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61854.307692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 61854.307692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61854.307692                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       638674                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       638674                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       638674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       638674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       638674                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       638674                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 58061.272727                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58061.272727                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 58061.272727                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58061.272727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 58061.272727                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58061.272727                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 87503                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               203459784                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 87759                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2318.392233                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.389629                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.610371                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915584                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084416                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10719880                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10719880                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7095207                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7095207                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15533                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15533                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14658                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14658                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17815087                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17815087                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17815087                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17815087                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       325884                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       325884                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           30                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       325914                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        325914                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       325914                       # number of overall misses
system.cpu1.dcache.overall_misses::total       325914                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9622510862                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9622510862                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1442372                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1442372                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9623953234                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9623953234                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9623953234                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9623953234                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11045764                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11045764                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7095237                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7095237                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15533                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18141001                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18141001                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18141001                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18141001                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.029503                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029503                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000004                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000004                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017966                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017966                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017966                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017966                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29527.411171                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29527.411171                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 48079.066667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 48079.066667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29529.118829                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29529.118829                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29529.118829                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29529.118829                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15963                       # number of writebacks
system.cpu1.dcache.writebacks::total            15963                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       238381                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       238381                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           30                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           30                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       238411                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       238411                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       238411                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       238411                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        87503                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        87503                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        87503                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        87503                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        87503                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        87503                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1530511259                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1530511259                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1530511259                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1530511259                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1530511259                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1530511259                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004823                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004823                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004823                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004823                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17490.957556                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17490.957556                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17490.957556                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17490.957556                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17490.957556                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17490.957556                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996996                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1100452992                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2218655.225806                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996996                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15399797                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15399797                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15399797                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15399797                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15399797                       # number of overall hits
system.cpu2.icache.overall_hits::total       15399797                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       989698                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       989698                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       989698                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       989698                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       989698                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       989698                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15399815                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15399815                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15399815                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15399815                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15399815                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15399815                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54983.222222                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54983.222222                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54983.222222                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54983.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54983.222222                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54983.222222                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       720958                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       720958                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       720958                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       720958                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       720958                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       720958                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 55458.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55458.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 55458.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55458.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 55458.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55458.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 47759                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               185281863                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 48015                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3858.832927                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.551575                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.448425                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912311                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087689                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9572861                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9572861                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6596264                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6596264                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16255                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16255                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15304                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15304                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16169125                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16169125                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16169125                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16169125                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       122171                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       122171                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2591                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2591                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       124762                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        124762                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       124762                       # number of overall misses
system.cpu2.dcache.overall_misses::total       124762                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4380268948                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4380268948                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    172487302                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    172487302                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4552756250                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4552756250                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4552756250                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4552756250                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9695032                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9695032                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6598855                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6598855                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15304                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15304                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16293887                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16293887                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16293887                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16293887                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012601                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012601                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000393                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000393                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007657                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007657                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007657                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007657                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35853.590034                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35853.590034                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 66571.710536                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 66571.710536                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 36491.529873                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 36491.529873                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 36491.529873                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 36491.529873                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       489768                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 48976.800000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        21933                       # number of writebacks
system.cpu2.dcache.writebacks::total            21933                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        74412                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        74412                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2591                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2591                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        77003                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        77003                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        77003                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        77003                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        47759                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        47759                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        47759                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        47759                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        47759                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        47759                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    883570342                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    883570342                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    883570342                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    883570342                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    883570342                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    883570342                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004926                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004926                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002931                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002931                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002931                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002931                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18500.603907                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18500.603907                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18500.603907                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18500.603907                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18500.603907                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18500.603907                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
