#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Mar 25 11:31:05 2025
# Process ID: 191248
# Current directory: D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/synth_1
# Command line: vivado.exe -log FC_64_bd_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FC_64_bd_wrapper.tcl
# Log file: D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/synth_1/FC_64_bd_wrapper.vds
# Journal file: D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/synth_1\vivado.jou
# Running On        :DESKTOP-R9-7945HX
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 7945HX with Radeon Graphics        
# CPU Frequency     :2495 MHz
# CPU Physical cores:16
# CPU Logical cores :32
# Host memory       :16308 MB
# Swap memory       :16106 MB
# Total Virtual     :32414 MB
# Available Virtual :6228 MB
#-----------------------------------------------------------
source FC_64_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/GiaPhuc/Project_1/Dense_0/FC_64/ip_repo/FC_64_IP_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip'.
Command: synth_design -top FC_64_bd_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 158968
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2164.875 ; gain = 399.105
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:277]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'FC_64_bd_wrapper' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/hdl/FC_64_bd_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'FC_64_bd' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'FC_64_bd_FC_64_IP_0_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/synth/FC_64_bd_FC_64_IP_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'FC_64_IP' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/hdl/FC_64_IP.v:4]
INFO: [Synth 8-6157] synthesizing module 'FC_64_IP_slave_lite_v1_0_S01_AXI' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/hdl/FC_64_IP_slave_lite_v1_0_S01_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/hdl/FC_64_IP_slave_lite_v1_0_S01_AXI.v:155]
INFO: [Synth 8-226] default block is never used [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/hdl/FC_64_IP_slave_lite_v1_0_S01_AXI.v:229]
INFO: [Synth 8-155] case statement is not full and has no default [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/hdl/FC_64_IP_slave_lite_v1_0_S01_AXI.v:282]
INFO: [Synth 8-6157] synthesizing module 'top_design' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/081c/top_design.sv:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/081c/controller.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/081c/controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/081c/datapath.sv:23]
INFO: [Synth 8-6157] synthesizing module 'BUF_group' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/BUF_group.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ping_pong_buffer' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:23]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[0]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[1]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[2]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[3]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[4]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[5]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[6]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[7]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[8]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[9]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[10]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[11]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[12]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[13]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[14]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[15]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[16]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[17]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[18]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[19]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[20]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[21]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[22]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[23]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[24]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[25]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[26]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[27]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[28]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[29]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[30]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[31]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[32]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[33]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[34]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[35]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[36]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[37]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[38]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[39]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[40]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[41]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[42]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[43]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[44]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[45]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[46]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[47]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[48]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[49]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[50]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[51]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[52]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[53]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[54]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[55]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[56]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[57]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[58]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[59]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[60]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[61]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[62]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[63]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[0]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[1]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[2]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[3]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[4]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[5]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[6]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[7]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[8]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[9]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[10]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[11]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[12]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[13]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[14]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[15]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[16]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[17]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[18]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[19]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[20]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[21]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[22]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[23]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[24]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[25]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[26]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[27]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[28]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[29]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[30]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[31]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[32]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[33]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[34]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[35]' is not inferred as ram due to incorrect usage [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:36]
INFO: [Common 17-14] Message 'Synth 8-7186' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ping_pong_buffer' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/ping_pong_buffer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'data_buffer' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/data_buffer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'data_buffer' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/data_buffer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'data_buffer__parameterized0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/data_buffer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'data_buffer__parameterized0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/data_buffer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'BUF_group' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/BUF_group.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pu_array' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/081c/pu_array.sv:94]
INFO: [Synth 8-6157] synthesizing module 'process_unit' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/081c/process_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fxp_mult' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/081c/fxp_mult.sv:4]
INFO: [Synth 8-638] synthesizing module 'mult' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/f23e/synth/mult.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/f23e/synth/mult.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/f23e/synth/mult.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc_ext' is missing in component declaration [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/f23e/synth/mult.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 31 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_21' declared at 'd:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/f23e/hdl/mult_gen_v12_0_vh_rfs.vhd:21527' bound to instance 'U0' of component 'mult_gen_v12_0_21' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/f23e/synth/mult.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'mult' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/f23e/synth/mult.vhd:69]
INFO: [Synth 8-6155] done synthesizing module 'fxp_mult' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/081c/fxp_mult.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'process_unit' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/081c/process_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'adder_tree_16' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/adder_tree_16.sv:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree_16' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/582c/adder_tree_16.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pu_array' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/081c/pu_array.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/081c/datapath.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_design' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/081c/top_design.sv:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/hdl/FC_64_IP_slave_lite_v1_0_S01_AXI.v:351]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/synth/ila_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2367]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2367]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137351]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137351]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/synth/ila_0.v:3223]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/synth/ila_0.v:3223]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/synth/ila_0.v:3223]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/synth/ila_0.v:3223]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/synth/ila_0.v:3223]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/synth/ila_0.v:3223]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_15_ila' has 1033 connections declared, but only 1027 given [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/synth/ila_0.v:3223]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/synth/ila_0.v:48]
INFO: [Synth 8-6155] done synthesizing module 'FC_64_IP_slave_lite_v1_0_S01_AXI' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/hdl/FC_64_IP_slave_lite_v1_0_S01_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FC_64_IP' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/hdl/FC_64_IP.v:4]
INFO: [Synth 8-6155] done synthesizing module 'FC_64_bd_FC_64_IP_0_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/synth/FC_64_bd_FC_64_IP_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'FC_64_bd_axi_bram_ctrl_0_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_bram_ctrl_0_0/synth/FC_64_bd_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'd:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31263' bound to instance 'U0' of component 'axi_bram_ctrl' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_bram_ctrl_0_0/synth/FC_64_bd_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-638] synthesizing module 'full_axi' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
WARNING: [Synth 8-6774] Null subtype or type declaration found [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-3919] null assignment ignored [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29266]
INFO: [Synth 8-3919] null assignment ignored [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29472]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:11397]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24047]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:12386]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41001' bound to instance 'Data_Exists_DFF' of component 'FDR' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:188]
INFO: [Synth 8-6157] synthesizing module 'FDR' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41001]
INFO: [Synth 8-6155] done synthesizing module 'FDR' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41001]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-6157] synthesizing module 'MUXCY_L' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551]
INFO: [Synth 8-6155] done synthesizing module 'MUXCY_L' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-6157] synthesizing module 'XORCY' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217]
INFO: [Synth 8-6155] done synthesizing module 'XORCY' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:88551' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:205]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:143217' bound to instance 'XORCY_I' of component 'XORCY' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:212]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014' bound to instance 'FDRE_I' of component 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:218]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:229]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:24080]
WARNING: [Synth 8-6778] Component port with null array found, Will be ignored [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29936]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:14672]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:29196]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:30438]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31434]
INFO: [Synth 8-256] done synthesizing module 'FC_64_bd_axi_bram_ctrl_0_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_bram_ctrl_0_0/synth/FC_64_bd_axi_bram_ctrl_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'FC_64_bd_axi_bram_ctrl_1_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_bram_ctrl_1_0/synth/FC_64_bd_axi_bram_ctrl_1_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'd:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31263' bound to instance 'U0' of component 'axi_bram_ctrl' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_bram_ctrl_1_0/synth/FC_64_bd_axi_bram_ctrl_1_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'FC_64_bd_axi_bram_ctrl_1_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_bram_ctrl_1_0/synth/FC_64_bd_axi_bram_ctrl_1_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'FC_64_bd_axi_bram_ctrl_2_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_bram_ctrl_2_0/synth/FC_64_bd_axi_bram_ctrl_2_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 1024 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_READ_LATENCY bound to: 1 - type: integer 
	Parameter C_RD_CMD_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'd:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:31263' bound to instance 'U0' of component 'axi_bram_ctrl' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_bram_ctrl_2_0/synth/FC_64_bd_axi_bram_ctrl_2_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'FC_64_bd_axi_bram_ctrl_2_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_bram_ctrl_2_0/synth/FC_64_bd_axi_bram_ctrl_2_0.vhd:104]
INFO: [Synth 8-6157] synthesizing module 'FC_64_bd_axi_smc_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/synth/FC_64_bd_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_10HHNLF' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:2714]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_one_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_0/synth/bd_2f3d_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_one_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_0/synth/bd_2f3d_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_2f3d_psr_aclk_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_1/synth/bd_2f3d_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_1/synth/bd_2f3d_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_2f3d_psr_aclk_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_1/synth/bd_2f3d_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_2f3d_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:2773]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_2f3d_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:2773]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_2f3d_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:2773]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_2f3d_psr_aclk_0' is unconnected for instance 'psr_aclk' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:2773]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_2f3d_psr_aclk_0' has 10 connections declared, but only 6 given [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:2773]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_10HHNLF' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:2714]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_YCQW6G' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:2782]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m00e_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_31/synth/bd_2f3d_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m00e_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_31/synth/bd_2f3d_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_YCQW6G' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:2782]
INFO: [Synth 8-6157] synthesizing module 'm00_nodes_imp_C6GD38' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:3163]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m00arn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_26/synth/bd_2f3d_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m00arn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_26/synth/bd_2f3d_m00arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m00awn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_28/synth/bd_2f3d_m00awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m00awn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_28/synth/bd_2f3d_m00awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m00bn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_30/synth/bd_2f3d_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m00bn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_30/synth/bd_2f3d_m00bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m00rn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_27/synth/bd_2f3d_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized3' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized3' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized3' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized3' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m00rn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_27/synth/bd_2f3d_m00rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m00wn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_29/synth/bd_2f3d_m00wn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized4' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized4' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized4' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized4' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized5' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized5' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized5' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized5' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m00wn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_29/synth/bd_2f3d_m00wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_nodes_imp_C6GD38' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:3163]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m00s2a_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_25/synth/bd_2f3d_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m00s2a_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_25/synth/bd_2f3d_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm01_exit_pipeline_imp_U8GO14' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:3468]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m01e_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_38/synth/bd_2f3d_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m01e_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_38/synth/bd_2f3d_m01e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_exit_pipeline_imp_U8GO14' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:3468]
INFO: [Synth 8-6157] synthesizing module 'm01_nodes_imp_1ER46K2' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:3849]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m01arn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_33/synth/bd_2f3d_m01arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m01arn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_33/synth/bd_2f3d_m01arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m01awn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_35/synth/bd_2f3d_m01awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m01awn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_35/synth/bd_2f3d_m01awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m01bn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_37/synth/bd_2f3d_m01bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m01bn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_37/synth/bd_2f3d_m01bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m01rn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_34/synth/bd_2f3d_m01rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m01rn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_34/synth/bd_2f3d_m01rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m01wn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_36/synth/bd_2f3d_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m01wn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_36/synth/bd_2f3d_m01wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm01_nodes_imp_1ER46K2' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:3849]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m01s2a_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_32/synth/bd_2f3d_m01s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m01s2a_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_32/synth/bd_2f3d_m01s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm02_exit_pipeline_imp_NQ2960' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:4154]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m02e_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_45/synth/bd_2f3d_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m02e_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_45/synth/bd_2f3d_m02e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_exit_pipeline_imp_NQ2960' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:4154]
INFO: [Synth 8-6157] synthesizing module 'm02_nodes_imp_1K76F3D' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:4535]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m02arn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_40/synth/bd_2f3d_m02arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m02arn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_40/synth/bd_2f3d_m02arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m02awn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_42/synth/bd_2f3d_m02awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m02awn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_42/synth/bd_2f3d_m02awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m02bn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_44/synth/bd_2f3d_m02bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m02bn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_44/synth/bd_2f3d_m02bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m02rn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_41/synth/bd_2f3d_m02rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m02rn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_41/synth/bd_2f3d_m02rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m02wn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_43/synth/bd_2f3d_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m02wn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_43/synth/bd_2f3d_m02wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm02_nodes_imp_1K76F3D' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:4535]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m02s2a_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_39/synth/bd_2f3d_m02s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m02s2a_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_39/synth/bd_2f3d_m02s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'm03_exit_pipeline_imp_IHUCKO' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:4840]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m03e_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_52/synth/bd_2f3d_m03e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m03e_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_52/synth/bd_2f3d_m03e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm03_exit_pipeline_imp_IHUCKO' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:4840]
INFO: [Synth 8-6157] synthesizing module 'm03_nodes_imp_OA6EN3' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:5141]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m03arn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_47/synth/bd_2f3d_m03arn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m03arn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_47/synth/bd_2f3d_m03arn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m03awn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_49/synth/bd_2f3d_m03awn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m03awn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_49/synth/bd_2f3d_m03awn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m03bn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_51/synth/bd_2f3d_m03bn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m03bn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_51/synth/bd_2f3d_m03bn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m03rn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_48/synth/bd_2f3d_m03rn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m03rn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_48/synth/bd_2f3d_m03rn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m03wn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_50/synth/bd_2f3d_m03wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m03wn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_50/synth/bd_2f3d_m03wn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm03_nodes_imp_OA6EN3' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:5141]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_m03s2a_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_46/synth/bd_2f3d_m03s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_m03s2a_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_46/synth/bd_2f3d_m03s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_s00a2s_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_10/synth/bd_2f3d_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_s00a2s_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_10/synth/bd_2f3d_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_1X2XWMJ' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:5446]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_s00mmu_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_7/synth/bd_2f3d_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_s00mmu_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_7/synth/bd_2f3d_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_s00sic_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_9/synth/bd_2f3d_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_s00sic_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_9/synth/bd_2f3d_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_s00tr_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_8/synth/bd_2f3d_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_s00tr_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_8/synth/bd_2f3d_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_1X2XWMJ' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:5446]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_1TTUU0H' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:6105]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_sarn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/synth/bd_2f3d_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized6' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized6' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized6' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized6' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized7' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized7' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized7' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized7' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_sarn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/synth/bd_2f3d_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_sawn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/synth/bd_2f3d_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_sawn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/synth/bd_2f3d_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_sbn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_15/synth/bd_2f3d_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized8' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized8' [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized8' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized8' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_sbn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_15/synth/bd_2f3d_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_2f3d_srn_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/synth/bd_2f3d_srn_0.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_srn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/synth/bd_2f3d_srn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized9' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized9' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8556]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_swn_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_14/synth/bd_2f3d_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_1TTUU0H' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:6105]
INFO: [Synth 8-6155] done synthesizing module 'bd_2f3d_s01a2s_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_19/synth/bd_2f3d_s01a2s_0.sv:53]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'FC_64_bd_axi_smc_0' is unconnected for instance 'axi_smc' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:383]
WARNING: [Synth 8-7071] port 'M00_AXI_awuser' of module 'FC_64_bd_axi_smc_0' is unconnected for instance 'axi_smc' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:383]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'FC_64_bd_axi_smc_0' is unconnected for instance 'axi_smc' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:383]
WARNING: [Synth 8-7071] port 'M00_AXI_aruser' of module 'FC_64_bd_axi_smc_0' is unconnected for instance 'axi_smc' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:383]
WARNING: [Synth 8-7071] port 'M01_AXI_awqos' of module 'FC_64_bd_axi_smc_0' is unconnected for instance 'axi_smc' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:383]
WARNING: [Synth 8-7071] port 'M01_AXI_awuser' of module 'FC_64_bd_axi_smc_0' is unconnected for instance 'axi_smc' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:383]
WARNING: [Synth 8-7071] port 'M01_AXI_arqos' of module 'FC_64_bd_axi_smc_0' is unconnected for instance 'axi_smc' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:383]
WARNING: [Synth 8-7071] port 'M01_AXI_aruser' of module 'FC_64_bd_axi_smc_0' is unconnected for instance 'axi_smc' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:383]
WARNING: [Synth 8-7071] port 'M02_AXI_awqos' of module 'FC_64_bd_axi_smc_0' is unconnected for instance 'axi_smc' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:383]
WARNING: [Synth 8-7071] port 'M02_AXI_awuser' of module 'FC_64_bd_axi_smc_0' is unconnected for instance 'axi_smc' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:383]
WARNING: [Synth 8-7071] port 'M02_AXI_arqos' of module 'FC_64_bd_axi_smc_0' is unconnected for instance 'axi_smc' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:383]
WARNING: [Synth 8-7071] port 'M02_AXI_aruser' of module 'FC_64_bd_axi_smc_0' is unconnected for instance 'axi_smc' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:383]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'FC_64_bd_axi_smc_0' has 204 connections declared, but only 192 given [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:383]
INFO: [Synth 8-638] synthesizing module 'FC_64_bd_blk_mem_gen_0_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_blk_mem_gen_0_0/synth/FC_64_bd_blk_mem_gen_0_0.vhd:71]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.651718 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at 'd:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_blk_mem_gen_0_0/synth/FC_64_bd_blk_mem_gen_0_0.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'FC_64_bd_blk_mem_gen_0_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_blk_mem_gen_0_0/synth/FC_64_bd_blk_mem_gen_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'FC_64_bd_blk_mem_gen_1_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_blk_mem_gen_1_0/synth/FC_64_bd_blk_mem_gen_1_0.vhd:71]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.651718 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at 'd:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_blk_mem_gen_1_0/synth/FC_64_bd_blk_mem_gen_1_0.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'FC_64_bd_blk_mem_gen_1_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_blk_mem_gen_1_0/synth/FC_64_bd_blk_mem_gen_1_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'FC_64_bd_blk_mem_gen_2_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_blk_mem_gen_2_0/synth/FC_64_bd_blk_mem_gen_2_0.vhd:71]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     1.651718 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at 'd:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_blk_mem_gen_2_0/synth/FC_64_bd_blk_mem_gen_2_0.vhd:238]
INFO: [Synth 8-256] done synthesizing module 'FC_64_bd_blk_mem_gen_2_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_blk_mem_gen_2_0/synth/FC_64_bd_blk_mem_gen_2_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'FC_64_bd_rst_ps8_0_96M_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_rst_ps8_0_96M_0/synth/FC_64_bd_rst_ps8_0_96M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_rst_ps8_0_96M_0/synth/FC_64_bd_rst_ps8_0_96M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized1' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137246' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized1' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/3a26/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'FC_64_bd_rst_ps8_0_96M_0' (0#1) [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_rst_ps8_0_96M_0/synth/FC_64_bd_rst_ps8_0_96M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'FC_64_bd_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:600]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'FC_64_bd_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:600]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'FC_64_bd_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:600]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'FC_64_bd_rst_ps8_0_96M_0' is unconnected for instance 'rst_ps8_0_96M' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:600]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_96M' of module 'FC_64_bd_rst_ps8_0_96M_0' has 10 connections declared, but only 6 given [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:600]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAIN' does not match port width (8) of module 'PS8' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4654]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAOUT' does not match port width (8) of module 'PS8' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4655]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO0DATAENA' does not match port width (8) of module 'PS8' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4656]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAIN' does not match port width (8) of module 'PS8' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4667]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAOUT' does not match port width (8) of module 'PS8' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4668]
WARNING: [Synth 8-689] width (5) of port connection 'EMIOSDIO1DATAENA' does not match port width (8) of module 'PS8' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:4669]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXN3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP0OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP1OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP2OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTTXP3OUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADO' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_BOOTMODE' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_CLK' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DONEB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMA' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMACTN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMALERTN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBA' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMBG' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCK' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKE' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCKN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMCSN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDM' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQ' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQS' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMDQSN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMODT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMPARITY' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_DRAMRAMRSTN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERROROUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ERRORSTATUS' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_INITB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTCK' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDI' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTDO' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_JTAGTMS' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MIO' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PORB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PROGB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_RCALIBINOUT' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_SRSTB' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_ZQ' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_MGTRXP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_PADI' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFN3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP0IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP1IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP2IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'PSS_ALTO_CORE_PAD_REFP3IN' of module 'PS8' is unconnected for instance 'PS8_i' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7023] instance 'PS8_i' of module 'PS8' has 1015 connections declared, but only 957 given [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:3845]
WARNING: [Synth 8-7071] port 'emio_enet0_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/synth/FC_64_bd_zynq_ultra_ps_e_0_0.v:363]
WARNING: [Synth 8-7071] port 'emio_enet1_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/synth/FC_64_bd_zynq_ultra_ps_e_0_0.v:363]
WARNING: [Synth 8-7071] port 'emio_enet2_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/synth/FC_64_bd_zynq_ultra_ps_e_0_0.v:363]
WARNING: [Synth 8-7071] port 'emio_enet3_signal_detect' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/synth/FC_64_bd_zynq_ultra_ps_e_0_0.v:363]
WARNING: [Synth 8-7023] instance 'inst' of module 'zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e' has 1491 connections declared, but only 1487 given [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/synth/FC_64_bd_zynq_ultra_ps_e_0_0.v:363]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'FC_64_bd_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:607]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'FC_64_bd_zynq_ultra_ps_e_0_0' has 84 connections declared, but only 83 given [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/synth/FC_64_bd.v:607]
WARNING: [Synth 8-7137] Register valid_neuron_reg in module pu_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/081c/pu_array.sv:180]
WARNING: [Synth 8-7137] Register neuron_out_reg in module pu_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/081c/pu_array.sv:184]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/synth/ila_0.v:112]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'FC_64_IP_slave_lite_v1_0_S01_AXI_inst'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/hdl/FC_64_IP.v:64]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_debug'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/hdl/FC_64_IP_slave_lite_v1_0_S01_AXI.v:351]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'td'. This will prevent further optimization [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/567e/hdl/FC_64_IP_slave_lite_v1_0_S01_AXI.v:346]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25239]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:25517]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.axi_arsize_pipe_max_reg was removed.  [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15432]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.curr_arsize_reg_reg was removed.  [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:15924]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.no_ar_ack_reg was removed.  [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:19829]
WARNING: [Synth 8-6014] Unused sequential element GEN_NO_RD_CMD_OPT.do_cmplt_burst_reg was removed.  [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ipshared/14fa/hdl/axi_bram_ctrl_v4_1_rfs.vhd:21170]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_10HHNLF does not have driver. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/synth/bd_2f3d.v:2746]
WARNING: [Synth 8-3848] Net dp_audio_ref_clk in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:344]
WARNING: [Synth 8-3848] Net irq_ipi_pl_0 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1364]
WARNING: [Synth 8-3848] Net irq_ipi_pl_1 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1365]
WARNING: [Synth 8-3848] Net irq_ipi_pl_2 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1366]
WARNING: [Synth 8-3848] Net irq_ipi_pl_3 in module/entity zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e does not have driver. [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v3_5_3.v:1367]
WARNING: [Synth 8-7129] Port dp_audio_ref_clk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_0 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_1 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_2 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port irq_ipi_pl_3 in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc0_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihpc1_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp0_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp1_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp2_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxihp3_fpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_rclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port saxi_lpd_wclk in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_awuser[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port sacefpd_aruser[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[3] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[2] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[1] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_clk[0] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[31] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[30] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[29] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[28] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[27] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[26] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[25] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[24] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[23] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[22] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[21] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[20] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[19] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[18] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[17] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[16] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[6] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[5] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[4] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[3] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[2] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[1] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc_in[0] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[31] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[30] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[29] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[28] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[27] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[26] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[25] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[24] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[23] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[22] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[21] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[20] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[19] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[18] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[17] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[16] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[15] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[14] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[13] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[12] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[11] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[10] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[9] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[8] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_adc2_in[7] in module zynq_ultra_ps_e_v3_5_3_zynq_ultra_ps_e is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 3017.047 ; gain = 1251.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 3017.047 ; gain = 1251.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 3017.047 ; gain = 1251.277
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3227.738 ; gain = 6.223
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/ila_v6_2/constraints/ila.xdc] for cell 'FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/ila_v6_2/constraints/ila.xdc] for cell 'FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_FC_64_IP_0_0/6b0a/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/FC_64_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'FC_64_bd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/FC_64_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'FC_64_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_1/bd_2f3d_psr_aclk_0_board.xdc] for cell 'FC_64_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_1/bd_2f3d_psr_aclk_0_board.xdc] for cell 'FC_64_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_1/bd_2f3d_psr_aclk_0.xdc] for cell 'FC_64_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_1/bd_2f3d_psr_aclk_0.xdc] for cell 'FC_64_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_1/bd_2f3d_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_11/bd_2f3d_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_12/bd_2f3d_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_13/bd_2f3d_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_14/bd_2f3d_swn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_14/bd_2f3d_swn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_14/bd_2f3d_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_15/bd_2f3d_sbn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_15/bd_2f3d_sbn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_15/bd_2f3d_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_20/bd_2f3d_sarn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_20/bd_2f3d_sarn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_20/bd_2f3d_sarn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_21/bd_2f3d_srn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_21/bd_2f3d_srn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_21/bd_2f3d_srn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_22/bd_2f3d_sawn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_22/bd_2f3d_sawn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_22/bd_2f3d_sawn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_23/bd_2f3d_swn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_23/bd_2f3d_swn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_23/bd_2f3d_swn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_24/bd_2f3d_sbn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_24/bd_2f3d_sbn_1_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_24/bd_2f3d_sbn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_26/bd_2f3d_m00arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_26/bd_2f3d_m00arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_26/bd_2f3d_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_27/bd_2f3d_m00rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_27/bd_2f3d_m00rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_27/bd_2f3d_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_28/bd_2f3d_m00awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_28/bd_2f3d_m00awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_28/bd_2f3d_m00awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_29/bd_2f3d_m00wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_29/bd_2f3d_m00wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_29/bd_2f3d_m00wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_30/bd_2f3d_m00bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_30/bd_2f3d_m00bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_30/bd_2f3d_m00bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_33/bd_2f3d_m01arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_33/bd_2f3d_m01arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_33/bd_2f3d_m01arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_34/bd_2f3d_m01rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_34/bd_2f3d_m01rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_34/bd_2f3d_m01rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_35/bd_2f3d_m01awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_35/bd_2f3d_m01awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_35/bd_2f3d_m01awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_36/bd_2f3d_m01wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_36/bd_2f3d_m01wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_36/bd_2f3d_m01wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_37/bd_2f3d_m01bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_37/bd_2f3d_m01bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_37/bd_2f3d_m01bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_40/bd_2f3d_m02arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_40/bd_2f3d_m02arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_40/bd_2f3d_m02arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_41/bd_2f3d_m02rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_r_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_41/bd_2f3d_m02rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_41/bd_2f3d_m02rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_42/bd_2f3d_m02awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_aw_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_42/bd_2f3d_m02awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_42/bd_2f3d_m02awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_43/bd_2f3d_m02wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_43/bd_2f3d_m02wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_43/bd_2f3d_m02wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_44/bd_2f3d_m02bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_b_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_44/bd_2f3d_m02bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m02_nodes/m02_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_44/bd_2f3d_m02bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_47/bd_2f3d_m03arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_ar_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_47/bd_2f3d_m03arn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_47/bd_2f3d_m03arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_48/bd_2f3d_m03rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_r_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_48/bd_2f3d_m03rn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_48/bd_2f3d_m03rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_49/bd_2f3d_m03awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_aw_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_49/bd_2f3d_m03awn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_49/bd_2f3d_m03awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_50/bd_2f3d_m03wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_50/bd_2f3d_m03wn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_50/bd_2f3d_m03wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_51/bd_2f3d_m03bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_b_node/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_51/bd_2f3d_m03bn_0_clocks.xdc] for cell 'FC_64_bd_i/axi_smc/inst/m03_nodes/m03_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/bd_0/ip/ip_51/bd_2f3d_m03bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/smartconnect.xdc] for cell 'FC_64_bd_i/axi_smc/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/smartconnect.xdc] for cell 'FC_64_bd_i/axi_smc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_axi_smc_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_rst_ps8_0_96M_0/FC_64_bd_rst_ps8_0_96M_0_board.xdc] for cell 'FC_64_bd_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_rst_ps8_0_96M_0/FC_64_bd_rst_ps8_0_96M_0_board.xdc] for cell 'FC_64_bd_i/rst_ps8_0_96M/U0'
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_rst_ps8_0_96M_0/FC_64_bd_rst_ps8_0_96M_0.xdc] for cell 'FC_64_bd_i/rst_ps8_0_96M/U0'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_rst_ps8_0_96M_0/FC_64_bd_rst_ps8_0_96M_0.xdc] for cell 'FC_64_bd_i/rst_ps8_0_96M/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_rst_ps8_0_96M_0/FC_64_bd_rst_ps8_0_96M_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/constrs_1/new/constraints_fc_64.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/constrs_1/new/constraints_fc_64.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'neuron_done'. [D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/constrs_1/new/constraints_fc_64.xdc:24]
Finished Parsing XDC File [D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/constrs_1/new/constraints_fc_64.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.srcs/constrs_1/new/constraints_fc_64.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GiaPhuc/Vivado/Vivado/2024.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FC_64_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FC_64_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 138 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 4137.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 129 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  CFGLUT5 => SRLC32E: 12 instances
  FDR => FDRE: 27 instances
  MUXCY_L => MUXCY: 12 instances
  SRL16 => SRL16E: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4140.504 ; gain = 2.891
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 4140.504 ; gain = 2374.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 4140.504 ; gain = 2374.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for FC_64_bd_i/zynq_ultra_ps_e_0/inst/PS8_i. (constraint file  d:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.gen/sources_1/bd/FC_64_bd/ip/FC_64_bd_zynq_ultra_ps_e_0_0/FC_64_bd_zynq_ultra_ps_e_0_0.xdc, line 26).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug/inst. (constraint file  D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/synth_1/dont_touch.xdc, line 208).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/zynq_ultra_ps_e_0/inst. (constraint file  D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/synth_1/dont_touch.xdc, line 215).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst. (constraint file  D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/synth_1/dont_touch.xdc, line 404).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/rst_ps8_0_96M/U0. (constraint file  D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/synth_1/dont_touch.xdc, line 407).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[0].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[1].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[2].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[3].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[4].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[5].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[6].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[7].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[8].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[9].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[10].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[11].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[12].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[13].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[14].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/td/dtp/PU_array/\PU_instances[15].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_bram_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_bram_ctrl_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/blk_mem_gen_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/blk_mem_gen_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/rst_ps8_0_96M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_node_prog_full.inst_node_prog_full /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/\gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.gen_fifo_req.inst_fifo_req /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for FC_64_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 4140.504 ; gain = 2374.734
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'FC_64_IP_slave_lite_v1_0_S01_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'FC_64_IP_slave_lite_v1_0_S01_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'w_state_reg' in module 'sc_exit_v1_0_15_axilite_conv'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'sc_exit_v1_0_15_axilite_conv'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_13_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sc_transaction_regulator_v1_0_11_multithread'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_AB_reg_slice.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'FC_64_IP_slave_lite_v1_0_S01_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'FC_64_IP_slave_lite_v1_0_S01_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0011
                sec_addr |                             0010 |                             0100
               full_pipe |                             0011 |                             0101
           full_throttle |                             0100 |                             0110
               last_addr |                             0101 |                             0111
           last_throttle |                             0110 |                             1000
               last_data |                             0111 |                             1001
       last_data_ar_pend |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              101
             w8_throttle |                              010 |                              010
        w8_2nd_last_data |                              011 |                              011
            w8_last_data |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_NO_RD_CMD_OPT.rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  W_IDLE |                              000 | 00000000000000000000000000000000
                    W_RX |                              001 | 00000000000000000000000000000001
                    W_TX |                              010 | 00000000000000000000000000000010
              W_COMPLETE |                              011 | 00000000000000000000000000000100
               W_RECOVER |                              100 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'w_state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_15_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  R_IDLE |                               00 | 00000000000000000000000000000000
                    R_RX |                               01 | 00000000000000000000000000000001
                    R_TX |                               10 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'sc_exit_v1_0_15_axilite_conv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_13_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 | 00000000000000000000000000000000
                    IDLE |                              001 | 00000000000000000000000000000001
                DEADLOCK |                              010 | 00000000000000000000000000000010
                OVERFLOW |                              011 | 00000000000000000000000000000100
                ALLOCATE |                              100 | 00000000000000000000000000000011
                 REFRESH |                              101 | 00000000000000000000000000000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sc_transaction_regulator_v1_0_11_multithread'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:38 ; elapsed = 00:01:45 . Memory (MB): peak = 4140.504 ; gain = 2374.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module FC_64_bd_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module FC_64_bd_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module FC_64_bd_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module FC_64_bd_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module FC_64_bd_axi_bram_ctrl_0_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module FC_64_bd_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module FC_64_bd_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module FC_64_bd_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module FC_64_bd_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module FC_64_bd_axi_bram_ctrl_1_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Data_Exists_DFF) is unused and will be removed from module FC_64_bd_axi_bram_ctrl_2_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[0].FDRE_I) is unused and will be removed from module FC_64_bd_axi_bram_ctrl_2_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[1].FDRE_I) is unused and will be removed from module FC_64_bd_axi_bram_ctrl_2_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[2].FDRE_I) is unused and will be removed from module FC_64_bd_axi_bram_ctrl_2_0.
INFO: [Synth 8-3332] Sequential element (U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/Addr_Counters[3].FDRE_I) is unused and will be removed from module FC_64_bd_axi_bram_ctrl_2_0.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset__parameterized1.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset__parameterized1.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:37 ; elapsed = 00:03:47 . Memory (MB): peak = 4140.504 ; gain = 2374.734
---------------------------------------------------------------------------------
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_0 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_10 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_2 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_3 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_4 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_5 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_6 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_7 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_8 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_9 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_a : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_b : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_c : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_d : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_e : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is FC_64_bd__GC0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_f : 0 0 : 1969 1969 : Used 1 time 100
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:46 ; elapsed = 00:04:00 . Memory (MB): peak = 4465.953 ; gain = 2700.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:56 ; elapsed = 00:04:11 . Memory (MB): peak = 4644.180 ; gain = 2878.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:06 ; elapsed = 00:04:22 . Memory (MB): peak = 4644.180 ; gain = 2878.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[0]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[0]_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[7]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[6]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[5]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[4]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[3]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[2]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_ctl_pipe[1]_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin trace_data_pipe[7]_inferred:in0[12] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:10 ; elapsed = 00:04:26 . Memory (MB): peak = 4644.180 ; gain = 2878.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:10 ; elapsed = 00:04:26 . Memory (MB): peak = 4644.180 ; gain = 2878.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:13 ; elapsed = 00:04:29 . Memory (MB): peak = 4644.180 ; gain = 2878.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:13 ; elapsed = 00:04:29 . Memory (MB): peak = 4644.180 ; gain = 2878.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:14 ; elapsed = 00:04:30 . Memory (MB): peak = 4644.180 ; gain = 2878.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:14 ; elapsed = 00:04:30 . Memory (MB): peak = 4644.180 ; gain = 2878.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG_PS         |     2|
|2     |CARRY4          |    31|
|3     |CARRY8          |    72|
|4     |CFGLUT5         |    88|
|5     |DSP_ALU         |    16|
|6     |DSP_A_B_DATA    |    16|
|7     |DSP_C_DATA      |    16|
|8     |DSP_MULTIPLIER  |    16|
|9     |DSP_M_DATA      |    16|
|10    |DSP_OUTPUT      |    16|
|11    |DSP_PREADD      |    16|
|12    |DSP_PREADD_DATA |    16|
|13    |LUT1            |   835|
|14    |LUT2            |  1970|
|15    |LUT3            |  4218|
|16    |LUT4            |  2567|
|17    |LUT5            |  2192|
|18    |LUT6            |  5278|
|19    |MUXF7           |    37|
|20    |PS8             |     1|
|21    |RAM16X1D        |     8|
|22    |RAM32M16        |   191|
|23    |RAMB18E2        |     1|
|24    |RAMB36E2        |    18|
|27    |SRL16           |     2|
|28    |SRL16E          |   453|
|29    |SRLC16E         |     2|
|30    |SRLC32E         |   968|
|31    |FDCE            |  4113|
|32    |FDR             |     8|
|33    |FDRE            | 15439|
|34    |FDSE            |   562|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:14 ; elapsed = 00:04:30 . Memory (MB): peak = 4644.180 ; gain = 2878.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9675 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:50 ; elapsed = 00:03:41 . Memory (MB): peak = 4644.180 ; gain = 1754.953
Synthesis Optimization Complete : Time (s): cpu = 00:04:14 ; elapsed = 00:04:31 . Memory (MB): peak = 4644.180 ; gain = 2878.410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.941 . Memory (MB): peak = 4644.180 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 453 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: FC_64_bd_i/FC_64_IP_0/inst/FC_64_IP_slave_lite_v1_0_S01_AXI_inst/ila_debug UUID: 5f0c6d45-6dab-559a-aea4-a32199feff82 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell FC_64_bd_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.SP.SIMPLE_PRIM36.SERIES8_SP_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4665.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 332 instances were transformed.
  (CARRY4) => CARRY8: 19 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 76 instances
  CFGLUT5 => SRLC32E: 12 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  FDR => FDRE: 8 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 8 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 191 instances
  SRL16 => SRL16E: 2 instances

Synth Design complete | Checksum: 7379701c
INFO: [Common 17-83] Releasing license: Synthesis
536 Infos, 439 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:32 ; elapsed = 00:04:53 . Memory (MB): peak = 4665.617 ; gain = 3940.812
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 4665.617 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GiaPhuc/Project_1/Dense_0/FC_64/FC_64.runs/synth_1/FC_64_bd_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file FC_64_bd_wrapper_utilization_synth.rpt -pb FC_64_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 11:36:13 2025...
