// Seed: 1513615453
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input id_10;
  output id_9;
  output id_8;
  input id_7;
  input id_6;
  input id_5;
  output id_4;
  inout id_3;
  output id_2;
  input id_1;
  type_11(
      id_9, id_7, 1
  );
  logic id_10 = id_6;
  type_13(
      1, 1, 1
  );
  assign id_8 = id_3 == 1;
endmodule
