JDF B
// Created by Version 2.0 
PROJECT CRAM
DESIGN cram Normal
DEVKIT M5LV-256/68-12YC
ENTRY Pure Verilog HDL
MODULE cram.v
MODSTYLE CRAM Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE CRAM
