
Polden_lidar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007074  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  0800720c  0800720c  0000820c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800722c  0800722c  00009058  2**0
                  CONTENTS
  4 .ARM          00000008  0800722c  0800722c  0000822c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007234  08007234  00009058  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007234  08007234  00008234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007238  08007238  00008238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000058  20000000  0800723c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000ec0  20000058  08007294  00009058  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f18  08007294  00009f18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009058  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fd94  00000000  00000000  00009088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000030bb  00000000  00000000  00018e1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fb8  00000000  00000000  0001bed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c1d  00000000  00000000  0001ce90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018057  00000000  00000000  0001daad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001375e  00000000  00000000  00035b04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000912c6  00000000  00000000  00049262  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000da528  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040c8  00000000  00000000  000da56c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000de634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000058 	.word	0x20000058
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080071f4 	.word	0x080071f4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000005c 	.word	0x2000005c
 80001d4:	080071f4 	.word	0x080071f4

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__aeabi_d2uiz>:
 8000974:	004a      	lsls	r2, r1, #1
 8000976:	d211      	bcs.n	800099c <__aeabi_d2uiz+0x28>
 8000978:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800097c:	d211      	bcs.n	80009a2 <__aeabi_d2uiz+0x2e>
 800097e:	d50d      	bpl.n	800099c <__aeabi_d2uiz+0x28>
 8000980:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000984:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000988:	d40e      	bmi.n	80009a8 <__aeabi_d2uiz+0x34>
 800098a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800098e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000992:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000996:	fa23 f002 	lsr.w	r0, r3, r2
 800099a:	4770      	bx	lr
 800099c:	f04f 0000 	mov.w	r0, #0
 80009a0:	4770      	bx	lr
 80009a2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009a6:	d102      	bne.n	80009ae <__aeabi_d2uiz+0x3a>
 80009a8:	f04f 30ff 	mov.w	r0, #4294967295
 80009ac:	4770      	bx	lr
 80009ae:	f04f 0000 	mov.w	r0, #0
 80009b2:	4770      	bx	lr

080009b4 <__aeabi_uldivmod>:
 80009b4:	b953      	cbnz	r3, 80009cc <__aeabi_uldivmod+0x18>
 80009b6:	b94a      	cbnz	r2, 80009cc <__aeabi_uldivmod+0x18>
 80009b8:	2900      	cmp	r1, #0
 80009ba:	bf08      	it	eq
 80009bc:	2800      	cmpeq	r0, #0
 80009be:	bf1c      	itt	ne
 80009c0:	f04f 31ff 	movne.w	r1, #4294967295
 80009c4:	f04f 30ff 	movne.w	r0, #4294967295
 80009c8:	f000 b96a 	b.w	8000ca0 <__aeabi_idiv0>
 80009cc:	f1ad 0c08 	sub.w	ip, sp, #8
 80009d0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009d4:	f000 f806 	bl	80009e4 <__udivmoddi4>
 80009d8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009e0:	b004      	add	sp, #16
 80009e2:	4770      	bx	lr

080009e4 <__udivmoddi4>:
 80009e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009e8:	9d08      	ldr	r5, [sp, #32]
 80009ea:	460c      	mov	r4, r1
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d14e      	bne.n	8000a8e <__udivmoddi4+0xaa>
 80009f0:	4694      	mov	ip, r2
 80009f2:	458c      	cmp	ip, r1
 80009f4:	4686      	mov	lr, r0
 80009f6:	fab2 f282 	clz	r2, r2
 80009fa:	d962      	bls.n	8000ac2 <__udivmoddi4+0xde>
 80009fc:	b14a      	cbz	r2, 8000a12 <__udivmoddi4+0x2e>
 80009fe:	f1c2 0320 	rsb	r3, r2, #32
 8000a02:	4091      	lsls	r1, r2
 8000a04:	fa20 f303 	lsr.w	r3, r0, r3
 8000a08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000a0c:	4319      	orrs	r1, r3
 8000a0e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000a12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a16:	fa1f f68c 	uxth.w	r6, ip
 8000a1a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000a1e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000a22:	fb07 1114 	mls	r1, r7, r4, r1
 8000a26:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a2a:	fb04 f106 	mul.w	r1, r4, r6
 8000a2e:	4299      	cmp	r1, r3
 8000a30:	d90a      	bls.n	8000a48 <__udivmoddi4+0x64>
 8000a32:	eb1c 0303 	adds.w	r3, ip, r3
 8000a36:	f104 30ff 	add.w	r0, r4, #4294967295
 8000a3a:	f080 8112 	bcs.w	8000c62 <__udivmoddi4+0x27e>
 8000a3e:	4299      	cmp	r1, r3
 8000a40:	f240 810f 	bls.w	8000c62 <__udivmoddi4+0x27e>
 8000a44:	3c02      	subs	r4, #2
 8000a46:	4463      	add	r3, ip
 8000a48:	1a59      	subs	r1, r3, r1
 8000a4a:	fa1f f38e 	uxth.w	r3, lr
 8000a4e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a52:	fb07 1110 	mls	r1, r7, r0, r1
 8000a56:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a5a:	fb00 f606 	mul.w	r6, r0, r6
 8000a5e:	429e      	cmp	r6, r3
 8000a60:	d90a      	bls.n	8000a78 <__udivmoddi4+0x94>
 8000a62:	eb1c 0303 	adds.w	r3, ip, r3
 8000a66:	f100 31ff 	add.w	r1, r0, #4294967295
 8000a6a:	f080 80fc 	bcs.w	8000c66 <__udivmoddi4+0x282>
 8000a6e:	429e      	cmp	r6, r3
 8000a70:	f240 80f9 	bls.w	8000c66 <__udivmoddi4+0x282>
 8000a74:	4463      	add	r3, ip
 8000a76:	3802      	subs	r0, #2
 8000a78:	1b9b      	subs	r3, r3, r6
 8000a7a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000a7e:	2100      	movs	r1, #0
 8000a80:	b11d      	cbz	r5, 8000a8a <__udivmoddi4+0xa6>
 8000a82:	40d3      	lsrs	r3, r2
 8000a84:	2200      	movs	r2, #0
 8000a86:	e9c5 3200 	strd	r3, r2, [r5]
 8000a8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a8e:	428b      	cmp	r3, r1
 8000a90:	d905      	bls.n	8000a9e <__udivmoddi4+0xba>
 8000a92:	b10d      	cbz	r5, 8000a98 <__udivmoddi4+0xb4>
 8000a94:	e9c5 0100 	strd	r0, r1, [r5]
 8000a98:	2100      	movs	r1, #0
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e7f5      	b.n	8000a8a <__udivmoddi4+0xa6>
 8000a9e:	fab3 f183 	clz	r1, r3
 8000aa2:	2900      	cmp	r1, #0
 8000aa4:	d146      	bne.n	8000b34 <__udivmoddi4+0x150>
 8000aa6:	42a3      	cmp	r3, r4
 8000aa8:	d302      	bcc.n	8000ab0 <__udivmoddi4+0xcc>
 8000aaa:	4290      	cmp	r0, r2
 8000aac:	f0c0 80f0 	bcc.w	8000c90 <__udivmoddi4+0x2ac>
 8000ab0:	1a86      	subs	r6, r0, r2
 8000ab2:	eb64 0303 	sbc.w	r3, r4, r3
 8000ab6:	2001      	movs	r0, #1
 8000ab8:	2d00      	cmp	r5, #0
 8000aba:	d0e6      	beq.n	8000a8a <__udivmoddi4+0xa6>
 8000abc:	e9c5 6300 	strd	r6, r3, [r5]
 8000ac0:	e7e3      	b.n	8000a8a <__udivmoddi4+0xa6>
 8000ac2:	2a00      	cmp	r2, #0
 8000ac4:	f040 8090 	bne.w	8000be8 <__udivmoddi4+0x204>
 8000ac8:	eba1 040c 	sub.w	r4, r1, ip
 8000acc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ad0:	fa1f f78c 	uxth.w	r7, ip
 8000ad4:	2101      	movs	r1, #1
 8000ad6:	fbb4 f6f8 	udiv	r6, r4, r8
 8000ada:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ade:	fb08 4416 	mls	r4, r8, r6, r4
 8000ae2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ae6:	fb07 f006 	mul.w	r0, r7, r6
 8000aea:	4298      	cmp	r0, r3
 8000aec:	d908      	bls.n	8000b00 <__udivmoddi4+0x11c>
 8000aee:	eb1c 0303 	adds.w	r3, ip, r3
 8000af2:	f106 34ff 	add.w	r4, r6, #4294967295
 8000af6:	d202      	bcs.n	8000afe <__udivmoddi4+0x11a>
 8000af8:	4298      	cmp	r0, r3
 8000afa:	f200 80cd 	bhi.w	8000c98 <__udivmoddi4+0x2b4>
 8000afe:	4626      	mov	r6, r4
 8000b00:	1a1c      	subs	r4, r3, r0
 8000b02:	fa1f f38e 	uxth.w	r3, lr
 8000b06:	fbb4 f0f8 	udiv	r0, r4, r8
 8000b0a:	fb08 4410 	mls	r4, r8, r0, r4
 8000b0e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000b12:	fb00 f707 	mul.w	r7, r0, r7
 8000b16:	429f      	cmp	r7, r3
 8000b18:	d908      	bls.n	8000b2c <__udivmoddi4+0x148>
 8000b1a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b1e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000b22:	d202      	bcs.n	8000b2a <__udivmoddi4+0x146>
 8000b24:	429f      	cmp	r7, r3
 8000b26:	f200 80b0 	bhi.w	8000c8a <__udivmoddi4+0x2a6>
 8000b2a:	4620      	mov	r0, r4
 8000b2c:	1bdb      	subs	r3, r3, r7
 8000b2e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b32:	e7a5      	b.n	8000a80 <__udivmoddi4+0x9c>
 8000b34:	f1c1 0620 	rsb	r6, r1, #32
 8000b38:	408b      	lsls	r3, r1
 8000b3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000b3e:	431f      	orrs	r7, r3
 8000b40:	fa20 fc06 	lsr.w	ip, r0, r6
 8000b44:	fa04 f301 	lsl.w	r3, r4, r1
 8000b48:	ea43 030c 	orr.w	r3, r3, ip
 8000b4c:	40f4      	lsrs	r4, r6
 8000b4e:	fa00 f801 	lsl.w	r8, r0, r1
 8000b52:	0c38      	lsrs	r0, r7, #16
 8000b54:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000b58:	fbb4 fef0 	udiv	lr, r4, r0
 8000b5c:	fa1f fc87 	uxth.w	ip, r7
 8000b60:	fb00 441e 	mls	r4, r0, lr, r4
 8000b64:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000b68:	fb0e f90c 	mul.w	r9, lr, ip
 8000b6c:	45a1      	cmp	r9, r4
 8000b6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000b72:	d90a      	bls.n	8000b8a <__udivmoddi4+0x1a6>
 8000b74:	193c      	adds	r4, r7, r4
 8000b76:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000b7a:	f080 8084 	bcs.w	8000c86 <__udivmoddi4+0x2a2>
 8000b7e:	45a1      	cmp	r9, r4
 8000b80:	f240 8081 	bls.w	8000c86 <__udivmoddi4+0x2a2>
 8000b84:	f1ae 0e02 	sub.w	lr, lr, #2
 8000b88:	443c      	add	r4, r7
 8000b8a:	eba4 0409 	sub.w	r4, r4, r9
 8000b8e:	fa1f f983 	uxth.w	r9, r3
 8000b92:	fbb4 f3f0 	udiv	r3, r4, r0
 8000b96:	fb00 4413 	mls	r4, r0, r3, r4
 8000b9a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000b9e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ba2:	45a4      	cmp	ip, r4
 8000ba4:	d907      	bls.n	8000bb6 <__udivmoddi4+0x1d2>
 8000ba6:	193c      	adds	r4, r7, r4
 8000ba8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000bac:	d267      	bcs.n	8000c7e <__udivmoddi4+0x29a>
 8000bae:	45a4      	cmp	ip, r4
 8000bb0:	d965      	bls.n	8000c7e <__udivmoddi4+0x29a>
 8000bb2:	3b02      	subs	r3, #2
 8000bb4:	443c      	add	r4, r7
 8000bb6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000bba:	fba0 9302 	umull	r9, r3, r0, r2
 8000bbe:	eba4 040c 	sub.w	r4, r4, ip
 8000bc2:	429c      	cmp	r4, r3
 8000bc4:	46ce      	mov	lr, r9
 8000bc6:	469c      	mov	ip, r3
 8000bc8:	d351      	bcc.n	8000c6e <__udivmoddi4+0x28a>
 8000bca:	d04e      	beq.n	8000c6a <__udivmoddi4+0x286>
 8000bcc:	b155      	cbz	r5, 8000be4 <__udivmoddi4+0x200>
 8000bce:	ebb8 030e 	subs.w	r3, r8, lr
 8000bd2:	eb64 040c 	sbc.w	r4, r4, ip
 8000bd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000bda:	40cb      	lsrs	r3, r1
 8000bdc:	431e      	orrs	r6, r3
 8000bde:	40cc      	lsrs	r4, r1
 8000be0:	e9c5 6400 	strd	r6, r4, [r5]
 8000be4:	2100      	movs	r1, #0
 8000be6:	e750      	b.n	8000a8a <__udivmoddi4+0xa6>
 8000be8:	f1c2 0320 	rsb	r3, r2, #32
 8000bec:	fa20 f103 	lsr.w	r1, r0, r3
 8000bf0:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bf4:	fa24 f303 	lsr.w	r3, r4, r3
 8000bf8:	4094      	lsls	r4, r2
 8000bfa:	430c      	orrs	r4, r1
 8000bfc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c00:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c04:	fa1f f78c 	uxth.w	r7, ip
 8000c08:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c0c:	fb08 3110 	mls	r1, r8, r0, r3
 8000c10:	0c23      	lsrs	r3, r4, #16
 8000c12:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c16:	fb00 f107 	mul.w	r1, r0, r7
 8000c1a:	4299      	cmp	r1, r3
 8000c1c:	d908      	bls.n	8000c30 <__udivmoddi4+0x24c>
 8000c1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c22:	f100 36ff 	add.w	r6, r0, #4294967295
 8000c26:	d22c      	bcs.n	8000c82 <__udivmoddi4+0x29e>
 8000c28:	4299      	cmp	r1, r3
 8000c2a:	d92a      	bls.n	8000c82 <__udivmoddi4+0x29e>
 8000c2c:	3802      	subs	r0, #2
 8000c2e:	4463      	add	r3, ip
 8000c30:	1a5b      	subs	r3, r3, r1
 8000c32:	b2a4      	uxth	r4, r4
 8000c34:	fbb3 f1f8 	udiv	r1, r3, r8
 8000c38:	fb08 3311 	mls	r3, r8, r1, r3
 8000c3c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c40:	fb01 f307 	mul.w	r3, r1, r7
 8000c44:	42a3      	cmp	r3, r4
 8000c46:	d908      	bls.n	8000c5a <__udivmoddi4+0x276>
 8000c48:	eb1c 0404 	adds.w	r4, ip, r4
 8000c4c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000c50:	d213      	bcs.n	8000c7a <__udivmoddi4+0x296>
 8000c52:	42a3      	cmp	r3, r4
 8000c54:	d911      	bls.n	8000c7a <__udivmoddi4+0x296>
 8000c56:	3902      	subs	r1, #2
 8000c58:	4464      	add	r4, ip
 8000c5a:	1ae4      	subs	r4, r4, r3
 8000c5c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000c60:	e739      	b.n	8000ad6 <__udivmoddi4+0xf2>
 8000c62:	4604      	mov	r4, r0
 8000c64:	e6f0      	b.n	8000a48 <__udivmoddi4+0x64>
 8000c66:	4608      	mov	r0, r1
 8000c68:	e706      	b.n	8000a78 <__udivmoddi4+0x94>
 8000c6a:	45c8      	cmp	r8, r9
 8000c6c:	d2ae      	bcs.n	8000bcc <__udivmoddi4+0x1e8>
 8000c6e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000c72:	eb63 0c07 	sbc.w	ip, r3, r7
 8000c76:	3801      	subs	r0, #1
 8000c78:	e7a8      	b.n	8000bcc <__udivmoddi4+0x1e8>
 8000c7a:	4631      	mov	r1, r6
 8000c7c:	e7ed      	b.n	8000c5a <__udivmoddi4+0x276>
 8000c7e:	4603      	mov	r3, r0
 8000c80:	e799      	b.n	8000bb6 <__udivmoddi4+0x1d2>
 8000c82:	4630      	mov	r0, r6
 8000c84:	e7d4      	b.n	8000c30 <__udivmoddi4+0x24c>
 8000c86:	46d6      	mov	lr, sl
 8000c88:	e77f      	b.n	8000b8a <__udivmoddi4+0x1a6>
 8000c8a:	4463      	add	r3, ip
 8000c8c:	3802      	subs	r0, #2
 8000c8e:	e74d      	b.n	8000b2c <__udivmoddi4+0x148>
 8000c90:	4606      	mov	r6, r0
 8000c92:	4623      	mov	r3, r4
 8000c94:	4608      	mov	r0, r1
 8000c96:	e70f      	b.n	8000ab8 <__udivmoddi4+0xd4>
 8000c98:	3e02      	subs	r6, #2
 8000c9a:	4463      	add	r3, ip
 8000c9c:	e730      	b.n	8000b00 <__udivmoddi4+0x11c>
 8000c9e:	bf00      	nop

08000ca0 <__aeabi_idiv0>:
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop

08000ca4 <W5500_select>:
connect_stat_t connect_state = DISCONNECTED;



void W5500_select(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_RESET);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cae:	4802      	ldr	r0, [pc, #8]	@ (8000cb8 <W5500_select+0x14>)
 8000cb0:	f004 f810 	bl	8004cd4 <HAL_GPIO_WritePin>
}
 8000cb4:	bf00      	nop
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	40020000 	.word	0x40020000

08000cbc <W5500_deselect>:



void W5500_deselect(void)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(W5500_CS_GPIO_Port, W5500_CS_Pin, GPIO_PIN_SET);
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cc6:	4802      	ldr	r0, [pc, #8]	@ (8000cd0 <W5500_deselect+0x14>)
 8000cc8:	f004 f804 	bl	8004cd4 <HAL_GPIO_WritePin>
}
 8000ccc:	bf00      	nop
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40020000 	.word	0x40020000

08000cd4 <W5500_reset>:



void W5500_reset(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(W5500_RES_GPIO_Port, W5500_RES_Pin, GPIO_PIN_RESET);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cde:	4808      	ldr	r0, [pc, #32]	@ (8000d00 <W5500_reset+0x2c>)
 8000ce0:	f003 fff8 	bl	8004cd4 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8000ce4:	2064      	movs	r0, #100	@ 0x64
 8000ce6:	f003 fd3b 	bl	8004760 <HAL_Delay>
    HAL_GPIO_WritePin(W5500_RES_GPIO_Port, W5500_RES_Pin, GPIO_PIN_SET);
 8000cea:	2201      	movs	r2, #1
 8000cec:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000cf0:	4803      	ldr	r0, [pc, #12]	@ (8000d00 <W5500_reset+0x2c>)
 8000cf2:	f003 ffef 	bl	8004cd4 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8000cf6:	2064      	movs	r0, #100	@ 0x64
 8000cf8:	f003 fd32 	bl	8004760 <HAL_Delay>
}
 8000cfc:	bf00      	nop
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	40020000 	.word	0x40020000

08000d04 <W5500_ReadBuff>:



void W5500_ReadBuff(uint8_t* buff, uint16_t len)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
 8000d0c:	460b      	mov	r3, r1
 8000d0e:	807b      	strh	r3, [r7, #2]
    HAL_SPI_Receive(&W5500_USING_SPI, buff, len, HAL_MAX_DELAY);
 8000d10:	887a      	ldrh	r2, [r7, #2]
 8000d12:	f04f 33ff 	mov.w	r3, #4294967295
 8000d16:	6879      	ldr	r1, [r7, #4]
 8000d18:	4803      	ldr	r0, [pc, #12]	@ (8000d28 <W5500_ReadBuff+0x24>)
 8000d1a:	f004 fde5 	bl	80058e8 <HAL_SPI_Receive>
}
 8000d1e:	bf00      	nop
 8000d20:	3708      	adds	r7, #8
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	20000d4c 	.word	0x20000d4c

08000d2c <W5500_WriteBuff>:



void W5500_WriteBuff(uint8_t* buff, uint16_t len)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	460b      	mov	r3, r1
 8000d36:	807b      	strh	r3, [r7, #2]
    HAL_SPI_Transmit(&W5500_USING_SPI, buff, len, HAL_MAX_DELAY);
 8000d38:	887a      	ldrh	r2, [r7, #2]
 8000d3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d3e:	6879      	ldr	r1, [r7, #4]
 8000d40:	4803      	ldr	r0, [pc, #12]	@ (8000d50 <W5500_WriteBuff+0x24>)
 8000d42:	f004 fc8e 	bl	8005662 <HAL_SPI_Transmit>
}
 8000d46:	bf00      	nop
 8000d48:	3708      	adds	r7, #8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	20000d4c 	.word	0x20000d4c

08000d54 <W5500_WriteByte>:



void W5500_WriteByte(uint8_t byte)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	71fb      	strb	r3, [r7, #7]
    W5500_WriteBuff( &byte, sizeof(byte) );
 8000d5e:	1dfb      	adds	r3, r7, #7
 8000d60:	2101      	movs	r1, #1
 8000d62:	4618      	mov	r0, r3
 8000d64:	f7ff ffe2 	bl	8000d2c <W5500_WriteBuff>
}
 8000d68:	bf00      	nop
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}

08000d70 <W5500_ReadByte>:



uint8_t W5500_ReadByte(void)
{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af00      	add	r7, sp, #0
    uint8_t byte;
    W5500_ReadBuff( &byte, sizeof(byte) );
 8000d76:	1dfb      	adds	r3, r7, #7
 8000d78:	2101      	movs	r1, #1
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff ffc2 	bl	8000d04 <W5500_ReadBuff>
    return byte;
 8000d80:	79fb      	ldrb	r3, [r7, #7]
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
	...

08000d8c <net_init>:



uint8_t net_init(void)
{
 8000d8c:	b590      	push	{r4, r7, lr}
 8000d8e:	b087      	sub	sp, #28
 8000d90:	af00      	add	r7, sp, #0


    W5500_reset();
 8000d92:	f7ff ff9f 	bl	8000cd4 <W5500_reset>


    reg_wizchip_cs_cbfunc( W5500_select, W5500_deselect );
 8000d96:	495a      	ldr	r1, [pc, #360]	@ (8000f00 <net_init+0x174>)
 8000d98:	485a      	ldr	r0, [pc, #360]	@ (8000f04 <net_init+0x178>)
 8000d9a:	f002 ffaf 	bl	8003cfc <reg_wizchip_cs_cbfunc>
    reg_wizchip_spi_cbfunc( W5500_ReadByte , W5500_WriteByte );
 8000d9e:	495a      	ldr	r1, [pc, #360]	@ (8000f08 <net_init+0x17c>)
 8000da0:	485a      	ldr	r0, [pc, #360]	@ (8000f0c <net_init+0x180>)
 8000da2:	f002 ffd1 	bl	8003d48 <reg_wizchip_spi_cbfunc>
    reg_wizchip_spiburst_cbfunc( W5500_ReadBuff, W5500_WriteBuff );
 8000da6:	495a      	ldr	r1, [pc, #360]	@ (8000f10 <net_init+0x184>)
 8000da8:	485a      	ldr	r0, [pc, #360]	@ (8000f14 <net_init+0x188>)
 8000daa:	f002 fff9 	bl	8003da0 <reg_wizchip_spiburst_cbfunc>


    uint8_t W5500_fifo_size[2][8] = { {2, 2, 2, 2, 2, 2, 2, 2},
 8000dae:	4b5a      	ldr	r3, [pc, #360]	@ (8000f18 <net_init+0x18c>)
 8000db0:	1d3c      	adds	r4, r7, #4
 8000db2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000db4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
                                      {2, 2, 2, 2, 2, 2, 2, 2} };
    if ( ctlwizchip( CW_INIT_WIZCHIP , (void*)W5500_fifo_size ) == -1 )
 8000db8:	1d3b      	adds	r3, r7, #4
 8000dba:	4619      	mov	r1, r3
 8000dbc:	2001      	movs	r0, #1
 8000dbe:	f003 f81b 	bl	8003df8 <ctlwizchip>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dc8:	d101      	bne.n	8000dce <net_init+0x42>
    {
        return W5500_ERR;
 8000dca:	2301      	movs	r3, #1
 8000dcc:	e093      	b.n	8000ef6 <net_init+0x16a>
    }


    for ( uint8_t i = 0; i <= 5; ++i )
 8000dce:	2300      	movs	r3, #0
 8000dd0:	75fb      	strb	r3, [r7, #23]
 8000dd2:	e008      	b.n	8000de6 <net_init+0x5a>
    {
        g_WIZNETINFO.mac[i] = mac[i];
 8000dd4:	7dfa      	ldrb	r2, [r7, #23]
 8000dd6:	7dfb      	ldrb	r3, [r7, #23]
 8000dd8:	4950      	ldr	r1, [pc, #320]	@ (8000f1c <net_init+0x190>)
 8000dda:	5c89      	ldrb	r1, [r1, r2]
 8000ddc:	4a50      	ldr	r2, [pc, #320]	@ (8000f20 <net_init+0x194>)
 8000dde:	54d1      	strb	r1, [r2, r3]
    for ( uint8_t i = 0; i <= 5; ++i )
 8000de0:	7dfb      	ldrb	r3, [r7, #23]
 8000de2:	3301      	adds	r3, #1
 8000de4:	75fb      	strb	r3, [r7, #23]
 8000de6:	7dfb      	ldrb	r3, [r7, #23]
 8000de8:	2b05      	cmp	r3, #5
 8000dea:	d9f3      	bls.n	8000dd4 <net_init+0x48>
    }
    for ( uint8_t i = 0; i <= 3; ++i)
 8000dec:	2300      	movs	r3, #0
 8000dee:	75bb      	strb	r3, [r7, #22]
 8000df0:	e022      	b.n	8000e38 <net_init+0xac>
    {
        g_WIZNETINFO.ip[i] = ip[i];
 8000df2:	7dba      	ldrb	r2, [r7, #22]
 8000df4:	7dbb      	ldrb	r3, [r7, #22]
 8000df6:	494b      	ldr	r1, [pc, #300]	@ (8000f24 <net_init+0x198>)
 8000df8:	5c89      	ldrb	r1, [r1, r2]
 8000dfa:	4a49      	ldr	r2, [pc, #292]	@ (8000f20 <net_init+0x194>)
 8000dfc:	4413      	add	r3, r2
 8000dfe:	460a      	mov	r2, r1
 8000e00:	719a      	strb	r2, [r3, #6]
        g_WIZNETINFO.sn[i] = netmask[i];
 8000e02:	7dba      	ldrb	r2, [r7, #22]
 8000e04:	7dbb      	ldrb	r3, [r7, #22]
 8000e06:	4948      	ldr	r1, [pc, #288]	@ (8000f28 <net_init+0x19c>)
 8000e08:	5c89      	ldrb	r1, [r1, r2]
 8000e0a:	4a45      	ldr	r2, [pc, #276]	@ (8000f20 <net_init+0x194>)
 8000e0c:	4413      	add	r3, r2
 8000e0e:	460a      	mov	r2, r1
 8000e10:	729a      	strb	r2, [r3, #10]
        g_WIZNETINFO.gw[i] = gateway[i];
 8000e12:	7dba      	ldrb	r2, [r7, #22]
 8000e14:	7dbb      	ldrb	r3, [r7, #22]
 8000e16:	4945      	ldr	r1, [pc, #276]	@ (8000f2c <net_init+0x1a0>)
 8000e18:	5c89      	ldrb	r1, [r1, r2]
 8000e1a:	4a41      	ldr	r2, [pc, #260]	@ (8000f20 <net_init+0x194>)
 8000e1c:	4413      	add	r3, r2
 8000e1e:	460a      	mov	r2, r1
 8000e20:	739a      	strb	r2, [r3, #14]
        g_WIZNETINFO.dns[i] = dnsserv[i];
 8000e22:	7dba      	ldrb	r2, [r7, #22]
 8000e24:	7dbb      	ldrb	r3, [r7, #22]
 8000e26:	4942      	ldr	r1, [pc, #264]	@ (8000f30 <net_init+0x1a4>)
 8000e28:	5c89      	ldrb	r1, [r1, r2]
 8000e2a:	4a3d      	ldr	r2, [pc, #244]	@ (8000f20 <net_init+0x194>)
 8000e2c:	4413      	add	r3, r2
 8000e2e:	460a      	mov	r2, r1
 8000e30:	749a      	strb	r2, [r3, #18]
    for ( uint8_t i = 0; i <= 3; ++i)
 8000e32:	7dbb      	ldrb	r3, [r7, #22]
 8000e34:	3301      	adds	r3, #1
 8000e36:	75bb      	strb	r3, [r7, #22]
 8000e38:	7dbb      	ldrb	r3, [r7, #22]
 8000e3a:	2b03      	cmp	r3, #3
 8000e3c:	d9d9      	bls.n	8000df2 <net_init+0x66>
    }
    g_WIZNETINFO.dhcp = NETINFO_STATIC;
 8000e3e:	4b38      	ldr	r3, [pc, #224]	@ (8000f20 <net_init+0x194>)
 8000e40:	2201      	movs	r2, #1
 8000e42:	759a      	strb	r2, [r3, #22]
    wizchip_setnetinfo(&g_WIZNETINFO);
 8000e44:	4836      	ldr	r0, [pc, #216]	@ (8000f20 <net_init+0x194>)
 8000e46:	f003 fb6f 	bl	8004528 <wizchip_setnetinfo>


    wizchip_getnetinfo(&g_WIZNETINFO);
 8000e4a:	4835      	ldr	r0, [pc, #212]	@ (8000f20 <net_init+0x194>)
 8000e4c:	f003 fbac 	bl	80045a8 <wizchip_getnetinfo>
    for ( uint8_t i = 0; i <= 5; ++i )
 8000e50:	2300      	movs	r3, #0
 8000e52:	757b      	strb	r3, [r7, #21]
 8000e54:	e00c      	b.n	8000e70 <net_init+0xe4>
    {
        if ( g_WIZNETINFO.mac[i] != mac[i] ) return W5500_ERR;
 8000e56:	7d7b      	ldrb	r3, [r7, #21]
 8000e58:	4a31      	ldr	r2, [pc, #196]	@ (8000f20 <net_init+0x194>)
 8000e5a:	5cd2      	ldrb	r2, [r2, r3]
 8000e5c:	7d7b      	ldrb	r3, [r7, #21]
 8000e5e:	492f      	ldr	r1, [pc, #188]	@ (8000f1c <net_init+0x190>)
 8000e60:	5ccb      	ldrb	r3, [r1, r3]
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d001      	beq.n	8000e6a <net_init+0xde>
 8000e66:	2301      	movs	r3, #1
 8000e68:	e045      	b.n	8000ef6 <net_init+0x16a>
    for ( uint8_t i = 0; i <= 5; ++i )
 8000e6a:	7d7b      	ldrb	r3, [r7, #21]
 8000e6c:	3301      	adds	r3, #1
 8000e6e:	757b      	strb	r3, [r7, #21]
 8000e70:	7d7b      	ldrb	r3, [r7, #21]
 8000e72:	2b05      	cmp	r3, #5
 8000e74:	d9ef      	bls.n	8000e56 <net_init+0xca>
    }
    for ( uint8_t i = 0; i <= 3; ++i)
 8000e76:	2300      	movs	r3, #0
 8000e78:	753b      	strb	r3, [r7, #20]
 8000e7a:	e02e      	b.n	8000eda <net_init+0x14e>
    {
        if ( g_WIZNETINFO.ip[i] != ip[i] ) return W5500_ERR;
 8000e7c:	7d3b      	ldrb	r3, [r7, #20]
 8000e7e:	4a28      	ldr	r2, [pc, #160]	@ (8000f20 <net_init+0x194>)
 8000e80:	4413      	add	r3, r2
 8000e82:	799a      	ldrb	r2, [r3, #6]
 8000e84:	7d3b      	ldrb	r3, [r7, #20]
 8000e86:	4927      	ldr	r1, [pc, #156]	@ (8000f24 <net_init+0x198>)
 8000e88:	5ccb      	ldrb	r3, [r1, r3]
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	d001      	beq.n	8000e92 <net_init+0x106>
 8000e8e:	2301      	movs	r3, #1
 8000e90:	e031      	b.n	8000ef6 <net_init+0x16a>
        if ( g_WIZNETINFO.sn[i] != netmask[i] ) return W5500_ERR;
 8000e92:	7d3b      	ldrb	r3, [r7, #20]
 8000e94:	4a22      	ldr	r2, [pc, #136]	@ (8000f20 <net_init+0x194>)
 8000e96:	4413      	add	r3, r2
 8000e98:	7a9a      	ldrb	r2, [r3, #10]
 8000e9a:	7d3b      	ldrb	r3, [r7, #20]
 8000e9c:	4922      	ldr	r1, [pc, #136]	@ (8000f28 <net_init+0x19c>)
 8000e9e:	5ccb      	ldrb	r3, [r1, r3]
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	d001      	beq.n	8000ea8 <net_init+0x11c>
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	e026      	b.n	8000ef6 <net_init+0x16a>
        if ( g_WIZNETINFO.gw[i] != gateway[i] ) return W5500_ERR;
 8000ea8:	7d3b      	ldrb	r3, [r7, #20]
 8000eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8000f20 <net_init+0x194>)
 8000eac:	4413      	add	r3, r2
 8000eae:	7b9a      	ldrb	r2, [r3, #14]
 8000eb0:	7d3b      	ldrb	r3, [r7, #20]
 8000eb2:	491e      	ldr	r1, [pc, #120]	@ (8000f2c <net_init+0x1a0>)
 8000eb4:	5ccb      	ldrb	r3, [r1, r3]
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d001      	beq.n	8000ebe <net_init+0x132>
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e01b      	b.n	8000ef6 <net_init+0x16a>
        if ( g_WIZNETINFO.dns[i] != dnsserv[i] ) return W5500_ERR;
 8000ebe:	7d3b      	ldrb	r3, [r7, #20]
 8000ec0:	4a17      	ldr	r2, [pc, #92]	@ (8000f20 <net_init+0x194>)
 8000ec2:	4413      	add	r3, r2
 8000ec4:	7c9a      	ldrb	r2, [r3, #18]
 8000ec6:	7d3b      	ldrb	r3, [r7, #20]
 8000ec8:	4919      	ldr	r1, [pc, #100]	@ (8000f30 <net_init+0x1a4>)
 8000eca:	5ccb      	ldrb	r3, [r1, r3]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d001      	beq.n	8000ed4 <net_init+0x148>
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	e010      	b.n	8000ef6 <net_init+0x16a>
    for ( uint8_t i = 0; i <= 3; ++i)
 8000ed4:	7d3b      	ldrb	r3, [r7, #20]
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	753b      	strb	r3, [r7, #20]
 8000eda:	7d3b      	ldrb	r3, [r7, #20]
 8000edc:	2b03      	cmp	r3, #3
 8000ede:	d9cd      	bls.n	8000e7c <net_init+0xf0>
    }


    uint8_t phycfgr_stat = 0;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	70fb      	strb	r3, [r7, #3]
    do
	{
    	if(ctlwizchip(CW_GET_PHYLINK, (void*) &phycfgr_stat ) == -1 );
 8000ee4:	1cfb      	adds	r3, r7, #3
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	200f      	movs	r0, #15
 8000eea:	f002 ff85 	bl	8003df8 <ctlwizchip>
   	}
    while(phycfgr_stat == PHY_LINK_OFF);
 8000eee:	78fb      	ldrb	r3, [r7, #3]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d0f7      	beq.n	8000ee4 <net_init+0x158>

    return W5500_OK;
 8000ef4:	2300      	movs	r3, #0
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	371c      	adds	r7, #28
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd90      	pop	{r4, r7, pc}
 8000efe:	bf00      	nop
 8000f00:	08000cbd 	.word	0x08000cbd
 8000f04:	08000ca5 	.word	0x08000ca5
 8000f08:	08000d55 	.word	0x08000d55
 8000f0c:	08000d71 	.word	0x08000d71
 8000f10:	08000d2d 	.word	0x08000d2d
 8000f14:	08000d05 	.word	0x08000d05
 8000f18:	0800720c 	.word	0x0800720c
 8000f1c:	20000000 	.word	0x20000000
 8000f20:	20000074 	.word	0x20000074
 8000f24:	20000008 	.word	0x20000008
 8000f28:	2000000c 	.word	0x2000000c
 8000f2c:	20000010 	.word	0x20000010
 8000f30:	2000008c 	.word	0x2000008c

08000f34 <net_udp_open>:




uint8_t net_udp_open(uint8_t socket_number, uint16_t local_port)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	460a      	mov	r2, r1
 8000f3e:	71fb      	strb	r3, [r7, #7]
 8000f40:	4613      	mov	r3, r2
 8000f42:	80bb      	strh	r3, [r7, #4]
    uint8_t io_mode = SOCK_IO_NONBLOCK;
 8000f44:	2301      	movs	r3, #1
 8000f46:	72bb      	strb	r3, [r7, #10]

    int8_t ret = socket(socket_number, Sn_MR_UDP, local_port, 0);
 8000f48:	88ba      	ldrh	r2, [r7, #4]
 8000f4a:	79f8      	ldrb	r0, [r7, #7]
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	2102      	movs	r1, #2
 8000f50:	f001 f948 	bl	80021e4 <socket>
 8000f54:	4603      	mov	r3, r0
 8000f56:	72fb      	strb	r3, [r7, #11]
    if (ret != socket_number)
 8000f58:	f997 200b 	ldrsb.w	r2, [r7, #11]
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	429a      	cmp	r2, r3
 8000f60:	d001      	beq.n	8000f66 <net_udp_open+0x32>
        return W5500_ERR;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e02f      	b.n	8000fc6 <net_udp_open+0x92>

    if (ctlsocket(socket_number, CS_SET_IOMODE, &io_mode) == SOCKERR_ARG)
 8000f66:	f107 020a 	add.w	r2, r7, #10
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	2100      	movs	r1, #0
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f001 fde4 	bl	8002b3c <ctlsocket>
 8000f74:	4603      	mov	r3, r0
 8000f76:	f113 0f0a 	cmn.w	r3, #10
 8000f7a:	d101      	bne.n	8000f80 <net_udp_open+0x4c>
        return W5500_ERR;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	e022      	b.n	8000fc6 <net_udp_open+0x92>


    uint32_t timeout = 100000;
 8000f80:	4b13      	ldr	r3, [pc, #76]	@ (8000fd0 <net_udp_open+0x9c>)
 8000f82:	60fb      	str	r3, [r7, #12]
    do
    {
    	timeout--;
 8000f84:	68fb      	ldr	r3, [r7, #12]
 8000f86:	3b01      	subs	r3, #1
 8000f88:	60fb      	str	r3, [r7, #12]
    }
    while (getSn_SR(socket_number) != SOCK_UDP && timeout > 0);
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	009b      	lsls	r3, r3, #2
 8000f8e:	3301      	adds	r3, #1
 8000f90:	00db      	lsls	r3, r3, #3
 8000f92:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000f96:	4618      	mov	r0, r3
 8000f98:	f002 fb66 	bl	8003668 <WIZCHIP_READ>
 8000f9c:	4603      	mov	r3, r0
 8000f9e:	2b22      	cmp	r3, #34	@ 0x22
 8000fa0:	d002      	beq.n	8000fa8 <net_udp_open+0x74>
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d1ed      	bne.n	8000f84 <net_udp_open+0x50>

    if(getSn_SR(socket_number) != SOCK_UDP) return W5500_ERR;
 8000fa8:	79fb      	ldrb	r3, [r7, #7]
 8000faa:	009b      	lsls	r3, r3, #2
 8000fac:	3301      	adds	r3, #1
 8000fae:	00db      	lsls	r3, r3, #3
 8000fb0:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	f002 fb57 	bl	8003668 <WIZCHIP_READ>
 8000fba:	4603      	mov	r3, r0
 8000fbc:	2b22      	cmp	r3, #34	@ 0x22
 8000fbe:	d001      	beq.n	8000fc4 <net_udp_open+0x90>
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	e000      	b.n	8000fc6 <net_udp_open+0x92>

    return W5500_OK;
 8000fc4:	2300      	movs	r3, #0
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3710      	adds	r7, #16
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
 8000fce:	bf00      	nop
 8000fd0:	000186a0 	.word	0x000186a0

08000fd4 <net_udp_rx>:
int32_t net_udp_rx(uint8_t socket_number,
                   uint8_t *buff,
                   uint16_t buff_size,
                   uint8_t *remote_ip,
                   uint16_t *remote_port)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b088      	sub	sp, #32
 8000fd8:	af02      	add	r7, sp, #8
 8000fda:	60b9      	str	r1, [r7, #8]
 8000fdc:	607b      	str	r3, [r7, #4]
 8000fde:	4603      	mov	r3, r0
 8000fe0:	73fb      	strb	r3, [r7, #15]
 8000fe2:	4613      	mov	r3, r2
 8000fe4:	81bb      	strh	r3, [r7, #12]
	int32_t ret = 0;
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	617b      	str	r3, [r7, #20]
        //while ((getSn_IR(socket_number) & Sn_IR_RECV))
        //{
        	//HAL_Delay(1);
        //}

        ret = recvfrom(socket_number, buff, buff_size, remote_ip, remote_port);
 8000fea:	89ba      	ldrh	r2, [r7, #12]
 8000fec:	7bf8      	ldrb	r0, [r7, #15]
 8000fee:	6a3b      	ldr	r3, [r7, #32]
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	68b9      	ldr	r1, [r7, #8]
 8000ff6:	f001 fbb5 	bl	8002764 <recvfrom>
 8000ffa:	6178      	str	r0, [r7, #20]

        if (ret == SOCK_BUSY)
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d101      	bne.n	8001006 <net_udp_rx+0x32>
        {
        //  ,  
        	return 0;
 8001002:	2300      	movs	r3, #0
 8001004:	e005      	b.n	8001012 <net_udp_rx+0x3e>
        }

        if (ret < 0)
 8001006:	697b      	ldr	r3, [r7, #20]
 8001008:	2b00      	cmp	r3, #0
 800100a:	da01      	bge.n	8001010 <net_udp_rx+0x3c>
        {
        //     ,  SOCKERR_SOCKCLOSED
        	return ret;
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	e000      	b.n	8001012 <net_udp_rx+0x3e>
        }
    	//}
    	return ret;  //   
 8001010:	697b      	ldr	r3, [r7, #20]
}
 8001012:	4618      	mov	r0, r3
 8001014:	3718      	adds	r7, #24
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <net_udp_tx>:
uint8_t net_udp_tx(uint8_t socket_number,
                   uint8_t *buff,
                   uint16_t size,
                   uint8_t *remote_ip,
                   uint16_t remote_port)
{
 800101a:	b580      	push	{r7, lr}
 800101c:	b088      	sub	sp, #32
 800101e:	af02      	add	r7, sp, #8
 8001020:	60b9      	str	r1, [r7, #8]
 8001022:	607b      	str	r3, [r7, #4]
 8001024:	4603      	mov	r3, r0
 8001026:	73fb      	strb	r3, [r7, #15]
 8001028:	4613      	mov	r3, r2
 800102a:	81bb      	strh	r3, [r7, #12]
    int32_t ret = sendto(socket_number, buff, size, remote_ip, remote_port);
 800102c:	89ba      	ldrh	r2, [r7, #12]
 800102e:	7bf8      	ldrb	r0, [r7, #15]
 8001030:	8c3b      	ldrh	r3, [r7, #32]
 8001032:	9300      	str	r3, [sp, #0]
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	68b9      	ldr	r1, [r7, #8]
 8001038:	f001 fa60 	bl	80024fc <sendto>
 800103c:	6178      	str	r0, [r7, #20]

    if (ret == SOCK_BUSY)
 800103e:	697b      	ldr	r3, [r7, #20]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d101      	bne.n	8001048 <net_udp_tx+0x2e>
    {
        //  ,   
        return W5500_ERR;
 8001044:	2301      	movs	r3, #1
 8001046:	e00c      	b.n	8001062 <net_udp_tx+0x48>
    }

    if (ret < 0)
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	2b00      	cmp	r3, #0
 800104c:	da01      	bge.n	8001052 <net_udp_tx+0x38>
    {
        return W5500_ERR;
 800104e:	2301      	movs	r3, #1
 8001050:	e007      	b.n	8001062 <net_udp_tx+0x48>
    }

    if ((uint16_t)ret != size)
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	b29b      	uxth	r3, r3
 8001056:	89ba      	ldrh	r2, [r7, #12]
 8001058:	429a      	cmp	r2, r3
 800105a:	d001      	beq.n	8001060 <net_udp_tx+0x46>
    {
        return W5500_ERR;
 800105c:	2301      	movs	r3, #1
 800105e:	e000      	b.n	8001062 <net_udp_tx+0x48>
    }

    return W5500_OK;
 8001060:	2300      	movs	r3, #0
}
 8001062:	4618      	mov	r0, r3
 8001064:	3718      	adds	r7, #24
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}

0800106a <net_udp_close>:

uint8_t net_udp_close(uint8_t socket_number)
{
 800106a:	b580      	push	{r7, lr}
 800106c:	b082      	sub	sp, #8
 800106e:	af00      	add	r7, sp, #0
 8001070:	4603      	mov	r3, r0
 8001072:	71fb      	strb	r3, [r7, #7]
    if (close(socket_number) != SOCK_OK)
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	4618      	mov	r0, r3
 8001078:	f001 f9d2 	bl	8002420 <close>
 800107c:	4603      	mov	r3, r0
 800107e:	2b01      	cmp	r3, #1
 8001080:	d001      	beq.n	8001086 <net_udp_close+0x1c>
        return W5500_ERR;
 8001082:	2301      	movs	r3, #1
 8001084:	e000      	b.n	8001088 <net_udp_close+0x1e>

    return W5500_OK;
 8001086:	2300      	movs	r3, #0
}
 8001088:	4618      	mov	r0, r3
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <polden_lidar_main>:
static uint32_t tmr_check_talker;
void init_sensors();
void talcker_init();

void polden_lidar_main()
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
	start_tmr_mks();
 8001096:	f000 fa8f 	bl	80015b8 <start_tmr_mks>
	talcker_init();
 800109a:	f000 f8c7 	bl	800122c <talcker_init>
	init_sensors();
 800109e:	f000 f8ef 	bl	8001280 <init_sensors>

	tmr_check_talker = get_ticks_mks();
 80010a2:	f000 fa93 	bl	80015cc <get_ticks_mks>
 80010a6:	4603      	mov	r3, r0
 80010a8:	4a29      	ldr	r2, [pc, #164]	@ (8001150 <polden_lidar_main+0xc0>)
 80010aa:	6013      	str	r3, [r2, #0]

	while(1)
	{
		for(int i = 0; i < SENSORS_COUNT; i++)
 80010ac:	2300      	movs	r3, #0
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	e046      	b.n	8001140 <polden_lidar_main+0xb0>
		{
			if(ultrasonic_state_mashine(&sensors[i]) == DONE) put_element_to_buff(&ring_buff[i], (uint8_t*)(&(sensors[i].distance_mm)));
 80010b2:	68fa      	ldr	r2, [r7, #12]
 80010b4:	4613      	mov	r3, r2
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	4413      	add	r3, r2
 80010ba:	011b      	lsls	r3, r3, #4
 80010bc:	4a25      	ldr	r2, [pc, #148]	@ (8001154 <polden_lidar_main+0xc4>)
 80010be:	4413      	add	r3, r2
 80010c0:	4618      	mov	r0, r3
 80010c2:	f000 ff27 	bl	8001f14 <ultrasonic_state_mashine>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2b08      	cmp	r3, #8
 80010ca:	d111      	bne.n	80010f0 <polden_lidar_main+0x60>
 80010cc:	68fa      	ldr	r2, [r7, #12]
 80010ce:	4613      	mov	r3, r2
 80010d0:	00db      	lsls	r3, r3, #3
 80010d2:	1a9b      	subs	r3, r3, r2
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	4a20      	ldr	r2, [pc, #128]	@ (8001158 <polden_lidar_main+0xc8>)
 80010d8:	1898      	adds	r0, r3, r2
 80010da:	68fa      	ldr	r2, [r7, #12]
 80010dc:	4613      	mov	r3, r2
 80010de:	005b      	lsls	r3, r3, #1
 80010e0:	4413      	add	r3, r2
 80010e2:	011b      	lsls	r3, r3, #4
 80010e4:	3328      	adds	r3, #40	@ 0x28
 80010e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001154 <polden_lidar_main+0xc4>)
 80010e8:	4413      	add	r3, r2
 80010ea:	4619      	mov	r1, r3
 80010ec:	f000 fe48 	bl	8001d80 <put_element_to_buff>
			if(ring_buff[i].ring_buff_u8t.current_size_buff)
 80010f0:	4919      	ldr	r1, [pc, #100]	@ (8001158 <polden_lidar_main+0xc8>)
 80010f2:	68fa      	ldr	r2, [r7, #12]
 80010f4:	4613      	mov	r3, r2
 80010f6:	00db      	lsls	r3, r3, #3
 80010f8:	1a9b      	subs	r3, r3, r2
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	440b      	add	r3, r1
 80010fe:	3310      	adds	r3, #16
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d019      	beq.n	800113a <polden_lidar_main+0xaa>
			{
				uint32_t distance_to_send = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	607b      	str	r3, [r7, #4]
				if(get_element_to_buff(&ring_buff[i], (uint8_t*)(&distance_to_send)) == BUFF_OK)
 800110a:	68fa      	ldr	r2, [r7, #12]
 800110c:	4613      	mov	r3, r2
 800110e:	00db      	lsls	r3, r3, #3
 8001110:	1a9b      	subs	r3, r3, r2
 8001112:	009b      	lsls	r3, r3, #2
 8001114:	4a10      	ldr	r2, [pc, #64]	@ (8001158 <polden_lidar_main+0xc8>)
 8001116:	4413      	add	r3, r2
 8001118:	1d3a      	adds	r2, r7, #4
 800111a:	4611      	mov	r1, r2
 800111c:	4618      	mov	r0, r3
 800111e:	f000 fe6b 	bl	8001df8 <get_element_to_buff>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d108      	bne.n	800113a <polden_lidar_main+0xaa>
				{
					uint8_t *dst = talcker.last_msg_struct_output.payload + (i * SIZE_ELEMENT_BUFF);
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	009b      	lsls	r3, r3, #2
 800112c:	461a      	mov	r2, r3
 800112e:	4b0b      	ldr	r3, [pc, #44]	@ (800115c <polden_lidar_main+0xcc>)
 8001130:	4413      	add	r3, r2
 8001132:	60bb      	str	r3, [r7, #8]
					memcpy(dst, &distance_to_send, SIZE_ELEMENT_BUFF);
 8001134:	687a      	ldr	r2, [r7, #4]
 8001136:	68bb      	ldr	r3, [r7, #8]
 8001138:	601a      	str	r2, [r3, #0]
		for(int i = 0; i < SENSORS_COUNT; i++)
 800113a:	68fb      	ldr	r3, [r7, #12]
 800113c:	3301      	adds	r3, #1
 800113e:	60fb      	str	r3, [r7, #12]
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	2b07      	cmp	r3, #7
 8001144:	ddb5      	ble.n	80010b2 <polden_lidar_main+0x22>
		}


		//if(get_ticks_mks() - tmr_check_talker > 1000)
		//{
			processing_message(&talcker);
 8001146:	4806      	ldr	r0, [pc, #24]	@ (8001160 <polden_lidar_main+0xd0>)
 8001148:	f000 fb58 	bl	80017fc <processing_message>
		for(int i = 0; i < SENSORS_COUNT; i++)
 800114c:	e7ae      	b.n	80010ac <polden_lidar_main+0x1c>
 800114e:	bf00      	nop
 8001150:	20000d28 	.word	0x20000d28
 8001154:	200002b0 	.word	0x200002b0
 8001158:	200001d0 	.word	0x200001d0
 800115c:	200004ac 	.word	0x200004ac
 8001160:	20000430 	.word	0x20000430

08001164 <HAL_TIM_IC_CaptureCallback>:
}



void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]

	for(int i = 0; i < SENSORS_COUNT; i++)
 800116c:	2300      	movs	r3, #0
 800116e:	60fb      	str	r3, [r7, #12]
 8001170:	e052      	b.n	8001218 <HAL_TIM_IC_CaptureCallback+0xb4>
	{
		if(htim == sensors[i].tmr)
 8001172:	492d      	ldr	r1, [pc, #180]	@ (8001228 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8001174:	68fa      	ldr	r2, [r7, #12]
 8001176:	4613      	mov	r3, r2
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	4413      	add	r3, r2
 800117c:	011b      	lsls	r3, r3, #4
 800117e:	440b      	add	r3, r1
 8001180:	3310      	adds	r3, #16
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	687a      	ldr	r2, [r7, #4]
 8001186:	429a      	cmp	r2, r3
 8001188:	d143      	bne.n	8001212 <HAL_TIM_IC_CaptureCallback+0xae>
		{
			uint32_t active_chan = get_triggered_channel(htim);
 800118a:	6878      	ldr	r0, [r7, #4]
 800118c:	f000 fea0 	bl	8001ed0 <get_triggered_channel>
 8001190:	60b8      	str	r0, [r7, #8]

			if(active_chan == sensors[i].ch_rising) ultrasonic_callback(&sensors[i], sensors[i].ch_rising, RISING_EDGE);
 8001192:	4925      	ldr	r1, [pc, #148]	@ (8001228 <HAL_TIM_IC_CaptureCallback+0xc4>)
 8001194:	68fa      	ldr	r2, [r7, #12]
 8001196:	4613      	mov	r3, r2
 8001198:	005b      	lsls	r3, r3, #1
 800119a:	4413      	add	r3, r2
 800119c:	011b      	lsls	r3, r3, #4
 800119e:	440b      	add	r3, r1
 80011a0:	3314      	adds	r3, #20
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	68ba      	ldr	r2, [r7, #8]
 80011a6:	429a      	cmp	r2, r3
 80011a8:	d113      	bne.n	80011d2 <HAL_TIM_IC_CaptureCallback+0x6e>
 80011aa:	68fa      	ldr	r2, [r7, #12]
 80011ac:	4613      	mov	r3, r2
 80011ae:	005b      	lsls	r3, r3, #1
 80011b0:	4413      	add	r3, r2
 80011b2:	011b      	lsls	r3, r3, #4
 80011b4:	4a1c      	ldr	r2, [pc, #112]	@ (8001228 <HAL_TIM_IC_CaptureCallback+0xc4>)
 80011b6:	1898      	adds	r0, r3, r2
 80011b8:	491b      	ldr	r1, [pc, #108]	@ (8001228 <HAL_TIM_IC_CaptureCallback+0xc4>)
 80011ba:	68fa      	ldr	r2, [r7, #12]
 80011bc:	4613      	mov	r3, r2
 80011be:	005b      	lsls	r3, r3, #1
 80011c0:	4413      	add	r3, r2
 80011c2:	011b      	lsls	r3, r3, #4
 80011c4:	440b      	add	r3, r1
 80011c6:	3314      	adds	r3, #20
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	2201      	movs	r2, #1
 80011cc:	4619      	mov	r1, r3
 80011ce:	f000 ff3d 	bl	800204c <ultrasonic_callback>
			if(active_chan == sensors[i].ch_falling) ultrasonic_callback(&sensors[i], sensors[i].ch_falling, FALLING_EDGE);
 80011d2:	4915      	ldr	r1, [pc, #84]	@ (8001228 <HAL_TIM_IC_CaptureCallback+0xc4>)
 80011d4:	68fa      	ldr	r2, [r7, #12]
 80011d6:	4613      	mov	r3, r2
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	4413      	add	r3, r2
 80011dc:	011b      	lsls	r3, r3, #4
 80011de:	440b      	add	r3, r1
 80011e0:	3318      	adds	r3, #24
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	68ba      	ldr	r2, [r7, #8]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d113      	bne.n	8001212 <HAL_TIM_IC_CaptureCallback+0xae>
 80011ea:	68fa      	ldr	r2, [r7, #12]
 80011ec:	4613      	mov	r3, r2
 80011ee:	005b      	lsls	r3, r3, #1
 80011f0:	4413      	add	r3, r2
 80011f2:	011b      	lsls	r3, r3, #4
 80011f4:	4a0c      	ldr	r2, [pc, #48]	@ (8001228 <HAL_TIM_IC_CaptureCallback+0xc4>)
 80011f6:	1898      	adds	r0, r3, r2
 80011f8:	490b      	ldr	r1, [pc, #44]	@ (8001228 <HAL_TIM_IC_CaptureCallback+0xc4>)
 80011fa:	68fa      	ldr	r2, [r7, #12]
 80011fc:	4613      	mov	r3, r2
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	4413      	add	r3, r2
 8001202:	011b      	lsls	r3, r3, #4
 8001204:	440b      	add	r3, r1
 8001206:	3318      	adds	r3, #24
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2200      	movs	r2, #0
 800120c:	4619      	mov	r1, r3
 800120e:	f000 ff1d 	bl	800204c <ultrasonic_callback>
	for(int i = 0; i < SENSORS_COUNT; i++)
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	3301      	adds	r3, #1
 8001216:	60fb      	str	r3, [r7, #12]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2b07      	cmp	r3, #7
 800121c:	dda9      	ble.n	8001172 <HAL_TIM_IC_CaptureCallback+0xe>

		}
	}

}
 800121e:	bf00      	nop
 8001220:	bf00      	nop
 8001222:	3710      	adds	r7, #16
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	200002b0 	.word	0x200002b0

0800122c <talcker_init>:



void talcker_init()
{
 800122c:	b480      	push	{r7}
 800122e:	b083      	sub	sp, #12
 8001230:	af00      	add	r7, sp, #0
	talcker.last_msg_struct_output.payload_size = SENSORS_COUNT * SIZE_ELEMENT_BUFF;
 8001232:	4b12      	ldr	r3, [pc, #72]	@ (800127c <talcker_init+0x50>)
 8001234:	2220      	movs	r2, #32
 8001236:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
	talcker.stage = NET_W5500_INIT;
 800123a:	4b10      	ldr	r3, [pc, #64]	@ (800127c <talcker_init+0x50>)
 800123c:	2200      	movs	r2, #0
 800123e:	701a      	strb	r2, [r3, #0]
	talcker.__flag_sender = SENDING_STOP;
 8001240:	4b0e      	ldr	r3, [pc, #56]	@ (800127c <talcker_init+0x50>)
 8001242:	2201      	movs	r2, #1
 8001244:	f883 28ec 	strb.w	r2, [r3, #2284]	@ 0x8ec

	for(int i = 0; i < talcker.last_msg_struct_output.payload_size; i++) talcker.last_msg_struct_output.payload[i] = 0;
 8001248:	2300      	movs	r3, #0
 800124a:	607b      	str	r3, [r7, #4]
 800124c:	e008      	b.n	8001260 <talcker_init+0x34>
 800124e:	4a0b      	ldr	r2, [pc, #44]	@ (800127c <talcker_init+0x50>)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	4413      	add	r3, r2
 8001254:	337c      	adds	r3, #124	@ 0x7c
 8001256:	2200      	movs	r2, #0
 8001258:	701a      	strb	r2, [r3, #0]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	3301      	adds	r3, #1
 800125e:	607b      	str	r3, [r7, #4]
 8001260:	4b06      	ldr	r3, [pc, #24]	@ (800127c <talcker_init+0x50>)
 8001262:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 8001266:	461a      	mov	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	4293      	cmp	r3, r2
 800126c:	dbef      	blt.n	800124e <talcker_init+0x22>
}
 800126e:	bf00      	nop
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	20000430 	.word	0x20000430

08001280 <init_sensors>:



void init_sensors()
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
	init_universal_ring_buff(&ring_buff[0], _buff_sensor_0, sizeof(_buff_sensor_0), SIZE_ELEMENT_BUFF);
 8001284:	2304      	movs	r3, #4
 8001286:	2228      	movs	r2, #40	@ 0x28
 8001288:	49b2      	ldr	r1, [pc, #712]	@ (8001554 <init_sensors+0x2d4>)
 800128a:	48b3      	ldr	r0, [pc, #716]	@ (8001558 <init_sensors+0x2d8>)
 800128c:	f000 fd46 	bl	8001d1c <init_universal_ring_buff>
	init_universal_ring_buff(&ring_buff[1], _buff_sensor_1, sizeof(_buff_sensor_1), SIZE_ELEMENT_BUFF);
 8001290:	2304      	movs	r3, #4
 8001292:	2228      	movs	r2, #40	@ 0x28
 8001294:	49b1      	ldr	r1, [pc, #708]	@ (800155c <init_sensors+0x2dc>)
 8001296:	48b2      	ldr	r0, [pc, #712]	@ (8001560 <init_sensors+0x2e0>)
 8001298:	f000 fd40 	bl	8001d1c <init_universal_ring_buff>
	init_universal_ring_buff(&ring_buff[2], _buff_sensor_2, sizeof(_buff_sensor_2), SIZE_ELEMENT_BUFF);
 800129c:	2304      	movs	r3, #4
 800129e:	2228      	movs	r2, #40	@ 0x28
 80012a0:	49b0      	ldr	r1, [pc, #704]	@ (8001564 <init_sensors+0x2e4>)
 80012a2:	48b1      	ldr	r0, [pc, #708]	@ (8001568 <init_sensors+0x2e8>)
 80012a4:	f000 fd3a 	bl	8001d1c <init_universal_ring_buff>
	init_universal_ring_buff(&ring_buff[3], _buff_sensor_3, sizeof(_buff_sensor_3), SIZE_ELEMENT_BUFF);
 80012a8:	2304      	movs	r3, #4
 80012aa:	2228      	movs	r2, #40	@ 0x28
 80012ac:	49af      	ldr	r1, [pc, #700]	@ (800156c <init_sensors+0x2ec>)
 80012ae:	48b0      	ldr	r0, [pc, #704]	@ (8001570 <init_sensors+0x2f0>)
 80012b0:	f000 fd34 	bl	8001d1c <init_universal_ring_buff>
	init_universal_ring_buff(&ring_buff[4], _buff_sensor_4, sizeof(_buff_sensor_4), SIZE_ELEMENT_BUFF);
 80012b4:	2304      	movs	r3, #4
 80012b6:	2228      	movs	r2, #40	@ 0x28
 80012b8:	49ae      	ldr	r1, [pc, #696]	@ (8001574 <init_sensors+0x2f4>)
 80012ba:	48af      	ldr	r0, [pc, #700]	@ (8001578 <init_sensors+0x2f8>)
 80012bc:	f000 fd2e 	bl	8001d1c <init_universal_ring_buff>
	init_universal_ring_buff(&ring_buff[5], _buff_sensor_5, sizeof(_buff_sensor_5), SIZE_ELEMENT_BUFF);
 80012c0:	2304      	movs	r3, #4
 80012c2:	2228      	movs	r2, #40	@ 0x28
 80012c4:	49ad      	ldr	r1, [pc, #692]	@ (800157c <init_sensors+0x2fc>)
 80012c6:	48ae      	ldr	r0, [pc, #696]	@ (8001580 <init_sensors+0x300>)
 80012c8:	f000 fd28 	bl	8001d1c <init_universal_ring_buff>
	init_universal_ring_buff(&ring_buff[6], _buff_sensor_6, sizeof(_buff_sensor_6), SIZE_ELEMENT_BUFF);
 80012cc:	2304      	movs	r3, #4
 80012ce:	2228      	movs	r2, #40	@ 0x28
 80012d0:	49ac      	ldr	r1, [pc, #688]	@ (8001584 <init_sensors+0x304>)
 80012d2:	48ad      	ldr	r0, [pc, #692]	@ (8001588 <init_sensors+0x308>)
 80012d4:	f000 fd22 	bl	8001d1c <init_universal_ring_buff>
	init_universal_ring_buff(&ring_buff[7], _buff_sensor_7, sizeof(_buff_sensor_7), SIZE_ELEMENT_BUFF);
 80012d8:	2304      	movs	r3, #4
 80012da:	2228      	movs	r2, #40	@ 0x28
 80012dc:	49ab      	ldr	r1, [pc, #684]	@ (800158c <init_sensors+0x30c>)
 80012de:	48ac      	ldr	r0, [pc, #688]	@ (8001590 <init_sensors+0x310>)
 80012e0:	f000 fd1c 	bl	8001d1c <init_universal_ring_buff>

	sensors[0].trig_port = ULTRASONIC_1_TRIG_GPIO_Port;
 80012e4:	4bab      	ldr	r3, [pc, #684]	@ (8001594 <init_sensors+0x314>)
 80012e6:	4aac      	ldr	r2, [pc, #688]	@ (8001598 <init_sensors+0x318>)
 80012e8:	601a      	str	r2, [r3, #0]
	sensors[0].trig_pin = ULTRASONIC_1_TRIG_Pin;
 80012ea:	4baa      	ldr	r3, [pc, #680]	@ (8001594 <init_sensors+0x314>)
 80012ec:	2280      	movs	r2, #128	@ 0x80
 80012ee:	809a      	strh	r2, [r3, #4]
	sensors[0].echo_port = ULTRASONIC_1_ECHO_GPIO_Port;
 80012f0:	4ba8      	ldr	r3, [pc, #672]	@ (8001594 <init_sensors+0x314>)
 80012f2:	4aa9      	ldr	r2, [pc, #676]	@ (8001598 <init_sensors+0x318>)
 80012f4:	609a      	str	r2, [r3, #8]
	sensors[0].echo_pin = ULTRASONIC_1_ECHO_Pin;
 80012f6:	4ba7      	ldr	r3, [pc, #668]	@ (8001594 <init_sensors+0x314>)
 80012f8:	2240      	movs	r2, #64	@ 0x40
 80012fa:	819a      	strh	r2, [r3, #12]
	sensors[0].stage_measure = READY;
 80012fc:	4ba5      	ldr	r3, [pc, #660]	@ (8001594 <init_sensors+0x314>)
 80012fe:	2200      	movs	r2, #0
 8001300:	771a      	strb	r2, [r3, #28]

	sensors[0].tmr = &htim3;
 8001302:	4ba4      	ldr	r3, [pc, #656]	@ (8001594 <init_sensors+0x314>)
 8001304:	4aa5      	ldr	r2, [pc, #660]	@ (800159c <init_sensors+0x31c>)
 8001306:	611a      	str	r2, [r3, #16]
	sensors[0].ch_rising = TIM_CHANNEL_1;
 8001308:	4ba2      	ldr	r3, [pc, #648]	@ (8001594 <init_sensors+0x314>)
 800130a:	2200      	movs	r2, #0
 800130c:	615a      	str	r2, [r3, #20]
	sensors[0].ch_falling = TIM_CHANNEL_2;
 800130e:	4ba1      	ldr	r3, [pc, #644]	@ (8001594 <init_sensors+0x314>)
 8001310:	2204      	movs	r2, #4
 8001312:	619a      	str	r2, [r3, #24]

	sensors[0].trig_port->BSRR = sensors[0].trig_pin << 16;
 8001314:	4b9f      	ldr	r3, [pc, #636]	@ (8001594 <init_sensors+0x314>)
 8001316:	889b      	ldrh	r3, [r3, #4]
 8001318:	461a      	mov	r2, r3
 800131a:	4b9e      	ldr	r3, [pc, #632]	@ (8001594 <init_sensors+0x314>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	0412      	lsls	r2, r2, #16
 8001320:	619a      	str	r2, [r3, #24]


	sensors[1].trig_port = ULTRASONIC_2_TRIG_GPIO_Port;
 8001322:	4b9c      	ldr	r3, [pc, #624]	@ (8001594 <init_sensors+0x314>)
 8001324:	4a9c      	ldr	r2, [pc, #624]	@ (8001598 <init_sensors+0x318>)
 8001326:	631a      	str	r2, [r3, #48]	@ 0x30
	sensors[1].trig_pin = ULTRASONIC_2_TRIG_Pin;
 8001328:	4b9a      	ldr	r3, [pc, #616]	@ (8001594 <init_sensors+0x314>)
 800132a:	2208      	movs	r2, #8
 800132c:	869a      	strh	r2, [r3, #52]	@ 0x34
	sensors[1].echo_port = ULTRASONIC_2_ECHO_GPIO_Port;
 800132e:	4b99      	ldr	r3, [pc, #612]	@ (8001594 <init_sensors+0x314>)
 8001330:	4a99      	ldr	r2, [pc, #612]	@ (8001598 <init_sensors+0x318>)
 8001332:	639a      	str	r2, [r3, #56]	@ 0x38
	sensors[1].echo_pin = ULTRASONIC_2_ECHO_Pin;
 8001334:	4b97      	ldr	r3, [pc, #604]	@ (8001594 <init_sensors+0x314>)
 8001336:	2204      	movs	r2, #4
 8001338:	879a      	strh	r2, [r3, #60]	@ 0x3c
	sensors[1].stage_measure = READY;
 800133a:	4b96      	ldr	r3, [pc, #600]	@ (8001594 <init_sensors+0x314>)
 800133c:	2200      	movs	r2, #0
 800133e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

	sensors[1].tmr = &htim5;
 8001342:	4b94      	ldr	r3, [pc, #592]	@ (8001594 <init_sensors+0x314>)
 8001344:	4a96      	ldr	r2, [pc, #600]	@ (80015a0 <init_sensors+0x320>)
 8001346:	641a      	str	r2, [r3, #64]	@ 0x40
	sensors[1].ch_rising = TIM_CHANNEL_3;
 8001348:	4b92      	ldr	r3, [pc, #584]	@ (8001594 <init_sensors+0x314>)
 800134a:	2208      	movs	r2, #8
 800134c:	645a      	str	r2, [r3, #68]	@ 0x44
	sensors[1].ch_falling = TIM_CHANNEL_4;
 800134e:	4b91      	ldr	r3, [pc, #580]	@ (8001594 <init_sensors+0x314>)
 8001350:	220c      	movs	r2, #12
 8001352:	649a      	str	r2, [r3, #72]	@ 0x48

	sensors[1].trig_port->BSRR = sensors[1].trig_pin << 16;
 8001354:	4b8f      	ldr	r3, [pc, #572]	@ (8001594 <init_sensors+0x314>)
 8001356:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001358:	461a      	mov	r2, r3
 800135a:	4b8e      	ldr	r3, [pc, #568]	@ (8001594 <init_sensors+0x314>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800135e:	0412      	lsls	r2, r2, #16
 8001360:	619a      	str	r2, [r3, #24]


	sensors[2].trig_port = ULTRASONIC_3_TRIG_GPIO_Port;
 8001362:	4b8c      	ldr	r3, [pc, #560]	@ (8001594 <init_sensors+0x314>)
 8001364:	4a8f      	ldr	r2, [pc, #572]	@ (80015a4 <init_sensors+0x324>)
 8001366:	661a      	str	r2, [r3, #96]	@ 0x60
	sensors[2].trig_pin = ULTRASONIC_3_TRIG_Pin;
 8001368:	4b8a      	ldr	r3, [pc, #552]	@ (8001594 <init_sensors+0x314>)
 800136a:	2202      	movs	r2, #2
 800136c:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
	sensors[2].echo_port = ULTRASONIC_3_ECHO_GPIO_Port;
 8001370:	4b88      	ldr	r3, [pc, #544]	@ (8001594 <init_sensors+0x314>)
 8001372:	4a8c      	ldr	r2, [pc, #560]	@ (80015a4 <init_sensors+0x324>)
 8001374:	669a      	str	r2, [r3, #104]	@ 0x68
	sensors[2].echo_pin = ULTRASONIC_3_ECHO_Pin;
 8001376:	4b87      	ldr	r3, [pc, #540]	@ (8001594 <init_sensors+0x314>)
 8001378:	2201      	movs	r2, #1
 800137a:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
	sensors[2].stage_measure = READY;
 800137e:	4b85      	ldr	r3, [pc, #532]	@ (8001594 <init_sensors+0x314>)
 8001380:	2200      	movs	r2, #0
 8001382:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

	sensors[2].tmr = &htim3;
 8001386:	4b83      	ldr	r3, [pc, #524]	@ (8001594 <init_sensors+0x314>)
 8001388:	4a84      	ldr	r2, [pc, #528]	@ (800159c <init_sensors+0x31c>)
 800138a:	671a      	str	r2, [r3, #112]	@ 0x70
	sensors[2].ch_rising = TIM_CHANNEL_3;
 800138c:	4b81      	ldr	r3, [pc, #516]	@ (8001594 <init_sensors+0x314>)
 800138e:	2208      	movs	r2, #8
 8001390:	675a      	str	r2, [r3, #116]	@ 0x74
	sensors[2].ch_falling = TIM_CHANNEL_4;
 8001392:	4b80      	ldr	r3, [pc, #512]	@ (8001594 <init_sensors+0x314>)
 8001394:	220c      	movs	r2, #12
 8001396:	679a      	str	r2, [r3, #120]	@ 0x78
	sensors[2].trig_port->BSRR = sensors[2].trig_pin << 16;
 8001398:	4b7e      	ldr	r3, [pc, #504]	@ (8001594 <init_sensors+0x314>)
 800139a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800139e:	461a      	mov	r2, r3
 80013a0:	4b7c      	ldr	r3, [pc, #496]	@ (8001594 <init_sensors+0x314>)
 80013a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013a4:	0412      	lsls	r2, r2, #16
 80013a6:	619a      	str	r2, [r3, #24]


	sensors[3].trig_port = ULTRASONIC_4_TRIG_GPIO_Port;
 80013a8:	4b7a      	ldr	r3, [pc, #488]	@ (8001594 <init_sensors+0x314>)
 80013aa:	4a7e      	ldr	r2, [pc, #504]	@ (80015a4 <init_sensors+0x324>)
 80013ac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	sensors[3].trig_pin = ULTRASONIC_4_TRIG_Pin;
 80013b0:	4b78      	ldr	r3, [pc, #480]	@ (8001594 <init_sensors+0x314>)
 80013b2:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80013b6:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
	sensors[3].echo_port = ULTRASONIC_4_ECHO_GPIO_Port;
 80013ba:	4b76      	ldr	r3, [pc, #472]	@ (8001594 <init_sensors+0x314>)
 80013bc:	4a76      	ldr	r2, [pc, #472]	@ (8001598 <init_sensors+0x318>)
 80013be:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	sensors[3].echo_pin = ULTRASONIC_4_ECHO_Pin;
 80013c2:	4b74      	ldr	r3, [pc, #464]	@ (8001594 <init_sensors+0x314>)
 80013c4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013c8:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
	sensors[3].stage_measure = READY;
 80013cc:	4b71      	ldr	r3, [pc, #452]	@ (8001594 <init_sensors+0x314>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	f883 20ac 	strb.w	r2, [r3, #172]	@ 0xac

	sensors[3].tmr = &htim1;
 80013d4:	4b6f      	ldr	r3, [pc, #444]	@ (8001594 <init_sensors+0x314>)
 80013d6:	4a74      	ldr	r2, [pc, #464]	@ (80015a8 <init_sensors+0x328>)
 80013d8:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	sensors[3].ch_rising = TIM_CHANNEL_1;
 80013dc:	4b6d      	ldr	r3, [pc, #436]	@ (8001594 <init_sensors+0x314>)
 80013de:	2200      	movs	r2, #0
 80013e0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	sensors[3].ch_falling = TIM_CHANNEL_2;
 80013e4:	4b6b      	ldr	r3, [pc, #428]	@ (8001594 <init_sensors+0x314>)
 80013e6:	2204      	movs	r2, #4
 80013e8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8

	sensors[3].trig_port->BSRR = sensors[3].trig_pin << 16;
 80013ec:	4b69      	ldr	r3, [pc, #420]	@ (8001594 <init_sensors+0x314>)
 80013ee:	f8b3 3094 	ldrh.w	r3, [r3, #148]	@ 0x94
 80013f2:	461a      	mov	r2, r3
 80013f4:	4b67      	ldr	r3, [pc, #412]	@ (8001594 <init_sensors+0x314>)
 80013f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013fa:	0412      	lsls	r2, r2, #16
 80013fc:	619a      	str	r2, [r3, #24]


	sensors[4].trig_port = ULTRASONIC_5_TRIG_GPIO_Port;
 80013fe:	4b65      	ldr	r3, [pc, #404]	@ (8001594 <init_sensors+0x314>)
 8001400:	4a68      	ldr	r2, [pc, #416]	@ (80015a4 <init_sensors+0x324>)
 8001402:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
	sensors[4].trig_pin = ULTRASONIC_5_TRIG_Pin;
 8001406:	4b63      	ldr	r3, [pc, #396]	@ (8001594 <init_sensors+0x314>)
 8001408:	2280      	movs	r2, #128	@ 0x80
 800140a:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
	sensors[4].echo_port = ULTRASONIC_5_ECHO_GPIO_Port;
 800140e:	4b61      	ldr	r3, [pc, #388]	@ (8001594 <init_sensors+0x314>)
 8001410:	4a64      	ldr	r2, [pc, #400]	@ (80015a4 <init_sensors+0x324>)
 8001412:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
	sensors[4].echo_pin = ULTRASONIC_5_ECHO_Pin;
 8001416:	4b5f      	ldr	r3, [pc, #380]	@ (8001594 <init_sensors+0x314>)
 8001418:	2240      	movs	r2, #64	@ 0x40
 800141a:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
	sensors[4].stage_measure = READY;
 800141e:	4b5d      	ldr	r3, [pc, #372]	@ (8001594 <init_sensors+0x314>)
 8001420:	2200      	movs	r2, #0
 8001422:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

	sensors[4].tmr = &htim4;
 8001426:	4b5b      	ldr	r3, [pc, #364]	@ (8001594 <init_sensors+0x314>)
 8001428:	4a60      	ldr	r2, [pc, #384]	@ (80015ac <init_sensors+0x32c>)
 800142a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0
	sensors[4].ch_rising = TIM_CHANNEL_1;
 800142e:	4b59      	ldr	r3, [pc, #356]	@ (8001594 <init_sensors+0x314>)
 8001430:	2200      	movs	r2, #0
 8001432:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
	sensors[4].ch_falling = TIM_CHANNEL_2;
 8001436:	4b57      	ldr	r3, [pc, #348]	@ (8001594 <init_sensors+0x314>)
 8001438:	2204      	movs	r2, #4
 800143a:	f8c3 20d8 	str.w	r2, [r3, #216]	@ 0xd8

	sensors[4].trig_port->BSRR = sensors[4].trig_pin << 16;
 800143e:	4b55      	ldr	r3, [pc, #340]	@ (8001594 <init_sensors+0x314>)
 8001440:	f8b3 30c4 	ldrh.w	r3, [r3, #196]	@ 0xc4
 8001444:	461a      	mov	r2, r3
 8001446:	4b53      	ldr	r3, [pc, #332]	@ (8001594 <init_sensors+0x314>)
 8001448:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800144c:	0412      	lsls	r2, r2, #16
 800144e:	619a      	str	r2, [r3, #24]


	sensors[5].trig_port = ULTRASONIC_6_TRIG_GPIO_Port;
 8001450:	4b50      	ldr	r3, [pc, #320]	@ (8001594 <init_sensors+0x314>)
 8001452:	4a51      	ldr	r2, [pc, #324]	@ (8001598 <init_sensors+0x318>)
 8001454:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0
	sensors[5].trig_pin = ULTRASONIC_6_TRIG_Pin;
 8001458:	4b4e      	ldr	r3, [pc, #312]	@ (8001594 <init_sensors+0x314>)
 800145a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800145e:	f8a3 20f4 	strh.w	r2, [r3, #244]	@ 0xf4
	sensors[5].echo_port = ULTRASONIC_6_ECHO_GPIO_Port;
 8001462:	4b4c      	ldr	r3, [pc, #304]	@ (8001594 <init_sensors+0x314>)
 8001464:	4a4c      	ldr	r2, [pc, #304]	@ (8001598 <init_sensors+0x318>)
 8001466:	f8c3 20f8 	str.w	r2, [r3, #248]	@ 0xf8
	sensors[5].echo_pin = ULTRASONIC_6_ECHO_Pin;
 800146a:	4b4a      	ldr	r3, [pc, #296]	@ (8001594 <init_sensors+0x314>)
 800146c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001470:	f8a3 20fc 	strh.w	r2, [r3, #252]	@ 0xfc
	sensors[5].stage_measure = READY;
 8001474:	4b47      	ldr	r3, [pc, #284]	@ (8001594 <init_sensors+0x314>)
 8001476:	2200      	movs	r2, #0
 8001478:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

	sensors[5].tmr = &htim1;
 800147c:	4b45      	ldr	r3, [pc, #276]	@ (8001594 <init_sensors+0x314>)
 800147e:	4a4a      	ldr	r2, [pc, #296]	@ (80015a8 <init_sensors+0x328>)
 8001480:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
	sensors[5].ch_rising = TIM_CHANNEL_3;
 8001484:	4b43      	ldr	r3, [pc, #268]	@ (8001594 <init_sensors+0x314>)
 8001486:	2208      	movs	r2, #8
 8001488:	f8c3 2104 	str.w	r2, [r3, #260]	@ 0x104
	sensors[5].ch_falling = TIM_CHANNEL_4;
 800148c:	4b41      	ldr	r3, [pc, #260]	@ (8001594 <init_sensors+0x314>)
 800148e:	220c      	movs	r2, #12
 8001490:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108

	sensors[5].trig_port->BSRR = sensors[5].trig_pin << 16;
 8001494:	4b3f      	ldr	r3, [pc, #252]	@ (8001594 <init_sensors+0x314>)
 8001496:	f8b3 30f4 	ldrh.w	r3, [r3, #244]	@ 0xf4
 800149a:	461a      	mov	r2, r3
 800149c:	4b3d      	ldr	r3, [pc, #244]	@ (8001594 <init_sensors+0x314>)
 800149e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80014a2:	0412      	lsls	r2, r2, #16
 80014a4:	619a      	str	r2, [r3, #24]


	sensors[6].trig_port = ULTRASONIC_7_TRIG_GPIO_Port;
 80014a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001594 <init_sensors+0x314>)
 80014a8:	4a3e      	ldr	r2, [pc, #248]	@ (80015a4 <init_sensors+0x324>)
 80014aa:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
	sensors[6].trig_pin = ULTRASONIC_7_TRIG_Pin;
 80014ae:	4b39      	ldr	r3, [pc, #228]	@ (8001594 <init_sensors+0x314>)
 80014b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80014b4:	f8a3 2124 	strh.w	r2, [r3, #292]	@ 0x124
	sensors[6].echo_port = ULTRASONIC_7_ECHO_GPIO_Port;
 80014b8:	4b36      	ldr	r3, [pc, #216]	@ (8001594 <init_sensors+0x314>)
 80014ba:	4a3a      	ldr	r2, [pc, #232]	@ (80015a4 <init_sensors+0x324>)
 80014bc:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
	sensors[6].echo_pin = ULTRASONIC_7_ECHO_Pin;
 80014c0:	4b34      	ldr	r3, [pc, #208]	@ (8001594 <init_sensors+0x314>)
 80014c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80014c6:	f8a3 212c 	strh.w	r2, [r3, #300]	@ 0x12c
	sensors[6].stage_measure = READY;
 80014ca:	4b32      	ldr	r3, [pc, #200]	@ (8001594 <init_sensors+0x314>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c

	sensors[6].tmr = &htim4;
 80014d2:	4b30      	ldr	r3, [pc, #192]	@ (8001594 <init_sensors+0x314>)
 80014d4:	4a35      	ldr	r2, [pc, #212]	@ (80015ac <init_sensors+0x32c>)
 80014d6:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130
	sensors[6].ch_rising = TIM_CHANNEL_3;
 80014da:	4b2e      	ldr	r3, [pc, #184]	@ (8001594 <init_sensors+0x314>)
 80014dc:	2208      	movs	r2, #8
 80014de:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
	sensors[6].ch_falling = TIM_CHANNEL_4;
 80014e2:	4b2c      	ldr	r3, [pc, #176]	@ (8001594 <init_sensors+0x314>)
 80014e4:	220c      	movs	r2, #12
 80014e6:	f8c3 2138 	str.w	r2, [r3, #312]	@ 0x138

	sensors[6].trig_port->BSRR = sensors[6].trig_pin << 16;
 80014ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001594 <init_sensors+0x314>)
 80014ec:	f8b3 3124 	ldrh.w	r3, [r3, #292]	@ 0x124
 80014f0:	461a      	mov	r2, r3
 80014f2:	4b28      	ldr	r3, [pc, #160]	@ (8001594 <init_sensors+0x314>)
 80014f4:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 80014f8:	0412      	lsls	r2, r2, #16
 80014fa:	619a      	str	r2, [r3, #24]


	sensors[7].trig_port = ULTRASONIC_8_TRIG_GPIO_Port;
 80014fc:	4b25      	ldr	r3, [pc, #148]	@ (8001594 <init_sensors+0x314>)
 80014fe:	4a26      	ldr	r2, [pc, #152]	@ (8001598 <init_sensors+0x318>)
 8001500:	f8c3 2150 	str.w	r2, [r3, #336]	@ 0x150
	sensors[7].trig_pin = ULTRASONIC_8_TRIG_Pin;
 8001504:	4b23      	ldr	r3, [pc, #140]	@ (8001594 <init_sensors+0x314>)
 8001506:	2202      	movs	r2, #2
 8001508:	f8a3 2154 	strh.w	r2, [r3, #340]	@ 0x154
	sensors[7].echo_port = ULTRASONIC_8_ECHO_GPIO_Port;
 800150c:	4b21      	ldr	r3, [pc, #132]	@ (8001594 <init_sensors+0x314>)
 800150e:	4a22      	ldr	r2, [pc, #136]	@ (8001598 <init_sensors+0x318>)
 8001510:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
	sensors[7].echo_pin = ULTRASONIC_8_ECHO_Pin;
 8001514:	4b1f      	ldr	r3, [pc, #124]	@ (8001594 <init_sensors+0x314>)
 8001516:	2201      	movs	r2, #1
 8001518:	f8a3 215c 	strh.w	r2, [r3, #348]	@ 0x15c
	sensors[7].stage_measure = READY;
 800151c:	4b1d      	ldr	r3, [pc, #116]	@ (8001594 <init_sensors+0x314>)
 800151e:	2200      	movs	r2, #0
 8001520:	f883 216c 	strb.w	r2, [r3, #364]	@ 0x16c

	sensors[7].tmr = &htim5;
 8001524:	4b1b      	ldr	r3, [pc, #108]	@ (8001594 <init_sensors+0x314>)
 8001526:	4a1e      	ldr	r2, [pc, #120]	@ (80015a0 <init_sensors+0x320>)
 8001528:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160
	sensors[7].ch_rising = TIM_CHANNEL_1;
 800152c:	4b19      	ldr	r3, [pc, #100]	@ (8001594 <init_sensors+0x314>)
 800152e:	2200      	movs	r2, #0
 8001530:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
	sensors[7].ch_falling = TIM_CHANNEL_2;
 8001534:	4b17      	ldr	r3, [pc, #92]	@ (8001594 <init_sensors+0x314>)
 8001536:	2204      	movs	r2, #4
 8001538:	f8c3 2168 	str.w	r2, [r3, #360]	@ 0x168

	sensors[7].trig_port->BSRR = sensors[7].trig_pin << 16;
 800153c:	4b15      	ldr	r3, [pc, #84]	@ (8001594 <init_sensors+0x314>)
 800153e:	f8b3 3154 	ldrh.w	r3, [r3, #340]	@ 0x154
 8001542:	461a      	mov	r2, r3
 8001544:	4b13      	ldr	r3, [pc, #76]	@ (8001594 <init_sensors+0x314>)
 8001546:	f8d3 3150 	ldr.w	r3, [r3, #336]	@ 0x150
 800154a:	0412      	lsls	r2, r2, #16
 800154c:	619a      	str	r2, [r3, #24]

	HAL_Delay(10);
 800154e:	200a      	movs	r0, #10
 8001550:	e02e      	b.n	80015b0 <init_sensors+0x330>
 8001552:	bf00      	nop
 8001554:	20000090 	.word	0x20000090
 8001558:	200001d0 	.word	0x200001d0
 800155c:	200000b8 	.word	0x200000b8
 8001560:	200001ec 	.word	0x200001ec
 8001564:	200000e0 	.word	0x200000e0
 8001568:	20000208 	.word	0x20000208
 800156c:	20000108 	.word	0x20000108
 8001570:	20000224 	.word	0x20000224
 8001574:	20000130 	.word	0x20000130
 8001578:	20000240 	.word	0x20000240
 800157c:	20000158 	.word	0x20000158
 8001580:	2000025c 	.word	0x2000025c
 8001584:	20000180 	.word	0x20000180
 8001588:	20000278 	.word	0x20000278
 800158c:	200001a8 	.word	0x200001a8
 8001590:	20000294 	.word	0x20000294
 8001594:	200002b0 	.word	0x200002b0
 8001598:	40020000 	.word	0x40020000
 800159c:	20000e34 	.word	0x20000e34
 80015a0:	20000ec4 	.word	0x20000ec4
 80015a4:	40020400 	.word	0x40020400
 80015a8:	20000da4 	.word	0x20000da4
 80015ac:	20000e7c 	.word	0x20000e7c
 80015b0:	f003 f8d6 	bl	8004760 <HAL_Delay>
}
 80015b4:	bf00      	nop
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <start_tmr_mks>:
#include "delay_mks.h"

extern TIM_HandleTypeDef htim2;

void start_tmr_mks()
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80015bc:	4802      	ldr	r0, [pc, #8]	@ (80015c8 <start_tmr_mks+0x10>)
 80015be:	f004 fded 	bl	800619c <HAL_TIM_Base_Start_IT>
}
 80015c2:	bf00      	nop
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000dec 	.word	0x20000dec

080015cc <get_ticks_mks>:

uint32_t get_ticks_mks()
{
 80015cc:	b480      	push	{r7}
 80015ce:	b083      	sub	sp, #12
 80015d0:	af00      	add	r7, sp, #0
	uint32_t ret = TIM2->CNT;
 80015d2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80015d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015d8:	607b      	str	r3, [r7, #4]
	return ret;
 80015da:	687b      	ldr	r3, [r7, #4]
}
 80015dc:	4618      	mov	r0, r3
 80015de:	370c      	adds	r7, #12
 80015e0:	46bd      	mov	sp, r7
 80015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e6:	4770      	bx	lr

080015e8 <delay_mks>:

void delay_mks(uint32_t delay_len)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
	uint32_t tmr = get_ticks_mks();
 80015f0:	f7ff ffec 	bl	80015cc <get_ticks_mks>
 80015f4:	60f8      	str	r0, [r7, #12]
	while((uint32_t)(get_ticks_mks() - tmr) < (uint32_t)delay_len);
 80015f6:	bf00      	nop
 80015f8:	f7ff ffe8 	bl	80015cc <get_ticks_mks>
 80015fc:	4602      	mov	r2, r0
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	429a      	cmp	r2, r3
 8001606:	d8f7      	bhi.n	80015f8 <delay_mks+0x10>
}
 8001608:	bf00      	nop
 800160a:	bf00      	nop
 800160c:	3710      	adds	r7, #16
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
	...

08001614 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b088      	sub	sp, #32
 8001618:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800161a:	f107 030c 	add.w	r3, r7, #12
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
 8001622:	605a      	str	r2, [r3, #4]
 8001624:	609a      	str	r2, [r3, #8]
 8001626:	60da      	str	r2, [r3, #12]
 8001628:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	60bb      	str	r3, [r7, #8]
 800162e:	4b2b      	ldr	r3, [pc, #172]	@ (80016dc <MX_GPIO_Init+0xc8>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001632:	4a2a      	ldr	r2, [pc, #168]	@ (80016dc <MX_GPIO_Init+0xc8>)
 8001634:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001638:	6313      	str	r3, [r2, #48]	@ 0x30
 800163a:	4b28      	ldr	r3, [pc, #160]	@ (80016dc <MX_GPIO_Init+0xc8>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001642:	60bb      	str	r3, [r7, #8]
 8001644:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	607b      	str	r3, [r7, #4]
 800164a:	4b24      	ldr	r3, [pc, #144]	@ (80016dc <MX_GPIO_Init+0xc8>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800164e:	4a23      	ldr	r2, [pc, #140]	@ (80016dc <MX_GPIO_Init+0xc8>)
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	6313      	str	r3, [r2, #48]	@ 0x30
 8001656:	4b21      	ldr	r3, [pc, #132]	@ (80016dc <MX_GPIO_Init+0xc8>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	607b      	str	r3, [r7, #4]
 8001660:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	603b      	str	r3, [r7, #0]
 8001666:	4b1d      	ldr	r3, [pc, #116]	@ (80016dc <MX_GPIO_Init+0xc8>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800166a:	4a1c      	ldr	r2, [pc, #112]	@ (80016dc <MX_GPIO_Init+0xc8>)
 800166c:	f043 0302 	orr.w	r3, r3, #2
 8001670:	6313      	str	r3, [r2, #48]	@ 0x30
 8001672:	4b1a      	ldr	r3, [pc, #104]	@ (80016dc <MX_GPIO_Init+0xc8>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	603b      	str	r3, [r7, #0]
 800167c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ULTRASONIC_8_TRIG_Pin|ULTRASONIC_2_TRIG_Pin|ULTRASONIC_1_TRIG_Pin|ULTRASONIC_6_TRIG_Pin
 800167e:	2200      	movs	r2, #0
 8001680:	f649 018a 	movw	r1, #39050	@ 0x988a
 8001684:	4816      	ldr	r0, [pc, #88]	@ (80016e0 <MX_GPIO_Init+0xcc>)
 8001686:	f003 fb25 	bl	8004cd4 <HAL_GPIO_WritePin>
                          |W5500_RES_Pin|W5500_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ULTRASONIC_3_TRIG_Pin|ULTRASONIC_4_TRIG_Pin|ULTRASONIC_5_TRIG_Pin|ULTRASONIC_7_TRIG_Pin, GPIO_PIN_RESET);
 800168a:	2200      	movs	r2, #0
 800168c:	f248 2182 	movw	r1, #33410	@ 0x8282
 8001690:	4814      	ldr	r0, [pc, #80]	@ (80016e4 <MX_GPIO_Init+0xd0>)
 8001692:	f003 fb1f 	bl	8004cd4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin */
  GPIO_InitStruct.Pin = ULTRASONIC_8_TRIG_Pin|ULTRASONIC_2_TRIG_Pin|ULTRASONIC_1_TRIG_Pin|ULTRASONIC_6_TRIG_Pin
 8001696:	f649 038a 	movw	r3, #39050	@ 0x988a
 800169a:	60fb      	str	r3, [r7, #12]
                          |W5500_RES_Pin|W5500_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800169c:	2301      	movs	r3, #1
 800169e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016a0:	2300      	movs	r3, #0
 80016a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a4:	2300      	movs	r3, #0
 80016a6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016a8:	f107 030c 	add.w	r3, r7, #12
 80016ac:	4619      	mov	r1, r3
 80016ae:	480c      	ldr	r0, [pc, #48]	@ (80016e0 <MX_GPIO_Init+0xcc>)
 80016b0:	f003 f98c 	bl	80049cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = ULTRASONIC_3_TRIG_Pin|ULTRASONIC_4_TRIG_Pin|ULTRASONIC_5_TRIG_Pin|ULTRASONIC_7_TRIG_Pin;
 80016b4:	f248 2382 	movw	r3, #33410	@ 0x8282
 80016b8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ba:	2301      	movs	r3, #1
 80016bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016c2:	2300      	movs	r3, #0
 80016c4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c6:	f107 030c 	add.w	r3, r7, #12
 80016ca:	4619      	mov	r1, r3
 80016cc:	4805      	ldr	r0, [pc, #20]	@ (80016e4 <MX_GPIO_Init+0xd0>)
 80016ce:	f003 f97d 	bl	80049cc <HAL_GPIO_Init>

}
 80016d2:	bf00      	nop
 80016d4:	3720      	adds	r7, #32
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40023800 	.word	0x40023800
 80016e0:	40020000 	.word	0x40020000
 80016e4:	40020400 	.word	0x40020400

080016e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ec:	f002 ffc6 	bl	800467c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016f0:	f000 f812 	bl	8001718 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016f4:	f7ff ff8e 	bl	8001614 <MX_GPIO_Init>
  MX_SPI1_Init();
 80016f8:	f001 faf8 	bl	8002cec <MX_SPI1_Init>
  MX_TIM1_Init();
 80016fc:	f001 fc06 	bl	8002f0c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001700:	f001 fc8e 	bl	8003020 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001704:	f001 fcd8 	bl	80030b8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001708:	f001 fd5c 	bl	80031c4 <MX_TIM4_Init>
  MX_TIM5_Init();
 800170c:	f001 fde0 	bl	80032d0 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

  polden_lidar_main();
 8001710:	f7ff fcbe 	bl	8001090 <polden_lidar_main>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001714:	bf00      	nop
 8001716:	e7fd      	b.n	8001714 <main+0x2c>

08001718 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b094      	sub	sp, #80	@ 0x50
 800171c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800171e:	f107 0320 	add.w	r3, r7, #32
 8001722:	2230      	movs	r2, #48	@ 0x30
 8001724:	2100      	movs	r1, #0
 8001726:	4618      	mov	r0, r3
 8001728:	f005 fd2a 	bl	8007180 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800172c:	f107 030c 	add.w	r3, r7, #12
 8001730:	2200      	movs	r2, #0
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	605a      	str	r2, [r3, #4]
 8001736:	609a      	str	r2, [r3, #8]
 8001738:	60da      	str	r2, [r3, #12]
 800173a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800173c:	2300      	movs	r3, #0
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	4b29      	ldr	r3, [pc, #164]	@ (80017e8 <SystemClock_Config+0xd0>)
 8001742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001744:	4a28      	ldr	r2, [pc, #160]	@ (80017e8 <SystemClock_Config+0xd0>)
 8001746:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800174a:	6413      	str	r3, [r2, #64]	@ 0x40
 800174c:	4b26      	ldr	r3, [pc, #152]	@ (80017e8 <SystemClock_Config+0xd0>)
 800174e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001750:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001758:	2300      	movs	r3, #0
 800175a:	607b      	str	r3, [r7, #4]
 800175c:	4b23      	ldr	r3, [pc, #140]	@ (80017ec <SystemClock_Config+0xd4>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001764:	4a21      	ldr	r2, [pc, #132]	@ (80017ec <SystemClock_Config+0xd4>)
 8001766:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800176a:	6013      	str	r3, [r2, #0]
 800176c:	4b1f      	ldr	r3, [pc, #124]	@ (80017ec <SystemClock_Config+0xd4>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001774:	607b      	str	r3, [r7, #4]
 8001776:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001778:	230a      	movs	r3, #10
 800177a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800177c:	2301      	movs	r3, #1
 800177e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001780:	2310      	movs	r3, #16
 8001782:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001784:	2301      	movs	r3, #1
 8001786:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001788:	2302      	movs	r3, #2
 800178a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800178c:	2300      	movs	r3, #0
 800178e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001790:	2308      	movs	r3, #8
 8001792:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 8001794:	2354      	movs	r3, #84	@ 0x54
 8001796:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001798:	2302      	movs	r3, #2
 800179a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800179c:	2304      	movs	r3, #4
 800179e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017a0:	f107 0320 	add.w	r3, r7, #32
 80017a4:	4618      	mov	r0, r3
 80017a6:	f003 faaf 	bl	8004d08 <HAL_RCC_OscConfig>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80017b0:	f000 f81e 	bl	80017f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017b4:	230f      	movs	r3, #15
 80017b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017b8:	2302      	movs	r3, #2
 80017ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017bc:	2300      	movs	r3, #0
 80017be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80017c0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80017c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017c6:	2300      	movs	r3, #0
 80017c8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80017ca:	f107 030c 	add.w	r3, r7, #12
 80017ce:	2102      	movs	r1, #2
 80017d0:	4618      	mov	r0, r3
 80017d2:	f003 fd11 	bl	80051f8 <HAL_RCC_ClockConfig>
 80017d6:	4603      	mov	r3, r0
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d001      	beq.n	80017e0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 80017dc:	f000 f808 	bl	80017f0 <Error_Handler>
  }
}
 80017e0:	bf00      	nop
 80017e2:	3750      	adds	r7, #80	@ 0x50
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bd80      	pop	{r7, pc}
 80017e8:	40023800 	.word	0x40023800
 80017ec:	40007000 	.word	0x40007000

080017f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017f4:	b672      	cpsid	i
}
 80017f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017f8:	bf00      	nop
 80017fa:	e7fd      	b.n	80017f8 <Error_Handler+0x8>

080017fc <processing_message>:

static message_processing_error_t processing_input_message(uint8_t *buff, uint16_t buff_size, message_t *msg_struct);
static void processing_output_message(uint8_t *buff, message_t *msg_struct, uint16_t len);

message_processing_error_t processing_message(message_processing_t *message_processing)
{
 80017fc:	b590      	push	{r4, r7, lr}
 80017fe:	b089      	sub	sp, #36	@ 0x24
 8001800:	af02      	add	r7, sp, #8
 8001802:	6078      	str	r0, [r7, #4]
	message_processing_error_t ret = NET_ERR_OK;
 8001804:	2300      	movs	r3, #0
 8001806:	75fb      	strb	r3, [r7, #23]

	switch(message_processing->stage)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	2b07      	cmp	r3, #7
 800180e:	f200 8116 	bhi.w	8001a3e <processing_message+0x242>
 8001812:	a201      	add	r2, pc, #4	@ (adr r2, 8001818 <processing_message+0x1c>)
 8001814:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001818:	08001839 	.word	0x08001839
 800181c:	08001883 	.word	0x08001883
 8001820:	080018c5 	.word	0x080018c5
 8001824:	08001907 	.word	0x08001907
 8001828:	0800195b 	.word	0x0800195b
 800182c:	080019ab 	.word	0x080019ab
 8001830:	080019cf 	.word	0x080019cf
 8001834:	08001a27 	.word	0x08001a27
	{
		case NET_W5500_INIT:

			message_processing->__flag_net_init = 0;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2200      	movs	r2, #0
 800183c:	f883 28f4 	strb.w	r2, [r3, #2292]	@ 0x8f4

			if(net_init() == W5500_OK)
 8001840:	f7ff faa4 	bl	8000d8c <net_init>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	f040 80f6 	bne.w	8001a38 <processing_message+0x23c>
			{
				memcpy(message_processing->last_msg_struct_output.header, header, HEADER_SIZE);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	3376      	adds	r3, #118	@ 0x76
 8001850:	4a7d      	ldr	r2, [pc, #500]	@ (8001a48 <processing_message+0x24c>)
 8001852:	8811      	ldrh	r1, [r2, #0]
 8001854:	7892      	ldrb	r2, [r2, #2]
 8001856:	8019      	strh	r1, [r3, #0]
 8001858:	709a      	strb	r2, [r3, #2]
				message_processing->last_msg_struct_output.counter = 0;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2200      	movs	r2, #0
 800185e:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
				message_processing->__flag_net_init = 1;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2201      	movs	r2, #1
 8001866:	f883 28f4 	strb.w	r2, [r3, #2292]	@ 0x8f4
				message_processing->port = destport;
 800186a:	4b78      	ldr	r3, [pc, #480]	@ (8001a4c <processing_message+0x250>)
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	605a      	str	r2, [r3, #4]
				message_processing->socket = user_socket;
 8001872:	4b77      	ldr	r3, [pc, #476]	@ (8001a50 <processing_message+0x254>)
 8001874:	781a      	ldrb	r2, [r3, #0]
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	721a      	strb	r2, [r3, #8]
				message_processing->stage = NET_SOCK_INIT;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2201      	movs	r2, #1
 800187e:	701a      	strb	r2, [r3, #0]
			}

			break;
 8001880:	e0da      	b.n	8001a38 <processing_message+0x23c>

		case NET_SOCK_INIT:

			if(net_udp_open(message_processing->socket, message_processing->port) == W5500_OK)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	7a1a      	ldrb	r2, [r3, #8]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	b29b      	uxth	r3, r3
 800188c:	4619      	mov	r1, r3
 800188e:	4610      	mov	r0, r2
 8001890:	f7ff fb50 	bl	8000f34 <net_udp_open>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d107      	bne.n	80018aa <processing_message+0xae>
			{
				message_processing->__flag_socket_opened = 1;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2201      	movs	r2, #1
 800189e:	f883 28f5 	strb.w	r2, [r3, #2293]	@ 0x8f5
				message_processing->stage = NET_WAITING;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	2202      	movs	r2, #2
 80018a6:	701a      	strb	r2, [r3, #0]
				message_processing->__flag_net_init = 0;
				net_udp_close(message_processing->socket);
				message_processing->stage = NET_W5500_INIT;
			}

			break;
 80018a8:	e0c9      	b.n	8001a3e <processing_message+0x242>
				message_processing->__flag_net_init = 0;
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	2200      	movs	r2, #0
 80018ae:	f883 28f4 	strb.w	r2, [r3, #2292]	@ 0x8f4
				net_udp_close(message_processing->socket);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	7a1b      	ldrb	r3, [r3, #8]
 80018b6:	4618      	mov	r0, r3
 80018b8:	f7ff fbd7 	bl	800106a <net_udp_close>
				message_processing->stage = NET_W5500_INIT;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2200      	movs	r2, #0
 80018c0:	701a      	strb	r2, [r3, #0]
			break;
 80018c2:	e0bc      	b.n	8001a3e <processing_message+0x242>

		case NET_WAITING:

			message_processing->stage = NET_CHECK_RECEIVE;
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	2203      	movs	r2, #3
 80018c8:	701a      	strb	r2, [r3, #0]

			uint32_t dt_sender = get_ticks_mks() - message_processing->__tmr_sender;
 80018ca:	f7ff fe7f 	bl	80015cc <get_ticks_mks>
 80018ce:	4602      	mov	r2, r0
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	@ 0x8f0
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	60fb      	str	r3, [r7, #12]
			if(message_processing->__flag_sender == SENDING_OK && dt_sender > DELAYED_SENDER)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f893 38ec 	ldrb.w	r3, [r3, #2284]	@ 0x8ec
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	f040 80ab 	bne.w	8001a3c <processing_message+0x240>
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	f248 42d0 	movw	r2, #34000	@ 0x84d0
 80018ec:	4293      	cmp	r3, r2
 80018ee:	f240 80a5 	bls.w	8001a3c <processing_message+0x240>
			{
				message_processing->stage = NET_PROCESS_DATA_OUT;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2205      	movs	r2, #5
 80018f6:	701a      	strb	r2, [r3, #0]
				message_processing->__tmr_sender = get_ticks_mks();
 80018f8:	f7ff fe68 	bl	80015cc <get_ticks_mks>
 80018fc:	4602      	mov	r2, r0
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	f8c3 28f0 	str.w	r2, [r3, #2288]	@ 0x8f0
			}

			break;
 8001904:	e09a      	b.n	8001a3c <processing_message+0x240>

		case NET_CHECK_RECEIVE:

			int32_t size_packet = net_udp_rx(message_processing->socket, message_processing->__buff_rx, sizeof(message_processing->__buff_rx), message_processing->__remote_ip, &(message_processing->__remote_port));
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	7a18      	ldrb	r0, [r3, #8]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f103 01e2 	add.w	r1, r3, #226	@ 0xe2
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	f603 02e2 	addw	r2, r3, #2274	@ 0x8e2
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	f603 03e6 	addw	r3, r3, #2278	@ 0x8e6
 800191c:	9300      	str	r3, [sp, #0]
 800191e:	4613      	mov	r3, r2
 8001920:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001924:	f7ff fb56 	bl	8000fd4 <net_udp_rx>
 8001928:	6138      	str	r0, [r7, #16]
			if(size_packet < 0)
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	2b00      	cmp	r3, #0
 800192e:	da05      	bge.n	800193c <processing_message+0x140>
			{
				message_processing->stage = NET_SOCK_CLOSE;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	2207      	movs	r2, #7
 8001934:	701a      	strb	r2, [r3, #0]
				ret = NET_ERR_RX;
 8001936:	2301      	movs	r3, #1
 8001938:	75fb      	strb	r3, [r7, #23]
			else
			{
				message_processing->stage = NET_WAITING;
			}

			break;
 800193a:	e080      	b.n	8001a3e <processing_message+0x242>
			else if(size_packet > 0)
 800193c:	693b      	ldr	r3, [r7, #16]
 800193e:	2b00      	cmp	r3, #0
 8001940:	dd07      	ble.n	8001952 <processing_message+0x156>
				message_processing->__size_last_receive_packet = size_packet;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	693a      	ldr	r2, [r7, #16]
 8001946:	f8c3 28e8 	str.w	r2, [r3, #2280]	@ 0x8e8
				message_processing->stage = NET_PROCESS_RECV;
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	2204      	movs	r2, #4
 800194e:	701a      	strb	r2, [r3, #0]
			break;
 8001950:	e075      	b.n	8001a3e <processing_message+0x242>
				message_processing->stage = NET_WAITING;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2202      	movs	r2, #2
 8001956:	701a      	strb	r2, [r3, #0]
			break;
 8001958:	e071      	b.n	8001a3e <processing_message+0x242>

		case NET_PROCESS_RECV:

			ret = processing_input_message(message_processing->__buff_rx, message_processing->__size_last_receive_packet, &(message_processing->last_msg_struct_input));
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	f103 00e2 	add.w	r0, r3, #226	@ 0xe2
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	@ 0x8e8
 8001966:	b299      	uxth	r1, r3
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	330a      	adds	r3, #10
 800196c:	461a      	mov	r2, r3
 800196e:	f000 f871 	bl	8001a54 <processing_input_message>
 8001972:	4603      	mov	r3, r0
 8001974:	75fb      	strb	r3, [r7, #23]

			if(ret == NET_ERR_OK)
 8001976:	7dfb      	ldrb	r3, [r7, #23]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d112      	bne.n	80019a2 <processing_message+0x1a6>
			{
				if(message_processing->last_msg_struct_input.payload[0] == 1)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	7c1b      	ldrb	r3, [r3, #16]
 8001980:	2b01      	cmp	r3, #1
 8001982:	d10a      	bne.n	800199a <processing_message+0x19e>
				{
					message_processing->__flag_sender = SENDING_OK;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	f883 28ec 	strb.w	r2, [r3, #2284]	@ 0x8ec
					message_processing->__tmr_sender = get_ticks_mks();
 800198c:	f7ff fe1e 	bl	80015cc <get_ticks_mks>
 8001990:	4602      	mov	r2, r0
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f8c3 28f0 	str.w	r2, [r3, #2288]	@ 0x8f0
 8001998:	e003      	b.n	80019a2 <processing_message+0x1a6>
				}
				else
				{
					message_processing->__flag_sender = SENDING_STOP;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2201      	movs	r2, #1
 800199e:	f883 28ec 	strb.w	r2, [r3, #2284]	@ 0x8ec
				}
			}

			message_processing->stage = NET_WAITING;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2202      	movs	r2, #2
 80019a6:	701a      	strb	r2, [r3, #0]

			break;
 80019a8:	e049      	b.n	8001a3e <processing_message+0x242>

		case NET_PROCESS_DATA_OUT:

			processing_output_message(message_processing->__buff_tx, &(message_processing->last_msg_struct_output), (HEADER_SIZE + 4 + message_processing->last_msg_struct_output.payload_size));
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	f203 40e2 	addw	r0, r3, #1250	@ 0x4e2
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	f103 0176 	add.w	r1, r3, #118	@ 0x76
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 80019bc:	3307      	adds	r3, #7
 80019be:	b29b      	uxth	r3, r3
 80019c0:	461a      	mov	r2, r3
 80019c2:	f000 f8b7 	bl	8001b34 <processing_output_message>
			message_processing->stage = NET_SEND_DATA;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2206      	movs	r2, #6
 80019ca:	701a      	strb	r2, [r3, #0]

			break;
 80019cc:	e037      	b.n	8001a3e <processing_message+0x242>

		case NET_SEND_DATA:

            if (net_udp_tx(message_processing->socket, message_processing->__buff_tx, (HEADER_SIZE + 4 + message_processing->last_msg_struct_output.payload_size), message_processing->__remote_ip, message_processing->__remote_port) != W5500_OK)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	7a18      	ldrb	r0, [r3, #8]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f203 41e2 	addw	r1, r3, #1250	@ 0x4e2
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	f8b3 307a 	ldrh.w	r3, [r3, #122]	@ 0x7a
 80019de:	3307      	adds	r3, #7
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f603 04e2 	addw	r4, r3, #2274	@ 0x8e2
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	f8b3 38e6 	ldrh.w	r3, [r3, #2278]	@ 0x8e6
 80019ee:	9300      	str	r3, [sp, #0]
 80019f0:	4623      	mov	r3, r4
 80019f2:	f7ff fb12 	bl	800101a <net_udp_tx>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d002      	beq.n	8001a02 <processing_message+0x206>
            {
            	ret = NET_ERR_TX;
 80019fc:	2302      	movs	r3, #2
 80019fe:	75fb      	strb	r3, [r7, #23]
 8001a00:	e00d      	b.n	8001a1e <processing_message+0x222>
            }
            else
            {
            	message_processing->__tmr_sender = get_ticks_mks();
 8001a02:	f7ff fde3 	bl	80015cc <get_ticks_mks>
 8001a06:	4602      	mov	r2, r0
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	f8c3 28f0 	str.w	r2, [r3, #2288]	@ 0x8f0
            	message_processing->last_msg_struct_output.counter++;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	f893 3079 	ldrb.w	r3, [r3, #121]	@ 0x79
 8001a14:	3301      	adds	r3, #1
 8001a16:	b2da      	uxtb	r2, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
            }

            message_processing->stage = NET_WAITING;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2202      	movs	r2, #2
 8001a22:	701a      	strb	r2, [r3, #0]

			break;
 8001a24:	e00b      	b.n	8001a3e <processing_message+0x242>

		case NET_SOCK_CLOSE:

			net_udp_close(message_processing->socket);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	7a1b      	ldrb	r3, [r3, #8]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff fb1d 	bl	800106a <net_udp_close>
			message_processing->stage = NET_SOCK_INIT;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2201      	movs	r2, #1
 8001a34:	701a      	strb	r2, [r3, #0]

			break;
 8001a36:	e002      	b.n	8001a3e <processing_message+0x242>
			break;
 8001a38:	bf00      	nop
 8001a3a:	e000      	b.n	8001a3e <processing_message+0x242>
			break;
 8001a3c:	bf00      	nop
	}

	return ret;
 8001a3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	371c      	adds	r7, #28
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd90      	pop	{r4, r7, pc}
 8001a48:	20000014 	.word	0x20000014
 8001a4c:	20000018 	.word	0x20000018
 8001a50:	20000d2c 	.word	0x20000d2c

08001a54 <processing_input_message>:

static message_processing_error_t processing_input_message(uint8_t *buff, uint16_t buff_size, message_t *msg_struct)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b088      	sub	sp, #32
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	460b      	mov	r3, r1
 8001a5e:	607a      	str	r2, [r7, #4]
 8001a60:	817b      	strh	r3, [r7, #10]

	//if(buff_size < MESSAGE_SIZE) return (MESSAGE_SIZE - buff_size);
	if(memcmp(buff, header, HEADER_SIZE) != 0)
 8001a62:	2203      	movs	r2, #3
 8001a64:	4932      	ldr	r1, [pc, #200]	@ (8001b30 <processing_input_message+0xdc>)
 8001a66:	68f8      	ldr	r0, [r7, #12]
 8001a68:	f005 fb7a 	bl	8007160 <memcmp>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <processing_input_message+0x22>
	{
		return NET_ERR_HEADER;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e057      	b.n	8001b26 <processing_input_message+0xd2>
	}

	uint8_t checksum = 0;
 8001a76:	2300      	movs	r3, #0
 8001a78:	77fb      	strb	r3, [r7, #31]

	for(int i = 0; i < (buff_size - 1); i++) checksum += buff[i];
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61bb      	str	r3, [r7, #24]
 8001a7e:	e009      	b.n	8001a94 <processing_input_message+0x40>
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	4413      	add	r3, r2
 8001a86:	781a      	ldrb	r2, [r3, #0]
 8001a88:	7ffb      	ldrb	r3, [r7, #31]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	77fb      	strb	r3, [r7, #31]
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	3301      	adds	r3, #1
 8001a92:	61bb      	str	r3, [r7, #24]
 8001a94:	897b      	ldrh	r3, [r7, #10]
 8001a96:	3b01      	subs	r3, #1
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	dbf0      	blt.n	8001a80 <processing_input_message+0x2c>

	uint16_t current_ptr = 0;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	82fb      	strh	r3, [r7, #22]
	memcpy(msg_struct->header, buff + current_ptr, HEADER_SIZE); current_ptr += HEADER_SIZE;
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	8afb      	ldrh	r3, [r7, #22]
 8001aa6:	68fa      	ldr	r2, [r7, #12]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	2203      	movs	r2, #3
 8001aac:	4619      	mov	r1, r3
 8001aae:	f005 fb93 	bl	80071d8 <memcpy>
 8001ab2:	8afb      	ldrh	r3, [r7, #22]
 8001ab4:	3303      	adds	r3, #3
 8001ab6:	82fb      	strh	r3, [r7, #22]
	memcpy(&msg_struct->counter, buff + current_ptr, 1); current_ptr += 1;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	3303      	adds	r3, #3
 8001abc:	8afa      	ldrh	r2, [r7, #22]
 8001abe:	68f9      	ldr	r1, [r7, #12]
 8001ac0:	440a      	add	r2, r1
 8001ac2:	7812      	ldrb	r2, [r2, #0]
 8001ac4:	701a      	strb	r2, [r3, #0]
 8001ac6:	8afb      	ldrh	r3, [r7, #22]
 8001ac8:	3301      	adds	r3, #1
 8001aca:	82fb      	strh	r3, [r7, #22]
	memcpy(&msg_struct->payload_size, buff + current_ptr, sizeof(msg_struct->payload_size)); current_ptr += sizeof(msg_struct->payload_size);
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	3304      	adds	r3, #4
 8001ad0:	8afa      	ldrh	r2, [r7, #22]
 8001ad2:	68f9      	ldr	r1, [r7, #12]
 8001ad4:	440a      	add	r2, r1
 8001ad6:	8812      	ldrh	r2, [r2, #0]
 8001ad8:	b292      	uxth	r2, r2
 8001ada:	801a      	strh	r2, [r3, #0]
 8001adc:	8afb      	ldrh	r3, [r7, #22]
 8001ade:	3302      	adds	r3, #2
 8001ae0:	82fb      	strh	r3, [r7, #22]
	memcpy(&msg_struct->payload, buff + current_ptr, msg_struct->payload_size); current_ptr += msg_struct->payload_size;
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	1d98      	adds	r0, r3, #6
 8001ae6:	8afb      	ldrh	r3, [r7, #22]
 8001ae8:	68fa      	ldr	r2, [r7, #12]
 8001aea:	18d1      	adds	r1, r2, r3
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	889b      	ldrh	r3, [r3, #4]
 8001af0:	461a      	mov	r2, r3
 8001af2:	f005 fb71 	bl	80071d8 <memcpy>
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	889a      	ldrh	r2, [r3, #4]
 8001afa:	8afb      	ldrh	r3, [r7, #22]
 8001afc:	4413      	add	r3, r2
 8001afe:	82fb      	strh	r3, [r7, #22]
	memcpy(&msg_struct->checksum, buff + current_ptr, 1); current_ptr += 1;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	336a      	adds	r3, #106	@ 0x6a
 8001b04:	8afa      	ldrh	r2, [r7, #22]
 8001b06:	68f9      	ldr	r1, [r7, #12]
 8001b08:	440a      	add	r2, r1
 8001b0a:	7812      	ldrb	r2, [r2, #0]
 8001b0c:	701a      	strb	r2, [r3, #0]
 8001b0e:	8afb      	ldrh	r3, [r7, #22]
 8001b10:	3301      	adds	r3, #1
 8001b12:	82fb      	strh	r3, [r7, #22]

	if(checksum != msg_struct->checksum)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	f893 306a 	ldrb.w	r3, [r3, #106]	@ 0x6a
 8001b1a:	7ffa      	ldrb	r2, [r7, #31]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	d001      	beq.n	8001b24 <processing_input_message+0xd0>
	{
		return NET_ERR_CHECKSUM;
 8001b20:	2304      	movs	r3, #4
 8001b22:	e000      	b.n	8001b26 <processing_input_message+0xd2>
	}


	return NET_ERR_OK;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3720      	adds	r7, #32
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	20000014 	.word	0x20000014

08001b34 <processing_output_message>:

static void processing_output_message(uint8_t *buff, message_t *msg_struct, uint16_t len)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b088      	sub	sp, #32
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	60f8      	str	r0, [r7, #12]
 8001b3c:	60b9      	str	r1, [r7, #8]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	80fb      	strh	r3, [r7, #6]
	uint16_t current_ptr = 0;
 8001b42:	2300      	movs	r3, #0
 8001b44:	82fb      	strh	r3, [r7, #22]

	memcpy(buff + current_ptr, msg_struct->header, HEADER_SIZE); current_ptr += HEADER_SIZE;
 8001b46:	8afb      	ldrh	r3, [r7, #22]
 8001b48:	68fa      	ldr	r2, [r7, #12]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	68b9      	ldr	r1, [r7, #8]
 8001b4e:	2203      	movs	r2, #3
 8001b50:	4618      	mov	r0, r3
 8001b52:	f005 fb41 	bl	80071d8 <memcpy>
 8001b56:	8afb      	ldrh	r3, [r7, #22]
 8001b58:	3303      	adds	r3, #3
 8001b5a:	82fb      	strh	r3, [r7, #22]
	memcpy(buff + current_ptr, &msg_struct->counter, 1); current_ptr += 1;
 8001b5c:	8afb      	ldrh	r3, [r7, #22]
 8001b5e:	68fa      	ldr	r2, [r7, #12]
 8001b60:	4413      	add	r3, r2
 8001b62:	68ba      	ldr	r2, [r7, #8]
 8001b64:	3203      	adds	r2, #3
 8001b66:	7812      	ldrb	r2, [r2, #0]
 8001b68:	701a      	strb	r2, [r3, #0]
 8001b6a:	8afb      	ldrh	r3, [r7, #22]
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	82fb      	strh	r3, [r7, #22]
	memcpy(buff + current_ptr, &msg_struct->payload_size, sizeof(msg_struct->payload_size)); current_ptr += sizeof(msg_struct->payload_size);
 8001b70:	8afb      	ldrh	r3, [r7, #22]
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	4413      	add	r3, r2
 8001b76:	68ba      	ldr	r2, [r7, #8]
 8001b78:	3204      	adds	r2, #4
 8001b7a:	8812      	ldrh	r2, [r2, #0]
 8001b7c:	b292      	uxth	r2, r2
 8001b7e:	801a      	strh	r2, [r3, #0]
 8001b80:	8afb      	ldrh	r3, [r7, #22]
 8001b82:	3302      	adds	r3, #2
 8001b84:	82fb      	strh	r3, [r7, #22]
	memcpy(buff + current_ptr, &msg_struct->payload, msg_struct->payload_size); current_ptr += msg_struct->payload_size;
 8001b86:	8afb      	ldrh	r3, [r7, #22]
 8001b88:	68fa      	ldr	r2, [r7, #12]
 8001b8a:	18d0      	adds	r0, r2, r3
 8001b8c:	68bb      	ldr	r3, [r7, #8]
 8001b8e:	1d99      	adds	r1, r3, #6
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	889b      	ldrh	r3, [r3, #4]
 8001b94:	461a      	mov	r2, r3
 8001b96:	f005 fb1f 	bl	80071d8 <memcpy>
 8001b9a:	68bb      	ldr	r3, [r7, #8]
 8001b9c:	889a      	ldrh	r2, [r3, #4]
 8001b9e:	8afb      	ldrh	r3, [r7, #22]
 8001ba0:	4413      	add	r3, r2
 8001ba2:	82fb      	strh	r3, [r7, #22]

	uint8_t checksum = 0;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	77fb      	strb	r3, [r7, #31]
	for(int i = 0; i < (len - 1); i++) checksum += buff[i];
 8001ba8:	2300      	movs	r3, #0
 8001baa:	61bb      	str	r3, [r7, #24]
 8001bac:	e009      	b.n	8001bc2 <processing_output_message+0x8e>
 8001bae:	69bb      	ldr	r3, [r7, #24]
 8001bb0:	68fa      	ldr	r2, [r7, #12]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	781a      	ldrb	r2, [r3, #0]
 8001bb6:	7ffb      	ldrb	r3, [r7, #31]
 8001bb8:	4413      	add	r3, r2
 8001bba:	77fb      	strb	r3, [r7, #31]
 8001bbc:	69bb      	ldr	r3, [r7, #24]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	61bb      	str	r3, [r7, #24]
 8001bc2:	88fb      	ldrh	r3, [r7, #6]
 8001bc4:	3b01      	subs	r3, #1
 8001bc6:	69ba      	ldr	r2, [r7, #24]
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	dbf0      	blt.n	8001bae <processing_output_message+0x7a>
	buff[current_ptr] = checksum;
 8001bcc:	8afb      	ldrh	r3, [r7, #22]
 8001bce:	68fa      	ldr	r2, [r7, #12]
 8001bd0:	4413      	add	r3, r2
 8001bd2:	7ffa      	ldrb	r2, [r7, #31]
 8001bd4:	701a      	strb	r2, [r3, #0]

}
 8001bd6:	bf00      	nop
 8001bd8:	3720      	adds	r7, #32
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}

08001bde <init_ring_buff>:
 */

#include "ring_buff.h"

ring_buff_result_t init_ring_buff(ring_buff_t *ring_buff, uint8_t *buff, uint32_t buff_size)
{
 8001bde:	b480      	push	{r7}
 8001be0:	b087      	sub	sp, #28
 8001be2:	af00      	add	r7, sp, #0
 8001be4:	60f8      	str	r0, [r7, #12]
 8001be6:	60b9      	str	r1, [r7, #8]
 8001be8:	607a      	str	r2, [r7, #4]
    if(ring_buff == NULL || buff == NULL || buff_size == 0) return BUFF_INVALID;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d005      	beq.n	8001bfc <init_ring_buff+0x1e>
 8001bf0:	68bb      	ldr	r3, [r7, #8]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d002      	beq.n	8001bfc <init_ring_buff+0x1e>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d101      	bne.n	8001c00 <init_ring_buff+0x22>
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	e014      	b.n	8001c2a <init_ring_buff+0x4c>
    ring_buff_result_t ret = BUFF_OK;
 8001c00:	2300      	movs	r3, #0
 8001c02:	75fb      	strb	r3, [r7, #23]

    ring_buff->buff = buff;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	68ba      	ldr	r2, [r7, #8]
 8001c08:	601a      	str	r2, [r3, #0]
    ring_buff->size_buff = buff_size;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	687a      	ldr	r2, [r7, #4]
 8001c0e:	605a      	str	r2, [r3, #4]
    ring_buff->current_size_buff = 0;
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	2200      	movs	r2, #0
 8001c14:	611a      	str	r2, [r3, #16]
    ring_buff->start_pos = 0;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	609a      	str	r2, [r3, #8]
    ring_buff->end_pos = 0;
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	2200      	movs	r2, #0
 8001c20:	60da      	str	r2, [r3, #12]
    ring_buff->flag_overflow_buff = 0;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	2200      	movs	r2, #0
 8001c26:	751a      	strb	r2, [r3, #20]

    return ret;
 8001c28:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	371c      	adds	r7, #28
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr

08001c36 <put_byte_to_buff>:



ring_buff_result_t put_byte_to_buff(ring_buff_t *ring_buff, uint8_t byte_to_put)
{
 8001c36:	b480      	push	{r7}
 8001c38:	b085      	sub	sp, #20
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	6078      	str	r0, [r7, #4]
 8001c3e:	460b      	mov	r3, r1
 8001c40:	70fb      	strb	r3, [r7, #3]
    if(ring_buff == NULL) return BUFF_INVALID;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d101      	bne.n	8001c4c <put_byte_to_buff+0x16>
 8001c48:	2302      	movs	r3, #2
 8001c4a:	e02a      	b.n	8001ca2 <put_byte_to_buff+0x6c>
    ring_buff_result_t ret = BUFF_OK;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	73fb      	strb	r3, [r7, #15]

    if(ring_buff->current_size_buff == ring_buff->size_buff)return BUFF_OVERFLOW;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	691a      	ldr	r2, [r3, #16]
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d101      	bne.n	8001c60 <put_byte_to_buff+0x2a>
 8001c5c:	2301      	movs	r3, #1
 8001c5e:	e020      	b.n	8001ca2 <put_byte_to_buff+0x6c>

    ring_buff->buff[ring_buff->end_pos] = byte_to_put;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681a      	ldr	r2, [r3, #0]
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	68db      	ldr	r3, [r3, #12]
 8001c68:	4413      	add	r3, r2
 8001c6a:	78fa      	ldrb	r2, [r7, #3]
 8001c6c:	701a      	strb	r2, [r3, #0]
    ring_buff->end_pos++;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	1c5a      	adds	r2, r3, #1
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	60da      	str	r2, [r3, #12]
    if(ring_buff->current_size_buff < ring_buff->size_buff)ring_buff->current_size_buff++;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	691a      	ldr	r2, [r3, #16]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	d204      	bcs.n	8001c8e <put_byte_to_buff+0x58>
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	691b      	ldr	r3, [r3, #16]
 8001c88:	1c5a      	adds	r2, r3, #1
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	611a      	str	r2, [r3, #16]
    if(ring_buff->end_pos >= ring_buff->size_buff) ring_buff->end_pos = 0;
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	68da      	ldr	r2, [r3, #12]
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d302      	bcc.n	8001ca0 <put_byte_to_buff+0x6a>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	60da      	str	r2, [r3, #12]

    return ret;
 8001ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3714      	adds	r7, #20
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <get_byte_to_buff>:

ring_buff_result_t get_byte_to_buff(ring_buff_t *ring_buff, uint8_t *byte_to_get)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	b085      	sub	sp, #20
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	6078      	str	r0, [r7, #4]
 8001cb6:	6039      	str	r1, [r7, #0]
    if(ring_buff == NULL || byte_to_get == NULL) return BUFF_INVALID;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d002      	beq.n	8001cc4 <get_byte_to_buff+0x16>
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d101      	bne.n	8001cc8 <get_byte_to_buff+0x1a>
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	e023      	b.n	8001d10 <get_byte_to_buff+0x62>
    if(ring_buff->current_size_buff == 0) return BUFF_EMPTY;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d101      	bne.n	8001cd4 <get_byte_to_buff+0x26>
 8001cd0:	2304      	movs	r3, #4
 8001cd2:	e01d      	b.n	8001d10 <get_byte_to_buff+0x62>

    ring_buff_result_t ret = BUFF_OK;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	73fb      	strb	r3, [r7, #15]

    *byte_to_get = ring_buff->buff[ring_buff->start_pos];
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	4413      	add	r3, r2
 8001ce2:	781a      	ldrb	r2, [r3, #0]
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	701a      	strb	r2, [r3, #0]

    ring_buff->start_pos++;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	689b      	ldr	r3, [r3, #8]
 8001cec:	1c5a      	adds	r2, r3, #1
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	609a      	str	r2, [r3, #8]
    ring_buff->current_size_buff--;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	691b      	ldr	r3, [r3, #16]
 8001cf6:	1e5a      	subs	r2, r3, #1
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	611a      	str	r2, [r3, #16]
    if(ring_buff->start_pos >= ring_buff->size_buff) ring_buff->start_pos = 0;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	689a      	ldr	r2, [r3, #8]
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	d302      	bcc.n	8001d0e <get_byte_to_buff+0x60>
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	609a      	str	r2, [r3, #8]

    return ret;
 8001d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3714      	adds	r7, #20
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr

08001d1c <init_universal_ring_buff>:




ring_buff_result_t init_universal_ring_buff(universal_ring_buff_t *ring_buff, uint8_t *buff, uint32_t buff_size, uint8_t element_size)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b086      	sub	sp, #24
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	60f8      	str	r0, [r7, #12]
 8001d24:	60b9      	str	r1, [r7, #8]
 8001d26:	607a      	str	r2, [r7, #4]
 8001d28:	70fb      	strb	r3, [r7, #3]
	if(ring_buff == NULL || buff == NULL || buff_size == 0 || element_size == 0) return BUFF_INVALID;
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d008      	beq.n	8001d42 <init_universal_ring_buff+0x26>
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d005      	beq.n	8001d42 <init_universal_ring_buff+0x26>
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d002      	beq.n	8001d42 <init_universal_ring_buff+0x26>
 8001d3c:	78fb      	ldrb	r3, [r7, #3]
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d101      	bne.n	8001d46 <init_universal_ring_buff+0x2a>
 8001d42:	2302      	movs	r3, #2
 8001d44:	e018      	b.n	8001d78 <init_universal_ring_buff+0x5c>
	if((buff_size%element_size)) return BUFF_INVALID; //      , ..  
 8001d46:	78fa      	ldrb	r2, [r7, #3]
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	fbb3 f1f2 	udiv	r1, r3, r2
 8001d4e:	fb01 f202 	mul.w	r2, r1, r2
 8001d52:	1a9b      	subs	r3, r3, r2
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <init_universal_ring_buff+0x40>
 8001d58:	2302      	movs	r3, #2
 8001d5a:	e00d      	b.n	8001d78 <init_universal_ring_buff+0x5c>
    ring_buff_result_t ret = BUFF_OK;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	75fb      	strb	r3, [r7, #23]

    ring_buff->size_element = element_size;
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	78fa      	ldrb	r2, [r7, #3]
 8001d64:	761a      	strb	r2, [r3, #24]
    ret = init_ring_buff(&(ring_buff->ring_buff_u8t), buff, buff_size);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	687a      	ldr	r2, [r7, #4]
 8001d6a:	68b9      	ldr	r1, [r7, #8]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff ff36 	bl	8001bde <init_ring_buff>
 8001d72:	4603      	mov	r3, r0
 8001d74:	75fb      	strb	r3, [r7, #23]

    return ret;
 8001d76:	7dfb      	ldrb	r3, [r7, #23]
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3718      	adds	r7, #24
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <put_element_to_buff>:


ring_buff_result_t put_element_to_buff(universal_ring_buff_t *ring_buff, uint8_t *element_to_put)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b086      	sub	sp, #24
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
	if(ring_buff == NULL) return BUFF_INVALID;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d101      	bne.n	8001d94 <put_element_to_buff+0x14>
 8001d90:	2302      	movs	r3, #2
 8001d92:	e02d      	b.n	8001df0 <put_element_to_buff+0x70>
	if((ring_buff->ring_buff_u8t.size_buff - ring_buff->ring_buff_u8t.current_size_buff) < ring_buff->size_element) return BUFF_IS_FULL;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	685a      	ldr	r2, [r3, #4]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	691b      	ldr	r3, [r3, #16]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	687a      	ldr	r2, [r7, #4]
 8001da0:	7e12      	ldrb	r2, [r2, #24]
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d201      	bcs.n	8001daa <put_element_to_buff+0x2a>
 8001da6:	2303      	movs	r3, #3
 8001da8:	e022      	b.n	8001df0 <put_element_to_buff+0x70>
	ring_buff_result_t ret = BUFF_OK;
 8001daa:	2300      	movs	r3, #0
 8001dac:	75fb      	strb	r3, [r7, #23]

	uint8_t byte_for_buff = 0;
 8001dae:	2300      	movs	r3, #0
 8001db0:	73fb      	strb	r3, [r7, #15]
	for(int i = 0; i < ring_buff->size_element; i++)
 8001db2:	2300      	movs	r3, #0
 8001db4:	613b      	str	r3, [r7, #16]
 8001db6:	e012      	b.n	8001dde <put_element_to_buff+0x5e>
	{
		byte_for_buff = element_to_put[i];
 8001db8:	693b      	ldr	r3, [r7, #16]
 8001dba:	683a      	ldr	r2, [r7, #0]
 8001dbc:	4413      	add	r3, r2
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	73fb      	strb	r3, [r7, #15]
		ret = put_byte_to_buff(&(ring_buff->ring_buff_u8t), byte_for_buff);
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	7bfa      	ldrb	r2, [r7, #15]
 8001dc6:	4611      	mov	r1, r2
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f7ff ff34 	bl	8001c36 <put_byte_to_buff>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	75fb      	strb	r3, [r7, #23]

		if(ret != BUFF_OK) break;
 8001dd2:	7dfb      	ldrb	r3, [r7, #23]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d109      	bne.n	8001dec <put_element_to_buff+0x6c>
	for(int i = 0; i < ring_buff->size_element; i++)
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	3301      	adds	r3, #1
 8001ddc:	613b      	str	r3, [r7, #16]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	7e1b      	ldrb	r3, [r3, #24]
 8001de2:	461a      	mov	r2, r3
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	4293      	cmp	r3, r2
 8001de8:	dbe6      	blt.n	8001db8 <put_element_to_buff+0x38>
 8001dea:	e000      	b.n	8001dee <put_element_to_buff+0x6e>
		if(ret != BUFF_OK) break;
 8001dec:	bf00      	nop
	}

	return ret;
 8001dee:	7dfb      	ldrb	r3, [r7, #23]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3718      	adds	r7, #24
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <get_element_to_buff>:


ring_buff_result_t get_element_to_buff(universal_ring_buff_t *ring_buff, uint8_t *element_to_get)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
	if(ring_buff == NULL) return BUFF_INVALID;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d101      	bne.n	8001e0c <get_element_to_buff+0x14>
 8001e08:	2302      	movs	r3, #2
 8001e0a:	e023      	b.n	8001e54 <get_element_to_buff+0x5c>
	ring_buff_result_t ret = BUFF_OK;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	75fb      	strb	r3, [r7, #23]

	uint8_t byte_from_buff = 0;
 8001e10:	2300      	movs	r3, #0
 8001e12:	73fb      	strb	r3, [r7, #15]
	for(int i = 0; i < ring_buff->size_element; i++)
 8001e14:	2300      	movs	r3, #0
 8001e16:	613b      	str	r3, [r7, #16]
 8001e18:	e013      	b.n	8001e42 <get_element_to_buff+0x4a>
	{
		//byte_from_buff = (uint8_t)(element_to_put >> (8*i));
		ret = get_byte_to_buff(&(ring_buff->ring_buff_u8t), &byte_from_buff);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f107 020f 	add.w	r2, r7, #15
 8001e20:	4611      	mov	r1, r2
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff ff43 	bl	8001cae <get_byte_to_buff>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	75fb      	strb	r3, [r7, #23]

		element_to_get[i] = byte_from_buff;
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	683a      	ldr	r2, [r7, #0]
 8001e30:	4413      	add	r3, r2
 8001e32:	7bfa      	ldrb	r2, [r7, #15]
 8001e34:	701a      	strb	r2, [r3, #0]

		if(ret != BUFF_OK) break;
 8001e36:	7dfb      	ldrb	r3, [r7, #23]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d109      	bne.n	8001e50 <get_element_to_buff+0x58>
	for(int i = 0; i < ring_buff->size_element; i++)
 8001e3c:	693b      	ldr	r3, [r7, #16]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	613b      	str	r3, [r7, #16]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	7e1b      	ldrb	r3, [r3, #24]
 8001e46:	461a      	mov	r2, r3
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	dbe5      	blt.n	8001e1a <get_element_to_buff+0x22>
 8001e4e:	e000      	b.n	8001e52 <get_element_to_buff+0x5a>
		if(ret != BUFF_OK) break;
 8001e50:	bf00      	nop
	}

	return ret;
 8001e52:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3718      	adds	r7, #24
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}

08001e5c <get_ccr_pointer>:
static void ultrasonic_stop_capture_echo(distance_sensor_t* sensor);
static uint32_t ultrasonic_calc_distance(distance_sensor_t* sensor);
static int8_t ultrasonic_check_timeout(distance_sensor_t* sensor);


volatile uint32_t* get_ccr_pointer(TIM_TypeDef* tim, uint32_t channel) {
 8001e5c:	b480      	push	{r7}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
    switch(channel) {
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	2b0c      	cmp	r3, #12
 8001e6a:	d829      	bhi.n	8001ec0 <get_ccr_pointer+0x64>
 8001e6c:	a201      	add	r2, pc, #4	@ (adr r2, 8001e74 <get_ccr_pointer+0x18>)
 8001e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e72:	bf00      	nop
 8001e74:	08001ea9 	.word	0x08001ea9
 8001e78:	08001ec1 	.word	0x08001ec1
 8001e7c:	08001ec1 	.word	0x08001ec1
 8001e80:	08001ec1 	.word	0x08001ec1
 8001e84:	08001eaf 	.word	0x08001eaf
 8001e88:	08001ec1 	.word	0x08001ec1
 8001e8c:	08001ec1 	.word	0x08001ec1
 8001e90:	08001ec1 	.word	0x08001ec1
 8001e94:	08001eb5 	.word	0x08001eb5
 8001e98:	08001ec1 	.word	0x08001ec1
 8001e9c:	08001ec1 	.word	0x08001ec1
 8001ea0:	08001ec1 	.word	0x08001ec1
 8001ea4:	08001ebb 	.word	0x08001ebb
        case TIM_CHANNEL_1: return &tim->CCR1;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	3334      	adds	r3, #52	@ 0x34
 8001eac:	e009      	b.n	8001ec2 <get_ccr_pointer+0x66>
        case TIM_CHANNEL_2: return &tim->CCR2;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	3338      	adds	r3, #56	@ 0x38
 8001eb2:	e006      	b.n	8001ec2 <get_ccr_pointer+0x66>
        case TIM_CHANNEL_3: return &tim->CCR3;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	333c      	adds	r3, #60	@ 0x3c
 8001eb8:	e003      	b.n	8001ec2 <get_ccr_pointer+0x66>
        case TIM_CHANNEL_4: return &tim->CCR4;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	3340      	adds	r3, #64	@ 0x40
 8001ebe:	e000      	b.n	8001ec2 <get_ccr_pointer+0x66>
        default: return NULL;
 8001ec0:	2300      	movs	r3, #0
    }
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr
 8001ece:	bf00      	nop

08001ed0 <get_triggered_channel>:


uint32_t get_triggered_channel(TIM_HandleTypeDef *htim) {
 8001ed0:	b480      	push	{r7}
 8001ed2:	b085      	sub	sp, #20
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]

	HAL_TIM_ActiveChannel ch = htim->Channel;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	7f1b      	ldrb	r3, [r3, #28]
 8001edc:	73fb      	strb	r3, [r7, #15]

    if (ch == HAL_TIM_ACTIVE_CHANNEL_1) return TIM_CHANNEL_1;
 8001ede:	7bfb      	ldrb	r3, [r7, #15]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d101      	bne.n	8001ee8 <get_triggered_channel+0x18>
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	e00f      	b.n	8001f08 <get_triggered_channel+0x38>
    if (ch == HAL_TIM_ACTIVE_CHANNEL_2) return TIM_CHANNEL_2;
 8001ee8:	7bfb      	ldrb	r3, [r7, #15]
 8001eea:	2b02      	cmp	r3, #2
 8001eec:	d101      	bne.n	8001ef2 <get_triggered_channel+0x22>
 8001eee:	2304      	movs	r3, #4
 8001ef0:	e00a      	b.n	8001f08 <get_triggered_channel+0x38>
    if (ch == HAL_TIM_ACTIVE_CHANNEL_3) return TIM_CHANNEL_3;
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
 8001ef4:	2b04      	cmp	r3, #4
 8001ef6:	d101      	bne.n	8001efc <get_triggered_channel+0x2c>
 8001ef8:	2308      	movs	r3, #8
 8001efa:	e005      	b.n	8001f08 <get_triggered_channel+0x38>
    if (ch == HAL_TIM_ACTIVE_CHANNEL_4) return TIM_CHANNEL_4;
 8001efc:	7bfb      	ldrb	r3, [r7, #15]
 8001efe:	2b08      	cmp	r3, #8
 8001f00:	d101      	bne.n	8001f06 <get_triggered_channel+0x36>
 8001f02:	230c      	movs	r3, #12
 8001f04:	e000      	b.n	8001f08 <get_triggered_channel+0x38>

    return 0;
 8001f06:	2300      	movs	r3, #0
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3714      	adds	r7, #20
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <ultrasonic_state_mashine>:



stages_distance_sensor_t ultrasonic_state_mashine(distance_sensor_t* sensor)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
	switch(sensor->stage_measure)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	7f1b      	ldrb	r3, [r3, #28]
 8001f20:	b2db      	uxtb	r3, r3
 8001f22:	2b08      	cmp	r3, #8
 8001f24:	f200 808a 	bhi.w	800203c <ultrasonic_state_mashine+0x128>
 8001f28:	a201      	add	r2, pc, #4	@ (adr r2, 8001f30 <ultrasonic_state_mashine+0x1c>)
 8001f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f2e:	bf00      	nop
 8001f30:	08001f55 	.word	0x08001f55
 8001f34:	08001f71 	.word	0x08001f71
 8001f38:	08001f9b 	.word	0x08001f9b
 8001f3c:	08001fa3 	.word	0x08001fa3
 8001f40:	08001fc5 	.word	0x08001fc5
 8001f44:	08001fe7 	.word	0x08001fe7
 8001f48:	08001ff5 	.word	0x08001ff5
 8001f4c:	0800201b 	.word	0x0800201b
 8001f50:	08002009 	.word	0x08002009
	{
	case READY:
		if((get_ticks_mks() - sensor->tmr_delay_measure) >= DELAY_MEASURE)
 8001f54:	f7ff fb3a 	bl	80015cc <get_ticks_mks>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f5e:	1ad3      	subs	r3, r2, r3
 8001f60:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001f64:	4293      	cmp	r3, r2
 8001f66:	d964      	bls.n	8002032 <ultrasonic_state_mashine+0x11e>
		{
			sensor->stage_measure = TRIG_SEND;
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	2201      	movs	r2, #1
 8001f6c:	771a      	strb	r2, [r3, #28]
		}
		break;
 8001f6e:	e060      	b.n	8002032 <ultrasonic_state_mashine+0x11e>

	case TRIG_SEND:

		sensor->echo_rising = 0;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2200      	movs	r2, #0
 8001f74:	621a      	str	r2, [r3, #32]
		sensor->echo_falling = 0;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	625a      	str	r2, [r3, #36]	@ 0x24

		ultrasonic_trig(sensor);
 8001f7c:	6878      	ldr	r0, [r7, #4]
 8001f7e:	f000 f8a0 	bl	80020c2 <ultrasonic_trig>
		ultrasonic_start_capture_echo(sensor);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f000 f8b4 	bl	80020f0 <ultrasonic_start_capture_echo>

		sensor->stage_measure = WAITING_ECHO;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2202      	movs	r2, #2
 8001f8c:	771a      	strb	r2, [r3, #28]
		sensor->tmr_delay_measure = get_ticks_mks();
 8001f8e:	f7ff fb1d 	bl	80015cc <get_ticks_mks>
 8001f92:	4602      	mov	r2, r0
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	62da      	str	r2, [r3, #44]	@ 0x2c
		break;
 8001f98:	e050      	b.n	800203c <ultrasonic_state_mashine+0x128>

	case WAITING_ECHO:

		sensor->stage_measure = RISING_ECHO;
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2203      	movs	r2, #3
 8001f9e:	771a      	strb	r2, [r3, #28]

		break;
 8001fa0:	e04c      	b.n	800203c <ultrasonic_state_mashine+0x128>

	case RISING_ECHO:

		if(ultrasonic_check_timeout(sensor) != 0)sensor->stage_measure = TIMEOUT_MEASURE;
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f000 f906 	bl	80021b4 <ultrasonic_check_timeout>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d002      	beq.n	8001fb4 <ultrasonic_state_mashine+0xa0>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2207      	movs	r2, #7
 8001fb2:	771a      	strb	r2, [r3, #28]

		if(sensor->echo_rising > 0)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6a1b      	ldr	r3, [r3, #32]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d03c      	beq.n	8002036 <ultrasonic_state_mashine+0x122>
		{
			sensor->stage_measure = FALLING_ECHO;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2204      	movs	r2, #4
 8001fc0:	771a      	strb	r2, [r3, #28]
		}
		break;
 8001fc2:	e038      	b.n	8002036 <ultrasonic_state_mashine+0x122>

	case FALLING_ECHO:

		if(ultrasonic_check_timeout(sensor) != 0)sensor->stage_measure = TIMEOUT_MEASURE;
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	f000 f8f5 	bl	80021b4 <ultrasonic_check_timeout>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d002      	beq.n	8001fd6 <ultrasonic_state_mashine+0xc2>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2207      	movs	r2, #7
 8001fd4:	771a      	strb	r2, [r3, #28]

		if(sensor->echo_falling > 0)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d02d      	beq.n	800203a <ultrasonic_state_mashine+0x126>
		{
			sensor->stage_measure = DONE_SIGNAL_CAPTURE;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2205      	movs	r2, #5
 8001fe2:	771a      	strb	r2, [r3, #28]
		}
		break;
 8001fe4:	e029      	b.n	800203a <ultrasonic_state_mashine+0x126>

	case DONE_SIGNAL_CAPTURE:

		ultrasonic_stop_capture_echo(sensor);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 f89a 	bl	8002120 <ultrasonic_stop_capture_echo>
		sensor->stage_measure = CALCULATE;
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2206      	movs	r2, #6
 8001ff0:	771a      	strb	r2, [r3, #28]

		break;
 8001ff2:	e023      	b.n	800203c <ultrasonic_state_mashine+0x128>

	case CALCULATE:

		sensor->distance_mm = ultrasonic_calc_distance(sensor);
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f000 f8ab 	bl	8002150 <ultrasonic_calc_distance>
 8001ffa:	4602      	mov	r2, r0
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	629a      	str	r2, [r3, #40]	@ 0x28
		sensor->stage_measure = DONE;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2208      	movs	r2, #8
 8002004:	771a      	strb	r2, [r3, #28]

		break;
 8002006:	e019      	b.n	800203c <ultrasonic_state_mashine+0x128>

	case DONE:

		sensor->tmr_delay_measure = get_ticks_mks();
 8002008:	f7ff fae0 	bl	80015cc <get_ticks_mks>
 800200c:	4602      	mov	r2, r0
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	62da      	str	r2, [r3, #44]	@ 0x2c
		sensor->stage_measure = READY;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	771a      	strb	r2, [r3, #28]

		break;
 8002018:	e010      	b.n	800203c <ultrasonic_state_mashine+0x128>

	case TIMEOUT_MEASURE:
		ultrasonic_stop_capture_echo(sensor);
 800201a:	6878      	ldr	r0, [r7, #4]
 800201c:	f000 f880 	bl	8002120 <ultrasonic_stop_capture_echo>
		sensor->tmr_delay_measure = get_ticks_mks();
 8002020:	f7ff fad4 	bl	80015cc <get_ticks_mks>
 8002024:	4602      	mov	r2, r0
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	62da      	str	r2, [r3, #44]	@ 0x2c
		sensor->stage_measure = READY;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	771a      	strb	r2, [r3, #28]
		break;
 8002030:	e004      	b.n	800203c <ultrasonic_state_mashine+0x128>
		break;
 8002032:	bf00      	nop
 8002034:	e002      	b.n	800203c <ultrasonic_state_mashine+0x128>
		break;
 8002036:	bf00      	nop
 8002038:	e000      	b.n	800203c <ultrasonic_state_mashine+0x128>
		break;
 800203a:	bf00      	nop
	}

	return sensor->stage_measure;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	7f1b      	ldrb	r3, [r3, #28]
 8002040:	b2db      	uxtb	r3, r3
}
 8002042:	4618      	mov	r0, r3
 8002044:	3708      	adds	r7, #8
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop

0800204c <ultrasonic_callback>:



void ultrasonic_callback(distance_sensor_t* sensor, uint32_t ch, edge_distance_sensor_t edge)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b086      	sub	sp, #24
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	4613      	mov	r3, r2
 8002058:	71fb      	strb	r3, [r7, #7]
	uint32_t capture_value = 0;
 800205a:	2300      	movs	r3, #0
 800205c:	617b      	str	r3, [r7, #20]

	if(sensor->stage_measure == WAITING_ECHO || sensor->stage_measure == RISING_ECHO || sensor->stage_measure == FALLING_ECHO)
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	7f1b      	ldrb	r3, [r3, #28]
 8002062:	b2db      	uxtb	r3, r3
 8002064:	2b02      	cmp	r3, #2
 8002066:	d009      	beq.n	800207c <ultrasonic_callback+0x30>
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	7f1b      	ldrb	r3, [r3, #28]
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b03      	cmp	r3, #3
 8002070:	d004      	beq.n	800207c <ultrasonic_callback+0x30>
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	7f1b      	ldrb	r3, [r3, #28]
 8002076:	b2db      	uxtb	r3, r3
 8002078:	2b04      	cmp	r3, #4
 800207a:	d11e      	bne.n	80020ba <ultrasonic_callback+0x6e>
	{
	    volatile uint32_t* ccr = get_ccr_pointer(sensor->tmr->Instance, ch);
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	691b      	ldr	r3, [r3, #16]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	68b9      	ldr	r1, [r7, #8]
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff fee9 	bl	8001e5c <get_ccr_pointer>
 800208a:	6138      	str	r0, [r7, #16]
	    if (ccr) capture_value = *ccr;
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d002      	beq.n	8002098 <ultrasonic_callback+0x4c>
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	617b      	str	r3, [r7, #20]


		if(ch == sensor->ch_rising)
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	695b      	ldr	r3, [r3, #20]
 800209c:	68ba      	ldr	r2, [r7, #8]
 800209e:	429a      	cmp	r2, r3
 80020a0:	d103      	bne.n	80020aa <ultrasonic_callback+0x5e>
		{
			sensor->echo_rising = capture_value;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	697a      	ldr	r2, [r7, #20]
 80020a6:	621a      	str	r2, [r3, #32]
		else if(ch == sensor->ch_falling)
		{
			sensor->echo_falling = capture_value;
		}
	}
}
 80020a8:	e007      	b.n	80020ba <ultrasonic_callback+0x6e>
		else if(ch == sensor->ch_falling)
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	699b      	ldr	r3, [r3, #24]
 80020ae:	68ba      	ldr	r2, [r7, #8]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d102      	bne.n	80020ba <ultrasonic_callback+0x6e>
			sensor->echo_falling = capture_value;
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	697a      	ldr	r2, [r7, #20]
 80020b8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80020ba:	bf00      	nop
 80020bc:	3718      	adds	r7, #24
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <ultrasonic_trig>:



static void ultrasonic_trig(distance_sensor_t* sensor)
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b082      	sub	sp, #8
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
	sensor->trig_port->BSRR = sensor->trig_pin;
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	889a      	ldrh	r2, [r3, #4]
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	619a      	str	r2, [r3, #24]
	delay_mks(LEN_TRIG_PULSE);
 80020d4:	201e      	movs	r0, #30
 80020d6:	f7ff fa87 	bl	80015e8 <delay_mks>
	sensor->trig_port->BSRR = sensor->trig_pin << 16;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	889b      	ldrh	r3, [r3, #4]
 80020de:	461a      	mov	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	0412      	lsls	r2, r2, #16
 80020e6:	619a      	str	r2, [r3, #24]
}
 80020e8:	bf00      	nop
 80020ea:	3708      	adds	r7, #8
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <ultrasonic_start_capture_echo>:


static void ultrasonic_start_capture_echo(distance_sensor_t* sensor)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
	HAL_TIM_IC_Start_IT(sensor->tmr, sensor->ch_rising);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	691a      	ldr	r2, [r3, #16]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	695b      	ldr	r3, [r3, #20]
 8002100:	4619      	mov	r1, r3
 8002102:	4610      	mov	r0, r2
 8002104:	f004 f8fc 	bl	8006300 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(sensor->tmr, sensor->ch_falling);
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	691a      	ldr	r2, [r3, #16]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	4619      	mov	r1, r3
 8002112:	4610      	mov	r0, r2
 8002114:	f004 f8f4 	bl	8006300 <HAL_TIM_IC_Start_IT>
}
 8002118:	bf00      	nop
 800211a:	3708      	adds	r7, #8
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <ultrasonic_stop_capture_echo>:

static void ultrasonic_stop_capture_echo(distance_sensor_t* sensor)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
	HAL_TIM_IC_Stop_IT(sensor->tmr, sensor->ch_rising);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	691a      	ldr	r2, [r3, #16]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	695b      	ldr	r3, [r3, #20]
 8002130:	4619      	mov	r1, r3
 8002132:	4610      	mov	r0, r2
 8002134:	f004 f9fe 	bl	8006534 <HAL_TIM_IC_Stop_IT>
	HAL_TIM_IC_Stop_IT(sensor->tmr, sensor->ch_falling);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	691a      	ldr	r2, [r3, #16]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	699b      	ldr	r3, [r3, #24]
 8002140:	4619      	mov	r1, r3
 8002142:	4610      	mov	r0, r2
 8002144:	f004 f9f6 	bl	8006534 <HAL_TIM_IC_Stop_IT>
}
 8002148:	bf00      	nop
 800214a:	3708      	adds	r7, #8
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}

08002150 <ultrasonic_calc_distance>:

static uint32_t ultrasonic_calc_distance(distance_sensor_t* sensor)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b084      	sub	sp, #16
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
	uint32_t length_mm = ((65535 + sensor->echo_falling - sensor->echo_rising) % 65535) / 5.8;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6a1b      	ldr	r3, [r3, #32]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	f503 427f 	add.w	r2, r3, #65280	@ 0xff00
 8002166:	32ff      	adds	r2, #255	@ 0xff
 8002168:	4b11      	ldr	r3, [pc, #68]	@ (80021b0 <ultrasonic_calc_distance+0x60>)
 800216a:	fba3 1302 	umull	r1, r3, r3, r2
 800216e:	0bd9      	lsrs	r1, r3, #15
 8002170:	460b      	mov	r3, r1
 8002172:	041b      	lsls	r3, r3, #16
 8002174:	1a5b      	subs	r3, r3, r1
 8002176:	1ad1      	subs	r1, r2, r3
 8002178:	4608      	mov	r0, r1
 800217a:	f7fe f96f 	bl	800045c <__aeabi_ui2d>
 800217e:	a30a      	add	r3, pc, #40	@ (adr r3, 80021a8 <ultrasonic_calc_distance+0x58>)
 8002180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002184:	f7fe fb0e 	bl	80007a4 <__aeabi_ddiv>
 8002188:	4602      	mov	r2, r0
 800218a:	460b      	mov	r3, r1
 800218c:	4610      	mov	r0, r2
 800218e:	4619      	mov	r1, r3
 8002190:	f7fe fbf0 	bl	8000974 <__aeabi_d2uiz>
 8002194:	4603      	mov	r3, r0
 8002196:	60fb      	str	r3, [r7, #12]
	return length_mm;
 8002198:	68fb      	ldr	r3, [r7, #12]
}
 800219a:	4618      	mov	r0, r3
 800219c:	3710      	adds	r7, #16
 800219e:	46bd      	mov	sp, r7
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	bf00      	nop
 80021a4:	f3af 8000 	nop.w
 80021a8:	33333333 	.word	0x33333333
 80021ac:	40173333 	.word	0x40173333
 80021b0:	80008001 	.word	0x80008001

080021b4 <ultrasonic_check_timeout>:

static int8_t ultrasonic_check_timeout(distance_sensor_t* sensor)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b084      	sub	sp, #16
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
	int8_t ret = 0;
 80021bc:	2300      	movs	r3, #0
 80021be:	73fb      	strb	r3, [r7, #15]
	if((get_ticks_mks() - sensor->tmr_delay_measure) > (uint32_t)TIMEOUT_MEASURE_MKS)
 80021c0:	f7ff fa04 	bl	80015cc <get_ticks_mks>
 80021c4:	4602      	mov	r2, r0
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	f649 4240 	movw	r2, #40000	@ 0x9c40
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d901      	bls.n	80021d8 <ultrasonic_check_timeout+0x24>
	{
		ret = -1;
 80021d4:	23ff      	movs	r3, #255	@ 0xff
 80021d6:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 80021d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80021dc:	4618      	mov	r0, r3
 80021de:	3710      	adds	r7, #16
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}

080021e4 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 80021e4:	b590      	push	{r4, r7, lr}
 80021e6:	b085      	sub	sp, #20
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	4604      	mov	r4, r0
 80021ec:	4608      	mov	r0, r1
 80021ee:	4611      	mov	r1, r2
 80021f0:	461a      	mov	r2, r3
 80021f2:	4623      	mov	r3, r4
 80021f4:	71fb      	strb	r3, [r7, #7]
 80021f6:	4603      	mov	r3, r0
 80021f8:	71bb      	strb	r3, [r7, #6]
 80021fa:	460b      	mov	r3, r1
 80021fc:	80bb      	strh	r3, [r7, #4]
 80021fe:	4613      	mov	r3, r2
 8002200:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8002202:	79fb      	ldrb	r3, [r7, #7]
 8002204:	2b08      	cmp	r3, #8
 8002206:	d902      	bls.n	800220e <socket+0x2a>
 8002208:	f04f 33ff 	mov.w	r3, #4294967295
 800220c:	e0f8      	b.n	8002400 <socket+0x21c>
	switch(protocol)
 800220e:	79bb      	ldrb	r3, [r7, #6]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d005      	beq.n	8002220 <socket+0x3c>
 8002214:	2b00      	cmp	r3, #0
 8002216:	dd11      	ble.n	800223c <socket+0x58>
 8002218:	3b02      	subs	r3, #2
 800221a:	2b02      	cmp	r3, #2
 800221c:	d80e      	bhi.n	800223c <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 800221e:	e011      	b.n	8002244 <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8002220:	f107 0308 	add.w	r3, r7, #8
 8002224:	2204      	movs	r2, #4
 8002226:	4619      	mov	r1, r3
 8002228:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800222c:	f001 fab6 	bl	800379c <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8002230:	68bb      	ldr	r3, [r7, #8]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d105      	bne.n	8002242 <socket+0x5e>
 8002236:	f06f 0302 	mvn.w	r3, #2
 800223a:	e0e1      	b.n	8002400 <socket+0x21c>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 800223c:	f06f 0304 	mvn.w	r3, #4
 8002240:	e0de      	b.n	8002400 <socket+0x21c>
	    break;
 8002242:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8002244:	78fb      	ldrb	r3, [r7, #3]
 8002246:	f003 0304 	and.w	r3, r3, #4
 800224a:	2b00      	cmp	r3, #0
 800224c:	d002      	beq.n	8002254 <socket+0x70>
 800224e:	f06f 0305 	mvn.w	r3, #5
 8002252:	e0d5      	b.n	8002400 <socket+0x21c>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 8002254:	78fb      	ldrb	r3, [r7, #3]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d028      	beq.n	80022ac <socket+0xc8>
	{
   	switch(protocol)
 800225a:	79bb      	ldrb	r3, [r7, #6]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d002      	beq.n	8002266 <socket+0x82>
 8002260:	2b02      	cmp	r3, #2
 8002262:	d008      	beq.n	8002276 <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 8002264:	e022      	b.n	80022ac <socket+0xc8>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 8002266:	78fb      	ldrb	r3, [r7, #3]
 8002268:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 800226c:	2b00      	cmp	r3, #0
 800226e:	d11a      	bne.n	80022a6 <socket+0xc2>
 8002270:	f06f 0305 	mvn.w	r3, #5
 8002274:	e0c4      	b.n	8002400 <socket+0x21c>
   	      if(flag & SF_IGMP_VER2)
 8002276:	78fb      	ldrb	r3, [r7, #3]
 8002278:	f003 0320 	and.w	r3, r3, #32
 800227c:	2b00      	cmp	r3, #0
 800227e:	d006      	beq.n	800228e <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 8002280:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002284:	2b00      	cmp	r3, #0
 8002286:	db02      	blt.n	800228e <socket+0xaa>
 8002288:	f06f 0305 	mvn.w	r3, #5
 800228c:	e0b8      	b.n	8002400 <socket+0x21c>
      	      if(flag & SF_UNI_BLOCK)
 800228e:	78fb      	ldrb	r3, [r7, #3]
 8002290:	f003 0310 	and.w	r3, r3, #16
 8002294:	2b00      	cmp	r3, #0
 8002296:	d008      	beq.n	80022aa <socket+0xc6>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 8002298:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800229c:	2b00      	cmp	r3, #0
 800229e:	db04      	blt.n	80022aa <socket+0xc6>
 80022a0:	f06f 0305 	mvn.w	r3, #5
 80022a4:	e0ac      	b.n	8002400 <socket+0x21c>
   	      break;
 80022a6:	bf00      	nop
 80022a8:	e000      	b.n	80022ac <socket+0xc8>
   	      break;
 80022aa:	bf00      	nop
   	}
   }
	close(sn);
 80022ac:	79fb      	ldrb	r3, [r7, #7]
 80022ae:	4618      	mov	r0, r3
 80022b0:	f000 f8b6 	bl	8002420 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 80022b4:	79fb      	ldrb	r3, [r7, #7]
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	3301      	adds	r3, #1
 80022ba:	00db      	lsls	r3, r3, #3
 80022bc:	4618      	mov	r0, r3
 80022be:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022c2:	f023 030f 	bic.w	r3, r3, #15
 80022c6:	b25a      	sxtb	r2, r3
 80022c8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80022cc:	4313      	orrs	r3, r2
 80022ce:	b25b      	sxtb	r3, r3
 80022d0:	b2db      	uxtb	r3, r3
 80022d2:	4619      	mov	r1, r3
 80022d4:	f001 fa14 	bl	8003700 <WIZCHIP_WRITE>
    #endif
	if(!port)
 80022d8:	88bb      	ldrh	r3, [r7, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d110      	bne.n	8002300 <socket+0x11c>
	{
	   port = sock_any_port++;
 80022de:	4b4a      	ldr	r3, [pc, #296]	@ (8002408 <socket+0x224>)
 80022e0:	881b      	ldrh	r3, [r3, #0]
 80022e2:	1c5a      	adds	r2, r3, #1
 80022e4:	b291      	uxth	r1, r2
 80022e6:	4a48      	ldr	r2, [pc, #288]	@ (8002408 <socket+0x224>)
 80022e8:	8011      	strh	r1, [r2, #0]
 80022ea:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 80022ec:	4b46      	ldr	r3, [pc, #280]	@ (8002408 <socket+0x224>)
 80022ee:	881b      	ldrh	r3, [r3, #0]
 80022f0:	f64f 72f0 	movw	r2, #65520	@ 0xfff0
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d103      	bne.n	8002300 <socket+0x11c>
 80022f8:	4b43      	ldr	r3, [pc, #268]	@ (8002408 <socket+0x224>)
 80022fa:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 80022fe:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8002300:	79fb      	ldrb	r3, [r7, #7]
 8002302:	009b      	lsls	r3, r3, #2
 8002304:	3301      	adds	r3, #1
 8002306:	00db      	lsls	r3, r3, #3
 8002308:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800230c:	461a      	mov	r2, r3
 800230e:	88bb      	ldrh	r3, [r7, #4]
 8002310:	0a1b      	lsrs	r3, r3, #8
 8002312:	b29b      	uxth	r3, r3
 8002314:	b2db      	uxtb	r3, r3
 8002316:	4619      	mov	r1, r3
 8002318:	4610      	mov	r0, r2
 800231a:	f001 f9f1 	bl	8003700 <WIZCHIP_WRITE>
 800231e:	79fb      	ldrb	r3, [r7, #7]
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	3301      	adds	r3, #1
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800232a:	461a      	mov	r2, r3
 800232c:	88bb      	ldrh	r3, [r7, #4]
 800232e:	b2db      	uxtb	r3, r3
 8002330:	4619      	mov	r1, r3
 8002332:	4610      	mov	r0, r2
 8002334:	f001 f9e4 	bl	8003700 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8002338:	79fb      	ldrb	r3, [r7, #7]
 800233a:	009b      	lsls	r3, r3, #2
 800233c:	3301      	adds	r3, #1
 800233e:	00db      	lsls	r3, r3, #3
 8002340:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002344:	2101      	movs	r1, #1
 8002346:	4618      	mov	r0, r3
 8002348:	f001 f9da 	bl	8003700 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 800234c:	bf00      	nop
 800234e:	79fb      	ldrb	r3, [r7, #7]
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	3301      	adds	r3, #1
 8002354:	00db      	lsls	r3, r3, #3
 8002356:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800235a:	4618      	mov	r0, r3
 800235c:	f001 f984 	bl	8003668 <WIZCHIP_READ>
 8002360:	4603      	mov	r3, r0
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1f3      	bne.n	800234e <socket+0x16a>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8002366:	79fb      	ldrb	r3, [r7, #7]
 8002368:	2201      	movs	r2, #1
 800236a:	fa02 f303 	lsl.w	r3, r2, r3
 800236e:	b21b      	sxth	r3, r3
 8002370:	43db      	mvns	r3, r3
 8002372:	b21a      	sxth	r2, r3
 8002374:	4b25      	ldr	r3, [pc, #148]	@ (800240c <socket+0x228>)
 8002376:	881b      	ldrh	r3, [r3, #0]
 8002378:	b21b      	sxth	r3, r3
 800237a:	4013      	ands	r3, r2
 800237c:	b21b      	sxth	r3, r3
 800237e:	b29a      	uxth	r2, r3
 8002380:	4b22      	ldr	r3, [pc, #136]	@ (800240c <socket+0x228>)
 8002382:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8002384:	78fb      	ldrb	r3, [r7, #3]
 8002386:	f003 0201 	and.w	r2, r3, #1
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	fa02 f303 	lsl.w	r3, r2, r3
 8002390:	b21a      	sxth	r2, r3
 8002392:	4b1e      	ldr	r3, [pc, #120]	@ (800240c <socket+0x228>)
 8002394:	881b      	ldrh	r3, [r3, #0]
 8002396:	b21b      	sxth	r3, r3
 8002398:	4313      	orrs	r3, r2
 800239a:	b21b      	sxth	r3, r3
 800239c:	b29a      	uxth	r2, r3
 800239e:	4b1b      	ldr	r3, [pc, #108]	@ (800240c <socket+0x228>)
 80023a0:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 80023a2:	79fb      	ldrb	r3, [r7, #7]
 80023a4:	2201      	movs	r2, #1
 80023a6:	fa02 f303 	lsl.w	r3, r2, r3
 80023aa:	b21b      	sxth	r3, r3
 80023ac:	43db      	mvns	r3, r3
 80023ae:	b21a      	sxth	r2, r3
 80023b0:	4b17      	ldr	r3, [pc, #92]	@ (8002410 <socket+0x22c>)
 80023b2:	881b      	ldrh	r3, [r3, #0]
 80023b4:	b21b      	sxth	r3, r3
 80023b6:	4013      	ands	r3, r2
 80023b8:	b21b      	sxth	r3, r3
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	4b14      	ldr	r3, [pc, #80]	@ (8002410 <socket+0x22c>)
 80023be:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 80023c0:	79fb      	ldrb	r3, [r7, #7]
 80023c2:	4a14      	ldr	r2, [pc, #80]	@ (8002414 <socket+0x230>)
 80023c4:	2100      	movs	r1, #0
 80023c6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 80023ca:	79fb      	ldrb	r3, [r7, #7]
 80023cc:	4a12      	ldr	r2, [pc, #72]	@ (8002418 <socket+0x234>)
 80023ce:	2100      	movs	r1, #0
 80023d0:	54d1      	strb	r1, [r2, r3]
   //
   uint32_t timeout = 100000;
 80023d2:	4b12      	ldr	r3, [pc, #72]	@ (800241c <socket+0x238>)
 80023d4:	60fb      	str	r3, [r7, #12]
   while(getSn_SR(sn) == SOCK_CLOSED && timeout > 0)timeout--;
 80023d6:	e002      	b.n	80023de <socket+0x1fa>
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	3b01      	subs	r3, #1
 80023dc:	60fb      	str	r3, [r7, #12]
 80023de:	79fb      	ldrb	r3, [r7, #7]
 80023e0:	009b      	lsls	r3, r3, #2
 80023e2:	3301      	adds	r3, #1
 80023e4:	00db      	lsls	r3, r3, #3
 80023e6:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80023ea:	4618      	mov	r0, r3
 80023ec:	f001 f93c 	bl	8003668 <WIZCHIP_READ>
 80023f0:	4603      	mov	r3, r0
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d102      	bne.n	80023fc <socket+0x218>
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d1ed      	bne.n	80023d8 <socket+0x1f4>
   return (int8_t)sn;
 80023fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8002400:	4618      	mov	r0, r3
 8002402:	3714      	adds	r7, #20
 8002404:	46bd      	mov	sp, r7
 8002406:	bd90      	pop	{r4, r7, pc}
 8002408:	2000001c 	.word	0x2000001c
 800240c:	20000d2e 	.word	0x20000d2e
 8002410:	20000d30 	.word	0x20000d30
 8002414:	20000d34 	.word	0x20000d34
 8002418:	20000d44 	.word	0x20000d44
 800241c:	000186a0 	.word	0x000186a0

08002420 <close>:

int8_t close(uint8_t sn)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	4603      	mov	r3, r0
 8002428:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 800242a:	79fb      	ldrb	r3, [r7, #7]
 800242c:	2b08      	cmp	r3, #8
 800242e:	d902      	bls.n	8002436 <close+0x16>
 8002430:	f04f 33ff 	mov.w	r3, #4294967295
 8002434:	e055      	b.n	80024e2 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	3301      	adds	r3, #1
 800243c:	00db      	lsls	r3, r3, #3
 800243e:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002442:	2110      	movs	r1, #16
 8002444:	4618      	mov	r0, r3
 8002446:	f001 f95b 	bl	8003700 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 800244a:	bf00      	nop
 800244c:	79fb      	ldrb	r3, [r7, #7]
 800244e:	009b      	lsls	r3, r3, #2
 8002450:	3301      	adds	r3, #1
 8002452:	00db      	lsls	r3, r3, #3
 8002454:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002458:	4618      	mov	r0, r3
 800245a:	f001 f905 	bl	8003668 <WIZCHIP_READ>
 800245e:	4603      	mov	r3, r0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d1f3      	bne.n	800244c <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8002464:	79fb      	ldrb	r3, [r7, #7]
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	3301      	adds	r3, #1
 800246a:	00db      	lsls	r3, r3, #3
 800246c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002470:	211f      	movs	r1, #31
 8002472:	4618      	mov	r0, r3
 8002474:	f001 f944 	bl	8003700 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8002478:	79fb      	ldrb	r3, [r7, #7]
 800247a:	2201      	movs	r2, #1
 800247c:	fa02 f303 	lsl.w	r3, r2, r3
 8002480:	b21b      	sxth	r3, r3
 8002482:	43db      	mvns	r3, r3
 8002484:	b21a      	sxth	r2, r3
 8002486:	4b19      	ldr	r3, [pc, #100]	@ (80024ec <close+0xcc>)
 8002488:	881b      	ldrh	r3, [r3, #0]
 800248a:	b21b      	sxth	r3, r3
 800248c:	4013      	ands	r3, r2
 800248e:	b21b      	sxth	r3, r3
 8002490:	b29a      	uxth	r2, r3
 8002492:	4b16      	ldr	r3, [pc, #88]	@ (80024ec <close+0xcc>)
 8002494:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8002496:	79fb      	ldrb	r3, [r7, #7]
 8002498:	2201      	movs	r2, #1
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	b21b      	sxth	r3, r3
 80024a0:	43db      	mvns	r3, r3
 80024a2:	b21a      	sxth	r2, r3
 80024a4:	4b12      	ldr	r3, [pc, #72]	@ (80024f0 <close+0xd0>)
 80024a6:	881b      	ldrh	r3, [r3, #0]
 80024a8:	b21b      	sxth	r3, r3
 80024aa:	4013      	ands	r3, r2
 80024ac:	b21b      	sxth	r3, r3
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	4b0f      	ldr	r3, [pc, #60]	@ (80024f0 <close+0xd0>)
 80024b2:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	4a0f      	ldr	r2, [pc, #60]	@ (80024f4 <close+0xd4>)
 80024b8:	2100      	movs	r1, #0
 80024ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 80024be:	79fb      	ldrb	r3, [r7, #7]
 80024c0:	4a0d      	ldr	r2, [pc, #52]	@ (80024f8 <close+0xd8>)
 80024c2:	2100      	movs	r1, #0
 80024c4:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 80024c6:	bf00      	nop
 80024c8:	79fb      	ldrb	r3, [r7, #7]
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	3301      	adds	r3, #1
 80024ce:	00db      	lsls	r3, r3, #3
 80024d0:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80024d4:	4618      	mov	r0, r3
 80024d6:	f001 f8c7 	bl	8003668 <WIZCHIP_READ>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d1f3      	bne.n	80024c8 <close+0xa8>
	return SOCK_OK;
 80024e0:	2301      	movs	r3, #1
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	20000d2e 	.word	0x20000d2e
 80024f0:	20000d30 	.word	0x20000d30
 80024f4:	20000d34 	.word	0x20000d34
 80024f8:	20000d44 	.word	0x20000d44

080024fc <sendto>:
   //return len;
   return (int32_t)len;
}

int32_t sendto(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b086      	sub	sp, #24
 8002500:	af00      	add	r7, sp, #0
 8002502:	60b9      	str	r1, [r7, #8]
 8002504:	607b      	str	r3, [r7, #4]
 8002506:	4603      	mov	r3, r0
 8002508:	73fb      	strb	r3, [r7, #15]
 800250a:	4613      	mov	r3, r2
 800250c:	81bb      	strh	r3, [r7, #12]
   uint8_t tmp = 0;
 800250e:	2300      	movs	r3, #0
 8002510:	75fb      	strb	r3, [r7, #23]
   uint16_t freesize = 0;
 8002512:	2300      	movs	r3, #0
 8002514:	82bb      	strh	r3, [r7, #20]
   uint32_t taddr;

   CHECK_SOCKNUM();
 8002516:	7bfb      	ldrb	r3, [r7, #15]
 8002518:	2b08      	cmp	r3, #8
 800251a:	d902      	bls.n	8002522 <sendto+0x26>
 800251c:	f04f 33ff 	mov.w	r3, #4294967295
 8002520:	e11a      	b.n	8002758 <sendto+0x25c>
   switch(getSn_MR(sn) & 0x0F)
 8002522:	7bfb      	ldrb	r3, [r7, #15]
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	3301      	adds	r3, #1
 8002528:	00db      	lsls	r3, r3, #3
 800252a:	4618      	mov	r0, r3
 800252c:	f001 f89c 	bl	8003668 <WIZCHIP_READ>
 8002530:	4603      	mov	r3, r0
 8002532:	f003 030f 	and.w	r3, r3, #15
 8002536:	3b02      	subs	r3, #2
 8002538:	2b02      	cmp	r3, #2
 800253a:	d902      	bls.n	8002542 <sendto+0x46>
//   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_IPRAW:
         break;
//   #endif
      default:
         return SOCKERR_SOCKMODE;
 800253c:	f06f 0304 	mvn.w	r3, #4
 8002540:	e10a      	b.n	8002758 <sendto+0x25c>
         break;
 8002542:	bf00      	nop
   }
   CHECK_SOCKDATA();
 8002544:	89bb      	ldrh	r3, [r7, #12]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d102      	bne.n	8002550 <sendto+0x54>
 800254a:	f06f 030d 	mvn.w	r3, #13
 800254e:	e103      	b.n	8002758 <sendto+0x25c>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   //{
      //uint32_t taddr;
      taddr = ((uint32_t)addr[0]) & 0x000000FF;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	021b      	lsls	r3, r3, #8
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	3201      	adds	r2, #1
 800255e:	7812      	ldrb	r2, [r2, #0]
 8002560:	4413      	add	r3, r2
 8002562:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	021b      	lsls	r3, r3, #8
 8002568:	687a      	ldr	r2, [r7, #4]
 800256a:	3202      	adds	r2, #2
 800256c:	7812      	ldrb	r2, [r2, #0]
 800256e:	4413      	add	r3, r2
 8002570:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	021b      	lsls	r3, r3, #8
 8002576:	687a      	ldr	r2, [r7, #4]
 8002578:	3203      	adds	r2, #3
 800257a:	7812      	ldrb	r2, [r2, #0]
 800257c:	4413      	add	r3, r2
 800257e:	613b      	str	r3, [r7, #16]
   //}
   //
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   if((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_IPINVALID;
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	2b00      	cmp	r3, #0
 8002584:	d10e      	bne.n	80025a4 <sendto+0xa8>
 8002586:	7bfb      	ldrb	r3, [r7, #15]
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	3301      	adds	r3, #1
 800258c:	00db      	lsls	r3, r3, #3
 800258e:	4618      	mov	r0, r3
 8002590:	f001 f86a 	bl	8003668 <WIZCHIP_READ>
 8002594:	4603      	mov	r3, r0
 8002596:	f003 0304 	and.w	r3, r3, #4
 800259a:	2b04      	cmp	r3, #4
 800259c:	d002      	beq.n	80025a4 <sendto+0xa8>
 800259e:	f06f 030b 	mvn.w	r3, #11
 80025a2:	e0d9      	b.n	8002758 <sendto+0x25c>
   if((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_PORTZERO;
 80025a4:	8c3b      	ldrh	r3, [r7, #32]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d10e      	bne.n	80025c8 <sendto+0xcc>
 80025aa:	7bfb      	ldrb	r3, [r7, #15]
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	3301      	adds	r3, #1
 80025b0:	00db      	lsls	r3, r3, #3
 80025b2:	4618      	mov	r0, r3
 80025b4:	f001 f858 	bl	8003668 <WIZCHIP_READ>
 80025b8:	4603      	mov	r3, r0
 80025ba:	f003 0304 	and.w	r3, r3, #4
 80025be:	2b04      	cmp	r3, #4
 80025c0:	d002      	beq.n	80025c8 <sendto+0xcc>
 80025c2:	f06f 030a 	mvn.w	r3, #10
 80025c6:	e0c7      	b.n	8002758 <sendto+0x25c>
   tmp = getSn_SR(sn);
 80025c8:	7bfb      	ldrb	r3, [r7, #15]
 80025ca:	009b      	lsls	r3, r3, #2
 80025cc:	3301      	adds	r3, #1
 80025ce:	00db      	lsls	r3, r3, #3
 80025d0:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80025d4:	4618      	mov	r0, r3
 80025d6:	f001 f847 	bl	8003668 <WIZCHIP_READ>
 80025da:	4603      	mov	r3, r0
 80025dc:	75fb      	strb	r3, [r7, #23]
//#if ( _WIZCHIP_ < 5200 )
   if((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW)) return SOCKERR_SOCKSTATUS;
 80025de:	7dfb      	ldrb	r3, [r7, #23]
 80025e0:	2b42      	cmp	r3, #66	@ 0x42
 80025e2:	d008      	beq.n	80025f6 <sendto+0xfa>
 80025e4:	7dfb      	ldrb	r3, [r7, #23]
 80025e6:	2b22      	cmp	r3, #34	@ 0x22
 80025e8:	d005      	beq.n	80025f6 <sendto+0xfa>
 80025ea:	7dfb      	ldrb	r3, [r7, #23]
 80025ec:	2b32      	cmp	r3, #50	@ 0x32
 80025ee:	d002      	beq.n	80025f6 <sendto+0xfa>
 80025f0:	f06f 0306 	mvn.w	r3, #6
 80025f4:	e0b0      	b.n	8002758 <sendto+0x25c>
//#else
//   if(tmp != SOCK_MACRAW && tmp != SOCK_UDP) return SOCKERR_SOCKSTATUS;
//#endif
      
   setSn_DIPR(sn,addr);
 80025f6:	7bfb      	ldrb	r3, [r7, #15]
 80025f8:	009b      	lsls	r3, r3, #2
 80025fa:	3301      	adds	r3, #1
 80025fc:	00db      	lsls	r3, r3, #3
 80025fe:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8002602:	2204      	movs	r2, #4
 8002604:	6879      	ldr	r1, [r7, #4]
 8002606:	4618      	mov	r0, r3
 8002608:	f001 f928 	bl	800385c <WIZCHIP_WRITE_BUF>
   setSn_DPORT(sn,port);      
 800260c:	7bfb      	ldrb	r3, [r7, #15]
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	3301      	adds	r3, #1
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002618:	461a      	mov	r2, r3
 800261a:	8c3b      	ldrh	r3, [r7, #32]
 800261c:	0a1b      	lsrs	r3, r3, #8
 800261e:	b29b      	uxth	r3, r3
 8002620:	b2db      	uxtb	r3, r3
 8002622:	4619      	mov	r1, r3
 8002624:	4610      	mov	r0, r2
 8002626:	f001 f86b 	bl	8003700 <WIZCHIP_WRITE>
 800262a:	7bfb      	ldrb	r3, [r7, #15]
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	3301      	adds	r3, #1
 8002630:	00db      	lsls	r3, r3, #3
 8002632:	f503 5388 	add.w	r3, r3, #4352	@ 0x1100
 8002636:	461a      	mov	r2, r3
 8002638:	8c3b      	ldrh	r3, [r7, #32]
 800263a:	b2db      	uxtb	r3, r3
 800263c:	4619      	mov	r1, r3
 800263e:	4610      	mov	r0, r2
 8002640:	f001 f85e 	bl	8003700 <WIZCHIP_WRITE>
   freesize = getSn_TxMAX(sn);
 8002644:	7bfb      	ldrb	r3, [r7, #15]
 8002646:	009b      	lsls	r3, r3, #2
 8002648:	3301      	adds	r3, #1
 800264a:	00db      	lsls	r3, r3, #3
 800264c:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8002650:	4618      	mov	r0, r3
 8002652:	f001 f809 	bl	8003668 <WIZCHIP_READ>
 8002656:	4603      	mov	r3, r0
 8002658:	029b      	lsls	r3, r3, #10
 800265a:	82bb      	strh	r3, [r7, #20]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 800265c:	89ba      	ldrh	r2, [r7, #12]
 800265e:	8abb      	ldrh	r3, [r7, #20]
 8002660:	429a      	cmp	r2, r3
 8002662:	d901      	bls.n	8002668 <sendto+0x16c>
 8002664:	8abb      	ldrh	r3, [r7, #20]
 8002666:	81bb      	strh	r3, [r7, #12]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8002668:	7bfb      	ldrb	r3, [r7, #15]
 800266a:	4618      	mov	r0, r3
 800266c:	f001 f956 	bl	800391c <getSn_TX_FSR>
 8002670:	4603      	mov	r3, r0
 8002672:	82bb      	strh	r3, [r7, #20]
      if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 8002674:	7bfb      	ldrb	r3, [r7, #15]
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	3301      	adds	r3, #1
 800267a:	00db      	lsls	r3, r3, #3
 800267c:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 8002680:	4618      	mov	r0, r3
 8002682:	f000 fff1 	bl	8003668 <WIZCHIP_READ>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d102      	bne.n	8002692 <sendto+0x196>
 800268c:	f06f 0303 	mvn.w	r3, #3
 8002690:	e062      	b.n	8002758 <sendto+0x25c>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8002692:	4b33      	ldr	r3, [pc, #204]	@ (8002760 <sendto+0x264>)
 8002694:	881b      	ldrh	r3, [r3, #0]
 8002696:	461a      	mov	r2, r3
 8002698:	7bfb      	ldrb	r3, [r7, #15]
 800269a:	fa42 f303 	asr.w	r3, r2, r3
 800269e:	f003 0301 	and.w	r3, r3, #1
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d005      	beq.n	80026b2 <sendto+0x1b6>
 80026a6:	89ba      	ldrh	r2, [r7, #12]
 80026a8:	8abb      	ldrh	r3, [r7, #20]
 80026aa:	429a      	cmp	r2, r3
 80026ac:	d901      	bls.n	80026b2 <sendto+0x1b6>
 80026ae:	2300      	movs	r3, #0
 80026b0:	e052      	b.n	8002758 <sendto+0x25c>
      if(len <= freesize) break;
 80026b2:	89ba      	ldrh	r2, [r7, #12]
 80026b4:	8abb      	ldrh	r3, [r7, #20]
 80026b6:	429a      	cmp	r2, r3
 80026b8:	d900      	bls.n	80026bc <sendto+0x1c0>
      freesize = getSn_TX_FSR(sn);
 80026ba:	e7d5      	b.n	8002668 <sendto+0x16c>
      if(len <= freesize) break;
 80026bc:	bf00      	nop
   };
	wiz_send_data(sn, buf, len);
 80026be:	89ba      	ldrh	r2, [r7, #12]
 80026c0:	7bfb      	ldrb	r3, [r7, #15]
 80026c2:	68b9      	ldr	r1, [r7, #8]
 80026c4:	4618      	mov	r0, r3
 80026c6:	f001 f9bb 	bl	8003a40 <wiz_send_data>
//A20150601 : For W5300
#if _WIZCHIP_ == 5300
   setSn_TX_WRSR(sn, len);
#endif
//   
	setSn_CR(sn,Sn_CR_SEND);
 80026ca:	7bfb      	ldrb	r3, [r7, #15]
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	3301      	adds	r3, #1
 80026d0:	00db      	lsls	r3, r3, #3
 80026d2:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80026d6:	2120      	movs	r1, #32
 80026d8:	4618      	mov	r0, r3
 80026da:	f001 f811 	bl	8003700 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn));
 80026de:	bf00      	nop
 80026e0:	7bfb      	ldrb	r3, [r7, #15]
 80026e2:	009b      	lsls	r3, r3, #2
 80026e4:	3301      	adds	r3, #1
 80026e6:	00db      	lsls	r3, r3, #3
 80026e8:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80026ec:	4618      	mov	r0, r3
 80026ee:	f000 ffbb 	bl	8003668 <WIZCHIP_READ>
 80026f2:	4603      	mov	r3, r0
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d1f3      	bne.n	80026e0 <sendto+0x1e4>
   while(1)
   {
      tmp = getSn_IR(sn);
 80026f8:	7bfb      	ldrb	r3, [r7, #15]
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	3301      	adds	r3, #1
 80026fe:	00db      	lsls	r3, r3, #3
 8002700:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002704:	4618      	mov	r0, r3
 8002706:	f000 ffaf 	bl	8003668 <WIZCHIP_READ>
 800270a:	4603      	mov	r3, r0
 800270c:	f003 031f 	and.w	r3, r3, #31
 8002710:	75fb      	strb	r3, [r7, #23]
      if(tmp & Sn_IR_SENDOK)
 8002712:	7dfb      	ldrb	r3, [r7, #23]
 8002714:	f003 0310 	and.w	r3, r3, #16
 8002718:	2b00      	cmp	r3, #0
 800271a:	d00c      	beq.n	8002736 <sendto+0x23a>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 800271c:	7bfb      	ldrb	r3, [r7, #15]
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	3301      	adds	r3, #1
 8002722:	00db      	lsls	r3, r3, #3
 8002724:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002728:	2110      	movs	r1, #16
 800272a:	4618      	mov	r0, r3
 800272c:	f000 ffe8 	bl	8003700 <WIZCHIP_WRITE>
         break;
 8002730:	bf00      	nop
   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      if(taddr) setSUBR((uint8_t*)&taddr);
   #endif
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8002732:	89bb      	ldrh	r3, [r7, #12]
 8002734:	e010      	b.n	8002758 <sendto+0x25c>
      else if(tmp & Sn_IR_TIMEOUT)
 8002736:	7dfb      	ldrb	r3, [r7, #23]
 8002738:	f003 0308 	and.w	r3, r3, #8
 800273c:	2b00      	cmp	r3, #0
 800273e:	d0db      	beq.n	80026f8 <sendto+0x1fc>
         setSn_IR(sn, Sn_IR_TIMEOUT);
 8002740:	7bfb      	ldrb	r3, [r7, #15]
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	3301      	adds	r3, #1
 8002746:	00db      	lsls	r3, r3, #3
 8002748:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800274c:	2108      	movs	r1, #8
 800274e:	4618      	mov	r0, r3
 8002750:	f000 ffd6 	bl	8003700 <WIZCHIP_WRITE>
         return SOCKERR_TIMEOUT;
 8002754:	f06f 030c 	mvn.w	r3, #12
}
 8002758:	4618      	mov	r0, r3
 800275a:	3718      	adds	r7, #24
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}
 8002760:	20000d2e 	.word	0x20000d2e

08002764 <recvfrom>:



int32_t recvfrom(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b088      	sub	sp, #32
 8002768:	af00      	add	r7, sp, #0
 800276a:	60b9      	str	r1, [r7, #8]
 800276c:	607b      	str	r3, [r7, #4]
 800276e:	4603      	mov	r3, r0
 8002770:	73fb      	strb	r3, [r7, #15]
 8002772:	4613      	mov	r3, r2
 8002774:	81bb      	strh	r3, [r7, #12]
#else   
   uint8_t  mr;
#endif
//   
   uint8_t  head[8];
	uint16_t pack_len=0;
 8002776:	2300      	movs	r3, #0
 8002778:	83fb      	strh	r3, [r7, #30]

   CHECK_SOCKNUM();
 800277a:	7bfb      	ldrb	r3, [r7, #15]
 800277c:	2b08      	cmp	r3, #8
 800277e:	d902      	bls.n	8002786 <recvfrom+0x22>
 8002780:	f04f 33ff 	mov.w	r3, #4294967295
 8002784:	e1d2      	b.n	8002b2c <recvfrom+0x3c8>
//A20150601
#if _WIZCHIP_ == 5300
   mr1 = getMR();
#endif   

   switch((mr=getSn_MR(sn)) & 0x0F)
 8002786:	7bfb      	ldrb	r3, [r7, #15]
 8002788:	009b      	lsls	r3, r3, #2
 800278a:	3301      	adds	r3, #1
 800278c:	00db      	lsls	r3, r3, #3
 800278e:	4618      	mov	r0, r3
 8002790:	f000 ff6a 	bl	8003668 <WIZCHIP_READ>
 8002794:	4603      	mov	r3, r0
 8002796:	777b      	strb	r3, [r7, #29]
 8002798:	7f7b      	ldrb	r3, [r7, #29]
 800279a:	f003 030f 	and.w	r3, r3, #15
 800279e:	3b02      	subs	r3, #2
 80027a0:	2b02      	cmp	r3, #2
 80027a2:	d902      	bls.n	80027aa <recvfrom+0x46>
   #if ( _WIZCHIP_ < 5200 )         
      case Sn_MR_PPPoE:
         break;
   #endif
      default:
         return SOCKERR_SOCKMODE;
 80027a4:	f06f 0304 	mvn.w	r3, #4
 80027a8:	e1c0      	b.n	8002b2c <recvfrom+0x3c8>
         break;
 80027aa:	bf00      	nop
   }
   CHECK_SOCKDATA();
 80027ac:	89bb      	ldrh	r3, [r7, #12]
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d102      	bne.n	80027b8 <recvfrom+0x54>
 80027b2:	f06f 030d 	mvn.w	r3, #13
 80027b6:	e1b9      	b.n	8002b2c <recvfrom+0x3c8>
   if(sock_remained_size[sn] == 0)
 80027b8:	7bfb      	ldrb	r3, [r7, #15]
 80027ba:	4a87      	ldr	r2, [pc, #540]	@ (80029d8 <recvfrom+0x274>)
 80027bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d128      	bne.n	8002816 <recvfrom+0xb2>
   {
      while(1)
      {
         pack_len = getSn_RX_RSR(sn);
 80027c4:	7bfb      	ldrb	r3, [r7, #15]
 80027c6:	4618      	mov	r0, r3
 80027c8:	f001 f8f1 	bl	80039ae <getSn_RX_RSR>
 80027cc:	4603      	mov	r3, r0
 80027ce:	83fb      	strh	r3, [r7, #30]
         if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 80027d0:	7bfb      	ldrb	r3, [r7, #15]
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	3301      	adds	r3, #1
 80027d6:	00db      	lsls	r3, r3, #3
 80027d8:	f503 7340 	add.w	r3, r3, #768	@ 0x300
 80027dc:	4618      	mov	r0, r3
 80027de:	f000 ff43 	bl	8003668 <WIZCHIP_READ>
 80027e2:	4603      	mov	r3, r0
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d102      	bne.n	80027ee <recvfrom+0x8a>
 80027e8:	f06f 0303 	mvn.w	r3, #3
 80027ec:	e19e      	b.n	8002b2c <recvfrom+0x3c8>
         if( (sock_io_mode & (1<<sn)) && (pack_len == 0) ) return SOCK_BUSY;
 80027ee:	4b7b      	ldr	r3, [pc, #492]	@ (80029dc <recvfrom+0x278>)
 80027f0:	881b      	ldrh	r3, [r3, #0]
 80027f2:	461a      	mov	r2, r3
 80027f4:	7bfb      	ldrb	r3, [r7, #15]
 80027f6:	fa42 f303 	asr.w	r3, r2, r3
 80027fa:	f003 0301 	and.w	r3, r3, #1
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d004      	beq.n	800280c <recvfrom+0xa8>
 8002802:	8bfb      	ldrh	r3, [r7, #30]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d101      	bne.n	800280c <recvfrom+0xa8>
 8002808:	2300      	movs	r3, #0
 800280a:	e18f      	b.n	8002b2c <recvfrom+0x3c8>
         if(pack_len != 0) break;
 800280c:	8bfb      	ldrh	r3, [r7, #30]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d100      	bne.n	8002814 <recvfrom+0xb0>
         pack_len = getSn_RX_RSR(sn);
 8002812:	e7d7      	b.n	80027c4 <recvfrom+0x60>
         if(pack_len != 0) break;
 8002814:	bf00      	nop
      };
   }
//D20150601 : Move it to bottom
// sock_pack_info[sn] = PACK_COMPLETED;
	switch (mr & 0x07)
 8002816:	7f7b      	ldrb	r3, [r7, #29]
 8002818:	f003 0307 	and.w	r3, r3, #7
 800281c:	2b04      	cmp	r3, #4
 800281e:	d078      	beq.n	8002912 <recvfrom+0x1ae>
 8002820:	2b04      	cmp	r3, #4
 8002822:	f300 8140 	bgt.w	8002aa6 <recvfrom+0x342>
 8002826:	2b02      	cmp	r3, #2
 8002828:	d003      	beq.n	8002832 <recvfrom+0xce>
 800282a:	2b03      	cmp	r3, #3
 800282c:	f000 80da 	beq.w	80029e4 <recvfrom+0x280>
 8002830:	e139      	b.n	8002aa6 <recvfrom+0x342>
	{
	   case Sn_MR_UDP :
	      if(sock_remained_size[sn] == 0)
 8002832:	7bfb      	ldrb	r3, [r7, #15]
 8002834:	4a68      	ldr	r2, [pc, #416]	@ (80029d8 <recvfrom+0x274>)
 8002836:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d151      	bne.n	80028e2 <recvfrom+0x17e>
	      {
   			wiz_recv_data(sn, head, 8);
 800283e:	f107 0114 	add.w	r1, r7, #20
 8002842:	7bfb      	ldrb	r3, [r7, #15]
 8002844:	2208      	movs	r2, #8
 8002846:	4618      	mov	r0, r3
 8002848:	f001 f954 	bl	8003af4 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 800284c:	7bfb      	ldrb	r3, [r7, #15]
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	3301      	adds	r3, #1
 8002852:	00db      	lsls	r3, r3, #3
 8002854:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002858:	2140      	movs	r1, #64	@ 0x40
 800285a:	4618      	mov	r0, r3
 800285c:	f000 ff50 	bl	8003700 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 8002860:	bf00      	nop
 8002862:	7bfb      	ldrb	r3, [r7, #15]
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	3301      	adds	r3, #1
 8002868:	00db      	lsls	r3, r3, #3
 800286a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800286e:	4618      	mov	r0, r3
 8002870:	f000 fefa 	bl	8003668 <WIZCHIP_READ>
 8002874:	4603      	mov	r3, r0
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1f3      	bne.n	8002862 <recvfrom+0xfe>
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[6];
   		   }
            else
            {
         #endif
               addr[0] = head[0];
 800287a:	7d3a      	ldrb	r2, [r7, #20]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	701a      	strb	r2, [r3, #0]
      			addr[1] = head[1];
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	3301      	adds	r3, #1
 8002884:	7d7a      	ldrb	r2, [r7, #21]
 8002886:	701a      	strb	r2, [r3, #0]
      			addr[2] = head[2];
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	3302      	adds	r3, #2
 800288c:	7dba      	ldrb	r2, [r7, #22]
 800288e:	701a      	strb	r2, [r3, #0]
      			addr[3] = head[3];
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	3303      	adds	r3, #3
 8002894:	7dfa      	ldrb	r2, [r7, #23]
 8002896:	701a      	strb	r2, [r3, #0]
      			*port = head[4];
 8002898:	7e3b      	ldrb	r3, [r7, #24]
 800289a:	461a      	mov	r2, r3
 800289c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800289e:	801a      	strh	r2, [r3, #0]
      			*port = (*port << 8) + head[5];
 80028a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028a2:	881b      	ldrh	r3, [r3, #0]
 80028a4:	021b      	lsls	r3, r3, #8
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	7e7a      	ldrb	r2, [r7, #25]
 80028aa:	4413      	add	r3, r2
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028b0:	801a      	strh	r2, [r3, #0]
      			sock_remained_size[sn] = head[6];
 80028b2:	7eba      	ldrb	r2, [r7, #26]
 80028b4:	7bfb      	ldrb	r3, [r7, #15]
 80028b6:	4611      	mov	r1, r2
 80028b8:	4a47      	ldr	r2, [pc, #284]	@ (80029d8 <recvfrom+0x274>)
 80028ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7];
 80028be:	7bfb      	ldrb	r3, [r7, #15]
 80028c0:	4a45      	ldr	r2, [pc, #276]	@ (80029d8 <recvfrom+0x274>)
 80028c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028c6:	021b      	lsls	r3, r3, #8
 80028c8:	b29a      	uxth	r2, r3
 80028ca:	7efb      	ldrb	r3, [r7, #27]
 80028cc:	4619      	mov	r1, r3
 80028ce:	7bfb      	ldrb	r3, [r7, #15]
 80028d0:	440a      	add	r2, r1
 80028d2:	b291      	uxth	r1, r2
 80028d4:	4a40      	ldr	r2, [pc, #256]	@ (80029d8 <recvfrom+0x274>)
 80028d6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
         #if _WIZCHIP_ == 5300
            }
         #endif
   			sock_pack_info[sn] = PACK_FIRST;
 80028da:	7bfb      	ldrb	r3, [r7, #15]
 80028dc:	4a40      	ldr	r2, [pc, #256]	@ (80029e0 <recvfrom+0x27c>)
 80028de:	2180      	movs	r1, #128	@ 0x80
 80028e0:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 80028e2:	7bfb      	ldrb	r3, [r7, #15]
 80028e4:	4a3c      	ldr	r2, [pc, #240]	@ (80029d8 <recvfrom+0x274>)
 80028e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028ea:	89ba      	ldrh	r2, [r7, #12]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d202      	bcs.n	80028f6 <recvfrom+0x192>
 80028f0:	89bb      	ldrh	r3, [r7, #12]
 80028f2:	83fb      	strh	r3, [r7, #30]
 80028f4:	e004      	b.n	8002900 <recvfrom+0x19c>
			else pack_len = sock_remained_size[sn];
 80028f6:	7bfb      	ldrb	r3, [r7, #15]
 80028f8:	4a37      	ldr	r2, [pc, #220]	@ (80029d8 <recvfrom+0x274>)
 80028fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028fe:	83fb      	strh	r3, [r7, #30]
			//A20150601 : For W5300
			len = pack_len;
 8002900:	8bfb      	ldrh	r3, [r7, #30]
 8002902:	81bb      	strh	r3, [r7, #12]
			   }
			#endif
			//
			// Need to packet length check (default 1472)
			//
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 8002904:	8bfa      	ldrh	r2, [r7, #30]
 8002906:	7bfb      	ldrb	r3, [r7, #15]
 8002908:	68b9      	ldr	r1, [r7, #8]
 800290a:	4618      	mov	r0, r3
 800290c:	f001 f8f2 	bl	8003af4 <wiz_recv_data>
			break;
 8002910:	e0d5      	b.n	8002abe <recvfrom+0x35a>
	   case Sn_MR_MACRAW :
	      if(sock_remained_size[sn] == 0)
 8002912:	7bfb      	ldrb	r3, [r7, #15]
 8002914:	4a30      	ldr	r2, [pc, #192]	@ (80029d8 <recvfrom+0x274>)
 8002916:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800291a:	2b00      	cmp	r3, #0
 800291c:	d145      	bne.n	80029aa <recvfrom+0x246>
	      {
   			wiz_recv_data(sn, head, 2);
 800291e:	f107 0114 	add.w	r1, r7, #20
 8002922:	7bfb      	ldrb	r3, [r7, #15]
 8002924:	2202      	movs	r2, #2
 8002926:	4618      	mov	r0, r3
 8002928:	f001 f8e4 	bl	8003af4 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 800292c:	7bfb      	ldrb	r3, [r7, #15]
 800292e:	009b      	lsls	r3, r3, #2
 8002930:	3301      	adds	r3, #1
 8002932:	00db      	lsls	r3, r3, #3
 8002934:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002938:	2140      	movs	r1, #64	@ 0x40
 800293a:	4618      	mov	r0, r3
 800293c:	f000 fee0 	bl	8003700 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 8002940:	bf00      	nop
 8002942:	7bfb      	ldrb	r3, [r7, #15]
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	3301      	adds	r3, #1
 8002948:	00db      	lsls	r3, r3, #3
 800294a:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800294e:	4618      	mov	r0, r3
 8002950:	f000 fe8a 	bl	8003668 <WIZCHIP_READ>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d1f3      	bne.n	8002942 <recvfrom+0x1de>
   			// read peer's IP address, port number & packet length
    			sock_remained_size[sn] = head[0];
 800295a:	7d3a      	ldrb	r2, [r7, #20]
 800295c:	7bfb      	ldrb	r3, [r7, #15]
 800295e:	4611      	mov	r1, r2
 8002960:	4a1d      	ldr	r2, [pc, #116]	@ (80029d8 <recvfrom+0x274>)
 8002962:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_remained_size[sn] = (sock_remained_size[sn] <<8) + head[1] -2;
 8002966:	7bfb      	ldrb	r3, [r7, #15]
 8002968:	4a1b      	ldr	r2, [pc, #108]	@ (80029d8 <recvfrom+0x274>)
 800296a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800296e:	021b      	lsls	r3, r3, #8
 8002970:	b29b      	uxth	r3, r3
 8002972:	7d7a      	ldrb	r2, [r7, #21]
 8002974:	4413      	add	r3, r2
 8002976:	b29a      	uxth	r2, r3
 8002978:	7bfb      	ldrb	r3, [r7, #15]
 800297a:	3a02      	subs	r2, #2
 800297c:	b291      	uxth	r1, r2
 800297e:	4a16      	ldr	r2, [pc, #88]	@ (80029d8 <recvfrom+0x274>)
 8002980:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			if(sock_remained_size[sn] & 0x01)
   				sock_remained_size[sn] = sock_remained_size[sn] + 1 - 4;
   			else
   				sock_remained_size[sn] -= 4;
			#endif
   			if(sock_remained_size[sn] > 1514) 
 8002984:	7bfb      	ldrb	r3, [r7, #15]
 8002986:	4a14      	ldr	r2, [pc, #80]	@ (80029d8 <recvfrom+0x274>)
 8002988:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800298c:	f240 52ea 	movw	r2, #1514	@ 0x5ea
 8002990:	4293      	cmp	r3, r2
 8002992:	d906      	bls.n	80029a2 <recvfrom+0x23e>
   			{
   			   close(sn);
 8002994:	7bfb      	ldrb	r3, [r7, #15]
 8002996:	4618      	mov	r0, r3
 8002998:	f7ff fd42 	bl	8002420 <close>
   			   return SOCKFATAL_PACKLEN;
 800299c:	f46f 737a 	mvn.w	r3, #1000	@ 0x3e8
 80029a0:	e0c4      	b.n	8002b2c <recvfrom+0x3c8>
   			}
   			sock_pack_info[sn] = PACK_FIRST;
 80029a2:	7bfb      	ldrb	r3, [r7, #15]
 80029a4:	4a0e      	ldr	r2, [pc, #56]	@ (80029e0 <recvfrom+0x27c>)
 80029a6:	2180      	movs	r1, #128	@ 0x80
 80029a8:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 80029aa:	7bfb      	ldrb	r3, [r7, #15]
 80029ac:	4a0a      	ldr	r2, [pc, #40]	@ (80029d8 <recvfrom+0x274>)
 80029ae:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029b2:	89ba      	ldrh	r2, [r7, #12]
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d202      	bcs.n	80029be <recvfrom+0x25a>
 80029b8:	89bb      	ldrh	r3, [r7, #12]
 80029ba:	83fb      	strh	r3, [r7, #30]
 80029bc:	e004      	b.n	80029c8 <recvfrom+0x264>
			else pack_len = sock_remained_size[sn];
 80029be:	7bfb      	ldrb	r3, [r7, #15]
 80029c0:	4a05      	ldr	r2, [pc, #20]	@ (80029d8 <recvfrom+0x274>)
 80029c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029c6:	83fb      	strh	r3, [r7, #30]
			wiz_recv_data(sn,buf,pack_len);
 80029c8:	8bfa      	ldrh	r2, [r7, #30]
 80029ca:	7bfb      	ldrb	r3, [r7, #15]
 80029cc:	68b9      	ldr	r1, [r7, #8]
 80029ce:	4618      	mov	r0, r3
 80029d0:	f001 f890 	bl	8003af4 <wiz_recv_data>
		   break;
 80029d4:	e073      	b.n	8002abe <recvfrom+0x35a>
 80029d6:	bf00      	nop
 80029d8:	20000d34 	.word	0x20000d34
 80029dc:	20000d2e 	.word	0x20000d2e
 80029e0:	20000d44 	.word	0x20000d44
   //#if ( _WIZCHIP_ < 5200 )
		case Sn_MR_IPRAW:
		   if(sock_remained_size[sn] == 0)
 80029e4:	7bfb      	ldrb	r3, [r7, #15]
 80029e6:	4a53      	ldr	r2, [pc, #332]	@ (8002b34 <recvfrom+0x3d0>)
 80029e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d144      	bne.n	8002a7a <recvfrom+0x316>
		   {
   			wiz_recv_data(sn, head, 6);
 80029f0:	f107 0114 	add.w	r1, r7, #20
 80029f4:	7bfb      	ldrb	r3, [r7, #15]
 80029f6:	2206      	movs	r2, #6
 80029f8:	4618      	mov	r0, r3
 80029fa:	f001 f87b 	bl	8003af4 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 80029fe:	7bfb      	ldrb	r3, [r7, #15]
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	3301      	adds	r3, #1
 8002a04:	00db      	lsls	r3, r3, #3
 8002a06:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002a0a:	2140      	movs	r1, #64	@ 0x40
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f000 fe77 	bl	8003700 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 8002a12:	bf00      	nop
 8002a14:	7bfb      	ldrb	r3, [r7, #15]
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	3301      	adds	r3, #1
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002a20:	4618      	mov	r0, r3
 8002a22:	f000 fe21 	bl	8003668 <WIZCHIP_READ>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1f3      	bne.n	8002a14 <recvfrom+0x2b0>
   			addr[0] = head[0];
 8002a2c:	7d3a      	ldrb	r2, [r7, #20]
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	701a      	strb	r2, [r3, #0]
   			addr[1] = head[1];
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	3301      	adds	r3, #1
 8002a36:	7d7a      	ldrb	r2, [r7, #21]
 8002a38:	701a      	strb	r2, [r3, #0]
   			addr[2] = head[2];
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	3302      	adds	r3, #2
 8002a3e:	7dba      	ldrb	r2, [r7, #22]
 8002a40:	701a      	strb	r2, [r3, #0]
   			addr[3] = head[3];
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	3303      	adds	r3, #3
 8002a46:	7dfa      	ldrb	r2, [r7, #23]
 8002a48:	701a      	strb	r2, [r3, #0]
   			sock_remained_size[sn] = head[4];
 8002a4a:	7e3a      	ldrb	r2, [r7, #24]
 8002a4c:	7bfb      	ldrb	r3, [r7, #15]
 8002a4e:	4611      	mov	r1, r2
 8002a50:	4a38      	ldr	r2, [pc, #224]	@ (8002b34 <recvfrom+0x3d0>)
 8002a52:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			//M20150401 : For Typing Error
   			//sock_remaiend_size[sn] = (sock_remained_size[sn] << 8) + head[5];
   			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[5];
 8002a56:	7bfb      	ldrb	r3, [r7, #15]
 8002a58:	4a36      	ldr	r2, [pc, #216]	@ (8002b34 <recvfrom+0x3d0>)
 8002a5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a5e:	021b      	lsls	r3, r3, #8
 8002a60:	b29a      	uxth	r2, r3
 8002a62:	7e7b      	ldrb	r3, [r7, #25]
 8002a64:	4619      	mov	r1, r3
 8002a66:	7bfb      	ldrb	r3, [r7, #15]
 8002a68:	440a      	add	r2, r1
 8002a6a:	b291      	uxth	r1, r2
 8002a6c:	4a31      	ldr	r2, [pc, #196]	@ (8002b34 <recvfrom+0x3d0>)
 8002a6e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_pack_info[sn] = PACK_FIRST;
 8002a72:	7bfb      	ldrb	r3, [r7, #15]
 8002a74:	4a30      	ldr	r2, [pc, #192]	@ (8002b38 <recvfrom+0x3d4>)
 8002a76:	2180      	movs	r1, #128	@ 0x80
 8002a78:	54d1      	strb	r1, [r2, r3]
         }
			//
			// Need to packet length check
			//
			if(len < sock_remained_size[sn]) pack_len = len;
 8002a7a:	7bfb      	ldrb	r3, [r7, #15]
 8002a7c:	4a2d      	ldr	r2, [pc, #180]	@ (8002b34 <recvfrom+0x3d0>)
 8002a7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a82:	89ba      	ldrh	r2, [r7, #12]
 8002a84:	429a      	cmp	r2, r3
 8002a86:	d202      	bcs.n	8002a8e <recvfrom+0x32a>
 8002a88:	89bb      	ldrh	r3, [r7, #12]
 8002a8a:	83fb      	strh	r3, [r7, #30]
 8002a8c:	e004      	b.n	8002a98 <recvfrom+0x334>
			else pack_len = sock_remained_size[sn];
 8002a8e:	7bfb      	ldrb	r3, [r7, #15]
 8002a90:	4a28      	ldr	r2, [pc, #160]	@ (8002b34 <recvfrom+0x3d0>)
 8002a92:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002a96:	83fb      	strh	r3, [r7, #30]
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 8002a98:	8bfa      	ldrh	r2, [r7, #30]
 8002a9a:	7bfb      	ldrb	r3, [r7, #15]
 8002a9c:	68b9      	ldr	r1, [r7, #8]
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f001 f828 	bl	8003af4 <wiz_recv_data>
			break;
 8002aa4:	e00b      	b.n	8002abe <recvfrom+0x35a>
   //#endif
      default:
         wiz_recv_ignore(sn, pack_len); // data copy.
 8002aa6:	8bfa      	ldrh	r2, [r7, #30]
 8002aa8:	7bfb      	ldrb	r3, [r7, #15]
 8002aaa:	4611      	mov	r1, r2
 8002aac:	4618      	mov	r0, r3
 8002aae:	f001 f87b 	bl	8003ba8 <wiz_recv_ignore>
         sock_remained_size[sn] = pack_len;
 8002ab2:	7bfb      	ldrb	r3, [r7, #15]
 8002ab4:	491f      	ldr	r1, [pc, #124]	@ (8002b34 <recvfrom+0x3d0>)
 8002ab6:	8bfa      	ldrh	r2, [r7, #30]
 8002ab8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
         break;
 8002abc:	bf00      	nop
   }
	setSn_CR(sn,Sn_CR_RECV);
 8002abe:	7bfb      	ldrb	r3, [r7, #15]
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	3301      	adds	r3, #1
 8002ac4:	00db      	lsls	r3, r3, #3
 8002ac6:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002aca:	2140      	movs	r1, #64	@ 0x40
 8002acc:	4618      	mov	r0, r3
 8002ace:	f000 fe17 	bl	8003700 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn)) ;
 8002ad2:	bf00      	nop
 8002ad4:	7bfb      	ldrb	r3, [r7, #15]
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	3301      	adds	r3, #1
 8002ada:	00db      	lsls	r3, r3, #3
 8002adc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f000 fdc1 	bl	8003668 <WIZCHIP_READ>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d1f3      	bne.n	8002ad4 <recvfrom+0x370>
	sock_remained_size[sn] -= pack_len;
 8002aec:	7bfb      	ldrb	r3, [r7, #15]
 8002aee:	4a11      	ldr	r2, [pc, #68]	@ (8002b34 <recvfrom+0x3d0>)
 8002af0:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8002af4:	7bfb      	ldrb	r3, [r7, #15]
 8002af6:	8bfa      	ldrh	r2, [r7, #30]
 8002af8:	1a8a      	subs	r2, r1, r2
 8002afa:	b291      	uxth	r1, r2
 8002afc:	4a0d      	ldr	r2, [pc, #52]	@ (8002b34 <recvfrom+0x3d0>)
 8002afe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	//M20150601 : 
	//if(sock_remained_size[sn] != 0) sock_pack_info[sn] |= 0x01;
	if(sock_remained_size[sn] != 0)
 8002b02:	7bfb      	ldrb	r3, [r7, #15]
 8002b04:	4a0b      	ldr	r2, [pc, #44]	@ (8002b34 <recvfrom+0x3d0>)
 8002b06:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d009      	beq.n	8002b22 <recvfrom+0x3be>
	{
	   sock_pack_info[sn] |= PACK_REMAINED;
 8002b0e:	7bfb      	ldrb	r3, [r7, #15]
 8002b10:	4a09      	ldr	r2, [pc, #36]	@ (8002b38 <recvfrom+0x3d4>)
 8002b12:	5cd2      	ldrb	r2, [r2, r3]
 8002b14:	7bfb      	ldrb	r3, [r7, #15]
 8002b16:	f042 0201 	orr.w	r2, r2, #1
 8002b1a:	b2d1      	uxtb	r1, r2
 8002b1c:	4a06      	ldr	r2, [pc, #24]	@ (8002b38 <recvfrom+0x3d4>)
 8002b1e:	54d1      	strb	r1, [r2, r3]
 8002b20:	e003      	b.n	8002b2a <recvfrom+0x3c6>
   #if _WIZCHIP_ == 5300	   
	   if(pack_len & 0x01) sock_pack_info[sn] |= PACK_FIFOBYTE;
   #endif	      
	}
	else sock_pack_info[sn] = PACK_COMPLETED;
 8002b22:	7bfb      	ldrb	r3, [r7, #15]
 8002b24:	4a04      	ldr	r2, [pc, #16]	@ (8002b38 <recvfrom+0x3d4>)
 8002b26:	2100      	movs	r1, #0
 8002b28:	54d1      	strb	r1, [r2, r3]
   pack_len = len;
#endif
   //
   //M20150409 : Explicit Type Casting
   //return pack_len;
   return (int32_t)pack_len;
 8002b2a:	8bfb      	ldrh	r3, [r7, #30]
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3720      	adds	r7, #32
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	20000d34 	.word	0x20000d34
 8002b38:	20000d44 	.word	0x20000d44

08002b3c <ctlsocket>:


int8_t  ctlsocket(uint8_t sn, ctlsock_type cstype, void* arg)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b084      	sub	sp, #16
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	4603      	mov	r3, r0
 8002b44:	603a      	str	r2, [r7, #0]
 8002b46:	71fb      	strb	r3, [r7, #7]
 8002b48:	460b      	mov	r3, r1
 8002b4a:	71bb      	strb	r3, [r7, #6]
   uint8_t tmp = 0;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	73fb      	strb	r3, [r7, #15]
   CHECK_SOCKNUM();
 8002b50:	79fb      	ldrb	r3, [r7, #7]
 8002b52:	2b08      	cmp	r3, #8
 8002b54:	d902      	bls.n	8002b5c <ctlsocket+0x20>
 8002b56:	f04f 33ff 	mov.w	r3, #4294967295
 8002b5a:	e0c0      	b.n	8002cde <ctlsocket+0x1a2>
   switch(cstype)
 8002b5c:	79bb      	ldrb	r3, [r7, #6]
 8002b5e:	2b07      	cmp	r3, #7
 8002b60:	f200 80b9 	bhi.w	8002cd6 <ctlsocket+0x19a>
 8002b64:	a201      	add	r2, pc, #4	@ (adr r2, 8002b6c <ctlsocket+0x30>)
 8002b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b6a:	bf00      	nop
 8002b6c:	08002b8d 	.word	0x08002b8d
 8002b70:	08002be1 	.word	0x08002be1
 8002b74:	08002bfb 	.word	0x08002bfb
 8002b78:	08002c19 	.word	0x08002c19
 8002b7c:	08002c37 	.word	0x08002c37
 8002b80:	08002c67 	.word	0x08002c67
 8002b84:	08002c87 	.word	0x08002c87
 8002b88:	08002cb7 	.word	0x08002cb7
   {
      case CS_SET_IOMODE:
         tmp = *((uint8_t*)arg);
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	73fb      	strb	r3, [r7, #15]
         if(tmp == SOCK_IO_NONBLOCK)  sock_io_mode |= (1<<sn);
 8002b92:	7bfb      	ldrb	r3, [r7, #15]
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d10d      	bne.n	8002bb4 <ctlsocket+0x78>
 8002b98:	79fb      	ldrb	r3, [r7, #7]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba0:	b21a      	sxth	r2, r3
 8002ba2:	4b51      	ldr	r3, [pc, #324]	@ (8002ce8 <ctlsocket+0x1ac>)
 8002ba4:	881b      	ldrh	r3, [r3, #0]
 8002ba6:	b21b      	sxth	r3, r3
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	b21b      	sxth	r3, r3
 8002bac:	b29a      	uxth	r2, r3
 8002bae:	4b4e      	ldr	r3, [pc, #312]	@ (8002ce8 <ctlsocket+0x1ac>)
 8002bb0:	801a      	strh	r2, [r3, #0]
         else if(tmp == SOCK_IO_BLOCK) sock_io_mode &= ~(1<<sn);
         else return SOCKERR_ARG;
         break;
 8002bb2:	e093      	b.n	8002cdc <ctlsocket+0x1a0>
         else if(tmp == SOCK_IO_BLOCK) sock_io_mode &= ~(1<<sn);
 8002bb4:	7bfb      	ldrb	r3, [r7, #15]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d10f      	bne.n	8002bda <ctlsocket+0x9e>
 8002bba:	79fb      	ldrb	r3, [r7, #7]
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc2:	b21b      	sxth	r3, r3
 8002bc4:	43db      	mvns	r3, r3
 8002bc6:	b21a      	sxth	r2, r3
 8002bc8:	4b47      	ldr	r3, [pc, #284]	@ (8002ce8 <ctlsocket+0x1ac>)
 8002bca:	881b      	ldrh	r3, [r3, #0]
 8002bcc:	b21b      	sxth	r3, r3
 8002bce:	4013      	ands	r3, r2
 8002bd0:	b21b      	sxth	r3, r3
 8002bd2:	b29a      	uxth	r2, r3
 8002bd4:	4b44      	ldr	r3, [pc, #272]	@ (8002ce8 <ctlsocket+0x1ac>)
 8002bd6:	801a      	strh	r2, [r3, #0]
         break;
 8002bd8:	e080      	b.n	8002cdc <ctlsocket+0x1a0>
         else return SOCKERR_ARG;
 8002bda:	f06f 0309 	mvn.w	r3, #9
 8002bde:	e07e      	b.n	8002cde <ctlsocket+0x1a2>
      case CS_GET_IOMODE:   
         //M20140501 : implict type casting -> explict type casting
         //*((uint8_t*)arg) = (sock_io_mode >> sn) & 0x0001;
         *((uint8_t*)arg) = (uint8_t)((sock_io_mode >> sn) & 0x0001);
 8002be0:	4b41      	ldr	r3, [pc, #260]	@ (8002ce8 <ctlsocket+0x1ac>)
 8002be2:	881b      	ldrh	r3, [r3, #0]
 8002be4:	461a      	mov	r2, r3
 8002be6:	79fb      	ldrb	r3, [r7, #7]
 8002be8:	fa42 f303 	asr.w	r3, r2, r3
 8002bec:	b2db      	uxtb	r3, r3
 8002bee:	f003 0301 	and.w	r3, r3, #1
 8002bf2:	b2da      	uxtb	r2, r3
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	701a      	strb	r2, [r3, #0]
         //
         break;
 8002bf8:	e070      	b.n	8002cdc <ctlsocket+0x1a0>
      case CS_GET_MAXTXBUF:
         *((uint16_t*)arg) = getSn_TxMAX(sn);
 8002bfa:	79fb      	ldrb	r3, [r7, #7]
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	3301      	adds	r3, #1
 8002c00:	00db      	lsls	r3, r3, #3
 8002c02:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 8002c06:	4618      	mov	r0, r3
 8002c08:	f000 fd2e 	bl	8003668 <WIZCHIP_READ>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	029b      	lsls	r3, r3, #10
 8002c10:	b29a      	uxth	r2, r3
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	801a      	strh	r2, [r3, #0]
         break;
 8002c16:	e061      	b.n	8002cdc <ctlsocket+0x1a0>
      case CS_GET_MAXRXBUF:    
         *((uint16_t*)arg) = getSn_RxMAX(sn);
 8002c18:	79fb      	ldrb	r3, [r7, #7]
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8002c24:	4618      	mov	r0, r3
 8002c26:	f000 fd1f 	bl	8003668 <WIZCHIP_READ>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	029b      	lsls	r3, r3, #10
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	801a      	strh	r2, [r3, #0]
         break;
 8002c34:	e052      	b.n	8002cdc <ctlsocket+0x1a0>
      case CS_CLR_INTERRUPT:
         if( (*(uint8_t*)arg) > SIK_ALL) return SOCKERR_ARG;
 8002c36:	683b      	ldr	r3, [r7, #0]
 8002c38:	781b      	ldrb	r3, [r3, #0]
 8002c3a:	2b1f      	cmp	r3, #31
 8002c3c:	d902      	bls.n	8002c44 <ctlsocket+0x108>
 8002c3e:	f06f 0309 	mvn.w	r3, #9
 8002c42:	e04c      	b.n	8002cde <ctlsocket+0x1a2>
         setSn_IR(sn,*(uint8_t*)arg);
 8002c44:	79fb      	ldrb	r3, [r7, #7]
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	3301      	adds	r3, #1
 8002c4a:	00db      	lsls	r3, r3, #3
 8002c4c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002c50:	461a      	mov	r2, r3
 8002c52:	683b      	ldr	r3, [r7, #0]
 8002c54:	781b      	ldrb	r3, [r3, #0]
 8002c56:	f003 031f 	and.w	r3, r3, #31
 8002c5a:	b2db      	uxtb	r3, r3
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	4610      	mov	r0, r2
 8002c60:	f000 fd4e 	bl	8003700 <WIZCHIP_WRITE>
         break;
 8002c64:	e03a      	b.n	8002cdc <ctlsocket+0x1a0>
      case CS_GET_INTERRUPT:
         *((uint8_t*)arg) = getSn_IR(sn);
 8002c66:	79fb      	ldrb	r3, [r7, #7]
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	3301      	adds	r3, #1
 8002c6c:	00db      	lsls	r3, r3, #3
 8002c6e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8002c72:	4618      	mov	r0, r3
 8002c74:	f000 fcf8 	bl	8003668 <WIZCHIP_READ>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	f003 031f 	and.w	r3, r3, #31
 8002c7e:	b2da      	uxtb	r2, r3
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	701a      	strb	r2, [r3, #0]
         break;
 8002c84:	e02a      	b.n	8002cdc <ctlsocket+0x1a0>
   #if _WIZCHIP_ != 5100
      case CS_SET_INTMASK:  
         if( (*(uint8_t*)arg) > SIK_ALL) return SOCKERR_ARG;
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	781b      	ldrb	r3, [r3, #0]
 8002c8a:	2b1f      	cmp	r3, #31
 8002c8c:	d902      	bls.n	8002c94 <ctlsocket+0x158>
 8002c8e:	f06f 0309 	mvn.w	r3, #9
 8002c92:	e024      	b.n	8002cde <ctlsocket+0x1a2>
         setSn_IMR(sn,*(uint8_t*)arg);
 8002c94:	79fb      	ldrb	r3, [r7, #7]
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	3301      	adds	r3, #1
 8002c9a:	00db      	lsls	r3, r3, #3
 8002c9c:	f503 5330 	add.w	r3, r3, #11264	@ 0x2c00
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	f003 031f 	and.w	r3, r3, #31
 8002caa:	b2db      	uxtb	r3, r3
 8002cac:	4619      	mov	r1, r3
 8002cae:	4610      	mov	r0, r2
 8002cb0:	f000 fd26 	bl	8003700 <WIZCHIP_WRITE>
         break;
 8002cb4:	e012      	b.n	8002cdc <ctlsocket+0x1a0>
      case CS_GET_INTMASK:   
         *((uint8_t*)arg) = getSn_IMR(sn);
 8002cb6:	79fb      	ldrb	r3, [r7, #7]
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	3301      	adds	r3, #1
 8002cbc:	00db      	lsls	r3, r3, #3
 8002cbe:	f503 5330 	add.w	r3, r3, #11264	@ 0x2c00
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f000 fcd0 	bl	8003668 <WIZCHIP_READ>
 8002cc8:	4603      	mov	r3, r0
 8002cca:	f003 031f 	and.w	r3, r3, #31
 8002cce:	b2da      	uxtb	r2, r3
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	701a      	strb	r2, [r3, #0]
         break;
 8002cd4:	e002      	b.n	8002cdc <ctlsocket+0x1a0>
   #endif
      default:
         return SOCKERR_ARG;
 8002cd6:	f06f 0309 	mvn.w	r3, #9
 8002cda:	e000      	b.n	8002cde <ctlsocket+0x1a2>
   }
   return SOCK_OK;
 8002cdc:	2301      	movs	r3, #1
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3710      	adds	r7, #16
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	20000d2e 	.word	0x20000d2e

08002cec <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002cf0:	4b17      	ldr	r3, [pc, #92]	@ (8002d50 <MX_SPI1_Init+0x64>)
 8002cf2:	4a18      	ldr	r2, [pc, #96]	@ (8002d54 <MX_SPI1_Init+0x68>)
 8002cf4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002cf6:	4b16      	ldr	r3, [pc, #88]	@ (8002d50 <MX_SPI1_Init+0x64>)
 8002cf8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002cfc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002cfe:	4b14      	ldr	r3, [pc, #80]	@ (8002d50 <MX_SPI1_Init+0x64>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d04:	4b12      	ldr	r3, [pc, #72]	@ (8002d50 <MX_SPI1_Init+0x64>)
 8002d06:	2200      	movs	r2, #0
 8002d08:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d0a:	4b11      	ldr	r3, [pc, #68]	@ (8002d50 <MX_SPI1_Init+0x64>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d10:	4b0f      	ldr	r3, [pc, #60]	@ (8002d50 <MX_SPI1_Init+0x64>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d16:	4b0e      	ldr	r3, [pc, #56]	@ (8002d50 <MX_SPI1_Init+0x64>)
 8002d18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d1c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d1e:	4b0c      	ldr	r3, [pc, #48]	@ (8002d50 <MX_SPI1_Init+0x64>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d24:	4b0a      	ldr	r3, [pc, #40]	@ (8002d50 <MX_SPI1_Init+0x64>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d2a:	4b09      	ldr	r3, [pc, #36]	@ (8002d50 <MX_SPI1_Init+0x64>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d30:	4b07      	ldr	r3, [pc, #28]	@ (8002d50 <MX_SPI1_Init+0x64>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002d36:	4b06      	ldr	r3, [pc, #24]	@ (8002d50 <MX_SPI1_Init+0x64>)
 8002d38:	220a      	movs	r2, #10
 8002d3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002d3c:	4804      	ldr	r0, [pc, #16]	@ (8002d50 <MX_SPI1_Init+0x64>)
 8002d3e:	f002 fc07 	bl	8005550 <HAL_SPI_Init>
 8002d42:	4603      	mov	r3, r0
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d001      	beq.n	8002d4c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002d48:	f7fe fd52 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002d4c:	bf00      	nop
 8002d4e:	bd80      	pop	{r7, pc}
 8002d50:	20000d4c 	.word	0x20000d4c
 8002d54:	40013000 	.word	0x40013000

08002d58 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b08a      	sub	sp, #40	@ 0x28
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d60:	f107 0314 	add.w	r3, r7, #20
 8002d64:	2200      	movs	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]
 8002d68:	605a      	str	r2, [r3, #4]
 8002d6a:	609a      	str	r2, [r3, #8]
 8002d6c:	60da      	str	r2, [r3, #12]
 8002d6e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a19      	ldr	r2, [pc, #100]	@ (8002ddc <HAL_SPI_MspInit+0x84>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d12b      	bne.n	8002dd2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	613b      	str	r3, [r7, #16]
 8002d7e:	4b18      	ldr	r3, [pc, #96]	@ (8002de0 <HAL_SPI_MspInit+0x88>)
 8002d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d82:	4a17      	ldr	r2, [pc, #92]	@ (8002de0 <HAL_SPI_MspInit+0x88>)
 8002d84:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d88:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d8a:	4b15      	ldr	r3, [pc, #84]	@ (8002de0 <HAL_SPI_MspInit+0x88>)
 8002d8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d8e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d92:	613b      	str	r3, [r7, #16]
 8002d94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d96:	2300      	movs	r3, #0
 8002d98:	60fb      	str	r3, [r7, #12]
 8002d9a:	4b11      	ldr	r3, [pc, #68]	@ (8002de0 <HAL_SPI_MspInit+0x88>)
 8002d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d9e:	4a10      	ldr	r2, [pc, #64]	@ (8002de0 <HAL_SPI_MspInit+0x88>)
 8002da0:	f043 0302 	orr.w	r3, r3, #2
 8002da4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002da6:	4b0e      	ldr	r3, [pc, #56]	@ (8002de0 <HAL_SPI_MspInit+0x88>)
 8002da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002daa:	f003 0302 	and.w	r3, r3, #2
 8002dae:	60fb      	str	r3, [r7, #12]
 8002db0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = W5500_SCK_Pin|W5500_MISO_Pin|W5500_MOSI_Pin;
 8002db2:	2338      	movs	r3, #56	@ 0x38
 8002db4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002db6:	2302      	movs	r3, #2
 8002db8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dbe:	2303      	movs	r3, #3
 8002dc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002dc2:	2305      	movs	r3, #5
 8002dc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dc6:	f107 0314 	add.w	r3, r7, #20
 8002dca:	4619      	mov	r1, r3
 8002dcc:	4805      	ldr	r0, [pc, #20]	@ (8002de4 <HAL_SPI_MspInit+0x8c>)
 8002dce:	f001 fdfd 	bl	80049cc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002dd2:	bf00      	nop
 8002dd4:	3728      	adds	r7, #40	@ 0x28
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
 8002dda:	bf00      	nop
 8002ddc:	40013000 	.word	0x40013000
 8002de0:	40023800 	.word	0x40023800
 8002de4:	40020400 	.word	0x40020400

08002de8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b083      	sub	sp, #12
 8002dec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dee:	2300      	movs	r3, #0
 8002df0:	607b      	str	r3, [r7, #4]
 8002df2:	4b10      	ldr	r3, [pc, #64]	@ (8002e34 <HAL_MspInit+0x4c>)
 8002df4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002df6:	4a0f      	ldr	r2, [pc, #60]	@ (8002e34 <HAL_MspInit+0x4c>)
 8002df8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002dfc:	6453      	str	r3, [r2, #68]	@ 0x44
 8002dfe:	4b0d      	ldr	r3, [pc, #52]	@ (8002e34 <HAL_MspInit+0x4c>)
 8002e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e06:	607b      	str	r3, [r7, #4]
 8002e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	603b      	str	r3, [r7, #0]
 8002e0e:	4b09      	ldr	r3, [pc, #36]	@ (8002e34 <HAL_MspInit+0x4c>)
 8002e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e12:	4a08      	ldr	r2, [pc, #32]	@ (8002e34 <HAL_MspInit+0x4c>)
 8002e14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e18:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e1a:	4b06      	ldr	r3, [pc, #24]	@ (8002e34 <HAL_MspInit+0x4c>)
 8002e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e22:	603b      	str	r3, [r7, #0]
 8002e24:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e26:	bf00      	nop
 8002e28:	370c      	adds	r7, #12
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e30:	4770      	bx	lr
 8002e32:	bf00      	nop
 8002e34:	40023800 	.word	0x40023800

08002e38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002e3c:	bf00      	nop
 8002e3e:	e7fd      	b.n	8002e3c <NMI_Handler+0x4>

08002e40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002e40:	b480      	push	{r7}
 8002e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002e44:	bf00      	nop
 8002e46:	e7fd      	b.n	8002e44 <HardFault_Handler+0x4>

08002e48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002e4c:	bf00      	nop
 8002e4e:	e7fd      	b.n	8002e4c <MemManage_Handler+0x4>

08002e50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002e50:	b480      	push	{r7}
 8002e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e54:	bf00      	nop
 8002e56:	e7fd      	b.n	8002e54 <BusFault_Handler+0x4>

08002e58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e58:	b480      	push	{r7}
 8002e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e5c:	bf00      	nop
 8002e5e:	e7fd      	b.n	8002e5c <UsageFault_Handler+0x4>

08002e60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e64:	bf00      	nop
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr

08002e6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e6e:	b480      	push	{r7}
 8002e70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e72:	bf00      	nop
 8002e74:	46bd      	mov	sp, r7
 8002e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7a:	4770      	bx	lr

08002e7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e80:	bf00      	nop
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr

08002e8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e8a:	b580      	push	{r7, lr}
 8002e8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e8e:	f001 fc47 	bl	8004720 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e92:	bf00      	nop
 8002e94:	bd80      	pop	{r7, pc}
	...

08002e98 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002e9c:	4802      	ldr	r0, [pc, #8]	@ (8002ea8 <TIM1_CC_IRQHandler+0x10>)
 8002e9e:	f003 fbf7 	bl	8006690 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002ea2:	bf00      	nop
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	20000da4 	.word	0x20000da4

08002eac <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002eb0:	4802      	ldr	r0, [pc, #8]	@ (8002ebc <TIM3_IRQHandler+0x10>)
 8002eb2:	f003 fbed 	bl	8006690 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002eb6:	bf00      	nop
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	20000e34 	.word	0x20000e34

08002ec0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002ec4:	4802      	ldr	r0, [pc, #8]	@ (8002ed0 <TIM4_IRQHandler+0x10>)
 8002ec6:	f003 fbe3 	bl	8006690 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002eca:	bf00      	nop
 8002ecc:	bd80      	pop	{r7, pc}
 8002ece:	bf00      	nop
 8002ed0:	20000e7c 	.word	0x20000e7c

08002ed4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002ed8:	4802      	ldr	r0, [pc, #8]	@ (8002ee4 <TIM5_IRQHandler+0x10>)
 8002eda:	f003 fbd9 	bl	8006690 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002ede:	bf00      	nop
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	20000ec4 	.word	0x20000ec4

08002ee8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002eec:	4b06      	ldr	r3, [pc, #24]	@ (8002f08 <SystemInit+0x20>)
 8002eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ef2:	4a05      	ldr	r2, [pc, #20]	@ (8002f08 <SystemInit+0x20>)
 8002ef4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ef8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002efc:	bf00      	nop
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	e000ed00 	.word	0xe000ed00

08002f0c <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b086      	sub	sp, #24
 8002f10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f12:	f107 0310 	add.w	r3, r7, #16
 8002f16:	2200      	movs	r2, #0
 8002f18:	601a      	str	r2, [r3, #0]
 8002f1a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002f1c:	463b      	mov	r3, r7
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	605a      	str	r2, [r3, #4]
 8002f24:	609a      	str	r2, [r3, #8]
 8002f26:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002f28:	4b3b      	ldr	r3, [pc, #236]	@ (8003018 <MX_TIM1_Init+0x10c>)
 8002f2a:	4a3c      	ldr	r2, [pc, #240]	@ (800301c <MX_TIM1_Init+0x110>)
 8002f2c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8002f2e:	4b3a      	ldr	r3, [pc, #232]	@ (8003018 <MX_TIM1_Init+0x10c>)
 8002f30:	2253      	movs	r2, #83	@ 0x53
 8002f32:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f34:	4b38      	ldr	r3, [pc, #224]	@ (8003018 <MX_TIM1_Init+0x10c>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002f3a:	4b37      	ldr	r3, [pc, #220]	@ (8003018 <MX_TIM1_Init+0x10c>)
 8002f3c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f40:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f42:	4b35      	ldr	r3, [pc, #212]	@ (8003018 <MX_TIM1_Init+0x10c>)
 8002f44:	2200      	movs	r2, #0
 8002f46:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002f48:	4b33      	ldr	r3, [pc, #204]	@ (8003018 <MX_TIM1_Init+0x10c>)
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f4e:	4b32      	ldr	r3, [pc, #200]	@ (8003018 <MX_TIM1_Init+0x10c>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 8002f54:	4830      	ldr	r0, [pc, #192]	@ (8003018 <MX_TIM1_Init+0x10c>)
 8002f56:	f003 f983 	bl	8006260 <HAL_TIM_IC_Init>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002f60:	f7fe fc46 	bl	80017f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f64:	2300      	movs	r3, #0
 8002f66:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002f6c:	f107 0310 	add.w	r3, r7, #16
 8002f70:	4619      	mov	r1, r3
 8002f72:	4829      	ldr	r0, [pc, #164]	@ (8003018 <MX_TIM1_Init+0x10c>)
 8002f74:	f004 f872 	bl	800705c <HAL_TIMEx_MasterConfigSynchronization>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8002f7e:	f7fe fc37 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002f82:	2300      	movs	r3, #0
 8002f84:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002f86:	2301      	movs	r3, #1
 8002f88:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 8002f8e:	230f      	movs	r3, #15
 8002f90:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002f92:	463b      	mov	r3, r7
 8002f94:	2200      	movs	r2, #0
 8002f96:	4619      	mov	r1, r3
 8002f98:	481f      	ldr	r0, [pc, #124]	@ (8003018 <MX_TIM1_Init+0x10c>)
 8002f9a:	f003 fc69 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d001      	beq.n	8002fa8 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8002fa4:	f7fe fc24 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002fa8:	2302      	movs	r3, #2
 8002faa:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002fac:	2302      	movs	r3, #2
 8002fae:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 0;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002fb4:	463b      	mov	r3, r7
 8002fb6:	2204      	movs	r2, #4
 8002fb8:	4619      	mov	r1, r3
 8002fba:	4817      	ldr	r0, [pc, #92]	@ (8003018 <MX_TIM1_Init+0x10c>)
 8002fbc:	f003 fc58 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 8002fc0:	4603      	mov	r3, r0
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d001      	beq.n	8002fca <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8002fc6:	f7fe fc13 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002fca:	2300      	movs	r3, #0
 8002fcc:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 15;
 8002fd2:	230f      	movs	r3, #15
 8002fd4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8002fd6:	463b      	mov	r3, r7
 8002fd8:	2208      	movs	r2, #8
 8002fda:	4619      	mov	r1, r3
 8002fdc:	480e      	ldr	r0, [pc, #56]	@ (8003018 <MX_TIM1_Init+0x10c>)
 8002fde:	f003 fc47 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <MX_TIM1_Init+0xe0>
  {
    Error_Handler();
 8002fe8:	f7fe fc02 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002fec:	2302      	movs	r3, #2
 8002fee:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002ff0:	2302      	movs	r3, #2
 8002ff2:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 0;
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8002ff8:	463b      	mov	r3, r7
 8002ffa:	220c      	movs	r2, #12
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	4806      	ldr	r0, [pc, #24]	@ (8003018 <MX_TIM1_Init+0x10c>)
 8003000:	f003 fc36 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 8003004:	4603      	mov	r3, r0
 8003006:	2b00      	cmp	r3, #0
 8003008:	d001      	beq.n	800300e <MX_TIM1_Init+0x102>
  {
    Error_Handler();
 800300a:	f7fe fbf1 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800300e:	bf00      	nop
 8003010:	3718      	adds	r7, #24
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
 8003016:	bf00      	nop
 8003018:	20000da4 	.word	0x20000da4
 800301c:	40010000 	.word	0x40010000

08003020 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003020:	b580      	push	{r7, lr}
 8003022:	b086      	sub	sp, #24
 8003024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003026:	f107 0308 	add.w	r3, r7, #8
 800302a:	2200      	movs	r2, #0
 800302c:	601a      	str	r2, [r3, #0]
 800302e:	605a      	str	r2, [r3, #4]
 8003030:	609a      	str	r2, [r3, #8]
 8003032:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003034:	463b      	mov	r3, r7
 8003036:	2200      	movs	r2, #0
 8003038:	601a      	str	r2, [r3, #0]
 800303a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800303c:	4b1d      	ldr	r3, [pc, #116]	@ (80030b4 <MX_TIM2_Init+0x94>)
 800303e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003042:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8003044:	4b1b      	ldr	r3, [pc, #108]	@ (80030b4 <MX_TIM2_Init+0x94>)
 8003046:	2253      	movs	r2, #83	@ 0x53
 8003048:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800304a:	4b1a      	ldr	r3, [pc, #104]	@ (80030b4 <MX_TIM2_Init+0x94>)
 800304c:	2200      	movs	r2, #0
 800304e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003050:	4b18      	ldr	r3, [pc, #96]	@ (80030b4 <MX_TIM2_Init+0x94>)
 8003052:	f04f 32ff 	mov.w	r2, #4294967295
 8003056:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003058:	4b16      	ldr	r3, [pc, #88]	@ (80030b4 <MX_TIM2_Init+0x94>)
 800305a:	2200      	movs	r2, #0
 800305c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800305e:	4b15      	ldr	r3, [pc, #84]	@ (80030b4 <MX_TIM2_Init+0x94>)
 8003060:	2200      	movs	r2, #0
 8003062:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003064:	4813      	ldr	r0, [pc, #76]	@ (80030b4 <MX_TIM2_Init+0x94>)
 8003066:	f003 f849 	bl	80060fc <HAL_TIM_Base_Init>
 800306a:	4603      	mov	r3, r0
 800306c:	2b00      	cmp	r3, #0
 800306e:	d001      	beq.n	8003074 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003070:	f7fe fbbe 	bl	80017f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003074:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003078:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800307a:	f107 0308 	add.w	r3, r7, #8
 800307e:	4619      	mov	r1, r3
 8003080:	480c      	ldr	r0, [pc, #48]	@ (80030b4 <MX_TIM2_Init+0x94>)
 8003082:	f003 fc91 	bl	80069a8 <HAL_TIM_ConfigClockSource>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d001      	beq.n	8003090 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800308c:	f7fe fbb0 	bl	80017f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003090:	2300      	movs	r3, #0
 8003092:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003094:	2300      	movs	r3, #0
 8003096:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003098:	463b      	mov	r3, r7
 800309a:	4619      	mov	r1, r3
 800309c:	4805      	ldr	r0, [pc, #20]	@ (80030b4 <MX_TIM2_Init+0x94>)
 800309e:	f003 ffdd 	bl	800705c <HAL_TIMEx_MasterConfigSynchronization>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d001      	beq.n	80030ac <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80030a8:	f7fe fba2 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80030ac:	bf00      	nop
 80030ae:	3718      	adds	r7, #24
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	20000dec 	.word	0x20000dec

080030b8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030be:	f107 0310 	add.w	r3, r7, #16
 80030c2:	2200      	movs	r2, #0
 80030c4:	601a      	str	r2, [r3, #0]
 80030c6:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80030c8:	463b      	mov	r3, r7
 80030ca:	2200      	movs	r2, #0
 80030cc:	601a      	str	r2, [r3, #0]
 80030ce:	605a      	str	r2, [r3, #4]
 80030d0:	609a      	str	r2, [r3, #8]
 80030d2:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80030d4:	4b39      	ldr	r3, [pc, #228]	@ (80031bc <MX_TIM3_Init+0x104>)
 80030d6:	4a3a      	ldr	r2, [pc, #232]	@ (80031c0 <MX_TIM3_Init+0x108>)
 80030d8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80030da:	4b38      	ldr	r3, [pc, #224]	@ (80031bc <MX_TIM3_Init+0x104>)
 80030dc:	2253      	movs	r2, #83	@ 0x53
 80030de:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030e0:	4b36      	ldr	r3, [pc, #216]	@ (80031bc <MX_TIM3_Init+0x104>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80030e6:	4b35      	ldr	r3, [pc, #212]	@ (80031bc <MX_TIM3_Init+0x104>)
 80030e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80030ec:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030ee:	4b33      	ldr	r3, [pc, #204]	@ (80031bc <MX_TIM3_Init+0x104>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80030f4:	4b31      	ldr	r3, [pc, #196]	@ (80031bc <MX_TIM3_Init+0x104>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80030fa:	4830      	ldr	r0, [pc, #192]	@ (80031bc <MX_TIM3_Init+0x104>)
 80030fc:	f003 f8b0 	bl	8006260 <HAL_TIM_IC_Init>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8003106:	f7fe fb73 	bl	80017f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800310a:	2300      	movs	r3, #0
 800310c:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800310e:	2300      	movs	r3, #0
 8003110:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003112:	f107 0310 	add.w	r3, r7, #16
 8003116:	4619      	mov	r1, r3
 8003118:	4828      	ldr	r0, [pc, #160]	@ (80031bc <MX_TIM3_Init+0x104>)
 800311a:	f003 ff9f 	bl	800705c <HAL_TIMEx_MasterConfigSynchronization>
 800311e:	4603      	mov	r3, r0
 8003120:	2b00      	cmp	r3, #0
 8003122:	d001      	beq.n	8003128 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8003124:	f7fe fb64 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003128:	2300      	movs	r3, #0
 800312a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800312c:	2301      	movs	r3, #1
 800312e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003130:	2300      	movs	r3, #0
 8003132:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 8003134:	230f      	movs	r3, #15
 8003136:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003138:	463b      	mov	r3, r7
 800313a:	2200      	movs	r2, #0
 800313c:	4619      	mov	r1, r3
 800313e:	481f      	ldr	r0, [pc, #124]	@ (80031bc <MX_TIM3_Init+0x104>)
 8003140:	f003 fb96 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 8003144:	4603      	mov	r3, r0
 8003146:	2b00      	cmp	r3, #0
 8003148:	d001      	beq.n	800314e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800314a:	f7fe fb51 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800314e:	2302      	movs	r3, #2
 8003150:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8003152:	2302      	movs	r3, #2
 8003154:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 0;
 8003156:	2300      	movs	r3, #0
 8003158:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800315a:	463b      	mov	r3, r7
 800315c:	2204      	movs	r2, #4
 800315e:	4619      	mov	r1, r3
 8003160:	4816      	ldr	r0, [pc, #88]	@ (80031bc <MX_TIM3_Init+0x104>)
 8003162:	f003 fb85 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d001      	beq.n	8003170 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 800316c:	f7fe fb40 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003170:	2300      	movs	r3, #0
 8003172:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003174:	2301      	movs	r3, #1
 8003176:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 15;
 8003178:	230f      	movs	r3, #15
 800317a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 800317c:	463b      	mov	r3, r7
 800317e:	2208      	movs	r2, #8
 8003180:	4619      	mov	r1, r3
 8003182:	480e      	ldr	r0, [pc, #56]	@ (80031bc <MX_TIM3_Init+0x104>)
 8003184:	f003 fb74 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d001      	beq.n	8003192 <MX_TIM3_Init+0xda>
  {
    Error_Handler();
 800318e:	f7fe fb2f 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003192:	2302      	movs	r3, #2
 8003194:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8003196:	2302      	movs	r3, #2
 8003198:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 0;
 800319a:	2300      	movs	r3, #0
 800319c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 800319e:	463b      	mov	r3, r7
 80031a0:	220c      	movs	r2, #12
 80031a2:	4619      	mov	r1, r3
 80031a4:	4805      	ldr	r0, [pc, #20]	@ (80031bc <MX_TIM3_Init+0x104>)
 80031a6:	f003 fb63 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d001      	beq.n	80031b4 <MX_TIM3_Init+0xfc>
  {
    Error_Handler();
 80031b0:	f7fe fb1e 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80031b4:	bf00      	nop
 80031b6:	3718      	adds	r7, #24
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	20000e34 	.word	0x20000e34
 80031c0:	40000400 	.word	0x40000400

080031c4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b086      	sub	sp, #24
 80031c8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80031ca:	f107 0310 	add.w	r3, r7, #16
 80031ce:	2200      	movs	r2, #0
 80031d0:	601a      	str	r2, [r3, #0]
 80031d2:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80031d4:	463b      	mov	r3, r7
 80031d6:	2200      	movs	r2, #0
 80031d8:	601a      	str	r2, [r3, #0]
 80031da:	605a      	str	r2, [r3, #4]
 80031dc:	609a      	str	r2, [r3, #8]
 80031de:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80031e0:	4b39      	ldr	r3, [pc, #228]	@ (80032c8 <MX_TIM4_Init+0x104>)
 80031e2:	4a3a      	ldr	r2, [pc, #232]	@ (80032cc <MX_TIM4_Init+0x108>)
 80031e4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 80031e6:	4b38      	ldr	r3, [pc, #224]	@ (80032c8 <MX_TIM4_Init+0x104>)
 80031e8:	2253      	movs	r2, #83	@ 0x53
 80031ea:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031ec:	4b36      	ldr	r3, [pc, #216]	@ (80032c8 <MX_TIM4_Init+0x104>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80031f2:	4b35      	ldr	r3, [pc, #212]	@ (80032c8 <MX_TIM4_Init+0x104>)
 80031f4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80031f8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031fa:	4b33      	ldr	r3, [pc, #204]	@ (80032c8 <MX_TIM4_Init+0x104>)
 80031fc:	2200      	movs	r2, #0
 80031fe:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003200:	4b31      	ldr	r3, [pc, #196]	@ (80032c8 <MX_TIM4_Init+0x104>)
 8003202:	2200      	movs	r2, #0
 8003204:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8003206:	4830      	ldr	r0, [pc, #192]	@ (80032c8 <MX_TIM4_Init+0x104>)
 8003208:	f003 f82a 	bl	8006260 <HAL_TIM_IC_Init>
 800320c:	4603      	mov	r3, r0
 800320e:	2b00      	cmp	r3, #0
 8003210:	d001      	beq.n	8003216 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8003212:	f7fe faed 	bl	80017f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003216:	2300      	movs	r3, #0
 8003218:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800321a:	2300      	movs	r3, #0
 800321c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800321e:	f107 0310 	add.w	r3, r7, #16
 8003222:	4619      	mov	r1, r3
 8003224:	4828      	ldr	r0, [pc, #160]	@ (80032c8 <MX_TIM4_Init+0x104>)
 8003226:	f003 ff19 	bl	800705c <HAL_TIMEx_MasterConfigSynchronization>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8003230:	f7fe fade 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003234:	2300      	movs	r3, #0
 8003236:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003238:	2301      	movs	r3, #1
 800323a:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800323c:	2300      	movs	r3, #0
 800323e:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 8003240:	230f      	movs	r3, #15
 8003242:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003244:	463b      	mov	r3, r7
 8003246:	2200      	movs	r2, #0
 8003248:	4619      	mov	r1, r3
 800324a:	481f      	ldr	r0, [pc, #124]	@ (80032c8 <MX_TIM4_Init+0x104>)
 800324c:	f003 fb10 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d001      	beq.n	800325a <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8003256:	f7fe facb 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800325a:	2302      	movs	r3, #2
 800325c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800325e:	2302      	movs	r3, #2
 8003260:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 0;
 8003262:	2300      	movs	r3, #0
 8003264:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003266:	463b      	mov	r3, r7
 8003268:	2204      	movs	r2, #4
 800326a:	4619      	mov	r1, r3
 800326c:	4816      	ldr	r0, [pc, #88]	@ (80032c8 <MX_TIM4_Init+0x104>)
 800326e:	f003 faff 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 8003272:	4603      	mov	r3, r0
 8003274:	2b00      	cmp	r3, #0
 8003276:	d001      	beq.n	800327c <MX_TIM4_Init+0xb8>
  {
    Error_Handler();
 8003278:	f7fe faba 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800327c:	2300      	movs	r3, #0
 800327e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003280:	2301      	movs	r3, #1
 8003282:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 15;
 8003284:	230f      	movs	r3, #15
 8003286:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003288:	463b      	mov	r3, r7
 800328a:	2208      	movs	r2, #8
 800328c:	4619      	mov	r1, r3
 800328e:	480e      	ldr	r0, [pc, #56]	@ (80032c8 <MX_TIM4_Init+0x104>)
 8003290:	f003 faee 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d001      	beq.n	800329e <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 800329a:	f7fe faa9 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800329e:	2302      	movs	r3, #2
 80032a0:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80032a2:	2302      	movs	r3, #2
 80032a4:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 0;
 80032a6:	2300      	movs	r3, #0
 80032a8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80032aa:	463b      	mov	r3, r7
 80032ac:	220c      	movs	r2, #12
 80032ae:	4619      	mov	r1, r3
 80032b0:	4805      	ldr	r0, [pc, #20]	@ (80032c8 <MX_TIM4_Init+0x104>)
 80032b2:	f003 fadd 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 80032b6:	4603      	mov	r3, r0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d001      	beq.n	80032c0 <MX_TIM4_Init+0xfc>
  {
    Error_Handler();
 80032bc:	f7fe fa98 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80032c0:	bf00      	nop
 80032c2:	3718      	adds	r7, #24
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bd80      	pop	{r7, pc}
 80032c8:	20000e7c 	.word	0x20000e7c
 80032cc:	40000800 	.word	0x40000800

080032d0 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b086      	sub	sp, #24
 80032d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032d6:	f107 0310 	add.w	r3, r7, #16
 80032da:	2200      	movs	r2, #0
 80032dc:	601a      	str	r2, [r3, #0]
 80032de:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80032e0:	463b      	mov	r3, r7
 80032e2:	2200      	movs	r2, #0
 80032e4:	601a      	str	r2, [r3, #0]
 80032e6:	605a      	str	r2, [r3, #4]
 80032e8:	609a      	str	r2, [r3, #8]
 80032ea:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80032ec:	4b39      	ldr	r3, [pc, #228]	@ (80033d4 <MX_TIM5_Init+0x104>)
 80032ee:	4a3a      	ldr	r2, [pc, #232]	@ (80033d8 <MX_TIM5_Init+0x108>)
 80032f0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 80032f2:	4b38      	ldr	r3, [pc, #224]	@ (80033d4 <MX_TIM5_Init+0x104>)
 80032f4:	2253      	movs	r2, #83	@ 0x53
 80032f6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032f8:	4b36      	ldr	r3, [pc, #216]	@ (80033d4 <MX_TIM5_Init+0x104>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 80032fe:	4b35      	ldr	r3, [pc, #212]	@ (80033d4 <MX_TIM5_Init+0x104>)
 8003300:	f04f 32ff 	mov.w	r2, #4294967295
 8003304:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003306:	4b33      	ldr	r3, [pc, #204]	@ (80033d4 <MX_TIM5_Init+0x104>)
 8003308:	2200      	movs	r2, #0
 800330a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800330c:	4b31      	ldr	r3, [pc, #196]	@ (80033d4 <MX_TIM5_Init+0x104>)
 800330e:	2200      	movs	r2, #0
 8003310:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8003312:	4830      	ldr	r0, [pc, #192]	@ (80033d4 <MX_TIM5_Init+0x104>)
 8003314:	f002 ffa4 	bl	8006260 <HAL_TIM_IC_Init>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d001      	beq.n	8003322 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 800331e:	f7fe fa67 	bl	80017f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003322:	2300      	movs	r3, #0
 8003324:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003326:	2300      	movs	r3, #0
 8003328:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800332a:	f107 0310 	add.w	r3, r7, #16
 800332e:	4619      	mov	r1, r3
 8003330:	4828      	ldr	r0, [pc, #160]	@ (80033d4 <MX_TIM5_Init+0x104>)
 8003332:	f003 fe93 	bl	800705c <HAL_TIMEx_MasterConfigSynchronization>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d001      	beq.n	8003340 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 800333c:	f7fe fa58 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003340:	2300      	movs	r3, #0
 8003342:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8003344:	2301      	movs	r3, #1
 8003346:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8003348:	2300      	movs	r3, #0
 800334a:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 800334c:	230f      	movs	r3, #15
 800334e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8003350:	463b      	mov	r3, r7
 8003352:	2200      	movs	r2, #0
 8003354:	4619      	mov	r1, r3
 8003356:	481f      	ldr	r0, [pc, #124]	@ (80033d4 <MX_TIM5_Init+0x104>)
 8003358:	f003 fa8a 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 8003362:	f7fe fa45 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8003366:	2302      	movs	r3, #2
 8003368:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800336a:	2302      	movs	r3, #2
 800336c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 0;
 800336e:	2300      	movs	r3, #0
 8003370:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8003372:	463b      	mov	r3, r7
 8003374:	2204      	movs	r2, #4
 8003376:	4619      	mov	r1, r3
 8003378:	4816      	ldr	r0, [pc, #88]	@ (80033d4 <MX_TIM5_Init+0x104>)
 800337a:	f003 fa79 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <MX_TIM5_Init+0xb8>
  {
    Error_Handler();
 8003384:	f7fe fa34 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8003388:	2300      	movs	r3, #0
 800338a:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800338c:	2301      	movs	r3, #1
 800338e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 15;
 8003390:	230f      	movs	r3, #15
 8003392:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8003394:	463b      	mov	r3, r7
 8003396:	2208      	movs	r2, #8
 8003398:	4619      	mov	r1, r3
 800339a:	480e      	ldr	r0, [pc, #56]	@ (80033d4 <MX_TIM5_Init+0x104>)
 800339c:	f003 fa68 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 80033a0:	4603      	mov	r3, r0
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d001      	beq.n	80033aa <MX_TIM5_Init+0xda>
  {
    Error_Handler();
 80033a6:	f7fe fa23 	bl	80017f0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80033aa:	2302      	movs	r3, #2
 80033ac:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80033ae:	2302      	movs	r3, #2
 80033b0:	607b      	str	r3, [r7, #4]
  sConfigIC.ICFilter = 0;
 80033b2:	2300      	movs	r3, #0
 80033b4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 80033b6:	463b      	mov	r3, r7
 80033b8:	220c      	movs	r2, #12
 80033ba:	4619      	mov	r1, r3
 80033bc:	4805      	ldr	r0, [pc, #20]	@ (80033d4 <MX_TIM5_Init+0x104>)
 80033be:	f003 fa57 	bl	8006870 <HAL_TIM_IC_ConfigChannel>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d001      	beq.n	80033cc <MX_TIM5_Init+0xfc>
  {
    Error_Handler();
 80033c8:	f7fe fa12 	bl	80017f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80033cc:	bf00      	nop
 80033ce:	3718      	adds	r7, #24
 80033d0:	46bd      	mov	sp, r7
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	20000ec4 	.word	0x20000ec4
 80033d8:	40000c00 	.word	0x40000c00

080033dc <HAL_TIM_IC_MspInit>:

void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b090      	sub	sp, #64	@ 0x40
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033e4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80033e8:	2200      	movs	r2, #0
 80033ea:	601a      	str	r2, [r3, #0]
 80033ec:	605a      	str	r2, [r3, #4]
 80033ee:	609a      	str	r2, [r3, #8]
 80033f0:	60da      	str	r2, [r3, #12]
 80033f2:	611a      	str	r2, [r3, #16]
  if(tim_icHandle->Instance==TIM1)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a84      	ldr	r2, [pc, #528]	@ (800360c <HAL_TIM_IC_MspInit+0x230>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d135      	bne.n	800346a <HAL_TIM_IC_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80033fe:	2300      	movs	r3, #0
 8003400:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003402:	4b83      	ldr	r3, [pc, #524]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 8003404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003406:	4a82      	ldr	r2, [pc, #520]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 8003408:	f043 0301 	orr.w	r3, r3, #1
 800340c:	6453      	str	r3, [r2, #68]	@ 0x44
 800340e:	4b80      	ldr	r3, [pc, #512]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 8003410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003412:	f003 0301 	and.w	r3, r3, #1
 8003416:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003418:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800341a:	2300      	movs	r3, #0
 800341c:	627b      	str	r3, [r7, #36]	@ 0x24
 800341e:	4b7c      	ldr	r3, [pc, #496]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 8003420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003422:	4a7b      	ldr	r2, [pc, #492]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 8003424:	f043 0301 	orr.w	r3, r3, #1
 8003428:	6313      	str	r3, [r2, #48]	@ 0x30
 800342a:	4b79      	ldr	r3, [pc, #484]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 800342c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342e:	f003 0301 	and.w	r3, r3, #1
 8003432:	627b      	str	r3, [r7, #36]	@ 0x24
 8003434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = ULTRASONIC_4_ECHO_Pin|ULTRASONIC_6_ECHO_Pin;
 8003436:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 800343a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800343c:	2302      	movs	r3, #2
 800343e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003440:	2302      	movs	r3, #2
 8003442:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003444:	2300      	movs	r3, #0
 8003446:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003448:	2301      	movs	r3, #1
 800344a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800344c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003450:	4619      	mov	r1, r3
 8003452:	4870      	ldr	r0, [pc, #448]	@ (8003614 <HAL_TIM_IC_MspInit+0x238>)
 8003454:	f001 faba 	bl	80049cc <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003458:	2200      	movs	r2, #0
 800345a:	2100      	movs	r1, #0
 800345c:	201b      	movs	r0, #27
 800345e:	f001 fa7e 	bl	800495e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003462:	201b      	movs	r0, #27
 8003464:	f001 fa97 	bl	8004996 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8003468:	e0cb      	b.n	8003602 <HAL_TIM_IC_MspInit+0x226>
  else if(tim_icHandle->Instance==TIM3)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	4a6a      	ldr	r2, [pc, #424]	@ (8003618 <HAL_TIM_IC_MspInit+0x23c>)
 8003470:	4293      	cmp	r3, r2
 8003472:	d152      	bne.n	800351a <HAL_TIM_IC_MspInit+0x13e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003474:	2300      	movs	r3, #0
 8003476:	623b      	str	r3, [r7, #32]
 8003478:	4b65      	ldr	r3, [pc, #404]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 800347a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347c:	4a64      	ldr	r2, [pc, #400]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 800347e:	f043 0302 	orr.w	r3, r3, #2
 8003482:	6413      	str	r3, [r2, #64]	@ 0x40
 8003484:	4b62      	ldr	r3, [pc, #392]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 8003486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	623b      	str	r3, [r7, #32]
 800348e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003490:	2300      	movs	r3, #0
 8003492:	61fb      	str	r3, [r7, #28]
 8003494:	4b5e      	ldr	r3, [pc, #376]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 8003496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003498:	4a5d      	ldr	r2, [pc, #372]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 800349a:	f043 0301 	orr.w	r3, r3, #1
 800349e:	6313      	str	r3, [r2, #48]	@ 0x30
 80034a0:	4b5b      	ldr	r3, [pc, #364]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 80034a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a4:	f003 0301 	and.w	r3, r3, #1
 80034a8:	61fb      	str	r3, [r7, #28]
 80034aa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034ac:	2300      	movs	r3, #0
 80034ae:	61bb      	str	r3, [r7, #24]
 80034b0:	4b57      	ldr	r3, [pc, #348]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 80034b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034b4:	4a56      	ldr	r2, [pc, #344]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 80034b6:	f043 0302 	orr.w	r3, r3, #2
 80034ba:	6313      	str	r3, [r2, #48]	@ 0x30
 80034bc:	4b54      	ldr	r3, [pc, #336]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 80034be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c0:	f003 0302 	and.w	r3, r3, #2
 80034c4:	61bb      	str	r3, [r7, #24]
 80034c6:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ULTRASONIC_1_ECHO_Pin;
 80034c8:	2340      	movs	r3, #64	@ 0x40
 80034ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034cc:	2302      	movs	r3, #2
 80034ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80034d0:	2302      	movs	r3, #2
 80034d2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034d4:	2300      	movs	r3, #0
 80034d6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80034d8:	2302      	movs	r3, #2
 80034da:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ULTRASONIC_1_ECHO_GPIO_Port, &GPIO_InitStruct);
 80034dc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80034e0:	4619      	mov	r1, r3
 80034e2:	484c      	ldr	r0, [pc, #304]	@ (8003614 <HAL_TIM_IC_MspInit+0x238>)
 80034e4:	f001 fa72 	bl	80049cc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ULTRASONIC_3_ECHO_Pin;
 80034e8:	2301      	movs	r3, #1
 80034ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ec:	2302      	movs	r3, #2
 80034ee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80034f0:	2302      	movs	r3, #2
 80034f2:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f4:	2300      	movs	r3, #0
 80034f6:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80034f8:	2302      	movs	r3, #2
 80034fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ULTRASONIC_3_ECHO_GPIO_Port, &GPIO_InitStruct);
 80034fc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003500:	4619      	mov	r1, r3
 8003502:	4846      	ldr	r0, [pc, #280]	@ (800361c <HAL_TIM_IC_MspInit+0x240>)
 8003504:	f001 fa62 	bl	80049cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003508:	2200      	movs	r2, #0
 800350a:	2100      	movs	r1, #0
 800350c:	201d      	movs	r0, #29
 800350e:	f001 fa26 	bl	800495e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003512:	201d      	movs	r0, #29
 8003514:	f001 fa3f 	bl	8004996 <HAL_NVIC_EnableIRQ>
}
 8003518:	e073      	b.n	8003602 <HAL_TIM_IC_MspInit+0x226>
  else if(tim_icHandle->Instance==TIM4)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a40      	ldr	r2, [pc, #256]	@ (8003620 <HAL_TIM_IC_MspInit+0x244>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d135      	bne.n	8003590 <HAL_TIM_IC_MspInit+0x1b4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003524:	2300      	movs	r3, #0
 8003526:	617b      	str	r3, [r7, #20]
 8003528:	4b39      	ldr	r3, [pc, #228]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 800352a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800352c:	4a38      	ldr	r2, [pc, #224]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 800352e:	f043 0304 	orr.w	r3, r3, #4
 8003532:	6413      	str	r3, [r2, #64]	@ 0x40
 8003534:	4b36      	ldr	r3, [pc, #216]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 8003536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003538:	f003 0304 	and.w	r3, r3, #4
 800353c:	617b      	str	r3, [r7, #20]
 800353e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003540:	2300      	movs	r3, #0
 8003542:	613b      	str	r3, [r7, #16]
 8003544:	4b32      	ldr	r3, [pc, #200]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 8003546:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003548:	4a31      	ldr	r2, [pc, #196]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 800354a:	f043 0302 	orr.w	r3, r3, #2
 800354e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003550:	4b2f      	ldr	r3, [pc, #188]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 8003552:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	613b      	str	r3, [r7, #16]
 800355a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ULTRASONIC_5_ECHO_Pin|ULTRASONIC_7_ECHO_Pin;
 800355c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8003560:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003562:	2302      	movs	r3, #2
 8003564:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003566:	2302      	movs	r3, #2
 8003568:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800356a:	2300      	movs	r3, #0
 800356c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800356e:	2302      	movs	r3, #2
 8003570:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003572:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003576:	4619      	mov	r1, r3
 8003578:	4828      	ldr	r0, [pc, #160]	@ (800361c <HAL_TIM_IC_MspInit+0x240>)
 800357a:	f001 fa27 	bl	80049cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800357e:	2200      	movs	r2, #0
 8003580:	2100      	movs	r1, #0
 8003582:	201e      	movs	r0, #30
 8003584:	f001 f9eb 	bl	800495e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003588:	201e      	movs	r0, #30
 800358a:	f001 fa04 	bl	8004996 <HAL_NVIC_EnableIRQ>
}
 800358e:	e038      	b.n	8003602 <HAL_TIM_IC_MspInit+0x226>
  else if(tim_icHandle->Instance==TIM5)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a23      	ldr	r2, [pc, #140]	@ (8003624 <HAL_TIM_IC_MspInit+0x248>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d133      	bne.n	8003602 <HAL_TIM_IC_MspInit+0x226>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800359a:	2300      	movs	r3, #0
 800359c:	60fb      	str	r3, [r7, #12]
 800359e:	4b1c      	ldr	r3, [pc, #112]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 80035a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035a2:	4a1b      	ldr	r2, [pc, #108]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 80035a4:	f043 0308 	orr.w	r3, r3, #8
 80035a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80035aa:	4b19      	ldr	r3, [pc, #100]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 80035ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ae:	f003 0308 	and.w	r3, r3, #8
 80035b2:	60fb      	str	r3, [r7, #12]
 80035b4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035b6:	2300      	movs	r3, #0
 80035b8:	60bb      	str	r3, [r7, #8]
 80035ba:	4b15      	ldr	r3, [pc, #84]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 80035bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035be:	4a14      	ldr	r2, [pc, #80]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 80035c0:	f043 0301 	orr.w	r3, r3, #1
 80035c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80035c6:	4b12      	ldr	r3, [pc, #72]	@ (8003610 <HAL_TIM_IC_MspInit+0x234>)
 80035c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ca:	f003 0301 	and.w	r3, r3, #1
 80035ce:	60bb      	str	r3, [r7, #8]
 80035d0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ULTRASONIC_8_ECHO_Pin|ULTRASONIC_2_ECHO_Pin;
 80035d2:	2305      	movs	r3, #5
 80035d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035d6:	2302      	movs	r3, #2
 80035d8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80035da:	2302      	movs	r3, #2
 80035dc:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035de:	2300      	movs	r3, #0
 80035e0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80035e2:	2302      	movs	r3, #2
 80035e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80035e6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80035ea:	4619      	mov	r1, r3
 80035ec:	4809      	ldr	r0, [pc, #36]	@ (8003614 <HAL_TIM_IC_MspInit+0x238>)
 80035ee:	f001 f9ed 	bl	80049cc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80035f2:	2200      	movs	r2, #0
 80035f4:	2100      	movs	r1, #0
 80035f6:	2032      	movs	r0, #50	@ 0x32
 80035f8:	f001 f9b1 	bl	800495e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80035fc:	2032      	movs	r0, #50	@ 0x32
 80035fe:	f001 f9ca 	bl	8004996 <HAL_NVIC_EnableIRQ>
}
 8003602:	bf00      	nop
 8003604:	3740      	adds	r7, #64	@ 0x40
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	40010000 	.word	0x40010000
 8003610:	40023800 	.word	0x40023800
 8003614:	40020000 	.word	0x40020000
 8003618:	40000400 	.word	0x40000400
 800361c:	40020400 	.word	0x40020400
 8003620:	40000800 	.word	0x40000800
 8003624:	40000c00 	.word	0x40000c00

08003628 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003628:	b480      	push	{r7}
 800362a:	b085      	sub	sp, #20
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003638:	d10d      	bne.n	8003656 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800363a:	2300      	movs	r3, #0
 800363c:	60fb      	str	r3, [r7, #12]
 800363e:	4b09      	ldr	r3, [pc, #36]	@ (8003664 <HAL_TIM_Base_MspInit+0x3c>)
 8003640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003642:	4a08      	ldr	r2, [pc, #32]	@ (8003664 <HAL_TIM_Base_MspInit+0x3c>)
 8003644:	f043 0301 	orr.w	r3, r3, #1
 8003648:	6413      	str	r3, [r2, #64]	@ 0x40
 800364a:	4b06      	ldr	r3, [pc, #24]	@ (8003664 <HAL_TIM_Base_MspInit+0x3c>)
 800364c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800364e:	f003 0301 	and.w	r3, r3, #1
 8003652:	60fb      	str	r3, [r7, #12]
 8003654:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003656:	bf00      	nop
 8003658:	3714      	adds	r7, #20
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr
 8003662:	bf00      	nop
 8003664:	40023800 	.word	0x40023800

08003668 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8003670:	4b22      	ldr	r3, [pc, #136]	@ (80036fc <WIZCHIP_READ+0x94>)
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	4798      	blx	r3
   /* reg_wizchip_cs_cbfunc() */
   WIZCHIP.CS._select();
 8003676:	4b21      	ldr	r3, [pc, #132]	@ (80036fc <WIZCHIP_READ+0x94>)
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800367c:	4b1f      	ldr	r3, [pc, #124]	@ (80036fc <WIZCHIP_READ+0x94>)
 800367e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003680:	2b00      	cmp	r3, #0
 8003682:	d003      	beq.n	800368c <WIZCHIP_READ+0x24>
 8003684:	4b1d      	ldr	r3, [pc, #116]	@ (80036fc <WIZCHIP_READ+0x94>)
 8003686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003688:	2b00      	cmp	r3, #0
 800368a:	d114      	bne.n	80036b6 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800368c:	4b1b      	ldr	r3, [pc, #108]	@ (80036fc <WIZCHIP_READ+0x94>)
 800368e:	6a1b      	ldr	r3, [r3, #32]
 8003690:	687a      	ldr	r2, [r7, #4]
 8003692:	0c12      	lsrs	r2, r2, #16
 8003694:	b2d2      	uxtb	r2, r2
 8003696:	4610      	mov	r0, r2
 8003698:	4798      	blx	r3
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800369a:	4b18      	ldr	r3, [pc, #96]	@ (80036fc <WIZCHIP_READ+0x94>)
 800369c:	6a1b      	ldr	r3, [r3, #32]
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	0a12      	lsrs	r2, r2, #8
 80036a2:	b2d2      	uxtb	r2, r2
 80036a4:	4610      	mov	r0, r2
 80036a6:	4798      	blx	r3
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80036a8:	4b14      	ldr	r3, [pc, #80]	@ (80036fc <WIZCHIP_READ+0x94>)
 80036aa:	6a1b      	ldr	r3, [r3, #32]
 80036ac:	687a      	ldr	r2, [r7, #4]
 80036ae:	b2d2      	uxtb	r2, r2
 80036b0:	4610      	mov	r0, r2
 80036b2:	4798      	blx	r3
 80036b4:	e011      	b.n	80036da <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
       spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	0c1b      	lsrs	r3, r3, #16
 80036ba:	b2db      	uxtb	r3, r3
 80036bc:	733b      	strb	r3, [r7, #12]
       spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	0a1b      	lsrs	r3, r3, #8
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	737b      	strb	r3, [r7, #13]
       spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	73bb      	strb	r3, [r7, #14]
       WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80036cc:	4b0b      	ldr	r3, [pc, #44]	@ (80036fc <WIZCHIP_READ+0x94>)
 80036ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d0:	f107 020c 	add.w	r2, r7, #12
 80036d4:	2103      	movs	r1, #3
 80036d6:	4610      	mov	r0, r2
 80036d8:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 80036da:	4b08      	ldr	r3, [pc, #32]	@ (80036fc <WIZCHIP_READ+0x94>)
 80036dc:	69db      	ldr	r3, [r3, #28]
 80036de:	4798      	blx	r3
 80036e0:	4603      	mov	r3, r0
 80036e2:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 80036e4:	4b05      	ldr	r3, [pc, #20]	@ (80036fc <WIZCHIP_READ+0x94>)
 80036e6:	699b      	ldr	r3, [r3, #24]
 80036e8:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80036ea:	4b04      	ldr	r3, [pc, #16]	@ (80036fc <WIZCHIP_READ+0x94>)
 80036ec:	691b      	ldr	r3, [r3, #16]
 80036ee:	4798      	blx	r3
   return ret;
 80036f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3710      	adds	r7, #16
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	20000024 	.word	0x20000024

08003700 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b084      	sub	sp, #16
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
 8003708:	460b      	mov	r3, r1
 800370a:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 800370c:	4b22      	ldr	r3, [pc, #136]	@ (8003798 <WIZCHIP_WRITE+0x98>)
 800370e:	68db      	ldr	r3, [r3, #12]
 8003710:	4798      	blx	r3
   WIZCHIP.CS._select();
 8003712:	4b21      	ldr	r3, [pc, #132]	@ (8003798 <WIZCHIP_WRITE+0x98>)
 8003714:	695b      	ldr	r3, [r3, #20]
 8003716:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f043 0304 	orr.w	r3, r3, #4
 800371e:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8003720:	4b1d      	ldr	r3, [pc, #116]	@ (8003798 <WIZCHIP_WRITE+0x98>)
 8003722:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003724:	2b00      	cmp	r3, #0
 8003726:	d119      	bne.n	800375c <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8003728:	4b1b      	ldr	r3, [pc, #108]	@ (8003798 <WIZCHIP_WRITE+0x98>)
 800372a:	6a1b      	ldr	r3, [r3, #32]
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	0c12      	lsrs	r2, r2, #16
 8003730:	b2d2      	uxtb	r2, r2
 8003732:	4610      	mov	r0, r2
 8003734:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8003736:	4b18      	ldr	r3, [pc, #96]	@ (8003798 <WIZCHIP_WRITE+0x98>)
 8003738:	6a1b      	ldr	r3, [r3, #32]
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	0a12      	lsrs	r2, r2, #8
 800373e:	b2d2      	uxtb	r2, r2
 8003740:	4610      	mov	r0, r2
 8003742:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8003744:	4b14      	ldr	r3, [pc, #80]	@ (8003798 <WIZCHIP_WRITE+0x98>)
 8003746:	6a1b      	ldr	r3, [r3, #32]
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	b2d2      	uxtb	r2, r2
 800374c:	4610      	mov	r0, r2
 800374e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8003750:	4b11      	ldr	r3, [pc, #68]	@ (8003798 <WIZCHIP_WRITE+0x98>)
 8003752:	6a1b      	ldr	r3, [r3, #32]
 8003754:	78fa      	ldrb	r2, [r7, #3]
 8003756:	4610      	mov	r0, r2
 8003758:	4798      	blx	r3
 800375a:	e013      	b.n	8003784 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	0c1b      	lsrs	r3, r3, #16
 8003760:	b2db      	uxtb	r3, r3
 8003762:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	0a1b      	lsrs	r3, r3, #8
 8003768:	b2db      	uxtb	r3, r3
 800376a:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	b2db      	uxtb	r3, r3
 8003770:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 8003772:	78fb      	ldrb	r3, [r7, #3]
 8003774:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8003776:	4b08      	ldr	r3, [pc, #32]	@ (8003798 <WIZCHIP_WRITE+0x98>)
 8003778:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800377a:	f107 020c 	add.w	r2, r7, #12
 800377e:	2104      	movs	r1, #4
 8003780:	4610      	mov	r0, r2
 8003782:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8003784:	4b04      	ldr	r3, [pc, #16]	@ (8003798 <WIZCHIP_WRITE+0x98>)
 8003786:	699b      	ldr	r3, [r3, #24]
 8003788:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800378a:	4b03      	ldr	r3, [pc, #12]	@ (8003798 <WIZCHIP_WRITE+0x98>)
 800378c:	691b      	ldr	r3, [r3, #16]
 800378e:	4798      	blx	r3
}
 8003790:	bf00      	nop
 8003792:	3710      	adds	r7, #16
 8003794:	46bd      	mov	sp, r7
 8003796:	bd80      	pop	{r7, pc}
 8003798:	20000024 	.word	0x20000024

0800379c <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 800379c:	b590      	push	{r4, r7, lr}
 800379e:	b087      	sub	sp, #28
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	4613      	mov	r3, r2
 80037a8:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 80037aa:	4b2b      	ldr	r3, [pc, #172]	@ (8003858 <WIZCHIP_READ_BUF+0xbc>)
 80037ac:	68db      	ldr	r3, [r3, #12]
 80037ae:	4798      	blx	r3
   WIZCHIP.CS._select();
 80037b0:	4b29      	ldr	r3, [pc, #164]	@ (8003858 <WIZCHIP_READ_BUF+0xbc>)
 80037b2:	695b      	ldr	r3, [r3, #20]
 80037b4:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80037b6:	4b28      	ldr	r3, [pc, #160]	@ (8003858 <WIZCHIP_READ_BUF+0xbc>)
 80037b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d003      	beq.n	80037c6 <WIZCHIP_READ_BUF+0x2a>
 80037be:	4b26      	ldr	r3, [pc, #152]	@ (8003858 <WIZCHIP_READ_BUF+0xbc>)
 80037c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d126      	bne.n	8003814 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80037c6:	4b24      	ldr	r3, [pc, #144]	@ (8003858 <WIZCHIP_READ_BUF+0xbc>)
 80037c8:	6a1b      	ldr	r3, [r3, #32]
 80037ca:	68fa      	ldr	r2, [r7, #12]
 80037cc:	0c12      	lsrs	r2, r2, #16
 80037ce:	b2d2      	uxtb	r2, r2
 80037d0:	4610      	mov	r0, r2
 80037d2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80037d4:	4b20      	ldr	r3, [pc, #128]	@ (8003858 <WIZCHIP_READ_BUF+0xbc>)
 80037d6:	6a1b      	ldr	r3, [r3, #32]
 80037d8:	68fa      	ldr	r2, [r7, #12]
 80037da:	0a12      	lsrs	r2, r2, #8
 80037dc:	b2d2      	uxtb	r2, r2
 80037de:	4610      	mov	r0, r2
 80037e0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80037e2:	4b1d      	ldr	r3, [pc, #116]	@ (8003858 <WIZCHIP_READ_BUF+0xbc>)
 80037e4:	6a1b      	ldr	r3, [r3, #32]
 80037e6:	68fa      	ldr	r2, [r7, #12]
 80037e8:	b2d2      	uxtb	r2, r2
 80037ea:	4610      	mov	r0, r2
 80037ec:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80037ee:	2300      	movs	r3, #0
 80037f0:	82fb      	strh	r3, [r7, #22]
 80037f2:	e00a      	b.n	800380a <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 80037f4:	4b18      	ldr	r3, [pc, #96]	@ (8003858 <WIZCHIP_READ_BUF+0xbc>)
 80037f6:	69db      	ldr	r3, [r3, #28]
 80037f8:	8afa      	ldrh	r2, [r7, #22]
 80037fa:	68b9      	ldr	r1, [r7, #8]
 80037fc:	188c      	adds	r4, r1, r2
 80037fe:	4798      	blx	r3
 8003800:	4603      	mov	r3, r0
 8003802:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 8003804:	8afb      	ldrh	r3, [r7, #22]
 8003806:	3301      	adds	r3, #1
 8003808:	82fb      	strh	r3, [r7, #22]
 800380a:	8afa      	ldrh	r2, [r7, #22]
 800380c:	88fb      	ldrh	r3, [r7, #6]
 800380e:	429a      	cmp	r2, r3
 8003810:	d3f0      	bcc.n	80037f4 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8003812:	e017      	b.n	8003844 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	0c1b      	lsrs	r3, r3, #16
 8003818:	b2db      	uxtb	r3, r3
 800381a:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	0a1b      	lsrs	r3, r3, #8
 8003820:	b2db      	uxtb	r3, r3
 8003822:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	b2db      	uxtb	r3, r3
 8003828:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800382a:	4b0b      	ldr	r3, [pc, #44]	@ (8003858 <WIZCHIP_READ_BUF+0xbc>)
 800382c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800382e:	f107 0210 	add.w	r2, r7, #16
 8003832:	2103      	movs	r1, #3
 8003834:	4610      	mov	r0, r2
 8003836:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8003838:	4b07      	ldr	r3, [pc, #28]	@ (8003858 <WIZCHIP_READ_BUF+0xbc>)
 800383a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800383c:	88fa      	ldrh	r2, [r7, #6]
 800383e:	4611      	mov	r1, r2
 8003840:	68b8      	ldr	r0, [r7, #8]
 8003842:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8003844:	4b04      	ldr	r3, [pc, #16]	@ (8003858 <WIZCHIP_READ_BUF+0xbc>)
 8003846:	699b      	ldr	r3, [r3, #24]
 8003848:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800384a:	4b03      	ldr	r3, [pc, #12]	@ (8003858 <WIZCHIP_READ_BUF+0xbc>)
 800384c:	691b      	ldr	r3, [r3, #16]
 800384e:	4798      	blx	r3
}
 8003850:	bf00      	nop
 8003852:	371c      	adds	r7, #28
 8003854:	46bd      	mov	sp, r7
 8003856:	bd90      	pop	{r4, r7, pc}
 8003858:	20000024 	.word	0x20000024

0800385c <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b086      	sub	sp, #24
 8003860:	af00      	add	r7, sp, #0
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	4613      	mov	r3, r2
 8003868:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800386a:	4b2b      	ldr	r3, [pc, #172]	@ (8003918 <WIZCHIP_WRITE_BUF+0xbc>)
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	4798      	blx	r3
   WIZCHIP.CS._select();
 8003870:	4b29      	ldr	r3, [pc, #164]	@ (8003918 <WIZCHIP_WRITE_BUF+0xbc>)
 8003872:	695b      	ldr	r3, [r3, #20]
 8003874:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	f043 0304 	orr.w	r3, r3, #4
 800387c:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800387e:	4b26      	ldr	r3, [pc, #152]	@ (8003918 <WIZCHIP_WRITE_BUF+0xbc>)
 8003880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003882:	2b00      	cmp	r3, #0
 8003884:	d126      	bne.n	80038d4 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8003886:	4b24      	ldr	r3, [pc, #144]	@ (8003918 <WIZCHIP_WRITE_BUF+0xbc>)
 8003888:	6a1b      	ldr	r3, [r3, #32]
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	0c12      	lsrs	r2, r2, #16
 800388e:	b2d2      	uxtb	r2, r2
 8003890:	4610      	mov	r0, r2
 8003892:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8003894:	4b20      	ldr	r3, [pc, #128]	@ (8003918 <WIZCHIP_WRITE_BUF+0xbc>)
 8003896:	6a1b      	ldr	r3, [r3, #32]
 8003898:	68fa      	ldr	r2, [r7, #12]
 800389a:	0a12      	lsrs	r2, r2, #8
 800389c:	b2d2      	uxtb	r2, r2
 800389e:	4610      	mov	r0, r2
 80038a0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80038a2:	4b1d      	ldr	r3, [pc, #116]	@ (8003918 <WIZCHIP_WRITE_BUF+0xbc>)
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	68fa      	ldr	r2, [r7, #12]
 80038a8:	b2d2      	uxtb	r2, r2
 80038aa:	4610      	mov	r0, r2
 80038ac:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80038ae:	2300      	movs	r3, #0
 80038b0:	82fb      	strh	r3, [r7, #22]
 80038b2:	e00a      	b.n	80038ca <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80038b4:	4b18      	ldr	r3, [pc, #96]	@ (8003918 <WIZCHIP_WRITE_BUF+0xbc>)
 80038b6:	6a1b      	ldr	r3, [r3, #32]
 80038b8:	8afa      	ldrh	r2, [r7, #22]
 80038ba:	68b9      	ldr	r1, [r7, #8]
 80038bc:	440a      	add	r2, r1
 80038be:	7812      	ldrb	r2, [r2, #0]
 80038c0:	4610      	mov	r0, r2
 80038c2:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80038c4:	8afb      	ldrh	r3, [r7, #22]
 80038c6:	3301      	adds	r3, #1
 80038c8:	82fb      	strh	r3, [r7, #22]
 80038ca:	8afa      	ldrh	r2, [r7, #22]
 80038cc:	88fb      	ldrh	r3, [r7, #6]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d3f0      	bcc.n	80038b4 <WIZCHIP_WRITE_BUF+0x58>
 80038d2:	e017      	b.n	8003904 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	0c1b      	lsrs	r3, r3, #16
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	0a1b      	lsrs	r3, r3, #8
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80038ea:	4b0b      	ldr	r3, [pc, #44]	@ (8003918 <WIZCHIP_WRITE_BUF+0xbc>)
 80038ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038ee:	f107 0210 	add.w	r2, r7, #16
 80038f2:	2103      	movs	r1, #3
 80038f4:	4610      	mov	r0, r2
 80038f6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 80038f8:	4b07      	ldr	r3, [pc, #28]	@ (8003918 <WIZCHIP_WRITE_BUF+0xbc>)
 80038fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038fc:	88fa      	ldrh	r2, [r7, #6]
 80038fe:	4611      	mov	r1, r2
 8003900:	68b8      	ldr	r0, [r7, #8]
 8003902:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8003904:	4b04      	ldr	r3, [pc, #16]	@ (8003918 <WIZCHIP_WRITE_BUF+0xbc>)
 8003906:	699b      	ldr	r3, [r3, #24]
 8003908:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800390a:	4b03      	ldr	r3, [pc, #12]	@ (8003918 <WIZCHIP_WRITE_BUF+0xbc>)
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	4798      	blx	r3
}
 8003910:	bf00      	nop
 8003912:	3718      	adds	r7, #24
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	20000024 	.word	0x20000024

0800391c <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 800391c:	b590      	push	{r4, r7, lr}
 800391e:	b085      	sub	sp, #20
 8003920:	af00      	add	r7, sp, #0
 8003922:	4603      	mov	r3, r0
 8003924:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8003926:	2300      	movs	r3, #0
 8003928:	81fb      	strh	r3, [r7, #14]
 800392a:	2300      	movs	r3, #0
 800392c:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 800392e:	79fb      	ldrb	r3, [r7, #7]
 8003930:	009b      	lsls	r3, r3, #2
 8003932:	3301      	adds	r3, #1
 8003934:	00db      	lsls	r3, r3, #3
 8003936:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800393a:	4618      	mov	r0, r3
 800393c:	f7ff fe94 	bl	8003668 <WIZCHIP_READ>
 8003940:	4603      	mov	r3, r0
 8003942:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8003944:	89bb      	ldrh	r3, [r7, #12]
 8003946:	021b      	lsls	r3, r3, #8
 8003948:	b29c      	uxth	r4, r3
 800394a:	79fb      	ldrb	r3, [r7, #7]
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	3301      	adds	r3, #1
 8003950:	00db      	lsls	r3, r3, #3
 8003952:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 8003956:	4618      	mov	r0, r3
 8003958:	f7ff fe86 	bl	8003668 <WIZCHIP_READ>
 800395c:	4603      	mov	r3, r0
 800395e:	4423      	add	r3, r4
 8003960:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8003962:	89bb      	ldrh	r3, [r7, #12]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d019      	beq.n	800399c <getSn_TX_FSR+0x80>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 8003968:	79fb      	ldrb	r3, [r7, #7]
 800396a:	009b      	lsls	r3, r3, #2
 800396c:	3301      	adds	r3, #1
 800396e:	00db      	lsls	r3, r3, #3
 8003970:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8003974:	4618      	mov	r0, r3
 8003976:	f7ff fe77 	bl	8003668 <WIZCHIP_READ>
 800397a:	4603      	mov	r3, r0
 800397c:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 800397e:	89fb      	ldrh	r3, [r7, #14]
 8003980:	021b      	lsls	r3, r3, #8
 8003982:	b29c      	uxth	r4, r3
 8003984:	79fb      	ldrb	r3, [r7, #7]
 8003986:	009b      	lsls	r3, r3, #2
 8003988:	3301      	adds	r3, #1
 800398a:	00db      	lsls	r3, r3, #3
 800398c:	f503 5304 	add.w	r3, r3, #8448	@ 0x2100
 8003990:	4618      	mov	r0, r3
 8003992:	f7ff fe69 	bl	8003668 <WIZCHIP_READ>
 8003996:	4603      	mov	r3, r0
 8003998:	4423      	add	r3, r4
 800399a:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 800399c:	89fa      	ldrh	r2, [r7, #14]
 800399e:	89bb      	ldrh	r3, [r7, #12]
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d1c4      	bne.n	800392e <getSn_TX_FSR+0x12>
   return val;
 80039a4:	89fb      	ldrh	r3, [r7, #14]
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3714      	adds	r7, #20
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd90      	pop	{r4, r7, pc}

080039ae <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 80039ae:	b590      	push	{r4, r7, lr}
 80039b0:	b085      	sub	sp, #20
 80039b2:	af00      	add	r7, sp, #0
 80039b4:	4603      	mov	r3, r0
 80039b6:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80039b8:	2300      	movs	r3, #0
 80039ba:	81fb      	strh	r3, [r7, #14]
 80039bc:	2300      	movs	r3, #0
 80039be:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 80039c0:	79fb      	ldrb	r3, [r7, #7]
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	3301      	adds	r3, #1
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7ff fe4b 	bl	8003668 <WIZCHIP_READ>
 80039d2:	4603      	mov	r3, r0
 80039d4:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80039d6:	89bb      	ldrh	r3, [r7, #12]
 80039d8:	021b      	lsls	r3, r3, #8
 80039da:	b29c      	uxth	r4, r3
 80039dc:	79fb      	ldrb	r3, [r7, #7]
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	3301      	adds	r3, #1
 80039e2:	00db      	lsls	r3, r3, #3
 80039e4:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7ff fe3d 	bl	8003668 <WIZCHIP_READ>
 80039ee:	4603      	mov	r3, r0
 80039f0:	4423      	add	r3, r4
 80039f2:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80039f4:	89bb      	ldrh	r3, [r7, #12]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d019      	beq.n	8003a2e <getSn_RX_RSR+0x80>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 80039fa:	79fb      	ldrb	r3, [r7, #7]
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	3301      	adds	r3, #1
 8003a00:	00db      	lsls	r3, r3, #3
 8003a02:	f503 5318 	add.w	r3, r3, #9728	@ 0x2600
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7ff fe2e 	bl	8003668 <WIZCHIP_READ>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8003a10:	89fb      	ldrh	r3, [r7, #14]
 8003a12:	021b      	lsls	r3, r3, #8
 8003a14:	b29c      	uxth	r4, r3
 8003a16:	79fb      	ldrb	r3, [r7, #7]
 8003a18:	009b      	lsls	r3, r3, #2
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	00db      	lsls	r3, r3, #3
 8003a1e:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8003a22:	4618      	mov	r0, r3
 8003a24:	f7ff fe20 	bl	8003668 <WIZCHIP_READ>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	4423      	add	r3, r4
 8003a2c:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8003a2e:	89fa      	ldrh	r2, [r7, #14]
 8003a30:	89bb      	ldrh	r3, [r7, #12]
 8003a32:	429a      	cmp	r2, r3
 8003a34:	d1c4      	bne.n	80039c0 <getSn_RX_RSR+0x12>
   return val;
 8003a36:	89fb      	ldrh	r3, [r7, #14]
}
 8003a38:	4618      	mov	r0, r3
 8003a3a:	3714      	adds	r7, #20
 8003a3c:	46bd      	mov	sp, r7
 8003a3e:	bd90      	pop	{r4, r7, pc}

08003a40 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8003a40:	b590      	push	{r4, r7, lr}
 8003a42:	b085      	sub	sp, #20
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	4603      	mov	r3, r0
 8003a48:	6039      	str	r1, [r7, #0]
 8003a4a:	71fb      	strb	r3, [r7, #7]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8003a50:	2300      	movs	r3, #0
 8003a52:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8003a54:	2300      	movs	r3, #0
 8003a56:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8003a58:	88bb      	ldrh	r3, [r7, #4]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d046      	beq.n	8003aec <wiz_send_data+0xac>
   ptr = getSn_TX_WR(sn);
 8003a5e:	79fb      	ldrb	r3, [r7, #7]
 8003a60:	009b      	lsls	r3, r3, #2
 8003a62:	3301      	adds	r3, #1
 8003a64:	00db      	lsls	r3, r3, #3
 8003a66:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7ff fdfc 	bl	8003668 <WIZCHIP_READ>
 8003a70:	4603      	mov	r3, r0
 8003a72:	021b      	lsls	r3, r3, #8
 8003a74:	b29c      	uxth	r4, r3
 8003a76:	79fb      	ldrb	r3, [r7, #7]
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	3301      	adds	r3, #1
 8003a7c:	00db      	lsls	r3, r3, #3
 8003a7e:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8003a82:	4618      	mov	r0, r3
 8003a84:	f7ff fdf0 	bl	8003668 <WIZCHIP_READ>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	4423      	add	r3, r4
 8003a8c:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 8003a8e:	89fb      	ldrh	r3, [r7, #14]
 8003a90:	021b      	lsls	r3, r3, #8
 8003a92:	79fa      	ldrb	r2, [r7, #7]
 8003a94:	0092      	lsls	r2, r2, #2
 8003a96:	3202      	adds	r2, #2
 8003a98:	00d2      	lsls	r2, r2, #3
 8003a9a:	4413      	add	r3, r2
 8003a9c:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 8003a9e:	88bb      	ldrh	r3, [r7, #4]
 8003aa0:	461a      	mov	r2, r3
 8003aa2:	6839      	ldr	r1, [r7, #0]
 8003aa4:	68b8      	ldr	r0, [r7, #8]
 8003aa6:	f7ff fed9 	bl	800385c <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 8003aaa:	89fa      	ldrh	r2, [r7, #14]
 8003aac:	88bb      	ldrh	r3, [r7, #4]
 8003aae:	4413      	add	r3, r2
 8003ab0:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 8003ab2:	79fb      	ldrb	r3, [r7, #7]
 8003ab4:	009b      	lsls	r3, r3, #2
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	00db      	lsls	r3, r3, #3
 8003aba:	f503 5310 	add.w	r3, r3, #9216	@ 0x2400
 8003abe:	461a      	mov	r2, r3
 8003ac0:	89fb      	ldrh	r3, [r7, #14]
 8003ac2:	0a1b      	lsrs	r3, r3, #8
 8003ac4:	b29b      	uxth	r3, r3
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	4619      	mov	r1, r3
 8003aca:	4610      	mov	r0, r2
 8003acc:	f7ff fe18 	bl	8003700 <WIZCHIP_WRITE>
 8003ad0:	79fb      	ldrb	r3, [r7, #7]
 8003ad2:	009b      	lsls	r3, r3, #2
 8003ad4:	3301      	adds	r3, #1
 8003ad6:	00db      	lsls	r3, r3, #3
 8003ad8:	f503 5314 	add.w	r3, r3, #9472	@ 0x2500
 8003adc:	461a      	mov	r2, r3
 8003ade:	89fb      	ldrh	r3, [r7, #14]
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	4619      	mov	r1, r3
 8003ae4:	4610      	mov	r0, r2
 8003ae6:	f7ff fe0b 	bl	8003700 <WIZCHIP_WRITE>
 8003aea:	e000      	b.n	8003aee <wiz_send_data+0xae>
   if(len == 0)  return;
 8003aec:	bf00      	nop
}
 8003aee:	3714      	adds	r7, #20
 8003af0:	46bd      	mov	sp, r7
 8003af2:	bd90      	pop	{r4, r7, pc}

08003af4 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8003af4:	b590      	push	{r4, r7, lr}
 8003af6:	b085      	sub	sp, #20
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	4603      	mov	r3, r0
 8003afc:	6039      	str	r1, [r7, #0]
 8003afe:	71fb      	strb	r3, [r7, #7]
 8003b00:	4613      	mov	r3, r2
 8003b02:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8003b04:	2300      	movs	r3, #0
 8003b06:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8003b0c:	88bb      	ldrh	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d046      	beq.n	8003ba0 <wiz_recv_data+0xac>
   ptr = getSn_RX_RD(sn);
 8003b12:	79fb      	ldrb	r3, [r7, #7]
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	3301      	adds	r3, #1
 8003b18:	00db      	lsls	r3, r3, #3
 8003b1a:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8003b1e:	4618      	mov	r0, r3
 8003b20:	f7ff fda2 	bl	8003668 <WIZCHIP_READ>
 8003b24:	4603      	mov	r3, r0
 8003b26:	021b      	lsls	r3, r3, #8
 8003b28:	b29c      	uxth	r4, r3
 8003b2a:	79fb      	ldrb	r3, [r7, #7]
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	3301      	adds	r3, #1
 8003b30:	00db      	lsls	r3, r3, #3
 8003b32:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7ff fd96 	bl	8003668 <WIZCHIP_READ>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	4423      	add	r3, r4
 8003b40:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8003b42:	89fb      	ldrh	r3, [r7, #14]
 8003b44:	021b      	lsls	r3, r3, #8
 8003b46:	79fa      	ldrb	r2, [r7, #7]
 8003b48:	0092      	lsls	r2, r2, #2
 8003b4a:	3203      	adds	r2, #3
 8003b4c:	00d2      	lsls	r2, r2, #3
 8003b4e:	4413      	add	r3, r2
 8003b50:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8003b52:	88bb      	ldrh	r3, [r7, #4]
 8003b54:	461a      	mov	r2, r3
 8003b56:	6839      	ldr	r1, [r7, #0]
 8003b58:	68b8      	ldr	r0, [r7, #8]
 8003b5a:	f7ff fe1f 	bl	800379c <WIZCHIP_READ_BUF>
   ptr += len;
 8003b5e:	89fa      	ldrh	r2, [r7, #14]
 8003b60:	88bb      	ldrh	r3, [r7, #4]
 8003b62:	4413      	add	r3, r2
 8003b64:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 8003b66:	79fb      	ldrb	r3, [r7, #7]
 8003b68:	009b      	lsls	r3, r3, #2
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	00db      	lsls	r3, r3, #3
 8003b6e:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8003b72:	461a      	mov	r2, r3
 8003b74:	89fb      	ldrh	r3, [r7, #14]
 8003b76:	0a1b      	lsrs	r3, r3, #8
 8003b78:	b29b      	uxth	r3, r3
 8003b7a:	b2db      	uxtb	r3, r3
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	4610      	mov	r0, r2
 8003b80:	f7ff fdbe 	bl	8003700 <WIZCHIP_WRITE>
 8003b84:	79fb      	ldrb	r3, [r7, #7]
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	3301      	adds	r3, #1
 8003b8a:	00db      	lsls	r3, r3, #3
 8003b8c:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8003b90:	461a      	mov	r2, r3
 8003b92:	89fb      	ldrh	r3, [r7, #14]
 8003b94:	b2db      	uxtb	r3, r3
 8003b96:	4619      	mov	r1, r3
 8003b98:	4610      	mov	r0, r2
 8003b9a:	f7ff fdb1 	bl	8003700 <WIZCHIP_WRITE>
 8003b9e:	e000      	b.n	8003ba2 <wiz_recv_data+0xae>
   if(len == 0) return;
 8003ba0:	bf00      	nop
}
 8003ba2:	3714      	adds	r7, #20
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd90      	pop	{r4, r7, pc}

08003ba8 <wiz_recv_ignore>:


void wiz_recv_ignore(uint8_t sn, uint16_t len)
{
 8003ba8:	b590      	push	{r4, r7, lr}
 8003baa:	b085      	sub	sp, #20
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	4603      	mov	r3, r0
 8003bb0:	460a      	mov	r2, r1
 8003bb2:	71fb      	strb	r3, [r7, #7]
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8003bb8:	2300      	movs	r3, #0
 8003bba:	81fb      	strh	r3, [r7, #14]

   ptr = getSn_RX_RD(sn);
 8003bbc:	79fb      	ldrb	r3, [r7, #7]
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	3301      	adds	r3, #1
 8003bc2:	00db      	lsls	r3, r3, #3
 8003bc4:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7ff fd4d 	bl	8003668 <WIZCHIP_READ>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	021b      	lsls	r3, r3, #8
 8003bd2:	b29c      	uxth	r4, r3
 8003bd4:	79fb      	ldrb	r3, [r7, #7]
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	3301      	adds	r3, #1
 8003bda:	00db      	lsls	r3, r3, #3
 8003bdc:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8003be0:	4618      	mov	r0, r3
 8003be2:	f7ff fd41 	bl	8003668 <WIZCHIP_READ>
 8003be6:	4603      	mov	r3, r0
 8003be8:	4423      	add	r3, r4
 8003bea:	81fb      	strh	r3, [r7, #14]
   ptr += len;
 8003bec:	89fa      	ldrh	r2, [r7, #14]
 8003bee:	88bb      	ldrh	r3, [r7, #4]
 8003bf0:	4413      	add	r3, r2
 8003bf2:	81fb      	strh	r3, [r7, #14]
   setSn_RX_RD(sn,ptr);
 8003bf4:	79fb      	ldrb	r3, [r7, #7]
 8003bf6:	009b      	lsls	r3, r3, #2
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	00db      	lsls	r3, r3, #3
 8003bfc:	f503 5320 	add.w	r3, r3, #10240	@ 0x2800
 8003c00:	461a      	mov	r2, r3
 8003c02:	89fb      	ldrh	r3, [r7, #14]
 8003c04:	0a1b      	lsrs	r3, r3, #8
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	4610      	mov	r0, r2
 8003c0e:	f7ff fd77 	bl	8003700 <WIZCHIP_WRITE>
 8003c12:	79fb      	ldrb	r3, [r7, #7]
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	3301      	adds	r3, #1
 8003c18:	00db      	lsls	r3, r3, #3
 8003c1a:	f503 5324 	add.w	r3, r3, #10496	@ 0x2900
 8003c1e:	461a      	mov	r2, r3
 8003c20:	89fb      	ldrh	r3, [r7, #14]
 8003c22:	b2db      	uxtb	r3, r3
 8003c24:	4619      	mov	r1, r3
 8003c26:	4610      	mov	r0, r2
 8003c28:	f7ff fd6a 	bl	8003700 <WIZCHIP_WRITE>
}
 8003c2c:	bf00      	nop
 8003c2e:	3714      	adds	r7, #20
 8003c30:	46bd      	mov	sp, r7
 8003c32:	bd90      	pop	{r4, r7, pc}

08003c34 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8003c34:	b480      	push	{r7}
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	bf00      	nop
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr

08003c42 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8003c42:	b480      	push	{r7}
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	bf00      	nop
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 8003c50:	b480      	push	{r7}
 8003c52:	af00      	add	r7, sp, #0
 8003c54:	bf00      	nop
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr

08003c5e <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 8003c5e:	b480      	push	{r7}
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	bf00      	nop
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr

08003c6c <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	b2db      	uxtb	r3, r3
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	370c      	adds	r7, #12
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c84:	4770      	bx	lr

08003c86 <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 8003c86:	b480      	push	{r7}
 8003c88:	b083      	sub	sp, #12
 8003c8a:	af00      	add	r7, sp, #0
 8003c8c:	6078      	str	r0, [r7, #4]
 8003c8e:	460b      	mov	r3, r1
 8003c90:	70fb      	strb	r3, [r7, #3]
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	78fa      	ldrb	r2, [r7, #3]
 8003c96:	701a      	strb	r2, [r3, #0]
 8003c98:	bf00      	nop
 8003c9a:	370c      	adds	r7, #12
 8003c9c:	46bd      	mov	sp, r7
 8003c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca2:	4770      	bx	lr

08003ca4 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	2300      	movs	r3, #0
 8003caa:	4618      	mov	r0, r3
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	4603      	mov	r3, r0
 8003cbc:	71fb      	strb	r3, [r7, #7]
 8003cbe:	bf00      	nop
 8003cc0:	370c      	adds	r7, #12
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr

08003cca <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 8003cca:	b480      	push	{r7}
 8003ccc:	b083      	sub	sp, #12
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
 8003cd2:	460b      	mov	r3, r1
 8003cd4:	807b      	strh	r3, [r7, #2]
 8003cd6:	bf00      	nop
 8003cd8:	370c      	adds	r7, #12
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce0:	4770      	bx	lr

08003ce2 <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 8003ce2:	b480      	push	{r7}
 8003ce4:	b083      	sub	sp, #12
 8003ce6:	af00      	add	r7, sp, #0
 8003ce8:	6078      	str	r0, [r7, #4]
 8003cea:	460b      	mov	r3, r1
 8003cec:	807b      	strh	r3, [r7, #2]
 8003cee:	bf00      	nop
 8003cf0:	370c      	adds	r7, #12
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
	...

08003cfc <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b083      	sub	sp, #12
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d002      	beq.n	8003d12 <reg_wizchip_cs_cbfunc+0x16>
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d106      	bne.n	8003d20 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8003d12:	4b0a      	ldr	r3, [pc, #40]	@ (8003d3c <reg_wizchip_cs_cbfunc+0x40>)
 8003d14:	4a0a      	ldr	r2, [pc, #40]	@ (8003d40 <reg_wizchip_cs_cbfunc+0x44>)
 8003d16:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 8003d18:	4b08      	ldr	r3, [pc, #32]	@ (8003d3c <reg_wizchip_cs_cbfunc+0x40>)
 8003d1a:	4a0a      	ldr	r2, [pc, #40]	@ (8003d44 <reg_wizchip_cs_cbfunc+0x48>)
 8003d1c:	619a      	str	r2, [r3, #24]
 8003d1e:	e006      	b.n	8003d2e <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8003d20:	4a06      	ldr	r2, [pc, #24]	@ (8003d3c <reg_wizchip_cs_cbfunc+0x40>)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 8003d26:	4a05      	ldr	r2, [pc, #20]	@ (8003d3c <reg_wizchip_cs_cbfunc+0x40>)
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	6193      	str	r3, [r2, #24]
   }
}
 8003d2c:	bf00      	nop
 8003d2e:	bf00      	nop
 8003d30:	370c      	adds	r7, #12
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	20000024 	.word	0x20000024
 8003d40:	08003c51 	.word	0x08003c51
 8003d44:	08003c5f 	.word	0x08003c5f

08003d48 <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8003d52:	bf00      	nop
 8003d54:	4b0f      	ldr	r3, [pc, #60]	@ (8003d94 <reg_wizchip_spi_cbfunc+0x4c>)
 8003d56:	881b      	ldrh	r3, [r3, #0]
 8003d58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d0f9      	beq.n	8003d54 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d002      	beq.n	8003d6c <reg_wizchip_spi_cbfunc+0x24>
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d106      	bne.n	8003d7a <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 8003d6c:	4b09      	ldr	r3, [pc, #36]	@ (8003d94 <reg_wizchip_spi_cbfunc+0x4c>)
 8003d6e:	4a0a      	ldr	r2, [pc, #40]	@ (8003d98 <reg_wizchip_spi_cbfunc+0x50>)
 8003d70:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 8003d72:	4b08      	ldr	r3, [pc, #32]	@ (8003d94 <reg_wizchip_spi_cbfunc+0x4c>)
 8003d74:	4a09      	ldr	r2, [pc, #36]	@ (8003d9c <reg_wizchip_spi_cbfunc+0x54>)
 8003d76:	621a      	str	r2, [r3, #32]
 8003d78:	e006      	b.n	8003d88 <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 8003d7a:	4a06      	ldr	r2, [pc, #24]	@ (8003d94 <reg_wizchip_spi_cbfunc+0x4c>)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 8003d80:	4a04      	ldr	r2, [pc, #16]	@ (8003d94 <reg_wizchip_spi_cbfunc+0x4c>)
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	6213      	str	r3, [r2, #32]
   }
}
 8003d86:	bf00      	nop
 8003d88:	bf00      	nop
 8003d8a:	370c      	adds	r7, #12
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr
 8003d94:	20000024 	.word	0x20000024
 8003d98:	08003ca5 	.word	0x08003ca5
 8003d9c:	08003cb5 	.word	0x08003cb5

08003da0 <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	6078      	str	r0, [r7, #4]
 8003da8:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 8003daa:	bf00      	nop
 8003dac:	4b0f      	ldr	r3, [pc, #60]	@ (8003dec <reg_wizchip_spiburst_cbfunc+0x4c>)
 8003dae:	881b      	ldrh	r3, [r3, #0]
 8003db0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d0f9      	beq.n	8003dac <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d002      	beq.n	8003dc4 <reg_wizchip_spiburst_cbfunc+0x24>
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d106      	bne.n	8003dd2 <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8003dc4:	4b09      	ldr	r3, [pc, #36]	@ (8003dec <reg_wizchip_spiburst_cbfunc+0x4c>)
 8003dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8003df0 <reg_wizchip_spiburst_cbfunc+0x50>)
 8003dc8:	625a      	str	r2, [r3, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 8003dca:	4b08      	ldr	r3, [pc, #32]	@ (8003dec <reg_wizchip_spiburst_cbfunc+0x4c>)
 8003dcc:	4a09      	ldr	r2, [pc, #36]	@ (8003df4 <reg_wizchip_spiburst_cbfunc+0x54>)
 8003dce:	629a      	str	r2, [r3, #40]	@ 0x28
 8003dd0:	e006      	b.n	8003de0 <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 8003dd2:	4a06      	ldr	r2, [pc, #24]	@ (8003dec <reg_wizchip_spiburst_cbfunc+0x4c>)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6253      	str	r3, [r2, #36]	@ 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 8003dd8:	4a04      	ldr	r2, [pc, #16]	@ (8003dec <reg_wizchip_spiburst_cbfunc+0x4c>)
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	6293      	str	r3, [r2, #40]	@ 0x28
   }
}
 8003dde:	bf00      	nop
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr
 8003dec:	20000024 	.word	0x20000024
 8003df0:	08003ccb 	.word	0x08003ccb
 8003df4:	08003ce3 	.word	0x08003ce3

08003df8 <ctlwizchip>:

int8_t ctlwizchip(ctlwizchip_type cwtype, void* arg)
{
 8003df8:	b590      	push	{r4, r7, lr}
 8003dfa:	b087      	sub	sp, #28
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	4603      	mov	r3, r0
 8003e00:	6039      	str	r1, [r7, #0]
 8003e02:	71fb      	strb	r3, [r7, #7]
#if	_WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
   uint8_t tmp = 0;
 8003e04:	2300      	movs	r3, #0
 8003e06:	75fb      	strb	r3, [r7, #23]
#endif
   uint8_t* ptmp[2] = {0,0};
 8003e08:	2300      	movs	r3, #0
 8003e0a:	60fb      	str	r3, [r7, #12]
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	613b      	str	r3, [r7, #16]
   switch(cwtype)
 8003e10:	79fb      	ldrb	r3, [r7, #7]
 8003e12:	2b0f      	cmp	r3, #15
 8003e14:	f200 80c0 	bhi.w	8003f98 <ctlwizchip+0x1a0>
 8003e18:	a201      	add	r2, pc, #4	@ (adr r2, 8003e20 <ctlwizchip+0x28>)
 8003e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e1e:	bf00      	nop
 8003e20:	08003e61 	.word	0x08003e61
 8003e24:	08003e67 	.word	0x08003e67
 8003e28:	08003e93 	.word	0x08003e93
 8003e2c:	08003e87 	.word	0x08003e87
 8003e30:	08003ea1 	.word	0x08003ea1
 8003e34:	08003ead 	.word	0x08003ead
 8003e38:	08003ebb 	.word	0x08003ebb
 8003e3c:	08003ee1 	.word	0x08003ee1
 8003e40:	08003f03 	.word	0x08003f03
 8003e44:	08003f3d 	.word	0x08003f3d
 8003e48:	08003f43 	.word	0x08003f43
 8003e4c:	08003f4b 	.word	0x08003f4b
 8003e50:	08003f9f 	.word	0x08003f9f
 8003e54:	08003f53 	.word	0x08003f53
 8003e58:	08003f61 	.word	0x08003f61
 8003e5c:	08003f7d 	.word	0x08003f7d
   {
      case CW_RESET_WIZCHIP:
         wizchip_sw_reset();
 8003e60:	f000 f8a6 	bl	8003fb0 <wizchip_sw_reset>
         break;
 8003e64:	e09c      	b.n	8003fa0 <ctlwizchip+0x1a8>
      case CW_INIT_WIZCHIP:
         if(arg != 0) 
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d004      	beq.n	8003e76 <ctlwizchip+0x7e>
         {
            ptmp[0] = (uint8_t*)arg;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	60fb      	str	r3, [r7, #12]
            ptmp[1] = ptmp[0] + _WIZCHIP_SOCK_NUM_;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	3308      	adds	r3, #8
 8003e74:	613b      	str	r3, [r7, #16]
         }
         return wizchip_init(ptmp[0], ptmp[1]);
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	693a      	ldr	r2, [r7, #16]
 8003e7a:	4611      	mov	r1, r2
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f000 f8e3 	bl	8004048 <wizchip_init>
 8003e82:	4603      	mov	r3, r0
 8003e84:	e08d      	b.n	8003fa2 <ctlwizchip+0x1aa>
      case CW_CLR_INTERRUPT:
         wizchip_clrinterrupt(*((intr_kind*)arg));
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	881b      	ldrh	r3, [r3, #0]
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f000 f968 	bl	8004160 <wizchip_clrinterrupt>
         break;
 8003e90:	e086      	b.n	8003fa0 <ctlwizchip+0x1a8>
      case CW_GET_INTERRUPT:
        *((intr_kind*)arg) = wizchip_getinterrupt();
 8003e92:	f000 f999 	bl	80041c8 <wizchip_getinterrupt>
 8003e96:	4603      	mov	r3, r0
 8003e98:	461a      	mov	r2, r3
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	801a      	strh	r2, [r3, #0]
         break;
 8003e9e:	e07f      	b.n	8003fa0 <ctlwizchip+0x1a8>
      case CW_SET_INTRMASK:
         wizchip_setinterruptmask(*((intr_kind*)arg));
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	881b      	ldrh	r3, [r3, #0]
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f000 f9b4 	bl	8004212 <wizchip_setinterruptmask>
         break;         
 8003eaa:	e079      	b.n	8003fa0 <ctlwizchip+0x1a8>
      case CW_GET_INTRMASK:
         *((intr_kind*)arg) = wizchip_getinterruptmask();
 8003eac:	f000 f9cc 	bl	8004248 <wizchip_getinterruptmask>
 8003eb0:	4603      	mov	r3, r0
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	801a      	strh	r2, [r3, #0]
         break;
 8003eb8:	e072      	b.n	8003fa0 <ctlwizchip+0x1a8>
   //M20150601 : This can be supported by W5200, W5500
   //#if _WIZCHIP_ > W5100
   #if (_WIZCHIP_ == W5200 || _WIZCHIP_ == W5500)
      case CW_SET_INTRTIME:
         setINTLEVEL(*(uint16_t*)arg);
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	881b      	ldrh	r3, [r3, #0]
 8003ebe:	0a1b      	lsrs	r3, r3, #8
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8003eca:	f7ff fc19 	bl	8003700 <WIZCHIP_WRITE>
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	881b      	ldrh	r3, [r3, #0]
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	4619      	mov	r1, r3
 8003ed6:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8003eda:	f7ff fc11 	bl	8003700 <WIZCHIP_WRITE>
         break;
 8003ede:	e05f      	b.n	8003fa0 <ctlwizchip+0x1a8>
      case CW_GET_INTRTIME:
         *(uint16_t*)arg = getINTLEVEL();
 8003ee0:	f44f 5098 	mov.w	r0, #4864	@ 0x1300
 8003ee4:	f7ff fbc0 	bl	8003668 <WIZCHIP_READ>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	021b      	lsls	r3, r3, #8
 8003eec:	b29c      	uxth	r4, r3
 8003eee:	f44f 50a0 	mov.w	r0, #5120	@ 0x1400
 8003ef2:	f7ff fbb9 	bl	8003668 <WIZCHIP_READ>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	4423      	add	r3, r4
 8003efa:	b29a      	uxth	r2, r3
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	801a      	strh	r2, [r3, #0]
         break;
 8003f00:	e04e      	b.n	8003fa0 <ctlwizchip+0x1a8>
   #endif
      case CW_GET_ID:
         ((uint8_t*)arg)[0] = WIZCHIP.id[0];
 8003f02:	4b2a      	ldr	r3, [pc, #168]	@ (8003fac <ctlwizchip+0x1b4>)
 8003f04:	789a      	ldrb	r2, [r3, #2]
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[1] = WIZCHIP.id[1];
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	4a27      	ldr	r2, [pc, #156]	@ (8003fac <ctlwizchip+0x1b4>)
 8003f10:	78d2      	ldrb	r2, [r2, #3]
 8003f12:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[2] = WIZCHIP.id[2];
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	3302      	adds	r3, #2
 8003f18:	4a24      	ldr	r2, [pc, #144]	@ (8003fac <ctlwizchip+0x1b4>)
 8003f1a:	7912      	ldrb	r2, [r2, #4]
 8003f1c:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[3] = WIZCHIP.id[3];
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	3303      	adds	r3, #3
 8003f22:	4a22      	ldr	r2, [pc, #136]	@ (8003fac <ctlwizchip+0x1b4>)
 8003f24:	7952      	ldrb	r2, [r2, #5]
 8003f26:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[4] = WIZCHIP.id[4];
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	3304      	adds	r3, #4
 8003f2c:	4a1f      	ldr	r2, [pc, #124]	@ (8003fac <ctlwizchip+0x1b4>)
 8003f2e:	7992      	ldrb	r2, [r2, #6]
 8003f30:	701a      	strb	r2, [r3, #0]
         ((uint8_t*)arg)[5] = 0;
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	3305      	adds	r3, #5
 8003f36:	2200      	movs	r2, #0
 8003f38:	701a      	strb	r2, [r3, #0]
         break;
 8003f3a:	e031      	b.n	8003fa0 <ctlwizchip+0x1a8>
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5500
      case CW_RESET_PHY:
         wizphy_reset();
 8003f3c:	f000 f9d6 	bl	80042ec <wizphy_reset>
         break;
 8003f40:	e02e      	b.n	8003fa0 <ctlwizchip+0x1a8>
      case CW_SET_PHYCONF:
         wizphy_setphyconf((wiz_PhyConf*)arg);
 8003f42:	6838      	ldr	r0, [r7, #0]
 8003f44:	f000 f9f9 	bl	800433a <wizphy_setphyconf>
         break;
 8003f48:	e02a      	b.n	8003fa0 <ctlwizchip+0x1a8>
      case CW_GET_PHYCONF:
         wizphy_getphyconf((wiz_PhyConf*)arg);
 8003f4a:	6838      	ldr	r0, [r7, #0]
 8003f4c:	f000 fa38 	bl	80043c0 <wizphy_getphyconf>
         break;
 8003f50:	e026      	b.n	8003fa0 <ctlwizchip+0x1a8>
      case CW_GET_PHYSTATUS:
         break;
      case CW_SET_PHYPOWMODE:
         return wizphy_setphypmode(*(uint8_t*)arg);
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	781b      	ldrb	r3, [r3, #0]
 8003f56:	4618      	mov	r0, r3
 8003f58:	f000 fa9c 	bl	8004494 <wizphy_setphypmode>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	e020      	b.n	8003fa2 <ctlwizchip+0x1aa>
   #endif
   #if _WIZCHIP_ == W5100S || _WIZCHIP_ == W5200 || _WIZCHIP_ == W5500
      case CW_GET_PHYPOWMODE:
         tmp = wizphy_getphypmode();
 8003f60:	f000 f9ab 	bl	80042ba <wizphy_getphypmode>
 8003f64:	4603      	mov	r3, r0
 8003f66:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8003f68:	7dfb      	ldrb	r3, [r7, #23]
 8003f6a:	2bff      	cmp	r3, #255	@ 0xff
 8003f6c:	d102      	bne.n	8003f74 <ctlwizchip+0x17c>
 8003f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8003f72:	e016      	b.n	8003fa2 <ctlwizchip+0x1aa>
         *(uint8_t*)arg = tmp;
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	7dfa      	ldrb	r2, [r7, #23]
 8003f78:	701a      	strb	r2, [r3, #0]
         break;
 8003f7a:	e011      	b.n	8003fa0 <ctlwizchip+0x1a8>
      case CW_GET_PHYLINK:
         tmp = wizphy_getphylink();
 8003f7c:	f000 f987 	bl	800428e <wizphy_getphylink>
 8003f80:	4603      	mov	r3, r0
 8003f82:	75fb      	strb	r3, [r7, #23]
         if((int8_t)tmp == -1) return -1;
 8003f84:	7dfb      	ldrb	r3, [r7, #23]
 8003f86:	2bff      	cmp	r3, #255	@ 0xff
 8003f88:	d102      	bne.n	8003f90 <ctlwizchip+0x198>
 8003f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8003f8e:	e008      	b.n	8003fa2 <ctlwizchip+0x1aa>
         *(uint8_t*)arg = tmp;
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	7dfa      	ldrb	r2, [r7, #23]
 8003f94:	701a      	strb	r2, [r3, #0]
         break;
 8003f96:	e003      	b.n	8003fa0 <ctlwizchip+0x1a8>
   #endif      
      default:
         return -1;
 8003f98:	f04f 33ff 	mov.w	r3, #4294967295
 8003f9c:	e001      	b.n	8003fa2 <ctlwizchip+0x1aa>
         break;
 8003f9e:	bf00      	nop
   }
   return 0;
 8003fa0:	2300      	movs	r3, #0
}
 8003fa2:	4618      	mov	r0, r3
 8003fa4:	371c      	adds	r7, #28
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd90      	pop	{r4, r7, pc}
 8003faa:	bf00      	nop
 8003fac:	20000024 	.word	0x20000024

08003fb0 <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b086      	sub	sp, #24
 8003fb4:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 8003fb6:	1d3b      	adds	r3, r7, #4
 8003fb8:	2206      	movs	r2, #6
 8003fba:	4619      	mov	r1, r3
 8003fbc:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 8003fc0:	f7ff fbec 	bl	800379c <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8003fc4:	f107 0314 	add.w	r3, r7, #20
 8003fc8:	2204      	movs	r2, #4
 8003fca:	4619      	mov	r1, r3
 8003fcc:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003fd0:	f7ff fbe4 	bl	800379c <WIZCHIP_READ_BUF>
 8003fd4:	f107 0310 	add.w	r3, r7, #16
 8003fd8:	2204      	movs	r2, #4
 8003fda:	4619      	mov	r1, r3
 8003fdc:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 8003fe0:	f7ff fbdc 	bl	800379c <WIZCHIP_READ_BUF>
 8003fe4:	f107 030c 	add.w	r3, r7, #12
 8003fe8:	2204      	movs	r2, #4
 8003fea:	4619      	mov	r1, r3
 8003fec:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 8003ff0:	f7ff fbd4 	bl	800379c <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8003ff4:	2180      	movs	r1, #128	@ 0x80
 8003ff6:	2000      	movs	r0, #0
 8003ff8:	f7ff fb82 	bl	8003700 <WIZCHIP_WRITE>
   getMR(); // for delay
 8003ffc:	2000      	movs	r0, #0
 8003ffe:	f7ff fb33 	bl	8003668 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 8004002:	1d3b      	adds	r3, r7, #4
 8004004:	2206      	movs	r2, #6
 8004006:	4619      	mov	r1, r3
 8004008:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800400c:	f7ff fc26 	bl	800385c <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 8004010:	f107 0314 	add.w	r3, r7, #20
 8004014:	2204      	movs	r2, #4
 8004016:	4619      	mov	r1, r3
 8004018:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800401c:	f7ff fc1e 	bl	800385c <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 8004020:	f107 0310 	add.w	r3, r7, #16
 8004024:	2204      	movs	r2, #4
 8004026:	4619      	mov	r1, r3
 8004028:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 800402c:	f7ff fc16 	bl	800385c <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 8004030:	f107 030c 	add.w	r3, r7, #12
 8004034:	2204      	movs	r2, #4
 8004036:	4619      	mov	r1, r3
 8004038:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800403c:	f7ff fc0e 	bl	800385c <WIZCHIP_WRITE_BUF>
}
 8004040:	bf00      	nop
 8004042:	3718      	adds	r7, #24
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}

08004048 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 8004052:	2300      	movs	r3, #0
 8004054:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 8004056:	f7ff ffab 	bl	8003fb0 <wizchip_sw_reset>
   if(txsize)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d03b      	beq.n	80040d8 <wizchip_init+0x90>
   {
      tmp = 0;
 8004060:	2300      	movs	r3, #0
 8004062:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8004064:	2300      	movs	r3, #0
 8004066:	73fb      	strb	r3, [r7, #15]
 8004068:	e015      	b.n	8004096 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 800406a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	4413      	add	r3, r2
 8004072:	781a      	ldrb	r2, [r3, #0]
 8004074:	7bbb      	ldrb	r3, [r7, #14]
 8004076:	4413      	add	r3, r2
 8004078:	b2db      	uxtb	r3, r3
 800407a:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 800407c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004080:	2b10      	cmp	r3, #16
 8004082:	dd02      	ble.n	800408a <wizchip_init+0x42>
 8004084:	f04f 33ff 	mov.w	r3, #4294967295
 8004088:	e066      	b.n	8004158 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800408a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800408e:	b2db      	uxtb	r3, r3
 8004090:	3301      	adds	r3, #1
 8004092:	b2db      	uxtb	r3, r3
 8004094:	73fb      	strb	r3, [r7, #15]
 8004096:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800409a:	2b07      	cmp	r3, #7
 800409c:	dde5      	ble.n	800406a <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800409e:	2300      	movs	r3, #0
 80040a0:	73fb      	strb	r3, [r7, #15]
 80040a2:	e015      	b.n	80040d0 <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 80040a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	3301      	adds	r3, #1
 80040ac:	00db      	lsls	r3, r3, #3
 80040ae:	f503 53f8 	add.w	r3, r3, #7936	@ 0x1f00
 80040b2:	4618      	mov	r0, r3
 80040b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040b8:	687a      	ldr	r2, [r7, #4]
 80040ba:	4413      	add	r3, r2
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	4619      	mov	r1, r3
 80040c0:	f7ff fb1e 	bl	8003700 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80040c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040c8:	b2db      	uxtb	r3, r3
 80040ca:	3301      	adds	r3, #1
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	73fb      	strb	r3, [r7, #15]
 80040d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040d4:	2b07      	cmp	r3, #7
 80040d6:	dde5      	ble.n	80040a4 <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d03b      	beq.n	8004156 <wizchip_init+0x10e>
   {
      tmp = 0;
 80040de:	2300      	movs	r3, #0
 80040e0:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80040e2:	2300      	movs	r3, #0
 80040e4:	73fb      	strb	r3, [r7, #15]
 80040e6:	e015      	b.n	8004114 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 80040e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040ec:	683a      	ldr	r2, [r7, #0]
 80040ee:	4413      	add	r3, r2
 80040f0:	781a      	ldrb	r2, [r3, #0]
 80040f2:	7bbb      	ldrb	r3, [r7, #14]
 80040f4:	4413      	add	r3, r2
 80040f6:	b2db      	uxtb	r3, r3
 80040f8:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 80040fa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80040fe:	2b10      	cmp	r3, #16
 8004100:	dd02      	ble.n	8004108 <wizchip_init+0xc0>
 8004102:	f04f 33ff 	mov.w	r3, #4294967295
 8004106:	e027      	b.n	8004158 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8004108:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800410c:	b2db      	uxtb	r3, r3
 800410e:	3301      	adds	r3, #1
 8004110:	b2db      	uxtb	r3, r3
 8004112:	73fb      	strb	r3, [r7, #15]
 8004114:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004118:	2b07      	cmp	r3, #7
 800411a:	dde5      	ble.n	80040e8 <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800411c:	2300      	movs	r3, #0
 800411e:	73fb      	strb	r3, [r7, #15]
 8004120:	e015      	b.n	800414e <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 8004122:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	3301      	adds	r3, #1
 800412a:	00db      	lsls	r3, r3, #3
 800412c:	f503 53f0 	add.w	r3, r3, #7680	@ 0x1e00
 8004130:	4618      	mov	r0, r3
 8004132:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004136:	683a      	ldr	r2, [r7, #0]
 8004138:	4413      	add	r3, r2
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	4619      	mov	r1, r3
 800413e:	f7ff fadf 	bl	8003700 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8004142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004146:	b2db      	uxtb	r3, r3
 8004148:	3301      	adds	r3, #1
 800414a:	b2db      	uxtb	r3, r3
 800414c:	73fb      	strb	r3, [r7, #15]
 800414e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004152:	2b07      	cmp	r3, #7
 8004154:	dde5      	ble.n	8004122 <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 8004156:	2300      	movs	r3, #0
}
 8004158:	4618      	mov	r0, r3
 800415a:	3710      	adds	r7, #16
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}

08004160 <wizchip_clrinterrupt>:

void wizchip_clrinterrupt(intr_kind intr)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	4603      	mov	r3, r0
 8004168:	80fb      	strh	r3, [r7, #6]
   uint8_t ir  = (uint8_t)intr;
 800416a:	88fb      	ldrh	r3, [r7, #6]
 800416c:	73fb      	strb	r3, [r7, #15]
   uint8_t sir = (uint8_t)((uint16_t)intr >> 8);
 800416e:	88fb      	ldrh	r3, [r7, #6]
 8004170:	0a1b      	lsrs	r3, r3, #8
 8004172:	b29b      	uxth	r3, r3
 8004174:	73bb      	strb	r3, [r7, #14]
   setIR(ir);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIR( ((((uint16_t)ir) << 8) | (((uint16_t)sir) & 0x00FF)) );
#else
   setIR(ir);
 8004176:	7bfb      	ldrb	r3, [r7, #15]
 8004178:	f023 030f 	bic.w	r3, r3, #15
 800417c:	b2db      	uxtb	r3, r3
 800417e:	4619      	mov	r1, r3
 8004180:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 8004184:	f7ff fabc 	bl	8003700 <WIZCHIP_WRITE>
//M20200227 : For clear
   //setSIR(sir);
   for(ir=0; ir<8; ir++){
 8004188:	2300      	movs	r3, #0
 800418a:	73fb      	strb	r3, [r7, #15]
 800418c:	e014      	b.n	80041b8 <wizchip_clrinterrupt+0x58>
       if(sir & (0x01 <<ir) ) setSn_IR(ir, 0xff);
 800418e:	7bba      	ldrb	r2, [r7, #14]
 8004190:	7bfb      	ldrb	r3, [r7, #15]
 8004192:	fa42 f303 	asr.w	r3, r2, r3
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	2b00      	cmp	r3, #0
 800419c:	d009      	beq.n	80041b2 <wizchip_clrinterrupt+0x52>
 800419e:	7bfb      	ldrb	r3, [r7, #15]
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	3301      	adds	r3, #1
 80041a4:	00db      	lsls	r3, r3, #3
 80041a6:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80041aa:	211f      	movs	r1, #31
 80041ac:	4618      	mov	r0, r3
 80041ae:	f7ff faa7 	bl	8003700 <WIZCHIP_WRITE>
   for(ir=0; ir<8; ir++){
 80041b2:	7bfb      	ldrb	r3, [r7, #15]
 80041b4:	3301      	adds	r3, #1
 80041b6:	73fb      	strb	r3, [r7, #15]
 80041b8:	7bfb      	ldrb	r3, [r7, #15]
 80041ba:	2b07      	cmp	r3, #7
 80041bc:	d9e7      	bls.n	800418e <wizchip_clrinterrupt+0x2e>
   }

#endif   
}
 80041be:	bf00      	nop
 80041c0:	bf00      	nop
 80041c2:	3710      	adds	r7, #16
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <wizchip_getinterrupt>:

intr_kind wizchip_getinterrupt(void)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
   uint8_t ir  = 0;
 80041ce:	2300      	movs	r3, #0
 80041d0:	71fb      	strb	r3, [r7, #7]
   uint8_t sir = 0;
 80041d2:	2300      	movs	r3, #0
 80041d4:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 80041d6:	2300      	movs	r3, #0
 80041d8:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_  == W5300
   ret = getIR();
   ir = (uint8_t)(ret >> 8);
   sir = (uint8_t)ret;
#else
   ir  = getIR();
 80041da:	f44f 50a8 	mov.w	r0, #5376	@ 0x1500
 80041de:	f7ff fa43 	bl	8003668 <WIZCHIP_READ>
 80041e2:	4603      	mov	r3, r0
 80041e4:	f023 030f 	bic.w	r3, r3, #15
 80041e8:	71fb      	strb	r3, [r7, #7]
   sir = getSIR();
 80041ea:	f44f 50b8 	mov.w	r0, #5888	@ 0x1700
 80041ee:	f7ff fa3b 	bl	8003668 <WIZCHIP_READ>
 80041f2:	4603      	mov	r3, r0
 80041f4:	71bb      	strb	r3, [r7, #6]
   ir &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   ir &= ~(1 << 6);
#endif
  ret = sir;
 80041f6:	79bb      	ldrb	r3, [r7, #6]
 80041f8:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + ir;
 80041fa:	88bb      	ldrh	r3, [r7, #4]
 80041fc:	021b      	lsls	r3, r3, #8
 80041fe:	b29a      	uxth	r2, r3
 8004200:	79fb      	ldrb	r3, [r7, #7]
 8004202:	b29b      	uxth	r3, r3
 8004204:	4413      	add	r3, r2
 8004206:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8004208:	88bb      	ldrh	r3, [r7, #4]
}
 800420a:	4618      	mov	r0, r3
 800420c:	3708      	adds	r7, #8
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}

08004212 <wizchip_setinterruptmask>:

void wizchip_setinterruptmask(intr_kind intr)
{
 8004212:	b580      	push	{r7, lr}
 8004214:	b084      	sub	sp, #16
 8004216:	af00      	add	r7, sp, #0
 8004218:	4603      	mov	r3, r0
 800421a:	80fb      	strh	r3, [r7, #6]
   uint8_t imr  = (uint8_t)intr;
 800421c:	88fb      	ldrh	r3, [r7, #6]
 800421e:	73fb      	strb	r3, [r7, #15]
   uint8_t simr = (uint8_t)((uint16_t)intr >> 8);
 8004220:	88fb      	ldrh	r3, [r7, #6]
 8004222:	0a1b      	lsrs	r3, r3, #8
 8004224:	b29b      	uxth	r3, r3
 8004226:	73bb      	strb	r3, [r7, #14]
   setIMR(imr);
//A20150601 : For integrating with W5300
#elif _WIZCHIP_ == W5300
   setIMR( ((((uint16_t)imr) << 8) | (((uint16_t)simr) & 0x00FF)) );
#else
   setIMR(imr);
 8004228:	7bfb      	ldrb	r3, [r7, #15]
 800422a:	4619      	mov	r1, r3
 800422c:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 8004230:	f7ff fa66 	bl	8003700 <WIZCHIP_WRITE>
   setSIMR(simr);
 8004234:	7bbb      	ldrb	r3, [r7, #14]
 8004236:	4619      	mov	r1, r3
 8004238:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 800423c:	f7ff fa60 	bl	8003700 <WIZCHIP_WRITE>
#endif   
}
 8004240:	bf00      	nop
 8004242:	3710      	adds	r7, #16
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}

08004248 <wizchip_getinterruptmask>:

intr_kind wizchip_getinterruptmask(void)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b082      	sub	sp, #8
 800424c:	af00      	add	r7, sp, #0
   uint8_t imr  = 0;
 800424e:	2300      	movs	r3, #0
 8004250:	71fb      	strb	r3, [r7, #7]
   uint8_t simr = 0;
 8004252:	2300      	movs	r3, #0
 8004254:	71bb      	strb	r3, [r7, #6]
   uint16_t ret = 0;
 8004256:	2300      	movs	r3, #0
 8004258:	80bb      	strh	r3, [r7, #4]
#elif _WIZCHIP_ == W5300
   ret = getIMR();
   imr = (uint8_t)(ret >> 8);
   simr = (uint8_t)ret;
#else
   imr  = getIMR();
 800425a:	f44f 50b0 	mov.w	r0, #5632	@ 0x1600
 800425e:	f7ff fa03 	bl	8003668 <WIZCHIP_READ>
 8004262:	4603      	mov	r3, r0
 8004264:	71fb      	strb	r3, [r7, #7]
   simr = getSIMR();
 8004266:	f44f 50c0 	mov.w	r0, #6144	@ 0x1800
 800426a:	f7ff f9fd 	bl	8003668 <WIZCHIP_READ>
 800426e:	4603      	mov	r3, r0
 8004270:	71bb      	strb	r3, [r7, #6]
   imr &= ~(1<<4); // IK_WOL
#endif
#if _WIZCHIP_ == W5200
   imr &= ~(1 << 6);  // IK_DEST_UNREACH
#endif
  ret = simr;
 8004272:	79bb      	ldrb	r3, [r7, #6]
 8004274:	80bb      	strh	r3, [r7, #4]
  ret = (ret << 8) + imr;
 8004276:	88bb      	ldrh	r3, [r7, #4]
 8004278:	021b      	lsls	r3, r3, #8
 800427a:	b29a      	uxth	r2, r3
 800427c:	79fb      	ldrb	r3, [r7, #7]
 800427e:	b29b      	uxth	r3, r3
 8004280:	4413      	add	r3, r2
 8004282:	80bb      	strh	r3, [r7, #4]
  return (intr_kind)ret;
 8004284:	88bb      	ldrh	r3, [r7, #4]
}
 8004286:	4618      	mov	r0, r3
 8004288:	3708      	adds	r7, #8
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}

0800428e <wizphy_getphylink>:

int8_t wizphy_getphylink(void)
{
 800428e:	b580      	push	{r7, lr}
 8004290:	b082      	sub	sp, #8
 8004292:	af00      	add	r7, sp, #0
   int8_t tmp = PHY_LINK_OFF;
 8004294:	2300      	movs	r3, #0
 8004296:	71fb      	strb	r3, [r7, #7]
	   tmp = PHY_LINK_ON;
#elif   _WIZCHIP_ == W5200
   if(getPHYSTATUS() & PHYSTATUS_LINK)
      tmp = PHY_LINK_ON;
#elif _WIZCHIP_ == W5500
   if(getPHYCFGR() & PHYCFGR_LNK_ON)
 8004298:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800429c:	f7ff f9e4 	bl	8003668 <WIZCHIP_READ>
 80042a0:	4603      	mov	r3, r0
 80042a2:	f003 0301 	and.w	r3, r3, #1
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d001      	beq.n	80042ae <wizphy_getphylink+0x20>
      tmp = PHY_LINK_ON;
 80042aa:	2301      	movs	r3, #1
 80042ac:	71fb      	strb	r3, [r7, #7]

#else
   tmp = -1;
#endif
   return tmp;
 80042ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3708      	adds	r7, #8
 80042b6:	46bd      	mov	sp, r7
 80042b8:	bd80      	pop	{r7, pc}

080042ba <wizphy_getphypmode>:

#if _WIZCHIP_ > W5100

int8_t wizphy_getphypmode(void)
{
 80042ba:	b580      	push	{r7, lr}
 80042bc:	b082      	sub	sp, #8
 80042be:	af00      	add	r7, sp, #0
   int8_t tmp = 0;
 80042c0:	2300      	movs	r3, #0
 80042c2:	71fb      	strb	r3, [r7, #7]
      if(getPHYSTATUS() & PHYSTATUS_POWERDOWN)
         tmp = PHY_POWER_DOWN;
      else          
         tmp = PHY_POWER_NORM;
   #elif _WIZCHIP_ == 5500
      if((getPHYCFGR() & PHYCFGR_OPMDC_ALLA) == PHYCFGR_OPMDC_PDOWN)
 80042c4:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80042c8:	f7ff f9ce 	bl	8003668 <WIZCHIP_READ>
 80042cc:	4603      	mov	r3, r0
 80042ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80042d2:	2b30      	cmp	r3, #48	@ 0x30
 80042d4:	d102      	bne.n	80042dc <wizphy_getphypmode+0x22>
         tmp = PHY_POWER_DOWN;
 80042d6:	2301      	movs	r3, #1
 80042d8:	71fb      	strb	r3, [r7, #7]
 80042da:	e001      	b.n	80042e0 <wizphy_getphypmode+0x26>
      else 
         tmp = PHY_POWER_NORM;
 80042dc:	2300      	movs	r3, #0
 80042de:	71fb      	strb	r3, [r7, #7]
   #else
      tmp = -1;
   #endif
   return tmp;
 80042e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3708      	adds	r7, #8
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}

080042ec <wizphy_reset>:
}

#endif
#if _WIZCHIP_ == W5500
void wizphy_reset(void)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b082      	sub	sp, #8
 80042f0:	af00      	add	r7, sp, #0
   uint8_t tmp = getPHYCFGR();
 80042f2:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80042f6:	f7ff f9b7 	bl	8003668 <WIZCHIP_READ>
 80042fa:	4603      	mov	r3, r0
 80042fc:	71fb      	strb	r3, [r7, #7]
   tmp &= PHYCFGR_RST;
 80042fe:	79fb      	ldrb	r3, [r7, #7]
 8004300:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004304:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8004306:	79fb      	ldrb	r3, [r7, #7]
 8004308:	4619      	mov	r1, r3
 800430a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800430e:	f7ff f9f7 	bl	8003700 <WIZCHIP_WRITE>
   tmp = getPHYCFGR();
 8004312:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 8004316:	f7ff f9a7 	bl	8003668 <WIZCHIP_READ>
 800431a:	4603      	mov	r3, r0
 800431c:	71fb      	strb	r3, [r7, #7]
   tmp |= ~PHYCFGR_RST;
 800431e:	79fb      	ldrb	r3, [r7, #7]
 8004320:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004324:	71fb      	strb	r3, [r7, #7]
   setPHYCFGR(tmp);
 8004326:	79fb      	ldrb	r3, [r7, #7]
 8004328:	4619      	mov	r1, r3
 800432a:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 800432e:	f7ff f9e7 	bl	8003700 <WIZCHIP_WRITE>
}
 8004332:	bf00      	nop
 8004334:	3708      	adds	r7, #8
 8004336:	46bd      	mov	sp, r7
 8004338:	bd80      	pop	{r7, pc}

0800433a <wizphy_setphyconf>:

void wizphy_setphyconf(wiz_PhyConf* phyconf)
{
 800433a:	b580      	push	{r7, lr}
 800433c:	b084      	sub	sp, #16
 800433e:	af00      	add	r7, sp, #0
 8004340:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 8004342:	2300      	movs	r3, #0
 8004344:	73fb      	strb	r3, [r7, #15]
   if(phyconf->by == PHY_CONFBY_SW)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	2b01      	cmp	r3, #1
 800434c:	d104      	bne.n	8004358 <wizphy_setphyconf+0x1e>
      tmp |= PHYCFGR_OPMD;
 800434e:	7bfb      	ldrb	r3, [r7, #15]
 8004350:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004354:	73fb      	strb	r3, [r7, #15]
 8004356:	e003      	b.n	8004360 <wizphy_setphyconf+0x26>
   else
      tmp &= ~PHYCFGR_OPMD;
 8004358:	7bfb      	ldrb	r3, [r7, #15]
 800435a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800435e:	73fb      	strb	r3, [r7, #15]
   if(phyconf->mode == PHY_MODE_AUTONEGO)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	785b      	ldrb	r3, [r3, #1]
 8004364:	2b01      	cmp	r3, #1
 8004366:	d104      	bne.n	8004372 <wizphy_setphyconf+0x38>
      tmp |= PHYCFGR_OPMDC_ALLA;
 8004368:	7bfb      	ldrb	r3, [r7, #15]
 800436a:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 800436e:	73fb      	strb	r3, [r7, #15]
 8004370:	e019      	b.n	80043a6 <wizphy_setphyconf+0x6c>
   else
   {
      if(phyconf->duplex == PHY_DUPLEX_FULL)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	78db      	ldrb	r3, [r3, #3]
 8004376:	2b01      	cmp	r3, #1
 8004378:	d10d      	bne.n	8004396 <wizphy_setphyconf+0x5c>
      {
         if(phyconf->speed == PHY_SPEED_100)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	789b      	ldrb	r3, [r3, #2]
 800437e:	2b01      	cmp	r3, #1
 8004380:	d104      	bne.n	800438c <wizphy_setphyconf+0x52>
            tmp |= PHYCFGR_OPMDC_100F;
 8004382:	7bfb      	ldrb	r3, [r7, #15]
 8004384:	f043 0318 	orr.w	r3, r3, #24
 8004388:	73fb      	strb	r3, [r7, #15]
 800438a:	e00c      	b.n	80043a6 <wizphy_setphyconf+0x6c>
         else
            tmp |= PHYCFGR_OPMDC_10F;
 800438c:	7bfb      	ldrb	r3, [r7, #15]
 800438e:	f043 0308 	orr.w	r3, r3, #8
 8004392:	73fb      	strb	r3, [r7, #15]
 8004394:	e007      	b.n	80043a6 <wizphy_setphyconf+0x6c>
      }   
      else
      {
         if(phyconf->speed == PHY_SPEED_100)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	789b      	ldrb	r3, [r3, #2]
 800439a:	2b01      	cmp	r3, #1
 800439c:	d103      	bne.n	80043a6 <wizphy_setphyconf+0x6c>
            tmp |= PHYCFGR_OPMDC_100H;
 800439e:	7bfb      	ldrb	r3, [r7, #15]
 80043a0:	f043 0310 	orr.w	r3, r3, #16
 80043a4:	73fb      	strb	r3, [r7, #15]
         else
            tmp |= PHYCFGR_OPMDC_10H;
      }
   }
   setPHYCFGR(tmp);
 80043a6:	7bfb      	ldrb	r3, [r7, #15]
 80043a8:	4619      	mov	r1, r3
 80043aa:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80043ae:	f7ff f9a7 	bl	8003700 <WIZCHIP_WRITE>
   wizphy_reset();
 80043b2:	f7ff ff9b 	bl	80042ec <wizphy_reset>
}
 80043b6:	bf00      	nop
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}
	...

080043c0 <wizphy_getphyconf>:

void wizphy_getphyconf(wiz_PhyConf* phyconf)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
   uint8_t tmp = 0;
 80043c8:	2300      	movs	r3, #0
 80043ca:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80043cc:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80043d0:	f7ff f94a 	bl	8003668 <WIZCHIP_READ>
 80043d4:	4603      	mov	r3, r0
 80043d6:	73fb      	strb	r3, [r7, #15]
   phyconf->by   = (tmp & PHYCFGR_OPMD) ? PHY_CONFBY_SW : PHY_CONFBY_HW;
 80043d8:	7bfb      	ldrb	r3, [r7, #15]
 80043da:	119b      	asrs	r3, r3, #6
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	b2da      	uxtb	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	701a      	strb	r2, [r3, #0]
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 80043e8:	7bfb      	ldrb	r3, [r7, #15]
 80043ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80043ee:	2b20      	cmp	r3, #32
 80043f0:	d001      	beq.n	80043f6 <wizphy_getphyconf+0x36>
 80043f2:	2b38      	cmp	r3, #56	@ 0x38
 80043f4:	d103      	bne.n	80043fe <wizphy_getphyconf+0x3e>
   {
      case PHYCFGR_OPMDC_ALLA:
      case PHYCFGR_OPMDC_100FA: 
         phyconf->mode = PHY_MODE_AUTONEGO;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2201      	movs	r2, #1
 80043fa:	705a      	strb	r2, [r3, #1]
         break;
 80043fc:	e003      	b.n	8004406 <wizphy_getphyconf+0x46>
      default:
         phyconf->mode = PHY_MODE_MANUAL;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	705a      	strb	r2, [r3, #1]
         break;
 8004404:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8004406:	7bfb      	ldrb	r3, [r7, #15]
 8004408:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800440c:	3b10      	subs	r3, #16
 800440e:	2b10      	cmp	r3, #16
 8004410:	bf8c      	ite	hi
 8004412:	2201      	movhi	r2, #1
 8004414:	2200      	movls	r2, #0
 8004416:	b2d2      	uxtb	r2, r2
 8004418:	2a00      	cmp	r2, #0
 800441a:	d10f      	bne.n	800443c <wizphy_getphyconf+0x7c>
 800441c:	4a1b      	ldr	r2, [pc, #108]	@ (800448c <wizphy_getphyconf+0xcc>)
 800441e:	fa22 f303 	lsr.w	r3, r2, r3
 8004422:	f003 0301 	and.w	r3, r3, #1
 8004426:	2b00      	cmp	r3, #0
 8004428:	bf14      	ite	ne
 800442a:	2301      	movne	r3, #1
 800442c:	2300      	moveq	r3, #0
 800442e:	b2db      	uxtb	r3, r3
 8004430:	2b00      	cmp	r3, #0
 8004432:	d003      	beq.n	800443c <wizphy_getphyconf+0x7c>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_100H:
         phyconf->speed = PHY_SPEED_100;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2201      	movs	r2, #1
 8004438:	709a      	strb	r2, [r3, #2]
         break;
 800443a:	e003      	b.n	8004444 <wizphy_getphyconf+0x84>
      default:
         phyconf->speed = PHY_SPEED_10;
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	709a      	strb	r2, [r3, #2]
         break;
 8004442:	bf00      	nop
   }
   switch(tmp & PHYCFGR_OPMDC_ALLA)
 8004444:	7bfb      	ldrb	r3, [r7, #15]
 8004446:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800444a:	3b08      	subs	r3, #8
 800444c:	2b18      	cmp	r3, #24
 800444e:	bf8c      	ite	hi
 8004450:	2201      	movhi	r2, #1
 8004452:	2200      	movls	r2, #0
 8004454:	b2d2      	uxtb	r2, r2
 8004456:	2a00      	cmp	r2, #0
 8004458:	d10f      	bne.n	800447a <wizphy_getphyconf+0xba>
 800445a:	4a0d      	ldr	r2, [pc, #52]	@ (8004490 <wizphy_getphyconf+0xd0>)
 800445c:	fa22 f303 	lsr.w	r3, r2, r3
 8004460:	f003 0301 	and.w	r3, r3, #1
 8004464:	2b00      	cmp	r3, #0
 8004466:	bf14      	ite	ne
 8004468:	2301      	movne	r3, #1
 800446a:	2300      	moveq	r3, #0
 800446c:	b2db      	uxtb	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	d003      	beq.n	800447a <wizphy_getphyconf+0xba>
   {
      case PHYCFGR_OPMDC_100FA:
      case PHYCFGR_OPMDC_100F:
      case PHYCFGR_OPMDC_10F:
         phyconf->duplex = PHY_DUPLEX_FULL;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2201      	movs	r2, #1
 8004476:	70da      	strb	r2, [r3, #3]
         break;
 8004478:	e003      	b.n	8004482 <wizphy_getphyconf+0xc2>
      default:
         phyconf->duplex = PHY_DUPLEX_HALF;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	70da      	strb	r2, [r3, #3]
         break;
 8004480:	bf00      	nop
   }
}
 8004482:	bf00      	nop
 8004484:	3710      	adds	r7, #16
 8004486:	46bd      	mov	sp, r7
 8004488:	bd80      	pop	{r7, pc}
 800448a:	bf00      	nop
 800448c:	00010101 	.word	0x00010101
 8004490:	01010001 	.word	0x01010001

08004494 <wizphy_setphypmode>:
   phyconf->duplex = (tmp & PHYCFGR_DPX_FULL) ? PHY_DUPLEX_FULL : PHY_DUPLEX_HALF;
   phyconf->speed  = (tmp & PHYCFGR_SPD_100) ? PHY_SPEED_100 : PHY_SPEED_10;
}

int8_t wizphy_setphypmode(uint8_t pmode)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	4603      	mov	r3, r0
 800449c:	71fb      	strb	r3, [r7, #7]
   uint8_t tmp = 0;
 800449e:	2300      	movs	r3, #0
 80044a0:	73fb      	strb	r3, [r7, #15]
   tmp = getPHYCFGR();
 80044a2:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80044a6:	f7ff f8df 	bl	8003668 <WIZCHIP_READ>
 80044aa:	4603      	mov	r3, r0
 80044ac:	73fb      	strb	r3, [r7, #15]
   if((tmp & PHYCFGR_OPMD)== 0) return -1;
 80044ae:	7bfb      	ldrb	r3, [r7, #15]
 80044b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d102      	bne.n	80044be <wizphy_setphypmode+0x2a>
 80044b8:	f04f 33ff 	mov.w	r3, #4294967295
 80044bc:	e030      	b.n	8004520 <wizphy_setphypmode+0x8c>
   tmp &= ~PHYCFGR_OPMDC_ALLA;         
 80044be:	7bfb      	ldrb	r3, [r7, #15]
 80044c0:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 80044c4:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80044c6:	79fb      	ldrb	r3, [r7, #7]
 80044c8:	2b01      	cmp	r3, #1
 80044ca:	d104      	bne.n	80044d6 <wizphy_setphypmode+0x42>
      tmp |= PHYCFGR_OPMDC_PDOWN;
 80044cc:	7bfb      	ldrb	r3, [r7, #15]
 80044ce:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80044d2:	73fb      	strb	r3, [r7, #15]
 80044d4:	e003      	b.n	80044de <wizphy_setphypmode+0x4a>
   else
      tmp |= PHYCFGR_OPMDC_ALLA;
 80044d6:	7bfb      	ldrb	r3, [r7, #15]
 80044d8:	f043 0338 	orr.w	r3, r3, #56	@ 0x38
 80044dc:	73fb      	strb	r3, [r7, #15]
   setPHYCFGR(tmp);
 80044de:	7bfb      	ldrb	r3, [r7, #15]
 80044e0:	4619      	mov	r1, r3
 80044e2:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80044e6:	f7ff f90b 	bl	8003700 <WIZCHIP_WRITE>
   wizphy_reset();
 80044ea:	f7ff feff 	bl	80042ec <wizphy_reset>
   tmp = getPHYCFGR();
 80044ee:	f44f 5038 	mov.w	r0, #11776	@ 0x2e00
 80044f2:	f7ff f8b9 	bl	8003668 <WIZCHIP_READ>
 80044f6:	4603      	mov	r3, r0
 80044f8:	73fb      	strb	r3, [r7, #15]
   if( pmode == PHY_POWER_DOWN)
 80044fa:	79fb      	ldrb	r3, [r7, #7]
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d106      	bne.n	800450e <wizphy_setphypmode+0x7a>
   {
      if(tmp & PHYCFGR_OPMDC_PDOWN) return 0;
 8004500:	7bfb      	ldrb	r3, [r7, #15]
 8004502:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004506:	2b00      	cmp	r3, #0
 8004508:	d008      	beq.n	800451c <wizphy_setphypmode+0x88>
 800450a:	2300      	movs	r3, #0
 800450c:	e008      	b.n	8004520 <wizphy_setphypmode+0x8c>
   }
   else
   {
      if(tmp & PHYCFGR_OPMDC_ALLA) return 0;
 800450e:	7bfb      	ldrb	r3, [r7, #15]
 8004510:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004514:	2b00      	cmp	r3, #0
 8004516:	d001      	beq.n	800451c <wizphy_setphypmode+0x88>
 8004518:	2300      	movs	r3, #0
 800451a:	e001      	b.n	8004520 <wizphy_setphypmode+0x8c>
   }
   return -1;
 800451c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004520:	4618      	mov	r0, r3
 8004522:	3710      	adds	r7, #16
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}

08004528 <wizchip_setnetinfo>:
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2206      	movs	r2, #6
 8004534:	4619      	mov	r1, r3
 8004536:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 800453a:	f7ff f98f 	bl	800385c <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	330e      	adds	r3, #14
 8004542:	2204      	movs	r2, #4
 8004544:	4619      	mov	r1, r3
 8004546:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800454a:	f7ff f987 	bl	800385c <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	330a      	adds	r3, #10
 8004552:	2204      	movs	r2, #4
 8004554:	4619      	mov	r1, r3
 8004556:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 800455a:	f7ff f97f 	bl	800385c <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	3306      	adds	r3, #6
 8004562:	2204      	movs	r2, #4
 8004564:	4619      	mov	r1, r3
 8004566:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 800456a:	f7ff f977 	bl	800385c <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	7c9a      	ldrb	r2, [r3, #18]
 8004572:	4b0b      	ldr	r3, [pc, #44]	@ (80045a0 <wizchip_setnetinfo+0x78>)
 8004574:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	7cda      	ldrb	r2, [r3, #19]
 800457a:	4b09      	ldr	r3, [pc, #36]	@ (80045a0 <wizchip_setnetinfo+0x78>)
 800457c:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	7d1a      	ldrb	r2, [r3, #20]
 8004582:	4b07      	ldr	r3, [pc, #28]	@ (80045a0 <wizchip_setnetinfo+0x78>)
 8004584:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	7d5a      	ldrb	r2, [r3, #21]
 800458a:	4b05      	ldr	r3, [pc, #20]	@ (80045a0 <wizchip_setnetinfo+0x78>)
 800458c:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	7d9a      	ldrb	r2, [r3, #22]
 8004592:	4b04      	ldr	r3, [pc, #16]	@ (80045a4 <wizchip_setnetinfo+0x7c>)
 8004594:	701a      	strb	r2, [r3, #0]
}
 8004596:	bf00      	nop
 8004598:	3708      	adds	r7, #8
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	20000f0c 	.word	0x20000f0c
 80045a4:	20000f10 	.word	0x20000f10

080045a8 <wizchip_getnetinfo>:

void wizchip_getnetinfo(wiz_NetInfo* pnetinfo)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b082      	sub	sp, #8
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
   getSHAR(pnetinfo->mac);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2206      	movs	r2, #6
 80045b4:	4619      	mov	r1, r3
 80045b6:	f44f 6010 	mov.w	r0, #2304	@ 0x900
 80045ba:	f7ff f8ef 	bl	800379c <WIZCHIP_READ_BUF>
   getGAR(pnetinfo->gw);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	330e      	adds	r3, #14
 80045c2:	2204      	movs	r2, #4
 80045c4:	4619      	mov	r1, r3
 80045c6:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80045ca:	f7ff f8e7 	bl	800379c <WIZCHIP_READ_BUF>
   getSUBR(pnetinfo->sn);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	330a      	adds	r3, #10
 80045d2:	2204      	movs	r2, #4
 80045d4:	4619      	mov	r1, r3
 80045d6:	f44f 60a0 	mov.w	r0, #1280	@ 0x500
 80045da:	f7ff f8df 	bl	800379c <WIZCHIP_READ_BUF>
   getSIPR(pnetinfo->ip);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	3306      	adds	r3, #6
 80045e2:	2204      	movs	r2, #4
 80045e4:	4619      	mov	r1, r3
 80045e6:	f44f 6070 	mov.w	r0, #3840	@ 0xf00
 80045ea:	f7ff f8d7 	bl	800379c <WIZCHIP_READ_BUF>
   pnetinfo->dns[0]= _DNS_[0];
 80045ee:	4b0c      	ldr	r3, [pc, #48]	@ (8004620 <wizchip_getnetinfo+0x78>)
 80045f0:	781a      	ldrb	r2, [r3, #0]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	749a      	strb	r2, [r3, #18]
   pnetinfo->dns[1]= _DNS_[1];
 80045f6:	4b0a      	ldr	r3, [pc, #40]	@ (8004620 <wizchip_getnetinfo+0x78>)
 80045f8:	785a      	ldrb	r2, [r3, #1]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	74da      	strb	r2, [r3, #19]
   pnetinfo->dns[2]= _DNS_[2];
 80045fe:	4b08      	ldr	r3, [pc, #32]	@ (8004620 <wizchip_getnetinfo+0x78>)
 8004600:	789a      	ldrb	r2, [r3, #2]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	751a      	strb	r2, [r3, #20]
   pnetinfo->dns[3]= _DNS_[3];
 8004606:	4b06      	ldr	r3, [pc, #24]	@ (8004620 <wizchip_getnetinfo+0x78>)
 8004608:	78da      	ldrb	r2, [r3, #3]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	755a      	strb	r2, [r3, #21]
   pnetinfo->dhcp  = _DHCP_;
 800460e:	4b05      	ldr	r3, [pc, #20]	@ (8004624 <wizchip_getnetinfo+0x7c>)
 8004610:	781a      	ldrb	r2, [r3, #0]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	759a      	strb	r2, [r3, #22]
}
 8004616:	bf00      	nop
 8004618:	3708      	adds	r7, #8
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	20000f0c 	.word	0x20000f0c
 8004624:	20000f10 	.word	0x20000f10

08004628 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004628:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004660 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800462c:	f7fe fc5c 	bl	8002ee8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004630:	480c      	ldr	r0, [pc, #48]	@ (8004664 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004632:	490d      	ldr	r1, [pc, #52]	@ (8004668 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004634:	4a0d      	ldr	r2, [pc, #52]	@ (800466c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004636:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004638:	e002      	b.n	8004640 <LoopCopyDataInit>

0800463a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800463a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800463c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800463e:	3304      	adds	r3, #4

08004640 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004640:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004642:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004644:	d3f9      	bcc.n	800463a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004646:	4a0a      	ldr	r2, [pc, #40]	@ (8004670 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004648:	4c0a      	ldr	r4, [pc, #40]	@ (8004674 <LoopFillZerobss+0x22>)
  movs r3, #0
 800464a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800464c:	e001      	b.n	8004652 <LoopFillZerobss>

0800464e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800464e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004650:	3204      	adds	r2, #4

08004652 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004652:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004654:	d3fb      	bcc.n	800464e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004656:	f002 fd9b 	bl	8007190 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800465a:	f7fd f845 	bl	80016e8 <main>
  bx  lr    
 800465e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004660:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8004664:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004668:	20000058 	.word	0x20000058
  ldr r2, =_sidata
 800466c:	0800723c 	.word	0x0800723c
  ldr r2, =_sbss
 8004670:	20000058 	.word	0x20000058
  ldr r4, =_ebss
 8004674:	20000f18 	.word	0x20000f18

08004678 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004678:	e7fe      	b.n	8004678 <ADC_IRQHandler>
	...

0800467c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004680:	4b0e      	ldr	r3, [pc, #56]	@ (80046bc <HAL_Init+0x40>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a0d      	ldr	r2, [pc, #52]	@ (80046bc <HAL_Init+0x40>)
 8004686:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800468a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800468c:	4b0b      	ldr	r3, [pc, #44]	@ (80046bc <HAL_Init+0x40>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a0a      	ldr	r2, [pc, #40]	@ (80046bc <HAL_Init+0x40>)
 8004692:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004696:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004698:	4b08      	ldr	r3, [pc, #32]	@ (80046bc <HAL_Init+0x40>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a07      	ldr	r2, [pc, #28]	@ (80046bc <HAL_Init+0x40>)
 800469e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80046a4:	2003      	movs	r0, #3
 80046a6:	f000 f94f 	bl	8004948 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80046aa:	200f      	movs	r0, #15
 80046ac:	f000 f808 	bl	80046c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80046b0:	f7fe fb9a 	bl	8002de8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	bd80      	pop	{r7, pc}
 80046ba:	bf00      	nop
 80046bc:	40023c00 	.word	0x40023c00

080046c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046c0:	b580      	push	{r7, lr}
 80046c2:	b082      	sub	sp, #8
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80046c8:	4b12      	ldr	r3, [pc, #72]	@ (8004714 <HAL_InitTick+0x54>)
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	4b12      	ldr	r3, [pc, #72]	@ (8004718 <HAL_InitTick+0x58>)
 80046ce:	781b      	ldrb	r3, [r3, #0]
 80046d0:	4619      	mov	r1, r3
 80046d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80046d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80046da:	fbb2 f3f3 	udiv	r3, r2, r3
 80046de:	4618      	mov	r0, r3
 80046e0:	f000 f967 	bl	80049b2 <HAL_SYSTICK_Config>
 80046e4:	4603      	mov	r3, r0
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d001      	beq.n	80046ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e00e      	b.n	800470c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2b0f      	cmp	r3, #15
 80046f2:	d80a      	bhi.n	800470a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80046f4:	2200      	movs	r2, #0
 80046f6:	6879      	ldr	r1, [r7, #4]
 80046f8:	f04f 30ff 	mov.w	r0, #4294967295
 80046fc:	f000 f92f 	bl	800495e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004700:	4a06      	ldr	r2, [pc, #24]	@ (800471c <HAL_InitTick+0x5c>)
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004706:	2300      	movs	r3, #0
 8004708:	e000      	b.n	800470c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
}
 800470c:	4618      	mov	r0, r3
 800470e:	3708      	adds	r7, #8
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	20000020 	.word	0x20000020
 8004718:	20000054 	.word	0x20000054
 800471c:	20000050 	.word	0x20000050

08004720 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004720:	b480      	push	{r7}
 8004722:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004724:	4b06      	ldr	r3, [pc, #24]	@ (8004740 <HAL_IncTick+0x20>)
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	461a      	mov	r2, r3
 800472a:	4b06      	ldr	r3, [pc, #24]	@ (8004744 <HAL_IncTick+0x24>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	4413      	add	r3, r2
 8004730:	4a04      	ldr	r2, [pc, #16]	@ (8004744 <HAL_IncTick+0x24>)
 8004732:	6013      	str	r3, [r2, #0]
}
 8004734:	bf00      	nop
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	20000054 	.word	0x20000054
 8004744:	20000f14 	.word	0x20000f14

08004748 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004748:	b480      	push	{r7}
 800474a:	af00      	add	r7, sp, #0
  return uwTick;
 800474c:	4b03      	ldr	r3, [pc, #12]	@ (800475c <HAL_GetTick+0x14>)
 800474e:	681b      	ldr	r3, [r3, #0]
}
 8004750:	4618      	mov	r0, r3
 8004752:	46bd      	mov	sp, r7
 8004754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	20000f14 	.word	0x20000f14

08004760 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004760:	b580      	push	{r7, lr}
 8004762:	b084      	sub	sp, #16
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004768:	f7ff ffee 	bl	8004748 <HAL_GetTick>
 800476c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004778:	d005      	beq.n	8004786 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800477a:	4b0a      	ldr	r3, [pc, #40]	@ (80047a4 <HAL_Delay+0x44>)
 800477c:	781b      	ldrb	r3, [r3, #0]
 800477e:	461a      	mov	r2, r3
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	4413      	add	r3, r2
 8004784:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004786:	bf00      	nop
 8004788:	f7ff ffde 	bl	8004748 <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	68fa      	ldr	r2, [r7, #12]
 8004794:	429a      	cmp	r2, r3
 8004796:	d8f7      	bhi.n	8004788 <HAL_Delay+0x28>
  {
  }
}
 8004798:	bf00      	nop
 800479a:	bf00      	nop
 800479c:	3710      	adds	r7, #16
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	20000054 	.word	0x20000054

080047a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b085      	sub	sp, #20
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f003 0307 	and.w	r3, r3, #7
 80047b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80047b8:	4b0c      	ldr	r3, [pc, #48]	@ (80047ec <__NVIC_SetPriorityGrouping+0x44>)
 80047ba:	68db      	ldr	r3, [r3, #12]
 80047bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80047be:	68ba      	ldr	r2, [r7, #8]
 80047c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80047c4:	4013      	ands	r3, r2
 80047c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80047d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80047d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80047da:	4a04      	ldr	r2, [pc, #16]	@ (80047ec <__NVIC_SetPriorityGrouping+0x44>)
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	60d3      	str	r3, [r2, #12]
}
 80047e0:	bf00      	nop
 80047e2:	3714      	adds	r7, #20
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr
 80047ec:	e000ed00 	.word	0xe000ed00

080047f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80047f0:	b480      	push	{r7}
 80047f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80047f4:	4b04      	ldr	r3, [pc, #16]	@ (8004808 <__NVIC_GetPriorityGrouping+0x18>)
 80047f6:	68db      	ldr	r3, [r3, #12]
 80047f8:	0a1b      	lsrs	r3, r3, #8
 80047fa:	f003 0307 	and.w	r3, r3, #7
}
 80047fe:	4618      	mov	r0, r3
 8004800:	46bd      	mov	sp, r7
 8004802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004806:	4770      	bx	lr
 8004808:	e000ed00 	.word	0xe000ed00

0800480c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800480c:	b480      	push	{r7}
 800480e:	b083      	sub	sp, #12
 8004810:	af00      	add	r7, sp, #0
 8004812:	4603      	mov	r3, r0
 8004814:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800481a:	2b00      	cmp	r3, #0
 800481c:	db0b      	blt.n	8004836 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800481e:	79fb      	ldrb	r3, [r7, #7]
 8004820:	f003 021f 	and.w	r2, r3, #31
 8004824:	4907      	ldr	r1, [pc, #28]	@ (8004844 <__NVIC_EnableIRQ+0x38>)
 8004826:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800482a:	095b      	lsrs	r3, r3, #5
 800482c:	2001      	movs	r0, #1
 800482e:	fa00 f202 	lsl.w	r2, r0, r2
 8004832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004836:	bf00      	nop
 8004838:	370c      	adds	r7, #12
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	e000e100 	.word	0xe000e100

08004848 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004848:	b480      	push	{r7}
 800484a:	b083      	sub	sp, #12
 800484c:	af00      	add	r7, sp, #0
 800484e:	4603      	mov	r3, r0
 8004850:	6039      	str	r1, [r7, #0]
 8004852:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004854:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004858:	2b00      	cmp	r3, #0
 800485a:	db0a      	blt.n	8004872 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	b2da      	uxtb	r2, r3
 8004860:	490c      	ldr	r1, [pc, #48]	@ (8004894 <__NVIC_SetPriority+0x4c>)
 8004862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004866:	0112      	lsls	r2, r2, #4
 8004868:	b2d2      	uxtb	r2, r2
 800486a:	440b      	add	r3, r1
 800486c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004870:	e00a      	b.n	8004888 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	b2da      	uxtb	r2, r3
 8004876:	4908      	ldr	r1, [pc, #32]	@ (8004898 <__NVIC_SetPriority+0x50>)
 8004878:	79fb      	ldrb	r3, [r7, #7]
 800487a:	f003 030f 	and.w	r3, r3, #15
 800487e:	3b04      	subs	r3, #4
 8004880:	0112      	lsls	r2, r2, #4
 8004882:	b2d2      	uxtb	r2, r2
 8004884:	440b      	add	r3, r1
 8004886:	761a      	strb	r2, [r3, #24]
}
 8004888:	bf00      	nop
 800488a:	370c      	adds	r7, #12
 800488c:	46bd      	mov	sp, r7
 800488e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004892:	4770      	bx	lr
 8004894:	e000e100 	.word	0xe000e100
 8004898:	e000ed00 	.word	0xe000ed00

0800489c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800489c:	b480      	push	{r7}
 800489e:	b089      	sub	sp, #36	@ 0x24
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f003 0307 	and.w	r3, r3, #7
 80048ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80048b0:	69fb      	ldr	r3, [r7, #28]
 80048b2:	f1c3 0307 	rsb	r3, r3, #7
 80048b6:	2b04      	cmp	r3, #4
 80048b8:	bf28      	it	cs
 80048ba:	2304      	movcs	r3, #4
 80048bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	3304      	adds	r3, #4
 80048c2:	2b06      	cmp	r3, #6
 80048c4:	d902      	bls.n	80048cc <NVIC_EncodePriority+0x30>
 80048c6:	69fb      	ldr	r3, [r7, #28]
 80048c8:	3b03      	subs	r3, #3
 80048ca:	e000      	b.n	80048ce <NVIC_EncodePriority+0x32>
 80048cc:	2300      	movs	r3, #0
 80048ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048d0:	f04f 32ff 	mov.w	r2, #4294967295
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	fa02 f303 	lsl.w	r3, r2, r3
 80048da:	43da      	mvns	r2, r3
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	401a      	ands	r2, r3
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80048e4:	f04f 31ff 	mov.w	r1, #4294967295
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	fa01 f303 	lsl.w	r3, r1, r3
 80048ee:	43d9      	mvns	r1, r3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80048f4:	4313      	orrs	r3, r2
         );
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3724      	adds	r7, #36	@ 0x24
 80048fa:	46bd      	mov	sp, r7
 80048fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004900:	4770      	bx	lr
	...

08004904 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b082      	sub	sp, #8
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	3b01      	subs	r3, #1
 8004910:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004914:	d301      	bcc.n	800491a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004916:	2301      	movs	r3, #1
 8004918:	e00f      	b.n	800493a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800491a:	4a0a      	ldr	r2, [pc, #40]	@ (8004944 <SysTick_Config+0x40>)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	3b01      	subs	r3, #1
 8004920:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004922:	210f      	movs	r1, #15
 8004924:	f04f 30ff 	mov.w	r0, #4294967295
 8004928:	f7ff ff8e 	bl	8004848 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800492c:	4b05      	ldr	r3, [pc, #20]	@ (8004944 <SysTick_Config+0x40>)
 800492e:	2200      	movs	r2, #0
 8004930:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004932:	4b04      	ldr	r3, [pc, #16]	@ (8004944 <SysTick_Config+0x40>)
 8004934:	2207      	movs	r2, #7
 8004936:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004938:	2300      	movs	r3, #0
}
 800493a:	4618      	mov	r0, r3
 800493c:	3708      	adds	r7, #8
 800493e:	46bd      	mov	sp, r7
 8004940:	bd80      	pop	{r7, pc}
 8004942:	bf00      	nop
 8004944:	e000e010 	.word	0xe000e010

08004948 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b082      	sub	sp, #8
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004950:	6878      	ldr	r0, [r7, #4]
 8004952:	f7ff ff29 	bl	80047a8 <__NVIC_SetPriorityGrouping>
}
 8004956:	bf00      	nop
 8004958:	3708      	adds	r7, #8
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}

0800495e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800495e:	b580      	push	{r7, lr}
 8004960:	b086      	sub	sp, #24
 8004962:	af00      	add	r7, sp, #0
 8004964:	4603      	mov	r3, r0
 8004966:	60b9      	str	r1, [r7, #8]
 8004968:	607a      	str	r2, [r7, #4]
 800496a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800496c:	2300      	movs	r3, #0
 800496e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004970:	f7ff ff3e 	bl	80047f0 <__NVIC_GetPriorityGrouping>
 8004974:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	68b9      	ldr	r1, [r7, #8]
 800497a:	6978      	ldr	r0, [r7, #20]
 800497c:	f7ff ff8e 	bl	800489c <NVIC_EncodePriority>
 8004980:	4602      	mov	r2, r0
 8004982:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004986:	4611      	mov	r1, r2
 8004988:	4618      	mov	r0, r3
 800498a:	f7ff ff5d 	bl	8004848 <__NVIC_SetPriority>
}
 800498e:	bf00      	nop
 8004990:	3718      	adds	r7, #24
 8004992:	46bd      	mov	sp, r7
 8004994:	bd80      	pop	{r7, pc}

08004996 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004996:	b580      	push	{r7, lr}
 8004998:	b082      	sub	sp, #8
 800499a:	af00      	add	r7, sp, #0
 800499c:	4603      	mov	r3, r0
 800499e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80049a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80049a4:	4618      	mov	r0, r3
 80049a6:	f7ff ff31 	bl	800480c <__NVIC_EnableIRQ>
}
 80049aa:	bf00      	nop
 80049ac:	3708      	adds	r7, #8
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}

080049b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80049b2:	b580      	push	{r7, lr}
 80049b4:	b082      	sub	sp, #8
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80049ba:	6878      	ldr	r0, [r7, #4]
 80049bc:	f7ff ffa2 	bl	8004904 <SysTick_Config>
 80049c0:	4603      	mov	r3, r0
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3708      	adds	r7, #8
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bd80      	pop	{r7, pc}
	...

080049cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049cc:	b480      	push	{r7}
 80049ce:	b089      	sub	sp, #36	@ 0x24
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80049d6:	2300      	movs	r3, #0
 80049d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80049da:	2300      	movs	r3, #0
 80049dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80049de:	2300      	movs	r3, #0
 80049e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80049e2:	2300      	movs	r3, #0
 80049e4:	61fb      	str	r3, [r7, #28]
 80049e6:	e159      	b.n	8004c9c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80049e8:	2201      	movs	r2, #1
 80049ea:	69fb      	ldr	r3, [r7, #28]
 80049ec:	fa02 f303 	lsl.w	r3, r2, r3
 80049f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	697a      	ldr	r2, [r7, #20]
 80049f8:	4013      	ands	r3, r2
 80049fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80049fc:	693a      	ldr	r2, [r7, #16]
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	f040 8148 	bne.w	8004c96 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	f003 0303 	and.w	r3, r3, #3
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d005      	beq.n	8004a1e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004a1a:	2b02      	cmp	r3, #2
 8004a1c:	d130      	bne.n	8004a80 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	689b      	ldr	r3, [r3, #8]
 8004a22:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004a24:	69fb      	ldr	r3, [r7, #28]
 8004a26:	005b      	lsls	r3, r3, #1
 8004a28:	2203      	movs	r2, #3
 8004a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2e:	43db      	mvns	r3, r3
 8004a30:	69ba      	ldr	r2, [r7, #24]
 8004a32:	4013      	ands	r3, r2
 8004a34:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	68da      	ldr	r2, [r3, #12]
 8004a3a:	69fb      	ldr	r3, [r7, #28]
 8004a3c:	005b      	lsls	r3, r3, #1
 8004a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a42:	69ba      	ldr	r2, [r7, #24]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	69ba      	ldr	r2, [r7, #24]
 8004a4c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a54:	2201      	movs	r2, #1
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5c:	43db      	mvns	r3, r3
 8004a5e:	69ba      	ldr	r2, [r7, #24]
 8004a60:	4013      	ands	r3, r2
 8004a62:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	091b      	lsrs	r3, r3, #4
 8004a6a:	f003 0201 	and.w	r2, r3, #1
 8004a6e:	69fb      	ldr	r3, [r7, #28]
 8004a70:	fa02 f303 	lsl.w	r3, r2, r3
 8004a74:	69ba      	ldr	r2, [r7, #24]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	69ba      	ldr	r2, [r7, #24]
 8004a7e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	f003 0303 	and.w	r3, r3, #3
 8004a88:	2b03      	cmp	r3, #3
 8004a8a:	d017      	beq.n	8004abc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	68db      	ldr	r3, [r3, #12]
 8004a90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004a92:	69fb      	ldr	r3, [r7, #28]
 8004a94:	005b      	lsls	r3, r3, #1
 8004a96:	2203      	movs	r2, #3
 8004a98:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9c:	43db      	mvns	r3, r3
 8004a9e:	69ba      	ldr	r2, [r7, #24]
 8004aa0:	4013      	ands	r3, r2
 8004aa2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004aa4:	683b      	ldr	r3, [r7, #0]
 8004aa6:	689a      	ldr	r2, [r3, #8]
 8004aa8:	69fb      	ldr	r3, [r7, #28]
 8004aaa:	005b      	lsls	r3, r3, #1
 8004aac:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab0:	69ba      	ldr	r2, [r7, #24]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	69ba      	ldr	r2, [r7, #24]
 8004aba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f003 0303 	and.w	r3, r3, #3
 8004ac4:	2b02      	cmp	r3, #2
 8004ac6:	d123      	bne.n	8004b10 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004ac8:	69fb      	ldr	r3, [r7, #28]
 8004aca:	08da      	lsrs	r2, r3, #3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	3208      	adds	r2, #8
 8004ad0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ad4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ad6:	69fb      	ldr	r3, [r7, #28]
 8004ad8:	f003 0307 	and.w	r3, r3, #7
 8004adc:	009b      	lsls	r3, r3, #2
 8004ade:	220f      	movs	r2, #15
 8004ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae4:	43db      	mvns	r3, r3
 8004ae6:	69ba      	ldr	r2, [r7, #24]
 8004ae8:	4013      	ands	r3, r2
 8004aea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	691a      	ldr	r2, [r3, #16]
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	f003 0307 	and.w	r3, r3, #7
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	fa02 f303 	lsl.w	r3, r2, r3
 8004afc:	69ba      	ldr	r2, [r7, #24]
 8004afe:	4313      	orrs	r3, r2
 8004b00:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004b02:	69fb      	ldr	r3, [r7, #28]
 8004b04:	08da      	lsrs	r2, r3, #3
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	3208      	adds	r2, #8
 8004b0a:	69b9      	ldr	r1, [r7, #24]
 8004b0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004b16:	69fb      	ldr	r3, [r7, #28]
 8004b18:	005b      	lsls	r3, r3, #1
 8004b1a:	2203      	movs	r2, #3
 8004b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b20:	43db      	mvns	r3, r3
 8004b22:	69ba      	ldr	r2, [r7, #24]
 8004b24:	4013      	ands	r3, r2
 8004b26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	f003 0203 	and.w	r2, r3, #3
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	005b      	lsls	r3, r3, #1
 8004b34:	fa02 f303 	lsl.w	r3, r2, r3
 8004b38:	69ba      	ldr	r2, [r7, #24]
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	69ba      	ldr	r2, [r7, #24]
 8004b42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	f000 80a2 	beq.w	8004c96 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b52:	2300      	movs	r3, #0
 8004b54:	60fb      	str	r3, [r7, #12]
 8004b56:	4b57      	ldr	r3, [pc, #348]	@ (8004cb4 <HAL_GPIO_Init+0x2e8>)
 8004b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b5a:	4a56      	ldr	r2, [pc, #344]	@ (8004cb4 <HAL_GPIO_Init+0x2e8>)
 8004b5c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b60:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b62:	4b54      	ldr	r3, [pc, #336]	@ (8004cb4 <HAL_GPIO_Init+0x2e8>)
 8004b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b6a:	60fb      	str	r3, [r7, #12]
 8004b6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b6e:	4a52      	ldr	r2, [pc, #328]	@ (8004cb8 <HAL_GPIO_Init+0x2ec>)
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	089b      	lsrs	r3, r3, #2
 8004b74:	3302      	adds	r3, #2
 8004b76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004b7c:	69fb      	ldr	r3, [r7, #28]
 8004b7e:	f003 0303 	and.w	r3, r3, #3
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	220f      	movs	r2, #15
 8004b86:	fa02 f303 	lsl.w	r3, r2, r3
 8004b8a:	43db      	mvns	r3, r3
 8004b8c:	69ba      	ldr	r2, [r7, #24]
 8004b8e:	4013      	ands	r3, r2
 8004b90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a49      	ldr	r2, [pc, #292]	@ (8004cbc <HAL_GPIO_Init+0x2f0>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d019      	beq.n	8004bce <HAL_GPIO_Init+0x202>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a48      	ldr	r2, [pc, #288]	@ (8004cc0 <HAL_GPIO_Init+0x2f4>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d013      	beq.n	8004bca <HAL_GPIO_Init+0x1fe>
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	4a47      	ldr	r2, [pc, #284]	@ (8004cc4 <HAL_GPIO_Init+0x2f8>)
 8004ba6:	4293      	cmp	r3, r2
 8004ba8:	d00d      	beq.n	8004bc6 <HAL_GPIO_Init+0x1fa>
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a46      	ldr	r2, [pc, #280]	@ (8004cc8 <HAL_GPIO_Init+0x2fc>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d007      	beq.n	8004bc2 <HAL_GPIO_Init+0x1f6>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	4a45      	ldr	r2, [pc, #276]	@ (8004ccc <HAL_GPIO_Init+0x300>)
 8004bb6:	4293      	cmp	r3, r2
 8004bb8:	d101      	bne.n	8004bbe <HAL_GPIO_Init+0x1f2>
 8004bba:	2304      	movs	r3, #4
 8004bbc:	e008      	b.n	8004bd0 <HAL_GPIO_Init+0x204>
 8004bbe:	2307      	movs	r3, #7
 8004bc0:	e006      	b.n	8004bd0 <HAL_GPIO_Init+0x204>
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e004      	b.n	8004bd0 <HAL_GPIO_Init+0x204>
 8004bc6:	2302      	movs	r3, #2
 8004bc8:	e002      	b.n	8004bd0 <HAL_GPIO_Init+0x204>
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e000      	b.n	8004bd0 <HAL_GPIO_Init+0x204>
 8004bce:	2300      	movs	r3, #0
 8004bd0:	69fa      	ldr	r2, [r7, #28]
 8004bd2:	f002 0203 	and.w	r2, r2, #3
 8004bd6:	0092      	lsls	r2, r2, #2
 8004bd8:	4093      	lsls	r3, r2
 8004bda:	69ba      	ldr	r2, [r7, #24]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004be0:	4935      	ldr	r1, [pc, #212]	@ (8004cb8 <HAL_GPIO_Init+0x2ec>)
 8004be2:	69fb      	ldr	r3, [r7, #28]
 8004be4:	089b      	lsrs	r3, r3, #2
 8004be6:	3302      	adds	r3, #2
 8004be8:	69ba      	ldr	r2, [r7, #24]
 8004bea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004bee:	4b38      	ldr	r3, [pc, #224]	@ (8004cd0 <HAL_GPIO_Init+0x304>)
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004bf4:	693b      	ldr	r3, [r7, #16]
 8004bf6:	43db      	mvns	r3, r3
 8004bf8:	69ba      	ldr	r2, [r7, #24]
 8004bfa:	4013      	ands	r3, r2
 8004bfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d003      	beq.n	8004c12 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004c0a:	69ba      	ldr	r2, [r7, #24]
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004c12:	4a2f      	ldr	r2, [pc, #188]	@ (8004cd0 <HAL_GPIO_Init+0x304>)
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004c18:	4b2d      	ldr	r3, [pc, #180]	@ (8004cd0 <HAL_GPIO_Init+0x304>)
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	43db      	mvns	r3, r3
 8004c22:	69ba      	ldr	r2, [r7, #24]
 8004c24:	4013      	ands	r3, r2
 8004c26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d003      	beq.n	8004c3c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004c34:	69ba      	ldr	r2, [r7, #24]
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c3c:	4a24      	ldr	r2, [pc, #144]	@ (8004cd0 <HAL_GPIO_Init+0x304>)
 8004c3e:	69bb      	ldr	r3, [r7, #24]
 8004c40:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004c42:	4b23      	ldr	r3, [pc, #140]	@ (8004cd0 <HAL_GPIO_Init+0x304>)
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	43db      	mvns	r3, r3
 8004c4c:	69ba      	ldr	r2, [r7, #24]
 8004c4e:	4013      	ands	r3, r2
 8004c50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d003      	beq.n	8004c66 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004c5e:	69ba      	ldr	r2, [r7, #24]
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004c66:	4a1a      	ldr	r2, [pc, #104]	@ (8004cd0 <HAL_GPIO_Init+0x304>)
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004c6c:	4b18      	ldr	r3, [pc, #96]	@ (8004cd0 <HAL_GPIO_Init+0x304>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	43db      	mvns	r3, r3
 8004c76:	69ba      	ldr	r2, [r7, #24]
 8004c78:	4013      	ands	r3, r2
 8004c7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d003      	beq.n	8004c90 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004c88:	69ba      	ldr	r2, [r7, #24]
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004c90:	4a0f      	ldr	r2, [pc, #60]	@ (8004cd0 <HAL_GPIO_Init+0x304>)
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c96:	69fb      	ldr	r3, [r7, #28]
 8004c98:	3301      	adds	r3, #1
 8004c9a:	61fb      	str	r3, [r7, #28]
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	2b0f      	cmp	r3, #15
 8004ca0:	f67f aea2 	bls.w	80049e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004ca4:	bf00      	nop
 8004ca6:	bf00      	nop
 8004ca8:	3724      	adds	r7, #36	@ 0x24
 8004caa:	46bd      	mov	sp, r7
 8004cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb0:	4770      	bx	lr
 8004cb2:	bf00      	nop
 8004cb4:	40023800 	.word	0x40023800
 8004cb8:	40013800 	.word	0x40013800
 8004cbc:	40020000 	.word	0x40020000
 8004cc0:	40020400 	.word	0x40020400
 8004cc4:	40020800 	.word	0x40020800
 8004cc8:	40020c00 	.word	0x40020c00
 8004ccc:	40021000 	.word	0x40021000
 8004cd0:	40013c00 	.word	0x40013c00

08004cd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	460b      	mov	r3, r1
 8004cde:	807b      	strh	r3, [r7, #2]
 8004ce0:	4613      	mov	r3, r2
 8004ce2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ce4:	787b      	ldrb	r3, [r7, #1]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d003      	beq.n	8004cf2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004cea:	887a      	ldrh	r2, [r7, #2]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004cf0:	e003      	b.n	8004cfa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004cf2:	887b      	ldrh	r3, [r7, #2]
 8004cf4:	041a      	lsls	r2, r3, #16
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	619a      	str	r2, [r3, #24]
}
 8004cfa:	bf00      	nop
 8004cfc:	370c      	adds	r7, #12
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
	...

08004d08 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d101      	bne.n	8004d1a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e267      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f003 0301 	and.w	r3, r3, #1
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d075      	beq.n	8004e12 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004d26:	4b88      	ldr	r3, [pc, #544]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d28:	689b      	ldr	r3, [r3, #8]
 8004d2a:	f003 030c 	and.w	r3, r3, #12
 8004d2e:	2b04      	cmp	r3, #4
 8004d30:	d00c      	beq.n	8004d4c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d32:	4b85      	ldr	r3, [pc, #532]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d34:	689b      	ldr	r3, [r3, #8]
 8004d36:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004d3a:	2b08      	cmp	r3, #8
 8004d3c:	d112      	bne.n	8004d64 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004d3e:	4b82      	ldr	r3, [pc, #520]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d40:	685b      	ldr	r3, [r3, #4]
 8004d42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d46:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d4a:	d10b      	bne.n	8004d64 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d4c:	4b7e      	ldr	r3, [pc, #504]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d05b      	beq.n	8004e10 <HAL_RCC_OscConfig+0x108>
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d157      	bne.n	8004e10 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e242      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d6c:	d106      	bne.n	8004d7c <HAL_RCC_OscConfig+0x74>
 8004d6e:	4b76      	ldr	r3, [pc, #472]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a75      	ldr	r2, [pc, #468]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d78:	6013      	str	r3, [r2, #0]
 8004d7a:	e01d      	b.n	8004db8 <HAL_RCC_OscConfig+0xb0>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	685b      	ldr	r3, [r3, #4]
 8004d80:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004d84:	d10c      	bne.n	8004da0 <HAL_RCC_OscConfig+0x98>
 8004d86:	4b70      	ldr	r3, [pc, #448]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4a6f      	ldr	r2, [pc, #444]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d8c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d90:	6013      	str	r3, [r2, #0]
 8004d92:	4b6d      	ldr	r3, [pc, #436]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a6c      	ldr	r2, [pc, #432]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004d98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d9c:	6013      	str	r3, [r2, #0]
 8004d9e:	e00b      	b.n	8004db8 <HAL_RCC_OscConfig+0xb0>
 8004da0:	4b69      	ldr	r3, [pc, #420]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a68      	ldr	r2, [pc, #416]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004da6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004daa:	6013      	str	r3, [r2, #0]
 8004dac:	4b66      	ldr	r3, [pc, #408]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a65      	ldr	r2, [pc, #404]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004db2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004db6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d013      	beq.n	8004de8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dc0:	f7ff fcc2 	bl	8004748 <HAL_GetTick>
 8004dc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dc6:	e008      	b.n	8004dda <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004dc8:	f7ff fcbe 	bl	8004748 <HAL_GetTick>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	2b64      	cmp	r3, #100	@ 0x64
 8004dd4:	d901      	bls.n	8004dda <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e207      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dda:	4b5b      	ldr	r3, [pc, #364]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d0f0      	beq.n	8004dc8 <HAL_RCC_OscConfig+0xc0>
 8004de6:	e014      	b.n	8004e12 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de8:	f7ff fcae 	bl	8004748 <HAL_GetTick>
 8004dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004dee:	e008      	b.n	8004e02 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004df0:	f7ff fcaa 	bl	8004748 <HAL_GetTick>
 8004df4:	4602      	mov	r2, r0
 8004df6:	693b      	ldr	r3, [r7, #16]
 8004df8:	1ad3      	subs	r3, r2, r3
 8004dfa:	2b64      	cmp	r3, #100	@ 0x64
 8004dfc:	d901      	bls.n	8004e02 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e1f3      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004e02:	4b51      	ldr	r3, [pc, #324]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d1f0      	bne.n	8004df0 <HAL_RCC_OscConfig+0xe8>
 8004e0e:	e000      	b.n	8004e12 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0302 	and.w	r3, r3, #2
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d063      	beq.n	8004ee6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004e1e:	4b4a      	ldr	r3, [pc, #296]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e20:	689b      	ldr	r3, [r3, #8]
 8004e22:	f003 030c 	and.w	r3, r3, #12
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d00b      	beq.n	8004e42 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e2a:	4b47      	ldr	r3, [pc, #284]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e2c:	689b      	ldr	r3, [r3, #8]
 8004e2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004e32:	2b08      	cmp	r3, #8
 8004e34:	d11c      	bne.n	8004e70 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004e36:	4b44      	ldr	r3, [pc, #272]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d116      	bne.n	8004e70 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e42:	4b41      	ldr	r3, [pc, #260]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f003 0302 	and.w	r3, r3, #2
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d005      	beq.n	8004e5a <HAL_RCC_OscConfig+0x152>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	68db      	ldr	r3, [r3, #12]
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d001      	beq.n	8004e5a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004e56:	2301      	movs	r3, #1
 8004e58:	e1c7      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e5a:	4b3b      	ldr	r3, [pc, #236]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	691b      	ldr	r3, [r3, #16]
 8004e66:	00db      	lsls	r3, r3, #3
 8004e68:	4937      	ldr	r1, [pc, #220]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e6a:	4313      	orrs	r3, r2
 8004e6c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004e6e:	e03a      	b.n	8004ee6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d020      	beq.n	8004eba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004e78:	4b34      	ldr	r3, [pc, #208]	@ (8004f4c <HAL_RCC_OscConfig+0x244>)
 8004e7a:	2201      	movs	r2, #1
 8004e7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e7e:	f7ff fc63 	bl	8004748 <HAL_GetTick>
 8004e82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e84:	e008      	b.n	8004e98 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004e86:	f7ff fc5f 	bl	8004748 <HAL_GetTick>
 8004e8a:	4602      	mov	r2, r0
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	1ad3      	subs	r3, r2, r3
 8004e90:	2b02      	cmp	r3, #2
 8004e92:	d901      	bls.n	8004e98 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004e94:	2303      	movs	r3, #3
 8004e96:	e1a8      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e98:	4b2b      	ldr	r3, [pc, #172]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f003 0302 	and.w	r3, r3, #2
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d0f0      	beq.n	8004e86 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ea4:	4b28      	ldr	r3, [pc, #160]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	00db      	lsls	r3, r3, #3
 8004eb2:	4925      	ldr	r1, [pc, #148]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	600b      	str	r3, [r1, #0]
 8004eb8:	e015      	b.n	8004ee6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004eba:	4b24      	ldr	r3, [pc, #144]	@ (8004f4c <HAL_RCC_OscConfig+0x244>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ec0:	f7ff fc42 	bl	8004748 <HAL_GetTick>
 8004ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ec6:	e008      	b.n	8004eda <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ec8:	f7ff fc3e 	bl	8004748 <HAL_GetTick>
 8004ecc:	4602      	mov	r2, r0
 8004ece:	693b      	ldr	r3, [r7, #16]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	2b02      	cmp	r3, #2
 8004ed4:	d901      	bls.n	8004eda <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004ed6:	2303      	movs	r3, #3
 8004ed8:	e187      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004eda:	4b1b      	ldr	r3, [pc, #108]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0302 	and.w	r3, r3, #2
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d1f0      	bne.n	8004ec8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f003 0308 	and.w	r3, r3, #8
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d036      	beq.n	8004f60 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	695b      	ldr	r3, [r3, #20]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d016      	beq.n	8004f28 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004efa:	4b15      	ldr	r3, [pc, #84]	@ (8004f50 <HAL_RCC_OscConfig+0x248>)
 8004efc:	2201      	movs	r2, #1
 8004efe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f00:	f7ff fc22 	bl	8004748 <HAL_GetTick>
 8004f04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f06:	e008      	b.n	8004f1a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f08:	f7ff fc1e 	bl	8004748 <HAL_GetTick>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	1ad3      	subs	r3, r2, r3
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d901      	bls.n	8004f1a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004f16:	2303      	movs	r3, #3
 8004f18:	e167      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8004f48 <HAL_RCC_OscConfig+0x240>)
 8004f1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f1e:	f003 0302 	and.w	r3, r3, #2
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d0f0      	beq.n	8004f08 <HAL_RCC_OscConfig+0x200>
 8004f26:	e01b      	b.n	8004f60 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f28:	4b09      	ldr	r3, [pc, #36]	@ (8004f50 <HAL_RCC_OscConfig+0x248>)
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f2e:	f7ff fc0b 	bl	8004748 <HAL_GetTick>
 8004f32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f34:	e00e      	b.n	8004f54 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004f36:	f7ff fc07 	bl	8004748 <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	2b02      	cmp	r3, #2
 8004f42:	d907      	bls.n	8004f54 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e150      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
 8004f48:	40023800 	.word	0x40023800
 8004f4c:	42470000 	.word	0x42470000
 8004f50:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004f54:	4b88      	ldr	r3, [pc, #544]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8004f56:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f58:	f003 0302 	and.w	r3, r3, #2
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d1ea      	bne.n	8004f36 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 0304 	and.w	r3, r3, #4
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	f000 8097 	beq.w	800509c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f72:	4b81      	ldr	r3, [pc, #516]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8004f74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d10f      	bne.n	8004f9e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f7e:	2300      	movs	r3, #0
 8004f80:	60bb      	str	r3, [r7, #8]
 8004f82:	4b7d      	ldr	r3, [pc, #500]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8004f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f86:	4a7c      	ldr	r2, [pc, #496]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8004f88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f8e:	4b7a      	ldr	r3, [pc, #488]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8004f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f96:	60bb      	str	r3, [r7, #8]
 8004f98:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004f9e:	4b77      	ldr	r3, [pc, #476]	@ (800517c <HAL_RCC_OscConfig+0x474>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d118      	bne.n	8004fdc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004faa:	4b74      	ldr	r3, [pc, #464]	@ (800517c <HAL_RCC_OscConfig+0x474>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a73      	ldr	r2, [pc, #460]	@ (800517c <HAL_RCC_OscConfig+0x474>)
 8004fb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fb4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fb6:	f7ff fbc7 	bl	8004748 <HAL_GetTick>
 8004fba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fbc:	e008      	b.n	8004fd0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fbe:	f7ff fbc3 	bl	8004748 <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d901      	bls.n	8004fd0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e10c      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fd0:	4b6a      	ldr	r3, [pc, #424]	@ (800517c <HAL_RCC_OscConfig+0x474>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d0f0      	beq.n	8004fbe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	689b      	ldr	r3, [r3, #8]
 8004fe0:	2b01      	cmp	r3, #1
 8004fe2:	d106      	bne.n	8004ff2 <HAL_RCC_OscConfig+0x2ea>
 8004fe4:	4b64      	ldr	r3, [pc, #400]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8004fe6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fe8:	4a63      	ldr	r2, [pc, #396]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8004fea:	f043 0301 	orr.w	r3, r3, #1
 8004fee:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ff0:	e01c      	b.n	800502c <HAL_RCC_OscConfig+0x324>
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	2b05      	cmp	r3, #5
 8004ff8:	d10c      	bne.n	8005014 <HAL_RCC_OscConfig+0x30c>
 8004ffa:	4b5f      	ldr	r3, [pc, #380]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8004ffc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ffe:	4a5e      	ldr	r2, [pc, #376]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8005000:	f043 0304 	orr.w	r3, r3, #4
 8005004:	6713      	str	r3, [r2, #112]	@ 0x70
 8005006:	4b5c      	ldr	r3, [pc, #368]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8005008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800500a:	4a5b      	ldr	r2, [pc, #364]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 800500c:	f043 0301 	orr.w	r3, r3, #1
 8005010:	6713      	str	r3, [r2, #112]	@ 0x70
 8005012:	e00b      	b.n	800502c <HAL_RCC_OscConfig+0x324>
 8005014:	4b58      	ldr	r3, [pc, #352]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8005016:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005018:	4a57      	ldr	r2, [pc, #348]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 800501a:	f023 0301 	bic.w	r3, r3, #1
 800501e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005020:	4b55      	ldr	r3, [pc, #340]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8005022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005024:	4a54      	ldr	r2, [pc, #336]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8005026:	f023 0304 	bic.w	r3, r3, #4
 800502a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d015      	beq.n	8005060 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005034:	f7ff fb88 	bl	8004748 <HAL_GetTick>
 8005038:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800503a:	e00a      	b.n	8005052 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800503c:	f7ff fb84 	bl	8004748 <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	f241 3288 	movw	r2, #5000	@ 0x1388
 800504a:	4293      	cmp	r3, r2
 800504c:	d901      	bls.n	8005052 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e0cb      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005052:	4b49      	ldr	r3, [pc, #292]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8005054:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005056:	f003 0302 	and.w	r3, r3, #2
 800505a:	2b00      	cmp	r3, #0
 800505c:	d0ee      	beq.n	800503c <HAL_RCC_OscConfig+0x334>
 800505e:	e014      	b.n	800508a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005060:	f7ff fb72 	bl	8004748 <HAL_GetTick>
 8005064:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005066:	e00a      	b.n	800507e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005068:	f7ff fb6e 	bl	8004748 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005076:	4293      	cmp	r3, r2
 8005078:	d901      	bls.n	800507e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800507a:	2303      	movs	r3, #3
 800507c:	e0b5      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800507e:	4b3e      	ldr	r3, [pc, #248]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8005080:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005082:	f003 0302 	and.w	r3, r3, #2
 8005086:	2b00      	cmp	r3, #0
 8005088:	d1ee      	bne.n	8005068 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800508a:	7dfb      	ldrb	r3, [r7, #23]
 800508c:	2b01      	cmp	r3, #1
 800508e:	d105      	bne.n	800509c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005090:	4b39      	ldr	r3, [pc, #228]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8005092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005094:	4a38      	ldr	r2, [pc, #224]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8005096:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800509a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	699b      	ldr	r3, [r3, #24]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	f000 80a1 	beq.w	80051e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80050a6:	4b34      	ldr	r3, [pc, #208]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 80050a8:	689b      	ldr	r3, [r3, #8]
 80050aa:	f003 030c 	and.w	r3, r3, #12
 80050ae:	2b08      	cmp	r3, #8
 80050b0:	d05c      	beq.n	800516c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	699b      	ldr	r3, [r3, #24]
 80050b6:	2b02      	cmp	r3, #2
 80050b8:	d141      	bne.n	800513e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80050ba:	4b31      	ldr	r3, [pc, #196]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 80050bc:	2200      	movs	r2, #0
 80050be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80050c0:	f7ff fb42 	bl	8004748 <HAL_GetTick>
 80050c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050c6:	e008      	b.n	80050da <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80050c8:	f7ff fb3e 	bl	8004748 <HAL_GetTick>
 80050cc:	4602      	mov	r2, r0
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	2b02      	cmp	r3, #2
 80050d4:	d901      	bls.n	80050da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80050d6:	2303      	movs	r3, #3
 80050d8:	e087      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80050da:	4b27      	ldr	r3, [pc, #156]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d1f0      	bne.n	80050c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	69da      	ldr	r2, [r3, #28]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	431a      	orrs	r2, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f4:	019b      	lsls	r3, r3, #6
 80050f6:	431a      	orrs	r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050fc:	085b      	lsrs	r3, r3, #1
 80050fe:	3b01      	subs	r3, #1
 8005100:	041b      	lsls	r3, r3, #16
 8005102:	431a      	orrs	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005108:	061b      	lsls	r3, r3, #24
 800510a:	491b      	ldr	r1, [pc, #108]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 800510c:	4313      	orrs	r3, r2
 800510e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005110:	4b1b      	ldr	r3, [pc, #108]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8005112:	2201      	movs	r2, #1
 8005114:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005116:	f7ff fb17 	bl	8004748 <HAL_GetTick>
 800511a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800511c:	e008      	b.n	8005130 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800511e:	f7ff fb13 	bl	8004748 <HAL_GetTick>
 8005122:	4602      	mov	r2, r0
 8005124:	693b      	ldr	r3, [r7, #16]
 8005126:	1ad3      	subs	r3, r2, r3
 8005128:	2b02      	cmp	r3, #2
 800512a:	d901      	bls.n	8005130 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800512c:	2303      	movs	r3, #3
 800512e:	e05c      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005130:	4b11      	ldr	r3, [pc, #68]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005138:	2b00      	cmp	r3, #0
 800513a:	d0f0      	beq.n	800511e <HAL_RCC_OscConfig+0x416>
 800513c:	e054      	b.n	80051e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800513e:	4b10      	ldr	r3, [pc, #64]	@ (8005180 <HAL_RCC_OscConfig+0x478>)
 8005140:	2200      	movs	r2, #0
 8005142:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005144:	f7ff fb00 	bl	8004748 <HAL_GetTick>
 8005148:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800514a:	e008      	b.n	800515e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800514c:	f7ff fafc 	bl	8004748 <HAL_GetTick>
 8005150:	4602      	mov	r2, r0
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	1ad3      	subs	r3, r2, r3
 8005156:	2b02      	cmp	r3, #2
 8005158:	d901      	bls.n	800515e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800515a:	2303      	movs	r3, #3
 800515c:	e045      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800515e:	4b06      	ldr	r3, [pc, #24]	@ (8005178 <HAL_RCC_OscConfig+0x470>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1f0      	bne.n	800514c <HAL_RCC_OscConfig+0x444>
 800516a:	e03d      	b.n	80051e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	699b      	ldr	r3, [r3, #24]
 8005170:	2b01      	cmp	r3, #1
 8005172:	d107      	bne.n	8005184 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005174:	2301      	movs	r3, #1
 8005176:	e038      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
 8005178:	40023800 	.word	0x40023800
 800517c:	40007000 	.word	0x40007000
 8005180:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005184:	4b1b      	ldr	r3, [pc, #108]	@ (80051f4 <HAL_RCC_OscConfig+0x4ec>)
 8005186:	685b      	ldr	r3, [r3, #4]
 8005188:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	699b      	ldr	r3, [r3, #24]
 800518e:	2b01      	cmp	r3, #1
 8005190:	d028      	beq.n	80051e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800519c:	429a      	cmp	r2, r3
 800519e:	d121      	bne.n	80051e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80051aa:	429a      	cmp	r2, r3
 80051ac:	d11a      	bne.n	80051e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80051ae:	68fa      	ldr	r2, [r7, #12]
 80051b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80051b4:	4013      	ands	r3, r2
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80051ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80051bc:	4293      	cmp	r3, r2
 80051be:	d111      	bne.n	80051e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051ca:	085b      	lsrs	r3, r3, #1
 80051cc:	3b01      	subs	r3, #1
 80051ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80051d0:	429a      	cmp	r2, r3
 80051d2:	d107      	bne.n	80051e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d001      	beq.n	80051e8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80051e4:	2301      	movs	r3, #1
 80051e6:	e000      	b.n	80051ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80051e8:	2300      	movs	r3, #0
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3718      	adds	r7, #24
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	40023800 	.word	0x40023800

080051f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d101      	bne.n	800520c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e0cc      	b.n	80053a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800520c:	4b68      	ldr	r3, [pc, #416]	@ (80053b0 <HAL_RCC_ClockConfig+0x1b8>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0307 	and.w	r3, r3, #7
 8005214:	683a      	ldr	r2, [r7, #0]
 8005216:	429a      	cmp	r2, r3
 8005218:	d90c      	bls.n	8005234 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800521a:	4b65      	ldr	r3, [pc, #404]	@ (80053b0 <HAL_RCC_ClockConfig+0x1b8>)
 800521c:	683a      	ldr	r2, [r7, #0]
 800521e:	b2d2      	uxtb	r2, r2
 8005220:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005222:	4b63      	ldr	r3, [pc, #396]	@ (80053b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 0307 	and.w	r3, r3, #7
 800522a:	683a      	ldr	r2, [r7, #0]
 800522c:	429a      	cmp	r2, r3
 800522e:	d001      	beq.n	8005234 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e0b8      	b.n	80053a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f003 0302 	and.w	r3, r3, #2
 800523c:	2b00      	cmp	r3, #0
 800523e:	d020      	beq.n	8005282 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f003 0304 	and.w	r3, r3, #4
 8005248:	2b00      	cmp	r3, #0
 800524a:	d005      	beq.n	8005258 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800524c:	4b59      	ldr	r3, [pc, #356]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	4a58      	ldr	r2, [pc, #352]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005252:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005256:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f003 0308 	and.w	r3, r3, #8
 8005260:	2b00      	cmp	r3, #0
 8005262:	d005      	beq.n	8005270 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005264:	4b53      	ldr	r3, [pc, #332]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	4a52      	ldr	r2, [pc, #328]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 800526a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800526e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005270:	4b50      	ldr	r3, [pc, #320]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	689b      	ldr	r3, [r3, #8]
 800527c:	494d      	ldr	r1, [pc, #308]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 800527e:	4313      	orrs	r3, r2
 8005280:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f003 0301 	and.w	r3, r3, #1
 800528a:	2b00      	cmp	r3, #0
 800528c:	d044      	beq.n	8005318 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	2b01      	cmp	r3, #1
 8005294:	d107      	bne.n	80052a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005296:	4b47      	ldr	r3, [pc, #284]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d119      	bne.n	80052d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e07f      	b.n	80053a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d003      	beq.n	80052b6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80052b2:	2b03      	cmp	r3, #3
 80052b4:	d107      	bne.n	80052c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80052b6:	4b3f      	ldr	r3, [pc, #252]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d109      	bne.n	80052d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e06f      	b.n	80053a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052c6:	4b3b      	ldr	r3, [pc, #236]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0302 	and.w	r3, r3, #2
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d101      	bne.n	80052d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	e067      	b.n	80053a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80052d6:	4b37      	ldr	r3, [pc, #220]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 80052d8:	689b      	ldr	r3, [r3, #8]
 80052da:	f023 0203 	bic.w	r2, r3, #3
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	685b      	ldr	r3, [r3, #4]
 80052e2:	4934      	ldr	r1, [pc, #208]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 80052e4:	4313      	orrs	r3, r2
 80052e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80052e8:	f7ff fa2e 	bl	8004748 <HAL_GetTick>
 80052ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80052ee:	e00a      	b.n	8005306 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80052f0:	f7ff fa2a 	bl	8004748 <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052fe:	4293      	cmp	r3, r2
 8005300:	d901      	bls.n	8005306 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005302:	2303      	movs	r3, #3
 8005304:	e04f      	b.n	80053a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005306:	4b2b      	ldr	r3, [pc, #172]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	f003 020c 	and.w	r2, r3, #12
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	429a      	cmp	r2, r3
 8005316:	d1eb      	bne.n	80052f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005318:	4b25      	ldr	r3, [pc, #148]	@ (80053b0 <HAL_RCC_ClockConfig+0x1b8>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 0307 	and.w	r3, r3, #7
 8005320:	683a      	ldr	r2, [r7, #0]
 8005322:	429a      	cmp	r2, r3
 8005324:	d20c      	bcs.n	8005340 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005326:	4b22      	ldr	r3, [pc, #136]	@ (80053b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005328:	683a      	ldr	r2, [r7, #0]
 800532a:	b2d2      	uxtb	r2, r2
 800532c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800532e:	4b20      	ldr	r3, [pc, #128]	@ (80053b0 <HAL_RCC_ClockConfig+0x1b8>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f003 0307 	and.w	r3, r3, #7
 8005336:	683a      	ldr	r2, [r7, #0]
 8005338:	429a      	cmp	r2, r3
 800533a:	d001      	beq.n	8005340 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e032      	b.n	80053a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 0304 	and.w	r3, r3, #4
 8005348:	2b00      	cmp	r3, #0
 800534a:	d008      	beq.n	800535e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800534c:	4b19      	ldr	r3, [pc, #100]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	4916      	ldr	r1, [pc, #88]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 800535a:	4313      	orrs	r3, r2
 800535c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 0308 	and.w	r3, r3, #8
 8005366:	2b00      	cmp	r3, #0
 8005368:	d009      	beq.n	800537e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800536a:	4b12      	ldr	r3, [pc, #72]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	691b      	ldr	r3, [r3, #16]
 8005376:	00db      	lsls	r3, r3, #3
 8005378:	490e      	ldr	r1, [pc, #56]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 800537a:	4313      	orrs	r3, r2
 800537c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800537e:	f000 f821 	bl	80053c4 <HAL_RCC_GetSysClockFreq>
 8005382:	4602      	mov	r2, r0
 8005384:	4b0b      	ldr	r3, [pc, #44]	@ (80053b4 <HAL_RCC_ClockConfig+0x1bc>)
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	091b      	lsrs	r3, r3, #4
 800538a:	f003 030f 	and.w	r3, r3, #15
 800538e:	490a      	ldr	r1, [pc, #40]	@ (80053b8 <HAL_RCC_ClockConfig+0x1c0>)
 8005390:	5ccb      	ldrb	r3, [r1, r3]
 8005392:	fa22 f303 	lsr.w	r3, r2, r3
 8005396:	4a09      	ldr	r2, [pc, #36]	@ (80053bc <HAL_RCC_ClockConfig+0x1c4>)
 8005398:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800539a:	4b09      	ldr	r3, [pc, #36]	@ (80053c0 <HAL_RCC_ClockConfig+0x1c8>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4618      	mov	r0, r3
 80053a0:	f7ff f98e 	bl	80046c0 <HAL_InitTick>

  return HAL_OK;
 80053a4:	2300      	movs	r3, #0
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	3710      	adds	r7, #16
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	40023c00 	.word	0x40023c00
 80053b4:	40023800 	.word	0x40023800
 80053b8:	0800721c 	.word	0x0800721c
 80053bc:	20000020 	.word	0x20000020
 80053c0:	20000050 	.word	0x20000050

080053c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80053c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80053c8:	b090      	sub	sp, #64	@ 0x40
 80053ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80053cc:	2300      	movs	r3, #0
 80053ce:	637b      	str	r3, [r7, #52]	@ 0x34
 80053d0:	2300      	movs	r3, #0
 80053d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80053d4:	2300      	movs	r3, #0
 80053d6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80053d8:	2300      	movs	r3, #0
 80053da:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80053dc:	4b59      	ldr	r3, [pc, #356]	@ (8005544 <HAL_RCC_GetSysClockFreq+0x180>)
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	f003 030c 	and.w	r3, r3, #12
 80053e4:	2b08      	cmp	r3, #8
 80053e6:	d00d      	beq.n	8005404 <HAL_RCC_GetSysClockFreq+0x40>
 80053e8:	2b08      	cmp	r3, #8
 80053ea:	f200 80a1 	bhi.w	8005530 <HAL_RCC_GetSysClockFreq+0x16c>
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d002      	beq.n	80053f8 <HAL_RCC_GetSysClockFreq+0x34>
 80053f2:	2b04      	cmp	r3, #4
 80053f4:	d003      	beq.n	80053fe <HAL_RCC_GetSysClockFreq+0x3a>
 80053f6:	e09b      	b.n	8005530 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80053f8:	4b53      	ldr	r3, [pc, #332]	@ (8005548 <HAL_RCC_GetSysClockFreq+0x184>)
 80053fa:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80053fc:	e09b      	b.n	8005536 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80053fe:	4b53      	ldr	r3, [pc, #332]	@ (800554c <HAL_RCC_GetSysClockFreq+0x188>)
 8005400:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005402:	e098      	b.n	8005536 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005404:	4b4f      	ldr	r3, [pc, #316]	@ (8005544 <HAL_RCC_GetSysClockFreq+0x180>)
 8005406:	685b      	ldr	r3, [r3, #4]
 8005408:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800540c:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800540e:	4b4d      	ldr	r3, [pc, #308]	@ (8005544 <HAL_RCC_GetSysClockFreq+0x180>)
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005416:	2b00      	cmp	r3, #0
 8005418:	d028      	beq.n	800546c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800541a:	4b4a      	ldr	r3, [pc, #296]	@ (8005544 <HAL_RCC_GetSysClockFreq+0x180>)
 800541c:	685b      	ldr	r3, [r3, #4]
 800541e:	099b      	lsrs	r3, r3, #6
 8005420:	2200      	movs	r2, #0
 8005422:	623b      	str	r3, [r7, #32]
 8005424:	627a      	str	r2, [r7, #36]	@ 0x24
 8005426:	6a3b      	ldr	r3, [r7, #32]
 8005428:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800542c:	2100      	movs	r1, #0
 800542e:	4b47      	ldr	r3, [pc, #284]	@ (800554c <HAL_RCC_GetSysClockFreq+0x188>)
 8005430:	fb03 f201 	mul.w	r2, r3, r1
 8005434:	2300      	movs	r3, #0
 8005436:	fb00 f303 	mul.w	r3, r0, r3
 800543a:	4413      	add	r3, r2
 800543c:	4a43      	ldr	r2, [pc, #268]	@ (800554c <HAL_RCC_GetSysClockFreq+0x188>)
 800543e:	fba0 1202 	umull	r1, r2, r0, r2
 8005442:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005444:	460a      	mov	r2, r1
 8005446:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005448:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800544a:	4413      	add	r3, r2
 800544c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800544e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005450:	2200      	movs	r2, #0
 8005452:	61bb      	str	r3, [r7, #24]
 8005454:	61fa      	str	r2, [r7, #28]
 8005456:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800545a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800545e:	f7fb faa9 	bl	80009b4 <__aeabi_uldivmod>
 8005462:	4602      	mov	r2, r0
 8005464:	460b      	mov	r3, r1
 8005466:	4613      	mov	r3, r2
 8005468:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800546a:	e053      	b.n	8005514 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800546c:	4b35      	ldr	r3, [pc, #212]	@ (8005544 <HAL_RCC_GetSysClockFreq+0x180>)
 800546e:	685b      	ldr	r3, [r3, #4]
 8005470:	099b      	lsrs	r3, r3, #6
 8005472:	2200      	movs	r2, #0
 8005474:	613b      	str	r3, [r7, #16]
 8005476:	617a      	str	r2, [r7, #20]
 8005478:	693b      	ldr	r3, [r7, #16]
 800547a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800547e:	f04f 0b00 	mov.w	fp, #0
 8005482:	4652      	mov	r2, sl
 8005484:	465b      	mov	r3, fp
 8005486:	f04f 0000 	mov.w	r0, #0
 800548a:	f04f 0100 	mov.w	r1, #0
 800548e:	0159      	lsls	r1, r3, #5
 8005490:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005494:	0150      	lsls	r0, r2, #5
 8005496:	4602      	mov	r2, r0
 8005498:	460b      	mov	r3, r1
 800549a:	ebb2 080a 	subs.w	r8, r2, sl
 800549e:	eb63 090b 	sbc.w	r9, r3, fp
 80054a2:	f04f 0200 	mov.w	r2, #0
 80054a6:	f04f 0300 	mov.w	r3, #0
 80054aa:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80054ae:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80054b2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80054b6:	ebb2 0408 	subs.w	r4, r2, r8
 80054ba:	eb63 0509 	sbc.w	r5, r3, r9
 80054be:	f04f 0200 	mov.w	r2, #0
 80054c2:	f04f 0300 	mov.w	r3, #0
 80054c6:	00eb      	lsls	r3, r5, #3
 80054c8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80054cc:	00e2      	lsls	r2, r4, #3
 80054ce:	4614      	mov	r4, r2
 80054d0:	461d      	mov	r5, r3
 80054d2:	eb14 030a 	adds.w	r3, r4, sl
 80054d6:	603b      	str	r3, [r7, #0]
 80054d8:	eb45 030b 	adc.w	r3, r5, fp
 80054dc:	607b      	str	r3, [r7, #4]
 80054de:	f04f 0200 	mov.w	r2, #0
 80054e2:	f04f 0300 	mov.w	r3, #0
 80054e6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80054ea:	4629      	mov	r1, r5
 80054ec:	028b      	lsls	r3, r1, #10
 80054ee:	4621      	mov	r1, r4
 80054f0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80054f4:	4621      	mov	r1, r4
 80054f6:	028a      	lsls	r2, r1, #10
 80054f8:	4610      	mov	r0, r2
 80054fa:	4619      	mov	r1, r3
 80054fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054fe:	2200      	movs	r2, #0
 8005500:	60bb      	str	r3, [r7, #8]
 8005502:	60fa      	str	r2, [r7, #12]
 8005504:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005508:	f7fb fa54 	bl	80009b4 <__aeabi_uldivmod>
 800550c:	4602      	mov	r2, r0
 800550e:	460b      	mov	r3, r1
 8005510:	4613      	mov	r3, r2
 8005512:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005514:	4b0b      	ldr	r3, [pc, #44]	@ (8005544 <HAL_RCC_GetSysClockFreq+0x180>)
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	0c1b      	lsrs	r3, r3, #16
 800551a:	f003 0303 	and.w	r3, r3, #3
 800551e:	3301      	adds	r3, #1
 8005520:	005b      	lsls	r3, r3, #1
 8005522:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8005524:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005528:	fbb2 f3f3 	udiv	r3, r2, r3
 800552c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800552e:	e002      	b.n	8005536 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005530:	4b05      	ldr	r3, [pc, #20]	@ (8005548 <HAL_RCC_GetSysClockFreq+0x184>)
 8005532:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005534:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005538:	4618      	mov	r0, r3
 800553a:	3740      	adds	r7, #64	@ 0x40
 800553c:	46bd      	mov	sp, r7
 800553e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005542:	bf00      	nop
 8005544:	40023800 	.word	0x40023800
 8005548:	00f42400 	.word	0x00f42400
 800554c:	017d7840 	.word	0x017d7840

08005550 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005550:	b580      	push	{r7, lr}
 8005552:	b082      	sub	sp, #8
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2b00      	cmp	r3, #0
 800555c:	d101      	bne.n	8005562 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e07b      	b.n	800565a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005566:	2b00      	cmp	r3, #0
 8005568:	d108      	bne.n	800557c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	685b      	ldr	r3, [r3, #4]
 800556e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005572:	d009      	beq.n	8005588 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	61da      	str	r2, [r3, #28]
 800557a:	e005      	b.n	8005588 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2200      	movs	r2, #0
 800558c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005594:	b2db      	uxtb	r3, r3
 8005596:	2b00      	cmp	r3, #0
 8005598:	d106      	bne.n	80055a8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	f7fd fbd8 	bl	8002d58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2202      	movs	r2, #2
 80055ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80055be:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	689b      	ldr	r3, [r3, #8]
 80055cc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80055d0:	431a      	orrs	r2, r3
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	68db      	ldr	r3, [r3, #12]
 80055d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055da:	431a      	orrs	r2, r3
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	691b      	ldr	r3, [r3, #16]
 80055e0:	f003 0302 	and.w	r3, r3, #2
 80055e4:	431a      	orrs	r2, r3
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	695b      	ldr	r3, [r3, #20]
 80055ea:	f003 0301 	and.w	r3, r3, #1
 80055ee:	431a      	orrs	r2, r3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	699b      	ldr	r3, [r3, #24]
 80055f4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055f8:	431a      	orrs	r2, r3
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	69db      	ldr	r3, [r3, #28]
 80055fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005602:	431a      	orrs	r2, r3
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6a1b      	ldr	r3, [r3, #32]
 8005608:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800560c:	ea42 0103 	orr.w	r1, r2, r3
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005614:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	430a      	orrs	r2, r1
 800561e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	699b      	ldr	r3, [r3, #24]
 8005624:	0c1b      	lsrs	r3, r3, #16
 8005626:	f003 0104 	and.w	r1, r3, #4
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800562e:	f003 0210 	and.w	r2, r3, #16
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	430a      	orrs	r2, r1
 8005638:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	69da      	ldr	r2, [r3, #28]
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005648:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	3708      	adds	r7, #8
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}

08005662 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005662:	b580      	push	{r7, lr}
 8005664:	b088      	sub	sp, #32
 8005666:	af00      	add	r7, sp, #0
 8005668:	60f8      	str	r0, [r7, #12]
 800566a:	60b9      	str	r1, [r7, #8]
 800566c:	603b      	str	r3, [r7, #0]
 800566e:	4613      	mov	r3, r2
 8005670:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005672:	2300      	movs	r3, #0
 8005674:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800567c:	2b01      	cmp	r3, #1
 800567e:	d101      	bne.n	8005684 <HAL_SPI_Transmit+0x22>
 8005680:	2302      	movs	r3, #2
 8005682:	e12d      	b.n	80058e0 <HAL_SPI_Transmit+0x27e>
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2201      	movs	r2, #1
 8005688:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800568c:	f7ff f85c 	bl	8004748 <HAL_GetTick>
 8005690:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005692:	88fb      	ldrh	r3, [r7, #6]
 8005694:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800569c:	b2db      	uxtb	r3, r3
 800569e:	2b01      	cmp	r3, #1
 80056a0:	d002      	beq.n	80056a8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80056a2:	2302      	movs	r3, #2
 80056a4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80056a6:	e116      	b.n	80058d6 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d002      	beq.n	80056b4 <HAL_SPI_Transmit+0x52>
 80056ae:	88fb      	ldrh	r3, [r7, #6]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d102      	bne.n	80056ba <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80056b4:	2301      	movs	r3, #1
 80056b6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80056b8:	e10d      	b.n	80058d6 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	2203      	movs	r2, #3
 80056be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2200      	movs	r2, #0
 80056c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	68ba      	ldr	r2, [r7, #8]
 80056cc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	88fa      	ldrh	r2, [r7, #6]
 80056d2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	88fa      	ldrh	r2, [r7, #6]
 80056d8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2200      	movs	r2, #0
 80056de:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2200      	movs	r2, #0
 80056e4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	2200      	movs	r2, #0
 80056ea:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	2200      	movs	r2, #0
 80056f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	2200      	movs	r2, #0
 80056f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005700:	d10f      	bne.n	8005722 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	681a      	ldr	r2, [r3, #0]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005710:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005720:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800572c:	2b40      	cmp	r3, #64	@ 0x40
 800572e:	d007      	beq.n	8005740 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800573e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	68db      	ldr	r3, [r3, #12]
 8005744:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005748:	d14f      	bne.n	80057ea <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d002      	beq.n	8005758 <HAL_SPI_Transmit+0xf6>
 8005752:	8afb      	ldrh	r3, [r7, #22]
 8005754:	2b01      	cmp	r3, #1
 8005756:	d142      	bne.n	80057de <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800575c:	881a      	ldrh	r2, [r3, #0]
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005768:	1c9a      	adds	r2, r3, #2
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005772:	b29b      	uxth	r3, r3
 8005774:	3b01      	subs	r3, #1
 8005776:	b29a      	uxth	r2, r3
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800577c:	e02f      	b.n	80057de <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	689b      	ldr	r3, [r3, #8]
 8005784:	f003 0302 	and.w	r3, r3, #2
 8005788:	2b02      	cmp	r3, #2
 800578a:	d112      	bne.n	80057b2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005790:	881a      	ldrh	r2, [r3, #0]
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800579c:	1c9a      	adds	r2, r3, #2
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	3b01      	subs	r3, #1
 80057aa:	b29a      	uxth	r2, r3
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	86da      	strh	r2, [r3, #54]	@ 0x36
 80057b0:	e015      	b.n	80057de <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80057b2:	f7fe ffc9 	bl	8004748 <HAL_GetTick>
 80057b6:	4602      	mov	r2, r0
 80057b8:	69bb      	ldr	r3, [r7, #24]
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	683a      	ldr	r2, [r7, #0]
 80057be:	429a      	cmp	r2, r3
 80057c0:	d803      	bhi.n	80057ca <HAL_SPI_Transmit+0x168>
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057c8:	d102      	bne.n	80057d0 <HAL_SPI_Transmit+0x16e>
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d106      	bne.n	80057de <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80057d0:	2303      	movs	r3, #3
 80057d2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	2201      	movs	r2, #1
 80057d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80057dc:	e07b      	b.n	80058d6 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d1ca      	bne.n	800577e <HAL_SPI_Transmit+0x11c>
 80057e8:	e050      	b.n	800588c <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d002      	beq.n	80057f8 <HAL_SPI_Transmit+0x196>
 80057f2:	8afb      	ldrh	r3, [r7, #22]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d144      	bne.n	8005882 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	330c      	adds	r3, #12
 8005802:	7812      	ldrb	r2, [r2, #0]
 8005804:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800580a:	1c5a      	adds	r2, r3, #1
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005814:	b29b      	uxth	r3, r3
 8005816:	3b01      	subs	r3, #1
 8005818:	b29a      	uxth	r2, r3
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800581e:	e030      	b.n	8005882 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	f003 0302 	and.w	r3, r3, #2
 800582a:	2b02      	cmp	r3, #2
 800582c:	d113      	bne.n	8005856 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	330c      	adds	r3, #12
 8005838:	7812      	ldrb	r2, [r2, #0]
 800583a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005840:	1c5a      	adds	r2, r3, #1
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800584a:	b29b      	uxth	r3, r3
 800584c:	3b01      	subs	r3, #1
 800584e:	b29a      	uxth	r2, r3
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005854:	e015      	b.n	8005882 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005856:	f7fe ff77 	bl	8004748 <HAL_GetTick>
 800585a:	4602      	mov	r2, r0
 800585c:	69bb      	ldr	r3, [r7, #24]
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	683a      	ldr	r2, [r7, #0]
 8005862:	429a      	cmp	r2, r3
 8005864:	d803      	bhi.n	800586e <HAL_SPI_Transmit+0x20c>
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800586c:	d102      	bne.n	8005874 <HAL_SPI_Transmit+0x212>
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d106      	bne.n	8005882 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8005874:	2303      	movs	r3, #3
 8005876:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005880:	e029      	b.n	80058d6 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005886:	b29b      	uxth	r3, r3
 8005888:	2b00      	cmp	r3, #0
 800588a:	d1c9      	bne.n	8005820 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800588c:	69ba      	ldr	r2, [r7, #24]
 800588e:	6839      	ldr	r1, [r7, #0]
 8005890:	68f8      	ldr	r0, [r7, #12]
 8005892:	f000 fbdf 	bl	8006054 <SPI_EndRxTxTransaction>
 8005896:	4603      	mov	r3, r0
 8005898:	2b00      	cmp	r3, #0
 800589a:	d002      	beq.n	80058a2 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	2220      	movs	r2, #32
 80058a0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d10a      	bne.n	80058c0 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80058aa:	2300      	movs	r3, #0
 80058ac:	613b      	str	r3, [r7, #16]
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	68db      	ldr	r3, [r3, #12]
 80058b4:	613b      	str	r3, [r7, #16]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	613b      	str	r3, [r7, #16]
 80058be:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d002      	beq.n	80058ce <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80058c8:	2301      	movs	r3, #1
 80058ca:	77fb      	strb	r3, [r7, #31]
 80058cc:	e003      	b.n	80058d6 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	2201      	movs	r2, #1
 80058d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80058de:	7ffb      	ldrb	r3, [r7, #31]
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3720      	adds	r7, #32
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}

080058e8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b088      	sub	sp, #32
 80058ec:	af02      	add	r7, sp, #8
 80058ee:	60f8      	str	r0, [r7, #12]
 80058f0:	60b9      	str	r1, [r7, #8]
 80058f2:	603b      	str	r3, [r7, #0]
 80058f4:	4613      	mov	r3, r2
 80058f6:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80058f8:	2300      	movs	r3, #0
 80058fa:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005902:	b2db      	uxtb	r3, r3
 8005904:	2b01      	cmp	r3, #1
 8005906:	d002      	beq.n	800590e <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8005908:	2302      	movs	r3, #2
 800590a:	75fb      	strb	r3, [r7, #23]
    goto error;
 800590c:	e0fb      	b.n	8005b06 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005916:	d112      	bne.n	800593e <HAL_SPI_Receive+0x56>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d10e      	bne.n	800593e <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	2204      	movs	r2, #4
 8005924:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005928:	88fa      	ldrh	r2, [r7, #6]
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	9300      	str	r3, [sp, #0]
 800592e:	4613      	mov	r3, r2
 8005930:	68ba      	ldr	r2, [r7, #8]
 8005932:	68b9      	ldr	r1, [r7, #8]
 8005934:	68f8      	ldr	r0, [r7, #12]
 8005936:	f000 f8ef 	bl	8005b18 <HAL_SPI_TransmitReceive>
 800593a:	4603      	mov	r3, r0
 800593c:	e0e8      	b.n	8005b10 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005944:	2b01      	cmp	r3, #1
 8005946:	d101      	bne.n	800594c <HAL_SPI_Receive+0x64>
 8005948:	2302      	movs	r3, #2
 800594a:	e0e1      	b.n	8005b10 <HAL_SPI_Receive+0x228>
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005954:	f7fe fef8 	bl	8004748 <HAL_GetTick>
 8005958:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800595a:	68bb      	ldr	r3, [r7, #8]
 800595c:	2b00      	cmp	r3, #0
 800595e:	d002      	beq.n	8005966 <HAL_SPI_Receive+0x7e>
 8005960:	88fb      	ldrh	r3, [r7, #6]
 8005962:	2b00      	cmp	r3, #0
 8005964:	d102      	bne.n	800596c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	75fb      	strb	r3, [r7, #23]
    goto error;
 800596a:	e0cc      	b.n	8005b06 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	2204      	movs	r2, #4
 8005970:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2200      	movs	r2, #0
 8005978:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	68ba      	ldr	r2, [r7, #8]
 800597e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	88fa      	ldrh	r2, [r7, #6]
 8005984:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	88fa      	ldrh	r2, [r7, #6]
 800598a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2200      	movs	r2, #0
 8005990:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	2200      	movs	r2, #0
 8005996:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	2200      	movs	r2, #0
 800599c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2200      	movs	r2, #0
 80059a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2200      	movs	r2, #0
 80059a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059b2:	d10f      	bne.n	80059d4 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681a      	ldr	r2, [r3, #0]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059c2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	681a      	ldr	r2, [r3, #0]
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80059d2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059de:	2b40      	cmp	r3, #64	@ 0x40
 80059e0:	d007      	beq.n	80059f2 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80059f0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	68db      	ldr	r3, [r3, #12]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d16a      	bne.n	8005ad0 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80059fa:	e032      	b.n	8005a62 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	689b      	ldr	r3, [r3, #8]
 8005a02:	f003 0301 	and.w	r3, r3, #1
 8005a06:	2b01      	cmp	r3, #1
 8005a08:	d115      	bne.n	8005a36 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f103 020c 	add.w	r2, r3, #12
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a16:	7812      	ldrb	r2, [r2, #0]
 8005a18:	b2d2      	uxtb	r2, r2
 8005a1a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a20:	1c5a      	adds	r2, r3, #1
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a2a:	b29b      	uxth	r3, r3
 8005a2c:	3b01      	subs	r3, #1
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005a34:	e015      	b.n	8005a62 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a36:	f7fe fe87 	bl	8004748 <HAL_GetTick>
 8005a3a:	4602      	mov	r2, r0
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	1ad3      	subs	r3, r2, r3
 8005a40:	683a      	ldr	r2, [r7, #0]
 8005a42:	429a      	cmp	r2, r3
 8005a44:	d803      	bhi.n	8005a4e <HAL_SPI_Receive+0x166>
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a4c:	d102      	bne.n	8005a54 <HAL_SPI_Receive+0x16c>
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d106      	bne.n	8005a62 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8005a54:	2303      	movs	r3, #3
 8005a56:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005a60:	e051      	b.n	8005b06 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d1c7      	bne.n	80059fc <HAL_SPI_Receive+0x114>
 8005a6c:	e035      	b.n	8005ada <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	689b      	ldr	r3, [r3, #8]
 8005a74:	f003 0301 	and.w	r3, r3, #1
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d113      	bne.n	8005aa4 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	68da      	ldr	r2, [r3, #12]
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a86:	b292      	uxth	r2, r2
 8005a88:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a8e:	1c9a      	adds	r2, r3, #2
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	3b01      	subs	r3, #1
 8005a9c:	b29a      	uxth	r2, r3
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005aa2:	e015      	b.n	8005ad0 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005aa4:	f7fe fe50 	bl	8004748 <HAL_GetTick>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	1ad3      	subs	r3, r2, r3
 8005aae:	683a      	ldr	r2, [r7, #0]
 8005ab0:	429a      	cmp	r2, r3
 8005ab2:	d803      	bhi.n	8005abc <HAL_SPI_Receive+0x1d4>
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aba:	d102      	bne.n	8005ac2 <HAL_SPI_Receive+0x1da>
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d106      	bne.n	8005ad0 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2201      	movs	r2, #1
 8005aca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8005ace:	e01a      	b.n	8005b06 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ad4:	b29b      	uxth	r3, r3
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d1c9      	bne.n	8005a6e <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ada:	693a      	ldr	r2, [r7, #16]
 8005adc:	6839      	ldr	r1, [r7, #0]
 8005ade:	68f8      	ldr	r0, [r7, #12]
 8005ae0:	f000 fa52 	bl	8005f88 <SPI_EndRxTransaction>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d002      	beq.n	8005af0 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2220      	movs	r2, #32
 8005aee:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d002      	beq.n	8005afe <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8005af8:	2301      	movs	r3, #1
 8005afa:	75fb      	strb	r3, [r7, #23]
 8005afc:	e003      	b.n	8005b06 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2201      	movs	r2, #1
 8005b02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005b0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	3718      	adds	r7, #24
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b08c      	sub	sp, #48	@ 0x30
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	60b9      	str	r1, [r7, #8]
 8005b22:	607a      	str	r2, [r7, #4]
 8005b24:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8005b26:	2301      	movs	r3, #1
 8005b28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005b36:	2b01      	cmp	r3, #1
 8005b38:	d101      	bne.n	8005b3e <HAL_SPI_TransmitReceive+0x26>
 8005b3a:	2302      	movs	r3, #2
 8005b3c:	e198      	b.n	8005e70 <HAL_SPI_TransmitReceive+0x358>
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2201      	movs	r2, #1
 8005b42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b46:	f7fe fdff 	bl	8004748 <HAL_GetTick>
 8005b4a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005b52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8005b5c:	887b      	ldrh	r3, [r7, #2]
 8005b5e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8005b60:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005b64:	2b01      	cmp	r3, #1
 8005b66:	d00f      	beq.n	8005b88 <HAL_SPI_TransmitReceive+0x70>
 8005b68:	69fb      	ldr	r3, [r7, #28]
 8005b6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005b6e:	d107      	bne.n	8005b80 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d103      	bne.n	8005b80 <HAL_SPI_TransmitReceive+0x68>
 8005b78:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005b7c:	2b04      	cmp	r3, #4
 8005b7e:	d003      	beq.n	8005b88 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005b80:	2302      	movs	r3, #2
 8005b82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8005b86:	e16d      	b.n	8005e64 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d005      	beq.n	8005b9a <HAL_SPI_TransmitReceive+0x82>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d002      	beq.n	8005b9a <HAL_SPI_TransmitReceive+0x82>
 8005b94:	887b      	ldrh	r3, [r7, #2]
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d103      	bne.n	8005ba2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8005ba0:	e160      	b.n	8005e64 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005ba8:	b2db      	uxtb	r3, r3
 8005baa:	2b04      	cmp	r3, #4
 8005bac:	d003      	beq.n	8005bb6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2205      	movs	r2, #5
 8005bb2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	687a      	ldr	r2, [r7, #4]
 8005bc0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	887a      	ldrh	r2, [r7, #2]
 8005bc6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	887a      	ldrh	r2, [r7, #2]
 8005bcc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	68ba      	ldr	r2, [r7, #8]
 8005bd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	887a      	ldrh	r2, [r7, #2]
 8005bd8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	887a      	ldrh	r2, [r7, #2]
 8005bde:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2200      	movs	r2, #0
 8005be4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2200      	movs	r2, #0
 8005bea:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bf6:	2b40      	cmp	r3, #64	@ 0x40
 8005bf8:	d007      	beq.n	8005c0a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c08:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	68db      	ldr	r3, [r3, #12]
 8005c0e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005c12:	d17c      	bne.n	8005d0e <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d002      	beq.n	8005c22 <HAL_SPI_TransmitReceive+0x10a>
 8005c1c:	8b7b      	ldrh	r3, [r7, #26]
 8005c1e:	2b01      	cmp	r3, #1
 8005c20:	d16a      	bne.n	8005cf8 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c26:	881a      	ldrh	r2, [r3, #0]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c32:	1c9a      	adds	r2, r3, #2
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c3c:	b29b      	uxth	r3, r3
 8005c3e:	3b01      	subs	r3, #1
 8005c40:	b29a      	uxth	r2, r3
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005c46:	e057      	b.n	8005cf8 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	f003 0302 	and.w	r3, r3, #2
 8005c52:	2b02      	cmp	r3, #2
 8005c54:	d11b      	bne.n	8005c8e <HAL_SPI_TransmitReceive+0x176>
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d016      	beq.n	8005c8e <HAL_SPI_TransmitReceive+0x176>
 8005c60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d113      	bne.n	8005c8e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c6a:	881a      	ldrh	r2, [r3, #0]
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c76:	1c9a      	adds	r2, r3, #2
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005c80:	b29b      	uxth	r3, r3
 8005c82:	3b01      	subs	r3, #1
 8005c84:	b29a      	uxth	r2, r3
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005c8a:	2300      	movs	r3, #0
 8005c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f003 0301 	and.w	r3, r3, #1
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d119      	bne.n	8005cd0 <HAL_SPI_TransmitReceive+0x1b8>
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d014      	beq.n	8005cd0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	68da      	ldr	r2, [r3, #12]
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb0:	b292      	uxth	r2, r2
 8005cb2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005cb8:	1c9a      	adds	r2, r3, #2
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	3b01      	subs	r3, #1
 8005cc6:	b29a      	uxth	r2, r3
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005cd0:	f7fe fd3a 	bl	8004748 <HAL_GetTick>
 8005cd4:	4602      	mov	r2, r0
 8005cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd8:	1ad3      	subs	r3, r2, r3
 8005cda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005cdc:	429a      	cmp	r2, r3
 8005cde:	d80b      	bhi.n	8005cf8 <HAL_SPI_TransmitReceive+0x1e0>
 8005ce0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ce2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ce6:	d007      	beq.n	8005cf8 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8005ce8:	2303      	movs	r3, #3
 8005cea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2201      	movs	r2, #1
 8005cf2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8005cf6:	e0b5      	b.n	8005e64 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005cfc:	b29b      	uxth	r3, r3
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d1a2      	bne.n	8005c48 <HAL_SPI_TransmitReceive+0x130>
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d19d      	bne.n	8005c48 <HAL_SPI_TransmitReceive+0x130>
 8005d0c:	e080      	b.n	8005e10 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d002      	beq.n	8005d1c <HAL_SPI_TransmitReceive+0x204>
 8005d16:	8b7b      	ldrh	r3, [r7, #26]
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d16f      	bne.n	8005dfc <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	330c      	adds	r3, #12
 8005d26:	7812      	ldrb	r2, [r2, #0]
 8005d28:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d2e:	1c5a      	adds	r2, r3, #1
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	3b01      	subs	r3, #1
 8005d3c:	b29a      	uxth	r2, r3
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005d42:	e05b      	b.n	8005dfc <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f003 0302 	and.w	r3, r3, #2
 8005d4e:	2b02      	cmp	r3, #2
 8005d50:	d11c      	bne.n	8005d8c <HAL_SPI_TransmitReceive+0x274>
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d017      	beq.n	8005d8c <HAL_SPI_TransmitReceive+0x274>
 8005d5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d114      	bne.n	8005d8c <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	330c      	adds	r3, #12
 8005d6c:	7812      	ldrb	r2, [r2, #0]
 8005d6e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d74:	1c5a      	adds	r2, r3, #1
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005d7e:	b29b      	uxth	r3, r3
 8005d80:	3b01      	subs	r3, #1
 8005d82:	b29a      	uxth	r2, r3
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005d88:	2300      	movs	r3, #0
 8005d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	f003 0301 	and.w	r3, r3, #1
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d119      	bne.n	8005dce <HAL_SPI_TransmitReceive+0x2b6>
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005d9e:	b29b      	uxth	r3, r3
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d014      	beq.n	8005dce <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	68da      	ldr	r2, [r3, #12]
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005dae:	b2d2      	uxtb	r2, r2
 8005db0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005db6:	1c5a      	adds	r2, r3, #1
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005dc0:	b29b      	uxth	r3, r3
 8005dc2:	3b01      	subs	r3, #1
 8005dc4:	b29a      	uxth	r2, r3
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005dce:	f7fe fcbb 	bl	8004748 <HAL_GetTick>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd6:	1ad3      	subs	r3, r2, r3
 8005dd8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d803      	bhi.n	8005de6 <HAL_SPI_TransmitReceive+0x2ce>
 8005dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005de4:	d102      	bne.n	8005dec <HAL_SPI_TransmitReceive+0x2d4>
 8005de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d107      	bne.n	8005dfc <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8005dec:	2303      	movs	r3, #3
 8005dee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2201      	movs	r2, #1
 8005df6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8005dfa:	e033      	b.n	8005e64 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d19e      	bne.n	8005d44 <HAL_SPI_TransmitReceive+0x22c>
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005e0a:	b29b      	uxth	r3, r3
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d199      	bne.n	8005d44 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005e10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e12:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005e14:	68f8      	ldr	r0, [r7, #12]
 8005e16:	f000 f91d 	bl	8006054 <SPI_EndRxTxTransaction>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d006      	beq.n	8005e2e <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2220      	movs	r2, #32
 8005e2a:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8005e2c:	e01a      	b.n	8005e64 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	689b      	ldr	r3, [r3, #8]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d10a      	bne.n	8005e4c <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005e36:	2300      	movs	r3, #0
 8005e38:	617b      	str	r3, [r7, #20]
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	617b      	str	r3, [r7, #20]
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	689b      	ldr	r3, [r3, #8]
 8005e48:	617b      	str	r3, [r7, #20]
 8005e4a:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d003      	beq.n	8005e5c <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8005e54:	2301      	movs	r3, #1
 8005e56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e5a:	e003      	b.n	8005e64 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2201      	movs	r2, #1
 8005e60:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2200      	movs	r2, #0
 8005e68:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8005e6c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3730      	adds	r7, #48	@ 0x30
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b088      	sub	sp, #32
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	603b      	str	r3, [r7, #0]
 8005e84:	4613      	mov	r3, r2
 8005e86:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005e88:	f7fe fc5e 	bl	8004748 <HAL_GetTick>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e90:	1a9b      	subs	r3, r3, r2
 8005e92:	683a      	ldr	r2, [r7, #0]
 8005e94:	4413      	add	r3, r2
 8005e96:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005e98:	f7fe fc56 	bl	8004748 <HAL_GetTick>
 8005e9c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005e9e:	4b39      	ldr	r3, [pc, #228]	@ (8005f84 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	015b      	lsls	r3, r3, #5
 8005ea4:	0d1b      	lsrs	r3, r3, #20
 8005ea6:	69fa      	ldr	r2, [r7, #28]
 8005ea8:	fb02 f303 	mul.w	r3, r2, r3
 8005eac:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005eae:	e054      	b.n	8005f5a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb6:	d050      	beq.n	8005f5a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005eb8:	f7fe fc46 	bl	8004748 <HAL_GetTick>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	1ad3      	subs	r3, r2, r3
 8005ec2:	69fa      	ldr	r2, [r7, #28]
 8005ec4:	429a      	cmp	r2, r3
 8005ec6:	d902      	bls.n	8005ece <SPI_WaitFlagStateUntilTimeout+0x56>
 8005ec8:	69fb      	ldr	r3, [r7, #28]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d13d      	bne.n	8005f4a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	685a      	ldr	r2, [r3, #4]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005edc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005ee6:	d111      	bne.n	8005f0c <SPI_WaitFlagStateUntilTimeout+0x94>
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	689b      	ldr	r3, [r3, #8]
 8005eec:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005ef0:	d004      	beq.n	8005efc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005efa:	d107      	bne.n	8005f0c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f0a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005f14:	d10f      	bne.n	8005f36 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005f24:	601a      	str	r2, [r3, #0]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005f34:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2201      	movs	r2, #1
 8005f3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e017      	b.n	8005f7a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d101      	bne.n	8005f54 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005f50:	2300      	movs	r3, #0
 8005f52:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	3b01      	subs	r3, #1
 8005f58:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	689a      	ldr	r2, [r3, #8]
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	4013      	ands	r3, r2
 8005f64:	68ba      	ldr	r2, [r7, #8]
 8005f66:	429a      	cmp	r2, r3
 8005f68:	bf0c      	ite	eq
 8005f6a:	2301      	moveq	r3, #1
 8005f6c:	2300      	movne	r3, #0
 8005f6e:	b2db      	uxtb	r3, r3
 8005f70:	461a      	mov	r2, r3
 8005f72:	79fb      	ldrb	r3, [r7, #7]
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d19b      	bne.n	8005eb0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3720      	adds	r7, #32
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}
 8005f82:	bf00      	nop
 8005f84:	20000020 	.word	0x20000020

08005f88 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b086      	sub	sp, #24
 8005f8c:	af02      	add	r7, sp, #8
 8005f8e:	60f8      	str	r0, [r7, #12]
 8005f90:	60b9      	str	r1, [r7, #8]
 8005f92:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f9c:	d111      	bne.n	8005fc2 <SPI_EndRxTransaction+0x3a>
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	689b      	ldr	r3, [r3, #8]
 8005fa2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005fa6:	d004      	beq.n	8005fb2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fb0:	d107      	bne.n	8005fc2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005fc0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fca:	d12a      	bne.n	8006022 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	689b      	ldr	r3, [r3, #8]
 8005fd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fd4:	d012      	beq.n	8005ffc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	9300      	str	r3, [sp, #0]
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	2180      	movs	r1, #128	@ 0x80
 8005fe0:	68f8      	ldr	r0, [r7, #12]
 8005fe2:	f7ff ff49 	bl	8005e78 <SPI_WaitFlagStateUntilTimeout>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d02d      	beq.n	8006048 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ff0:	f043 0220 	orr.w	r2, r3, #32
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005ff8:	2303      	movs	r3, #3
 8005ffa:	e026      	b.n	800604a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	9300      	str	r3, [sp, #0]
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	2200      	movs	r2, #0
 8006004:	2101      	movs	r1, #1
 8006006:	68f8      	ldr	r0, [r7, #12]
 8006008:	f7ff ff36 	bl	8005e78 <SPI_WaitFlagStateUntilTimeout>
 800600c:	4603      	mov	r3, r0
 800600e:	2b00      	cmp	r3, #0
 8006010:	d01a      	beq.n	8006048 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006016:	f043 0220 	orr.w	r2, r3, #32
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800601e:	2303      	movs	r3, #3
 8006020:	e013      	b.n	800604a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	9300      	str	r3, [sp, #0]
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	2200      	movs	r2, #0
 800602a:	2101      	movs	r1, #1
 800602c:	68f8      	ldr	r0, [r7, #12]
 800602e:	f7ff ff23 	bl	8005e78 <SPI_WaitFlagStateUntilTimeout>
 8006032:	4603      	mov	r3, r0
 8006034:	2b00      	cmp	r3, #0
 8006036:	d007      	beq.n	8006048 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800603c:	f043 0220 	orr.w	r2, r3, #32
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8006044:	2303      	movs	r3, #3
 8006046:	e000      	b.n	800604a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3710      	adds	r7, #16
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
	...

08006054 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b088      	sub	sp, #32
 8006058:	af02      	add	r7, sp, #8
 800605a:	60f8      	str	r0, [r7, #12]
 800605c:	60b9      	str	r1, [r7, #8]
 800605e:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	9300      	str	r3, [sp, #0]
 8006064:	68bb      	ldr	r3, [r7, #8]
 8006066:	2201      	movs	r2, #1
 8006068:	2102      	movs	r1, #2
 800606a:	68f8      	ldr	r0, [r7, #12]
 800606c:	f7ff ff04 	bl	8005e78 <SPI_WaitFlagStateUntilTimeout>
 8006070:	4603      	mov	r3, r0
 8006072:	2b00      	cmp	r3, #0
 8006074:	d007      	beq.n	8006086 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800607a:	f043 0220 	orr.w	r2, r3, #32
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8006082:	2303      	movs	r3, #3
 8006084:	e032      	b.n	80060ec <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006086:	4b1b      	ldr	r3, [pc, #108]	@ (80060f4 <SPI_EndRxTxTransaction+0xa0>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a1b      	ldr	r2, [pc, #108]	@ (80060f8 <SPI_EndRxTxTransaction+0xa4>)
 800608c:	fba2 2303 	umull	r2, r3, r2, r3
 8006090:	0d5b      	lsrs	r3, r3, #21
 8006092:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8006096:	fb02 f303 	mul.w	r3, r2, r3
 800609a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	685b      	ldr	r3, [r3, #4]
 80060a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80060a4:	d112      	bne.n	80060cc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	9300      	str	r3, [sp, #0]
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	2200      	movs	r2, #0
 80060ae:	2180      	movs	r1, #128	@ 0x80
 80060b0:	68f8      	ldr	r0, [r7, #12]
 80060b2:	f7ff fee1 	bl	8005e78 <SPI_WaitFlagStateUntilTimeout>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d016      	beq.n	80060ea <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060c0:	f043 0220 	orr.w	r2, r3, #32
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80060c8:	2303      	movs	r3, #3
 80060ca:	e00f      	b.n	80060ec <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d00a      	beq.n	80060e8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80060d2:	697b      	ldr	r3, [r7, #20]
 80060d4:	3b01      	subs	r3, #1
 80060d6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	689b      	ldr	r3, [r3, #8]
 80060de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060e2:	2b80      	cmp	r3, #128	@ 0x80
 80060e4:	d0f2      	beq.n	80060cc <SPI_EndRxTxTransaction+0x78>
 80060e6:	e000      	b.n	80060ea <SPI_EndRxTxTransaction+0x96>
        break;
 80060e8:	bf00      	nop
  }

  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3718      	adds	r7, #24
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	20000020 	.word	0x20000020
 80060f8:	165e9f81 	.word	0x165e9f81

080060fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b082      	sub	sp, #8
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2b00      	cmp	r3, #0
 8006108:	d101      	bne.n	800610e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800610a:	2301      	movs	r3, #1
 800610c:	e041      	b.n	8006192 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006114:	b2db      	uxtb	r3, r3
 8006116:	2b00      	cmp	r3, #0
 8006118:	d106      	bne.n	8006128 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006122:	6878      	ldr	r0, [r7, #4]
 8006124:	f7fd fa80 	bl	8003628 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2202      	movs	r2, #2
 800612c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	3304      	adds	r3, #4
 8006138:	4619      	mov	r1, r3
 800613a:	4610      	mov	r0, r2
 800613c:	f000 fd24 	bl	8006b88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006190:	2300      	movs	r3, #0
}
 8006192:	4618      	mov	r0, r3
 8006194:	3708      	adds	r7, #8
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}
	...

0800619c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800619c:	b480      	push	{r7}
 800619e:	b085      	sub	sp, #20
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061aa:	b2db      	uxtb	r3, r3
 80061ac:	2b01      	cmp	r3, #1
 80061ae:	d001      	beq.n	80061b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80061b0:	2301      	movs	r3, #1
 80061b2:	e044      	b.n	800623e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2202      	movs	r2, #2
 80061b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	68da      	ldr	r2, [r3, #12]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f042 0201 	orr.w	r2, r2, #1
 80061ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a1e      	ldr	r2, [pc, #120]	@ (800624c <HAL_TIM_Base_Start_IT+0xb0>)
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d018      	beq.n	8006208 <HAL_TIM_Base_Start_IT+0x6c>
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80061de:	d013      	beq.n	8006208 <HAL_TIM_Base_Start_IT+0x6c>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	4a1a      	ldr	r2, [pc, #104]	@ (8006250 <HAL_TIM_Base_Start_IT+0xb4>)
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d00e      	beq.n	8006208 <HAL_TIM_Base_Start_IT+0x6c>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a19      	ldr	r2, [pc, #100]	@ (8006254 <HAL_TIM_Base_Start_IT+0xb8>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d009      	beq.n	8006208 <HAL_TIM_Base_Start_IT+0x6c>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a17      	ldr	r2, [pc, #92]	@ (8006258 <HAL_TIM_Base_Start_IT+0xbc>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d004      	beq.n	8006208 <HAL_TIM_Base_Start_IT+0x6c>
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a16      	ldr	r2, [pc, #88]	@ (800625c <HAL_TIM_Base_Start_IT+0xc0>)
 8006204:	4293      	cmp	r3, r2
 8006206:	d111      	bne.n	800622c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	f003 0307 	and.w	r3, r3, #7
 8006212:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	2b06      	cmp	r3, #6
 8006218:	d010      	beq.n	800623c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f042 0201 	orr.w	r2, r2, #1
 8006228:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800622a:	e007      	b.n	800623c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	f042 0201 	orr.w	r2, r2, #1
 800623a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	3714      	adds	r7, #20
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr
 800624a:	bf00      	nop
 800624c:	40010000 	.word	0x40010000
 8006250:	40000400 	.word	0x40000400
 8006254:	40000800 	.word	0x40000800
 8006258:	40000c00 	.word	0x40000c00
 800625c:	40014000 	.word	0x40014000

08006260 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b082      	sub	sp, #8
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2b00      	cmp	r3, #0
 800626c:	d101      	bne.n	8006272 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800626e:	2301      	movs	r3, #1
 8006270:	e041      	b.n	80062f6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006278:	b2db      	uxtb	r3, r3
 800627a:	2b00      	cmp	r3, #0
 800627c:	d106      	bne.n	800628c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2200      	movs	r2, #0
 8006282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f7fd f8a8 	bl	80033dc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2202      	movs	r2, #2
 8006290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681a      	ldr	r2, [r3, #0]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	3304      	adds	r3, #4
 800629c:	4619      	mov	r1, r3
 800629e:	4610      	mov	r0, r2
 80062a0:	f000 fc72 	bl	8006b88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2201      	movs	r2, #1
 80062c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2201      	movs	r2, #1
 80062d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2201      	movs	r2, #1
 80062d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2201      	movs	r2, #1
 80062e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80062f4:	2300      	movs	r3, #0
}
 80062f6:	4618      	mov	r0, r3
 80062f8:	3708      	adds	r7, #8
 80062fa:	46bd      	mov	sp, r7
 80062fc:	bd80      	pop	{r7, pc}
	...

08006300 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b084      	sub	sp, #16
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800630a:	2300      	movs	r3, #0
 800630c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d104      	bne.n	800631e <HAL_TIM_IC_Start_IT+0x1e>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800631a:	b2db      	uxtb	r3, r3
 800631c:	e013      	b.n	8006346 <HAL_TIM_IC_Start_IT+0x46>
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	2b04      	cmp	r3, #4
 8006322:	d104      	bne.n	800632e <HAL_TIM_IC_Start_IT+0x2e>
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800632a:	b2db      	uxtb	r3, r3
 800632c:	e00b      	b.n	8006346 <HAL_TIM_IC_Start_IT+0x46>
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	2b08      	cmp	r3, #8
 8006332:	d104      	bne.n	800633e <HAL_TIM_IC_Start_IT+0x3e>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800633a:	b2db      	uxtb	r3, r3
 800633c:	e003      	b.n	8006346 <HAL_TIM_IC_Start_IT+0x46>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006344:	b2db      	uxtb	r3, r3
 8006346:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d104      	bne.n	8006358 <HAL_TIM_IC_Start_IT+0x58>
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006354:	b2db      	uxtb	r3, r3
 8006356:	e013      	b.n	8006380 <HAL_TIM_IC_Start_IT+0x80>
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	2b04      	cmp	r3, #4
 800635c:	d104      	bne.n	8006368 <HAL_TIM_IC_Start_IT+0x68>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006364:	b2db      	uxtb	r3, r3
 8006366:	e00b      	b.n	8006380 <HAL_TIM_IC_Start_IT+0x80>
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	2b08      	cmp	r3, #8
 800636c:	d104      	bne.n	8006378 <HAL_TIM_IC_Start_IT+0x78>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006374:	b2db      	uxtb	r3, r3
 8006376:	e003      	b.n	8006380 <HAL_TIM_IC_Start_IT+0x80>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800637e:	b2db      	uxtb	r3, r3
 8006380:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006382:	7bbb      	ldrb	r3, [r7, #14]
 8006384:	2b01      	cmp	r3, #1
 8006386:	d102      	bne.n	800638e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006388:	7b7b      	ldrb	r3, [r7, #13]
 800638a:	2b01      	cmp	r3, #1
 800638c:	d001      	beq.n	8006392 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e0c2      	b.n	8006518 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d104      	bne.n	80063a2 <HAL_TIM_IC_Start_IT+0xa2>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2202      	movs	r2, #2
 800639c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80063a0:	e013      	b.n	80063ca <HAL_TIM_IC_Start_IT+0xca>
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	2b04      	cmp	r3, #4
 80063a6:	d104      	bne.n	80063b2 <HAL_TIM_IC_Start_IT+0xb2>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2202      	movs	r2, #2
 80063ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80063b0:	e00b      	b.n	80063ca <HAL_TIM_IC_Start_IT+0xca>
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	2b08      	cmp	r3, #8
 80063b6:	d104      	bne.n	80063c2 <HAL_TIM_IC_Start_IT+0xc2>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2202      	movs	r2, #2
 80063bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80063c0:	e003      	b.n	80063ca <HAL_TIM_IC_Start_IT+0xca>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2202      	movs	r2, #2
 80063c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80063ca:	683b      	ldr	r3, [r7, #0]
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d104      	bne.n	80063da <HAL_TIM_IC_Start_IT+0xda>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2202      	movs	r2, #2
 80063d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80063d8:	e013      	b.n	8006402 <HAL_TIM_IC_Start_IT+0x102>
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	2b04      	cmp	r3, #4
 80063de:	d104      	bne.n	80063ea <HAL_TIM_IC_Start_IT+0xea>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2202      	movs	r2, #2
 80063e4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80063e8:	e00b      	b.n	8006402 <HAL_TIM_IC_Start_IT+0x102>
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	2b08      	cmp	r3, #8
 80063ee:	d104      	bne.n	80063fa <HAL_TIM_IC_Start_IT+0xfa>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	2202      	movs	r2, #2
 80063f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80063f8:	e003      	b.n	8006402 <HAL_TIM_IC_Start_IT+0x102>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2202      	movs	r2, #2
 80063fe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8006402:	683b      	ldr	r3, [r7, #0]
 8006404:	2b0c      	cmp	r3, #12
 8006406:	d841      	bhi.n	800648c <HAL_TIM_IC_Start_IT+0x18c>
 8006408:	a201      	add	r2, pc, #4	@ (adr r2, 8006410 <HAL_TIM_IC_Start_IT+0x110>)
 800640a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800640e:	bf00      	nop
 8006410:	08006445 	.word	0x08006445
 8006414:	0800648d 	.word	0x0800648d
 8006418:	0800648d 	.word	0x0800648d
 800641c:	0800648d 	.word	0x0800648d
 8006420:	08006457 	.word	0x08006457
 8006424:	0800648d 	.word	0x0800648d
 8006428:	0800648d 	.word	0x0800648d
 800642c:	0800648d 	.word	0x0800648d
 8006430:	08006469 	.word	0x08006469
 8006434:	0800648d 	.word	0x0800648d
 8006438:	0800648d 	.word	0x0800648d
 800643c:	0800648d 	.word	0x0800648d
 8006440:	0800647b 	.word	0x0800647b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	68da      	ldr	r2, [r3, #12]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f042 0202 	orr.w	r2, r2, #2
 8006452:	60da      	str	r2, [r3, #12]
      break;
 8006454:	e01d      	b.n	8006492 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	68da      	ldr	r2, [r3, #12]
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f042 0204 	orr.w	r2, r2, #4
 8006464:	60da      	str	r2, [r3, #12]
      break;
 8006466:	e014      	b.n	8006492 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	68da      	ldr	r2, [r3, #12]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f042 0208 	orr.w	r2, r2, #8
 8006476:	60da      	str	r2, [r3, #12]
      break;
 8006478:	e00b      	b.n	8006492 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68da      	ldr	r2, [r3, #12]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f042 0210 	orr.w	r2, r2, #16
 8006488:	60da      	str	r2, [r3, #12]
      break;
 800648a:	e002      	b.n	8006492 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	73fb      	strb	r3, [r7, #15]
      break;
 8006490:	bf00      	nop
  }

  if (status == HAL_OK)
 8006492:	7bfb      	ldrb	r3, [r7, #15]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d13e      	bne.n	8006516 <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2201      	movs	r2, #1
 800649e:	6839      	ldr	r1, [r7, #0]
 80064a0:	4618      	mov	r0, r3
 80064a2:	f000 fdb5 	bl	8007010 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	4a1d      	ldr	r2, [pc, #116]	@ (8006520 <HAL_TIM_IC_Start_IT+0x220>)
 80064ac:	4293      	cmp	r3, r2
 80064ae:	d018      	beq.n	80064e2 <HAL_TIM_IC_Start_IT+0x1e2>
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064b8:	d013      	beq.n	80064e2 <HAL_TIM_IC_Start_IT+0x1e2>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a19      	ldr	r2, [pc, #100]	@ (8006524 <HAL_TIM_IC_Start_IT+0x224>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d00e      	beq.n	80064e2 <HAL_TIM_IC_Start_IT+0x1e2>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	4a17      	ldr	r2, [pc, #92]	@ (8006528 <HAL_TIM_IC_Start_IT+0x228>)
 80064ca:	4293      	cmp	r3, r2
 80064cc:	d009      	beq.n	80064e2 <HAL_TIM_IC_Start_IT+0x1e2>
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	4a16      	ldr	r2, [pc, #88]	@ (800652c <HAL_TIM_IC_Start_IT+0x22c>)
 80064d4:	4293      	cmp	r3, r2
 80064d6:	d004      	beq.n	80064e2 <HAL_TIM_IC_Start_IT+0x1e2>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a14      	ldr	r2, [pc, #80]	@ (8006530 <HAL_TIM_IC_Start_IT+0x230>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d111      	bne.n	8006506 <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	689b      	ldr	r3, [r3, #8]
 80064e8:	f003 0307 	and.w	r3, r3, #7
 80064ec:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	2b06      	cmp	r3, #6
 80064f2:	d010      	beq.n	8006516 <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681a      	ldr	r2, [r3, #0]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f042 0201 	orr.w	r2, r2, #1
 8006502:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006504:	e007      	b.n	8006516 <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681a      	ldr	r2, [r3, #0]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f042 0201 	orr.w	r2, r2, #1
 8006514:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006516:	7bfb      	ldrb	r3, [r7, #15]
}
 8006518:	4618      	mov	r0, r3
 800651a:	3710      	adds	r7, #16
 800651c:	46bd      	mov	sp, r7
 800651e:	bd80      	pop	{r7, pc}
 8006520:	40010000 	.word	0x40010000
 8006524:	40000400 	.word	0x40000400
 8006528:	40000800 	.word	0x40000800
 800652c:	40000c00 	.word	0x40000c00
 8006530:	40014000 	.word	0x40014000

08006534 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b084      	sub	sp, #16
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
 800653c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800653e:	2300      	movs	r3, #0
 8006540:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	2b0c      	cmp	r3, #12
 8006546:	d841      	bhi.n	80065cc <HAL_TIM_IC_Stop_IT+0x98>
 8006548:	a201      	add	r2, pc, #4	@ (adr r2, 8006550 <HAL_TIM_IC_Stop_IT+0x1c>)
 800654a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800654e:	bf00      	nop
 8006550:	08006585 	.word	0x08006585
 8006554:	080065cd 	.word	0x080065cd
 8006558:	080065cd 	.word	0x080065cd
 800655c:	080065cd 	.word	0x080065cd
 8006560:	08006597 	.word	0x08006597
 8006564:	080065cd 	.word	0x080065cd
 8006568:	080065cd 	.word	0x080065cd
 800656c:	080065cd 	.word	0x080065cd
 8006570:	080065a9 	.word	0x080065a9
 8006574:	080065cd 	.word	0x080065cd
 8006578:	080065cd 	.word	0x080065cd
 800657c:	080065cd 	.word	0x080065cd
 8006580:	080065bb 	.word	0x080065bb
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	68da      	ldr	r2, [r3, #12]
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	f022 0202 	bic.w	r2, r2, #2
 8006592:	60da      	str	r2, [r3, #12]
      break;
 8006594:	e01d      	b.n	80065d2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	68da      	ldr	r2, [r3, #12]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f022 0204 	bic.w	r2, r2, #4
 80065a4:	60da      	str	r2, [r3, #12]
      break;
 80065a6:	e014      	b.n	80065d2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	68da      	ldr	r2, [r3, #12]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f022 0208 	bic.w	r2, r2, #8
 80065b6:	60da      	str	r2, [r3, #12]
      break;
 80065b8:	e00b      	b.n	80065d2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	68da      	ldr	r2, [r3, #12]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	f022 0210 	bic.w	r2, r2, #16
 80065c8:	60da      	str	r2, [r3, #12]
      break;
 80065ca:	e002      	b.n	80065d2 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 80065cc:	2301      	movs	r3, #1
 80065ce:	73fb      	strb	r3, [r7, #15]
      break;
 80065d0:	bf00      	nop
  }

  if (status == HAL_OK)
 80065d2:	7bfb      	ldrb	r3, [r7, #15]
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d156      	bne.n	8006686 <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	2200      	movs	r2, #0
 80065de:	6839      	ldr	r1, [r7, #0]
 80065e0:	4618      	mov	r0, r3
 80065e2:	f000 fd15 	bl	8007010 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	6a1a      	ldr	r2, [r3, #32]
 80065ec:	f241 1311 	movw	r3, #4369	@ 0x1111
 80065f0:	4013      	ands	r3, r2
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d10f      	bne.n	8006616 <HAL_TIM_IC_Stop_IT+0xe2>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	6a1a      	ldr	r2, [r3, #32]
 80065fc:	f240 4344 	movw	r3, #1092	@ 0x444
 8006600:	4013      	ands	r3, r2
 8006602:	2b00      	cmp	r3, #0
 8006604:	d107      	bne.n	8006616 <HAL_TIM_IC_Stop_IT+0xe2>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f022 0201 	bic.w	r2, r2, #1
 8006614:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d104      	bne.n	8006626 <HAL_TIM_IC_Stop_IT+0xf2>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006624:	e013      	b.n	800664e <HAL_TIM_IC_Stop_IT+0x11a>
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	2b04      	cmp	r3, #4
 800662a:	d104      	bne.n	8006636 <HAL_TIM_IC_Stop_IT+0x102>
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006634:	e00b      	b.n	800664e <HAL_TIM_IC_Stop_IT+0x11a>
 8006636:	683b      	ldr	r3, [r7, #0]
 8006638:	2b08      	cmp	r3, #8
 800663a:	d104      	bne.n	8006646 <HAL_TIM_IC_Stop_IT+0x112>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2201      	movs	r2, #1
 8006640:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006644:	e003      	b.n	800664e <HAL_TIM_IC_Stop_IT+0x11a>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	2201      	movs	r2, #1
 800664a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d104      	bne.n	800665e <HAL_TIM_IC_Stop_IT+0x12a>
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2201      	movs	r2, #1
 8006658:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800665c:	e013      	b.n	8006686 <HAL_TIM_IC_Stop_IT+0x152>
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	2b04      	cmp	r3, #4
 8006662:	d104      	bne.n	800666e <HAL_TIM_IC_Stop_IT+0x13a>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2201      	movs	r2, #1
 8006668:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800666c:	e00b      	b.n	8006686 <HAL_TIM_IC_Stop_IT+0x152>
 800666e:	683b      	ldr	r3, [r7, #0]
 8006670:	2b08      	cmp	r3, #8
 8006672:	d104      	bne.n	800667e <HAL_TIM_IC_Stop_IT+0x14a>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800667c:	e003      	b.n	8006686 <HAL_TIM_IC_Stop_IT+0x152>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2201      	movs	r2, #1
 8006682:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8006686:	7bfb      	ldrb	r3, [r7, #15]
}
 8006688:	4618      	mov	r0, r3
 800668a:	3710      	adds	r7, #16
 800668c:	46bd      	mov	sp, r7
 800668e:	bd80      	pop	{r7, pc}

08006690 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006690:	b580      	push	{r7, lr}
 8006692:	b084      	sub	sp, #16
 8006694:	af00      	add	r7, sp, #0
 8006696:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	68db      	ldr	r3, [r3, #12]
 800669e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	f003 0302 	and.w	r3, r3, #2
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d020      	beq.n	80066f4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	f003 0302 	and.w	r3, r3, #2
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d01b      	beq.n	80066f4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f06f 0202 	mvn.w	r2, #2
 80066c4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	2201      	movs	r2, #1
 80066ca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	699b      	ldr	r3, [r3, #24]
 80066d2:	f003 0303 	and.w	r3, r3, #3
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d003      	beq.n	80066e2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f7fa fd42 	bl	8001164 <HAL_TIM_IC_CaptureCallback>
 80066e0:	e005      	b.n	80066ee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80066e2:	6878      	ldr	r0, [r7, #4]
 80066e4:	f000 fa31 	bl	8006b4a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066e8:	6878      	ldr	r0, [r7, #4]
 80066ea:	f000 fa38 	bl	8006b5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	2200      	movs	r2, #0
 80066f2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80066f4:	68bb      	ldr	r3, [r7, #8]
 80066f6:	f003 0304 	and.w	r3, r3, #4
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d020      	beq.n	8006740 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	f003 0304 	and.w	r3, r3, #4
 8006704:	2b00      	cmp	r3, #0
 8006706:	d01b      	beq.n	8006740 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f06f 0204 	mvn.w	r2, #4
 8006710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2202      	movs	r2, #2
 8006716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	699b      	ldr	r3, [r3, #24]
 800671e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006722:	2b00      	cmp	r3, #0
 8006724:	d003      	beq.n	800672e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	f7fa fd1c 	bl	8001164 <HAL_TIM_IC_CaptureCallback>
 800672c:	e005      	b.n	800673a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 fa0b 	bl	8006b4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f000 fa12 	bl	8006b5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2200      	movs	r2, #0
 800673e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	f003 0308 	and.w	r3, r3, #8
 8006746:	2b00      	cmp	r3, #0
 8006748:	d020      	beq.n	800678c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	f003 0308 	and.w	r3, r3, #8
 8006750:	2b00      	cmp	r3, #0
 8006752:	d01b      	beq.n	800678c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f06f 0208 	mvn.w	r2, #8
 800675c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	2204      	movs	r2, #4
 8006762:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	69db      	ldr	r3, [r3, #28]
 800676a:	f003 0303 	and.w	r3, r3, #3
 800676e:	2b00      	cmp	r3, #0
 8006770:	d003      	beq.n	800677a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006772:	6878      	ldr	r0, [r7, #4]
 8006774:	f7fa fcf6 	bl	8001164 <HAL_TIM_IC_CaptureCallback>
 8006778:	e005      	b.n	8006786 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f000 f9e5 	bl	8006b4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f000 f9ec 	bl	8006b5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	2200      	movs	r2, #0
 800678a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	f003 0310 	and.w	r3, r3, #16
 8006792:	2b00      	cmp	r3, #0
 8006794:	d020      	beq.n	80067d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f003 0310 	and.w	r3, r3, #16
 800679c:	2b00      	cmp	r3, #0
 800679e:	d01b      	beq.n	80067d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f06f 0210 	mvn.w	r2, #16
 80067a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2208      	movs	r2, #8
 80067ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	69db      	ldr	r3, [r3, #28]
 80067b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d003      	beq.n	80067c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f7fa fcd0 	bl	8001164 <HAL_TIM_IC_CaptureCallback>
 80067c4:	e005      	b.n	80067d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067c6:	6878      	ldr	r0, [r7, #4]
 80067c8:	f000 f9bf 	bl	8006b4a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f000 f9c6 	bl	8006b5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2200      	movs	r2, #0
 80067d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	f003 0301 	and.w	r3, r3, #1
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d00c      	beq.n	80067fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	f003 0301 	and.w	r3, r3, #1
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d007      	beq.n	80067fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f06f 0201 	mvn.w	r2, #1
 80067f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 f99d 	bl	8006b36 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006802:	2b00      	cmp	r3, #0
 8006804:	d00c      	beq.n	8006820 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800680c:	2b00      	cmp	r3, #0
 800680e:	d007      	beq.n	8006820 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800681a:	6878      	ldr	r0, [r7, #4]
 800681c:	f000 fc96 	bl	800714c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006820:	68bb      	ldr	r3, [r7, #8]
 8006822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00c      	beq.n	8006844 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006830:	2b00      	cmp	r3, #0
 8006832:	d007      	beq.n	8006844 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800683c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 f997 	bl	8006b72 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006844:	68bb      	ldr	r3, [r7, #8]
 8006846:	f003 0320 	and.w	r3, r3, #32
 800684a:	2b00      	cmp	r3, #0
 800684c:	d00c      	beq.n	8006868 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	f003 0320 	and.w	r3, r3, #32
 8006854:	2b00      	cmp	r3, #0
 8006856:	d007      	beq.n	8006868 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f06f 0220 	mvn.w	r2, #32
 8006860:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f000 fc68 	bl	8007138 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006868:	bf00      	nop
 800686a:	3710      	adds	r7, #16
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b086      	sub	sp, #24
 8006874:	af00      	add	r7, sp, #0
 8006876:	60f8      	str	r0, [r7, #12]
 8006878:	60b9      	str	r1, [r7, #8]
 800687a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800687c:	2300      	movs	r3, #0
 800687e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006886:	2b01      	cmp	r3, #1
 8006888:	d101      	bne.n	800688e <HAL_TIM_IC_ConfigChannel+0x1e>
 800688a:	2302      	movs	r3, #2
 800688c:	e088      	b.n	80069a0 <HAL_TIM_IC_ConfigChannel+0x130>
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	2201      	movs	r2, #1
 8006892:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d11b      	bne.n	80068d4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80068ac:	f000 f9f8 	bl	8006ca0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	699a      	ldr	r2, [r3, #24]
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f022 020c 	bic.w	r2, r2, #12
 80068be:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	6999      	ldr	r1, [r3, #24]
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	689a      	ldr	r2, [r3, #8]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	430a      	orrs	r2, r1
 80068d0:	619a      	str	r2, [r3, #24]
 80068d2:	e060      	b.n	8006996 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2b04      	cmp	r3, #4
 80068d8:	d11c      	bne.n	8006914 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80068e6:	68bb      	ldr	r3, [r7, #8]
 80068e8:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80068ea:	f000 fa70 	bl	8006dce <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	699a      	ldr	r2, [r3, #24]
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80068fc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	6999      	ldr	r1, [r3, #24]
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	689b      	ldr	r3, [r3, #8]
 8006908:	021a      	lsls	r2, r3, #8
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	430a      	orrs	r2, r1
 8006910:	619a      	str	r2, [r3, #24]
 8006912:	e040      	b.n	8006996 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	2b08      	cmp	r3, #8
 8006918:	d11b      	bne.n	8006952 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006922:	68bb      	ldr	r3, [r7, #8]
 8006924:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 800692a:	f000 fabd 	bl	8006ea8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	69da      	ldr	r2, [r3, #28]
 8006934:	68fb      	ldr	r3, [r7, #12]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f022 020c 	bic.w	r2, r2, #12
 800693c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	69d9      	ldr	r1, [r3, #28]
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	689a      	ldr	r2, [r3, #8]
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	430a      	orrs	r2, r1
 800694e:	61da      	str	r2, [r3, #28]
 8006950:	e021      	b.n	8006996 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2b0c      	cmp	r3, #12
 8006956:	d11c      	bne.n	8006992 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006964:	68bb      	ldr	r3, [r7, #8]
 8006966:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006968:	f000 fada 	bl	8006f20 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	69da      	ldr	r2, [r3, #28]
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800697a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	69d9      	ldr	r1, [r3, #28]
 8006982:	68bb      	ldr	r3, [r7, #8]
 8006984:	689b      	ldr	r3, [r3, #8]
 8006986:	021a      	lsls	r2, r3, #8
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	430a      	orrs	r2, r1
 800698e:	61da      	str	r2, [r3, #28]
 8006990:	e001      	b.n	8006996 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006992:	2301      	movs	r3, #1
 8006994:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2200      	movs	r2, #0
 800699a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800699e:	7dfb      	ldrb	r3, [r7, #23]
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	3718      	adds	r7, #24
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bd80      	pop	{r7, pc}

080069a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80069a8:	b580      	push	{r7, lr}
 80069aa:	b084      	sub	sp, #16
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80069b2:	2300      	movs	r3, #0
 80069b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069bc:	2b01      	cmp	r3, #1
 80069be:	d101      	bne.n	80069c4 <HAL_TIM_ConfigClockSource+0x1c>
 80069c0:	2302      	movs	r3, #2
 80069c2:	e0b4      	b.n	8006b2e <HAL_TIM_ConfigClockSource+0x186>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2201      	movs	r2, #1
 80069c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2202      	movs	r2, #2
 80069d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	689b      	ldr	r3, [r3, #8]
 80069da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80069e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80069ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	68ba      	ldr	r2, [r7, #8]
 80069f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80069fc:	d03e      	beq.n	8006a7c <HAL_TIM_ConfigClockSource+0xd4>
 80069fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006a02:	f200 8087 	bhi.w	8006b14 <HAL_TIM_ConfigClockSource+0x16c>
 8006a06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a0a:	f000 8086 	beq.w	8006b1a <HAL_TIM_ConfigClockSource+0x172>
 8006a0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a12:	d87f      	bhi.n	8006b14 <HAL_TIM_ConfigClockSource+0x16c>
 8006a14:	2b70      	cmp	r3, #112	@ 0x70
 8006a16:	d01a      	beq.n	8006a4e <HAL_TIM_ConfigClockSource+0xa6>
 8006a18:	2b70      	cmp	r3, #112	@ 0x70
 8006a1a:	d87b      	bhi.n	8006b14 <HAL_TIM_ConfigClockSource+0x16c>
 8006a1c:	2b60      	cmp	r3, #96	@ 0x60
 8006a1e:	d050      	beq.n	8006ac2 <HAL_TIM_ConfigClockSource+0x11a>
 8006a20:	2b60      	cmp	r3, #96	@ 0x60
 8006a22:	d877      	bhi.n	8006b14 <HAL_TIM_ConfigClockSource+0x16c>
 8006a24:	2b50      	cmp	r3, #80	@ 0x50
 8006a26:	d03c      	beq.n	8006aa2 <HAL_TIM_ConfigClockSource+0xfa>
 8006a28:	2b50      	cmp	r3, #80	@ 0x50
 8006a2a:	d873      	bhi.n	8006b14 <HAL_TIM_ConfigClockSource+0x16c>
 8006a2c:	2b40      	cmp	r3, #64	@ 0x40
 8006a2e:	d058      	beq.n	8006ae2 <HAL_TIM_ConfigClockSource+0x13a>
 8006a30:	2b40      	cmp	r3, #64	@ 0x40
 8006a32:	d86f      	bhi.n	8006b14 <HAL_TIM_ConfigClockSource+0x16c>
 8006a34:	2b30      	cmp	r3, #48	@ 0x30
 8006a36:	d064      	beq.n	8006b02 <HAL_TIM_ConfigClockSource+0x15a>
 8006a38:	2b30      	cmp	r3, #48	@ 0x30
 8006a3a:	d86b      	bhi.n	8006b14 <HAL_TIM_ConfigClockSource+0x16c>
 8006a3c:	2b20      	cmp	r3, #32
 8006a3e:	d060      	beq.n	8006b02 <HAL_TIM_ConfigClockSource+0x15a>
 8006a40:	2b20      	cmp	r3, #32
 8006a42:	d867      	bhi.n	8006b14 <HAL_TIM_ConfigClockSource+0x16c>
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d05c      	beq.n	8006b02 <HAL_TIM_ConfigClockSource+0x15a>
 8006a48:	2b10      	cmp	r3, #16
 8006a4a:	d05a      	beq.n	8006b02 <HAL_TIM_ConfigClockSource+0x15a>
 8006a4c:	e062      	b.n	8006b14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a5e:	f000 fab7 	bl	8006fd0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a6a:	68bb      	ldr	r3, [r7, #8]
 8006a6c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006a70:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	68ba      	ldr	r2, [r7, #8]
 8006a78:	609a      	str	r2, [r3, #8]
      break;
 8006a7a:	e04f      	b.n	8006b1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a88:	683b      	ldr	r3, [r7, #0]
 8006a8a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a8c:	f000 faa0 	bl	8006fd0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	689a      	ldr	r2, [r3, #8]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006a9e:	609a      	str	r2, [r3, #8]
      break;
 8006aa0:	e03c      	b.n	8006b1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006aae:	461a      	mov	r2, r3
 8006ab0:	f000 f95e 	bl	8006d70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	2150      	movs	r1, #80	@ 0x50
 8006aba:	4618      	mov	r0, r3
 8006abc:	f000 fa6d 	bl	8006f9a <TIM_ITRx_SetConfig>
      break;
 8006ac0:	e02c      	b.n	8006b1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ace:	461a      	mov	r2, r3
 8006ad0:	f000 f9ba 	bl	8006e48 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	2160      	movs	r1, #96	@ 0x60
 8006ada:	4618      	mov	r0, r3
 8006adc:	f000 fa5d 	bl	8006f9a <TIM_ITRx_SetConfig>
      break;
 8006ae0:	e01c      	b.n	8006b1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006aee:	461a      	mov	r2, r3
 8006af0:	f000 f93e 	bl	8006d70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	2140      	movs	r1, #64	@ 0x40
 8006afa:	4618      	mov	r0, r3
 8006afc:	f000 fa4d 	bl	8006f9a <TIM_ITRx_SetConfig>
      break;
 8006b00:	e00c      	b.n	8006b1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681a      	ldr	r2, [r3, #0]
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4619      	mov	r1, r3
 8006b0c:	4610      	mov	r0, r2
 8006b0e:	f000 fa44 	bl	8006f9a <TIM_ITRx_SetConfig>
      break;
 8006b12:	e003      	b.n	8006b1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006b14:	2301      	movs	r3, #1
 8006b16:	73fb      	strb	r3, [r7, #15]
      break;
 8006b18:	e000      	b.n	8006b1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006b1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2201      	movs	r2, #1
 8006b20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b2e:	4618      	mov	r0, r3
 8006b30:	3710      	adds	r7, #16
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd80      	pop	{r7, pc}

08006b36 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b36:	b480      	push	{r7}
 8006b38:	b083      	sub	sp, #12
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006b3e:	bf00      	nop
 8006b40:	370c      	adds	r7, #12
 8006b42:	46bd      	mov	sp, r7
 8006b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b48:	4770      	bx	lr

08006b4a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b4a:	b480      	push	{r7}
 8006b4c:	b083      	sub	sp, #12
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b52:	bf00      	nop
 8006b54:	370c      	adds	r7, #12
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr

08006b5e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b5e:	b480      	push	{r7}
 8006b60:	b083      	sub	sp, #12
 8006b62:	af00      	add	r7, sp, #0
 8006b64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b66:	bf00      	nop
 8006b68:	370c      	adds	r7, #12
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b70:	4770      	bx	lr

08006b72 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b72:	b480      	push	{r7}
 8006b74:	b083      	sub	sp, #12
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b7a:	bf00      	nop
 8006b7c:	370c      	adds	r7, #12
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr
	...

08006b88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b085      	sub	sp, #20
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
 8006b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	4a3a      	ldr	r2, [pc, #232]	@ (8006c84 <TIM_Base_SetConfig+0xfc>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d00f      	beq.n	8006bc0 <TIM_Base_SetConfig+0x38>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ba6:	d00b      	beq.n	8006bc0 <TIM_Base_SetConfig+0x38>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	4a37      	ldr	r2, [pc, #220]	@ (8006c88 <TIM_Base_SetConfig+0x100>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d007      	beq.n	8006bc0 <TIM_Base_SetConfig+0x38>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	4a36      	ldr	r2, [pc, #216]	@ (8006c8c <TIM_Base_SetConfig+0x104>)
 8006bb4:	4293      	cmp	r3, r2
 8006bb6:	d003      	beq.n	8006bc0 <TIM_Base_SetConfig+0x38>
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a35      	ldr	r2, [pc, #212]	@ (8006c90 <TIM_Base_SetConfig+0x108>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d108      	bne.n	8006bd2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	68fa      	ldr	r2, [r7, #12]
 8006bce:	4313      	orrs	r3, r2
 8006bd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4a2b      	ldr	r2, [pc, #172]	@ (8006c84 <TIM_Base_SetConfig+0xfc>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d01b      	beq.n	8006c12 <TIM_Base_SetConfig+0x8a>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006be0:	d017      	beq.n	8006c12 <TIM_Base_SetConfig+0x8a>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	4a28      	ldr	r2, [pc, #160]	@ (8006c88 <TIM_Base_SetConfig+0x100>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d013      	beq.n	8006c12 <TIM_Base_SetConfig+0x8a>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	4a27      	ldr	r2, [pc, #156]	@ (8006c8c <TIM_Base_SetConfig+0x104>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d00f      	beq.n	8006c12 <TIM_Base_SetConfig+0x8a>
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	4a26      	ldr	r2, [pc, #152]	@ (8006c90 <TIM_Base_SetConfig+0x108>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d00b      	beq.n	8006c12 <TIM_Base_SetConfig+0x8a>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4a25      	ldr	r2, [pc, #148]	@ (8006c94 <TIM_Base_SetConfig+0x10c>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d007      	beq.n	8006c12 <TIM_Base_SetConfig+0x8a>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	4a24      	ldr	r2, [pc, #144]	@ (8006c98 <TIM_Base_SetConfig+0x110>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d003      	beq.n	8006c12 <TIM_Base_SetConfig+0x8a>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a23      	ldr	r2, [pc, #140]	@ (8006c9c <TIM_Base_SetConfig+0x114>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d108      	bne.n	8006c24 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	68db      	ldr	r3, [r3, #12]
 8006c1e:	68fa      	ldr	r2, [r7, #12]
 8006c20:	4313      	orrs	r3, r2
 8006c22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	695b      	ldr	r3, [r3, #20]
 8006c2e:	4313      	orrs	r3, r2
 8006c30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	68fa      	ldr	r2, [r7, #12]
 8006c36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c38:	683b      	ldr	r3, [r7, #0]
 8006c3a:	689a      	ldr	r2, [r3, #8]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	681a      	ldr	r2, [r3, #0]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	4a0e      	ldr	r2, [pc, #56]	@ (8006c84 <TIM_Base_SetConfig+0xfc>)
 8006c4c:	4293      	cmp	r3, r2
 8006c4e:	d103      	bne.n	8006c58 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	691a      	ldr	r2, [r3, #16]
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	691b      	ldr	r3, [r3, #16]
 8006c62:	f003 0301 	and.w	r3, r3, #1
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d105      	bne.n	8006c76 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	691b      	ldr	r3, [r3, #16]
 8006c6e:	f023 0201 	bic.w	r2, r3, #1
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	611a      	str	r2, [r3, #16]
  }
}
 8006c76:	bf00      	nop
 8006c78:	3714      	adds	r7, #20
 8006c7a:	46bd      	mov	sp, r7
 8006c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c80:	4770      	bx	lr
 8006c82:	bf00      	nop
 8006c84:	40010000 	.word	0x40010000
 8006c88:	40000400 	.word	0x40000400
 8006c8c:	40000800 	.word	0x40000800
 8006c90:	40000c00 	.word	0x40000c00
 8006c94:	40014000 	.word	0x40014000
 8006c98:	40014400 	.word	0x40014400
 8006c9c:	40014800 	.word	0x40014800

08006ca0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006ca0:	b480      	push	{r7}
 8006ca2:	b087      	sub	sp, #28
 8006ca4:	af00      	add	r7, sp, #0
 8006ca6:	60f8      	str	r0, [r7, #12]
 8006ca8:	60b9      	str	r1, [r7, #8]
 8006caa:	607a      	str	r2, [r7, #4]
 8006cac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	6a1b      	ldr	r3, [r3, #32]
 8006cb2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6a1b      	ldr	r3, [r3, #32]
 8006cb8:	f023 0201 	bic.w	r2, r3, #1
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	699b      	ldr	r3, [r3, #24]
 8006cc4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	4a24      	ldr	r2, [pc, #144]	@ (8006d5c <TIM_TI1_SetConfig+0xbc>)
 8006cca:	4293      	cmp	r3, r2
 8006ccc:	d013      	beq.n	8006cf6 <TIM_TI1_SetConfig+0x56>
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006cd4:	d00f      	beq.n	8006cf6 <TIM_TI1_SetConfig+0x56>
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	4a21      	ldr	r2, [pc, #132]	@ (8006d60 <TIM_TI1_SetConfig+0xc0>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d00b      	beq.n	8006cf6 <TIM_TI1_SetConfig+0x56>
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	4a20      	ldr	r2, [pc, #128]	@ (8006d64 <TIM_TI1_SetConfig+0xc4>)
 8006ce2:	4293      	cmp	r3, r2
 8006ce4:	d007      	beq.n	8006cf6 <TIM_TI1_SetConfig+0x56>
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	4a1f      	ldr	r2, [pc, #124]	@ (8006d68 <TIM_TI1_SetConfig+0xc8>)
 8006cea:	4293      	cmp	r3, r2
 8006cec:	d003      	beq.n	8006cf6 <TIM_TI1_SetConfig+0x56>
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	4a1e      	ldr	r2, [pc, #120]	@ (8006d6c <TIM_TI1_SetConfig+0xcc>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d101      	bne.n	8006cfa <TIM_TI1_SetConfig+0x5a>
 8006cf6:	2301      	movs	r3, #1
 8006cf8:	e000      	b.n	8006cfc <TIM_TI1_SetConfig+0x5c>
 8006cfa:	2300      	movs	r3, #0
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d008      	beq.n	8006d12 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	f023 0303 	bic.w	r3, r3, #3
 8006d06:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006d08:	697a      	ldr	r2, [r7, #20]
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	4313      	orrs	r3, r2
 8006d0e:	617b      	str	r3, [r7, #20]
 8006d10:	e003      	b.n	8006d1a <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006d12:	697b      	ldr	r3, [r7, #20]
 8006d14:	f043 0301 	orr.w	r3, r3, #1
 8006d18:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d1a:	697b      	ldr	r3, [r7, #20]
 8006d1c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	011b      	lsls	r3, r3, #4
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	697a      	ldr	r2, [r7, #20]
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006d2e:	693b      	ldr	r3, [r7, #16]
 8006d30:	f023 030a 	bic.w	r3, r3, #10
 8006d34:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006d36:	68bb      	ldr	r3, [r7, #8]
 8006d38:	f003 030a 	and.w	r3, r3, #10
 8006d3c:	693a      	ldr	r2, [r7, #16]
 8006d3e:	4313      	orrs	r3, r2
 8006d40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	697a      	ldr	r2, [r7, #20]
 8006d46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	693a      	ldr	r2, [r7, #16]
 8006d4c:	621a      	str	r2, [r3, #32]
}
 8006d4e:	bf00      	nop
 8006d50:	371c      	adds	r7, #28
 8006d52:	46bd      	mov	sp, r7
 8006d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d58:	4770      	bx	lr
 8006d5a:	bf00      	nop
 8006d5c:	40010000 	.word	0x40010000
 8006d60:	40000400 	.word	0x40000400
 8006d64:	40000800 	.word	0x40000800
 8006d68:	40000c00 	.word	0x40000c00
 8006d6c:	40014000 	.word	0x40014000

08006d70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b087      	sub	sp, #28
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	6a1b      	ldr	r3, [r3, #32]
 8006d80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6a1b      	ldr	r3, [r3, #32]
 8006d86:	f023 0201 	bic.w	r2, r3, #1
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	699b      	ldr	r3, [r3, #24]
 8006d92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006d9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	011b      	lsls	r3, r3, #4
 8006da0:	693a      	ldr	r2, [r7, #16]
 8006da2:	4313      	orrs	r3, r2
 8006da4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006da6:	697b      	ldr	r3, [r7, #20]
 8006da8:	f023 030a 	bic.w	r3, r3, #10
 8006dac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006dae:	697a      	ldr	r2, [r7, #20]
 8006db0:	68bb      	ldr	r3, [r7, #8]
 8006db2:	4313      	orrs	r3, r2
 8006db4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	693a      	ldr	r2, [r7, #16]
 8006dba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	697a      	ldr	r2, [r7, #20]
 8006dc0:	621a      	str	r2, [r3, #32]
}
 8006dc2:	bf00      	nop
 8006dc4:	371c      	adds	r7, #28
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dcc:	4770      	bx	lr

08006dce <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006dce:	b480      	push	{r7}
 8006dd0:	b087      	sub	sp, #28
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	60f8      	str	r0, [r7, #12]
 8006dd6:	60b9      	str	r1, [r7, #8]
 8006dd8:	607a      	str	r2, [r7, #4]
 8006dda:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	6a1b      	ldr	r3, [r3, #32]
 8006de0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	6a1b      	ldr	r3, [r3, #32]
 8006de6:	f023 0210 	bic.w	r2, r3, #16
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	699b      	ldr	r3, [r3, #24]
 8006df2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006df4:	693b      	ldr	r3, [r7, #16]
 8006df6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006dfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	021b      	lsls	r3, r3, #8
 8006e00:	693a      	ldr	r2, [r7, #16]
 8006e02:	4313      	orrs	r3, r2
 8006e04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	031b      	lsls	r3, r3, #12
 8006e12:	b29b      	uxth	r3, r3
 8006e14:	693a      	ldr	r2, [r7, #16]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e1a:	697b      	ldr	r3, [r7, #20]
 8006e1c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e20:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	011b      	lsls	r3, r3, #4
 8006e26:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006e2a:	697a      	ldr	r2, [r7, #20]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	693a      	ldr	r2, [r7, #16]
 8006e34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	697a      	ldr	r2, [r7, #20]
 8006e3a:	621a      	str	r2, [r3, #32]
}
 8006e3c:	bf00      	nop
 8006e3e:	371c      	adds	r7, #28
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr

08006e48 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b087      	sub	sp, #28
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	60f8      	str	r0, [r7, #12]
 8006e50:	60b9      	str	r1, [r7, #8]
 8006e52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6a1b      	ldr	r3, [r3, #32]
 8006e58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	6a1b      	ldr	r3, [r3, #32]
 8006e5e:	f023 0210 	bic.w	r2, r3, #16
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	699b      	ldr	r3, [r3, #24]
 8006e6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006e72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	031b      	lsls	r3, r3, #12
 8006e78:	693a      	ldr	r2, [r7, #16]
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006e7e:	697b      	ldr	r3, [r7, #20]
 8006e80:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006e84:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	011b      	lsls	r3, r3, #4
 8006e8a:	697a      	ldr	r2, [r7, #20]
 8006e8c:	4313      	orrs	r3, r2
 8006e8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	693a      	ldr	r2, [r7, #16]
 8006e94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	697a      	ldr	r2, [r7, #20]
 8006e9a:	621a      	str	r2, [r3, #32]
}
 8006e9c:	bf00      	nop
 8006e9e:	371c      	adds	r7, #28
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea6:	4770      	bx	lr

08006ea8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006ea8:	b480      	push	{r7}
 8006eaa:	b087      	sub	sp, #28
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	607a      	str	r2, [r7, #4]
 8006eb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	6a1b      	ldr	r3, [r3, #32]
 8006eba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	6a1b      	ldr	r3, [r3, #32]
 8006ec0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	69db      	ldr	r3, [r3, #28]
 8006ecc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006ece:	693b      	ldr	r3, [r7, #16]
 8006ed0:	f023 0303 	bic.w	r3, r3, #3
 8006ed4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006ed6:	693a      	ldr	r2, [r7, #16]
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	4313      	orrs	r3, r2
 8006edc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006ee4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	011b      	lsls	r3, r3, #4
 8006eea:	b2db      	uxtb	r3, r3
 8006eec:	693a      	ldr	r2, [r7, #16]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006ef8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006efa:	68bb      	ldr	r3, [r7, #8]
 8006efc:	021b      	lsls	r3, r3, #8
 8006efe:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006f02:	697a      	ldr	r2, [r7, #20]
 8006f04:	4313      	orrs	r3, r2
 8006f06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	693a      	ldr	r2, [r7, #16]
 8006f0c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	697a      	ldr	r2, [r7, #20]
 8006f12:	621a      	str	r2, [r3, #32]
}
 8006f14:	bf00      	nop
 8006f16:	371c      	adds	r7, #28
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1e:	4770      	bx	lr

08006f20 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b087      	sub	sp, #28
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	60f8      	str	r0, [r7, #12]
 8006f28:	60b9      	str	r1, [r7, #8]
 8006f2a:	607a      	str	r2, [r7, #4]
 8006f2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	6a1b      	ldr	r3, [r3, #32]
 8006f32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6a1b      	ldr	r3, [r3, #32]
 8006f38:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	69db      	ldr	r3, [r3, #28]
 8006f44:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006f46:	693b      	ldr	r3, [r7, #16]
 8006f48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f4c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	021b      	lsls	r3, r3, #8
 8006f52:	693a      	ldr	r2, [r7, #16]
 8006f54:	4313      	orrs	r3, r2
 8006f56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006f5e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	031b      	lsls	r3, r3, #12
 8006f64:	b29b      	uxth	r3, r3
 8006f66:	693a      	ldr	r2, [r7, #16]
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006f72:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	031b      	lsls	r3, r3, #12
 8006f78:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006f7c:	697a      	ldr	r2, [r7, #20]
 8006f7e:	4313      	orrs	r3, r2
 8006f80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	693a      	ldr	r2, [r7, #16]
 8006f86:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	697a      	ldr	r2, [r7, #20]
 8006f8c:	621a      	str	r2, [r3, #32]
}
 8006f8e:	bf00      	nop
 8006f90:	371c      	adds	r7, #28
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr

08006f9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006f9a:	b480      	push	{r7}
 8006f9c:	b085      	sub	sp, #20
 8006f9e:	af00      	add	r7, sp, #0
 8006fa0:	6078      	str	r0, [r7, #4]
 8006fa2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	689b      	ldr	r3, [r3, #8]
 8006fa8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006fb2:	683a      	ldr	r2, [r7, #0]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	4313      	orrs	r3, r2
 8006fb8:	f043 0307 	orr.w	r3, r3, #7
 8006fbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	68fa      	ldr	r2, [r7, #12]
 8006fc2:	609a      	str	r2, [r3, #8]
}
 8006fc4:	bf00      	nop
 8006fc6:	3714      	adds	r7, #20
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fce:	4770      	bx	lr

08006fd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006fd0:	b480      	push	{r7}
 8006fd2:	b087      	sub	sp, #28
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	60f8      	str	r0, [r7, #12]
 8006fd8:	60b9      	str	r1, [r7, #8]
 8006fda:	607a      	str	r2, [r7, #4]
 8006fdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	689b      	ldr	r3, [r3, #8]
 8006fe2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006fea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	021a      	lsls	r2, r3, #8
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	431a      	orrs	r2, r3
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	697a      	ldr	r2, [r7, #20]
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ffe:	68fb      	ldr	r3, [r7, #12]
 8007000:	697a      	ldr	r2, [r7, #20]
 8007002:	609a      	str	r2, [r3, #8]
}
 8007004:	bf00      	nop
 8007006:	371c      	adds	r7, #28
 8007008:	46bd      	mov	sp, r7
 800700a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700e:	4770      	bx	lr

08007010 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007010:	b480      	push	{r7}
 8007012:	b087      	sub	sp, #28
 8007014:	af00      	add	r7, sp, #0
 8007016:	60f8      	str	r0, [r7, #12]
 8007018:	60b9      	str	r1, [r7, #8]
 800701a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	f003 031f 	and.w	r3, r3, #31
 8007022:	2201      	movs	r2, #1
 8007024:	fa02 f303 	lsl.w	r3, r2, r3
 8007028:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	6a1a      	ldr	r2, [r3, #32]
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	43db      	mvns	r3, r3
 8007032:	401a      	ands	r2, r3
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	6a1a      	ldr	r2, [r3, #32]
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	f003 031f 	and.w	r3, r3, #31
 8007042:	6879      	ldr	r1, [r7, #4]
 8007044:	fa01 f303 	lsl.w	r3, r1, r3
 8007048:	431a      	orrs	r2, r3
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	621a      	str	r2, [r3, #32]
}
 800704e:	bf00      	nop
 8007050:	371c      	adds	r7, #28
 8007052:	46bd      	mov	sp, r7
 8007054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007058:	4770      	bx	lr
	...

0800705c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800705c:	b480      	push	{r7}
 800705e:	b085      	sub	sp, #20
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
 8007064:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800706c:	2b01      	cmp	r3, #1
 800706e:	d101      	bne.n	8007074 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007070:	2302      	movs	r3, #2
 8007072:	e050      	b.n	8007116 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	2201      	movs	r2, #1
 8007078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2202      	movs	r2, #2
 8007080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	685b      	ldr	r3, [r3, #4]
 800708a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	689b      	ldr	r3, [r3, #8]
 8007092:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800709a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800709c:	683b      	ldr	r3, [r7, #0]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	68fa      	ldr	r2, [r7, #12]
 80070a2:	4313      	orrs	r3, r2
 80070a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	68fa      	ldr	r2, [r7, #12]
 80070ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	4a1c      	ldr	r2, [pc, #112]	@ (8007124 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d018      	beq.n	80070ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070c0:	d013      	beq.n	80070ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	4a18      	ldr	r2, [pc, #96]	@ (8007128 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d00e      	beq.n	80070ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	4a16      	ldr	r2, [pc, #88]	@ (800712c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80070d2:	4293      	cmp	r3, r2
 80070d4:	d009      	beq.n	80070ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	4a15      	ldr	r2, [pc, #84]	@ (8007130 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d004      	beq.n	80070ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a13      	ldr	r2, [pc, #76]	@ (8007134 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d10c      	bne.n	8007104 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80070ea:	68bb      	ldr	r3, [r7, #8]
 80070ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80070f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	68ba      	ldr	r2, [r7, #8]
 80070f8:	4313      	orrs	r3, r2
 80070fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	68ba      	ldr	r2, [r7, #8]
 8007102:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2200      	movs	r2, #0
 8007110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007114:	2300      	movs	r3, #0
}
 8007116:	4618      	mov	r0, r3
 8007118:	3714      	adds	r7, #20
 800711a:	46bd      	mov	sp, r7
 800711c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007120:	4770      	bx	lr
 8007122:	bf00      	nop
 8007124:	40010000 	.word	0x40010000
 8007128:	40000400 	.word	0x40000400
 800712c:	40000800 	.word	0x40000800
 8007130:	40000c00 	.word	0x40000c00
 8007134:	40014000 	.word	0x40014000

08007138 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007138:	b480      	push	{r7}
 800713a:	b083      	sub	sp, #12
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007140:	bf00      	nop
 8007142:	370c      	adds	r7, #12
 8007144:	46bd      	mov	sp, r7
 8007146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714a:	4770      	bx	lr

0800714c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800714c:	b480      	push	{r7}
 800714e:	b083      	sub	sp, #12
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007154:	bf00      	nop
 8007156:	370c      	adds	r7, #12
 8007158:	46bd      	mov	sp, r7
 800715a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715e:	4770      	bx	lr

08007160 <memcmp>:
 8007160:	b510      	push	{r4, lr}
 8007162:	3901      	subs	r1, #1
 8007164:	4402      	add	r2, r0
 8007166:	4290      	cmp	r0, r2
 8007168:	d101      	bne.n	800716e <memcmp+0xe>
 800716a:	2000      	movs	r0, #0
 800716c:	e005      	b.n	800717a <memcmp+0x1a>
 800716e:	7803      	ldrb	r3, [r0, #0]
 8007170:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007174:	42a3      	cmp	r3, r4
 8007176:	d001      	beq.n	800717c <memcmp+0x1c>
 8007178:	1b18      	subs	r0, r3, r4
 800717a:	bd10      	pop	{r4, pc}
 800717c:	3001      	adds	r0, #1
 800717e:	e7f2      	b.n	8007166 <memcmp+0x6>

08007180 <memset>:
 8007180:	4402      	add	r2, r0
 8007182:	4603      	mov	r3, r0
 8007184:	4293      	cmp	r3, r2
 8007186:	d100      	bne.n	800718a <memset+0xa>
 8007188:	4770      	bx	lr
 800718a:	f803 1b01 	strb.w	r1, [r3], #1
 800718e:	e7f9      	b.n	8007184 <memset+0x4>

08007190 <__libc_init_array>:
 8007190:	b570      	push	{r4, r5, r6, lr}
 8007192:	4d0d      	ldr	r5, [pc, #52]	@ (80071c8 <__libc_init_array+0x38>)
 8007194:	4c0d      	ldr	r4, [pc, #52]	@ (80071cc <__libc_init_array+0x3c>)
 8007196:	1b64      	subs	r4, r4, r5
 8007198:	10a4      	asrs	r4, r4, #2
 800719a:	2600      	movs	r6, #0
 800719c:	42a6      	cmp	r6, r4
 800719e:	d109      	bne.n	80071b4 <__libc_init_array+0x24>
 80071a0:	4d0b      	ldr	r5, [pc, #44]	@ (80071d0 <__libc_init_array+0x40>)
 80071a2:	4c0c      	ldr	r4, [pc, #48]	@ (80071d4 <__libc_init_array+0x44>)
 80071a4:	f000 f826 	bl	80071f4 <_init>
 80071a8:	1b64      	subs	r4, r4, r5
 80071aa:	10a4      	asrs	r4, r4, #2
 80071ac:	2600      	movs	r6, #0
 80071ae:	42a6      	cmp	r6, r4
 80071b0:	d105      	bne.n	80071be <__libc_init_array+0x2e>
 80071b2:	bd70      	pop	{r4, r5, r6, pc}
 80071b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80071b8:	4798      	blx	r3
 80071ba:	3601      	adds	r6, #1
 80071bc:	e7ee      	b.n	800719c <__libc_init_array+0xc>
 80071be:	f855 3b04 	ldr.w	r3, [r5], #4
 80071c2:	4798      	blx	r3
 80071c4:	3601      	adds	r6, #1
 80071c6:	e7f2      	b.n	80071ae <__libc_init_array+0x1e>
 80071c8:	08007234 	.word	0x08007234
 80071cc:	08007234 	.word	0x08007234
 80071d0:	08007234 	.word	0x08007234
 80071d4:	08007238 	.word	0x08007238

080071d8 <memcpy>:
 80071d8:	440a      	add	r2, r1
 80071da:	4291      	cmp	r1, r2
 80071dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80071e0:	d100      	bne.n	80071e4 <memcpy+0xc>
 80071e2:	4770      	bx	lr
 80071e4:	b510      	push	{r4, lr}
 80071e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071ee:	4291      	cmp	r1, r2
 80071f0:	d1f9      	bne.n	80071e6 <memcpy+0xe>
 80071f2:	bd10      	pop	{r4, pc}

080071f4 <_init>:
 80071f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071f6:	bf00      	nop
 80071f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071fa:	bc08      	pop	{r3}
 80071fc:	469e      	mov	lr, r3
 80071fe:	4770      	bx	lr

08007200 <_fini>:
 8007200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007202:	bf00      	nop
 8007204:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007206:	bc08      	pop	{r3}
 8007208:	469e      	mov	lr, r3
 800720a:	4770      	bx	lr
