// Seed: 2173155406
module module_0 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    output wand id_3,
    input wire id_4,
    output tri id_5,
    output wor id_6,
    output supply0 id_7,
    input uwire id_8,
    input uwire id_9,
    output uwire id_10,
    input supply0 id_11,
    output tri id_12,
    input tri id_13,
    input supply1 id_14,
    input uwire id_15,
    output wire id_16,
    input wire id_17,
    input supply1 id_18,
    input wand id_19,
    output supply1 id_20,
    input supply0 id_21,
    input supply1 id_22,
    input tri id_23,
    input wor id_24,
    input tri1 id_25,
    input tri id_26,
    output wand id_27#(id_24 && 1 && id_17, 1'b0, 1'b0),
    input supply1 id_28,
    input wand id_29,
    output wire id_30
);
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    output supply1 id_2,
    output wire id_3
);
  wire id_5;
  module_0(
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1
  );
endmodule
