#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Aug 20 09:46:47 2023
# Process ID: 102908
# Current directory: C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.runs/synth_1
# Command line: vivado.exe -log vgaController_s.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vgaController_s.tcl
# Log file: C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.runs/synth_1/vgaController_s.vds
# Journal file: C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source vgaController_s.tcl -notrace
Command: synth_design -top vgaController_s -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 105332
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1137.656 ; gain = 12.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vgaController_s' [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/vgaController_s.vhd:44]
INFO: [Synth 8-3491] module 'clk_25MHz' declared at 'C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/clk_25MHz.vhd:34' bound to instance 'clk0' of component 'clk_25MHz' [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/vgaController_s.vhd:92]
INFO: [Synth 8-638] synthesizing module 'clk_25MHz' [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/clk_25MHz.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clk_25MHz' (1#1) [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/clk_25MHz.vhd:40]
INFO: [Synth 8-3491] module 'hCounter_s' declared at 'C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/hCounter_s.vhd:35' bound to instance 'hC0' of component 'hCounter_s' [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/vgaController_s.vhd:98]
INFO: [Synth 8-638] synthesizing module 'hCounter_s' [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/hCounter_s.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'hCounter_s' (2#1) [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/hCounter_s.vhd:43]
INFO: [Synth 8-3491] module 'vCounter_s' declared at 'C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/vCounter_s.vhd:35' bound to instance 'vC0' of component 'vCounter_s' [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/vgaController_s.vhd:106]
INFO: [Synth 8-638] synthesizing module 'vCounter_s' [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/vCounter_s.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'vCounter_s' (3#1) [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/vCounter_s.vhd:43]
INFO: [Synth 8-3491] module 'displayController_s' declared at 'C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/displayController_s.vhd:34' bound to instance 'dCtr0' of component 'displayController_s' [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/vgaController_s.vhd:114]
INFO: [Synth 8-638] synthesizing module 'displayController_s' [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/displayController_s.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'displayController_s' (4#1) [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/displayController_s.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'vgaController_s' (5#1) [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/sources_1/new/vgaController_s.vhd:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1189.250 ; gain = 63.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1189.250 ; gain = 63.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1189.250 ; gain = 63.953
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1189.250 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vgaController_s_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vgaController_s_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1280.406 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1280.406 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.406 ; gain = 155.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.406 ; gain = 155.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.406 ; gain = 155.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1280.406 ; gain = 155.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1280.406 ; gain = 155.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1286.566 ; gain = 161.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1286.566 ; gain = 161.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1305.645 ; gain = 180.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1312.527 ; gain = 187.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1312.527 ; gain = 187.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1312.527 ; gain = 187.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1312.527 ; gain = 187.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1312.527 ; gain = 187.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1312.527 ; gain = 187.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     3|
|4     |LUT3 |     4|
|5     |LUT4 |     5|
|6     |LUT5 |     8|
|7     |LUT6 |    13|
|8     |FDRE |    25|
|9     |IBUF |     1|
|10    |OBUF |    14|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1312.527 ; gain = 187.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1312.527 ; gain = 96.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1312.527 ; gain = 187.230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1324.586 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1328.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1328.598 ; gain = 203.301
INFO: [Common 17-1381] The checkpoint 'C:/Users/squid/OneDrive/Documents/Vivado/2023/VGAFirstProject/VGAFirstProject.runs/synth_1/vgaController_s.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vgaController_s_utilization_synth.rpt -pb vgaController_s_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 20 09:47:29 2023...
