#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue May 30 10:51:22 2023
# Process ID: 15868
# Current directory: C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.runs/impl_1
# Command line: vivado.exe -log TestDDR_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TestDDR_wrapper.tcl -notrace
# Log file: C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.runs/impl_1/TestDDR_wrapper.vdi
# Journal file: C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.runs/impl_1\vivado.jou
# Running On: CD-135239, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34287 MB
#-----------------------------------------------------------
source TestDDR_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1504.715 ; gain = 198.422
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top TestDDR_wrapper -part xc7s50csga324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/Test_DDR_Arty/Test_DDR_Arty.gen/sources_1/bd/TestDDR/ip/TestDDR_TestDDR_top_0_0/TestDDR_TestDDR_top_0_0.dcp' for cell 'TestDDR_i/TestDDR_top_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/Test_DDR_Arty/Test_DDR_Arty.gen/sources_1/bd/TestDDR/ip/TestDDR_clk_wiz_0_2/TestDDR_clk_wiz_0_2.dcp' for cell 'TestDDR_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/Test_DDR_Arty/Test_DDR_Arty.gen/sources_1/ip/DDR3LController/DDR3LController.dcp' for cell 'TestDDR_i/TestDDR_top_0/U0/DDR_Controller'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.196 . Memory (MB): peak = 1983.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 328 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/v23.1/Test_DDR_Arty/Test_DDR_Arty.gen/sources_1/bd/TestDDR/ip/TestDDR_clk_wiz_0_2/TestDDR_clk_wiz_0_2_board.xdc] for cell 'TestDDR_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/v23.1/Test_DDR_Arty/Test_DDR_Arty.gen/sources_1/bd/TestDDR/ip/TestDDR_clk_wiz_0_2/TestDDR_clk_wiz_0_2_board.xdc] for cell 'TestDDR_i/clk_wiz_0/inst'
Parsing XDC File [c:/v23.1/Test_DDR_Arty/Test_DDR_Arty.gen/sources_1/bd/TestDDR/ip/TestDDR_clk_wiz_0_2/TestDDR_clk_wiz_0_2.xdc] for cell 'TestDDR_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/v23.1/Test_DDR_Arty/Test_DDR_Arty.gen/sources_1/bd/TestDDR/ip/TestDDR_clk_wiz_0_2/TestDDR_clk_wiz_0_2.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/v23.1/Test_DDR_Arty/Test_DDR_Arty.gen/sources_1/bd/TestDDR/ip/TestDDR_clk_wiz_0_2/TestDDR_clk_wiz_0_2.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2604.926 ; gain = 483.910
Finished Parsing XDC File [c:/v23.1/Test_DDR_Arty/Test_DDR_Arty.gen/sources_1/bd/TestDDR/ip/TestDDR_clk_wiz_0_2/TestDDR_clk_wiz_0_2.xdc] for cell 'TestDDR_i/clk_wiz_0/inst'
Parsing XDC File [c:/v23.1/Test_DDR_Arty/Test_DDR_Arty.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/constraints/DDR3LController.xdc] for cell 'TestDDR_i/TestDDR_top_0/U0/DDR_Controller'
Finished Parsing XDC File [c:/v23.1/Test_DDR_Arty/Test_DDR_Arty.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/constraints/DDR3LController.xdc] for cell 'TestDDR_i/TestDDR_top_0/U0/DDR_Controller'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/v23.1/Test_DDR_Arty/Test_DDR_Arty.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/v23.1/Test_DDR_Arty/Test_DDR_Arty.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.srcs/constrs_1/new/pinout.xdc]
Finished Parsing XDC File [C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.srcs/constrs_1/new/pinout.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2618.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 113 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

15 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 2618.656 ; gain = 1035.371
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2618.656 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: ab390bec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.375 . Memory (MB): peak = 2644.461 ; gain = 25.805

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 9 inverters resulting in an inversion of 69 pins
INFO: [Opt 31-138] Pushed 8 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b3929dd8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.376 . Memory (MB): peak = 2978.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 78 cells and removed 198 cells
INFO: [Opt 31-1021] In phase Retarget, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19cac4f61

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.426 . Memory (MB): peak = 2978.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 13 cells and removed 48 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 171ab6a5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.604 . Memory (MB): peak = 2978.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 463 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: e2aa141d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.677 . Memory (MB): peak = 2978.770 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1206dcd53

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.886 . Memory (MB): peak = 2978.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 5 pins
Phase 6 Post Processing Netlist | Checksum: 14306ebfc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.917 . Memory (MB): peak = 2978.770 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              78  |             198  |                                             20  |
|  Constant propagation         |              13  |              48  |                                              0  |
|  Sweep                        |               0  |             463  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2978.770 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 171f6455a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.948 . Memory (MB): peak = 2978.770 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 171f6455a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2978.770 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 171f6455a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2978.770 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2978.770 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 171f6455a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2978.770 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file TestDDR_wrapper_drc_opted.rpt -pb TestDDR_wrapper_drc_opted.pb -rpx TestDDR_wrapper_drc_opted.rpx
Command: report_drc -file TestDDR_wrapper_drc_opted.rpt -pb TestDDR_wrapper_drc_opted.pb -rpx TestDDR_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.runs/impl_1/TestDDR_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2978.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.runs/impl_1/TestDDR_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2978.770 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a9176a0b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2978.770 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13c6c79a4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.460 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15470baf3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15470baf3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2978.770 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 15470baf3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1e658b802

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 22d8bb010

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 22d8bb010

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15a258bdd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 669 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 289 nets or LUTs. Breaked 0 LUT, combined 289 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2978.770 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            289  |                   289  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            289  |                   289  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 20f920c35

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2978.770 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 237a1959e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2978.770 ; gain = 0.000
Phase 2 Global Placement | Checksum: 237a1959e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27743aa5f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21424980a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2171f52ec

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c8792e55

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d390a16a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16bca5381

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1497d542a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2978.770 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1497d542a

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2978.770 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 72802f5a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.321 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 117f24bc3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 2980.027 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 117f24bc3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.385 . Memory (MB): peak = 2980.027 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 72802f5a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2980.027 ; gain = 1.258

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.321. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: b6c62863

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2980.027 ; gain = 1.258

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2980.027 ; gain = 1.258
Phase 4.1 Post Commit Optimization | Checksum: b6c62863

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2980.027 ; gain = 1.258

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: b6c62863

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2980.027 ; gain = 1.258

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: b6c62863

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2980.027 ; gain = 1.258
Phase 4.3 Placer Reporting | Checksum: b6c62863

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2980.027 ; gain = 1.258

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2980.027 ; gain = 0.000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2980.027 ; gain = 1.258
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ea73f9a0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2980.027 ; gain = 1.258
Ending Placer Task | Checksum: 82c141b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2980.027 ; gain = 1.258
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 2980.027 ; gain = 1.258
INFO: [runtcl-4] Executing : report_io -file TestDDR_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2980.027 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TestDDR_wrapper_utilization_placed.rpt -pb TestDDR_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TestDDR_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2980.027 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.879 . Memory (MB): peak = 2992.914 ; gain = 12.887
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.runs/impl_1/TestDDR_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.958 . Memory (MB): peak = 3009.871 ; gain = 16.957
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3038.809 ; gain = 28.738
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.runs/impl_1/TestDDR_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 45f0fd1d ConstDB: 0 ShapeSum: 3cd04494 RouteDB: 0
Post Restoration Checksum: NetGraph: 97456bcd | NumContArr: 7fccda40 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1301c9bba

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3151.270 ; gain = 88.777

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1301c9bba

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3151.270 ; gain = 88.777

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1301c9bba

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3151.270 ; gain = 88.777
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 248a66df5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3157.305 ; gain = 94.812
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.320  | TNS=0.000  | WHS=-3.213 | THS=-182.637|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7250
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7250
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ccee06cb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3157.305 ; gain = 94.812

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ccee06cb

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3157.305 ; gain = 94.812
Phase 3 Initial Routing | Checksum: 195fdb907

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 3157.305 ; gain = 94.812

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 540
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.320  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 168b8bc64

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3157.305 ; gain = 94.812

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.320  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 180ff7e6e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3157.305 ; gain = 94.812
Phase 4 Rip-up And Reroute | Checksum: 180ff7e6e

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3157.305 ; gain = 94.812

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 141ccdf60

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3157.305 ; gain = 94.812
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.320  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 141ccdf60

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3157.305 ; gain = 94.812

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 141ccdf60

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3157.305 ; gain = 94.812
Phase 5 Delay and Skew Optimization | Checksum: 141ccdf60

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3157.305 ; gain = 94.812

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14a4227a0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3157.305 ; gain = 94.812
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.320  | TNS=0.000  | WHS=-0.043 | THS=-0.043 |

Phase 6.1 Hold Fix Iter | Checksum: 198bae1f8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3157.305 ; gain = 94.812
Phase 6 Post Hold Fix | Checksum: 2536b3188

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3157.305 ; gain = 94.812

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.17061 %
  Global Horizontal Routing Utilization  = 2.32834 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 25db38810

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3157.305 ; gain = 94.812

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25db38810

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3159.039 ; gain = 96.547

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 20b574235

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 3159.039 ; gain = 96.547

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1cefbf8ee

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3159.039 ; gain = 96.547
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.320  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cefbf8ee

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3159.039 ; gain = 96.547
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: e526339a

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3159.039 ; gain = 96.547

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 3159.039 ; gain = 96.547

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3159.039 ; gain = 120.230
INFO: [runtcl-4] Executing : report_drc -file TestDDR_wrapper_drc_routed.rpt -pb TestDDR_wrapper_drc_routed.pb -rpx TestDDR_wrapper_drc_routed.rpx
Command: report_drc -file TestDDR_wrapper_drc_routed.rpt -pb TestDDR_wrapper_drc_routed.pb -rpx TestDDR_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.runs/impl_1/TestDDR_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file TestDDR_wrapper_methodology_drc_routed.rpt -pb TestDDR_wrapper_methodology_drc_routed.pb -rpx TestDDR_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file TestDDR_wrapper_methodology_drc_routed.rpt -pb TestDDR_wrapper_methodology_drc_routed.pb -rpx TestDDR_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.runs/impl_1/TestDDR_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file TestDDR_wrapper_power_routed.rpt -pb TestDDR_wrapper_power_summary_routed.pb -rpx TestDDR_wrapper_power_routed.rpx
Command: report_power -file TestDDR_wrapper_power_routed.rpt -pb TestDDR_wrapper_power_summary_routed.pb -rpx TestDDR_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
106 Infos, 0 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file TestDDR_wrapper_route_status.rpt -pb TestDDR_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file TestDDR_wrapper_timing_summary_routed.rpt -pb TestDDR_wrapper_timing_summary_routed.pb -rpx TestDDR_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file TestDDR_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TestDDR_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TestDDR_wrapper_bus_skew_routed.rpt -pb TestDDR_wrapper_bus_skew_routed.pb -rpx TestDDR_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.965 . Memory (MB): peak = 3244.957 ; gain = 7.426
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/Test_DDR_Arty/Test_DDR_Arty.runs/impl_1/TestDDR_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Tue May 30 10:53:03 2023...
