#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Dec 11 16:38:47 2025
# Process ID: 17040
# Current directory: E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_2/RGB_TO_GRAYSCALE/RGB_TO_GRAYSCALE.runs/synth_1
# Command line: vivado.exe -log RGB_TO_GRAYSCALE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RGB_TO_GRAYSCALE.tcl
# Log file: E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_2/RGB_TO_GRAYSCALE/RGB_TO_GRAYSCALE.runs/synth_1/RGB_TO_GRAYSCALE.vds
# Journal file: E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_2/RGB_TO_GRAYSCALE/RGB_TO_GRAYSCALE.runs/synth_1\vivado.jou
# Running On: LAPTOP-PII719PV, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 25494 MB
#-----------------------------------------------------------
source RGB_TO_GRAYSCALE.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_2/RGB_TO_GRAYSCALE/RGB_TO_GRAYSCALE.srcs/utils_1/imports/synth_1/RGB_TO_GRAYSCALE.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_2/RGB_TO_GRAYSCALE/RGB_TO_GRAYSCALE.srcs/utils_1/imports/synth_1/RGB_TO_GRAYSCALE.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top RGB_TO_GRAYSCALE -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24632
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [F:/VIVADO/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 849.641 ; gain = 412.898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RGB_TO_GRAYSCALE' [E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_2/RGB_TO_GRAYSCALE/RGB_TO_GRAYSCALE.srcs/sources_1/new/RGB_TO_GRAYSCALE.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RGB_TO_GRAYSCALE' (0#1) [E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_2/RGB_TO_GRAYSCALE/RGB_TO_GRAYSCALE.srcs/sources_1/new/RGB_TO_GRAYSCALE.v:23]
WARNING: [Synth 8-6014] Unused sequential element gray_raw_reg was removed.  [E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_2/RGB_TO_GRAYSCALE/RGB_TO_GRAYSCALE.srcs/sources_1/new/RGB_TO_GRAYSCALE.v:68]
WARNING: [Synth 8-6014] Unused sequential element gray_bright_reg was removed.  [E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_2/RGB_TO_GRAYSCALE/RGB_TO_GRAYSCALE.srcs/sources_1/new/RGB_TO_GRAYSCALE.v:72]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 937.781 ; gain = 501.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 937.781 ; gain = 501.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 937.781 ; gain = 501.039
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 937.781 ; gain = 501.039
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1745.816 ; gain = 1309.074
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1745.816 ; gain = 1309.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1745.816 ; gain = 1309.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1745.816 ; gain = 1309.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1745.816 ; gain = 1309.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1745.816 ; gain = 1309.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1745.816 ; gain = 1309.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1745.816 ; gain = 1309.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1745.816 ; gain = 1309.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    15|
|3     |LUT1   |     5|
|4     |LUT2   |    35|
|5     |LUT3   |    14|
|6     |LUT4   |    12|
|7     |LUT5   |    16|
|8     |LUT6   |    30|
|9     |FDCE   |    31|
|10    |IBUF   |    28|
|11    |OBUF   |    10|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   197|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1745.816 ; gain = 1309.074
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1745.816 ; gain = 1309.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1745.816 ; gain = 1309.074
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1745.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1801.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 29 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 28 instances

Synth Design complete, checksum: a0f61db4
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1801.395 ; gain = 1378.273
INFO: [Common 17-1381] The checkpoint 'E:/HE_THONG_SO_HDL/THUC_HANH/LAB_2_VIVADO/BAI_2/RGB_TO_GRAYSCALE/RGB_TO_GRAYSCALE.runs/synth_1/RGB_TO_GRAYSCALE.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RGB_TO_GRAYSCALE_utilization_synth.rpt -pb RGB_TO_GRAYSCALE_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 11 16:39:13 2025...
