# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do AES-SBox_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is HIM8A@DESKTOP-V8QNO6G.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/HIM8A/Documents/1\ Maestria/Quartus_II_projects/Pract/S_Box_LEDs {C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/debouncer.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:01:08 on Nov 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs" C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/debouncer.v 
# -- Compiling module debouncer
# 
# Top level modules:
# 	debouncer
# End time: 01:01:08 on Nov 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/HIM8A/Documents/1\ Maestria/Quartus_II_projects/Pract/S_Box_LEDs {C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/AES_SBox.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:01:08 on Nov 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs" C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/AES_SBox.v 
# -- Compiling module AES_SBox
# 
# Top level modules:
# 	AES_SBox
# End time: 01:01:08 on Nov 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/HIM8A/Documents/1\ Maestria/Quartus_II_projects/Pract/S_Box_LEDs {C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/sbox_lookup.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:01:08 on Nov 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs" C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/sbox_lookup.v 
# -- Compiling module sbox_lookup
# 
# Top level modules:
# 	sbox_lookup
# End time: 01:01:09 on Nov 18,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/HIM8A/Documents/1\ Maestria/Quartus_II_projects/Pract/S_Box_LEDs {C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/AES_SBox_tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 01:01:09 on Nov 18,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs" C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/AES_SBox_tb.v 
# -- Compiling module AES_SBox_tb
# 
# Top level modules:
# 	AES_SBox_tb
# End time: 01:01:09 on Nov 18,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  AES_SBox_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" AES_SBox_tb 
# Start time: 01:01:09 on Nov 18,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.AES_SBox_tb(fast)
# Loading work.AES_SBox(fast)
# Loading work.debouncer(fast)
# Loading work.sbox_lookup(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: HIM8A  Hostname: DESKTOP-V8QNO6G  ProcessID: 19804
#           Attempting to use alternate WLF file "./wlftz8eh5q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftz8eh5q
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Tiempo=10 Modo=0 Datos=0x00 Salida=0xxx
# Tiempo=30 Modo=0 Datos=0x00 Salida=0xxx
# Tiempo=50 Modo=0 Datos=0x00 Salida=0xxx
# Tiempo=70 Modo=0 Datos=0x00 Salida=0xxx
# Tiempo=90 Modo=0 Datos=0x00 Salida=0xxx
# Tiempo=110 Modo=0 Datos=0x00 Salida=0xxx
# Tiempo=130 Modo=0 Datos=0x00 Salida=0xxx
# Tiempo=150 Modo=0 Datos=0x00 Salida=0xxx
# Tiempo=170 Modo=0 Datos=0x00 Salida=0xxx
# Tiempo=190 Modo=0 Datos=0x00 Salida=0xxx
# Tiempo=210 Modo=0 Datos=0x00 Salida=0xxx
# Tiempo=230 Modo=0 Datos=0x00 Salida=0xxx
# Tiempo=250 Modo=1 Datos=0xa5 Salida=0xxx
# Tiempo=270 Modo=1 Datos=0xa5 Salida=0x06
# Tiempo=290 Modo=1 Datos=0xa5 Salida=0x06
# Tiempo=310 Modo=1 Datos=0xa5 Salida=0x06
# Tiempo=330 Modo=1 Datos=0xa5 Salida=0x06
# Tiempo=350 Modo=1 Datos=0xa5 Salida=0x06
# Tiempo=370 Modo=1 Datos=0xa5 Salida=0x06
# Tiempo=390 Modo=1 Datos=0xa5 Salida=0x06
# Tiempo=410 Modo=1 Datos=0xa5 Salida=0x06
# Tiempo=430 Modo=1 Datos=0xa5 Salida=0x06
# Tiempo=450 Modo=1 Datos=0xa5 Salida=0x06
# Tiempo=470 Modo=1 Datos=0xa5 Salida=0x06
# Tiempo=490 Modo=1 Datos=0xa5 Salida=0x06
# Tiempo=510 Modo=1 Datos=0xa5 Salida=0x06
# Tiempo=530 Modo=1 Datos=0xa5 Salida=0x06
# Tiempo=550 Modo=0 Datos=0xa5 Salida=0x06
# Tiempo=570 Modo=0 Datos=0xa5 Salida=0xa5
# Tiempo=590 Modo=0 Datos=0xa5 Salida=0xa5
# Tiempo=610 Modo=0 Datos=0xa5 Salida=0xa5
# Tiempo=630 Modo=0 Datos=0xa5 Salida=0xa5
# Tiempo=650 Modo=0 Datos=0xa5 Salida=0xa5
# Tiempo=670 Modo=0 Datos=0xa5 Salida=0xa5
# Tiempo=690 Modo=0 Datos=0xa5 Salida=0xa5
# Tiempo=710 Modo=0 Datos=0xa5 Salida=0xa5
# Tiempo=730 Modo=0 Datos=0xa5 Salida=0xa5
# Simulaci√≥n completada
# ** Note: $finish    : C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/AES_SBox_tb.v(64)
#    Time: 750 ps  Iteration: 0  Instance: /AES_SBox_tb
# 1
# Break in Module AES_SBox_tb at C:/Users/HIM8A/Documents/1 Maestria/Quartus_II_projects/Pract/S_Box_LEDs/AES_SBox_tb.v line 64
# End time: 01:02:01 on Nov 18,2024, Elapsed time: 0:00:52
# Errors: 0, Warnings: 3
