

================================================================
== Vitis HLS Report for 'chan_est_top_Pipeline_zoh_fill'
================================================================
* Date:           Sat Feb 28 15:53:58 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        chan_est
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.664 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min |  max |                      Type                     |
    +---------+---------+----------+----------+------+------+-----------------------------------------------+
    |     1029|     1029|  3.427 us|  3.427 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- zoh_fill  |     1027|     1027|         5|          1|          1|  1024|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      39|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|     167|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     0|     167|     107|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                         Module                         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |PILOT_FOR_K_U  |chan_est_top_Pipeline_zoh_fill_PILOT_FOR_K_ROM_AUTO_1R  |        1|  0|   0|    0|  1024|    8|     1|         8192|
    +---------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                        |        1|  0|   0|    0|  1024|    8|     1|         8192|
    +---------------+--------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln266_fu_237_p2   |         +|   0|  0|  18|          11|           1|
    |icmp_ln266_fu_231_p2  |      icmp|   0|  0|  19|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  39|          23|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1     |   9|          2|   11|         22|
    |k_fu_50                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |k_fu_50                           |  11|   0|   11|          0|
    |m_reg_288                         |   8|   0|    8|          0|
    |pilot_h_im_1_load_reg_331         |  16|   0|   16|          0|
    |pilot_h_im_load_reg_325           |  16|   0|   16|          0|
    |pilot_h_re_1_load_reg_319         |  16|   0|   16|          0|
    |pilot_h_re_load_reg_313           |  16|   0|   16|          0|
    |zext_ln266_reg_271                |  11|   0|   64|         53|
    |zext_ln266_reg_271                |  64|  32|   64|         53|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 167|  32|  220|        106|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-----------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_zoh_fill|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_zoh_fill|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_zoh_fill|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_zoh_fill|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_zoh_fill|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  chan_est_top_Pipeline_zoh_fill|  return value|
|w_im_3_address0        |  out|   10|   ap_memory|                          w_im_3|         array|
|w_im_3_ce0             |  out|    1|   ap_memory|                          w_im_3|         array|
|w_im_3_we0             |  out|    1|   ap_memory|                          w_im_3|         array|
|w_im_3_d0              |  out|   16|   ap_memory|                          w_im_3|         array|
|w_im_2_address0        |  out|   10|   ap_memory|                          w_im_2|         array|
|w_im_2_ce0             |  out|    1|   ap_memory|                          w_im_2|         array|
|w_im_2_we0             |  out|    1|   ap_memory|                          w_im_2|         array|
|w_im_2_d0              |  out|   16|   ap_memory|                          w_im_2|         array|
|w_im_1_address0        |  out|   10|   ap_memory|                          w_im_1|         array|
|w_im_1_ce0             |  out|    1|   ap_memory|                          w_im_1|         array|
|w_im_1_we0             |  out|    1|   ap_memory|                          w_im_1|         array|
|w_im_1_d0              |  out|   16|   ap_memory|                          w_im_1|         array|
|w_im_address0          |  out|   10|   ap_memory|                            w_im|         array|
|w_im_ce0               |  out|    1|   ap_memory|                            w_im|         array|
|w_im_we0               |  out|    1|   ap_memory|                            w_im|         array|
|w_im_d0                |  out|   16|   ap_memory|                            w_im|         array|
|w_re_3_address0        |  out|   10|   ap_memory|                          w_re_3|         array|
|w_re_3_ce0             |  out|    1|   ap_memory|                          w_re_3|         array|
|w_re_3_we0             |  out|    1|   ap_memory|                          w_re_3|         array|
|w_re_3_d0              |  out|   16|   ap_memory|                          w_re_3|         array|
|w_re_2_address0        |  out|   10|   ap_memory|                          w_re_2|         array|
|w_re_2_ce0             |  out|    1|   ap_memory|                          w_re_2|         array|
|w_re_2_we0             |  out|    1|   ap_memory|                          w_re_2|         array|
|w_re_2_d0              |  out|   16|   ap_memory|                          w_re_2|         array|
|w_re_1_address0        |  out|   10|   ap_memory|                          w_re_1|         array|
|w_re_1_ce0             |  out|    1|   ap_memory|                          w_re_1|         array|
|w_re_1_we0             |  out|    1|   ap_memory|                          w_re_1|         array|
|w_re_1_d0              |  out|   16|   ap_memory|                          w_re_1|         array|
|w_re_address0          |  out|   10|   ap_memory|                            w_re|         array|
|w_re_ce0               |  out|    1|   ap_memory|                            w_re|         array|
|w_re_we0               |  out|    1|   ap_memory|                            w_re|         array|
|w_re_d0                |  out|   16|   ap_memory|                            w_re|         array|
|pilot_h_re_address0    |  out|    8|   ap_memory|                      pilot_h_re|         array|
|pilot_h_re_ce0         |  out|    1|   ap_memory|                      pilot_h_re|         array|
|pilot_h_re_q0          |   in|   16|   ap_memory|                      pilot_h_re|         array|
|pilot_h_im_address0    |  out|    8|   ap_memory|                      pilot_h_im|         array|
|pilot_h_im_ce0         |  out|    1|   ap_memory|                      pilot_h_im|         array|
|pilot_h_im_q0          |   in|   16|   ap_memory|                      pilot_h_im|         array|
|pilot_h_re_1_address0  |  out|    8|   ap_memory|                    pilot_h_re_1|         array|
|pilot_h_re_1_ce0       |  out|    1|   ap_memory|                    pilot_h_re_1|         array|
|pilot_h_re_1_q0        |   in|   16|   ap_memory|                    pilot_h_re_1|         array|
|pilot_h_im_1_address0  |  out|    8|   ap_memory|                    pilot_h_im_1|         array|
|pilot_h_im_1_ce0       |  out|    1|   ap_memory|                    pilot_h_im_1|         array|
|pilot_h_im_1_q0        |   in|   16|   ap_memory|                    pilot_h_im_1|         array|
+-----------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [chan_est.cpp:266]   --->   Operation 8 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln266 = store i11 0, i11 %k" [chan_est.cpp:266]   --->   Operation 9 'store' 'store_ln266' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_269_3"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_1 = load i11 %k" [chan_est.cpp:266]   --->   Operation 11 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.79ns)   --->   "%icmp_ln266 = icmp_eq  i11 %k_1, i11 1024" [chan_est.cpp:266]   --->   Operation 12 'icmp' 'icmp_ln266' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%add_ln266 = add i11 %k_1, i11 1" [chan_est.cpp:266]   --->   Operation 13 'add' 'add_ln266' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln266 = br i1 %icmp_ln266, void %VITIS_LOOP_269_3.split, void %for.body109.preheader.exitStub" [chan_est.cpp:266]   --->   Operation 14 'br' 'br_ln266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln266 = zext i11 %k_1" [chan_est.cpp:266]   --->   Operation 15 'zext' 'zext_ln266' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%PILOT_FOR_K_addr = getelementptr i8 %PILOT_FOR_K, i64 0, i64 %zext_ln266" [chan_est.cpp:268]   --->   Operation 16 'getelementptr' 'PILOT_FOR_K_addr' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.23ns)   --->   "%m = load i10 %PILOT_FOR_K_addr" [chan_est.cpp:268]   --->   Operation 17 'load' 'm' <Predicate = (!icmp_ln266)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln266 = store i11 %add_ln266, i11 %k" [chan_est.cpp:266]   --->   Operation 18 'store' 'store_ln266' <Predicate = (!icmp_ln266)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 19 [1/2] (1.23ns)   --->   "%m = load i10 %PILOT_FOR_K_addr" [chan_est.cpp:268]   --->   Operation 19 'load' 'm' <Predicate = true> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 1024> <ROM>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%idxprom79 = zext i8 %m" [chan_est.cpp:268]   --->   Operation 20 'zext' 'idxprom79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%pilot_h_re_addr = getelementptr i16 %pilot_h_re, i64 0, i64 %idxprom79" [chan_est.cpp:273]   --->   Operation 21 'getelementptr' 'pilot_h_re_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [2/2] (1.23ns)   --->   "%pilot_h_re_load = load i8 %pilot_h_re_addr" [chan_est.cpp:273]   --->   Operation 22 'load' 'pilot_h_re_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%pilot_h_im_addr = getelementptr i16 %pilot_h_im, i64 0, i64 %idxprom79" [chan_est.cpp:274]   --->   Operation 23 'getelementptr' 'pilot_h_im_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%pilot_h_re_1_addr = getelementptr i16 %pilot_h_re_1, i64 0, i64 %idxprom79" [chan_est.cpp:273]   --->   Operation 24 'getelementptr' 'pilot_h_re_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (1.23ns)   --->   "%pilot_h_re_1_load = load i8 %pilot_h_re_1_addr" [chan_est.cpp:273]   --->   Operation 25 'load' 'pilot_h_re_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%pilot_h_im_1_addr = getelementptr i16 %pilot_h_im_1, i64 0, i64 %idxprom79" [chan_est.cpp:274]   --->   Operation 26 'getelementptr' 'pilot_h_im_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (1.23ns)   --->   "%pilot_h_im_load = load i8 %pilot_h_im_addr" [chan_est.cpp:274]   --->   Operation 27 'load' 'pilot_h_im_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_3 : Operation 28 [2/2] (1.23ns)   --->   "%pilot_h_im_1_load = load i8 %pilot_h_im_1_addr" [chan_est.cpp:274]   --->   Operation 28 'load' 'pilot_h_im_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 29 [1/2] (1.23ns)   --->   "%pilot_h_re_load = load i8 %pilot_h_re_addr" [chan_est.cpp:273]   --->   Operation 29 'load' 'pilot_h_re_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_4 : Operation 30 [1/2] (1.23ns)   --->   "%pilot_h_re_1_load = load i8 %pilot_h_re_1_addr" [chan_est.cpp:273]   --->   Operation 30 'load' 'pilot_h_re_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_4 : Operation 31 [1/2] (1.23ns)   --->   "%pilot_h_im_load = load i8 %pilot_h_im_addr" [chan_est.cpp:274]   --->   Operation 31 'load' 'pilot_h_im_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_4 : Operation 32 [1/2] (1.23ns)   --->   "%pilot_h_im_1_load = load i8 %pilot_h_im_1_addr" [chan_est.cpp:274]   --->   Operation 32 'load' 'pilot_h_im_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 172> <RAM>
ST_4 : Operation 53 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln266)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln267 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8" [chan_est.cpp:267]   --->   Operation 33 'specpipeline' 'specpipeline_ln267' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln266 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [chan_est.cpp:266]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln266' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [chan_est.cpp:266]   --->   Operation 35 'specloopname' 'specloopname_ln266' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%w_re_addr = getelementptr i16 %w_re, i64 0, i64 %zext_ln266" [chan_est.cpp:273]   --->   Operation 36 'getelementptr' 'w_re_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%w_im_addr = getelementptr i16 %w_im, i64 0, i64 %zext_ln266" [chan_est.cpp:274]   --->   Operation 37 'getelementptr' 'w_im_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%w_re_1_addr = getelementptr i16 %w_re_1, i64 0, i64 %zext_ln266" [chan_est.cpp:273]   --->   Operation 38 'getelementptr' 'w_re_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%w_im_1_addr = getelementptr i16 %w_im_1, i64 0, i64 %zext_ln266" [chan_est.cpp:274]   --->   Operation 39 'getelementptr' 'w_im_1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%w_re_2_addr = getelementptr i16 %w_re_2, i64 0, i64 %zext_ln266" [chan_est.cpp:273]   --->   Operation 40 'getelementptr' 'w_re_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%w_im_2_addr = getelementptr i16 %w_im_2, i64 0, i64 %zext_ln266" [chan_est.cpp:274]   --->   Operation 41 'getelementptr' 'w_im_2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%w_re_3_addr = getelementptr i16 %w_re_3, i64 0, i64 %zext_ln266" [chan_est.cpp:273]   --->   Operation 42 'getelementptr' 'w_re_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.23ns)   --->   "%store_ln273 = store i16 %pilot_h_re_load, i10 %w_re_addr" [chan_est.cpp:273]   --->   Operation 43 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 44 [1/1] (1.23ns)   --->   "%store_ln273 = store i16 %pilot_h_re_1_load, i10 %w_re_1_addr" [chan_est.cpp:273]   --->   Operation 44 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 45 [1/1] (1.23ns)   --->   "%store_ln273 = store i16 %pilot_h_re_load, i10 %w_re_2_addr" [chan_est.cpp:273]   --->   Operation 45 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 46 [1/1] (1.23ns)   --->   "%store_ln273 = store i16 %pilot_h_re_1_load, i10 %w_re_3_addr" [chan_est.cpp:273]   --->   Operation 46 'store' 'store_ln273' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%w_im_3_addr = getelementptr i16 %w_im_3, i64 0, i64 %zext_ln266" [chan_est.cpp:274]   --->   Operation 47 'getelementptr' 'w_im_3_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.23ns)   --->   "%store_ln274 = store i16 %pilot_h_im_load, i10 %w_im_addr" [chan_est.cpp:274]   --->   Operation 48 'store' 'store_ln274' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 49 [1/1] (1.23ns)   --->   "%store_ln274 = store i16 %pilot_h_im_1_load, i10 %w_im_1_addr" [chan_est.cpp:274]   --->   Operation 49 'store' 'store_ln274' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 50 [1/1] (1.23ns)   --->   "%store_ln274 = store i16 %pilot_h_im_load, i10 %w_im_2_addr" [chan_est.cpp:274]   --->   Operation 50 'store' 'store_ln274' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 51 [1/1] (1.23ns)   --->   "%store_ln274 = store i16 %pilot_h_im_1_load, i10 %w_im_3_addr" [chan_est.cpp:274]   --->   Operation 51 'store' 'store_ln274' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln266 = br void %VITIS_LOOP_269_3" [chan_est.cpp:266]   --->   Operation 52 'br' 'br_ln266' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w_im_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_im_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_im_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_re_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_re_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_re_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ w_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pilot_h_re]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pilot_h_im]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pilot_h_re_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ pilot_h_im_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ PILOT_FOR_K]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                       (alloca           ) [ 010000]
store_ln266             (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
k_1                     (load             ) [ 000000]
icmp_ln266              (icmp             ) [ 011110]
add_ln266               (add              ) [ 000000]
br_ln266                (br               ) [ 000000]
zext_ln266              (zext             ) [ 011111]
PILOT_FOR_K_addr        (getelementptr    ) [ 011000]
store_ln266             (store            ) [ 000000]
m                       (load             ) [ 010100]
idxprom79               (zext             ) [ 000000]
pilot_h_re_addr         (getelementptr    ) [ 010010]
pilot_h_im_addr         (getelementptr    ) [ 010010]
pilot_h_re_1_addr       (getelementptr    ) [ 010010]
pilot_h_im_1_addr       (getelementptr    ) [ 010010]
pilot_h_re_load         (load             ) [ 010001]
pilot_h_re_1_load       (load             ) [ 010001]
pilot_h_im_load         (load             ) [ 010001]
pilot_h_im_1_load       (load             ) [ 010001]
specpipeline_ln267      (specpipeline     ) [ 000000]
speclooptripcount_ln266 (speclooptripcount) [ 000000]
specloopname_ln266      (specloopname     ) [ 000000]
w_re_addr               (getelementptr    ) [ 000000]
w_im_addr               (getelementptr    ) [ 000000]
w_re_1_addr             (getelementptr    ) [ 000000]
w_im_1_addr             (getelementptr    ) [ 000000]
w_re_2_addr             (getelementptr    ) [ 000000]
w_im_2_addr             (getelementptr    ) [ 000000]
w_re_3_addr             (getelementptr    ) [ 000000]
store_ln273             (store            ) [ 000000]
store_ln273             (store            ) [ 000000]
store_ln273             (store            ) [ 000000]
store_ln273             (store            ) [ 000000]
w_im_3_addr             (getelementptr    ) [ 000000]
store_ln274             (store            ) [ 000000]
store_ln274             (store            ) [ 000000]
store_ln274             (store            ) [ 000000]
store_ln274             (store            ) [ 000000]
br_ln266                (br               ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w_im_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_im_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_im_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_im_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_im_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_im_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_im">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_im"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w_re_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_re_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="w_re_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_re_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="w_re_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_re_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="w_re">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_re"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pilot_h_re">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pilot_h_re"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pilot_h_im">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pilot_h_im"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="pilot_h_re_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pilot_h_re_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="pilot_h_im_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pilot_h_im_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="PILOT_FOR_K">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="PILOT_FOR_K"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="k_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="PILOT_FOR_K_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="11" slack="0"/>
<pin id="58" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="PILOT_FOR_K_addr/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="10" slack="0"/>
<pin id="63" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="pilot_h_re_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="16" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="8" slack="0"/>
<pin id="71" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pilot_h_re_addr/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pilot_h_re_load/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="pilot_h_im_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="8" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pilot_h_im_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="pilot_h_re_1_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="8" slack="0"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pilot_h_re_1_addr/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pilot_h_re_1_load/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="pilot_h_im_1_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="8" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pilot_h_im_1_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pilot_h_im_load/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pilot_h_im_1_load/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="w_re_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="11" slack="4"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_re_addr/5 "/>
</bind>
</comp>

<comp id="126" class="1004" name="w_im_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="11" slack="4"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_im_addr/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="w_re_1_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="16" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="4"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_re_1_addr/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="w_im_1_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="11" slack="4"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_im_1_addr/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="w_re_2_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="11" slack="4"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_re_2_addr/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="w_im_2_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="11" slack="4"/>
<pin id="158" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_im_2_addr/5 "/>
</bind>
</comp>

<comp id="161" class="1004" name="w_re_3_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="11" slack="4"/>
<pin id="165" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_re_3_addr/5 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln273_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="16" slack="1"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln273_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="1"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="store_ln273_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="1"/>
<pin id="183" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln273_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="1"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln273/5 "/>
</bind>
</comp>

<comp id="192" class="1004" name="w_im_3_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="11" slack="4"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_im_3_addr/5 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln274_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="1"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln274_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="1"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln274_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="10" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="1"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln274_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="1"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln274/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln266_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="11" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln266/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="k_1_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="0"/>
<pin id="230" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="icmp_ln266_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="11" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln266/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln266_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln266/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln266_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln266/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln266_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="11" slack="0"/>
<pin id="250" dir="0" index="1" bw="11" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln266/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="idxprom79_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom79/3 "/>
</bind>
</comp>

<comp id="260" class="1005" name="k_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="267" class="1005" name="icmp_ln266_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="3"/>
<pin id="269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln266 "/>
</bind>
</comp>

<comp id="271" class="1005" name="zext_ln266_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="4"/>
<pin id="273" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln266 "/>
</bind>
</comp>

<comp id="283" class="1005" name="PILOT_FOR_K_addr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="1"/>
<pin id="285" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="PILOT_FOR_K_addr "/>
</bind>
</comp>

<comp id="288" class="1005" name="m_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="1"/>
<pin id="290" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="293" class="1005" name="pilot_h_re_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pilot_h_re_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="pilot_h_im_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="1"/>
<pin id="300" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pilot_h_im_addr "/>
</bind>
</comp>

<comp id="303" class="1005" name="pilot_h_re_1_addr_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="1"/>
<pin id="305" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pilot_h_re_1_addr "/>
</bind>
</comp>

<comp id="308" class="1005" name="pilot_h_im_1_addr_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="1"/>
<pin id="310" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pilot_h_im_1_addr "/>
</bind>
</comp>

<comp id="313" class="1005" name="pilot_h_re_load_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="1"/>
<pin id="315" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pilot_h_re_load "/>
</bind>
</comp>

<comp id="319" class="1005" name="pilot_h_re_1_load_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="1"/>
<pin id="321" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pilot_h_re_1_load "/>
</bind>
</comp>

<comp id="325" class="1005" name="pilot_h_im_load_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="1"/>
<pin id="327" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pilot_h_im_load "/>
</bind>
</comp>

<comp id="331" class="1005" name="pilot_h_im_1_load_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="1"/>
<pin id="333" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="pilot_h_im_1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="26" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="59"><net_src comp="24" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="34" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="34" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="34" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="105"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="80" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="100" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="10" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="2" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="119" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="133" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="185"><net_src comp="147" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="161" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="126" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="140" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="154" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="192" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="28" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="235"><net_src comp="228" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="228" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="32" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="228" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="252"><net_src comp="237" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="258"><net_src comp="253" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="259"><net_src comp="253" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="263"><net_src comp="50" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="266"><net_src comp="260" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="270"><net_src comp="231" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="243" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="278"><net_src comp="271" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="280"><net_src comp="271" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="282"><net_src comp="271" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="286"><net_src comp="54" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="291"><net_src comp="61" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="296"><net_src comp="67" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="301"><net_src comp="80" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="306"><net_src comp="87" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="311"><net_src comp="100" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="316"><net_src comp="74" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="322"><net_src comp="94" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="328"><net_src comp="107" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="334"><net_src comp="113" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="217" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w_im_3 | {5 }
	Port: w_im_2 | {5 }
	Port: w_im_1 | {5 }
	Port: w_im | {5 }
	Port: w_re_3 | {5 }
	Port: w_re_2 | {5 }
	Port: w_re_1 | {5 }
	Port: w_re | {5 }
	Port: PILOT_FOR_K | {}
 - Input state : 
	Port: chan_est_top_Pipeline_zoh_fill : pilot_h_re | {3 4 }
	Port: chan_est_top_Pipeline_zoh_fill : pilot_h_im | {3 4 }
	Port: chan_est_top_Pipeline_zoh_fill : pilot_h_re_1 | {3 4 }
	Port: chan_est_top_Pipeline_zoh_fill : pilot_h_im_1 | {3 4 }
	Port: chan_est_top_Pipeline_zoh_fill : PILOT_FOR_K | {1 2 }
  - Chain level:
	State 1
		store_ln266 : 1
		k_1 : 1
		icmp_ln266 : 2
		add_ln266 : 2
		br_ln266 : 3
		zext_ln266 : 2
		PILOT_FOR_K_addr : 3
		m : 4
		store_ln266 : 3
	State 2
	State 3
		pilot_h_re_addr : 1
		pilot_h_re_load : 2
		pilot_h_im_addr : 1
		pilot_h_re_1_addr : 1
		pilot_h_re_1_load : 2
		pilot_h_im_1_addr : 1
		pilot_h_im_load : 2
		pilot_h_im_1_load : 2
	State 4
	State 5
		store_ln273 : 1
		store_ln273 : 1
		store_ln273 : 1
		store_ln273 : 1
		store_ln274 : 1
		store_ln274 : 1
		store_ln274 : 1
		store_ln274 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   | icmp_ln266_fu_231 |    0    |    18   |
|----------|-------------------|---------|---------|
|    add   |  add_ln266_fu_237 |    0    |    18   |
|----------|-------------------|---------|---------|
|   zext   | zext_ln266_fu_243 |    0    |    0    |
|          |  idxprom79_fu_253 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    36   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| PILOT_FOR_K_addr_reg_283|   10   |
|    icmp_ln266_reg_267   |    1   |
|        k_reg_260        |   11   |
|        m_reg_288        |    8   |
|pilot_h_im_1_addr_reg_308|    8   |
|pilot_h_im_1_load_reg_331|   16   |
| pilot_h_im_addr_reg_298 |    8   |
| pilot_h_im_load_reg_325 |   16   |
|pilot_h_re_1_addr_reg_303|    8   |
|pilot_h_re_1_load_reg_319|   16   |
| pilot_h_re_addr_reg_293 |    8   |
| pilot_h_re_load_reg_313 |   16   |
|    zext_ln266_reg_271   |   64   |
+-------------------------+--------+
|          Total          |   190  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_61 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|  grp_access_fu_74 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|  grp_access_fu_94 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_107 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_113 |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   84   ||  2.135  ||    0    ||    45   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   36   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   45   |
|  Register |    -   |   190  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   190  |   81   |
+-----------+--------+--------+--------+
