# ERROR: No extended dataflow license exists
# do ece385lab5_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work altera_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:55 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work altera_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 12:27:56 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work lpm_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:56 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work lpm_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 12:27:56 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work sgate_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:56 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work sgate_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 12:27:56 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:56 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 12:27:58 on Mar 01,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -sv -work altera_lnsim_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:58 on Mar 01,2023
# vlog -reportprogress 300 -sv -work altera_lnsim_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 12:27:59 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/fiftyfivenm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/fiftyfivenm_ver".
# vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work fiftyfivenm_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:27:59 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v 
# -- Compiling UDP FIFTYFIVENM_PRIM_DFFE
# -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS
# -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS_HIGH
# -- Compiling module fiftyfivenm_dffe
# -- Compiling module fiftyfivenm_mux21
# -- Compiling module fiftyfivenm_mux41
# -- Compiling module fiftyfivenm_and1
# -- Compiling module fiftyfivenm_and16
# -- Compiling module fiftyfivenm_bmux21
# -- Compiling module fiftyfivenm_b17mux21
# -- Compiling module fiftyfivenm_nmux21
# -- Compiling module fiftyfivenm_b5mux21
# -- Compiling module fiftyfivenm_latch
# -- Compiling module fiftyfivenm_routing_wire
# -- Compiling module fiftyfivenm_lcell_comb
# -- Compiling module fiftyfivenm_ff
# -- Compiling module fiftyfivenm_ram_pulse_generator
# -- Compiling module fiftyfivenm_ram_register
# -- Compiling module fiftyfivenm_ram_block
# -- Compiling module fiftyfivenm_mac_data_reg
# -- Compiling module fiftyfivenm_mac_sign_reg
# -- Compiling module fiftyfivenm_mac_mult_internal
# -- Compiling module fiftyfivenm_mac_mult
# -- Compiling module fiftyfivenm_mac_out
# -- Compiling module fiftyfivenm_pseudo_diff_out
# -- Compiling module fiftyfivenm_io_pad
# -- Compiling module fiftyfivenm_m_cntr
# -- Compiling module fiftyfivenm_n_cntr
# -- Compiling module fiftyfivenm_scale_cntr
# -- Compiling module fiftyfivenm_pll_reg
# -- Compiling module fiftyfivenm_pll
# -- Compiling module fiftyfivenm_ena_reg
# -- Compiling module fiftyfivenm_clkctrl
# -- Compiling module fiftyfivenm_io_latch
# -- Compiling module fiftyfivenm_phy_clkbuf
# -- Compiling module fiftyfivenm_io_clock_divider
# -- Compiling module fiftyfivenm_io_ibuf
# -- Compiling module fiftyfivenm_io_obuf
# -- Compiling module fiftyfivenm_ddio_out
# -- Compiling module fiftyfivenm_ddio_oe
# -- Compiling module fiftyfivenm_ddio_in
# -- Compiling module fiftyfivenm_unvm
# -- Compiling module fiftyfivenm_asmiblock
# -- Compiling module fiftyfivenm_chipidblock
# -- Compiling module fiftyfivenm_oscillator
# -- Compiling module fiftyfivenm_controller
# -- Compiling module fiftyfivenm_crcblock
# -- Compiling module fiftyfivenm_rublock
# -- Compiling module fiftyfivenm_jtag
# -- Compiling module fiftyfivenm_adcblock
# -- Compiling module fiftyfivenm_phase_detector
# 
# Top level modules:
# 	fiftyfivenm_dffe
# 	fiftyfivenm_mux21
# 	fiftyfivenm_and1
# 	fiftyfivenm_and16
# 	fiftyfivenm_bmux21
# 	fiftyfivenm_b17mux21
# 	fiftyfivenm_nmux21
# 	fiftyfivenm_b5mux21
# 	fiftyfivenm_latch
# 	fiftyfivenm_routing_wire
# 	fiftyfivenm_lcell_comb
# 	fiftyfivenm_ff
# 	fiftyfivenm_ram_block
# 	fiftyfivenm_mac_mult
# 	fiftyfivenm_mac_out
# 	fiftyfivenm_pseudo_diff_out
# 	fiftyfivenm_io_pad
# 	fiftyfivenm_pll_reg
# 	fiftyfivenm_pll
# 	fiftyfivenm_clkctrl
# 	fiftyfivenm_io_latch
# 	fiftyfivenm_phy_clkbuf
# 	fiftyfivenm_io_clock_divider
# 	fiftyfivenm_io_ibuf
# 	fiftyfivenm_io_obuf
# 	fiftyfivenm_ddio_out
# 	fiftyfivenm_ddio_oe
# 	fiftyfivenm_ddio_in
# 	fiftyfivenm_unvm
# 	fiftyfivenm_asmiblock
# 	fiftyfivenm_chipidblock
# 	fiftyfivenm_oscillator
# 	fiftyfivenm_controller
# 	fiftyfivenm_crcblock
# 	fiftyfivenm_rublock
# 	fiftyfivenm_jtag
# 	fiftyfivenm_adcblock
# 	fiftyfivenm_phase_detector
# End time: 12:28:00 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fiftyfivenm_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:28:00 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 12:28:02 on Mar 01,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:28:02 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 12:28:02 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:28:02 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/register.sv 
# -- Compiling module register
# -- Compiling module regfile
# 
# Top level modules:
# 	register
# 	regfile
# End time: 12:28:03 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:28:03 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/alu.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:28:03 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:28:03 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/multiplexer.sv 
# -- Compiling module mux2_1
# -- Compiling module mux4_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1_onehot
# 
# Top level modules:
# 	mux2_1
# 	mux4_1
# 	mux8_1
# 	mux4_1_onehot
# End time: 12:28:03 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:28:03 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:28:03 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:28:03 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 12:28:03 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:28:03 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 12:28:03 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:28:03 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 12:28:03 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:28:03 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 12:28:03 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:28:03 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 12:28:03 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:28:03 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 12:28:03 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:28:03 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 12:28:03 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:28:03 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 12:28:03 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:28:03 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/testbench.sv 
# -- Compiling module testbench_cp1
# 
# Top level modules:
# 	testbench_cp1
# End time: 12:28:03 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_cp1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_cp1 
# Start time: 12:28:03 on Mar 01,2023
# Loading sv_std.std
# Loading work.testbench_cp1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.mux2_1
# Loading work.mux4_1
# Loading work.mux4_1_onehot
# Loading work.ALU
# Loading work.regfile
# Loading work.register
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
# ** Warning: (vsim-8360) The if/case statement is not unique.
#    Time: 210 ns  Iteration: 7  Process: /testbench_cp1/toplevel0/slc/state_controller/#implicit#unique__122 File: /home/user/Documents/ece385/ece385lab5/ISDU.sv Line: 122
# ** Warning: (vsim-8360) The if/case statement is not unique.
#    Time: 630 ns  Iteration: 5  Process: /testbench_cp1/toplevel0/slc/state_controller/#implicit#unique__122 File: /home/user/Documents/ece385/ece385lab5/ISDU.sv Line: 122
# ** Warning: (vsim-8360) The if/case statement is not unique.
#    Time: 770 ns  Iteration: 7  Process: /testbench_cp1/toplevel0/slc/state_controller/#implicit#unique__122 File: /home/user/Documents/ece385/ece385lab5/ISDU.sv Line: 122
add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/state_controller/State \
sim:/testbench_cp1/toplevel0/slc/state_controller/Next_state ;add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/N \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Clk \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Reset \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Load \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/D_In \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Q_Out \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/register ; add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/N \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Clk \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Reset \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Load \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/D_In \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Q_Out \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/register; restart -f; add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/clk \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/reset \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/LD_REG \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/DR \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR2 \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR1 \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/D_In \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR1_OUT \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR2_OUT \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/register; run 2000ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8360) The if/case statement is not unique.
#    Time: 210 ns  Iteration: 7  Process: /testbench_cp1/toplevel0/slc/state_controller/#implicit#unique__122 File: /home/user/Documents/ece385/ece385lab5/ISDU.sv Line: 122
# ** Warning: (vsim-8360) The if/case statement is not unique.
#    Time: 630 ns  Iteration: 5  Process: /testbench_cp1/toplevel0/slc/state_controller/#implicit#unique__122 File: /home/user/Documents/ece385/ece385lab5/ISDU.sv Line: 122
# ** Warning: (vsim-8360) The if/case statement is not unique.
#    Time: 770 ns  Iteration: 7  Process: /testbench_cp1/toplevel0/slc/state_controller/#implicit#unique__122 File: /home/user/Documents/ece385/ece385lab5/ISDU.sv Line: 122

add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/d0/alu_module/A_In \
sim:/testbench_cp1/toplevel0/slc/d0/alu_module/B_In \
sim:/testbench_cp1/toplevel0/slc/d0/alu_module/K \
sim:/testbench_cp1/toplevel0/slc/d0/alu_module/Out
restart -f ; run 2000ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8360) The if/case statement is not unique.
#    Time: 210 ns  Iteration: 7  Process: /testbench_cp1/toplevel0/slc/state_controller/#implicit#unique__122 File: /home/user/Documents/ece385/ece385lab5/ISDU.sv Line: 122
# ** Warning: (vsim-8360) The if/case statement is not unique.
#    Time: 630 ns  Iteration: 5  Process: /testbench_cp1/toplevel0/slc/state_controller/#implicit#unique__122 File: /home/user/Documents/ece385/ece385lab5/ISDU.sv Line: 122
# ** Warning: (vsim-8360) The if/case statement is not unique.
#    Time: 770 ns  Iteration: 7  Process: /testbench_cp1/toplevel0/slc/state_controller/#implicit#unique__122 File: /home/user/Documents/ece385/ece385lab5/ISDU.sv Line: 122
add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/d0/SR2_mux/N \
sim:/testbench_cp1/toplevel0/slc/d0/SR2_mux/S \
sim:/testbench_cp1/toplevel0/slc/d0/SR2_mux/A_In \
sim:/testbench_cp1/toplevel0/slc/d0/SR2_mux/B_In \
sim:/testbench_cp1/toplevel0/slc/d0/SR2_mux/Q_Out \
sim:/testbench_cp1/toplevel0/slc/d0/SR2_mux/#implicit-wire#0
# (vsim-4027) Logging is not supported for Packed Array item: /testbench_cp1/toplevel0/slc/d0/SR2_mux/#implicit-wire#0
restart -f ; run 2000ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8360) The if/case statement is not unique.
#    Time: 210 ns  Iteration: 7  Process: /testbench_cp1/toplevel0/slc/state_controller/#implicit#unique__122 File: /home/user/Documents/ece385/ece385lab5/ISDU.sv Line: 122
# ** Warning: (vsim-8360) The if/case statement is not unique.
#    Time: 630 ns  Iteration: 5  Process: /testbench_cp1/toplevel0/slc/state_controller/#implicit#unique__122 File: /home/user/Documents/ece385/ece385lab5/ISDU.sv Line: 122
# ** Warning: (vsim-8360) The if/case statement is not unique.
#    Time: 770 ns  Iteration: 7  Process: /testbench_cp1/toplevel0/slc/state_controller/#implicit#unique__122 File: /home/user/Documents/ece385/ece385lab5/ISDU.sv Line: 122
restart -f ; run 2000ns
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-8360) The if/case statement is not unique.
#    Time: 210 ns  Iteration: 7  Process: /testbench_cp1/toplevel0/slc/state_controller/#implicit#unique__122 File: /home/user/Documents/ece385/ece385lab5/ISDU.sv Line: 122
# ** Warning: (vsim-8360) The if/case statement is not unique.
#    Time: 630 ns  Iteration: 5  Process: /testbench_cp1/toplevel0/slc/state_controller/#implicit#unique__122 File: /home/user/Documents/ece385/ece385lab5/ISDU.sv Line: 122
# ** Warning: (vsim-8360) The if/case statement is not unique.
#    Time: 770 ns  Iteration: 7  Process: /testbench_cp1/toplevel0/slc/state_controller/#implicit#unique__122 File: /home/user/Documents/ece385/ece385lab5/ISDU.sv Line: 122
do ece385lab5_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work altera_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:42 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work altera_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 12:35:43 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work lpm_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:43 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work lpm_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 12:35:43 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work sgate_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:43 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work sgate_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 12:35:43 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:43 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 12:35:44 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -sv -work altera_lnsim_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:44 on Mar 01,2023
# vlog -reportprogress 300 -sv -work altera_lnsim_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 12:35:45 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/fiftyfivenm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/fiftyfivenm_ver".
# vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work fiftyfivenm_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:45 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v 
# -- Compiling UDP FIFTYFIVENM_PRIM_DFFE
# -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS
# -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS_HIGH
# -- Compiling module fiftyfivenm_dffe
# -- Compiling module fiftyfivenm_mux21
# -- Compiling module fiftyfivenm_mux41
# -- Compiling module fiftyfivenm_and1
# -- Compiling module fiftyfivenm_and16
# -- Compiling module fiftyfivenm_bmux21
# -- Compiling module fiftyfivenm_b17mux21
# -- Compiling module fiftyfivenm_nmux21
# -- Compiling module fiftyfivenm_b5mux21
# -- Compiling module fiftyfivenm_latch
# -- Compiling module fiftyfivenm_routing_wire
# -- Compiling module fiftyfivenm_lcell_comb
# -- Compiling module fiftyfivenm_ff
# -- Compiling module fiftyfivenm_ram_pulse_generator
# -- Compiling module fiftyfivenm_ram_register
# -- Compiling module fiftyfivenm_ram_block
# -- Compiling module fiftyfivenm_mac_data_reg
# -- Compiling module fiftyfivenm_mac_sign_reg
# -- Compiling module fiftyfivenm_mac_mult_internal
# -- Compiling module fiftyfivenm_mac_mult
# -- Compiling module fiftyfivenm_mac_out
# -- Compiling module fiftyfivenm_pseudo_diff_out
# -- Compiling module fiftyfivenm_io_pad
# -- Compiling module fiftyfivenm_m_cntr
# -- Compiling module fiftyfivenm_n_cntr
# -- Compiling module fiftyfivenm_scale_cntr
# -- Compiling module fiftyfivenm_pll_reg
# -- Compiling module fiftyfivenm_pll
# -- Compiling module fiftyfivenm_ena_reg
# -- Compiling module fiftyfivenm_clkctrl
# -- Compiling module fiftyfivenm_io_latch
# -- Compiling module fiftyfivenm_phy_clkbuf
# -- Compiling module fiftyfivenm_io_clock_divider
# -- Compiling module fiftyfivenm_io_ibuf
# -- Compiling module fiftyfivenm_io_obuf
# -- Compiling module fiftyfivenm_ddio_out
# -- Compiling module fiftyfivenm_ddio_oe
# -- Compiling module fiftyfivenm_ddio_in
# -- Compiling module fiftyfivenm_unvm
# -- Compiling module fiftyfivenm_asmiblock
# -- Compiling module fiftyfivenm_chipidblock
# -- Compiling module fiftyfivenm_oscillator
# -- Compiling module fiftyfivenm_controller
# -- Compiling module fiftyfivenm_crcblock
# -- Compiling module fiftyfivenm_rublock
# -- Compiling module fiftyfivenm_jtag
# -- Compiling module fiftyfivenm_adcblock
# -- Compiling module fiftyfivenm_phase_detector
# 
# Top level modules:
# 	fiftyfivenm_dffe
# 	fiftyfivenm_mux21
# 	fiftyfivenm_and1
# 	fiftyfivenm_and16
# 	fiftyfivenm_bmux21
# 	fiftyfivenm_b17mux21
# 	fiftyfivenm_nmux21
# 	fiftyfivenm_b5mux21
# 	fiftyfivenm_latch
# 	fiftyfivenm_routing_wire
# 	fiftyfivenm_lcell_comb
# 	fiftyfivenm_ff
# 	fiftyfivenm_ram_block
# 	fiftyfivenm_mac_mult
# 	fiftyfivenm_mac_out
# 	fiftyfivenm_pseudo_diff_out
# 	fiftyfivenm_io_pad
# 	fiftyfivenm_pll_reg
# 	fiftyfivenm_pll
# 	fiftyfivenm_clkctrl
# 	fiftyfivenm_io_latch
# 	fiftyfivenm_phy_clkbuf
# 	fiftyfivenm_io_clock_divider
# 	fiftyfivenm_io_ibuf
# 	fiftyfivenm_io_obuf
# 	fiftyfivenm_ddio_out
# 	fiftyfivenm_ddio_oe
# 	fiftyfivenm_ddio_in
# 	fiftyfivenm_unvm
# 	fiftyfivenm_asmiblock
# 	fiftyfivenm_chipidblock
# 	fiftyfivenm_oscillator
# 	fiftyfivenm_controller
# 	fiftyfivenm_crcblock
# 	fiftyfivenm_rublock
# 	fiftyfivenm_jtag
# 	fiftyfivenm_adcblock
# 	fiftyfivenm_phase_detector
# End time: 12:35:45 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fiftyfivenm_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:45 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 12:35:47 on Mar 01,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:47 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 12:35:47 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:47 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/register.sv 
# -- Compiling module register
# -- Compiling module regfile
# 
# Top level modules:
# 	register
# 	regfile
# End time: 12:35:47 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:47 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/alu.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:35:47 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:47 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/multiplexer.sv 
# -- Compiling module mux2_1
# -- Compiling module mux4_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1_onehot
# 
# Top level modules:
# 	mux2_1
# 	mux4_1
# 	mux8_1
# 	mux4_1_onehot
# End time: 12:35:47 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:47 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:35:47 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:47 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 12:35:48 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:48 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 12:35:48 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:48 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 12:35:48 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:48 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 12:35:48 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:48 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 12:35:48 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:48 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 12:35:48 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:48 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 12:35:48 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:48 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 12:35:48 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:35:48 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/testbench.sv 
# -- Compiling module testbench_cp1
# 
# Top level modules:
# 	testbench_cp1
# End time: 12:35:48 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_cp1
# End time: 12:35:49 on Mar 01,2023, Elapsed time: 0:07:46
# Errors: 0, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_cp1 
# Start time: 12:35:49 on Mar 01,2023
# Loading sv_std.std
# Loading work.testbench_cp1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.mux2_1
# Loading work.mux4_1
# Loading work.mux4_1_onehot
# Loading work.ALU
# Loading work.regfile
# Loading work.register
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/state_controller/State \
sim:/testbench_cp1/toplevel0/slc/state_controller/Next_state ;add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/N \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Clk \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Reset \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Load \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/D_In \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Q_Out \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/register ; add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/N \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Clk \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Reset \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Load \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/D_In \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Q_Out \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/register; restart -f; add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/clk \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/reset \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/LD_REG \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/DR \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR2 \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR1 \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/D_In \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR1_OUT \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR2_OUT \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/register; run 2000ns
do ece385lab5_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work altera_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:31 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work altera_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 12:39:32 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work lpm_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:32 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work lpm_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 12:39:32 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work sgate_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:32 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work sgate_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 12:39:32 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:32 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 12:39:33 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -sv -work altera_lnsim_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:33 on Mar 01,2023
# vlog -reportprogress 300 -sv -work altera_lnsim_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 12:39:34 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/fiftyfivenm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/fiftyfivenm_ver".
# vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work fiftyfivenm_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:34 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v 
# -- Compiling UDP FIFTYFIVENM_PRIM_DFFE
# -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS
# -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS_HIGH
# -- Compiling module fiftyfivenm_dffe
# -- Compiling module fiftyfivenm_mux21
# -- Compiling module fiftyfivenm_mux41
# -- Compiling module fiftyfivenm_and1
# -- Compiling module fiftyfivenm_and16
# -- Compiling module fiftyfivenm_bmux21
# -- Compiling module fiftyfivenm_b17mux21
# -- Compiling module fiftyfivenm_nmux21
# -- Compiling module fiftyfivenm_b5mux21
# -- Compiling module fiftyfivenm_latch
# -- Compiling module fiftyfivenm_routing_wire
# -- Compiling module fiftyfivenm_lcell_comb
# -- Compiling module fiftyfivenm_ff
# -- Compiling module fiftyfivenm_ram_pulse_generator
# -- Compiling module fiftyfivenm_ram_register
# -- Compiling module fiftyfivenm_ram_block
# -- Compiling module fiftyfivenm_mac_data_reg
# -- Compiling module fiftyfivenm_mac_sign_reg
# -- Compiling module fiftyfivenm_mac_mult_internal
# -- Compiling module fiftyfivenm_mac_mult
# -- Compiling module fiftyfivenm_mac_out
# -- Compiling module fiftyfivenm_pseudo_diff_out
# -- Compiling module fiftyfivenm_io_pad
# -- Compiling module fiftyfivenm_m_cntr
# -- Compiling module fiftyfivenm_n_cntr
# -- Compiling module fiftyfivenm_scale_cntr
# -- Compiling module fiftyfivenm_pll_reg
# -- Compiling module fiftyfivenm_pll
# -- Compiling module fiftyfivenm_ena_reg
# -- Compiling module fiftyfivenm_clkctrl
# -- Compiling module fiftyfivenm_io_latch
# -- Compiling module fiftyfivenm_phy_clkbuf
# -- Compiling module fiftyfivenm_io_clock_divider
# -- Compiling module fiftyfivenm_io_ibuf
# -- Compiling module fiftyfivenm_io_obuf
# -- Compiling module fiftyfivenm_ddio_out
# -- Compiling module fiftyfivenm_ddio_oe
# -- Compiling module fiftyfivenm_ddio_in
# -- Compiling module fiftyfivenm_unvm
# -- Compiling module fiftyfivenm_asmiblock
# -- Compiling module fiftyfivenm_chipidblock
# -- Compiling module fiftyfivenm_oscillator
# -- Compiling module fiftyfivenm_controller
# -- Compiling module fiftyfivenm_crcblock
# -- Compiling module fiftyfivenm_rublock
# -- Compiling module fiftyfivenm_jtag
# -- Compiling module fiftyfivenm_adcblock
# -- Compiling module fiftyfivenm_phase_detector
# 
# Top level modules:
# 	fiftyfivenm_dffe
# 	fiftyfivenm_mux21
# 	fiftyfivenm_and1
# 	fiftyfivenm_and16
# 	fiftyfivenm_bmux21
# 	fiftyfivenm_b17mux21
# 	fiftyfivenm_nmux21
# 	fiftyfivenm_b5mux21
# 	fiftyfivenm_latch
# 	fiftyfivenm_routing_wire
# 	fiftyfivenm_lcell_comb
# 	fiftyfivenm_ff
# 	fiftyfivenm_ram_block
# 	fiftyfivenm_mac_mult
# 	fiftyfivenm_mac_out
# 	fiftyfivenm_pseudo_diff_out
# 	fiftyfivenm_io_pad
# 	fiftyfivenm_pll_reg
# 	fiftyfivenm_pll
# 	fiftyfivenm_clkctrl
# 	fiftyfivenm_io_latch
# 	fiftyfivenm_phy_clkbuf
# 	fiftyfivenm_io_clock_divider
# 	fiftyfivenm_io_ibuf
# 	fiftyfivenm_io_obuf
# 	fiftyfivenm_ddio_out
# 	fiftyfivenm_ddio_oe
# 	fiftyfivenm_ddio_in
# 	fiftyfivenm_unvm
# 	fiftyfivenm_asmiblock
# 	fiftyfivenm_chipidblock
# 	fiftyfivenm_oscillator
# 	fiftyfivenm_controller
# 	fiftyfivenm_crcblock
# 	fiftyfivenm_rublock
# 	fiftyfivenm_jtag
# 	fiftyfivenm_adcblock
# 	fiftyfivenm_phase_detector
# End time: 12:39:35 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fiftyfivenm_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:35 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 12:39:37 on Mar 01,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:37 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 12:39:37 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:37 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/register.sv 
# -- Compiling module register
# -- Compiling module regfile
# 
# Top level modules:
# 	register
# 	regfile
# End time: 12:39:37 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:37 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/alu.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:39:37 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:37 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/multiplexer.sv 
# -- Compiling module mux2_1
# -- Compiling module mux4_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1_onehot
# 
# Top level modules:
# 	mux2_1
# 	mux4_1
# 	mux8_1
# 	mux4_1_onehot
# End time: 12:39:37 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:37 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:39:37 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:37 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 12:39:37 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:37 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 12:39:37 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:37 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 12:39:37 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:37 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 12:39:37 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:37 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 12:39:37 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:37 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 12:39:38 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:38 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 12:39:38 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:38 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 12:39:38 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:39:38 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/testbench.sv 
# -- Compiling module testbench_cp1
# 
# Top level modules:
# 	testbench_cp1
# End time: 12:39:38 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_cp1
# End time: 12:39:39 on Mar 01,2023, Elapsed time: 0:03:50
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_cp1 
# Start time: 12:39:39 on Mar 01,2023
# Loading sv_std.std
# Loading work.testbench_cp1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.mux2_1
# Loading work.mux4_1
# Loading work.mux4_1_onehot
# Loading work.ALU
# Loading work.regfile
# Loading work.register
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/state_controller/State \
sim:/testbench_cp1/toplevel0/slc/state_controller/Next_state ;add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/N \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Clk \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Reset \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Load \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/D_In \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Q_Out \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/register ; add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/N \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Clk \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Reset \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Load \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/D_In \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Q_Out \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/register; restart -f; add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/clk \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/reset \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/LD_REG \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/DR \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR2 \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR1 \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/D_In \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR1_OUT \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR2_OUT \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/register; run 2000ns
add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/d0/alu_module/A_In \
sim:/testbench_cp1/toplevel0/slc/d0/alu_module/B_In \
sim:/testbench_cp1/toplevel0/slc/d0/alu_module/K \
sim:/testbench_cp1/toplevel0/slc/d0/alu_module/Out
restart -f ; run 2000ns
do ece385lab5_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_ver ./verilog_libs/altera_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work altera_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:04 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work altera_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 12:56:05 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work lpm_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:05 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work lpm_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 12:56:05 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work sgate_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:05 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work sgate_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 12:56:05 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:05 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 12:56:06 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -sv -work altera_lnsim_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:07 on Mar 01,2023
# vlog -reportprogress 300 -sv -work altera_lnsim_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 12:56:07 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/fiftyfivenm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/fiftyfivenm_ver".
# vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# vlog -vlog01compat -work fiftyfivenm_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:07 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v 
# -- Compiling UDP FIFTYFIVENM_PRIM_DFFE
# -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS
# -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS_HIGH
# -- Compiling module fiftyfivenm_dffe
# -- Compiling module fiftyfivenm_mux21
# -- Compiling module fiftyfivenm_mux41
# -- Compiling module fiftyfivenm_and1
# -- Compiling module fiftyfivenm_and16
# -- Compiling module fiftyfivenm_bmux21
# -- Compiling module fiftyfivenm_b17mux21
# -- Compiling module fiftyfivenm_nmux21
# -- Compiling module fiftyfivenm_b5mux21
# -- Compiling module fiftyfivenm_latch
# -- Compiling module fiftyfivenm_routing_wire
# -- Compiling module fiftyfivenm_lcell_comb
# -- Compiling module fiftyfivenm_ff
# -- Compiling module fiftyfivenm_ram_pulse_generator
# -- Compiling module fiftyfivenm_ram_register
# -- Compiling module fiftyfivenm_ram_block
# -- Compiling module fiftyfivenm_mac_data_reg
# -- Compiling module fiftyfivenm_mac_sign_reg
# -- Compiling module fiftyfivenm_mac_mult_internal
# -- Compiling module fiftyfivenm_mac_mult
# -- Compiling module fiftyfivenm_mac_out
# -- Compiling module fiftyfivenm_pseudo_diff_out
# -- Compiling module fiftyfivenm_io_pad
# -- Compiling module fiftyfivenm_m_cntr
# -- Compiling module fiftyfivenm_n_cntr
# -- Compiling module fiftyfivenm_scale_cntr
# -- Compiling module fiftyfivenm_pll_reg
# -- Compiling module fiftyfivenm_pll
# -- Compiling module fiftyfivenm_ena_reg
# -- Compiling module fiftyfivenm_clkctrl
# -- Compiling module fiftyfivenm_io_latch
# -- Compiling module fiftyfivenm_phy_clkbuf
# -- Compiling module fiftyfivenm_io_clock_divider
# -- Compiling module fiftyfivenm_io_ibuf
# -- Compiling module fiftyfivenm_io_obuf
# -- Compiling module fiftyfivenm_ddio_out
# -- Compiling module fiftyfivenm_ddio_oe
# -- Compiling module fiftyfivenm_ddio_in
# -- Compiling module fiftyfivenm_unvm
# -- Compiling module fiftyfivenm_asmiblock
# -- Compiling module fiftyfivenm_chipidblock
# -- Compiling module fiftyfivenm_oscillator
# -- Compiling module fiftyfivenm_controller
# -- Compiling module fiftyfivenm_crcblock
# -- Compiling module fiftyfivenm_rublock
# -- Compiling module fiftyfivenm_jtag
# -- Compiling module fiftyfivenm_adcblock
# -- Compiling module fiftyfivenm_phase_detector
# 
# Top level modules:
# 	fiftyfivenm_dffe
# 	fiftyfivenm_mux21
# 	fiftyfivenm_and1
# 	fiftyfivenm_and16
# 	fiftyfivenm_bmux21
# 	fiftyfivenm_b17mux21
# 	fiftyfivenm_nmux21
# 	fiftyfivenm_b5mux21
# 	fiftyfivenm_latch
# 	fiftyfivenm_routing_wire
# 	fiftyfivenm_lcell_comb
# 	fiftyfivenm_ff
# 	fiftyfivenm_ram_block
# 	fiftyfivenm_mac_mult
# 	fiftyfivenm_mac_out
# 	fiftyfivenm_pseudo_diff_out
# 	fiftyfivenm_io_pad
# 	fiftyfivenm_pll_reg
# 	fiftyfivenm_pll
# 	fiftyfivenm_clkctrl
# 	fiftyfivenm_io_latch
# 	fiftyfivenm_phy_clkbuf
# 	fiftyfivenm_io_clock_divider
# 	fiftyfivenm_io_ibuf
# 	fiftyfivenm_io_obuf
# 	fiftyfivenm_ddio_out
# 	fiftyfivenm_ddio_oe
# 	fiftyfivenm_ddio_in
# 	fiftyfivenm_unvm
# 	fiftyfivenm_asmiblock
# 	fiftyfivenm_chipidblock
# 	fiftyfivenm_oscillator
# 	fiftyfivenm_controller
# 	fiftyfivenm_crcblock
# 	fiftyfivenm_rublock
# 	fiftyfivenm_jtag
# 	fiftyfivenm_adcblock
# 	fiftyfivenm_phase_detector
# End time: 12:56:08 on Mar 01,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work fiftyfivenm_ver {/opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:08 on Mar 01,2023
# vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver /opt/intelFPGA_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 12:56:10 on Mar 01,2023, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying /opt/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# 
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:10 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 12:56:10 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:10 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/register.sv 
# -- Compiling module register
# -- Compiling module regfile
# 
# Top level modules:
# 	register
# 	regfile
# End time: 12:56:10 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:10 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/alu.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:56:10 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/multiplexer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:10 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/multiplexer.sv 
# -- Compiling module mux2_1
# -- Compiling module mux4_1
# -- Compiling module mux8_1
# -- Compiling module mux4_1_onehot
# 
# Top level modules:
# 	mux2_1
# 	mux4_1
# 	mux8_1
# 	mux4_1_onehot
# End time: 12:56:10 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:10 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 12:56:10 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:10 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 12:56:10 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:10 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 12:56:10 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:10 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 12:56:10 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:10 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 12:56:10 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:10 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 12:56:10 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:10 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 12:56:10 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:10 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 12:56:10 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/slc3_testtop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:10 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/slc3_testtop.sv 
# -- Compiling module slc3_testtop
# 
# Top level modules:
# 	slc3_testtop
# End time: 12:56:10 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/user/Documents/ece385/ece385lab5 {/home/user/Documents/ece385/ece385lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:56:10 on Mar 01,2023
# vlog -reportprogress 300 -sv -work work "+incdir+/home/user/Documents/ece385/ece385lab5" /home/user/Documents/ece385/ece385lab5/testbench.sv 
# -- Compiling module testbench_cp1
# 
# Top level modules:
# 	testbench_cp1
# End time: 12:56:10 on Mar 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  testbench_cp1
# End time: 12:56:11 on Mar 01,2023, Elapsed time: 0:16:32
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" testbench_cp1 
# Start time: 12:56:11 on Mar 01,2023
# Loading sv_std.std
# Loading work.testbench_cp1
# Loading work.slc3_testtop
# Loading work.slc3
# Loading work.datapath
# Loading work.mux2_1
# Loading work.mux4_1
# Loading work.mux4_1_onehot
# Loading work.ALU
# Loading work.regfile
# Loading work.register
# Loading work.Mem2IO
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.HexDriver
# Loading work.sync
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/state_controller/State \
sim:/testbench_cp1/toplevel0/slc/state_controller/Next_state ;add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/N \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Clk \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Reset \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Load \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/D_In \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/Q_Out \
sim:/testbench_cp1/toplevel0/slc/d0/PC_reg/register ; add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/N \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Clk \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Reset \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Load \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/D_In \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/Q_Out \
sim:/testbench_cp1/toplevel0/slc/d0/IR_reg/register; restart -f; add wave -position insertpoint  \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/clk \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/reset \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/LD_REG \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/DR \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR2 \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR1 \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/D_In \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR1_OUT \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/SR2_OUT \
sim:/testbench_cp1/toplevel0/slc/d0/registerfile/register; run 2000ns
